#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: wa320_wa321_opt_compute_units.h
#include "wa320_wa321_opt_compute_units.h"

#include "hw_classes.h"

struct bright_bright_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write32_merged_banks_2_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write33_merged_banks_2_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write34_merged_banks_2_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write35_merged_banks_2_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write36_merged_banks_2_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write37_merged_banks_2_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write38_merged_banks_2_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write39_merged_banks_2_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write40_merged_banks_2_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write41_merged_banks_2_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write42_merged_banks_2_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write43_merged_banks_2_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write44_merged_banks_2_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write45_merged_banks_2_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write46_merged_banks_2_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write47_merged_banks_2_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write48_merged_banks_2_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write49_merged_banks_2_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write50_merged_banks_2_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write51_merged_banks_2_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write52_merged_banks_2_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write53_merged_banks_2_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write54_merged_banks_2_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write55_merged_banks_2_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write56_merged_banks_2_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write57_merged_banks_2_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write58_merged_banks_2_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write59_merged_banks_2_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write60_merged_banks_2_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write61_merged_banks_2_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write62_merged_banks_2_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write63_merged_banks_2_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_cache {
  // # of banks: 64
  bright_bright_update_0_write0_merged_banks_2_cache bright_bright_update_0_write0_merged_banks_2;
  bright_bright_update_0_write1_merged_banks_2_cache bright_bright_update_0_write1_merged_banks_2;
  bright_bright_update_0_write10_merged_banks_2_cache bright_bright_update_0_write10_merged_banks_2;
  bright_bright_update_0_write11_merged_banks_2_cache bright_bright_update_0_write11_merged_banks_2;
  bright_bright_update_0_write12_merged_banks_2_cache bright_bright_update_0_write12_merged_banks_2;
  bright_bright_update_0_write13_merged_banks_2_cache bright_bright_update_0_write13_merged_banks_2;
  bright_bright_update_0_write14_merged_banks_2_cache bright_bright_update_0_write14_merged_banks_2;
  bright_bright_update_0_write15_merged_banks_2_cache bright_bright_update_0_write15_merged_banks_2;
  bright_bright_update_0_write16_merged_banks_2_cache bright_bright_update_0_write16_merged_banks_2;
  bright_bright_update_0_write17_merged_banks_2_cache bright_bright_update_0_write17_merged_banks_2;
  bright_bright_update_0_write18_merged_banks_2_cache bright_bright_update_0_write18_merged_banks_2;
  bright_bright_update_0_write19_merged_banks_2_cache bright_bright_update_0_write19_merged_banks_2;
  bright_bright_update_0_write2_merged_banks_2_cache bright_bright_update_0_write2_merged_banks_2;
  bright_bright_update_0_write20_merged_banks_2_cache bright_bright_update_0_write20_merged_banks_2;
  bright_bright_update_0_write21_merged_banks_2_cache bright_bright_update_0_write21_merged_banks_2;
  bright_bright_update_0_write22_merged_banks_2_cache bright_bright_update_0_write22_merged_banks_2;
  bright_bright_update_0_write23_merged_banks_2_cache bright_bright_update_0_write23_merged_banks_2;
  bright_bright_update_0_write24_merged_banks_2_cache bright_bright_update_0_write24_merged_banks_2;
  bright_bright_update_0_write25_merged_banks_2_cache bright_bright_update_0_write25_merged_banks_2;
  bright_bright_update_0_write26_merged_banks_2_cache bright_bright_update_0_write26_merged_banks_2;
  bright_bright_update_0_write27_merged_banks_2_cache bright_bright_update_0_write27_merged_banks_2;
  bright_bright_update_0_write28_merged_banks_2_cache bright_bright_update_0_write28_merged_banks_2;
  bright_bright_update_0_write29_merged_banks_2_cache bright_bright_update_0_write29_merged_banks_2;
  bright_bright_update_0_write3_merged_banks_2_cache bright_bright_update_0_write3_merged_banks_2;
  bright_bright_update_0_write30_merged_banks_2_cache bright_bright_update_0_write30_merged_banks_2;
  bright_bright_update_0_write31_merged_banks_2_cache bright_bright_update_0_write31_merged_banks_2;
  bright_bright_update_0_write32_merged_banks_2_cache bright_bright_update_0_write32_merged_banks_2;
  bright_bright_update_0_write33_merged_banks_2_cache bright_bright_update_0_write33_merged_banks_2;
  bright_bright_update_0_write34_merged_banks_2_cache bright_bright_update_0_write34_merged_banks_2;
  bright_bright_update_0_write35_merged_banks_2_cache bright_bright_update_0_write35_merged_banks_2;
  bright_bright_update_0_write36_merged_banks_2_cache bright_bright_update_0_write36_merged_banks_2;
  bright_bright_update_0_write37_merged_banks_2_cache bright_bright_update_0_write37_merged_banks_2;
  bright_bright_update_0_write38_merged_banks_2_cache bright_bright_update_0_write38_merged_banks_2;
  bright_bright_update_0_write39_merged_banks_2_cache bright_bright_update_0_write39_merged_banks_2;
  bright_bright_update_0_write4_merged_banks_2_cache bright_bright_update_0_write4_merged_banks_2;
  bright_bright_update_0_write40_merged_banks_2_cache bright_bright_update_0_write40_merged_banks_2;
  bright_bright_update_0_write41_merged_banks_2_cache bright_bright_update_0_write41_merged_banks_2;
  bright_bright_update_0_write42_merged_banks_2_cache bright_bright_update_0_write42_merged_banks_2;
  bright_bright_update_0_write43_merged_banks_2_cache bright_bright_update_0_write43_merged_banks_2;
  bright_bright_update_0_write44_merged_banks_2_cache bright_bright_update_0_write44_merged_banks_2;
  bright_bright_update_0_write45_merged_banks_2_cache bright_bright_update_0_write45_merged_banks_2;
  bright_bright_update_0_write46_merged_banks_2_cache bright_bright_update_0_write46_merged_banks_2;
  bright_bright_update_0_write47_merged_banks_2_cache bright_bright_update_0_write47_merged_banks_2;
  bright_bright_update_0_write48_merged_banks_2_cache bright_bright_update_0_write48_merged_banks_2;
  bright_bright_update_0_write49_merged_banks_2_cache bright_bright_update_0_write49_merged_banks_2;
  bright_bright_update_0_write5_merged_banks_2_cache bright_bright_update_0_write5_merged_banks_2;
  bright_bright_update_0_write50_merged_banks_2_cache bright_bright_update_0_write50_merged_banks_2;
  bright_bright_update_0_write51_merged_banks_2_cache bright_bright_update_0_write51_merged_banks_2;
  bright_bright_update_0_write52_merged_banks_2_cache bright_bright_update_0_write52_merged_banks_2;
  bright_bright_update_0_write53_merged_banks_2_cache bright_bright_update_0_write53_merged_banks_2;
  bright_bright_update_0_write54_merged_banks_2_cache bright_bright_update_0_write54_merged_banks_2;
  bright_bright_update_0_write55_merged_banks_2_cache bright_bright_update_0_write55_merged_banks_2;
  bright_bright_update_0_write56_merged_banks_2_cache bright_bright_update_0_write56_merged_banks_2;
  bright_bright_update_0_write57_merged_banks_2_cache bright_bright_update_0_write57_merged_banks_2;
  bright_bright_update_0_write58_merged_banks_2_cache bright_bright_update_0_write58_merged_banks_2;
  bright_bright_update_0_write59_merged_banks_2_cache bright_bright_update_0_write59_merged_banks_2;
  bright_bright_update_0_write6_merged_banks_2_cache bright_bright_update_0_write6_merged_banks_2;
  bright_bright_update_0_write60_merged_banks_2_cache bright_bright_update_0_write60_merged_banks_2;
  bright_bright_update_0_write61_merged_banks_2_cache bright_bright_update_0_write61_merged_banks_2;
  bright_bright_update_0_write62_merged_banks_2_cache bright_bright_update_0_write62_merged_banks_2;
  bright_bright_update_0_write63_merged_banks_2_cache bright_bright_update_0_write63_merged_banks_2;
  bright_bright_update_0_write7_merged_banks_2_cache bright_bright_update_0_write7_merged_banks_2;
  bright_bright_update_0_write8_merged_banks_2_cache bright_bright_update_0_write8_merged_banks_2;
  bright_bright_update_0_write9_merged_banks_2_cache bright_bright_update_0_write9_merged_banks_2;
};



inline void bright_bright_update_0_write0_write(hw_uint<16>& bright_bright_update_0_write0, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write0_merged_banks_2.push(bright_bright_update_0_write0);
}

inline void bright_bright_update_0_write1_write(hw_uint<16>& bright_bright_update_0_write1, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write1_merged_banks_2.push(bright_bright_update_0_write1);
}

inline void bright_bright_update_0_write10_write(hw_uint<16>& bright_bright_update_0_write10, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write10_merged_banks_2.push(bright_bright_update_0_write10);
}

inline void bright_bright_update_0_write11_write(hw_uint<16>& bright_bright_update_0_write11, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write11_merged_banks_2.push(bright_bright_update_0_write11);
}

inline void bright_bright_update_0_write12_write(hw_uint<16>& bright_bright_update_0_write12, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write12_merged_banks_2.push(bright_bright_update_0_write12);
}

inline void bright_bright_update_0_write13_write(hw_uint<16>& bright_bright_update_0_write13, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write13_merged_banks_2.push(bright_bright_update_0_write13);
}

inline void bright_bright_update_0_write14_write(hw_uint<16>& bright_bright_update_0_write14, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write14_merged_banks_2.push(bright_bright_update_0_write14);
}

inline void bright_bright_update_0_write15_write(hw_uint<16>& bright_bright_update_0_write15, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write15_merged_banks_2.push(bright_bright_update_0_write15);
}

inline void bright_bright_update_0_write16_write(hw_uint<16>& bright_bright_update_0_write16, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write16_merged_banks_2.push(bright_bright_update_0_write16);
}

inline void bright_bright_update_0_write17_write(hw_uint<16>& bright_bright_update_0_write17, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write17_merged_banks_2.push(bright_bright_update_0_write17);
}

inline void bright_bright_update_0_write18_write(hw_uint<16>& bright_bright_update_0_write18, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write18_merged_banks_2.push(bright_bright_update_0_write18);
}

inline void bright_bright_update_0_write19_write(hw_uint<16>& bright_bright_update_0_write19, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write19_merged_banks_2.push(bright_bright_update_0_write19);
}

inline void bright_bright_update_0_write2_write(hw_uint<16>& bright_bright_update_0_write2, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write2_merged_banks_2.push(bright_bright_update_0_write2);
}

inline void bright_bright_update_0_write20_write(hw_uint<16>& bright_bright_update_0_write20, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write20_merged_banks_2.push(bright_bright_update_0_write20);
}

inline void bright_bright_update_0_write21_write(hw_uint<16>& bright_bright_update_0_write21, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write21_merged_banks_2.push(bright_bright_update_0_write21);
}

inline void bright_bright_update_0_write22_write(hw_uint<16>& bright_bright_update_0_write22, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write22_merged_banks_2.push(bright_bright_update_0_write22);
}

inline void bright_bright_update_0_write23_write(hw_uint<16>& bright_bright_update_0_write23, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write23_merged_banks_2.push(bright_bright_update_0_write23);
}

inline void bright_bright_update_0_write24_write(hw_uint<16>& bright_bright_update_0_write24, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write24_merged_banks_2.push(bright_bright_update_0_write24);
}

inline void bright_bright_update_0_write25_write(hw_uint<16>& bright_bright_update_0_write25, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write25_merged_banks_2.push(bright_bright_update_0_write25);
}

inline void bright_bright_update_0_write26_write(hw_uint<16>& bright_bright_update_0_write26, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write26_merged_banks_2.push(bright_bright_update_0_write26);
}

inline void bright_bright_update_0_write27_write(hw_uint<16>& bright_bright_update_0_write27, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write27_merged_banks_2.push(bright_bright_update_0_write27);
}

inline void bright_bright_update_0_write28_write(hw_uint<16>& bright_bright_update_0_write28, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write28_merged_banks_2.push(bright_bright_update_0_write28);
}

inline void bright_bright_update_0_write29_write(hw_uint<16>& bright_bright_update_0_write29, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write29_merged_banks_2.push(bright_bright_update_0_write29);
}

inline void bright_bright_update_0_write3_write(hw_uint<16>& bright_bright_update_0_write3, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write3_merged_banks_2.push(bright_bright_update_0_write3);
}

inline void bright_bright_update_0_write30_write(hw_uint<16>& bright_bright_update_0_write30, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write30_merged_banks_2.push(bright_bright_update_0_write30);
}

inline void bright_bright_update_0_write31_write(hw_uint<16>& bright_bright_update_0_write31, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write31_merged_banks_2.push(bright_bright_update_0_write31);
}

inline void bright_bright_update_0_write32_write(hw_uint<16>& bright_bright_update_0_write32, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write32_merged_banks_2.push(bright_bright_update_0_write32);
}

inline void bright_bright_update_0_write33_write(hw_uint<16>& bright_bright_update_0_write33, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write33_merged_banks_2.push(bright_bright_update_0_write33);
}

inline void bright_bright_update_0_write34_write(hw_uint<16>& bright_bright_update_0_write34, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write34_merged_banks_2.push(bright_bright_update_0_write34);
}

inline void bright_bright_update_0_write35_write(hw_uint<16>& bright_bright_update_0_write35, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write35_merged_banks_2.push(bright_bright_update_0_write35);
}

inline void bright_bright_update_0_write36_write(hw_uint<16>& bright_bright_update_0_write36, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write36_merged_banks_2.push(bright_bright_update_0_write36);
}

inline void bright_bright_update_0_write37_write(hw_uint<16>& bright_bright_update_0_write37, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write37_merged_banks_2.push(bright_bright_update_0_write37);
}

inline void bright_bright_update_0_write38_write(hw_uint<16>& bright_bright_update_0_write38, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write38_merged_banks_2.push(bright_bright_update_0_write38);
}

inline void bright_bright_update_0_write39_write(hw_uint<16>& bright_bright_update_0_write39, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write39_merged_banks_2.push(bright_bright_update_0_write39);
}

inline void bright_bright_update_0_write4_write(hw_uint<16>& bright_bright_update_0_write4, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write4_merged_banks_2.push(bright_bright_update_0_write4);
}

inline void bright_bright_update_0_write40_write(hw_uint<16>& bright_bright_update_0_write40, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write40_merged_banks_2.push(bright_bright_update_0_write40);
}

inline void bright_bright_update_0_write41_write(hw_uint<16>& bright_bright_update_0_write41, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write41_merged_banks_2.push(bright_bright_update_0_write41);
}

inline void bright_bright_update_0_write42_write(hw_uint<16>& bright_bright_update_0_write42, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write42_merged_banks_2.push(bright_bright_update_0_write42);
}

inline void bright_bright_update_0_write43_write(hw_uint<16>& bright_bright_update_0_write43, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write43_merged_banks_2.push(bright_bright_update_0_write43);
}

inline void bright_bright_update_0_write44_write(hw_uint<16>& bright_bright_update_0_write44, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write44_merged_banks_2.push(bright_bright_update_0_write44);
}

inline void bright_bright_update_0_write45_write(hw_uint<16>& bright_bright_update_0_write45, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write45_merged_banks_2.push(bright_bright_update_0_write45);
}

inline void bright_bright_update_0_write46_write(hw_uint<16>& bright_bright_update_0_write46, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write46_merged_banks_2.push(bright_bright_update_0_write46);
}

inline void bright_bright_update_0_write47_write(hw_uint<16>& bright_bright_update_0_write47, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write47_merged_banks_2.push(bright_bright_update_0_write47);
}

inline void bright_bright_update_0_write48_write(hw_uint<16>& bright_bright_update_0_write48, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write48_merged_banks_2.push(bright_bright_update_0_write48);
}

inline void bright_bright_update_0_write49_write(hw_uint<16>& bright_bright_update_0_write49, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write49_merged_banks_2.push(bright_bright_update_0_write49);
}

inline void bright_bright_update_0_write5_write(hw_uint<16>& bright_bright_update_0_write5, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write5_merged_banks_2.push(bright_bright_update_0_write5);
}

inline void bright_bright_update_0_write50_write(hw_uint<16>& bright_bright_update_0_write50, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write50_merged_banks_2.push(bright_bright_update_0_write50);
}

inline void bright_bright_update_0_write51_write(hw_uint<16>& bright_bright_update_0_write51, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write51_merged_banks_2.push(bright_bright_update_0_write51);
}

inline void bright_bright_update_0_write52_write(hw_uint<16>& bright_bright_update_0_write52, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write52_merged_banks_2.push(bright_bright_update_0_write52);
}

inline void bright_bright_update_0_write53_write(hw_uint<16>& bright_bright_update_0_write53, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write53_merged_banks_2.push(bright_bright_update_0_write53);
}

inline void bright_bright_update_0_write54_write(hw_uint<16>& bright_bright_update_0_write54, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write54_merged_banks_2.push(bright_bright_update_0_write54);
}

inline void bright_bright_update_0_write55_write(hw_uint<16>& bright_bright_update_0_write55, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write55_merged_banks_2.push(bright_bright_update_0_write55);
}

inline void bright_bright_update_0_write56_write(hw_uint<16>& bright_bright_update_0_write56, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write56_merged_banks_2.push(bright_bright_update_0_write56);
}

inline void bright_bright_update_0_write57_write(hw_uint<16>& bright_bright_update_0_write57, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write57_merged_banks_2.push(bright_bright_update_0_write57);
}

inline void bright_bright_update_0_write58_write(hw_uint<16>& bright_bright_update_0_write58, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write58_merged_banks_2.push(bright_bright_update_0_write58);
}

inline void bright_bright_update_0_write59_write(hw_uint<16>& bright_bright_update_0_write59, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write59_merged_banks_2.push(bright_bright_update_0_write59);
}

inline void bright_bright_update_0_write6_write(hw_uint<16>& bright_bright_update_0_write6, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write6_merged_banks_2.push(bright_bright_update_0_write6);
}

inline void bright_bright_update_0_write60_write(hw_uint<16>& bright_bright_update_0_write60, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write60_merged_banks_2.push(bright_bright_update_0_write60);
}

inline void bright_bright_update_0_write61_write(hw_uint<16>& bright_bright_update_0_write61, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write61_merged_banks_2.push(bright_bright_update_0_write61);
}

inline void bright_bright_update_0_write62_write(hw_uint<16>& bright_bright_update_0_write62, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write62_merged_banks_2.push(bright_bright_update_0_write62);
}

inline void bright_bright_update_0_write63_write(hw_uint<16>& bright_bright_update_0_write63, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write63_merged_banks_2.push(bright_bright_update_0_write63);
}

inline void bright_bright_update_0_write7_write(hw_uint<16>& bright_bright_update_0_write7, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write7_merged_banks_2.push(bright_bright_update_0_write7);
}

inline void bright_bright_update_0_write8_write(hw_uint<16>& bright_bright_update_0_write8, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write8_merged_banks_2.push(bright_bright_update_0_write8);
}

inline void bright_bright_update_0_write9_write(hw_uint<16>& bright_bright_update_0_write9, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write9_merged_banks_2.push(bright_bright_update_0_write9);
}

inline hw_uint<16> bright_weights_rd0_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd0 read pattern: { bright_weights_update_0[d0, d1] -> bright[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_rd1_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd1 read pattern: { bright_weights_update_0[d0, d1] -> bright[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_rd10_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd10 read pattern: { bright_weights_update_0[d0, d1] -> bright[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_rd11_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd11 read pattern: { bright_weights_update_0[d0, d1] -> bright[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_rd12_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd12 read pattern: { bright_weights_update_0[d0, d1] -> bright[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_rd13_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd13 read pattern: { bright_weights_update_0[d0, d1] -> bright[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_rd14_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd14 read pattern: { bright_weights_update_0[d0, d1] -> bright[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_rd15_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd15 read pattern: { bright_weights_update_0[d0, d1] -> bright[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_rd16_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd16 read pattern: { bright_weights_update_0[d0, d1] -> bright[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_rd17_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd17 read pattern: { bright_weights_update_0[d0, d1] -> bright[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_rd18_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd18 read pattern: { bright_weights_update_0[d0, d1] -> bright[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_rd19_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd19 read pattern: { bright_weights_update_0[d0, d1] -> bright[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_rd2_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd2 read pattern: { bright_weights_update_0[d0, d1] -> bright[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_rd20_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd20 read pattern: { bright_weights_update_0[d0, d1] -> bright[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_rd21_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd21 read pattern: { bright_weights_update_0[d0, d1] -> bright[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_rd22_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd22 read pattern: { bright_weights_update_0[d0, d1] -> bright[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_rd23_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd23 read pattern: { bright_weights_update_0[d0, d1] -> bright[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_rd24_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd24 read pattern: { bright_weights_update_0[d0, d1] -> bright[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_rd25_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd25 read pattern: { bright_weights_update_0[d0, d1] -> bright[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_rd26_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd26 read pattern: { bright_weights_update_0[d0, d1] -> bright[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_rd27_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd27 read pattern: { bright_weights_update_0[d0, d1] -> bright[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_rd28_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd28 read pattern: { bright_weights_update_0[d0, d1] -> bright[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_rd29_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd29 read pattern: { bright_weights_update_0[d0, d1] -> bright[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_rd3_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd3 read pattern: { bright_weights_update_0[d0, d1] -> bright[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_rd30_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd30 read pattern: { bright_weights_update_0[d0, d1] -> bright[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_rd31_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd31 read pattern: { bright_weights_update_0[d0, d1] -> bright[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_rd32_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd32 read pattern: { bright_weights_update_0[d0, d1] -> bright[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write32 = bright.bright_bright_update_0_write32_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write32;
  return 0;
}

inline hw_uint<16> bright_weights_rd33_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd33 read pattern: { bright_weights_update_0[d0, d1] -> bright[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write33 = bright.bright_bright_update_0_write33_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write33;
  return 0;
}

inline hw_uint<16> bright_weights_rd34_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd34 read pattern: { bright_weights_update_0[d0, d1] -> bright[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write34 = bright.bright_bright_update_0_write34_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write34;
  return 0;
}

inline hw_uint<16> bright_weights_rd35_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd35 read pattern: { bright_weights_update_0[d0, d1] -> bright[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write35 = bright.bright_bright_update_0_write35_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write35;
  return 0;
}

inline hw_uint<16> bright_weights_rd36_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd36 read pattern: { bright_weights_update_0[d0, d1] -> bright[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write36 = bright.bright_bright_update_0_write36_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write36;
  return 0;
}

inline hw_uint<16> bright_weights_rd37_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd37 read pattern: { bright_weights_update_0[d0, d1] -> bright[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write37 = bright.bright_bright_update_0_write37_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write37;
  return 0;
}

inline hw_uint<16> bright_weights_rd38_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd38 read pattern: { bright_weights_update_0[d0, d1] -> bright[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write38 = bright.bright_bright_update_0_write38_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write38;
  return 0;
}

inline hw_uint<16> bright_weights_rd39_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd39 read pattern: { bright_weights_update_0[d0, d1] -> bright[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write39 = bright.bright_bright_update_0_write39_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write39;
  return 0;
}

inline hw_uint<16> bright_weights_rd4_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd4 read pattern: { bright_weights_update_0[d0, d1] -> bright[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_rd40_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd40 read pattern: { bright_weights_update_0[d0, d1] -> bright[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write40 = bright.bright_bright_update_0_write40_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write40;
  return 0;
}

inline hw_uint<16> bright_weights_rd41_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd41 read pattern: { bright_weights_update_0[d0, d1] -> bright[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write41 = bright.bright_bright_update_0_write41_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write41;
  return 0;
}

inline hw_uint<16> bright_weights_rd42_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd42 read pattern: { bright_weights_update_0[d0, d1] -> bright[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write42 = bright.bright_bright_update_0_write42_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write42;
  return 0;
}

inline hw_uint<16> bright_weights_rd43_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd43 read pattern: { bright_weights_update_0[d0, d1] -> bright[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write43 = bright.bright_bright_update_0_write43_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write43;
  return 0;
}

inline hw_uint<16> bright_weights_rd44_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd44 read pattern: { bright_weights_update_0[d0, d1] -> bright[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write44 = bright.bright_bright_update_0_write44_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write44;
  return 0;
}

inline hw_uint<16> bright_weights_rd45_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd45 read pattern: { bright_weights_update_0[d0, d1] -> bright[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write45 = bright.bright_bright_update_0_write45_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write45;
  return 0;
}

inline hw_uint<16> bright_weights_rd46_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd46 read pattern: { bright_weights_update_0[d0, d1] -> bright[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write46 = bright.bright_bright_update_0_write46_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write46;
  return 0;
}

inline hw_uint<16> bright_weights_rd47_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd47 read pattern: { bright_weights_update_0[d0, d1] -> bright[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write47 = bright.bright_bright_update_0_write47_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write47;
  return 0;
}

inline hw_uint<16> bright_weights_rd48_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd48 read pattern: { bright_weights_update_0[d0, d1] -> bright[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write48 = bright.bright_bright_update_0_write48_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write48;
  return 0;
}

inline hw_uint<16> bright_weights_rd49_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd49 read pattern: { bright_weights_update_0[d0, d1] -> bright[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write49 = bright.bright_bright_update_0_write49_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write49;
  return 0;
}

inline hw_uint<16> bright_weights_rd5_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd5 read pattern: { bright_weights_update_0[d0, d1] -> bright[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_rd50_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd50 read pattern: { bright_weights_update_0[d0, d1] -> bright[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write50 = bright.bright_bright_update_0_write50_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write50;
  return 0;
}

inline hw_uint<16> bright_weights_rd51_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd51 read pattern: { bright_weights_update_0[d0, d1] -> bright[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write51 = bright.bright_bright_update_0_write51_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write51;
  return 0;
}

inline hw_uint<16> bright_weights_rd52_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd52 read pattern: { bright_weights_update_0[d0, d1] -> bright[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write52 = bright.bright_bright_update_0_write52_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write52;
  return 0;
}

inline hw_uint<16> bright_weights_rd53_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd53 read pattern: { bright_weights_update_0[d0, d1] -> bright[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write53 = bright.bright_bright_update_0_write53_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write53;
  return 0;
}

inline hw_uint<16> bright_weights_rd54_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd54 read pattern: { bright_weights_update_0[d0, d1] -> bright[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write54 = bright.bright_bright_update_0_write54_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write54;
  return 0;
}

inline hw_uint<16> bright_weights_rd55_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd55 read pattern: { bright_weights_update_0[d0, d1] -> bright[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write55 = bright.bright_bright_update_0_write55_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write55;
  return 0;
}

inline hw_uint<16> bright_weights_rd56_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd56 read pattern: { bright_weights_update_0[d0, d1] -> bright[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write56 = bright.bright_bright_update_0_write56_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write56;
  return 0;
}

inline hw_uint<16> bright_weights_rd57_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd57 read pattern: { bright_weights_update_0[d0, d1] -> bright[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write57 = bright.bright_bright_update_0_write57_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write57;
  return 0;
}

inline hw_uint<16> bright_weights_rd58_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd58 read pattern: { bright_weights_update_0[d0, d1] -> bright[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write58 = bright.bright_bright_update_0_write58_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write58;
  return 0;
}

inline hw_uint<16> bright_weights_rd59_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd59 read pattern: { bright_weights_update_0[d0, d1] -> bright[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write59 = bright.bright_bright_update_0_write59_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write59;
  return 0;
}

inline hw_uint<16> bright_weights_rd6_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd6 read pattern: { bright_weights_update_0[d0, d1] -> bright[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_rd60_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd60 read pattern: { bright_weights_update_0[d0, d1] -> bright[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write60 = bright.bright_bright_update_0_write60_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write60;
  return 0;
}

inline hw_uint<16> bright_weights_rd61_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd61 read pattern: { bright_weights_update_0[d0, d1] -> bright[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write61 = bright.bright_bright_update_0_write61_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write61;
  return 0;
}

inline hw_uint<16> bright_weights_rd62_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd62 read pattern: { bright_weights_update_0[d0, d1] -> bright[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write62 = bright.bright_bright_update_0_write62_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write62;
  return 0;
}

inline hw_uint<16> bright_weights_rd63_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd63 read pattern: { bright_weights_update_0[d0, d1] -> bright[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write63 = bright.bright_bright_update_0_write63_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write63;
  return 0;
}

inline hw_uint<16> bright_weights_rd7_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd7 read pattern: { bright_weights_update_0[d0, d1] -> bright[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_rd8_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd8 read pattern: { bright_weights_update_0[d0, d1] -> bright[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_rd9_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd9 read pattern: { bright_weights_update_0[d0, d1] -> bright[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> fused_level_0_rd0_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> bright[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> bright[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> bright[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> bright[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> bright[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> bright[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> bright[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> bright[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> bright[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> bright[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> bright[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> bright[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> bright[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> bright[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> bright[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> bright[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> bright[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> bright[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> bright[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> bright[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> bright[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> bright[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> bright[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> bright[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> bright[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> bright[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd32_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd32 read pattern: { fused_level_0_update_0[d0, d1] -> bright[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write32 = bright.bright_bright_update_0_write32_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write32;
  return 0;
}

inline hw_uint<16> fused_level_0_rd33_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd33 read pattern: { fused_level_0_update_0[d0, d1] -> bright[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write33 = bright.bright_bright_update_0_write33_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write33;
  return 0;
}

inline hw_uint<16> fused_level_0_rd34_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd34 read pattern: { fused_level_0_update_0[d0, d1] -> bright[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write34 = bright.bright_bright_update_0_write34_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write34;
  return 0;
}

inline hw_uint<16> fused_level_0_rd35_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd35 read pattern: { fused_level_0_update_0[d0, d1] -> bright[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write35 = bright.bright_bright_update_0_write35_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write35;
  return 0;
}

inline hw_uint<16> fused_level_0_rd36_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd36 read pattern: { fused_level_0_update_0[d0, d1] -> bright[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write36 = bright.bright_bright_update_0_write36_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write36;
  return 0;
}

inline hw_uint<16> fused_level_0_rd37_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd37 read pattern: { fused_level_0_update_0[d0, d1] -> bright[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write37 = bright.bright_bright_update_0_write37_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write37;
  return 0;
}

inline hw_uint<16> fused_level_0_rd38_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd38 read pattern: { fused_level_0_update_0[d0, d1] -> bright[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write38 = bright.bright_bright_update_0_write38_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write38;
  return 0;
}

inline hw_uint<16> fused_level_0_rd39_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd39 read pattern: { fused_level_0_update_0[d0, d1] -> bright[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write39 = bright.bright_bright_update_0_write39_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write39;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> bright[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd40_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd40 read pattern: { fused_level_0_update_0[d0, d1] -> bright[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write40 = bright.bright_bright_update_0_write40_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write40;
  return 0;
}

inline hw_uint<16> fused_level_0_rd41_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd41 read pattern: { fused_level_0_update_0[d0, d1] -> bright[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write41 = bright.bright_bright_update_0_write41_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write41;
  return 0;
}

inline hw_uint<16> fused_level_0_rd42_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd42 read pattern: { fused_level_0_update_0[d0, d1] -> bright[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write42 = bright.bright_bright_update_0_write42_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write42;
  return 0;
}

inline hw_uint<16> fused_level_0_rd43_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd43 read pattern: { fused_level_0_update_0[d0, d1] -> bright[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write43 = bright.bright_bright_update_0_write43_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write43;
  return 0;
}

inline hw_uint<16> fused_level_0_rd44_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd44 read pattern: { fused_level_0_update_0[d0, d1] -> bright[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write44 = bright.bright_bright_update_0_write44_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write44;
  return 0;
}

inline hw_uint<16> fused_level_0_rd45_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd45 read pattern: { fused_level_0_update_0[d0, d1] -> bright[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write45 = bright.bright_bright_update_0_write45_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write45;
  return 0;
}

inline hw_uint<16> fused_level_0_rd46_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd46 read pattern: { fused_level_0_update_0[d0, d1] -> bright[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write46 = bright.bright_bright_update_0_write46_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write46;
  return 0;
}

inline hw_uint<16> fused_level_0_rd47_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd47 read pattern: { fused_level_0_update_0[d0, d1] -> bright[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write47 = bright.bright_bright_update_0_write47_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write47;
  return 0;
}

inline hw_uint<16> fused_level_0_rd48_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd48 read pattern: { fused_level_0_update_0[d0, d1] -> bright[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write48 = bright.bright_bright_update_0_write48_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write48;
  return 0;
}

inline hw_uint<16> fused_level_0_rd49_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd49 read pattern: { fused_level_0_update_0[d0, d1] -> bright[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write49 = bright.bright_bright_update_0_write49_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write49;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> bright[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd50_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd50 read pattern: { fused_level_0_update_0[d0, d1] -> bright[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write50 = bright.bright_bright_update_0_write50_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write50;
  return 0;
}

inline hw_uint<16> fused_level_0_rd51_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd51 read pattern: { fused_level_0_update_0[d0, d1] -> bright[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write51 = bright.bright_bright_update_0_write51_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write51;
  return 0;
}

inline hw_uint<16> fused_level_0_rd52_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd52 read pattern: { fused_level_0_update_0[d0, d1] -> bright[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write52 = bright.bright_bright_update_0_write52_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write52;
  return 0;
}

inline hw_uint<16> fused_level_0_rd53_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd53 read pattern: { fused_level_0_update_0[d0, d1] -> bright[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write53 = bright.bright_bright_update_0_write53_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write53;
  return 0;
}

inline hw_uint<16> fused_level_0_rd54_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd54 read pattern: { fused_level_0_update_0[d0, d1] -> bright[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write54 = bright.bright_bright_update_0_write54_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write54;
  return 0;
}

inline hw_uint<16> fused_level_0_rd55_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd55 read pattern: { fused_level_0_update_0[d0, d1] -> bright[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write55 = bright.bright_bright_update_0_write55_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write55;
  return 0;
}

inline hw_uint<16> fused_level_0_rd56_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd56 read pattern: { fused_level_0_update_0[d0, d1] -> bright[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write56 = bright.bright_bright_update_0_write56_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write56;
  return 0;
}

inline hw_uint<16> fused_level_0_rd57_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd57 read pattern: { fused_level_0_update_0[d0, d1] -> bright[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write57 = bright.bright_bright_update_0_write57_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write57;
  return 0;
}

inline hw_uint<16> fused_level_0_rd58_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd58 read pattern: { fused_level_0_update_0[d0, d1] -> bright[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write58 = bright.bright_bright_update_0_write58_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write58;
  return 0;
}

inline hw_uint<16> fused_level_0_rd59_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd59 read pattern: { fused_level_0_update_0[d0, d1] -> bright[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write59 = bright.bright_bright_update_0_write59_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write59;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> bright[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd60_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd60 read pattern: { fused_level_0_update_0[d0, d1] -> bright[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write60 = bright.bright_bright_update_0_write60_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write60;
  return 0;
}

inline hw_uint<16> fused_level_0_rd61_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd61 read pattern: { fused_level_0_update_0[d0, d1] -> bright[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write61 = bright.bright_bright_update_0_write61_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write61;
  return 0;
}

inline hw_uint<16> fused_level_0_rd62_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd62 read pattern: { fused_level_0_update_0[d0, d1] -> bright[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write62 = bright.bright_bright_update_0_write62_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write62;
  return 0;
}

inline hw_uint<16> fused_level_0_rd63_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd63 read pattern: { fused_level_0_update_0[d0, d1] -> bright[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write63 = bright.bright_bright_update_0_write63_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write63;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> bright[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> bright[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> bright[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_update_0_write
//	bright_bright_update_0_write0
//	bright_bright_update_0_write1
//	bright_bright_update_0_write2
//	bright_bright_update_0_write3
//	bright_bright_update_0_write4
//	bright_bright_update_0_write5
//	bright_bright_update_0_write6
//	bright_bright_update_0_write7
//	bright_bright_update_0_write8
//	bright_bright_update_0_write9
//	bright_bright_update_0_write10
//	bright_bright_update_0_write11
//	bright_bright_update_0_write12
//	bright_bright_update_0_write13
//	bright_bright_update_0_write14
//	bright_bright_update_0_write15
//	bright_bright_update_0_write16
//	bright_bright_update_0_write17
//	bright_bright_update_0_write18
//	bright_bright_update_0_write19
//	bright_bright_update_0_write20
//	bright_bright_update_0_write21
//	bright_bright_update_0_write22
//	bright_bright_update_0_write23
//	bright_bright_update_0_write24
//	bright_bright_update_0_write25
//	bright_bright_update_0_write26
//	bright_bright_update_0_write27
//	bright_bright_update_0_write28
//	bright_bright_update_0_write29
//	bright_bright_update_0_write30
//	bright_bright_update_0_write31
//	bright_bright_update_0_write32
//	bright_bright_update_0_write33
//	bright_bright_update_0_write34
//	bright_bright_update_0_write35
//	bright_bright_update_0_write36
//	bright_bright_update_0_write37
//	bright_bright_update_0_write38
//	bright_bright_update_0_write39
//	bright_bright_update_0_write40
//	bright_bright_update_0_write41
//	bright_bright_update_0_write42
//	bright_bright_update_0_write43
//	bright_bright_update_0_write44
//	bright_bright_update_0_write45
//	bright_bright_update_0_write46
//	bright_bright_update_0_write47
//	bright_bright_update_0_write48
//	bright_bright_update_0_write49
//	bright_bright_update_0_write50
//	bright_bright_update_0_write51
//	bright_bright_update_0_write52
//	bright_bright_update_0_write53
//	bright_bright_update_0_write54
//	bright_bright_update_0_write55
//	bright_bright_update_0_write56
//	bright_bright_update_0_write57
//	bright_bright_update_0_write58
//	bright_bright_update_0_write59
//	bright_bright_update_0_write60
//	bright_bright_update_0_write61
//	bright_bright_update_0_write62
//	bright_bright_update_0_write63
inline void bright_bright_update_0_write_bundle_write(hw_uint<1024>& bright_update_0_write, bright_cache& bright, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_bright_update_0_write0_res = bright_update_0_write.extract<0, 15>();
	bright_bright_update_0_write0_write(bright_bright_update_0_write0_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write1_res = bright_update_0_write.extract<16, 31>();
	bright_bright_update_0_write1_write(bright_bright_update_0_write1_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write2_res = bright_update_0_write.extract<32, 47>();
	bright_bright_update_0_write2_write(bright_bright_update_0_write2_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write3_res = bright_update_0_write.extract<48, 63>();
	bright_bright_update_0_write3_write(bright_bright_update_0_write3_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write4_res = bright_update_0_write.extract<64, 79>();
	bright_bright_update_0_write4_write(bright_bright_update_0_write4_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write5_res = bright_update_0_write.extract<80, 95>();
	bright_bright_update_0_write5_write(bright_bright_update_0_write5_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write6_res = bright_update_0_write.extract<96, 111>();
	bright_bright_update_0_write6_write(bright_bright_update_0_write6_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write7_res = bright_update_0_write.extract<112, 127>();
	bright_bright_update_0_write7_write(bright_bright_update_0_write7_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write8_res = bright_update_0_write.extract<128, 143>();
	bright_bright_update_0_write8_write(bright_bright_update_0_write8_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write9_res = bright_update_0_write.extract<144, 159>();
	bright_bright_update_0_write9_write(bright_bright_update_0_write9_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write10_res = bright_update_0_write.extract<160, 175>();
	bright_bright_update_0_write10_write(bright_bright_update_0_write10_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write11_res = bright_update_0_write.extract<176, 191>();
	bright_bright_update_0_write11_write(bright_bright_update_0_write11_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write12_res = bright_update_0_write.extract<192, 207>();
	bright_bright_update_0_write12_write(bright_bright_update_0_write12_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write13_res = bright_update_0_write.extract<208, 223>();
	bright_bright_update_0_write13_write(bright_bright_update_0_write13_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write14_res = bright_update_0_write.extract<224, 239>();
	bright_bright_update_0_write14_write(bright_bright_update_0_write14_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write15_res = bright_update_0_write.extract<240, 255>();
	bright_bright_update_0_write15_write(bright_bright_update_0_write15_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write16_res = bright_update_0_write.extract<256, 271>();
	bright_bright_update_0_write16_write(bright_bright_update_0_write16_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write17_res = bright_update_0_write.extract<272, 287>();
	bright_bright_update_0_write17_write(bright_bright_update_0_write17_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write18_res = bright_update_0_write.extract<288, 303>();
	bright_bright_update_0_write18_write(bright_bright_update_0_write18_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write19_res = bright_update_0_write.extract<304, 319>();
	bright_bright_update_0_write19_write(bright_bright_update_0_write19_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write20_res = bright_update_0_write.extract<320, 335>();
	bright_bright_update_0_write20_write(bright_bright_update_0_write20_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write21_res = bright_update_0_write.extract<336, 351>();
	bright_bright_update_0_write21_write(bright_bright_update_0_write21_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write22_res = bright_update_0_write.extract<352, 367>();
	bright_bright_update_0_write22_write(bright_bright_update_0_write22_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write23_res = bright_update_0_write.extract<368, 383>();
	bright_bright_update_0_write23_write(bright_bright_update_0_write23_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write24_res = bright_update_0_write.extract<384, 399>();
	bright_bright_update_0_write24_write(bright_bright_update_0_write24_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write25_res = bright_update_0_write.extract<400, 415>();
	bright_bright_update_0_write25_write(bright_bright_update_0_write25_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write26_res = bright_update_0_write.extract<416, 431>();
	bright_bright_update_0_write26_write(bright_bright_update_0_write26_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write27_res = bright_update_0_write.extract<432, 447>();
	bright_bright_update_0_write27_write(bright_bright_update_0_write27_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write28_res = bright_update_0_write.extract<448, 463>();
	bright_bright_update_0_write28_write(bright_bright_update_0_write28_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write29_res = bright_update_0_write.extract<464, 479>();
	bright_bright_update_0_write29_write(bright_bright_update_0_write29_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write30_res = bright_update_0_write.extract<480, 495>();
	bright_bright_update_0_write30_write(bright_bright_update_0_write30_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write31_res = bright_update_0_write.extract<496, 511>();
	bright_bright_update_0_write31_write(bright_bright_update_0_write31_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write32_res = bright_update_0_write.extract<512, 527>();
	bright_bright_update_0_write32_write(bright_bright_update_0_write32_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write33_res = bright_update_0_write.extract<528, 543>();
	bright_bright_update_0_write33_write(bright_bright_update_0_write33_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write34_res = bright_update_0_write.extract<544, 559>();
	bright_bright_update_0_write34_write(bright_bright_update_0_write34_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write35_res = bright_update_0_write.extract<560, 575>();
	bright_bright_update_0_write35_write(bright_bright_update_0_write35_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write36_res = bright_update_0_write.extract<576, 591>();
	bright_bright_update_0_write36_write(bright_bright_update_0_write36_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write37_res = bright_update_0_write.extract<592, 607>();
	bright_bright_update_0_write37_write(bright_bright_update_0_write37_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write38_res = bright_update_0_write.extract<608, 623>();
	bright_bright_update_0_write38_write(bright_bright_update_0_write38_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write39_res = bright_update_0_write.extract<624, 639>();
	bright_bright_update_0_write39_write(bright_bright_update_0_write39_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write40_res = bright_update_0_write.extract<640, 655>();
	bright_bright_update_0_write40_write(bright_bright_update_0_write40_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write41_res = bright_update_0_write.extract<656, 671>();
	bright_bright_update_0_write41_write(bright_bright_update_0_write41_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write42_res = bright_update_0_write.extract<672, 687>();
	bright_bright_update_0_write42_write(bright_bright_update_0_write42_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write43_res = bright_update_0_write.extract<688, 703>();
	bright_bright_update_0_write43_write(bright_bright_update_0_write43_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write44_res = bright_update_0_write.extract<704, 719>();
	bright_bright_update_0_write44_write(bright_bright_update_0_write44_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write45_res = bright_update_0_write.extract<720, 735>();
	bright_bright_update_0_write45_write(bright_bright_update_0_write45_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write46_res = bright_update_0_write.extract<736, 751>();
	bright_bright_update_0_write46_write(bright_bright_update_0_write46_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write47_res = bright_update_0_write.extract<752, 767>();
	bright_bright_update_0_write47_write(bright_bright_update_0_write47_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write48_res = bright_update_0_write.extract<768, 783>();
	bright_bright_update_0_write48_write(bright_bright_update_0_write48_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write49_res = bright_update_0_write.extract<784, 799>();
	bright_bright_update_0_write49_write(bright_bright_update_0_write49_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write50_res = bright_update_0_write.extract<800, 815>();
	bright_bright_update_0_write50_write(bright_bright_update_0_write50_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write51_res = bright_update_0_write.extract<816, 831>();
	bright_bright_update_0_write51_write(bright_bright_update_0_write51_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write52_res = bright_update_0_write.extract<832, 847>();
	bright_bright_update_0_write52_write(bright_bright_update_0_write52_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write53_res = bright_update_0_write.extract<848, 863>();
	bright_bright_update_0_write53_write(bright_bright_update_0_write53_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write54_res = bright_update_0_write.extract<864, 879>();
	bright_bright_update_0_write54_write(bright_bright_update_0_write54_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write55_res = bright_update_0_write.extract<880, 895>();
	bright_bright_update_0_write55_write(bright_bright_update_0_write55_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write56_res = bright_update_0_write.extract<896, 911>();
	bright_bright_update_0_write56_write(bright_bright_update_0_write56_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write57_res = bright_update_0_write.extract<912, 927>();
	bright_bright_update_0_write57_write(bright_bright_update_0_write57_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write58_res = bright_update_0_write.extract<928, 943>();
	bright_bright_update_0_write58_write(bright_bright_update_0_write58_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write59_res = bright_update_0_write.extract<944, 959>();
	bright_bright_update_0_write59_write(bright_bright_update_0_write59_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write60_res = bright_update_0_write.extract<960, 975>();
	bright_bright_update_0_write60_write(bright_bright_update_0_write60_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write61_res = bright_update_0_write.extract<976, 991>();
	bright_bright_update_0_write61_write(bright_bright_update_0_write61_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write62_res = bright_update_0_write.extract<992, 1007>();
	bright_bright_update_0_write62_write(bright_bright_update_0_write62_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write63_res = bright_update_0_write.extract<1008, 1023>();
	bright_bright_update_0_write63_write(bright_bright_update_0_write63_res, bright, d0, d1, dynamic_address);
}

// bright_weights_update_0_read
//	bright_weights_rd0
//	bright_weights_rd1
//	bright_weights_rd2
//	bright_weights_rd3
//	bright_weights_rd4
//	bright_weights_rd5
//	bright_weights_rd6
//	bright_weights_rd7
//	bright_weights_rd8
//	bright_weights_rd9
//	bright_weights_rd10
//	bright_weights_rd11
//	bright_weights_rd12
//	bright_weights_rd13
//	bright_weights_rd14
//	bright_weights_rd15
//	bright_weights_rd16
//	bright_weights_rd17
//	bright_weights_rd18
//	bright_weights_rd19
//	bright_weights_rd20
//	bright_weights_rd21
//	bright_weights_rd22
//	bright_weights_rd23
//	bright_weights_rd24
//	bright_weights_rd25
//	bright_weights_rd26
//	bright_weights_rd27
//	bright_weights_rd28
//	bright_weights_rd29
//	bright_weights_rd30
//	bright_weights_rd31
//	bright_weights_rd32
//	bright_weights_rd33
//	bright_weights_rd34
//	bright_weights_rd35
//	bright_weights_rd36
//	bright_weights_rd37
//	bright_weights_rd38
//	bright_weights_rd39
//	bright_weights_rd40
//	bright_weights_rd41
//	bright_weights_rd42
//	bright_weights_rd43
//	bright_weights_rd44
//	bright_weights_rd45
//	bright_weights_rd46
//	bright_weights_rd47
//	bright_weights_rd48
//	bright_weights_rd49
//	bright_weights_rd50
//	bright_weights_rd51
//	bright_weights_rd52
//	bright_weights_rd53
//	bright_weights_rd54
//	bright_weights_rd55
//	bright_weights_rd56
//	bright_weights_rd57
//	bright_weights_rd58
//	bright_weights_rd59
//	bright_weights_rd60
//	bright_weights_rd61
//	bright_weights_rd62
//	bright_weights_rd63
inline hw_uint<1024> bright_bright_weights_update_0_read_bundle_read(bright_cache& bright, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // bright_weights_rd0
    // bright_weights_rd1
    // bright_weights_rd2
    // bright_weights_rd3
    // bright_weights_rd4
    // bright_weights_rd5
    // bright_weights_rd6
    // bright_weights_rd7
    // bright_weights_rd8
    // bright_weights_rd9
    // bright_weights_rd10
    // bright_weights_rd11
    // bright_weights_rd12
    // bright_weights_rd13
    // bright_weights_rd14
    // bright_weights_rd15
    // bright_weights_rd16
    // bright_weights_rd17
    // bright_weights_rd18
    // bright_weights_rd19
    // bright_weights_rd20
    // bright_weights_rd21
    // bright_weights_rd22
    // bright_weights_rd23
    // bright_weights_rd24
    // bright_weights_rd25
    // bright_weights_rd26
    // bright_weights_rd27
    // bright_weights_rd28
    // bright_weights_rd29
    // bright_weights_rd30
    // bright_weights_rd31
    // bright_weights_rd32
    // bright_weights_rd33
    // bright_weights_rd34
    // bright_weights_rd35
    // bright_weights_rd36
    // bright_weights_rd37
    // bright_weights_rd38
    // bright_weights_rd39
    // bright_weights_rd40
    // bright_weights_rd41
    // bright_weights_rd42
    // bright_weights_rd43
    // bright_weights_rd44
    // bright_weights_rd45
    // bright_weights_rd46
    // bright_weights_rd47
    // bright_weights_rd48
    // bright_weights_rd49
    // bright_weights_rd50
    // bright_weights_rd51
    // bright_weights_rd52
    // bright_weights_rd53
    // bright_weights_rd54
    // bright_weights_rd55
    // bright_weights_rd56
    // bright_weights_rd57
    // bright_weights_rd58
    // bright_weights_rd59
    // bright_weights_rd60
    // bright_weights_rd61
    // bright_weights_rd62
    // bright_weights_rd63

	hw_uint<1024> result;
	hw_uint<16> bright_weights_rd0_res = bright_weights_rd0_select(bright, d0, d1, dynamic_address);
	set_at<0, 1024>(result, bright_weights_rd0_res);
	hw_uint<16> bright_weights_rd1_res = bright_weights_rd1_select(bright, d0, d1, dynamic_address);
	set_at<16, 1024>(result, bright_weights_rd1_res);
	hw_uint<16> bright_weights_rd2_res = bright_weights_rd2_select(bright, d0, d1, dynamic_address);
	set_at<32, 1024>(result, bright_weights_rd2_res);
	hw_uint<16> bright_weights_rd3_res = bright_weights_rd3_select(bright, d0, d1, dynamic_address);
	set_at<48, 1024>(result, bright_weights_rd3_res);
	hw_uint<16> bright_weights_rd4_res = bright_weights_rd4_select(bright, d0, d1, dynamic_address);
	set_at<64, 1024>(result, bright_weights_rd4_res);
	hw_uint<16> bright_weights_rd5_res = bright_weights_rd5_select(bright, d0, d1, dynamic_address);
	set_at<80, 1024>(result, bright_weights_rd5_res);
	hw_uint<16> bright_weights_rd6_res = bright_weights_rd6_select(bright, d0, d1, dynamic_address);
	set_at<96, 1024>(result, bright_weights_rd6_res);
	hw_uint<16> bright_weights_rd7_res = bright_weights_rd7_select(bright, d0, d1, dynamic_address);
	set_at<112, 1024>(result, bright_weights_rd7_res);
	hw_uint<16> bright_weights_rd8_res = bright_weights_rd8_select(bright, d0, d1, dynamic_address);
	set_at<128, 1024>(result, bright_weights_rd8_res);
	hw_uint<16> bright_weights_rd9_res = bright_weights_rd9_select(bright, d0, d1, dynamic_address);
	set_at<144, 1024>(result, bright_weights_rd9_res);
	hw_uint<16> bright_weights_rd10_res = bright_weights_rd10_select(bright, d0, d1, dynamic_address);
	set_at<160, 1024>(result, bright_weights_rd10_res);
	hw_uint<16> bright_weights_rd11_res = bright_weights_rd11_select(bright, d0, d1, dynamic_address);
	set_at<176, 1024>(result, bright_weights_rd11_res);
	hw_uint<16> bright_weights_rd12_res = bright_weights_rd12_select(bright, d0, d1, dynamic_address);
	set_at<192, 1024>(result, bright_weights_rd12_res);
	hw_uint<16> bright_weights_rd13_res = bright_weights_rd13_select(bright, d0, d1, dynamic_address);
	set_at<208, 1024>(result, bright_weights_rd13_res);
	hw_uint<16> bright_weights_rd14_res = bright_weights_rd14_select(bright, d0, d1, dynamic_address);
	set_at<224, 1024>(result, bright_weights_rd14_res);
	hw_uint<16> bright_weights_rd15_res = bright_weights_rd15_select(bright, d0, d1, dynamic_address);
	set_at<240, 1024>(result, bright_weights_rd15_res);
	hw_uint<16> bright_weights_rd16_res = bright_weights_rd16_select(bright, d0, d1, dynamic_address);
	set_at<256, 1024>(result, bright_weights_rd16_res);
	hw_uint<16> bright_weights_rd17_res = bright_weights_rd17_select(bright, d0, d1, dynamic_address);
	set_at<272, 1024>(result, bright_weights_rd17_res);
	hw_uint<16> bright_weights_rd18_res = bright_weights_rd18_select(bright, d0, d1, dynamic_address);
	set_at<288, 1024>(result, bright_weights_rd18_res);
	hw_uint<16> bright_weights_rd19_res = bright_weights_rd19_select(bright, d0, d1, dynamic_address);
	set_at<304, 1024>(result, bright_weights_rd19_res);
	hw_uint<16> bright_weights_rd20_res = bright_weights_rd20_select(bright, d0, d1, dynamic_address);
	set_at<320, 1024>(result, bright_weights_rd20_res);
	hw_uint<16> bright_weights_rd21_res = bright_weights_rd21_select(bright, d0, d1, dynamic_address);
	set_at<336, 1024>(result, bright_weights_rd21_res);
	hw_uint<16> bright_weights_rd22_res = bright_weights_rd22_select(bright, d0, d1, dynamic_address);
	set_at<352, 1024>(result, bright_weights_rd22_res);
	hw_uint<16> bright_weights_rd23_res = bright_weights_rd23_select(bright, d0, d1, dynamic_address);
	set_at<368, 1024>(result, bright_weights_rd23_res);
	hw_uint<16> bright_weights_rd24_res = bright_weights_rd24_select(bright, d0, d1, dynamic_address);
	set_at<384, 1024>(result, bright_weights_rd24_res);
	hw_uint<16> bright_weights_rd25_res = bright_weights_rd25_select(bright, d0, d1, dynamic_address);
	set_at<400, 1024>(result, bright_weights_rd25_res);
	hw_uint<16> bright_weights_rd26_res = bright_weights_rd26_select(bright, d0, d1, dynamic_address);
	set_at<416, 1024>(result, bright_weights_rd26_res);
	hw_uint<16> bright_weights_rd27_res = bright_weights_rd27_select(bright, d0, d1, dynamic_address);
	set_at<432, 1024>(result, bright_weights_rd27_res);
	hw_uint<16> bright_weights_rd28_res = bright_weights_rd28_select(bright, d0, d1, dynamic_address);
	set_at<448, 1024>(result, bright_weights_rd28_res);
	hw_uint<16> bright_weights_rd29_res = bright_weights_rd29_select(bright, d0, d1, dynamic_address);
	set_at<464, 1024>(result, bright_weights_rd29_res);
	hw_uint<16> bright_weights_rd30_res = bright_weights_rd30_select(bright, d0, d1, dynamic_address);
	set_at<480, 1024>(result, bright_weights_rd30_res);
	hw_uint<16> bright_weights_rd31_res = bright_weights_rd31_select(bright, d0, d1, dynamic_address);
	set_at<496, 1024>(result, bright_weights_rd31_res);
	hw_uint<16> bright_weights_rd32_res = bright_weights_rd32_select(bright, d0, d1, dynamic_address);
	set_at<512, 1024>(result, bright_weights_rd32_res);
	hw_uint<16> bright_weights_rd33_res = bright_weights_rd33_select(bright, d0, d1, dynamic_address);
	set_at<528, 1024>(result, bright_weights_rd33_res);
	hw_uint<16> bright_weights_rd34_res = bright_weights_rd34_select(bright, d0, d1, dynamic_address);
	set_at<544, 1024>(result, bright_weights_rd34_res);
	hw_uint<16> bright_weights_rd35_res = bright_weights_rd35_select(bright, d0, d1, dynamic_address);
	set_at<560, 1024>(result, bright_weights_rd35_res);
	hw_uint<16> bright_weights_rd36_res = bright_weights_rd36_select(bright, d0, d1, dynamic_address);
	set_at<576, 1024>(result, bright_weights_rd36_res);
	hw_uint<16> bright_weights_rd37_res = bright_weights_rd37_select(bright, d0, d1, dynamic_address);
	set_at<592, 1024>(result, bright_weights_rd37_res);
	hw_uint<16> bright_weights_rd38_res = bright_weights_rd38_select(bright, d0, d1, dynamic_address);
	set_at<608, 1024>(result, bright_weights_rd38_res);
	hw_uint<16> bright_weights_rd39_res = bright_weights_rd39_select(bright, d0, d1, dynamic_address);
	set_at<624, 1024>(result, bright_weights_rd39_res);
	hw_uint<16> bright_weights_rd40_res = bright_weights_rd40_select(bright, d0, d1, dynamic_address);
	set_at<640, 1024>(result, bright_weights_rd40_res);
	hw_uint<16> bright_weights_rd41_res = bright_weights_rd41_select(bright, d0, d1, dynamic_address);
	set_at<656, 1024>(result, bright_weights_rd41_res);
	hw_uint<16> bright_weights_rd42_res = bright_weights_rd42_select(bright, d0, d1, dynamic_address);
	set_at<672, 1024>(result, bright_weights_rd42_res);
	hw_uint<16> bright_weights_rd43_res = bright_weights_rd43_select(bright, d0, d1, dynamic_address);
	set_at<688, 1024>(result, bright_weights_rd43_res);
	hw_uint<16> bright_weights_rd44_res = bright_weights_rd44_select(bright, d0, d1, dynamic_address);
	set_at<704, 1024>(result, bright_weights_rd44_res);
	hw_uint<16> bright_weights_rd45_res = bright_weights_rd45_select(bright, d0, d1, dynamic_address);
	set_at<720, 1024>(result, bright_weights_rd45_res);
	hw_uint<16> bright_weights_rd46_res = bright_weights_rd46_select(bright, d0, d1, dynamic_address);
	set_at<736, 1024>(result, bright_weights_rd46_res);
	hw_uint<16> bright_weights_rd47_res = bright_weights_rd47_select(bright, d0, d1, dynamic_address);
	set_at<752, 1024>(result, bright_weights_rd47_res);
	hw_uint<16> bright_weights_rd48_res = bright_weights_rd48_select(bright, d0, d1, dynamic_address);
	set_at<768, 1024>(result, bright_weights_rd48_res);
	hw_uint<16> bright_weights_rd49_res = bright_weights_rd49_select(bright, d0, d1, dynamic_address);
	set_at<784, 1024>(result, bright_weights_rd49_res);
	hw_uint<16> bright_weights_rd50_res = bright_weights_rd50_select(bright, d0, d1, dynamic_address);
	set_at<800, 1024>(result, bright_weights_rd50_res);
	hw_uint<16> bright_weights_rd51_res = bright_weights_rd51_select(bright, d0, d1, dynamic_address);
	set_at<816, 1024>(result, bright_weights_rd51_res);
	hw_uint<16> bright_weights_rd52_res = bright_weights_rd52_select(bright, d0, d1, dynamic_address);
	set_at<832, 1024>(result, bright_weights_rd52_res);
	hw_uint<16> bright_weights_rd53_res = bright_weights_rd53_select(bright, d0, d1, dynamic_address);
	set_at<848, 1024>(result, bright_weights_rd53_res);
	hw_uint<16> bright_weights_rd54_res = bright_weights_rd54_select(bright, d0, d1, dynamic_address);
	set_at<864, 1024>(result, bright_weights_rd54_res);
	hw_uint<16> bright_weights_rd55_res = bright_weights_rd55_select(bright, d0, d1, dynamic_address);
	set_at<880, 1024>(result, bright_weights_rd55_res);
	hw_uint<16> bright_weights_rd56_res = bright_weights_rd56_select(bright, d0, d1, dynamic_address);
	set_at<896, 1024>(result, bright_weights_rd56_res);
	hw_uint<16> bright_weights_rd57_res = bright_weights_rd57_select(bright, d0, d1, dynamic_address);
	set_at<912, 1024>(result, bright_weights_rd57_res);
	hw_uint<16> bright_weights_rd58_res = bright_weights_rd58_select(bright, d0, d1, dynamic_address);
	set_at<928, 1024>(result, bright_weights_rd58_res);
	hw_uint<16> bright_weights_rd59_res = bright_weights_rd59_select(bright, d0, d1, dynamic_address);
	set_at<944, 1024>(result, bright_weights_rd59_res);
	hw_uint<16> bright_weights_rd60_res = bright_weights_rd60_select(bright, d0, d1, dynamic_address);
	set_at<960, 1024>(result, bright_weights_rd60_res);
	hw_uint<16> bright_weights_rd61_res = bright_weights_rd61_select(bright, d0, d1, dynamic_address);
	set_at<976, 1024>(result, bright_weights_rd61_res);
	hw_uint<16> bright_weights_rd62_res = bright_weights_rd62_select(bright, d0, d1, dynamic_address);
	set_at<992, 1024>(result, bright_weights_rd62_res);
	hw_uint<16> bright_weights_rd63_res = bright_weights_rd63_select(bright, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, bright_weights_rd63_res);
	return result;
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
//	fused_level_0_rd32
//	fused_level_0_rd33
//	fused_level_0_rd34
//	fused_level_0_rd35
//	fused_level_0_rd36
//	fused_level_0_rd37
//	fused_level_0_rd38
//	fused_level_0_rd39
//	fused_level_0_rd40
//	fused_level_0_rd41
//	fused_level_0_rd42
//	fused_level_0_rd43
//	fused_level_0_rd44
//	fused_level_0_rd45
//	fused_level_0_rd46
//	fused_level_0_rd47
//	fused_level_0_rd48
//	fused_level_0_rd49
//	fused_level_0_rd50
//	fused_level_0_rd51
//	fused_level_0_rd52
//	fused_level_0_rd53
//	fused_level_0_rd54
//	fused_level_0_rd55
//	fused_level_0_rd56
//	fused_level_0_rd57
//	fused_level_0_rd58
//	fused_level_0_rd59
//	fused_level_0_rd60
//	fused_level_0_rd61
//	fused_level_0_rd62
//	fused_level_0_rd63
inline hw_uint<1024> bright_fused_level_0_update_0_read_bundle_read(bright_cache& bright, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31
    // fused_level_0_rd32
    // fused_level_0_rd33
    // fused_level_0_rd34
    // fused_level_0_rd35
    // fused_level_0_rd36
    // fused_level_0_rd37
    // fused_level_0_rd38
    // fused_level_0_rd39
    // fused_level_0_rd40
    // fused_level_0_rd41
    // fused_level_0_rd42
    // fused_level_0_rd43
    // fused_level_0_rd44
    // fused_level_0_rd45
    // fused_level_0_rd46
    // fused_level_0_rd47
    // fused_level_0_rd48
    // fused_level_0_rd49
    // fused_level_0_rd50
    // fused_level_0_rd51
    // fused_level_0_rd52
    // fused_level_0_rd53
    // fused_level_0_rd54
    // fused_level_0_rd55
    // fused_level_0_rd56
    // fused_level_0_rd57
    // fused_level_0_rd58
    // fused_level_0_rd59
    // fused_level_0_rd60
    // fused_level_0_rd61
    // fused_level_0_rd62
    // fused_level_0_rd63

	hw_uint<1024> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(bright, d0, d1, dynamic_address);
	set_at<0, 1024>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(bright, d0, d1, dynamic_address);
	set_at<16, 1024>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(bright, d0, d1, dynamic_address);
	set_at<32, 1024>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(bright, d0, d1, dynamic_address);
	set_at<48, 1024>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(bright, d0, d1, dynamic_address);
	set_at<64, 1024>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(bright, d0, d1, dynamic_address);
	set_at<80, 1024>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(bright, d0, d1, dynamic_address);
	set_at<96, 1024>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(bright, d0, d1, dynamic_address);
	set_at<112, 1024>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(bright, d0, d1, dynamic_address);
	set_at<128, 1024>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(bright, d0, d1, dynamic_address);
	set_at<144, 1024>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(bright, d0, d1, dynamic_address);
	set_at<160, 1024>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(bright, d0, d1, dynamic_address);
	set_at<176, 1024>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(bright, d0, d1, dynamic_address);
	set_at<192, 1024>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(bright, d0, d1, dynamic_address);
	set_at<208, 1024>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(bright, d0, d1, dynamic_address);
	set_at<224, 1024>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(bright, d0, d1, dynamic_address);
	set_at<240, 1024>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(bright, d0, d1, dynamic_address);
	set_at<256, 1024>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(bright, d0, d1, dynamic_address);
	set_at<272, 1024>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(bright, d0, d1, dynamic_address);
	set_at<288, 1024>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(bright, d0, d1, dynamic_address);
	set_at<304, 1024>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(bright, d0, d1, dynamic_address);
	set_at<320, 1024>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(bright, d0, d1, dynamic_address);
	set_at<336, 1024>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(bright, d0, d1, dynamic_address);
	set_at<352, 1024>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(bright, d0, d1, dynamic_address);
	set_at<368, 1024>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(bright, d0, d1, dynamic_address);
	set_at<384, 1024>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(bright, d0, d1, dynamic_address);
	set_at<400, 1024>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(bright, d0, d1, dynamic_address);
	set_at<416, 1024>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(bright, d0, d1, dynamic_address);
	set_at<432, 1024>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(bright, d0, d1, dynamic_address);
	set_at<448, 1024>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(bright, d0, d1, dynamic_address);
	set_at<464, 1024>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(bright, d0, d1, dynamic_address);
	set_at<480, 1024>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(bright, d0, d1, dynamic_address);
	set_at<496, 1024>(result, fused_level_0_rd31_res);
	hw_uint<16> fused_level_0_rd32_res = fused_level_0_rd32_select(bright, d0, d1, dynamic_address);
	set_at<512, 1024>(result, fused_level_0_rd32_res);
	hw_uint<16> fused_level_0_rd33_res = fused_level_0_rd33_select(bright, d0, d1, dynamic_address);
	set_at<528, 1024>(result, fused_level_0_rd33_res);
	hw_uint<16> fused_level_0_rd34_res = fused_level_0_rd34_select(bright, d0, d1, dynamic_address);
	set_at<544, 1024>(result, fused_level_0_rd34_res);
	hw_uint<16> fused_level_0_rd35_res = fused_level_0_rd35_select(bright, d0, d1, dynamic_address);
	set_at<560, 1024>(result, fused_level_0_rd35_res);
	hw_uint<16> fused_level_0_rd36_res = fused_level_0_rd36_select(bright, d0, d1, dynamic_address);
	set_at<576, 1024>(result, fused_level_0_rd36_res);
	hw_uint<16> fused_level_0_rd37_res = fused_level_0_rd37_select(bright, d0, d1, dynamic_address);
	set_at<592, 1024>(result, fused_level_0_rd37_res);
	hw_uint<16> fused_level_0_rd38_res = fused_level_0_rd38_select(bright, d0, d1, dynamic_address);
	set_at<608, 1024>(result, fused_level_0_rd38_res);
	hw_uint<16> fused_level_0_rd39_res = fused_level_0_rd39_select(bright, d0, d1, dynamic_address);
	set_at<624, 1024>(result, fused_level_0_rd39_res);
	hw_uint<16> fused_level_0_rd40_res = fused_level_0_rd40_select(bright, d0, d1, dynamic_address);
	set_at<640, 1024>(result, fused_level_0_rd40_res);
	hw_uint<16> fused_level_0_rd41_res = fused_level_0_rd41_select(bright, d0, d1, dynamic_address);
	set_at<656, 1024>(result, fused_level_0_rd41_res);
	hw_uint<16> fused_level_0_rd42_res = fused_level_0_rd42_select(bright, d0, d1, dynamic_address);
	set_at<672, 1024>(result, fused_level_0_rd42_res);
	hw_uint<16> fused_level_0_rd43_res = fused_level_0_rd43_select(bright, d0, d1, dynamic_address);
	set_at<688, 1024>(result, fused_level_0_rd43_res);
	hw_uint<16> fused_level_0_rd44_res = fused_level_0_rd44_select(bright, d0, d1, dynamic_address);
	set_at<704, 1024>(result, fused_level_0_rd44_res);
	hw_uint<16> fused_level_0_rd45_res = fused_level_0_rd45_select(bright, d0, d1, dynamic_address);
	set_at<720, 1024>(result, fused_level_0_rd45_res);
	hw_uint<16> fused_level_0_rd46_res = fused_level_0_rd46_select(bright, d0, d1, dynamic_address);
	set_at<736, 1024>(result, fused_level_0_rd46_res);
	hw_uint<16> fused_level_0_rd47_res = fused_level_0_rd47_select(bright, d0, d1, dynamic_address);
	set_at<752, 1024>(result, fused_level_0_rd47_res);
	hw_uint<16> fused_level_0_rd48_res = fused_level_0_rd48_select(bright, d0, d1, dynamic_address);
	set_at<768, 1024>(result, fused_level_0_rd48_res);
	hw_uint<16> fused_level_0_rd49_res = fused_level_0_rd49_select(bright, d0, d1, dynamic_address);
	set_at<784, 1024>(result, fused_level_0_rd49_res);
	hw_uint<16> fused_level_0_rd50_res = fused_level_0_rd50_select(bright, d0, d1, dynamic_address);
	set_at<800, 1024>(result, fused_level_0_rd50_res);
	hw_uint<16> fused_level_0_rd51_res = fused_level_0_rd51_select(bright, d0, d1, dynamic_address);
	set_at<816, 1024>(result, fused_level_0_rd51_res);
	hw_uint<16> fused_level_0_rd52_res = fused_level_0_rd52_select(bright, d0, d1, dynamic_address);
	set_at<832, 1024>(result, fused_level_0_rd52_res);
	hw_uint<16> fused_level_0_rd53_res = fused_level_0_rd53_select(bright, d0, d1, dynamic_address);
	set_at<848, 1024>(result, fused_level_0_rd53_res);
	hw_uint<16> fused_level_0_rd54_res = fused_level_0_rd54_select(bright, d0, d1, dynamic_address);
	set_at<864, 1024>(result, fused_level_0_rd54_res);
	hw_uint<16> fused_level_0_rd55_res = fused_level_0_rd55_select(bright, d0, d1, dynamic_address);
	set_at<880, 1024>(result, fused_level_0_rd55_res);
	hw_uint<16> fused_level_0_rd56_res = fused_level_0_rd56_select(bright, d0, d1, dynamic_address);
	set_at<896, 1024>(result, fused_level_0_rd56_res);
	hw_uint<16> fused_level_0_rd57_res = fused_level_0_rd57_select(bright, d0, d1, dynamic_address);
	set_at<912, 1024>(result, fused_level_0_rd57_res);
	hw_uint<16> fused_level_0_rd58_res = fused_level_0_rd58_select(bright, d0, d1, dynamic_address);
	set_at<928, 1024>(result, fused_level_0_rd58_res);
	hw_uint<16> fused_level_0_rd59_res = fused_level_0_rd59_select(bright, d0, d1, dynamic_address);
	set_at<944, 1024>(result, fused_level_0_rd59_res);
	hw_uint<16> fused_level_0_rd60_res = fused_level_0_rd60_select(bright, d0, d1, dynamic_address);
	set_at<960, 1024>(result, fused_level_0_rd60_res);
	hw_uint<16> fused_level_0_rd61_res = fused_level_0_rd61_select(bright, d0, d1, dynamic_address);
	set_at<976, 1024>(result, fused_level_0_rd61_res);
	hw_uint<16> fused_level_0_rd62_res = fused_level_0_rd62_select(bright, d0, d1, dynamic_address);
	set_at<992, 1024>(result, fused_level_0_rd62_res);
	hw_uint<16> fused_level_0_rd63_res = fused_level_0_rd63_select(bright, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, fused_level_0_rd63_res);
	return result;
}

#include "hw_classes.h"

struct bright_weights_bright_weights_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write32_merged_banks_2_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write33_merged_banks_2_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write34_merged_banks_2_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write35_merged_banks_2_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write36_merged_banks_2_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write37_merged_banks_2_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write38_merged_banks_2_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write39_merged_banks_2_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write40_merged_banks_2_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write41_merged_banks_2_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write42_merged_banks_2_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write43_merged_banks_2_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write44_merged_banks_2_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write45_merged_banks_2_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write46_merged_banks_2_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write47_merged_banks_2_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write48_merged_banks_2_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write49_merged_banks_2_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write50_merged_banks_2_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write51_merged_banks_2_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write52_merged_banks_2_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write53_merged_banks_2_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write54_merged_banks_2_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write55_merged_banks_2_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write56_merged_banks_2_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write57_merged_banks_2_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write58_merged_banks_2_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write59_merged_banks_2_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write60_merged_banks_2_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write61_merged_banks_2_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write62_merged_banks_2_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write63_merged_banks_2_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_cache {
  // # of banks: 64
  bright_weights_bright_weights_update_0_write0_merged_banks_2_cache bright_weights_bright_weights_update_0_write0_merged_banks_2;
  bright_weights_bright_weights_update_0_write1_merged_banks_2_cache bright_weights_bright_weights_update_0_write1_merged_banks_2;
  bright_weights_bright_weights_update_0_write10_merged_banks_2_cache bright_weights_bright_weights_update_0_write10_merged_banks_2;
  bright_weights_bright_weights_update_0_write11_merged_banks_2_cache bright_weights_bright_weights_update_0_write11_merged_banks_2;
  bright_weights_bright_weights_update_0_write12_merged_banks_2_cache bright_weights_bright_weights_update_0_write12_merged_banks_2;
  bright_weights_bright_weights_update_0_write13_merged_banks_2_cache bright_weights_bright_weights_update_0_write13_merged_banks_2;
  bright_weights_bright_weights_update_0_write14_merged_banks_2_cache bright_weights_bright_weights_update_0_write14_merged_banks_2;
  bright_weights_bright_weights_update_0_write15_merged_banks_2_cache bright_weights_bright_weights_update_0_write15_merged_banks_2;
  bright_weights_bright_weights_update_0_write16_merged_banks_2_cache bright_weights_bright_weights_update_0_write16_merged_banks_2;
  bright_weights_bright_weights_update_0_write17_merged_banks_2_cache bright_weights_bright_weights_update_0_write17_merged_banks_2;
  bright_weights_bright_weights_update_0_write18_merged_banks_2_cache bright_weights_bright_weights_update_0_write18_merged_banks_2;
  bright_weights_bright_weights_update_0_write19_merged_banks_2_cache bright_weights_bright_weights_update_0_write19_merged_banks_2;
  bright_weights_bright_weights_update_0_write2_merged_banks_2_cache bright_weights_bright_weights_update_0_write2_merged_banks_2;
  bright_weights_bright_weights_update_0_write20_merged_banks_2_cache bright_weights_bright_weights_update_0_write20_merged_banks_2;
  bright_weights_bright_weights_update_0_write21_merged_banks_2_cache bright_weights_bright_weights_update_0_write21_merged_banks_2;
  bright_weights_bright_weights_update_0_write22_merged_banks_2_cache bright_weights_bright_weights_update_0_write22_merged_banks_2;
  bright_weights_bright_weights_update_0_write23_merged_banks_2_cache bright_weights_bright_weights_update_0_write23_merged_banks_2;
  bright_weights_bright_weights_update_0_write24_merged_banks_2_cache bright_weights_bright_weights_update_0_write24_merged_banks_2;
  bright_weights_bright_weights_update_0_write25_merged_banks_2_cache bright_weights_bright_weights_update_0_write25_merged_banks_2;
  bright_weights_bright_weights_update_0_write26_merged_banks_2_cache bright_weights_bright_weights_update_0_write26_merged_banks_2;
  bright_weights_bright_weights_update_0_write27_merged_banks_2_cache bright_weights_bright_weights_update_0_write27_merged_banks_2;
  bright_weights_bright_weights_update_0_write28_merged_banks_2_cache bright_weights_bright_weights_update_0_write28_merged_banks_2;
  bright_weights_bright_weights_update_0_write29_merged_banks_2_cache bright_weights_bright_weights_update_0_write29_merged_banks_2;
  bright_weights_bright_weights_update_0_write3_merged_banks_2_cache bright_weights_bright_weights_update_0_write3_merged_banks_2;
  bright_weights_bright_weights_update_0_write30_merged_banks_2_cache bright_weights_bright_weights_update_0_write30_merged_banks_2;
  bright_weights_bright_weights_update_0_write31_merged_banks_2_cache bright_weights_bright_weights_update_0_write31_merged_banks_2;
  bright_weights_bright_weights_update_0_write32_merged_banks_2_cache bright_weights_bright_weights_update_0_write32_merged_banks_2;
  bright_weights_bright_weights_update_0_write33_merged_banks_2_cache bright_weights_bright_weights_update_0_write33_merged_banks_2;
  bright_weights_bright_weights_update_0_write34_merged_banks_2_cache bright_weights_bright_weights_update_0_write34_merged_banks_2;
  bright_weights_bright_weights_update_0_write35_merged_banks_2_cache bright_weights_bright_weights_update_0_write35_merged_banks_2;
  bright_weights_bright_weights_update_0_write36_merged_banks_2_cache bright_weights_bright_weights_update_0_write36_merged_banks_2;
  bright_weights_bright_weights_update_0_write37_merged_banks_2_cache bright_weights_bright_weights_update_0_write37_merged_banks_2;
  bright_weights_bright_weights_update_0_write38_merged_banks_2_cache bright_weights_bright_weights_update_0_write38_merged_banks_2;
  bright_weights_bright_weights_update_0_write39_merged_banks_2_cache bright_weights_bright_weights_update_0_write39_merged_banks_2;
  bright_weights_bright_weights_update_0_write4_merged_banks_2_cache bright_weights_bright_weights_update_0_write4_merged_banks_2;
  bright_weights_bright_weights_update_0_write40_merged_banks_2_cache bright_weights_bright_weights_update_0_write40_merged_banks_2;
  bright_weights_bright_weights_update_0_write41_merged_banks_2_cache bright_weights_bright_weights_update_0_write41_merged_banks_2;
  bright_weights_bright_weights_update_0_write42_merged_banks_2_cache bright_weights_bright_weights_update_0_write42_merged_banks_2;
  bright_weights_bright_weights_update_0_write43_merged_banks_2_cache bright_weights_bright_weights_update_0_write43_merged_banks_2;
  bright_weights_bright_weights_update_0_write44_merged_banks_2_cache bright_weights_bright_weights_update_0_write44_merged_banks_2;
  bright_weights_bright_weights_update_0_write45_merged_banks_2_cache bright_weights_bright_weights_update_0_write45_merged_banks_2;
  bright_weights_bright_weights_update_0_write46_merged_banks_2_cache bright_weights_bright_weights_update_0_write46_merged_banks_2;
  bright_weights_bright_weights_update_0_write47_merged_banks_2_cache bright_weights_bright_weights_update_0_write47_merged_banks_2;
  bright_weights_bright_weights_update_0_write48_merged_banks_2_cache bright_weights_bright_weights_update_0_write48_merged_banks_2;
  bright_weights_bright_weights_update_0_write49_merged_banks_2_cache bright_weights_bright_weights_update_0_write49_merged_banks_2;
  bright_weights_bright_weights_update_0_write5_merged_banks_2_cache bright_weights_bright_weights_update_0_write5_merged_banks_2;
  bright_weights_bright_weights_update_0_write50_merged_banks_2_cache bright_weights_bright_weights_update_0_write50_merged_banks_2;
  bright_weights_bright_weights_update_0_write51_merged_banks_2_cache bright_weights_bright_weights_update_0_write51_merged_banks_2;
  bright_weights_bright_weights_update_0_write52_merged_banks_2_cache bright_weights_bright_weights_update_0_write52_merged_banks_2;
  bright_weights_bright_weights_update_0_write53_merged_banks_2_cache bright_weights_bright_weights_update_0_write53_merged_banks_2;
  bright_weights_bright_weights_update_0_write54_merged_banks_2_cache bright_weights_bright_weights_update_0_write54_merged_banks_2;
  bright_weights_bright_weights_update_0_write55_merged_banks_2_cache bright_weights_bright_weights_update_0_write55_merged_banks_2;
  bright_weights_bright_weights_update_0_write56_merged_banks_2_cache bright_weights_bright_weights_update_0_write56_merged_banks_2;
  bright_weights_bright_weights_update_0_write57_merged_banks_2_cache bright_weights_bright_weights_update_0_write57_merged_banks_2;
  bright_weights_bright_weights_update_0_write58_merged_banks_2_cache bright_weights_bright_weights_update_0_write58_merged_banks_2;
  bright_weights_bright_weights_update_0_write59_merged_banks_2_cache bright_weights_bright_weights_update_0_write59_merged_banks_2;
  bright_weights_bright_weights_update_0_write6_merged_banks_2_cache bright_weights_bright_weights_update_0_write6_merged_banks_2;
  bright_weights_bright_weights_update_0_write60_merged_banks_2_cache bright_weights_bright_weights_update_0_write60_merged_banks_2;
  bright_weights_bright_weights_update_0_write61_merged_banks_2_cache bright_weights_bright_weights_update_0_write61_merged_banks_2;
  bright_weights_bright_weights_update_0_write62_merged_banks_2_cache bright_weights_bright_weights_update_0_write62_merged_banks_2;
  bright_weights_bright_weights_update_0_write63_merged_banks_2_cache bright_weights_bright_weights_update_0_write63_merged_banks_2;
  bright_weights_bright_weights_update_0_write7_merged_banks_2_cache bright_weights_bright_weights_update_0_write7_merged_banks_2;
  bright_weights_bright_weights_update_0_write8_merged_banks_2_cache bright_weights_bright_weights_update_0_write8_merged_banks_2;
  bright_weights_bright_weights_update_0_write9_merged_banks_2_cache bright_weights_bright_weights_update_0_write9_merged_banks_2;
};



inline void bright_weights_bright_weights_update_0_write0_write(hw_uint<16>& bright_weights_bright_weights_update_0_write0, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write0_merged_banks_2.push(bright_weights_bright_weights_update_0_write0);
}

inline void bright_weights_bright_weights_update_0_write1_write(hw_uint<16>& bright_weights_bright_weights_update_0_write1, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write1_merged_banks_2.push(bright_weights_bright_weights_update_0_write1);
}

inline void bright_weights_bright_weights_update_0_write10_write(hw_uint<16>& bright_weights_bright_weights_update_0_write10, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write10_merged_banks_2.push(bright_weights_bright_weights_update_0_write10);
}

inline void bright_weights_bright_weights_update_0_write11_write(hw_uint<16>& bright_weights_bright_weights_update_0_write11, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write11_merged_banks_2.push(bright_weights_bright_weights_update_0_write11);
}

inline void bright_weights_bright_weights_update_0_write12_write(hw_uint<16>& bright_weights_bright_weights_update_0_write12, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write12_merged_banks_2.push(bright_weights_bright_weights_update_0_write12);
}

inline void bright_weights_bright_weights_update_0_write13_write(hw_uint<16>& bright_weights_bright_weights_update_0_write13, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write13_merged_banks_2.push(bright_weights_bright_weights_update_0_write13);
}

inline void bright_weights_bright_weights_update_0_write14_write(hw_uint<16>& bright_weights_bright_weights_update_0_write14, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write14_merged_banks_2.push(bright_weights_bright_weights_update_0_write14);
}

inline void bright_weights_bright_weights_update_0_write15_write(hw_uint<16>& bright_weights_bright_weights_update_0_write15, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write15_merged_banks_2.push(bright_weights_bright_weights_update_0_write15);
}

inline void bright_weights_bright_weights_update_0_write16_write(hw_uint<16>& bright_weights_bright_weights_update_0_write16, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write16_merged_banks_2.push(bright_weights_bright_weights_update_0_write16);
}

inline void bright_weights_bright_weights_update_0_write17_write(hw_uint<16>& bright_weights_bright_weights_update_0_write17, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write17_merged_banks_2.push(bright_weights_bright_weights_update_0_write17);
}

inline void bright_weights_bright_weights_update_0_write18_write(hw_uint<16>& bright_weights_bright_weights_update_0_write18, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write18_merged_banks_2.push(bright_weights_bright_weights_update_0_write18);
}

inline void bright_weights_bright_weights_update_0_write19_write(hw_uint<16>& bright_weights_bright_weights_update_0_write19, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write19_merged_banks_2.push(bright_weights_bright_weights_update_0_write19);
}

inline void bright_weights_bright_weights_update_0_write2_write(hw_uint<16>& bright_weights_bright_weights_update_0_write2, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write2_merged_banks_2.push(bright_weights_bright_weights_update_0_write2);
}

inline void bright_weights_bright_weights_update_0_write20_write(hw_uint<16>& bright_weights_bright_weights_update_0_write20, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write20_merged_banks_2.push(bright_weights_bright_weights_update_0_write20);
}

inline void bright_weights_bright_weights_update_0_write21_write(hw_uint<16>& bright_weights_bright_weights_update_0_write21, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write21_merged_banks_2.push(bright_weights_bright_weights_update_0_write21);
}

inline void bright_weights_bright_weights_update_0_write22_write(hw_uint<16>& bright_weights_bright_weights_update_0_write22, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write22_merged_banks_2.push(bright_weights_bright_weights_update_0_write22);
}

inline void bright_weights_bright_weights_update_0_write23_write(hw_uint<16>& bright_weights_bright_weights_update_0_write23, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write23_merged_banks_2.push(bright_weights_bright_weights_update_0_write23);
}

inline void bright_weights_bright_weights_update_0_write24_write(hw_uint<16>& bright_weights_bright_weights_update_0_write24, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write24_merged_banks_2.push(bright_weights_bright_weights_update_0_write24);
}

inline void bright_weights_bright_weights_update_0_write25_write(hw_uint<16>& bright_weights_bright_weights_update_0_write25, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write25_merged_banks_2.push(bright_weights_bright_weights_update_0_write25);
}

inline void bright_weights_bright_weights_update_0_write26_write(hw_uint<16>& bright_weights_bright_weights_update_0_write26, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write26_merged_banks_2.push(bright_weights_bright_weights_update_0_write26);
}

inline void bright_weights_bright_weights_update_0_write27_write(hw_uint<16>& bright_weights_bright_weights_update_0_write27, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write27_merged_banks_2.push(bright_weights_bright_weights_update_0_write27);
}

inline void bright_weights_bright_weights_update_0_write28_write(hw_uint<16>& bright_weights_bright_weights_update_0_write28, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write28_merged_banks_2.push(bright_weights_bright_weights_update_0_write28);
}

inline void bright_weights_bright_weights_update_0_write29_write(hw_uint<16>& bright_weights_bright_weights_update_0_write29, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write29_merged_banks_2.push(bright_weights_bright_weights_update_0_write29);
}

inline void bright_weights_bright_weights_update_0_write3_write(hw_uint<16>& bright_weights_bright_weights_update_0_write3, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write3_merged_banks_2.push(bright_weights_bright_weights_update_0_write3);
}

inline void bright_weights_bright_weights_update_0_write30_write(hw_uint<16>& bright_weights_bright_weights_update_0_write30, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write30_merged_banks_2.push(bright_weights_bright_weights_update_0_write30);
}

inline void bright_weights_bright_weights_update_0_write31_write(hw_uint<16>& bright_weights_bright_weights_update_0_write31, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write31_merged_banks_2.push(bright_weights_bright_weights_update_0_write31);
}

inline void bright_weights_bright_weights_update_0_write32_write(hw_uint<16>& bright_weights_bright_weights_update_0_write32, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write32_merged_banks_2.push(bright_weights_bright_weights_update_0_write32);
}

inline void bright_weights_bright_weights_update_0_write33_write(hw_uint<16>& bright_weights_bright_weights_update_0_write33, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write33_merged_banks_2.push(bright_weights_bright_weights_update_0_write33);
}

inline void bright_weights_bright_weights_update_0_write34_write(hw_uint<16>& bright_weights_bright_weights_update_0_write34, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write34_merged_banks_2.push(bright_weights_bright_weights_update_0_write34);
}

inline void bright_weights_bright_weights_update_0_write35_write(hw_uint<16>& bright_weights_bright_weights_update_0_write35, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write35_merged_banks_2.push(bright_weights_bright_weights_update_0_write35);
}

inline void bright_weights_bright_weights_update_0_write36_write(hw_uint<16>& bright_weights_bright_weights_update_0_write36, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write36_merged_banks_2.push(bright_weights_bright_weights_update_0_write36);
}

inline void bright_weights_bright_weights_update_0_write37_write(hw_uint<16>& bright_weights_bright_weights_update_0_write37, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write37_merged_banks_2.push(bright_weights_bright_weights_update_0_write37);
}

inline void bright_weights_bright_weights_update_0_write38_write(hw_uint<16>& bright_weights_bright_weights_update_0_write38, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write38_merged_banks_2.push(bright_weights_bright_weights_update_0_write38);
}

inline void bright_weights_bright_weights_update_0_write39_write(hw_uint<16>& bright_weights_bright_weights_update_0_write39, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write39_merged_banks_2.push(bright_weights_bright_weights_update_0_write39);
}

inline void bright_weights_bright_weights_update_0_write4_write(hw_uint<16>& bright_weights_bright_weights_update_0_write4, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write4_merged_banks_2.push(bright_weights_bright_weights_update_0_write4);
}

inline void bright_weights_bright_weights_update_0_write40_write(hw_uint<16>& bright_weights_bright_weights_update_0_write40, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write40_merged_banks_2.push(bright_weights_bright_weights_update_0_write40);
}

inline void bright_weights_bright_weights_update_0_write41_write(hw_uint<16>& bright_weights_bright_weights_update_0_write41, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write41_merged_banks_2.push(bright_weights_bright_weights_update_0_write41);
}

inline void bright_weights_bright_weights_update_0_write42_write(hw_uint<16>& bright_weights_bright_weights_update_0_write42, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write42_merged_banks_2.push(bright_weights_bright_weights_update_0_write42);
}

inline void bright_weights_bright_weights_update_0_write43_write(hw_uint<16>& bright_weights_bright_weights_update_0_write43, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write43_merged_banks_2.push(bright_weights_bright_weights_update_0_write43);
}

inline void bright_weights_bright_weights_update_0_write44_write(hw_uint<16>& bright_weights_bright_weights_update_0_write44, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write44_merged_banks_2.push(bright_weights_bright_weights_update_0_write44);
}

inline void bright_weights_bright_weights_update_0_write45_write(hw_uint<16>& bright_weights_bright_weights_update_0_write45, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write45_merged_banks_2.push(bright_weights_bright_weights_update_0_write45);
}

inline void bright_weights_bright_weights_update_0_write46_write(hw_uint<16>& bright_weights_bright_weights_update_0_write46, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write46_merged_banks_2.push(bright_weights_bright_weights_update_0_write46);
}

inline void bright_weights_bright_weights_update_0_write47_write(hw_uint<16>& bright_weights_bright_weights_update_0_write47, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write47_merged_banks_2.push(bright_weights_bright_weights_update_0_write47);
}

inline void bright_weights_bright_weights_update_0_write48_write(hw_uint<16>& bright_weights_bright_weights_update_0_write48, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write48_merged_banks_2.push(bright_weights_bright_weights_update_0_write48);
}

inline void bright_weights_bright_weights_update_0_write49_write(hw_uint<16>& bright_weights_bright_weights_update_0_write49, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write49_merged_banks_2.push(bright_weights_bright_weights_update_0_write49);
}

inline void bright_weights_bright_weights_update_0_write5_write(hw_uint<16>& bright_weights_bright_weights_update_0_write5, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write5_merged_banks_2.push(bright_weights_bright_weights_update_0_write5);
}

inline void bright_weights_bright_weights_update_0_write50_write(hw_uint<16>& bright_weights_bright_weights_update_0_write50, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write50_merged_banks_2.push(bright_weights_bright_weights_update_0_write50);
}

inline void bright_weights_bright_weights_update_0_write51_write(hw_uint<16>& bright_weights_bright_weights_update_0_write51, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write51_merged_banks_2.push(bright_weights_bright_weights_update_0_write51);
}

inline void bright_weights_bright_weights_update_0_write52_write(hw_uint<16>& bright_weights_bright_weights_update_0_write52, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write52_merged_banks_2.push(bright_weights_bright_weights_update_0_write52);
}

inline void bright_weights_bright_weights_update_0_write53_write(hw_uint<16>& bright_weights_bright_weights_update_0_write53, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write53_merged_banks_2.push(bright_weights_bright_weights_update_0_write53);
}

inline void bright_weights_bright_weights_update_0_write54_write(hw_uint<16>& bright_weights_bright_weights_update_0_write54, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write54_merged_banks_2.push(bright_weights_bright_weights_update_0_write54);
}

inline void bright_weights_bright_weights_update_0_write55_write(hw_uint<16>& bright_weights_bright_weights_update_0_write55, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write55_merged_banks_2.push(bright_weights_bright_weights_update_0_write55);
}

inline void bright_weights_bright_weights_update_0_write56_write(hw_uint<16>& bright_weights_bright_weights_update_0_write56, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write56_merged_banks_2.push(bright_weights_bright_weights_update_0_write56);
}

inline void bright_weights_bright_weights_update_0_write57_write(hw_uint<16>& bright_weights_bright_weights_update_0_write57, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write57_merged_banks_2.push(bright_weights_bright_weights_update_0_write57);
}

inline void bright_weights_bright_weights_update_0_write58_write(hw_uint<16>& bright_weights_bright_weights_update_0_write58, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write58_merged_banks_2.push(bright_weights_bright_weights_update_0_write58);
}

inline void bright_weights_bright_weights_update_0_write59_write(hw_uint<16>& bright_weights_bright_weights_update_0_write59, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write59_merged_banks_2.push(bright_weights_bright_weights_update_0_write59);
}

inline void bright_weights_bright_weights_update_0_write6_write(hw_uint<16>& bright_weights_bright_weights_update_0_write6, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write6_merged_banks_2.push(bright_weights_bright_weights_update_0_write6);
}

inline void bright_weights_bright_weights_update_0_write60_write(hw_uint<16>& bright_weights_bright_weights_update_0_write60, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write60_merged_banks_2.push(bright_weights_bright_weights_update_0_write60);
}

inline void bright_weights_bright_weights_update_0_write61_write(hw_uint<16>& bright_weights_bright_weights_update_0_write61, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write61_merged_banks_2.push(bright_weights_bright_weights_update_0_write61);
}

inline void bright_weights_bright_weights_update_0_write62_write(hw_uint<16>& bright_weights_bright_weights_update_0_write62, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write62_merged_banks_2.push(bright_weights_bright_weights_update_0_write62);
}

inline void bright_weights_bright_weights_update_0_write63_write(hw_uint<16>& bright_weights_bright_weights_update_0_write63, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write63_merged_banks_2.push(bright_weights_bright_weights_update_0_write63);
}

inline void bright_weights_bright_weights_update_0_write7_write(hw_uint<16>& bright_weights_bright_weights_update_0_write7, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write7_merged_banks_2.push(bright_weights_bright_weights_update_0_write7);
}

inline void bright_weights_bright_weights_update_0_write8_write(hw_uint<16>& bright_weights_bright_weights_update_0_write8, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write8_merged_banks_2.push(bright_weights_bright_weights_update_0_write8);
}

inline void bright_weights_bright_weights_update_0_write9_write(hw_uint<16>& bright_weights_bright_weights_update_0_write9, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write9_merged_banks_2.push(bright_weights_bright_weights_update_0_write9);
}

inline hw_uint<16> bright_weights_normed_rd0_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd0 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write0 = bright_weights.bright_weights_bright_weights_update_0_write0_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd1_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd1 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write1 = bright_weights.bright_weights_bright_weights_update_0_write1_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd10_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd10 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write10 = bright_weights.bright_weights_bright_weights_update_0_write10_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd11_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd11 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write11 = bright_weights.bright_weights_bright_weights_update_0_write11_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd12_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd12 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write12 = bright_weights.bright_weights_bright_weights_update_0_write12_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd13_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd13 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write13 = bright_weights.bright_weights_bright_weights_update_0_write13_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd14_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd14 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write14 = bright_weights.bright_weights_bright_weights_update_0_write14_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd15_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd15 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write15 = bright_weights.bright_weights_bright_weights_update_0_write15_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd16_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd16 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write16 = bright_weights.bright_weights_bright_weights_update_0_write16_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd17_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd17 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write17 = bright_weights.bright_weights_bright_weights_update_0_write17_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd18_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd18 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write18 = bright_weights.bright_weights_bright_weights_update_0_write18_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd19_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd19 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write19 = bright_weights.bright_weights_bright_weights_update_0_write19_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd2_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd2 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write2 = bright_weights.bright_weights_bright_weights_update_0_write2_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd20_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd20 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write20 = bright_weights.bright_weights_bright_weights_update_0_write20_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd21_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd21 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write21 = bright_weights.bright_weights_bright_weights_update_0_write21_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd22_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd22 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write22 = bright_weights.bright_weights_bright_weights_update_0_write22_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd23_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd23 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write23 = bright_weights.bright_weights_bright_weights_update_0_write23_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd24_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd24 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write24 = bright_weights.bright_weights_bright_weights_update_0_write24_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd25_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd25 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write25 = bright_weights.bright_weights_bright_weights_update_0_write25_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd26_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd26 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write26 = bright_weights.bright_weights_bright_weights_update_0_write26_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd27_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd27 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write27 = bright_weights.bright_weights_bright_weights_update_0_write27_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd28_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd28 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write28 = bright_weights.bright_weights_bright_weights_update_0_write28_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd29_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd29 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write29 = bright_weights.bright_weights_bright_weights_update_0_write29_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd3_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd3 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write3 = bright_weights.bright_weights_bright_weights_update_0_write3_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd30_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd30 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write30 = bright_weights.bright_weights_bright_weights_update_0_write30_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd31_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd31 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write31 = bright_weights.bright_weights_bright_weights_update_0_write31_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd32_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd32 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write32 = bright_weights.bright_weights_bright_weights_update_0_write32_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write32;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd33_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd33 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write33 = bright_weights.bright_weights_bright_weights_update_0_write33_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write33;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd34_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd34 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write34 = bright_weights.bright_weights_bright_weights_update_0_write34_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write34;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd35_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd35 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write35 = bright_weights.bright_weights_bright_weights_update_0_write35_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write35;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd36_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd36 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write36 = bright_weights.bright_weights_bright_weights_update_0_write36_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write36;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd37_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd37 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write37 = bright_weights.bright_weights_bright_weights_update_0_write37_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write37;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd38_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd38 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write38 = bright_weights.bright_weights_bright_weights_update_0_write38_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write38;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd39_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd39 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write39 = bright_weights.bright_weights_bright_weights_update_0_write39_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write39;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd4_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd4 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write4 = bright_weights.bright_weights_bright_weights_update_0_write4_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd40_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd40 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write40 = bright_weights.bright_weights_bright_weights_update_0_write40_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write40;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd41_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd41 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write41 = bright_weights.bright_weights_bright_weights_update_0_write41_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write41;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd42_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd42 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write42 = bright_weights.bright_weights_bright_weights_update_0_write42_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write42;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd43_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd43 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write43 = bright_weights.bright_weights_bright_weights_update_0_write43_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write43;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd44_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd44 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write44 = bright_weights.bright_weights_bright_weights_update_0_write44_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write44;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd45_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd45 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write45 = bright_weights.bright_weights_bright_weights_update_0_write45_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write45;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd46_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd46 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write46 = bright_weights.bright_weights_bright_weights_update_0_write46_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write46;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd47_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd47 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write47 = bright_weights.bright_weights_bright_weights_update_0_write47_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write47;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd48_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd48 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write48 = bright_weights.bright_weights_bright_weights_update_0_write48_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write48;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd49_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd49 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write49 = bright_weights.bright_weights_bright_weights_update_0_write49_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write49;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd5_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd5 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write5 = bright_weights.bright_weights_bright_weights_update_0_write5_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd50_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd50 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write50 = bright_weights.bright_weights_bright_weights_update_0_write50_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write50;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd51_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd51 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write51 = bright_weights.bright_weights_bright_weights_update_0_write51_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write51;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd52_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd52 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write52 = bright_weights.bright_weights_bright_weights_update_0_write52_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write52;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd53_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd53 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write53 = bright_weights.bright_weights_bright_weights_update_0_write53_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write53;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd54_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd54 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write54 = bright_weights.bright_weights_bright_weights_update_0_write54_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write54;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd55_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd55 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write55 = bright_weights.bright_weights_bright_weights_update_0_write55_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write55;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd56_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd56 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write56 = bright_weights.bright_weights_bright_weights_update_0_write56_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write56;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd57_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd57 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write57 = bright_weights.bright_weights_bright_weights_update_0_write57_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write57;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd58_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd58 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write58 = bright_weights.bright_weights_bright_weights_update_0_write58_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write58;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd59_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd59 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write59 = bright_weights.bright_weights_bright_weights_update_0_write59_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write59;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd6_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd6 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write6 = bright_weights.bright_weights_bright_weights_update_0_write6_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd60_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd60 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write60 = bright_weights.bright_weights_bright_weights_update_0_write60_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write60;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd61_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd61 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write61 = bright_weights.bright_weights_bright_weights_update_0_write61_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write61;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd62_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd62 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write62 = bright_weights.bright_weights_bright_weights_update_0_write62_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write62;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd63_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd63 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write63 = bright_weights.bright_weights_bright_weights_update_0_write63_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write63;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd7_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd7 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write7 = bright_weights.bright_weights_bright_weights_update_0_write7_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd8_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd8 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write8 = bright_weights.bright_weights_bright_weights_update_0_write8_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd9_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd9 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write9 = bright_weights.bright_weights_bright_weights_update_0_write9_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write9;
  return 0;
}

inline hw_uint<16> weight_sums_rd0_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd0 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write0 = bright_weights.bright_weights_bright_weights_update_0_write0_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> weight_sums_rd1_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd1 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write1 = bright_weights.bright_weights_bright_weights_update_0_write1_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> weight_sums_rd10_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd10 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write10 = bright_weights.bright_weights_bright_weights_update_0_write10_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> weight_sums_rd11_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd11 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write11 = bright_weights.bright_weights_bright_weights_update_0_write11_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> weight_sums_rd12_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd12 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write12 = bright_weights.bright_weights_bright_weights_update_0_write12_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> weight_sums_rd13_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd13 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write13 = bright_weights.bright_weights_bright_weights_update_0_write13_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> weight_sums_rd14_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd14 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write14 = bright_weights.bright_weights_bright_weights_update_0_write14_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> weight_sums_rd15_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd15 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write15 = bright_weights.bright_weights_bright_weights_update_0_write15_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> weight_sums_rd16_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd16 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write16 = bright_weights.bright_weights_bright_weights_update_0_write16_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> weight_sums_rd17_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd17 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write17 = bright_weights.bright_weights_bright_weights_update_0_write17_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> weight_sums_rd18_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd18 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write18 = bright_weights.bright_weights_bright_weights_update_0_write18_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> weight_sums_rd19_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd19 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write19 = bright_weights.bright_weights_bright_weights_update_0_write19_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> weight_sums_rd2_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd2 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write2 = bright_weights.bright_weights_bright_weights_update_0_write2_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> weight_sums_rd20_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd20 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write20 = bright_weights.bright_weights_bright_weights_update_0_write20_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> weight_sums_rd21_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd21 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write21 = bright_weights.bright_weights_bright_weights_update_0_write21_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> weight_sums_rd22_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd22 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write22 = bright_weights.bright_weights_bright_weights_update_0_write22_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> weight_sums_rd23_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd23 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write23 = bright_weights.bright_weights_bright_weights_update_0_write23_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> weight_sums_rd24_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd24 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write24 = bright_weights.bright_weights_bright_weights_update_0_write24_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> weight_sums_rd25_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd25 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write25 = bright_weights.bright_weights_bright_weights_update_0_write25_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> weight_sums_rd26_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd26 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write26 = bright_weights.bright_weights_bright_weights_update_0_write26_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> weight_sums_rd27_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd27 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write27 = bright_weights.bright_weights_bright_weights_update_0_write27_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> weight_sums_rd28_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd28 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write28 = bright_weights.bright_weights_bright_weights_update_0_write28_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> weight_sums_rd29_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd29 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write29 = bright_weights.bright_weights_bright_weights_update_0_write29_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> weight_sums_rd3_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd3 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write3 = bright_weights.bright_weights_bright_weights_update_0_write3_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> weight_sums_rd30_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd30 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write30 = bright_weights.bright_weights_bright_weights_update_0_write30_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> weight_sums_rd31_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd31 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write31 = bright_weights.bright_weights_bright_weights_update_0_write31_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> weight_sums_rd32_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd32 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write32 = bright_weights.bright_weights_bright_weights_update_0_write32_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write32;
  return 0;
}

inline hw_uint<16> weight_sums_rd33_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd33 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write33 = bright_weights.bright_weights_bright_weights_update_0_write33_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write33;
  return 0;
}

inline hw_uint<16> weight_sums_rd34_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd34 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write34 = bright_weights.bright_weights_bright_weights_update_0_write34_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write34;
  return 0;
}

inline hw_uint<16> weight_sums_rd35_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd35 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write35 = bright_weights.bright_weights_bright_weights_update_0_write35_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write35;
  return 0;
}

inline hw_uint<16> weight_sums_rd36_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd36 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write36 = bright_weights.bright_weights_bright_weights_update_0_write36_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write36;
  return 0;
}

inline hw_uint<16> weight_sums_rd37_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd37 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write37 = bright_weights.bright_weights_bright_weights_update_0_write37_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write37;
  return 0;
}

inline hw_uint<16> weight_sums_rd38_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd38 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write38 = bright_weights.bright_weights_bright_weights_update_0_write38_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write38;
  return 0;
}

inline hw_uint<16> weight_sums_rd39_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd39 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write39 = bright_weights.bright_weights_bright_weights_update_0_write39_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write39;
  return 0;
}

inline hw_uint<16> weight_sums_rd4_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd4 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write4 = bright_weights.bright_weights_bright_weights_update_0_write4_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> weight_sums_rd40_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd40 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write40 = bright_weights.bright_weights_bright_weights_update_0_write40_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write40;
  return 0;
}

inline hw_uint<16> weight_sums_rd41_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd41 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write41 = bright_weights.bright_weights_bright_weights_update_0_write41_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write41;
  return 0;
}

inline hw_uint<16> weight_sums_rd42_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd42 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write42 = bright_weights.bright_weights_bright_weights_update_0_write42_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write42;
  return 0;
}

inline hw_uint<16> weight_sums_rd43_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd43 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write43 = bright_weights.bright_weights_bright_weights_update_0_write43_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write43;
  return 0;
}

inline hw_uint<16> weight_sums_rd44_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd44 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write44 = bright_weights.bright_weights_bright_weights_update_0_write44_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write44;
  return 0;
}

inline hw_uint<16> weight_sums_rd45_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd45 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write45 = bright_weights.bright_weights_bright_weights_update_0_write45_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write45;
  return 0;
}

inline hw_uint<16> weight_sums_rd46_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd46 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write46 = bright_weights.bright_weights_bright_weights_update_0_write46_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write46;
  return 0;
}

inline hw_uint<16> weight_sums_rd47_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd47 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write47 = bright_weights.bright_weights_bright_weights_update_0_write47_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write47;
  return 0;
}

inline hw_uint<16> weight_sums_rd48_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd48 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write48 = bright_weights.bright_weights_bright_weights_update_0_write48_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write48;
  return 0;
}

inline hw_uint<16> weight_sums_rd49_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd49 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write49 = bright_weights.bright_weights_bright_weights_update_0_write49_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write49;
  return 0;
}

inline hw_uint<16> weight_sums_rd5_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd5 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write5 = bright_weights.bright_weights_bright_weights_update_0_write5_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> weight_sums_rd50_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd50 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write50 = bright_weights.bright_weights_bright_weights_update_0_write50_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write50;
  return 0;
}

inline hw_uint<16> weight_sums_rd51_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd51 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write51 = bright_weights.bright_weights_bright_weights_update_0_write51_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write51;
  return 0;
}

inline hw_uint<16> weight_sums_rd52_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd52 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write52 = bright_weights.bright_weights_bright_weights_update_0_write52_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write52;
  return 0;
}

inline hw_uint<16> weight_sums_rd53_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd53 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write53 = bright_weights.bright_weights_bright_weights_update_0_write53_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write53;
  return 0;
}

inline hw_uint<16> weight_sums_rd54_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd54 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write54 = bright_weights.bright_weights_bright_weights_update_0_write54_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write54;
  return 0;
}

inline hw_uint<16> weight_sums_rd55_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd55 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write55 = bright_weights.bright_weights_bright_weights_update_0_write55_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write55;
  return 0;
}

inline hw_uint<16> weight_sums_rd56_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd56 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write56 = bright_weights.bright_weights_bright_weights_update_0_write56_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write56;
  return 0;
}

inline hw_uint<16> weight_sums_rd57_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd57 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write57 = bright_weights.bright_weights_bright_weights_update_0_write57_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write57;
  return 0;
}

inline hw_uint<16> weight_sums_rd58_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd58 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write58 = bright_weights.bright_weights_bright_weights_update_0_write58_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write58;
  return 0;
}

inline hw_uint<16> weight_sums_rd59_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd59 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write59 = bright_weights.bright_weights_bright_weights_update_0_write59_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write59;
  return 0;
}

inline hw_uint<16> weight_sums_rd6_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd6 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write6 = bright_weights.bright_weights_bright_weights_update_0_write6_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> weight_sums_rd60_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd60 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write60 = bright_weights.bright_weights_bright_weights_update_0_write60_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write60;
  return 0;
}

inline hw_uint<16> weight_sums_rd61_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd61 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write61 = bright_weights.bright_weights_bright_weights_update_0_write61_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write61;
  return 0;
}

inline hw_uint<16> weight_sums_rd62_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd62 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write62 = bright_weights.bright_weights_bright_weights_update_0_write62_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write62;
  return 0;
}

inline hw_uint<16> weight_sums_rd63_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd63 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write63 = bright_weights.bright_weights_bright_weights_update_0_write63_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write63;
  return 0;
}

inline hw_uint<16> weight_sums_rd7_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd7 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write7 = bright_weights.bright_weights_bright_weights_update_0_write7_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> weight_sums_rd8_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd8 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write8 = bright_weights.bright_weights_bright_weights_update_0_write8_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> weight_sums_rd9_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd9 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write9 = bright_weights.bright_weights_bright_weights_update_0_write9_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_weights_normed_update_0_read
//	bright_weights_normed_rd0
//	bright_weights_normed_rd1
//	bright_weights_normed_rd2
//	bright_weights_normed_rd3
//	bright_weights_normed_rd4
//	bright_weights_normed_rd5
//	bright_weights_normed_rd6
//	bright_weights_normed_rd7
//	bright_weights_normed_rd8
//	bright_weights_normed_rd9
//	bright_weights_normed_rd10
//	bright_weights_normed_rd11
//	bright_weights_normed_rd12
//	bright_weights_normed_rd13
//	bright_weights_normed_rd14
//	bright_weights_normed_rd15
//	bright_weights_normed_rd16
//	bright_weights_normed_rd17
//	bright_weights_normed_rd18
//	bright_weights_normed_rd19
//	bright_weights_normed_rd20
//	bright_weights_normed_rd21
//	bright_weights_normed_rd22
//	bright_weights_normed_rd23
//	bright_weights_normed_rd24
//	bright_weights_normed_rd25
//	bright_weights_normed_rd26
//	bright_weights_normed_rd27
//	bright_weights_normed_rd28
//	bright_weights_normed_rd29
//	bright_weights_normed_rd30
//	bright_weights_normed_rd31
//	bright_weights_normed_rd32
//	bright_weights_normed_rd33
//	bright_weights_normed_rd34
//	bright_weights_normed_rd35
//	bright_weights_normed_rd36
//	bright_weights_normed_rd37
//	bright_weights_normed_rd38
//	bright_weights_normed_rd39
//	bright_weights_normed_rd40
//	bright_weights_normed_rd41
//	bright_weights_normed_rd42
//	bright_weights_normed_rd43
//	bright_weights_normed_rd44
//	bright_weights_normed_rd45
//	bright_weights_normed_rd46
//	bright_weights_normed_rd47
//	bright_weights_normed_rd48
//	bright_weights_normed_rd49
//	bright_weights_normed_rd50
//	bright_weights_normed_rd51
//	bright_weights_normed_rd52
//	bright_weights_normed_rd53
//	bright_weights_normed_rd54
//	bright_weights_normed_rd55
//	bright_weights_normed_rd56
//	bright_weights_normed_rd57
//	bright_weights_normed_rd58
//	bright_weights_normed_rd59
//	bright_weights_normed_rd60
//	bright_weights_normed_rd61
//	bright_weights_normed_rd62
//	bright_weights_normed_rd63
inline hw_uint<1024> bright_weights_bright_weights_normed_update_0_read_bundle_read(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // bright_weights_normed_rd0
    // bright_weights_normed_rd1
    // bright_weights_normed_rd2
    // bright_weights_normed_rd3
    // bright_weights_normed_rd4
    // bright_weights_normed_rd5
    // bright_weights_normed_rd6
    // bright_weights_normed_rd7
    // bright_weights_normed_rd8
    // bright_weights_normed_rd9
    // bright_weights_normed_rd10
    // bright_weights_normed_rd11
    // bright_weights_normed_rd12
    // bright_weights_normed_rd13
    // bright_weights_normed_rd14
    // bright_weights_normed_rd15
    // bright_weights_normed_rd16
    // bright_weights_normed_rd17
    // bright_weights_normed_rd18
    // bright_weights_normed_rd19
    // bright_weights_normed_rd20
    // bright_weights_normed_rd21
    // bright_weights_normed_rd22
    // bright_weights_normed_rd23
    // bright_weights_normed_rd24
    // bright_weights_normed_rd25
    // bright_weights_normed_rd26
    // bright_weights_normed_rd27
    // bright_weights_normed_rd28
    // bright_weights_normed_rd29
    // bright_weights_normed_rd30
    // bright_weights_normed_rd31
    // bright_weights_normed_rd32
    // bright_weights_normed_rd33
    // bright_weights_normed_rd34
    // bright_weights_normed_rd35
    // bright_weights_normed_rd36
    // bright_weights_normed_rd37
    // bright_weights_normed_rd38
    // bright_weights_normed_rd39
    // bright_weights_normed_rd40
    // bright_weights_normed_rd41
    // bright_weights_normed_rd42
    // bright_weights_normed_rd43
    // bright_weights_normed_rd44
    // bright_weights_normed_rd45
    // bright_weights_normed_rd46
    // bright_weights_normed_rd47
    // bright_weights_normed_rd48
    // bright_weights_normed_rd49
    // bright_weights_normed_rd50
    // bright_weights_normed_rd51
    // bright_weights_normed_rd52
    // bright_weights_normed_rd53
    // bright_weights_normed_rd54
    // bright_weights_normed_rd55
    // bright_weights_normed_rd56
    // bright_weights_normed_rd57
    // bright_weights_normed_rd58
    // bright_weights_normed_rd59
    // bright_weights_normed_rd60
    // bright_weights_normed_rd61
    // bright_weights_normed_rd62
    // bright_weights_normed_rd63

	hw_uint<1024> result;
	hw_uint<16> bright_weights_normed_rd0_res = bright_weights_normed_rd0_select(bright_weights, d0, d1, dynamic_address);
	set_at<0, 1024>(result, bright_weights_normed_rd0_res);
	hw_uint<16> bright_weights_normed_rd1_res = bright_weights_normed_rd1_select(bright_weights, d0, d1, dynamic_address);
	set_at<16, 1024>(result, bright_weights_normed_rd1_res);
	hw_uint<16> bright_weights_normed_rd2_res = bright_weights_normed_rd2_select(bright_weights, d0, d1, dynamic_address);
	set_at<32, 1024>(result, bright_weights_normed_rd2_res);
	hw_uint<16> bright_weights_normed_rd3_res = bright_weights_normed_rd3_select(bright_weights, d0, d1, dynamic_address);
	set_at<48, 1024>(result, bright_weights_normed_rd3_res);
	hw_uint<16> bright_weights_normed_rd4_res = bright_weights_normed_rd4_select(bright_weights, d0, d1, dynamic_address);
	set_at<64, 1024>(result, bright_weights_normed_rd4_res);
	hw_uint<16> bright_weights_normed_rd5_res = bright_weights_normed_rd5_select(bright_weights, d0, d1, dynamic_address);
	set_at<80, 1024>(result, bright_weights_normed_rd5_res);
	hw_uint<16> bright_weights_normed_rd6_res = bright_weights_normed_rd6_select(bright_weights, d0, d1, dynamic_address);
	set_at<96, 1024>(result, bright_weights_normed_rd6_res);
	hw_uint<16> bright_weights_normed_rd7_res = bright_weights_normed_rd7_select(bright_weights, d0, d1, dynamic_address);
	set_at<112, 1024>(result, bright_weights_normed_rd7_res);
	hw_uint<16> bright_weights_normed_rd8_res = bright_weights_normed_rd8_select(bright_weights, d0, d1, dynamic_address);
	set_at<128, 1024>(result, bright_weights_normed_rd8_res);
	hw_uint<16> bright_weights_normed_rd9_res = bright_weights_normed_rd9_select(bright_weights, d0, d1, dynamic_address);
	set_at<144, 1024>(result, bright_weights_normed_rd9_res);
	hw_uint<16> bright_weights_normed_rd10_res = bright_weights_normed_rd10_select(bright_weights, d0, d1, dynamic_address);
	set_at<160, 1024>(result, bright_weights_normed_rd10_res);
	hw_uint<16> bright_weights_normed_rd11_res = bright_weights_normed_rd11_select(bright_weights, d0, d1, dynamic_address);
	set_at<176, 1024>(result, bright_weights_normed_rd11_res);
	hw_uint<16> bright_weights_normed_rd12_res = bright_weights_normed_rd12_select(bright_weights, d0, d1, dynamic_address);
	set_at<192, 1024>(result, bright_weights_normed_rd12_res);
	hw_uint<16> bright_weights_normed_rd13_res = bright_weights_normed_rd13_select(bright_weights, d0, d1, dynamic_address);
	set_at<208, 1024>(result, bright_weights_normed_rd13_res);
	hw_uint<16> bright_weights_normed_rd14_res = bright_weights_normed_rd14_select(bright_weights, d0, d1, dynamic_address);
	set_at<224, 1024>(result, bright_weights_normed_rd14_res);
	hw_uint<16> bright_weights_normed_rd15_res = bright_weights_normed_rd15_select(bright_weights, d0, d1, dynamic_address);
	set_at<240, 1024>(result, bright_weights_normed_rd15_res);
	hw_uint<16> bright_weights_normed_rd16_res = bright_weights_normed_rd16_select(bright_weights, d0, d1, dynamic_address);
	set_at<256, 1024>(result, bright_weights_normed_rd16_res);
	hw_uint<16> bright_weights_normed_rd17_res = bright_weights_normed_rd17_select(bright_weights, d0, d1, dynamic_address);
	set_at<272, 1024>(result, bright_weights_normed_rd17_res);
	hw_uint<16> bright_weights_normed_rd18_res = bright_weights_normed_rd18_select(bright_weights, d0, d1, dynamic_address);
	set_at<288, 1024>(result, bright_weights_normed_rd18_res);
	hw_uint<16> bright_weights_normed_rd19_res = bright_weights_normed_rd19_select(bright_weights, d0, d1, dynamic_address);
	set_at<304, 1024>(result, bright_weights_normed_rd19_res);
	hw_uint<16> bright_weights_normed_rd20_res = bright_weights_normed_rd20_select(bright_weights, d0, d1, dynamic_address);
	set_at<320, 1024>(result, bright_weights_normed_rd20_res);
	hw_uint<16> bright_weights_normed_rd21_res = bright_weights_normed_rd21_select(bright_weights, d0, d1, dynamic_address);
	set_at<336, 1024>(result, bright_weights_normed_rd21_res);
	hw_uint<16> bright_weights_normed_rd22_res = bright_weights_normed_rd22_select(bright_weights, d0, d1, dynamic_address);
	set_at<352, 1024>(result, bright_weights_normed_rd22_res);
	hw_uint<16> bright_weights_normed_rd23_res = bright_weights_normed_rd23_select(bright_weights, d0, d1, dynamic_address);
	set_at<368, 1024>(result, bright_weights_normed_rd23_res);
	hw_uint<16> bright_weights_normed_rd24_res = bright_weights_normed_rd24_select(bright_weights, d0, d1, dynamic_address);
	set_at<384, 1024>(result, bright_weights_normed_rd24_res);
	hw_uint<16> bright_weights_normed_rd25_res = bright_weights_normed_rd25_select(bright_weights, d0, d1, dynamic_address);
	set_at<400, 1024>(result, bright_weights_normed_rd25_res);
	hw_uint<16> bright_weights_normed_rd26_res = bright_weights_normed_rd26_select(bright_weights, d0, d1, dynamic_address);
	set_at<416, 1024>(result, bright_weights_normed_rd26_res);
	hw_uint<16> bright_weights_normed_rd27_res = bright_weights_normed_rd27_select(bright_weights, d0, d1, dynamic_address);
	set_at<432, 1024>(result, bright_weights_normed_rd27_res);
	hw_uint<16> bright_weights_normed_rd28_res = bright_weights_normed_rd28_select(bright_weights, d0, d1, dynamic_address);
	set_at<448, 1024>(result, bright_weights_normed_rd28_res);
	hw_uint<16> bright_weights_normed_rd29_res = bright_weights_normed_rd29_select(bright_weights, d0, d1, dynamic_address);
	set_at<464, 1024>(result, bright_weights_normed_rd29_res);
	hw_uint<16> bright_weights_normed_rd30_res = bright_weights_normed_rd30_select(bright_weights, d0, d1, dynamic_address);
	set_at<480, 1024>(result, bright_weights_normed_rd30_res);
	hw_uint<16> bright_weights_normed_rd31_res = bright_weights_normed_rd31_select(bright_weights, d0, d1, dynamic_address);
	set_at<496, 1024>(result, bright_weights_normed_rd31_res);
	hw_uint<16> bright_weights_normed_rd32_res = bright_weights_normed_rd32_select(bright_weights, d0, d1, dynamic_address);
	set_at<512, 1024>(result, bright_weights_normed_rd32_res);
	hw_uint<16> bright_weights_normed_rd33_res = bright_weights_normed_rd33_select(bright_weights, d0, d1, dynamic_address);
	set_at<528, 1024>(result, bright_weights_normed_rd33_res);
	hw_uint<16> bright_weights_normed_rd34_res = bright_weights_normed_rd34_select(bright_weights, d0, d1, dynamic_address);
	set_at<544, 1024>(result, bright_weights_normed_rd34_res);
	hw_uint<16> bright_weights_normed_rd35_res = bright_weights_normed_rd35_select(bright_weights, d0, d1, dynamic_address);
	set_at<560, 1024>(result, bright_weights_normed_rd35_res);
	hw_uint<16> bright_weights_normed_rd36_res = bright_weights_normed_rd36_select(bright_weights, d0, d1, dynamic_address);
	set_at<576, 1024>(result, bright_weights_normed_rd36_res);
	hw_uint<16> bright_weights_normed_rd37_res = bright_weights_normed_rd37_select(bright_weights, d0, d1, dynamic_address);
	set_at<592, 1024>(result, bright_weights_normed_rd37_res);
	hw_uint<16> bright_weights_normed_rd38_res = bright_weights_normed_rd38_select(bright_weights, d0, d1, dynamic_address);
	set_at<608, 1024>(result, bright_weights_normed_rd38_res);
	hw_uint<16> bright_weights_normed_rd39_res = bright_weights_normed_rd39_select(bright_weights, d0, d1, dynamic_address);
	set_at<624, 1024>(result, bright_weights_normed_rd39_res);
	hw_uint<16> bright_weights_normed_rd40_res = bright_weights_normed_rd40_select(bright_weights, d0, d1, dynamic_address);
	set_at<640, 1024>(result, bright_weights_normed_rd40_res);
	hw_uint<16> bright_weights_normed_rd41_res = bright_weights_normed_rd41_select(bright_weights, d0, d1, dynamic_address);
	set_at<656, 1024>(result, bright_weights_normed_rd41_res);
	hw_uint<16> bright_weights_normed_rd42_res = bright_weights_normed_rd42_select(bright_weights, d0, d1, dynamic_address);
	set_at<672, 1024>(result, bright_weights_normed_rd42_res);
	hw_uint<16> bright_weights_normed_rd43_res = bright_weights_normed_rd43_select(bright_weights, d0, d1, dynamic_address);
	set_at<688, 1024>(result, bright_weights_normed_rd43_res);
	hw_uint<16> bright_weights_normed_rd44_res = bright_weights_normed_rd44_select(bright_weights, d0, d1, dynamic_address);
	set_at<704, 1024>(result, bright_weights_normed_rd44_res);
	hw_uint<16> bright_weights_normed_rd45_res = bright_weights_normed_rd45_select(bright_weights, d0, d1, dynamic_address);
	set_at<720, 1024>(result, bright_weights_normed_rd45_res);
	hw_uint<16> bright_weights_normed_rd46_res = bright_weights_normed_rd46_select(bright_weights, d0, d1, dynamic_address);
	set_at<736, 1024>(result, bright_weights_normed_rd46_res);
	hw_uint<16> bright_weights_normed_rd47_res = bright_weights_normed_rd47_select(bright_weights, d0, d1, dynamic_address);
	set_at<752, 1024>(result, bright_weights_normed_rd47_res);
	hw_uint<16> bright_weights_normed_rd48_res = bright_weights_normed_rd48_select(bright_weights, d0, d1, dynamic_address);
	set_at<768, 1024>(result, bright_weights_normed_rd48_res);
	hw_uint<16> bright_weights_normed_rd49_res = bright_weights_normed_rd49_select(bright_weights, d0, d1, dynamic_address);
	set_at<784, 1024>(result, bright_weights_normed_rd49_res);
	hw_uint<16> bright_weights_normed_rd50_res = bright_weights_normed_rd50_select(bright_weights, d0, d1, dynamic_address);
	set_at<800, 1024>(result, bright_weights_normed_rd50_res);
	hw_uint<16> bright_weights_normed_rd51_res = bright_weights_normed_rd51_select(bright_weights, d0, d1, dynamic_address);
	set_at<816, 1024>(result, bright_weights_normed_rd51_res);
	hw_uint<16> bright_weights_normed_rd52_res = bright_weights_normed_rd52_select(bright_weights, d0, d1, dynamic_address);
	set_at<832, 1024>(result, bright_weights_normed_rd52_res);
	hw_uint<16> bright_weights_normed_rd53_res = bright_weights_normed_rd53_select(bright_weights, d0, d1, dynamic_address);
	set_at<848, 1024>(result, bright_weights_normed_rd53_res);
	hw_uint<16> bright_weights_normed_rd54_res = bright_weights_normed_rd54_select(bright_weights, d0, d1, dynamic_address);
	set_at<864, 1024>(result, bright_weights_normed_rd54_res);
	hw_uint<16> bright_weights_normed_rd55_res = bright_weights_normed_rd55_select(bright_weights, d0, d1, dynamic_address);
	set_at<880, 1024>(result, bright_weights_normed_rd55_res);
	hw_uint<16> bright_weights_normed_rd56_res = bright_weights_normed_rd56_select(bright_weights, d0, d1, dynamic_address);
	set_at<896, 1024>(result, bright_weights_normed_rd56_res);
	hw_uint<16> bright_weights_normed_rd57_res = bright_weights_normed_rd57_select(bright_weights, d0, d1, dynamic_address);
	set_at<912, 1024>(result, bright_weights_normed_rd57_res);
	hw_uint<16> bright_weights_normed_rd58_res = bright_weights_normed_rd58_select(bright_weights, d0, d1, dynamic_address);
	set_at<928, 1024>(result, bright_weights_normed_rd58_res);
	hw_uint<16> bright_weights_normed_rd59_res = bright_weights_normed_rd59_select(bright_weights, d0, d1, dynamic_address);
	set_at<944, 1024>(result, bright_weights_normed_rd59_res);
	hw_uint<16> bright_weights_normed_rd60_res = bright_weights_normed_rd60_select(bright_weights, d0, d1, dynamic_address);
	set_at<960, 1024>(result, bright_weights_normed_rd60_res);
	hw_uint<16> bright_weights_normed_rd61_res = bright_weights_normed_rd61_select(bright_weights, d0, d1, dynamic_address);
	set_at<976, 1024>(result, bright_weights_normed_rd61_res);
	hw_uint<16> bright_weights_normed_rd62_res = bright_weights_normed_rd62_select(bright_weights, d0, d1, dynamic_address);
	set_at<992, 1024>(result, bright_weights_normed_rd62_res);
	hw_uint<16> bright_weights_normed_rd63_res = bright_weights_normed_rd63_select(bright_weights, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, bright_weights_normed_rd63_res);
	return result;
}

// bright_weights_update_0_write
//	bright_weights_bright_weights_update_0_write0
//	bright_weights_bright_weights_update_0_write1
//	bright_weights_bright_weights_update_0_write2
//	bright_weights_bright_weights_update_0_write3
//	bright_weights_bright_weights_update_0_write4
//	bright_weights_bright_weights_update_0_write5
//	bright_weights_bright_weights_update_0_write6
//	bright_weights_bright_weights_update_0_write7
//	bright_weights_bright_weights_update_0_write8
//	bright_weights_bright_weights_update_0_write9
//	bright_weights_bright_weights_update_0_write10
//	bright_weights_bright_weights_update_0_write11
//	bright_weights_bright_weights_update_0_write12
//	bright_weights_bright_weights_update_0_write13
//	bright_weights_bright_weights_update_0_write14
//	bright_weights_bright_weights_update_0_write15
//	bright_weights_bright_weights_update_0_write16
//	bright_weights_bright_weights_update_0_write17
//	bright_weights_bright_weights_update_0_write18
//	bright_weights_bright_weights_update_0_write19
//	bright_weights_bright_weights_update_0_write20
//	bright_weights_bright_weights_update_0_write21
//	bright_weights_bright_weights_update_0_write22
//	bright_weights_bright_weights_update_0_write23
//	bright_weights_bright_weights_update_0_write24
//	bright_weights_bright_weights_update_0_write25
//	bright_weights_bright_weights_update_0_write26
//	bright_weights_bright_weights_update_0_write27
//	bright_weights_bright_weights_update_0_write28
//	bright_weights_bright_weights_update_0_write29
//	bright_weights_bright_weights_update_0_write30
//	bright_weights_bright_weights_update_0_write31
//	bright_weights_bright_weights_update_0_write32
//	bright_weights_bright_weights_update_0_write33
//	bright_weights_bright_weights_update_0_write34
//	bright_weights_bright_weights_update_0_write35
//	bright_weights_bright_weights_update_0_write36
//	bright_weights_bright_weights_update_0_write37
//	bright_weights_bright_weights_update_0_write38
//	bright_weights_bright_weights_update_0_write39
//	bright_weights_bright_weights_update_0_write40
//	bright_weights_bright_weights_update_0_write41
//	bright_weights_bright_weights_update_0_write42
//	bright_weights_bright_weights_update_0_write43
//	bright_weights_bright_weights_update_0_write44
//	bright_weights_bright_weights_update_0_write45
//	bright_weights_bright_weights_update_0_write46
//	bright_weights_bright_weights_update_0_write47
//	bright_weights_bright_weights_update_0_write48
//	bright_weights_bright_weights_update_0_write49
//	bright_weights_bright_weights_update_0_write50
//	bright_weights_bright_weights_update_0_write51
//	bright_weights_bright_weights_update_0_write52
//	bright_weights_bright_weights_update_0_write53
//	bright_weights_bright_weights_update_0_write54
//	bright_weights_bright_weights_update_0_write55
//	bright_weights_bright_weights_update_0_write56
//	bright_weights_bright_weights_update_0_write57
//	bright_weights_bright_weights_update_0_write58
//	bright_weights_bright_weights_update_0_write59
//	bright_weights_bright_weights_update_0_write60
//	bright_weights_bright_weights_update_0_write61
//	bright_weights_bright_weights_update_0_write62
//	bright_weights_bright_weights_update_0_write63
inline void bright_weights_bright_weights_update_0_write_bundle_write(hw_uint<1024>& bright_weights_update_0_write, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_weights_bright_weights_update_0_write0_res = bright_weights_update_0_write.extract<0, 15>();
	bright_weights_bright_weights_update_0_write0_write(bright_weights_bright_weights_update_0_write0_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write1_res = bright_weights_update_0_write.extract<16, 31>();
	bright_weights_bright_weights_update_0_write1_write(bright_weights_bright_weights_update_0_write1_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write2_res = bright_weights_update_0_write.extract<32, 47>();
	bright_weights_bright_weights_update_0_write2_write(bright_weights_bright_weights_update_0_write2_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write3_res = bright_weights_update_0_write.extract<48, 63>();
	bright_weights_bright_weights_update_0_write3_write(bright_weights_bright_weights_update_0_write3_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write4_res = bright_weights_update_0_write.extract<64, 79>();
	bright_weights_bright_weights_update_0_write4_write(bright_weights_bright_weights_update_0_write4_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write5_res = bright_weights_update_0_write.extract<80, 95>();
	bright_weights_bright_weights_update_0_write5_write(bright_weights_bright_weights_update_0_write5_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write6_res = bright_weights_update_0_write.extract<96, 111>();
	bright_weights_bright_weights_update_0_write6_write(bright_weights_bright_weights_update_0_write6_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write7_res = bright_weights_update_0_write.extract<112, 127>();
	bright_weights_bright_weights_update_0_write7_write(bright_weights_bright_weights_update_0_write7_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write8_res = bright_weights_update_0_write.extract<128, 143>();
	bright_weights_bright_weights_update_0_write8_write(bright_weights_bright_weights_update_0_write8_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write9_res = bright_weights_update_0_write.extract<144, 159>();
	bright_weights_bright_weights_update_0_write9_write(bright_weights_bright_weights_update_0_write9_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write10_res = bright_weights_update_0_write.extract<160, 175>();
	bright_weights_bright_weights_update_0_write10_write(bright_weights_bright_weights_update_0_write10_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write11_res = bright_weights_update_0_write.extract<176, 191>();
	bright_weights_bright_weights_update_0_write11_write(bright_weights_bright_weights_update_0_write11_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write12_res = bright_weights_update_0_write.extract<192, 207>();
	bright_weights_bright_weights_update_0_write12_write(bright_weights_bright_weights_update_0_write12_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write13_res = bright_weights_update_0_write.extract<208, 223>();
	bright_weights_bright_weights_update_0_write13_write(bright_weights_bright_weights_update_0_write13_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write14_res = bright_weights_update_0_write.extract<224, 239>();
	bright_weights_bright_weights_update_0_write14_write(bright_weights_bright_weights_update_0_write14_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write15_res = bright_weights_update_0_write.extract<240, 255>();
	bright_weights_bright_weights_update_0_write15_write(bright_weights_bright_weights_update_0_write15_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write16_res = bright_weights_update_0_write.extract<256, 271>();
	bright_weights_bright_weights_update_0_write16_write(bright_weights_bright_weights_update_0_write16_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write17_res = bright_weights_update_0_write.extract<272, 287>();
	bright_weights_bright_weights_update_0_write17_write(bright_weights_bright_weights_update_0_write17_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write18_res = bright_weights_update_0_write.extract<288, 303>();
	bright_weights_bright_weights_update_0_write18_write(bright_weights_bright_weights_update_0_write18_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write19_res = bright_weights_update_0_write.extract<304, 319>();
	bright_weights_bright_weights_update_0_write19_write(bright_weights_bright_weights_update_0_write19_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write20_res = bright_weights_update_0_write.extract<320, 335>();
	bright_weights_bright_weights_update_0_write20_write(bright_weights_bright_weights_update_0_write20_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write21_res = bright_weights_update_0_write.extract<336, 351>();
	bright_weights_bright_weights_update_0_write21_write(bright_weights_bright_weights_update_0_write21_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write22_res = bright_weights_update_0_write.extract<352, 367>();
	bright_weights_bright_weights_update_0_write22_write(bright_weights_bright_weights_update_0_write22_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write23_res = bright_weights_update_0_write.extract<368, 383>();
	bright_weights_bright_weights_update_0_write23_write(bright_weights_bright_weights_update_0_write23_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write24_res = bright_weights_update_0_write.extract<384, 399>();
	bright_weights_bright_weights_update_0_write24_write(bright_weights_bright_weights_update_0_write24_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write25_res = bright_weights_update_0_write.extract<400, 415>();
	bright_weights_bright_weights_update_0_write25_write(bright_weights_bright_weights_update_0_write25_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write26_res = bright_weights_update_0_write.extract<416, 431>();
	bright_weights_bright_weights_update_0_write26_write(bright_weights_bright_weights_update_0_write26_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write27_res = bright_weights_update_0_write.extract<432, 447>();
	bright_weights_bright_weights_update_0_write27_write(bright_weights_bright_weights_update_0_write27_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write28_res = bright_weights_update_0_write.extract<448, 463>();
	bright_weights_bright_weights_update_0_write28_write(bright_weights_bright_weights_update_0_write28_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write29_res = bright_weights_update_0_write.extract<464, 479>();
	bright_weights_bright_weights_update_0_write29_write(bright_weights_bright_weights_update_0_write29_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write30_res = bright_weights_update_0_write.extract<480, 495>();
	bright_weights_bright_weights_update_0_write30_write(bright_weights_bright_weights_update_0_write30_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write31_res = bright_weights_update_0_write.extract<496, 511>();
	bright_weights_bright_weights_update_0_write31_write(bright_weights_bright_weights_update_0_write31_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write32_res = bright_weights_update_0_write.extract<512, 527>();
	bright_weights_bright_weights_update_0_write32_write(bright_weights_bright_weights_update_0_write32_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write33_res = bright_weights_update_0_write.extract<528, 543>();
	bright_weights_bright_weights_update_0_write33_write(bright_weights_bright_weights_update_0_write33_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write34_res = bright_weights_update_0_write.extract<544, 559>();
	bright_weights_bright_weights_update_0_write34_write(bright_weights_bright_weights_update_0_write34_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write35_res = bright_weights_update_0_write.extract<560, 575>();
	bright_weights_bright_weights_update_0_write35_write(bright_weights_bright_weights_update_0_write35_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write36_res = bright_weights_update_0_write.extract<576, 591>();
	bright_weights_bright_weights_update_0_write36_write(bright_weights_bright_weights_update_0_write36_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write37_res = bright_weights_update_0_write.extract<592, 607>();
	bright_weights_bright_weights_update_0_write37_write(bright_weights_bright_weights_update_0_write37_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write38_res = bright_weights_update_0_write.extract<608, 623>();
	bright_weights_bright_weights_update_0_write38_write(bright_weights_bright_weights_update_0_write38_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write39_res = bright_weights_update_0_write.extract<624, 639>();
	bright_weights_bright_weights_update_0_write39_write(bright_weights_bright_weights_update_0_write39_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write40_res = bright_weights_update_0_write.extract<640, 655>();
	bright_weights_bright_weights_update_0_write40_write(bright_weights_bright_weights_update_0_write40_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write41_res = bright_weights_update_0_write.extract<656, 671>();
	bright_weights_bright_weights_update_0_write41_write(bright_weights_bright_weights_update_0_write41_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write42_res = bright_weights_update_0_write.extract<672, 687>();
	bright_weights_bright_weights_update_0_write42_write(bright_weights_bright_weights_update_0_write42_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write43_res = bright_weights_update_0_write.extract<688, 703>();
	bright_weights_bright_weights_update_0_write43_write(bright_weights_bright_weights_update_0_write43_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write44_res = bright_weights_update_0_write.extract<704, 719>();
	bright_weights_bright_weights_update_0_write44_write(bright_weights_bright_weights_update_0_write44_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write45_res = bright_weights_update_0_write.extract<720, 735>();
	bright_weights_bright_weights_update_0_write45_write(bright_weights_bright_weights_update_0_write45_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write46_res = bright_weights_update_0_write.extract<736, 751>();
	bright_weights_bright_weights_update_0_write46_write(bright_weights_bright_weights_update_0_write46_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write47_res = bright_weights_update_0_write.extract<752, 767>();
	bright_weights_bright_weights_update_0_write47_write(bright_weights_bright_weights_update_0_write47_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write48_res = bright_weights_update_0_write.extract<768, 783>();
	bright_weights_bright_weights_update_0_write48_write(bright_weights_bright_weights_update_0_write48_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write49_res = bright_weights_update_0_write.extract<784, 799>();
	bright_weights_bright_weights_update_0_write49_write(bright_weights_bright_weights_update_0_write49_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write50_res = bright_weights_update_0_write.extract<800, 815>();
	bright_weights_bright_weights_update_0_write50_write(bright_weights_bright_weights_update_0_write50_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write51_res = bright_weights_update_0_write.extract<816, 831>();
	bright_weights_bright_weights_update_0_write51_write(bright_weights_bright_weights_update_0_write51_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write52_res = bright_weights_update_0_write.extract<832, 847>();
	bright_weights_bright_weights_update_0_write52_write(bright_weights_bright_weights_update_0_write52_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write53_res = bright_weights_update_0_write.extract<848, 863>();
	bright_weights_bright_weights_update_0_write53_write(bright_weights_bright_weights_update_0_write53_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write54_res = bright_weights_update_0_write.extract<864, 879>();
	bright_weights_bright_weights_update_0_write54_write(bright_weights_bright_weights_update_0_write54_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write55_res = bright_weights_update_0_write.extract<880, 895>();
	bright_weights_bright_weights_update_0_write55_write(bright_weights_bright_weights_update_0_write55_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write56_res = bright_weights_update_0_write.extract<896, 911>();
	bright_weights_bright_weights_update_0_write56_write(bright_weights_bright_weights_update_0_write56_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write57_res = bright_weights_update_0_write.extract<912, 927>();
	bright_weights_bright_weights_update_0_write57_write(bright_weights_bright_weights_update_0_write57_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write58_res = bright_weights_update_0_write.extract<928, 943>();
	bright_weights_bright_weights_update_0_write58_write(bright_weights_bright_weights_update_0_write58_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write59_res = bright_weights_update_0_write.extract<944, 959>();
	bright_weights_bright_weights_update_0_write59_write(bright_weights_bright_weights_update_0_write59_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write60_res = bright_weights_update_0_write.extract<960, 975>();
	bright_weights_bright_weights_update_0_write60_write(bright_weights_bright_weights_update_0_write60_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write61_res = bright_weights_update_0_write.extract<976, 991>();
	bright_weights_bright_weights_update_0_write61_write(bright_weights_bright_weights_update_0_write61_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write62_res = bright_weights_update_0_write.extract<992, 1007>();
	bright_weights_bright_weights_update_0_write62_write(bright_weights_bright_weights_update_0_write62_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write63_res = bright_weights_update_0_write.extract<1008, 1023>();
	bright_weights_bright_weights_update_0_write63_write(bright_weights_bright_weights_update_0_write63_res, bright_weights, d0, d1, dynamic_address);
}

// weight_sums_update_0_read
//	weight_sums_rd0
//	weight_sums_rd1
//	weight_sums_rd2
//	weight_sums_rd3
//	weight_sums_rd4
//	weight_sums_rd5
//	weight_sums_rd6
//	weight_sums_rd7
//	weight_sums_rd8
//	weight_sums_rd9
//	weight_sums_rd10
//	weight_sums_rd11
//	weight_sums_rd12
//	weight_sums_rd13
//	weight_sums_rd14
//	weight_sums_rd15
//	weight_sums_rd16
//	weight_sums_rd17
//	weight_sums_rd18
//	weight_sums_rd19
//	weight_sums_rd20
//	weight_sums_rd21
//	weight_sums_rd22
//	weight_sums_rd23
//	weight_sums_rd24
//	weight_sums_rd25
//	weight_sums_rd26
//	weight_sums_rd27
//	weight_sums_rd28
//	weight_sums_rd29
//	weight_sums_rd30
//	weight_sums_rd31
//	weight_sums_rd32
//	weight_sums_rd33
//	weight_sums_rd34
//	weight_sums_rd35
//	weight_sums_rd36
//	weight_sums_rd37
//	weight_sums_rd38
//	weight_sums_rd39
//	weight_sums_rd40
//	weight_sums_rd41
//	weight_sums_rd42
//	weight_sums_rd43
//	weight_sums_rd44
//	weight_sums_rd45
//	weight_sums_rd46
//	weight_sums_rd47
//	weight_sums_rd48
//	weight_sums_rd49
//	weight_sums_rd50
//	weight_sums_rd51
//	weight_sums_rd52
//	weight_sums_rd53
//	weight_sums_rd54
//	weight_sums_rd55
//	weight_sums_rd56
//	weight_sums_rd57
//	weight_sums_rd58
//	weight_sums_rd59
//	weight_sums_rd60
//	weight_sums_rd61
//	weight_sums_rd62
//	weight_sums_rd63
inline hw_uint<1024> bright_weights_weight_sums_update_0_read_bundle_read(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // weight_sums_rd0
    // weight_sums_rd1
    // weight_sums_rd2
    // weight_sums_rd3
    // weight_sums_rd4
    // weight_sums_rd5
    // weight_sums_rd6
    // weight_sums_rd7
    // weight_sums_rd8
    // weight_sums_rd9
    // weight_sums_rd10
    // weight_sums_rd11
    // weight_sums_rd12
    // weight_sums_rd13
    // weight_sums_rd14
    // weight_sums_rd15
    // weight_sums_rd16
    // weight_sums_rd17
    // weight_sums_rd18
    // weight_sums_rd19
    // weight_sums_rd20
    // weight_sums_rd21
    // weight_sums_rd22
    // weight_sums_rd23
    // weight_sums_rd24
    // weight_sums_rd25
    // weight_sums_rd26
    // weight_sums_rd27
    // weight_sums_rd28
    // weight_sums_rd29
    // weight_sums_rd30
    // weight_sums_rd31
    // weight_sums_rd32
    // weight_sums_rd33
    // weight_sums_rd34
    // weight_sums_rd35
    // weight_sums_rd36
    // weight_sums_rd37
    // weight_sums_rd38
    // weight_sums_rd39
    // weight_sums_rd40
    // weight_sums_rd41
    // weight_sums_rd42
    // weight_sums_rd43
    // weight_sums_rd44
    // weight_sums_rd45
    // weight_sums_rd46
    // weight_sums_rd47
    // weight_sums_rd48
    // weight_sums_rd49
    // weight_sums_rd50
    // weight_sums_rd51
    // weight_sums_rd52
    // weight_sums_rd53
    // weight_sums_rd54
    // weight_sums_rd55
    // weight_sums_rd56
    // weight_sums_rd57
    // weight_sums_rd58
    // weight_sums_rd59
    // weight_sums_rd60
    // weight_sums_rd61
    // weight_sums_rd62
    // weight_sums_rd63

	hw_uint<1024> result;
	hw_uint<16> weight_sums_rd0_res = weight_sums_rd0_select(bright_weights, d0, d1, dynamic_address);
	set_at<0, 1024>(result, weight_sums_rd0_res);
	hw_uint<16> weight_sums_rd1_res = weight_sums_rd1_select(bright_weights, d0, d1, dynamic_address);
	set_at<16, 1024>(result, weight_sums_rd1_res);
	hw_uint<16> weight_sums_rd2_res = weight_sums_rd2_select(bright_weights, d0, d1, dynamic_address);
	set_at<32, 1024>(result, weight_sums_rd2_res);
	hw_uint<16> weight_sums_rd3_res = weight_sums_rd3_select(bright_weights, d0, d1, dynamic_address);
	set_at<48, 1024>(result, weight_sums_rd3_res);
	hw_uint<16> weight_sums_rd4_res = weight_sums_rd4_select(bright_weights, d0, d1, dynamic_address);
	set_at<64, 1024>(result, weight_sums_rd4_res);
	hw_uint<16> weight_sums_rd5_res = weight_sums_rd5_select(bright_weights, d0, d1, dynamic_address);
	set_at<80, 1024>(result, weight_sums_rd5_res);
	hw_uint<16> weight_sums_rd6_res = weight_sums_rd6_select(bright_weights, d0, d1, dynamic_address);
	set_at<96, 1024>(result, weight_sums_rd6_res);
	hw_uint<16> weight_sums_rd7_res = weight_sums_rd7_select(bright_weights, d0, d1, dynamic_address);
	set_at<112, 1024>(result, weight_sums_rd7_res);
	hw_uint<16> weight_sums_rd8_res = weight_sums_rd8_select(bright_weights, d0, d1, dynamic_address);
	set_at<128, 1024>(result, weight_sums_rd8_res);
	hw_uint<16> weight_sums_rd9_res = weight_sums_rd9_select(bright_weights, d0, d1, dynamic_address);
	set_at<144, 1024>(result, weight_sums_rd9_res);
	hw_uint<16> weight_sums_rd10_res = weight_sums_rd10_select(bright_weights, d0, d1, dynamic_address);
	set_at<160, 1024>(result, weight_sums_rd10_res);
	hw_uint<16> weight_sums_rd11_res = weight_sums_rd11_select(bright_weights, d0, d1, dynamic_address);
	set_at<176, 1024>(result, weight_sums_rd11_res);
	hw_uint<16> weight_sums_rd12_res = weight_sums_rd12_select(bright_weights, d0, d1, dynamic_address);
	set_at<192, 1024>(result, weight_sums_rd12_res);
	hw_uint<16> weight_sums_rd13_res = weight_sums_rd13_select(bright_weights, d0, d1, dynamic_address);
	set_at<208, 1024>(result, weight_sums_rd13_res);
	hw_uint<16> weight_sums_rd14_res = weight_sums_rd14_select(bright_weights, d0, d1, dynamic_address);
	set_at<224, 1024>(result, weight_sums_rd14_res);
	hw_uint<16> weight_sums_rd15_res = weight_sums_rd15_select(bright_weights, d0, d1, dynamic_address);
	set_at<240, 1024>(result, weight_sums_rd15_res);
	hw_uint<16> weight_sums_rd16_res = weight_sums_rd16_select(bright_weights, d0, d1, dynamic_address);
	set_at<256, 1024>(result, weight_sums_rd16_res);
	hw_uint<16> weight_sums_rd17_res = weight_sums_rd17_select(bright_weights, d0, d1, dynamic_address);
	set_at<272, 1024>(result, weight_sums_rd17_res);
	hw_uint<16> weight_sums_rd18_res = weight_sums_rd18_select(bright_weights, d0, d1, dynamic_address);
	set_at<288, 1024>(result, weight_sums_rd18_res);
	hw_uint<16> weight_sums_rd19_res = weight_sums_rd19_select(bright_weights, d0, d1, dynamic_address);
	set_at<304, 1024>(result, weight_sums_rd19_res);
	hw_uint<16> weight_sums_rd20_res = weight_sums_rd20_select(bright_weights, d0, d1, dynamic_address);
	set_at<320, 1024>(result, weight_sums_rd20_res);
	hw_uint<16> weight_sums_rd21_res = weight_sums_rd21_select(bright_weights, d0, d1, dynamic_address);
	set_at<336, 1024>(result, weight_sums_rd21_res);
	hw_uint<16> weight_sums_rd22_res = weight_sums_rd22_select(bright_weights, d0, d1, dynamic_address);
	set_at<352, 1024>(result, weight_sums_rd22_res);
	hw_uint<16> weight_sums_rd23_res = weight_sums_rd23_select(bright_weights, d0, d1, dynamic_address);
	set_at<368, 1024>(result, weight_sums_rd23_res);
	hw_uint<16> weight_sums_rd24_res = weight_sums_rd24_select(bright_weights, d0, d1, dynamic_address);
	set_at<384, 1024>(result, weight_sums_rd24_res);
	hw_uint<16> weight_sums_rd25_res = weight_sums_rd25_select(bright_weights, d0, d1, dynamic_address);
	set_at<400, 1024>(result, weight_sums_rd25_res);
	hw_uint<16> weight_sums_rd26_res = weight_sums_rd26_select(bright_weights, d0, d1, dynamic_address);
	set_at<416, 1024>(result, weight_sums_rd26_res);
	hw_uint<16> weight_sums_rd27_res = weight_sums_rd27_select(bright_weights, d0, d1, dynamic_address);
	set_at<432, 1024>(result, weight_sums_rd27_res);
	hw_uint<16> weight_sums_rd28_res = weight_sums_rd28_select(bright_weights, d0, d1, dynamic_address);
	set_at<448, 1024>(result, weight_sums_rd28_res);
	hw_uint<16> weight_sums_rd29_res = weight_sums_rd29_select(bright_weights, d0, d1, dynamic_address);
	set_at<464, 1024>(result, weight_sums_rd29_res);
	hw_uint<16> weight_sums_rd30_res = weight_sums_rd30_select(bright_weights, d0, d1, dynamic_address);
	set_at<480, 1024>(result, weight_sums_rd30_res);
	hw_uint<16> weight_sums_rd31_res = weight_sums_rd31_select(bright_weights, d0, d1, dynamic_address);
	set_at<496, 1024>(result, weight_sums_rd31_res);
	hw_uint<16> weight_sums_rd32_res = weight_sums_rd32_select(bright_weights, d0, d1, dynamic_address);
	set_at<512, 1024>(result, weight_sums_rd32_res);
	hw_uint<16> weight_sums_rd33_res = weight_sums_rd33_select(bright_weights, d0, d1, dynamic_address);
	set_at<528, 1024>(result, weight_sums_rd33_res);
	hw_uint<16> weight_sums_rd34_res = weight_sums_rd34_select(bright_weights, d0, d1, dynamic_address);
	set_at<544, 1024>(result, weight_sums_rd34_res);
	hw_uint<16> weight_sums_rd35_res = weight_sums_rd35_select(bright_weights, d0, d1, dynamic_address);
	set_at<560, 1024>(result, weight_sums_rd35_res);
	hw_uint<16> weight_sums_rd36_res = weight_sums_rd36_select(bright_weights, d0, d1, dynamic_address);
	set_at<576, 1024>(result, weight_sums_rd36_res);
	hw_uint<16> weight_sums_rd37_res = weight_sums_rd37_select(bright_weights, d0, d1, dynamic_address);
	set_at<592, 1024>(result, weight_sums_rd37_res);
	hw_uint<16> weight_sums_rd38_res = weight_sums_rd38_select(bright_weights, d0, d1, dynamic_address);
	set_at<608, 1024>(result, weight_sums_rd38_res);
	hw_uint<16> weight_sums_rd39_res = weight_sums_rd39_select(bright_weights, d0, d1, dynamic_address);
	set_at<624, 1024>(result, weight_sums_rd39_res);
	hw_uint<16> weight_sums_rd40_res = weight_sums_rd40_select(bright_weights, d0, d1, dynamic_address);
	set_at<640, 1024>(result, weight_sums_rd40_res);
	hw_uint<16> weight_sums_rd41_res = weight_sums_rd41_select(bright_weights, d0, d1, dynamic_address);
	set_at<656, 1024>(result, weight_sums_rd41_res);
	hw_uint<16> weight_sums_rd42_res = weight_sums_rd42_select(bright_weights, d0, d1, dynamic_address);
	set_at<672, 1024>(result, weight_sums_rd42_res);
	hw_uint<16> weight_sums_rd43_res = weight_sums_rd43_select(bright_weights, d0, d1, dynamic_address);
	set_at<688, 1024>(result, weight_sums_rd43_res);
	hw_uint<16> weight_sums_rd44_res = weight_sums_rd44_select(bright_weights, d0, d1, dynamic_address);
	set_at<704, 1024>(result, weight_sums_rd44_res);
	hw_uint<16> weight_sums_rd45_res = weight_sums_rd45_select(bright_weights, d0, d1, dynamic_address);
	set_at<720, 1024>(result, weight_sums_rd45_res);
	hw_uint<16> weight_sums_rd46_res = weight_sums_rd46_select(bright_weights, d0, d1, dynamic_address);
	set_at<736, 1024>(result, weight_sums_rd46_res);
	hw_uint<16> weight_sums_rd47_res = weight_sums_rd47_select(bright_weights, d0, d1, dynamic_address);
	set_at<752, 1024>(result, weight_sums_rd47_res);
	hw_uint<16> weight_sums_rd48_res = weight_sums_rd48_select(bright_weights, d0, d1, dynamic_address);
	set_at<768, 1024>(result, weight_sums_rd48_res);
	hw_uint<16> weight_sums_rd49_res = weight_sums_rd49_select(bright_weights, d0, d1, dynamic_address);
	set_at<784, 1024>(result, weight_sums_rd49_res);
	hw_uint<16> weight_sums_rd50_res = weight_sums_rd50_select(bright_weights, d0, d1, dynamic_address);
	set_at<800, 1024>(result, weight_sums_rd50_res);
	hw_uint<16> weight_sums_rd51_res = weight_sums_rd51_select(bright_weights, d0, d1, dynamic_address);
	set_at<816, 1024>(result, weight_sums_rd51_res);
	hw_uint<16> weight_sums_rd52_res = weight_sums_rd52_select(bright_weights, d0, d1, dynamic_address);
	set_at<832, 1024>(result, weight_sums_rd52_res);
	hw_uint<16> weight_sums_rd53_res = weight_sums_rd53_select(bright_weights, d0, d1, dynamic_address);
	set_at<848, 1024>(result, weight_sums_rd53_res);
	hw_uint<16> weight_sums_rd54_res = weight_sums_rd54_select(bright_weights, d0, d1, dynamic_address);
	set_at<864, 1024>(result, weight_sums_rd54_res);
	hw_uint<16> weight_sums_rd55_res = weight_sums_rd55_select(bright_weights, d0, d1, dynamic_address);
	set_at<880, 1024>(result, weight_sums_rd55_res);
	hw_uint<16> weight_sums_rd56_res = weight_sums_rd56_select(bright_weights, d0, d1, dynamic_address);
	set_at<896, 1024>(result, weight_sums_rd56_res);
	hw_uint<16> weight_sums_rd57_res = weight_sums_rd57_select(bright_weights, d0, d1, dynamic_address);
	set_at<912, 1024>(result, weight_sums_rd57_res);
	hw_uint<16> weight_sums_rd58_res = weight_sums_rd58_select(bright_weights, d0, d1, dynamic_address);
	set_at<928, 1024>(result, weight_sums_rd58_res);
	hw_uint<16> weight_sums_rd59_res = weight_sums_rd59_select(bright_weights, d0, d1, dynamic_address);
	set_at<944, 1024>(result, weight_sums_rd59_res);
	hw_uint<16> weight_sums_rd60_res = weight_sums_rd60_select(bright_weights, d0, d1, dynamic_address);
	set_at<960, 1024>(result, weight_sums_rd60_res);
	hw_uint<16> weight_sums_rd61_res = weight_sums_rd61_select(bright_weights, d0, d1, dynamic_address);
	set_at<976, 1024>(result, weight_sums_rd61_res);
	hw_uint<16> weight_sums_rd62_res = weight_sums_rd62_select(bright_weights, d0, d1, dynamic_address);
	set_at<992, 1024>(result, weight_sums_rd62_res);
	hw_uint<16> weight_sums_rd63_res = weight_sums_rd63_select(bright_weights, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, weight_sums_rd63_res);
	return result;
}

#include "hw_classes.h"

struct bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write32_to_fused_level_0_rd32_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write33_to_fused_level_0_rd33_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write34_to_fused_level_0_rd34_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write35_to_fused_level_0_rd35_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write36_to_fused_level_0_rd36_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write37_to_fused_level_0_rd37_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write38_to_fused_level_0_rd38_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write39_to_fused_level_0_rd39_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write40_to_fused_level_0_rd40_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write41_to_fused_level_0_rd41_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write42_to_fused_level_0_rd42_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write43_to_fused_level_0_rd43_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write44_to_fused_level_0_rd44_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write45_to_fused_level_0_rd45_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write46_to_fused_level_0_rd46_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write47_to_fused_level_0_rd47_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write48_to_fused_level_0_rd48_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write49_to_fused_level_0_rd49_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write50_to_fused_level_0_rd50_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write51_to_fused_level_0_rd51_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write52_to_fused_level_0_rd52_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write53_to_fused_level_0_rd53_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write54_to_fused_level_0_rd54_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write55_to_fused_level_0_rd55_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write56_to_fused_level_0_rd56_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write57_to_fused_level_0_rd57_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write58_to_fused_level_0_rd58_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write59_to_fused_level_0_rd59_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write60_to_fused_level_0_rd60_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write61_to_fused_level_0_rd61_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write62_to_fused_level_0_rd62_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write63_to_fused_level_0_rd63_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_cache {
  // # of banks: 64
  bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0_cache bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0;
  bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1_cache bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1;
  bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10_cache bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10;
  bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11_cache bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11;
  bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12_cache bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12;
  bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13_cache bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13;
  bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14_cache bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14;
  bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15_cache bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15;
  bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16_cache bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16;
  bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17_cache bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17;
  bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18_cache bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18;
  bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19_cache bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19;
  bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2_cache bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2;
  bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20_cache bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20;
  bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21_cache bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21;
  bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22_cache bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22;
  bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23_cache bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23;
  bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24_cache bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24;
  bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25_cache bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25;
  bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26_cache bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26;
  bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27_cache bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27;
  bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28_cache bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28;
  bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29_cache bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29;
  bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3_cache bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3;
  bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30_cache bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30;
  bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31_cache bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31;
  bright_weights_normed_bright_weights_normed_update_0_write32_to_fused_level_0_rd32_cache bright_weights_normed_bright_weights_normed_update_0_write32_to_fused_level_0_rd32;
  bright_weights_normed_bright_weights_normed_update_0_write33_to_fused_level_0_rd33_cache bright_weights_normed_bright_weights_normed_update_0_write33_to_fused_level_0_rd33;
  bright_weights_normed_bright_weights_normed_update_0_write34_to_fused_level_0_rd34_cache bright_weights_normed_bright_weights_normed_update_0_write34_to_fused_level_0_rd34;
  bright_weights_normed_bright_weights_normed_update_0_write35_to_fused_level_0_rd35_cache bright_weights_normed_bright_weights_normed_update_0_write35_to_fused_level_0_rd35;
  bright_weights_normed_bright_weights_normed_update_0_write36_to_fused_level_0_rd36_cache bright_weights_normed_bright_weights_normed_update_0_write36_to_fused_level_0_rd36;
  bright_weights_normed_bright_weights_normed_update_0_write37_to_fused_level_0_rd37_cache bright_weights_normed_bright_weights_normed_update_0_write37_to_fused_level_0_rd37;
  bright_weights_normed_bright_weights_normed_update_0_write38_to_fused_level_0_rd38_cache bright_weights_normed_bright_weights_normed_update_0_write38_to_fused_level_0_rd38;
  bright_weights_normed_bright_weights_normed_update_0_write39_to_fused_level_0_rd39_cache bright_weights_normed_bright_weights_normed_update_0_write39_to_fused_level_0_rd39;
  bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4_cache bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4;
  bright_weights_normed_bright_weights_normed_update_0_write40_to_fused_level_0_rd40_cache bright_weights_normed_bright_weights_normed_update_0_write40_to_fused_level_0_rd40;
  bright_weights_normed_bright_weights_normed_update_0_write41_to_fused_level_0_rd41_cache bright_weights_normed_bright_weights_normed_update_0_write41_to_fused_level_0_rd41;
  bright_weights_normed_bright_weights_normed_update_0_write42_to_fused_level_0_rd42_cache bright_weights_normed_bright_weights_normed_update_0_write42_to_fused_level_0_rd42;
  bright_weights_normed_bright_weights_normed_update_0_write43_to_fused_level_0_rd43_cache bright_weights_normed_bright_weights_normed_update_0_write43_to_fused_level_0_rd43;
  bright_weights_normed_bright_weights_normed_update_0_write44_to_fused_level_0_rd44_cache bright_weights_normed_bright_weights_normed_update_0_write44_to_fused_level_0_rd44;
  bright_weights_normed_bright_weights_normed_update_0_write45_to_fused_level_0_rd45_cache bright_weights_normed_bright_weights_normed_update_0_write45_to_fused_level_0_rd45;
  bright_weights_normed_bright_weights_normed_update_0_write46_to_fused_level_0_rd46_cache bright_weights_normed_bright_weights_normed_update_0_write46_to_fused_level_0_rd46;
  bright_weights_normed_bright_weights_normed_update_0_write47_to_fused_level_0_rd47_cache bright_weights_normed_bright_weights_normed_update_0_write47_to_fused_level_0_rd47;
  bright_weights_normed_bright_weights_normed_update_0_write48_to_fused_level_0_rd48_cache bright_weights_normed_bright_weights_normed_update_0_write48_to_fused_level_0_rd48;
  bright_weights_normed_bright_weights_normed_update_0_write49_to_fused_level_0_rd49_cache bright_weights_normed_bright_weights_normed_update_0_write49_to_fused_level_0_rd49;
  bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5_cache bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5;
  bright_weights_normed_bright_weights_normed_update_0_write50_to_fused_level_0_rd50_cache bright_weights_normed_bright_weights_normed_update_0_write50_to_fused_level_0_rd50;
  bright_weights_normed_bright_weights_normed_update_0_write51_to_fused_level_0_rd51_cache bright_weights_normed_bright_weights_normed_update_0_write51_to_fused_level_0_rd51;
  bright_weights_normed_bright_weights_normed_update_0_write52_to_fused_level_0_rd52_cache bright_weights_normed_bright_weights_normed_update_0_write52_to_fused_level_0_rd52;
  bright_weights_normed_bright_weights_normed_update_0_write53_to_fused_level_0_rd53_cache bright_weights_normed_bright_weights_normed_update_0_write53_to_fused_level_0_rd53;
  bright_weights_normed_bright_weights_normed_update_0_write54_to_fused_level_0_rd54_cache bright_weights_normed_bright_weights_normed_update_0_write54_to_fused_level_0_rd54;
  bright_weights_normed_bright_weights_normed_update_0_write55_to_fused_level_0_rd55_cache bright_weights_normed_bright_weights_normed_update_0_write55_to_fused_level_0_rd55;
  bright_weights_normed_bright_weights_normed_update_0_write56_to_fused_level_0_rd56_cache bright_weights_normed_bright_weights_normed_update_0_write56_to_fused_level_0_rd56;
  bright_weights_normed_bright_weights_normed_update_0_write57_to_fused_level_0_rd57_cache bright_weights_normed_bright_weights_normed_update_0_write57_to_fused_level_0_rd57;
  bright_weights_normed_bright_weights_normed_update_0_write58_to_fused_level_0_rd58_cache bright_weights_normed_bright_weights_normed_update_0_write58_to_fused_level_0_rd58;
  bright_weights_normed_bright_weights_normed_update_0_write59_to_fused_level_0_rd59_cache bright_weights_normed_bright_weights_normed_update_0_write59_to_fused_level_0_rd59;
  bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6_cache bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6;
  bright_weights_normed_bright_weights_normed_update_0_write60_to_fused_level_0_rd60_cache bright_weights_normed_bright_weights_normed_update_0_write60_to_fused_level_0_rd60;
  bright_weights_normed_bright_weights_normed_update_0_write61_to_fused_level_0_rd61_cache bright_weights_normed_bright_weights_normed_update_0_write61_to_fused_level_0_rd61;
  bright_weights_normed_bright_weights_normed_update_0_write62_to_fused_level_0_rd62_cache bright_weights_normed_bright_weights_normed_update_0_write62_to_fused_level_0_rd62;
  bright_weights_normed_bright_weights_normed_update_0_write63_to_fused_level_0_rd63_cache bright_weights_normed_bright_weights_normed_update_0_write63_to_fused_level_0_rd63;
  bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7_cache bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7;
  bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8_cache bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8;
  bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9_cache bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9;
};



inline void bright_weights_normed_bright_weights_normed_update_0_write0_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write0, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0.push(bright_weights_normed_bright_weights_normed_update_0_write0);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write1_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write1, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1.push(bright_weights_normed_bright_weights_normed_update_0_write1);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write10_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write10, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10.push(bright_weights_normed_bright_weights_normed_update_0_write10);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write11_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write11, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11.push(bright_weights_normed_bright_weights_normed_update_0_write11);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write12_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write12, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12.push(bright_weights_normed_bright_weights_normed_update_0_write12);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write13_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write13, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13.push(bright_weights_normed_bright_weights_normed_update_0_write13);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write14_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write14, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14.push(bright_weights_normed_bright_weights_normed_update_0_write14);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write15_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write15, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15.push(bright_weights_normed_bright_weights_normed_update_0_write15);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write16_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write16, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16.push(bright_weights_normed_bright_weights_normed_update_0_write16);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write17_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write17, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17.push(bright_weights_normed_bright_weights_normed_update_0_write17);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write18_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write18, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18.push(bright_weights_normed_bright_weights_normed_update_0_write18);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write19_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write19, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19.push(bright_weights_normed_bright_weights_normed_update_0_write19);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write2_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write2, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2.push(bright_weights_normed_bright_weights_normed_update_0_write2);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write20_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write20, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20.push(bright_weights_normed_bright_weights_normed_update_0_write20);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write21_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write21, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21.push(bright_weights_normed_bright_weights_normed_update_0_write21);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write22_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write22, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22.push(bright_weights_normed_bright_weights_normed_update_0_write22);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write23_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write23, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23.push(bright_weights_normed_bright_weights_normed_update_0_write23);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write24_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write24, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24.push(bright_weights_normed_bright_weights_normed_update_0_write24);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write25_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write25, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25.push(bright_weights_normed_bright_weights_normed_update_0_write25);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write26_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write26, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26.push(bright_weights_normed_bright_weights_normed_update_0_write26);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write27_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write27, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27.push(bright_weights_normed_bright_weights_normed_update_0_write27);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write28_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write28, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28.push(bright_weights_normed_bright_weights_normed_update_0_write28);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write29_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write29, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29.push(bright_weights_normed_bright_weights_normed_update_0_write29);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write3_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write3, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3.push(bright_weights_normed_bright_weights_normed_update_0_write3);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write30_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write30, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30.push(bright_weights_normed_bright_weights_normed_update_0_write30);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write31_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write31, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31.push(bright_weights_normed_bright_weights_normed_update_0_write31);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write32_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write32, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write32_to_fused_level_0_rd32.push(bright_weights_normed_bright_weights_normed_update_0_write32);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write33_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write33, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write33_to_fused_level_0_rd33.push(bright_weights_normed_bright_weights_normed_update_0_write33);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write34_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write34, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write34_to_fused_level_0_rd34.push(bright_weights_normed_bright_weights_normed_update_0_write34);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write35_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write35, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write35_to_fused_level_0_rd35.push(bright_weights_normed_bright_weights_normed_update_0_write35);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write36_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write36, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write36_to_fused_level_0_rd36.push(bright_weights_normed_bright_weights_normed_update_0_write36);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write37_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write37, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write37_to_fused_level_0_rd37.push(bright_weights_normed_bright_weights_normed_update_0_write37);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write38_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write38, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write38_to_fused_level_0_rd38.push(bright_weights_normed_bright_weights_normed_update_0_write38);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write39_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write39, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write39_to_fused_level_0_rd39.push(bright_weights_normed_bright_weights_normed_update_0_write39);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write4_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write4, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4.push(bright_weights_normed_bright_weights_normed_update_0_write4);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write40_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write40, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write40_to_fused_level_0_rd40.push(bright_weights_normed_bright_weights_normed_update_0_write40);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write41_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write41, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write41_to_fused_level_0_rd41.push(bright_weights_normed_bright_weights_normed_update_0_write41);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write42_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write42, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write42_to_fused_level_0_rd42.push(bright_weights_normed_bright_weights_normed_update_0_write42);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write43_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write43, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write43_to_fused_level_0_rd43.push(bright_weights_normed_bright_weights_normed_update_0_write43);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write44_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write44, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write44_to_fused_level_0_rd44.push(bright_weights_normed_bright_weights_normed_update_0_write44);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write45_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write45, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write45_to_fused_level_0_rd45.push(bright_weights_normed_bright_weights_normed_update_0_write45);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write46_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write46, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write46_to_fused_level_0_rd46.push(bright_weights_normed_bright_weights_normed_update_0_write46);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write47_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write47, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write47_to_fused_level_0_rd47.push(bright_weights_normed_bright_weights_normed_update_0_write47);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write48_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write48, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write48_to_fused_level_0_rd48.push(bright_weights_normed_bright_weights_normed_update_0_write48);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write49_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write49, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write49_to_fused_level_0_rd49.push(bright_weights_normed_bright_weights_normed_update_0_write49);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write5_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write5, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5.push(bright_weights_normed_bright_weights_normed_update_0_write5);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write50_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write50, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write50_to_fused_level_0_rd50.push(bright_weights_normed_bright_weights_normed_update_0_write50);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write51_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write51, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write51_to_fused_level_0_rd51.push(bright_weights_normed_bright_weights_normed_update_0_write51);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write52_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write52, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write52_to_fused_level_0_rd52.push(bright_weights_normed_bright_weights_normed_update_0_write52);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write53_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write53, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write53_to_fused_level_0_rd53.push(bright_weights_normed_bright_weights_normed_update_0_write53);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write54_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write54, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write54_to_fused_level_0_rd54.push(bright_weights_normed_bright_weights_normed_update_0_write54);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write55_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write55, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write55_to_fused_level_0_rd55.push(bright_weights_normed_bright_weights_normed_update_0_write55);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write56_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write56, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write56_to_fused_level_0_rd56.push(bright_weights_normed_bright_weights_normed_update_0_write56);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write57_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write57, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write57_to_fused_level_0_rd57.push(bright_weights_normed_bright_weights_normed_update_0_write57);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write58_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write58, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write58_to_fused_level_0_rd58.push(bright_weights_normed_bright_weights_normed_update_0_write58);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write59_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write59, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write59_to_fused_level_0_rd59.push(bright_weights_normed_bright_weights_normed_update_0_write59);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write6_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write6, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6.push(bright_weights_normed_bright_weights_normed_update_0_write6);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write60_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write60, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write60_to_fused_level_0_rd60.push(bright_weights_normed_bright_weights_normed_update_0_write60);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write61_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write61, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write61_to_fused_level_0_rd61.push(bright_weights_normed_bright_weights_normed_update_0_write61);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write62_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write62, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write62_to_fused_level_0_rd62.push(bright_weights_normed_bright_weights_normed_update_0_write62);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write63_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write63, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write63_to_fused_level_0_rd63.push(bright_weights_normed_bright_weights_normed_update_0_write63);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write7_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write7, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7.push(bright_weights_normed_bright_weights_normed_update_0_write7);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write8_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write8, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8.push(bright_weights_normed_bright_weights_normed_update_0_write8);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write9_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write9, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9.push(bright_weights_normed_bright_weights_normed_update_0_write9);
}

inline hw_uint<16> fused_level_0_rd0_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd32_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd32 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write32 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write32_to_fused_level_0_rd32.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write32;
  return 0;
}

inline hw_uint<16> fused_level_0_rd33_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd33 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write33 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write33_to_fused_level_0_rd33.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write33;
  return 0;
}

inline hw_uint<16> fused_level_0_rd34_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd34 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write34 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write34_to_fused_level_0_rd34.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write34;
  return 0;
}

inline hw_uint<16> fused_level_0_rd35_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd35 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write35 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write35_to_fused_level_0_rd35.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write35;
  return 0;
}

inline hw_uint<16> fused_level_0_rd36_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd36 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write36 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write36_to_fused_level_0_rd36.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write36;
  return 0;
}

inline hw_uint<16> fused_level_0_rd37_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd37 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write37 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write37_to_fused_level_0_rd37.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write37;
  return 0;
}

inline hw_uint<16> fused_level_0_rd38_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd38 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write38 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write38_to_fused_level_0_rd38.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write38;
  return 0;
}

inline hw_uint<16> fused_level_0_rd39_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd39 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write39 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write39_to_fused_level_0_rd39.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write39;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd40_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd40 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write40 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write40_to_fused_level_0_rd40.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write40;
  return 0;
}

inline hw_uint<16> fused_level_0_rd41_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd41 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write41 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write41_to_fused_level_0_rd41.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write41;
  return 0;
}

inline hw_uint<16> fused_level_0_rd42_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd42 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write42 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write42_to_fused_level_0_rd42.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write42;
  return 0;
}

inline hw_uint<16> fused_level_0_rd43_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd43 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write43 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write43_to_fused_level_0_rd43.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write43;
  return 0;
}

inline hw_uint<16> fused_level_0_rd44_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd44 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write44 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write44_to_fused_level_0_rd44.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write44;
  return 0;
}

inline hw_uint<16> fused_level_0_rd45_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd45 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write45 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write45_to_fused_level_0_rd45.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write45;
  return 0;
}

inline hw_uint<16> fused_level_0_rd46_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd46 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write46 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write46_to_fused_level_0_rd46.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write46;
  return 0;
}

inline hw_uint<16> fused_level_0_rd47_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd47 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write47 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write47_to_fused_level_0_rd47.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write47;
  return 0;
}

inline hw_uint<16> fused_level_0_rd48_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd48 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write48 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write48_to_fused_level_0_rd48.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write48;
  return 0;
}

inline hw_uint<16> fused_level_0_rd49_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd49 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write49 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write49_to_fused_level_0_rd49.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write49;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd50_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd50 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write50 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write50_to_fused_level_0_rd50.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write50;
  return 0;
}

inline hw_uint<16> fused_level_0_rd51_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd51 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write51 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write51_to_fused_level_0_rd51.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write51;
  return 0;
}

inline hw_uint<16> fused_level_0_rd52_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd52 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write52 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write52_to_fused_level_0_rd52.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write52;
  return 0;
}

inline hw_uint<16> fused_level_0_rd53_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd53 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write53 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write53_to_fused_level_0_rd53.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write53;
  return 0;
}

inline hw_uint<16> fused_level_0_rd54_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd54 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write54 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write54_to_fused_level_0_rd54.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write54;
  return 0;
}

inline hw_uint<16> fused_level_0_rd55_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd55 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write55 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write55_to_fused_level_0_rd55.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write55;
  return 0;
}

inline hw_uint<16> fused_level_0_rd56_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd56 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write56 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write56_to_fused_level_0_rd56.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write56;
  return 0;
}

inline hw_uint<16> fused_level_0_rd57_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd57 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write57 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write57_to_fused_level_0_rd57.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write57;
  return 0;
}

inline hw_uint<16> fused_level_0_rd58_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd58 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write58 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write58_to_fused_level_0_rd58.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write58;
  return 0;
}

inline hw_uint<16> fused_level_0_rd59_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd59 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write59 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write59_to_fused_level_0_rd59.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write59;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd60_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd60 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write60 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write60_to_fused_level_0_rd60.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write60;
  return 0;
}

inline hw_uint<16> fused_level_0_rd61_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd61 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write61 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write61_to_fused_level_0_rd61.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write61;
  return 0;
}

inline hw_uint<16> fused_level_0_rd62_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd62 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write62 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write62_to_fused_level_0_rd62.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write62;
  return 0;
}

inline hw_uint<16> fused_level_0_rd63_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd63 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write63 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write63_to_fused_level_0_rd63.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write63;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

// # of bundles = 2
// bright_weights_normed_update_0_write
//	bright_weights_normed_bright_weights_normed_update_0_write0
//	bright_weights_normed_bright_weights_normed_update_0_write1
//	bright_weights_normed_bright_weights_normed_update_0_write2
//	bright_weights_normed_bright_weights_normed_update_0_write3
//	bright_weights_normed_bright_weights_normed_update_0_write4
//	bright_weights_normed_bright_weights_normed_update_0_write5
//	bright_weights_normed_bright_weights_normed_update_0_write6
//	bright_weights_normed_bright_weights_normed_update_0_write7
//	bright_weights_normed_bright_weights_normed_update_0_write8
//	bright_weights_normed_bright_weights_normed_update_0_write9
//	bright_weights_normed_bright_weights_normed_update_0_write10
//	bright_weights_normed_bright_weights_normed_update_0_write11
//	bright_weights_normed_bright_weights_normed_update_0_write12
//	bright_weights_normed_bright_weights_normed_update_0_write13
//	bright_weights_normed_bright_weights_normed_update_0_write14
//	bright_weights_normed_bright_weights_normed_update_0_write15
//	bright_weights_normed_bright_weights_normed_update_0_write16
//	bright_weights_normed_bright_weights_normed_update_0_write17
//	bright_weights_normed_bright_weights_normed_update_0_write18
//	bright_weights_normed_bright_weights_normed_update_0_write19
//	bright_weights_normed_bright_weights_normed_update_0_write20
//	bright_weights_normed_bright_weights_normed_update_0_write21
//	bright_weights_normed_bright_weights_normed_update_0_write22
//	bright_weights_normed_bright_weights_normed_update_0_write23
//	bright_weights_normed_bright_weights_normed_update_0_write24
//	bright_weights_normed_bright_weights_normed_update_0_write25
//	bright_weights_normed_bright_weights_normed_update_0_write26
//	bright_weights_normed_bright_weights_normed_update_0_write27
//	bright_weights_normed_bright_weights_normed_update_0_write28
//	bright_weights_normed_bright_weights_normed_update_0_write29
//	bright_weights_normed_bright_weights_normed_update_0_write30
//	bright_weights_normed_bright_weights_normed_update_0_write31
//	bright_weights_normed_bright_weights_normed_update_0_write32
//	bright_weights_normed_bright_weights_normed_update_0_write33
//	bright_weights_normed_bright_weights_normed_update_0_write34
//	bright_weights_normed_bright_weights_normed_update_0_write35
//	bright_weights_normed_bright_weights_normed_update_0_write36
//	bright_weights_normed_bright_weights_normed_update_0_write37
//	bright_weights_normed_bright_weights_normed_update_0_write38
//	bright_weights_normed_bright_weights_normed_update_0_write39
//	bright_weights_normed_bright_weights_normed_update_0_write40
//	bright_weights_normed_bright_weights_normed_update_0_write41
//	bright_weights_normed_bright_weights_normed_update_0_write42
//	bright_weights_normed_bright_weights_normed_update_0_write43
//	bright_weights_normed_bright_weights_normed_update_0_write44
//	bright_weights_normed_bright_weights_normed_update_0_write45
//	bright_weights_normed_bright_weights_normed_update_0_write46
//	bright_weights_normed_bright_weights_normed_update_0_write47
//	bright_weights_normed_bright_weights_normed_update_0_write48
//	bright_weights_normed_bright_weights_normed_update_0_write49
//	bright_weights_normed_bright_weights_normed_update_0_write50
//	bright_weights_normed_bright_weights_normed_update_0_write51
//	bright_weights_normed_bright_weights_normed_update_0_write52
//	bright_weights_normed_bright_weights_normed_update_0_write53
//	bright_weights_normed_bright_weights_normed_update_0_write54
//	bright_weights_normed_bright_weights_normed_update_0_write55
//	bright_weights_normed_bright_weights_normed_update_0_write56
//	bright_weights_normed_bright_weights_normed_update_0_write57
//	bright_weights_normed_bright_weights_normed_update_0_write58
//	bright_weights_normed_bright_weights_normed_update_0_write59
//	bright_weights_normed_bright_weights_normed_update_0_write60
//	bright_weights_normed_bright_weights_normed_update_0_write61
//	bright_weights_normed_bright_weights_normed_update_0_write62
//	bright_weights_normed_bright_weights_normed_update_0_write63
inline void bright_weights_normed_bright_weights_normed_update_0_write_bundle_write(hw_uint<1024>& bright_weights_normed_update_0_write, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write0_res = bright_weights_normed_update_0_write.extract<0, 15>();
	bright_weights_normed_bright_weights_normed_update_0_write0_write(bright_weights_normed_bright_weights_normed_update_0_write0_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write1_res = bright_weights_normed_update_0_write.extract<16, 31>();
	bright_weights_normed_bright_weights_normed_update_0_write1_write(bright_weights_normed_bright_weights_normed_update_0_write1_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write2_res = bright_weights_normed_update_0_write.extract<32, 47>();
	bright_weights_normed_bright_weights_normed_update_0_write2_write(bright_weights_normed_bright_weights_normed_update_0_write2_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write3_res = bright_weights_normed_update_0_write.extract<48, 63>();
	bright_weights_normed_bright_weights_normed_update_0_write3_write(bright_weights_normed_bright_weights_normed_update_0_write3_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write4_res = bright_weights_normed_update_0_write.extract<64, 79>();
	bright_weights_normed_bright_weights_normed_update_0_write4_write(bright_weights_normed_bright_weights_normed_update_0_write4_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write5_res = bright_weights_normed_update_0_write.extract<80, 95>();
	bright_weights_normed_bright_weights_normed_update_0_write5_write(bright_weights_normed_bright_weights_normed_update_0_write5_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write6_res = bright_weights_normed_update_0_write.extract<96, 111>();
	bright_weights_normed_bright_weights_normed_update_0_write6_write(bright_weights_normed_bright_weights_normed_update_0_write6_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write7_res = bright_weights_normed_update_0_write.extract<112, 127>();
	bright_weights_normed_bright_weights_normed_update_0_write7_write(bright_weights_normed_bright_weights_normed_update_0_write7_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write8_res = bright_weights_normed_update_0_write.extract<128, 143>();
	bright_weights_normed_bright_weights_normed_update_0_write8_write(bright_weights_normed_bright_weights_normed_update_0_write8_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write9_res = bright_weights_normed_update_0_write.extract<144, 159>();
	bright_weights_normed_bright_weights_normed_update_0_write9_write(bright_weights_normed_bright_weights_normed_update_0_write9_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write10_res = bright_weights_normed_update_0_write.extract<160, 175>();
	bright_weights_normed_bright_weights_normed_update_0_write10_write(bright_weights_normed_bright_weights_normed_update_0_write10_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write11_res = bright_weights_normed_update_0_write.extract<176, 191>();
	bright_weights_normed_bright_weights_normed_update_0_write11_write(bright_weights_normed_bright_weights_normed_update_0_write11_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write12_res = bright_weights_normed_update_0_write.extract<192, 207>();
	bright_weights_normed_bright_weights_normed_update_0_write12_write(bright_weights_normed_bright_weights_normed_update_0_write12_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write13_res = bright_weights_normed_update_0_write.extract<208, 223>();
	bright_weights_normed_bright_weights_normed_update_0_write13_write(bright_weights_normed_bright_weights_normed_update_0_write13_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write14_res = bright_weights_normed_update_0_write.extract<224, 239>();
	bright_weights_normed_bright_weights_normed_update_0_write14_write(bright_weights_normed_bright_weights_normed_update_0_write14_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write15_res = bright_weights_normed_update_0_write.extract<240, 255>();
	bright_weights_normed_bright_weights_normed_update_0_write15_write(bright_weights_normed_bright_weights_normed_update_0_write15_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write16_res = bright_weights_normed_update_0_write.extract<256, 271>();
	bright_weights_normed_bright_weights_normed_update_0_write16_write(bright_weights_normed_bright_weights_normed_update_0_write16_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write17_res = bright_weights_normed_update_0_write.extract<272, 287>();
	bright_weights_normed_bright_weights_normed_update_0_write17_write(bright_weights_normed_bright_weights_normed_update_0_write17_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write18_res = bright_weights_normed_update_0_write.extract<288, 303>();
	bright_weights_normed_bright_weights_normed_update_0_write18_write(bright_weights_normed_bright_weights_normed_update_0_write18_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write19_res = bright_weights_normed_update_0_write.extract<304, 319>();
	bright_weights_normed_bright_weights_normed_update_0_write19_write(bright_weights_normed_bright_weights_normed_update_0_write19_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write20_res = bright_weights_normed_update_0_write.extract<320, 335>();
	bright_weights_normed_bright_weights_normed_update_0_write20_write(bright_weights_normed_bright_weights_normed_update_0_write20_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write21_res = bright_weights_normed_update_0_write.extract<336, 351>();
	bright_weights_normed_bright_weights_normed_update_0_write21_write(bright_weights_normed_bright_weights_normed_update_0_write21_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write22_res = bright_weights_normed_update_0_write.extract<352, 367>();
	bright_weights_normed_bright_weights_normed_update_0_write22_write(bright_weights_normed_bright_weights_normed_update_0_write22_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write23_res = bright_weights_normed_update_0_write.extract<368, 383>();
	bright_weights_normed_bright_weights_normed_update_0_write23_write(bright_weights_normed_bright_weights_normed_update_0_write23_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write24_res = bright_weights_normed_update_0_write.extract<384, 399>();
	bright_weights_normed_bright_weights_normed_update_0_write24_write(bright_weights_normed_bright_weights_normed_update_0_write24_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write25_res = bright_weights_normed_update_0_write.extract<400, 415>();
	bright_weights_normed_bright_weights_normed_update_0_write25_write(bright_weights_normed_bright_weights_normed_update_0_write25_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write26_res = bright_weights_normed_update_0_write.extract<416, 431>();
	bright_weights_normed_bright_weights_normed_update_0_write26_write(bright_weights_normed_bright_weights_normed_update_0_write26_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write27_res = bright_weights_normed_update_0_write.extract<432, 447>();
	bright_weights_normed_bright_weights_normed_update_0_write27_write(bright_weights_normed_bright_weights_normed_update_0_write27_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write28_res = bright_weights_normed_update_0_write.extract<448, 463>();
	bright_weights_normed_bright_weights_normed_update_0_write28_write(bright_weights_normed_bright_weights_normed_update_0_write28_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write29_res = bright_weights_normed_update_0_write.extract<464, 479>();
	bright_weights_normed_bright_weights_normed_update_0_write29_write(bright_weights_normed_bright_weights_normed_update_0_write29_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write30_res = bright_weights_normed_update_0_write.extract<480, 495>();
	bright_weights_normed_bright_weights_normed_update_0_write30_write(bright_weights_normed_bright_weights_normed_update_0_write30_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write31_res = bright_weights_normed_update_0_write.extract<496, 511>();
	bright_weights_normed_bright_weights_normed_update_0_write31_write(bright_weights_normed_bright_weights_normed_update_0_write31_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write32_res = bright_weights_normed_update_0_write.extract<512, 527>();
	bright_weights_normed_bright_weights_normed_update_0_write32_write(bright_weights_normed_bright_weights_normed_update_0_write32_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write33_res = bright_weights_normed_update_0_write.extract<528, 543>();
	bright_weights_normed_bright_weights_normed_update_0_write33_write(bright_weights_normed_bright_weights_normed_update_0_write33_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write34_res = bright_weights_normed_update_0_write.extract<544, 559>();
	bright_weights_normed_bright_weights_normed_update_0_write34_write(bright_weights_normed_bright_weights_normed_update_0_write34_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write35_res = bright_weights_normed_update_0_write.extract<560, 575>();
	bright_weights_normed_bright_weights_normed_update_0_write35_write(bright_weights_normed_bright_weights_normed_update_0_write35_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write36_res = bright_weights_normed_update_0_write.extract<576, 591>();
	bright_weights_normed_bright_weights_normed_update_0_write36_write(bright_weights_normed_bright_weights_normed_update_0_write36_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write37_res = bright_weights_normed_update_0_write.extract<592, 607>();
	bright_weights_normed_bright_weights_normed_update_0_write37_write(bright_weights_normed_bright_weights_normed_update_0_write37_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write38_res = bright_weights_normed_update_0_write.extract<608, 623>();
	bright_weights_normed_bright_weights_normed_update_0_write38_write(bright_weights_normed_bright_weights_normed_update_0_write38_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write39_res = bright_weights_normed_update_0_write.extract<624, 639>();
	bright_weights_normed_bright_weights_normed_update_0_write39_write(bright_weights_normed_bright_weights_normed_update_0_write39_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write40_res = bright_weights_normed_update_0_write.extract<640, 655>();
	bright_weights_normed_bright_weights_normed_update_0_write40_write(bright_weights_normed_bright_weights_normed_update_0_write40_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write41_res = bright_weights_normed_update_0_write.extract<656, 671>();
	bright_weights_normed_bright_weights_normed_update_0_write41_write(bright_weights_normed_bright_weights_normed_update_0_write41_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write42_res = bright_weights_normed_update_0_write.extract<672, 687>();
	bright_weights_normed_bright_weights_normed_update_0_write42_write(bright_weights_normed_bright_weights_normed_update_0_write42_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write43_res = bright_weights_normed_update_0_write.extract<688, 703>();
	bright_weights_normed_bright_weights_normed_update_0_write43_write(bright_weights_normed_bright_weights_normed_update_0_write43_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write44_res = bright_weights_normed_update_0_write.extract<704, 719>();
	bright_weights_normed_bright_weights_normed_update_0_write44_write(bright_weights_normed_bright_weights_normed_update_0_write44_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write45_res = bright_weights_normed_update_0_write.extract<720, 735>();
	bright_weights_normed_bright_weights_normed_update_0_write45_write(bright_weights_normed_bright_weights_normed_update_0_write45_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write46_res = bright_weights_normed_update_0_write.extract<736, 751>();
	bright_weights_normed_bright_weights_normed_update_0_write46_write(bright_weights_normed_bright_weights_normed_update_0_write46_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write47_res = bright_weights_normed_update_0_write.extract<752, 767>();
	bright_weights_normed_bright_weights_normed_update_0_write47_write(bright_weights_normed_bright_weights_normed_update_0_write47_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write48_res = bright_weights_normed_update_0_write.extract<768, 783>();
	bright_weights_normed_bright_weights_normed_update_0_write48_write(bright_weights_normed_bright_weights_normed_update_0_write48_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write49_res = bright_weights_normed_update_0_write.extract<784, 799>();
	bright_weights_normed_bright_weights_normed_update_0_write49_write(bright_weights_normed_bright_weights_normed_update_0_write49_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write50_res = bright_weights_normed_update_0_write.extract<800, 815>();
	bright_weights_normed_bright_weights_normed_update_0_write50_write(bright_weights_normed_bright_weights_normed_update_0_write50_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write51_res = bright_weights_normed_update_0_write.extract<816, 831>();
	bright_weights_normed_bright_weights_normed_update_0_write51_write(bright_weights_normed_bright_weights_normed_update_0_write51_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write52_res = bright_weights_normed_update_0_write.extract<832, 847>();
	bright_weights_normed_bright_weights_normed_update_0_write52_write(bright_weights_normed_bright_weights_normed_update_0_write52_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write53_res = bright_weights_normed_update_0_write.extract<848, 863>();
	bright_weights_normed_bright_weights_normed_update_0_write53_write(bright_weights_normed_bright_weights_normed_update_0_write53_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write54_res = bright_weights_normed_update_0_write.extract<864, 879>();
	bright_weights_normed_bright_weights_normed_update_0_write54_write(bright_weights_normed_bright_weights_normed_update_0_write54_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write55_res = bright_weights_normed_update_0_write.extract<880, 895>();
	bright_weights_normed_bright_weights_normed_update_0_write55_write(bright_weights_normed_bright_weights_normed_update_0_write55_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write56_res = bright_weights_normed_update_0_write.extract<896, 911>();
	bright_weights_normed_bright_weights_normed_update_0_write56_write(bright_weights_normed_bright_weights_normed_update_0_write56_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write57_res = bright_weights_normed_update_0_write.extract<912, 927>();
	bright_weights_normed_bright_weights_normed_update_0_write57_write(bright_weights_normed_bright_weights_normed_update_0_write57_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write58_res = bright_weights_normed_update_0_write.extract<928, 943>();
	bright_weights_normed_bright_weights_normed_update_0_write58_write(bright_weights_normed_bright_weights_normed_update_0_write58_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write59_res = bright_weights_normed_update_0_write.extract<944, 959>();
	bright_weights_normed_bright_weights_normed_update_0_write59_write(bright_weights_normed_bright_weights_normed_update_0_write59_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write60_res = bright_weights_normed_update_0_write.extract<960, 975>();
	bright_weights_normed_bright_weights_normed_update_0_write60_write(bright_weights_normed_bright_weights_normed_update_0_write60_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write61_res = bright_weights_normed_update_0_write.extract<976, 991>();
	bright_weights_normed_bright_weights_normed_update_0_write61_write(bright_weights_normed_bright_weights_normed_update_0_write61_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write62_res = bright_weights_normed_update_0_write.extract<992, 1007>();
	bright_weights_normed_bright_weights_normed_update_0_write62_write(bright_weights_normed_bright_weights_normed_update_0_write62_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write63_res = bright_weights_normed_update_0_write.extract<1008, 1023>();
	bright_weights_normed_bright_weights_normed_update_0_write63_write(bright_weights_normed_bright_weights_normed_update_0_write63_res, bright_weights_normed, d0, d1, dynamic_address);
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
//	fused_level_0_rd32
//	fused_level_0_rd33
//	fused_level_0_rd34
//	fused_level_0_rd35
//	fused_level_0_rd36
//	fused_level_0_rd37
//	fused_level_0_rd38
//	fused_level_0_rd39
//	fused_level_0_rd40
//	fused_level_0_rd41
//	fused_level_0_rd42
//	fused_level_0_rd43
//	fused_level_0_rd44
//	fused_level_0_rd45
//	fused_level_0_rd46
//	fused_level_0_rd47
//	fused_level_0_rd48
//	fused_level_0_rd49
//	fused_level_0_rd50
//	fused_level_0_rd51
//	fused_level_0_rd52
//	fused_level_0_rd53
//	fused_level_0_rd54
//	fused_level_0_rd55
//	fused_level_0_rd56
//	fused_level_0_rd57
//	fused_level_0_rd58
//	fused_level_0_rd59
//	fused_level_0_rd60
//	fused_level_0_rd61
//	fused_level_0_rd62
//	fused_level_0_rd63
inline hw_uint<1024> bright_weights_normed_fused_level_0_update_0_read_bundle_read(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31
    // fused_level_0_rd32
    // fused_level_0_rd33
    // fused_level_0_rd34
    // fused_level_0_rd35
    // fused_level_0_rd36
    // fused_level_0_rd37
    // fused_level_0_rd38
    // fused_level_0_rd39
    // fused_level_0_rd40
    // fused_level_0_rd41
    // fused_level_0_rd42
    // fused_level_0_rd43
    // fused_level_0_rd44
    // fused_level_0_rd45
    // fused_level_0_rd46
    // fused_level_0_rd47
    // fused_level_0_rd48
    // fused_level_0_rd49
    // fused_level_0_rd50
    // fused_level_0_rd51
    // fused_level_0_rd52
    // fused_level_0_rd53
    // fused_level_0_rd54
    // fused_level_0_rd55
    // fused_level_0_rd56
    // fused_level_0_rd57
    // fused_level_0_rd58
    // fused_level_0_rd59
    // fused_level_0_rd60
    // fused_level_0_rd61
    // fused_level_0_rd62
    // fused_level_0_rd63

	hw_uint<1024> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<0, 1024>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<16, 1024>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<32, 1024>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<48, 1024>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<64, 1024>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<80, 1024>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<96, 1024>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<112, 1024>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<128, 1024>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<144, 1024>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<160, 1024>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<176, 1024>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<192, 1024>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<208, 1024>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<224, 1024>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<240, 1024>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<256, 1024>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<272, 1024>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<288, 1024>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<304, 1024>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<320, 1024>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<336, 1024>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<352, 1024>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<368, 1024>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<384, 1024>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<400, 1024>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<416, 1024>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<432, 1024>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<448, 1024>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<464, 1024>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<480, 1024>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<496, 1024>(result, fused_level_0_rd31_res);
	hw_uint<16> fused_level_0_rd32_res = fused_level_0_rd32_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<512, 1024>(result, fused_level_0_rd32_res);
	hw_uint<16> fused_level_0_rd33_res = fused_level_0_rd33_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<528, 1024>(result, fused_level_0_rd33_res);
	hw_uint<16> fused_level_0_rd34_res = fused_level_0_rd34_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<544, 1024>(result, fused_level_0_rd34_res);
	hw_uint<16> fused_level_0_rd35_res = fused_level_0_rd35_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<560, 1024>(result, fused_level_0_rd35_res);
	hw_uint<16> fused_level_0_rd36_res = fused_level_0_rd36_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<576, 1024>(result, fused_level_0_rd36_res);
	hw_uint<16> fused_level_0_rd37_res = fused_level_0_rd37_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<592, 1024>(result, fused_level_0_rd37_res);
	hw_uint<16> fused_level_0_rd38_res = fused_level_0_rd38_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<608, 1024>(result, fused_level_0_rd38_res);
	hw_uint<16> fused_level_0_rd39_res = fused_level_0_rd39_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<624, 1024>(result, fused_level_0_rd39_res);
	hw_uint<16> fused_level_0_rd40_res = fused_level_0_rd40_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<640, 1024>(result, fused_level_0_rd40_res);
	hw_uint<16> fused_level_0_rd41_res = fused_level_0_rd41_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<656, 1024>(result, fused_level_0_rd41_res);
	hw_uint<16> fused_level_0_rd42_res = fused_level_0_rd42_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<672, 1024>(result, fused_level_0_rd42_res);
	hw_uint<16> fused_level_0_rd43_res = fused_level_0_rd43_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<688, 1024>(result, fused_level_0_rd43_res);
	hw_uint<16> fused_level_0_rd44_res = fused_level_0_rd44_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<704, 1024>(result, fused_level_0_rd44_res);
	hw_uint<16> fused_level_0_rd45_res = fused_level_0_rd45_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<720, 1024>(result, fused_level_0_rd45_res);
	hw_uint<16> fused_level_0_rd46_res = fused_level_0_rd46_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<736, 1024>(result, fused_level_0_rd46_res);
	hw_uint<16> fused_level_0_rd47_res = fused_level_0_rd47_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<752, 1024>(result, fused_level_0_rd47_res);
	hw_uint<16> fused_level_0_rd48_res = fused_level_0_rd48_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<768, 1024>(result, fused_level_0_rd48_res);
	hw_uint<16> fused_level_0_rd49_res = fused_level_0_rd49_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<784, 1024>(result, fused_level_0_rd49_res);
	hw_uint<16> fused_level_0_rd50_res = fused_level_0_rd50_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<800, 1024>(result, fused_level_0_rd50_res);
	hw_uint<16> fused_level_0_rd51_res = fused_level_0_rd51_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<816, 1024>(result, fused_level_0_rd51_res);
	hw_uint<16> fused_level_0_rd52_res = fused_level_0_rd52_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<832, 1024>(result, fused_level_0_rd52_res);
	hw_uint<16> fused_level_0_rd53_res = fused_level_0_rd53_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<848, 1024>(result, fused_level_0_rd53_res);
	hw_uint<16> fused_level_0_rd54_res = fused_level_0_rd54_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<864, 1024>(result, fused_level_0_rd54_res);
	hw_uint<16> fused_level_0_rd55_res = fused_level_0_rd55_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<880, 1024>(result, fused_level_0_rd55_res);
	hw_uint<16> fused_level_0_rd56_res = fused_level_0_rd56_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<896, 1024>(result, fused_level_0_rd56_res);
	hw_uint<16> fused_level_0_rd57_res = fused_level_0_rd57_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<912, 1024>(result, fused_level_0_rd57_res);
	hw_uint<16> fused_level_0_rd58_res = fused_level_0_rd58_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<928, 1024>(result, fused_level_0_rd58_res);
	hw_uint<16> fused_level_0_rd59_res = fused_level_0_rd59_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<944, 1024>(result, fused_level_0_rd59_res);
	hw_uint<16> fused_level_0_rd60_res = fused_level_0_rd60_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<960, 1024>(result, fused_level_0_rd60_res);
	hw_uint<16> fused_level_0_rd61_res = fused_level_0_rd61_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<976, 1024>(result, fused_level_0_rd61_res);
	hw_uint<16> fused_level_0_rd62_res = fused_level_0_rd62_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<992, 1024>(result, fused_level_0_rd62_res);
	hw_uint<16> fused_level_0_rd63_res = fused_level_0_rd63_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, fused_level_0_rd63_res);
	return result;
}

#include "hw_classes.h"

struct dark_dark_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write32_merged_banks_2_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write33_merged_banks_2_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write34_merged_banks_2_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write35_merged_banks_2_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write36_merged_banks_2_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write37_merged_banks_2_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write38_merged_banks_2_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write39_merged_banks_2_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write40_merged_banks_2_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write41_merged_banks_2_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write42_merged_banks_2_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write43_merged_banks_2_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write44_merged_banks_2_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write45_merged_banks_2_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write46_merged_banks_2_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write47_merged_banks_2_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write48_merged_banks_2_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write49_merged_banks_2_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write50_merged_banks_2_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write51_merged_banks_2_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write52_merged_banks_2_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write53_merged_banks_2_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write54_merged_banks_2_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write55_merged_banks_2_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write56_merged_banks_2_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write57_merged_banks_2_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write58_merged_banks_2_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write59_merged_banks_2_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write60_merged_banks_2_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write61_merged_banks_2_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write62_merged_banks_2_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write63_merged_banks_2_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_cache {
  // # of banks: 64
  dark_dark_update_0_write0_merged_banks_2_cache dark_dark_update_0_write0_merged_banks_2;
  dark_dark_update_0_write1_merged_banks_2_cache dark_dark_update_0_write1_merged_banks_2;
  dark_dark_update_0_write10_merged_banks_2_cache dark_dark_update_0_write10_merged_banks_2;
  dark_dark_update_0_write11_merged_banks_2_cache dark_dark_update_0_write11_merged_banks_2;
  dark_dark_update_0_write12_merged_banks_2_cache dark_dark_update_0_write12_merged_banks_2;
  dark_dark_update_0_write13_merged_banks_2_cache dark_dark_update_0_write13_merged_banks_2;
  dark_dark_update_0_write14_merged_banks_2_cache dark_dark_update_0_write14_merged_banks_2;
  dark_dark_update_0_write15_merged_banks_2_cache dark_dark_update_0_write15_merged_banks_2;
  dark_dark_update_0_write16_merged_banks_2_cache dark_dark_update_0_write16_merged_banks_2;
  dark_dark_update_0_write17_merged_banks_2_cache dark_dark_update_0_write17_merged_banks_2;
  dark_dark_update_0_write18_merged_banks_2_cache dark_dark_update_0_write18_merged_banks_2;
  dark_dark_update_0_write19_merged_banks_2_cache dark_dark_update_0_write19_merged_banks_2;
  dark_dark_update_0_write2_merged_banks_2_cache dark_dark_update_0_write2_merged_banks_2;
  dark_dark_update_0_write20_merged_banks_2_cache dark_dark_update_0_write20_merged_banks_2;
  dark_dark_update_0_write21_merged_banks_2_cache dark_dark_update_0_write21_merged_banks_2;
  dark_dark_update_0_write22_merged_banks_2_cache dark_dark_update_0_write22_merged_banks_2;
  dark_dark_update_0_write23_merged_banks_2_cache dark_dark_update_0_write23_merged_banks_2;
  dark_dark_update_0_write24_merged_banks_2_cache dark_dark_update_0_write24_merged_banks_2;
  dark_dark_update_0_write25_merged_banks_2_cache dark_dark_update_0_write25_merged_banks_2;
  dark_dark_update_0_write26_merged_banks_2_cache dark_dark_update_0_write26_merged_banks_2;
  dark_dark_update_0_write27_merged_banks_2_cache dark_dark_update_0_write27_merged_banks_2;
  dark_dark_update_0_write28_merged_banks_2_cache dark_dark_update_0_write28_merged_banks_2;
  dark_dark_update_0_write29_merged_banks_2_cache dark_dark_update_0_write29_merged_banks_2;
  dark_dark_update_0_write3_merged_banks_2_cache dark_dark_update_0_write3_merged_banks_2;
  dark_dark_update_0_write30_merged_banks_2_cache dark_dark_update_0_write30_merged_banks_2;
  dark_dark_update_0_write31_merged_banks_2_cache dark_dark_update_0_write31_merged_banks_2;
  dark_dark_update_0_write32_merged_banks_2_cache dark_dark_update_0_write32_merged_banks_2;
  dark_dark_update_0_write33_merged_banks_2_cache dark_dark_update_0_write33_merged_banks_2;
  dark_dark_update_0_write34_merged_banks_2_cache dark_dark_update_0_write34_merged_banks_2;
  dark_dark_update_0_write35_merged_banks_2_cache dark_dark_update_0_write35_merged_banks_2;
  dark_dark_update_0_write36_merged_banks_2_cache dark_dark_update_0_write36_merged_banks_2;
  dark_dark_update_0_write37_merged_banks_2_cache dark_dark_update_0_write37_merged_banks_2;
  dark_dark_update_0_write38_merged_banks_2_cache dark_dark_update_0_write38_merged_banks_2;
  dark_dark_update_0_write39_merged_banks_2_cache dark_dark_update_0_write39_merged_banks_2;
  dark_dark_update_0_write4_merged_banks_2_cache dark_dark_update_0_write4_merged_banks_2;
  dark_dark_update_0_write40_merged_banks_2_cache dark_dark_update_0_write40_merged_banks_2;
  dark_dark_update_0_write41_merged_banks_2_cache dark_dark_update_0_write41_merged_banks_2;
  dark_dark_update_0_write42_merged_banks_2_cache dark_dark_update_0_write42_merged_banks_2;
  dark_dark_update_0_write43_merged_banks_2_cache dark_dark_update_0_write43_merged_banks_2;
  dark_dark_update_0_write44_merged_banks_2_cache dark_dark_update_0_write44_merged_banks_2;
  dark_dark_update_0_write45_merged_banks_2_cache dark_dark_update_0_write45_merged_banks_2;
  dark_dark_update_0_write46_merged_banks_2_cache dark_dark_update_0_write46_merged_banks_2;
  dark_dark_update_0_write47_merged_banks_2_cache dark_dark_update_0_write47_merged_banks_2;
  dark_dark_update_0_write48_merged_banks_2_cache dark_dark_update_0_write48_merged_banks_2;
  dark_dark_update_0_write49_merged_banks_2_cache dark_dark_update_0_write49_merged_banks_2;
  dark_dark_update_0_write5_merged_banks_2_cache dark_dark_update_0_write5_merged_banks_2;
  dark_dark_update_0_write50_merged_banks_2_cache dark_dark_update_0_write50_merged_banks_2;
  dark_dark_update_0_write51_merged_banks_2_cache dark_dark_update_0_write51_merged_banks_2;
  dark_dark_update_0_write52_merged_banks_2_cache dark_dark_update_0_write52_merged_banks_2;
  dark_dark_update_0_write53_merged_banks_2_cache dark_dark_update_0_write53_merged_banks_2;
  dark_dark_update_0_write54_merged_banks_2_cache dark_dark_update_0_write54_merged_banks_2;
  dark_dark_update_0_write55_merged_banks_2_cache dark_dark_update_0_write55_merged_banks_2;
  dark_dark_update_0_write56_merged_banks_2_cache dark_dark_update_0_write56_merged_banks_2;
  dark_dark_update_0_write57_merged_banks_2_cache dark_dark_update_0_write57_merged_banks_2;
  dark_dark_update_0_write58_merged_banks_2_cache dark_dark_update_0_write58_merged_banks_2;
  dark_dark_update_0_write59_merged_banks_2_cache dark_dark_update_0_write59_merged_banks_2;
  dark_dark_update_0_write6_merged_banks_2_cache dark_dark_update_0_write6_merged_banks_2;
  dark_dark_update_0_write60_merged_banks_2_cache dark_dark_update_0_write60_merged_banks_2;
  dark_dark_update_0_write61_merged_banks_2_cache dark_dark_update_0_write61_merged_banks_2;
  dark_dark_update_0_write62_merged_banks_2_cache dark_dark_update_0_write62_merged_banks_2;
  dark_dark_update_0_write63_merged_banks_2_cache dark_dark_update_0_write63_merged_banks_2;
  dark_dark_update_0_write7_merged_banks_2_cache dark_dark_update_0_write7_merged_banks_2;
  dark_dark_update_0_write8_merged_banks_2_cache dark_dark_update_0_write8_merged_banks_2;
  dark_dark_update_0_write9_merged_banks_2_cache dark_dark_update_0_write9_merged_banks_2;
};



inline void dark_dark_update_0_write0_write(hw_uint<16>& dark_dark_update_0_write0, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write0_merged_banks_2.push(dark_dark_update_0_write0);
}

inline void dark_dark_update_0_write1_write(hw_uint<16>& dark_dark_update_0_write1, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write1_merged_banks_2.push(dark_dark_update_0_write1);
}

inline void dark_dark_update_0_write10_write(hw_uint<16>& dark_dark_update_0_write10, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write10_merged_banks_2.push(dark_dark_update_0_write10);
}

inline void dark_dark_update_0_write11_write(hw_uint<16>& dark_dark_update_0_write11, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write11_merged_banks_2.push(dark_dark_update_0_write11);
}

inline void dark_dark_update_0_write12_write(hw_uint<16>& dark_dark_update_0_write12, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write12_merged_banks_2.push(dark_dark_update_0_write12);
}

inline void dark_dark_update_0_write13_write(hw_uint<16>& dark_dark_update_0_write13, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write13_merged_banks_2.push(dark_dark_update_0_write13);
}

inline void dark_dark_update_0_write14_write(hw_uint<16>& dark_dark_update_0_write14, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write14_merged_banks_2.push(dark_dark_update_0_write14);
}

inline void dark_dark_update_0_write15_write(hw_uint<16>& dark_dark_update_0_write15, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write15_merged_banks_2.push(dark_dark_update_0_write15);
}

inline void dark_dark_update_0_write16_write(hw_uint<16>& dark_dark_update_0_write16, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write16_merged_banks_2.push(dark_dark_update_0_write16);
}

inline void dark_dark_update_0_write17_write(hw_uint<16>& dark_dark_update_0_write17, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write17_merged_banks_2.push(dark_dark_update_0_write17);
}

inline void dark_dark_update_0_write18_write(hw_uint<16>& dark_dark_update_0_write18, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write18_merged_banks_2.push(dark_dark_update_0_write18);
}

inline void dark_dark_update_0_write19_write(hw_uint<16>& dark_dark_update_0_write19, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write19_merged_banks_2.push(dark_dark_update_0_write19);
}

inline void dark_dark_update_0_write2_write(hw_uint<16>& dark_dark_update_0_write2, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write2_merged_banks_2.push(dark_dark_update_0_write2);
}

inline void dark_dark_update_0_write20_write(hw_uint<16>& dark_dark_update_0_write20, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write20_merged_banks_2.push(dark_dark_update_0_write20);
}

inline void dark_dark_update_0_write21_write(hw_uint<16>& dark_dark_update_0_write21, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write21_merged_banks_2.push(dark_dark_update_0_write21);
}

inline void dark_dark_update_0_write22_write(hw_uint<16>& dark_dark_update_0_write22, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write22_merged_banks_2.push(dark_dark_update_0_write22);
}

inline void dark_dark_update_0_write23_write(hw_uint<16>& dark_dark_update_0_write23, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write23_merged_banks_2.push(dark_dark_update_0_write23);
}

inline void dark_dark_update_0_write24_write(hw_uint<16>& dark_dark_update_0_write24, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write24_merged_banks_2.push(dark_dark_update_0_write24);
}

inline void dark_dark_update_0_write25_write(hw_uint<16>& dark_dark_update_0_write25, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write25_merged_banks_2.push(dark_dark_update_0_write25);
}

inline void dark_dark_update_0_write26_write(hw_uint<16>& dark_dark_update_0_write26, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write26_merged_banks_2.push(dark_dark_update_0_write26);
}

inline void dark_dark_update_0_write27_write(hw_uint<16>& dark_dark_update_0_write27, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write27_merged_banks_2.push(dark_dark_update_0_write27);
}

inline void dark_dark_update_0_write28_write(hw_uint<16>& dark_dark_update_0_write28, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write28_merged_banks_2.push(dark_dark_update_0_write28);
}

inline void dark_dark_update_0_write29_write(hw_uint<16>& dark_dark_update_0_write29, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write29_merged_banks_2.push(dark_dark_update_0_write29);
}

inline void dark_dark_update_0_write3_write(hw_uint<16>& dark_dark_update_0_write3, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write3_merged_banks_2.push(dark_dark_update_0_write3);
}

inline void dark_dark_update_0_write30_write(hw_uint<16>& dark_dark_update_0_write30, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write30_merged_banks_2.push(dark_dark_update_0_write30);
}

inline void dark_dark_update_0_write31_write(hw_uint<16>& dark_dark_update_0_write31, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write31_merged_banks_2.push(dark_dark_update_0_write31);
}

inline void dark_dark_update_0_write32_write(hw_uint<16>& dark_dark_update_0_write32, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write32_merged_banks_2.push(dark_dark_update_0_write32);
}

inline void dark_dark_update_0_write33_write(hw_uint<16>& dark_dark_update_0_write33, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write33_merged_banks_2.push(dark_dark_update_0_write33);
}

inline void dark_dark_update_0_write34_write(hw_uint<16>& dark_dark_update_0_write34, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write34_merged_banks_2.push(dark_dark_update_0_write34);
}

inline void dark_dark_update_0_write35_write(hw_uint<16>& dark_dark_update_0_write35, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write35_merged_banks_2.push(dark_dark_update_0_write35);
}

inline void dark_dark_update_0_write36_write(hw_uint<16>& dark_dark_update_0_write36, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write36_merged_banks_2.push(dark_dark_update_0_write36);
}

inline void dark_dark_update_0_write37_write(hw_uint<16>& dark_dark_update_0_write37, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write37_merged_banks_2.push(dark_dark_update_0_write37);
}

inline void dark_dark_update_0_write38_write(hw_uint<16>& dark_dark_update_0_write38, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write38_merged_banks_2.push(dark_dark_update_0_write38);
}

inline void dark_dark_update_0_write39_write(hw_uint<16>& dark_dark_update_0_write39, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write39_merged_banks_2.push(dark_dark_update_0_write39);
}

inline void dark_dark_update_0_write4_write(hw_uint<16>& dark_dark_update_0_write4, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write4_merged_banks_2.push(dark_dark_update_0_write4);
}

inline void dark_dark_update_0_write40_write(hw_uint<16>& dark_dark_update_0_write40, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write40_merged_banks_2.push(dark_dark_update_0_write40);
}

inline void dark_dark_update_0_write41_write(hw_uint<16>& dark_dark_update_0_write41, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write41_merged_banks_2.push(dark_dark_update_0_write41);
}

inline void dark_dark_update_0_write42_write(hw_uint<16>& dark_dark_update_0_write42, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write42_merged_banks_2.push(dark_dark_update_0_write42);
}

inline void dark_dark_update_0_write43_write(hw_uint<16>& dark_dark_update_0_write43, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write43_merged_banks_2.push(dark_dark_update_0_write43);
}

inline void dark_dark_update_0_write44_write(hw_uint<16>& dark_dark_update_0_write44, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write44_merged_banks_2.push(dark_dark_update_0_write44);
}

inline void dark_dark_update_0_write45_write(hw_uint<16>& dark_dark_update_0_write45, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write45_merged_banks_2.push(dark_dark_update_0_write45);
}

inline void dark_dark_update_0_write46_write(hw_uint<16>& dark_dark_update_0_write46, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write46_merged_banks_2.push(dark_dark_update_0_write46);
}

inline void dark_dark_update_0_write47_write(hw_uint<16>& dark_dark_update_0_write47, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write47_merged_banks_2.push(dark_dark_update_0_write47);
}

inline void dark_dark_update_0_write48_write(hw_uint<16>& dark_dark_update_0_write48, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write48_merged_banks_2.push(dark_dark_update_0_write48);
}

inline void dark_dark_update_0_write49_write(hw_uint<16>& dark_dark_update_0_write49, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write49_merged_banks_2.push(dark_dark_update_0_write49);
}

inline void dark_dark_update_0_write5_write(hw_uint<16>& dark_dark_update_0_write5, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write5_merged_banks_2.push(dark_dark_update_0_write5);
}

inline void dark_dark_update_0_write50_write(hw_uint<16>& dark_dark_update_0_write50, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write50_merged_banks_2.push(dark_dark_update_0_write50);
}

inline void dark_dark_update_0_write51_write(hw_uint<16>& dark_dark_update_0_write51, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write51_merged_banks_2.push(dark_dark_update_0_write51);
}

inline void dark_dark_update_0_write52_write(hw_uint<16>& dark_dark_update_0_write52, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write52_merged_banks_2.push(dark_dark_update_0_write52);
}

inline void dark_dark_update_0_write53_write(hw_uint<16>& dark_dark_update_0_write53, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write53_merged_banks_2.push(dark_dark_update_0_write53);
}

inline void dark_dark_update_0_write54_write(hw_uint<16>& dark_dark_update_0_write54, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write54_merged_banks_2.push(dark_dark_update_0_write54);
}

inline void dark_dark_update_0_write55_write(hw_uint<16>& dark_dark_update_0_write55, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write55_merged_banks_2.push(dark_dark_update_0_write55);
}

inline void dark_dark_update_0_write56_write(hw_uint<16>& dark_dark_update_0_write56, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write56_merged_banks_2.push(dark_dark_update_0_write56);
}

inline void dark_dark_update_0_write57_write(hw_uint<16>& dark_dark_update_0_write57, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write57_merged_banks_2.push(dark_dark_update_0_write57);
}

inline void dark_dark_update_0_write58_write(hw_uint<16>& dark_dark_update_0_write58, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write58_merged_banks_2.push(dark_dark_update_0_write58);
}

inline void dark_dark_update_0_write59_write(hw_uint<16>& dark_dark_update_0_write59, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write59_merged_banks_2.push(dark_dark_update_0_write59);
}

inline void dark_dark_update_0_write6_write(hw_uint<16>& dark_dark_update_0_write6, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write6_merged_banks_2.push(dark_dark_update_0_write6);
}

inline void dark_dark_update_0_write60_write(hw_uint<16>& dark_dark_update_0_write60, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write60_merged_banks_2.push(dark_dark_update_0_write60);
}

inline void dark_dark_update_0_write61_write(hw_uint<16>& dark_dark_update_0_write61, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write61_merged_banks_2.push(dark_dark_update_0_write61);
}

inline void dark_dark_update_0_write62_write(hw_uint<16>& dark_dark_update_0_write62, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write62_merged_banks_2.push(dark_dark_update_0_write62);
}

inline void dark_dark_update_0_write63_write(hw_uint<16>& dark_dark_update_0_write63, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write63_merged_banks_2.push(dark_dark_update_0_write63);
}

inline void dark_dark_update_0_write7_write(hw_uint<16>& dark_dark_update_0_write7, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write7_merged_banks_2.push(dark_dark_update_0_write7);
}

inline void dark_dark_update_0_write8_write(hw_uint<16>& dark_dark_update_0_write8, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write8_merged_banks_2.push(dark_dark_update_0_write8);
}

inline void dark_dark_update_0_write9_write(hw_uint<16>& dark_dark_update_0_write9, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write9_merged_banks_2.push(dark_dark_update_0_write9);
}

inline hw_uint<16> dark_weights_rd0_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd0 read pattern: { dark_weights_update_0[d0, d1] -> dark[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_rd1_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd1 read pattern: { dark_weights_update_0[d0, d1] -> dark[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_rd10_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd10 read pattern: { dark_weights_update_0[d0, d1] -> dark[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_rd11_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd11 read pattern: { dark_weights_update_0[d0, d1] -> dark[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_rd12_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd12 read pattern: { dark_weights_update_0[d0, d1] -> dark[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_rd13_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd13 read pattern: { dark_weights_update_0[d0, d1] -> dark[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_rd14_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd14 read pattern: { dark_weights_update_0[d0, d1] -> dark[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_rd15_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd15 read pattern: { dark_weights_update_0[d0, d1] -> dark[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_rd16_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd16 read pattern: { dark_weights_update_0[d0, d1] -> dark[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_rd17_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd17 read pattern: { dark_weights_update_0[d0, d1] -> dark[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_rd18_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd18 read pattern: { dark_weights_update_0[d0, d1] -> dark[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_rd19_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd19 read pattern: { dark_weights_update_0[d0, d1] -> dark[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_rd2_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd2 read pattern: { dark_weights_update_0[d0, d1] -> dark[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_rd20_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd20 read pattern: { dark_weights_update_0[d0, d1] -> dark[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_rd21_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd21 read pattern: { dark_weights_update_0[d0, d1] -> dark[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_rd22_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd22 read pattern: { dark_weights_update_0[d0, d1] -> dark[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_rd23_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd23 read pattern: { dark_weights_update_0[d0, d1] -> dark[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_rd24_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd24 read pattern: { dark_weights_update_0[d0, d1] -> dark[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_rd25_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd25 read pattern: { dark_weights_update_0[d0, d1] -> dark[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_rd26_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd26 read pattern: { dark_weights_update_0[d0, d1] -> dark[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_rd27_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd27 read pattern: { dark_weights_update_0[d0, d1] -> dark[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_rd28_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd28 read pattern: { dark_weights_update_0[d0, d1] -> dark[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_rd29_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd29 read pattern: { dark_weights_update_0[d0, d1] -> dark[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_rd3_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd3 read pattern: { dark_weights_update_0[d0, d1] -> dark[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_rd30_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd30 read pattern: { dark_weights_update_0[d0, d1] -> dark[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_rd31_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd31 read pattern: { dark_weights_update_0[d0, d1] -> dark[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_rd32_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd32 read pattern: { dark_weights_update_0[d0, d1] -> dark[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write32 = dark.dark_dark_update_0_write32_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write32;
  return 0;
}

inline hw_uint<16> dark_weights_rd33_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd33 read pattern: { dark_weights_update_0[d0, d1] -> dark[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write33 = dark.dark_dark_update_0_write33_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write33;
  return 0;
}

inline hw_uint<16> dark_weights_rd34_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd34 read pattern: { dark_weights_update_0[d0, d1] -> dark[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write34 = dark.dark_dark_update_0_write34_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write34;
  return 0;
}

inline hw_uint<16> dark_weights_rd35_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd35 read pattern: { dark_weights_update_0[d0, d1] -> dark[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write35 = dark.dark_dark_update_0_write35_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write35;
  return 0;
}

inline hw_uint<16> dark_weights_rd36_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd36 read pattern: { dark_weights_update_0[d0, d1] -> dark[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write36 = dark.dark_dark_update_0_write36_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write36;
  return 0;
}

inline hw_uint<16> dark_weights_rd37_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd37 read pattern: { dark_weights_update_0[d0, d1] -> dark[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write37 = dark.dark_dark_update_0_write37_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write37;
  return 0;
}

inline hw_uint<16> dark_weights_rd38_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd38 read pattern: { dark_weights_update_0[d0, d1] -> dark[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write38 = dark.dark_dark_update_0_write38_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write38;
  return 0;
}

inline hw_uint<16> dark_weights_rd39_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd39 read pattern: { dark_weights_update_0[d0, d1] -> dark[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write39 = dark.dark_dark_update_0_write39_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write39;
  return 0;
}

inline hw_uint<16> dark_weights_rd4_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd4 read pattern: { dark_weights_update_0[d0, d1] -> dark[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_rd40_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd40 read pattern: { dark_weights_update_0[d0, d1] -> dark[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write40 = dark.dark_dark_update_0_write40_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write40;
  return 0;
}

inline hw_uint<16> dark_weights_rd41_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd41 read pattern: { dark_weights_update_0[d0, d1] -> dark[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write41 = dark.dark_dark_update_0_write41_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write41;
  return 0;
}

inline hw_uint<16> dark_weights_rd42_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd42 read pattern: { dark_weights_update_0[d0, d1] -> dark[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write42 = dark.dark_dark_update_0_write42_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write42;
  return 0;
}

inline hw_uint<16> dark_weights_rd43_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd43 read pattern: { dark_weights_update_0[d0, d1] -> dark[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write43 = dark.dark_dark_update_0_write43_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write43;
  return 0;
}

inline hw_uint<16> dark_weights_rd44_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd44 read pattern: { dark_weights_update_0[d0, d1] -> dark[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write44 = dark.dark_dark_update_0_write44_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write44;
  return 0;
}

inline hw_uint<16> dark_weights_rd45_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd45 read pattern: { dark_weights_update_0[d0, d1] -> dark[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write45 = dark.dark_dark_update_0_write45_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write45;
  return 0;
}

inline hw_uint<16> dark_weights_rd46_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd46 read pattern: { dark_weights_update_0[d0, d1] -> dark[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write46 = dark.dark_dark_update_0_write46_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write46;
  return 0;
}

inline hw_uint<16> dark_weights_rd47_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd47 read pattern: { dark_weights_update_0[d0, d1] -> dark[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write47 = dark.dark_dark_update_0_write47_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write47;
  return 0;
}

inline hw_uint<16> dark_weights_rd48_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd48 read pattern: { dark_weights_update_0[d0, d1] -> dark[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write48 = dark.dark_dark_update_0_write48_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write48;
  return 0;
}

inline hw_uint<16> dark_weights_rd49_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd49 read pattern: { dark_weights_update_0[d0, d1] -> dark[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write49 = dark.dark_dark_update_0_write49_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write49;
  return 0;
}

inline hw_uint<16> dark_weights_rd5_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd5 read pattern: { dark_weights_update_0[d0, d1] -> dark[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_rd50_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd50 read pattern: { dark_weights_update_0[d0, d1] -> dark[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write50 = dark.dark_dark_update_0_write50_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write50;
  return 0;
}

inline hw_uint<16> dark_weights_rd51_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd51 read pattern: { dark_weights_update_0[d0, d1] -> dark[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write51 = dark.dark_dark_update_0_write51_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write51;
  return 0;
}

inline hw_uint<16> dark_weights_rd52_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd52 read pattern: { dark_weights_update_0[d0, d1] -> dark[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write52 = dark.dark_dark_update_0_write52_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write52;
  return 0;
}

inline hw_uint<16> dark_weights_rd53_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd53 read pattern: { dark_weights_update_0[d0, d1] -> dark[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write53 = dark.dark_dark_update_0_write53_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write53;
  return 0;
}

inline hw_uint<16> dark_weights_rd54_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd54 read pattern: { dark_weights_update_0[d0, d1] -> dark[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write54 = dark.dark_dark_update_0_write54_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write54;
  return 0;
}

inline hw_uint<16> dark_weights_rd55_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd55 read pattern: { dark_weights_update_0[d0, d1] -> dark[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write55 = dark.dark_dark_update_0_write55_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write55;
  return 0;
}

inline hw_uint<16> dark_weights_rd56_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd56 read pattern: { dark_weights_update_0[d0, d1] -> dark[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write56 = dark.dark_dark_update_0_write56_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write56;
  return 0;
}

inline hw_uint<16> dark_weights_rd57_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd57 read pattern: { dark_weights_update_0[d0, d1] -> dark[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write57 = dark.dark_dark_update_0_write57_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write57;
  return 0;
}

inline hw_uint<16> dark_weights_rd58_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd58 read pattern: { dark_weights_update_0[d0, d1] -> dark[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write58 = dark.dark_dark_update_0_write58_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write58;
  return 0;
}

inline hw_uint<16> dark_weights_rd59_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd59 read pattern: { dark_weights_update_0[d0, d1] -> dark[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write59 = dark.dark_dark_update_0_write59_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write59;
  return 0;
}

inline hw_uint<16> dark_weights_rd6_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd6 read pattern: { dark_weights_update_0[d0, d1] -> dark[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_rd60_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd60 read pattern: { dark_weights_update_0[d0, d1] -> dark[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write60 = dark.dark_dark_update_0_write60_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write60;
  return 0;
}

inline hw_uint<16> dark_weights_rd61_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd61 read pattern: { dark_weights_update_0[d0, d1] -> dark[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write61 = dark.dark_dark_update_0_write61_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write61;
  return 0;
}

inline hw_uint<16> dark_weights_rd62_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd62 read pattern: { dark_weights_update_0[d0, d1] -> dark[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write62 = dark.dark_dark_update_0_write62_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write62;
  return 0;
}

inline hw_uint<16> dark_weights_rd63_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd63 read pattern: { dark_weights_update_0[d0, d1] -> dark[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write63 = dark.dark_dark_update_0_write63_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write63;
  return 0;
}

inline hw_uint<16> dark_weights_rd7_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd7 read pattern: { dark_weights_update_0[d0, d1] -> dark[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_rd8_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd8 read pattern: { dark_weights_update_0[d0, d1] -> dark[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_rd9_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd9 read pattern: { dark_weights_update_0[d0, d1] -> dark[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> fused_level_0_rd0_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> dark[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> dark[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> dark[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> dark[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> dark[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> dark[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> dark[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> dark[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> dark[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> dark[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> dark[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> dark[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> dark[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> dark[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> dark[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> dark[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> dark[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> dark[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> dark[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> dark[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> dark[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> dark[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> dark[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> dark[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> dark[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> dark[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd32_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd32 read pattern: { fused_level_0_update_0[d0, d1] -> dark[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write32 = dark.dark_dark_update_0_write32_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write32;
  return 0;
}

inline hw_uint<16> fused_level_0_rd33_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd33 read pattern: { fused_level_0_update_0[d0, d1] -> dark[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write33 = dark.dark_dark_update_0_write33_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write33;
  return 0;
}

inline hw_uint<16> fused_level_0_rd34_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd34 read pattern: { fused_level_0_update_0[d0, d1] -> dark[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write34 = dark.dark_dark_update_0_write34_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write34;
  return 0;
}

inline hw_uint<16> fused_level_0_rd35_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd35 read pattern: { fused_level_0_update_0[d0, d1] -> dark[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write35 = dark.dark_dark_update_0_write35_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write35;
  return 0;
}

inline hw_uint<16> fused_level_0_rd36_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd36 read pattern: { fused_level_0_update_0[d0, d1] -> dark[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write36 = dark.dark_dark_update_0_write36_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write36;
  return 0;
}

inline hw_uint<16> fused_level_0_rd37_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd37 read pattern: { fused_level_0_update_0[d0, d1] -> dark[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write37 = dark.dark_dark_update_0_write37_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write37;
  return 0;
}

inline hw_uint<16> fused_level_0_rd38_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd38 read pattern: { fused_level_0_update_0[d0, d1] -> dark[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write38 = dark.dark_dark_update_0_write38_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write38;
  return 0;
}

inline hw_uint<16> fused_level_0_rd39_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd39 read pattern: { fused_level_0_update_0[d0, d1] -> dark[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write39 = dark.dark_dark_update_0_write39_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write39;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> dark[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd40_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd40 read pattern: { fused_level_0_update_0[d0, d1] -> dark[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write40 = dark.dark_dark_update_0_write40_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write40;
  return 0;
}

inline hw_uint<16> fused_level_0_rd41_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd41 read pattern: { fused_level_0_update_0[d0, d1] -> dark[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write41 = dark.dark_dark_update_0_write41_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write41;
  return 0;
}

inline hw_uint<16> fused_level_0_rd42_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd42 read pattern: { fused_level_0_update_0[d0, d1] -> dark[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write42 = dark.dark_dark_update_0_write42_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write42;
  return 0;
}

inline hw_uint<16> fused_level_0_rd43_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd43 read pattern: { fused_level_0_update_0[d0, d1] -> dark[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write43 = dark.dark_dark_update_0_write43_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write43;
  return 0;
}

inline hw_uint<16> fused_level_0_rd44_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd44 read pattern: { fused_level_0_update_0[d0, d1] -> dark[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write44 = dark.dark_dark_update_0_write44_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write44;
  return 0;
}

inline hw_uint<16> fused_level_0_rd45_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd45 read pattern: { fused_level_0_update_0[d0, d1] -> dark[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write45 = dark.dark_dark_update_0_write45_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write45;
  return 0;
}

inline hw_uint<16> fused_level_0_rd46_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd46 read pattern: { fused_level_0_update_0[d0, d1] -> dark[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write46 = dark.dark_dark_update_0_write46_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write46;
  return 0;
}

inline hw_uint<16> fused_level_0_rd47_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd47 read pattern: { fused_level_0_update_0[d0, d1] -> dark[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write47 = dark.dark_dark_update_0_write47_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write47;
  return 0;
}

inline hw_uint<16> fused_level_0_rd48_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd48 read pattern: { fused_level_0_update_0[d0, d1] -> dark[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write48 = dark.dark_dark_update_0_write48_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write48;
  return 0;
}

inline hw_uint<16> fused_level_0_rd49_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd49 read pattern: { fused_level_0_update_0[d0, d1] -> dark[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write49 = dark.dark_dark_update_0_write49_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write49;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> dark[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd50_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd50 read pattern: { fused_level_0_update_0[d0, d1] -> dark[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write50 = dark.dark_dark_update_0_write50_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write50;
  return 0;
}

inline hw_uint<16> fused_level_0_rd51_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd51 read pattern: { fused_level_0_update_0[d0, d1] -> dark[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write51 = dark.dark_dark_update_0_write51_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write51;
  return 0;
}

inline hw_uint<16> fused_level_0_rd52_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd52 read pattern: { fused_level_0_update_0[d0, d1] -> dark[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write52 = dark.dark_dark_update_0_write52_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write52;
  return 0;
}

inline hw_uint<16> fused_level_0_rd53_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd53 read pattern: { fused_level_0_update_0[d0, d1] -> dark[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write53 = dark.dark_dark_update_0_write53_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write53;
  return 0;
}

inline hw_uint<16> fused_level_0_rd54_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd54 read pattern: { fused_level_0_update_0[d0, d1] -> dark[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write54 = dark.dark_dark_update_0_write54_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write54;
  return 0;
}

inline hw_uint<16> fused_level_0_rd55_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd55 read pattern: { fused_level_0_update_0[d0, d1] -> dark[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write55 = dark.dark_dark_update_0_write55_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write55;
  return 0;
}

inline hw_uint<16> fused_level_0_rd56_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd56 read pattern: { fused_level_0_update_0[d0, d1] -> dark[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write56 = dark.dark_dark_update_0_write56_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write56;
  return 0;
}

inline hw_uint<16> fused_level_0_rd57_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd57 read pattern: { fused_level_0_update_0[d0, d1] -> dark[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write57 = dark.dark_dark_update_0_write57_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write57;
  return 0;
}

inline hw_uint<16> fused_level_0_rd58_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd58 read pattern: { fused_level_0_update_0[d0, d1] -> dark[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write58 = dark.dark_dark_update_0_write58_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write58;
  return 0;
}

inline hw_uint<16> fused_level_0_rd59_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd59 read pattern: { fused_level_0_update_0[d0, d1] -> dark[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write59 = dark.dark_dark_update_0_write59_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write59;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> dark[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd60_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd60 read pattern: { fused_level_0_update_0[d0, d1] -> dark[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write60 = dark.dark_dark_update_0_write60_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write60;
  return 0;
}

inline hw_uint<16> fused_level_0_rd61_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd61 read pattern: { fused_level_0_update_0[d0, d1] -> dark[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write61 = dark.dark_dark_update_0_write61_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write61;
  return 0;
}

inline hw_uint<16> fused_level_0_rd62_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd62 read pattern: { fused_level_0_update_0[d0, d1] -> dark[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write62 = dark.dark_dark_update_0_write62_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write62;
  return 0;
}

inline hw_uint<16> fused_level_0_rd63_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd63 read pattern: { fused_level_0_update_0[d0, d1] -> dark[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write63 = dark.dark_dark_update_0_write63_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write63;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> dark[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> dark[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> dark[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write9;
  return 0;
}

// # of bundles = 3
// dark_update_0_write
//	dark_dark_update_0_write0
//	dark_dark_update_0_write1
//	dark_dark_update_0_write2
//	dark_dark_update_0_write3
//	dark_dark_update_0_write4
//	dark_dark_update_0_write5
//	dark_dark_update_0_write6
//	dark_dark_update_0_write7
//	dark_dark_update_0_write8
//	dark_dark_update_0_write9
//	dark_dark_update_0_write10
//	dark_dark_update_0_write11
//	dark_dark_update_0_write12
//	dark_dark_update_0_write13
//	dark_dark_update_0_write14
//	dark_dark_update_0_write15
//	dark_dark_update_0_write16
//	dark_dark_update_0_write17
//	dark_dark_update_0_write18
//	dark_dark_update_0_write19
//	dark_dark_update_0_write20
//	dark_dark_update_0_write21
//	dark_dark_update_0_write22
//	dark_dark_update_0_write23
//	dark_dark_update_0_write24
//	dark_dark_update_0_write25
//	dark_dark_update_0_write26
//	dark_dark_update_0_write27
//	dark_dark_update_0_write28
//	dark_dark_update_0_write29
//	dark_dark_update_0_write30
//	dark_dark_update_0_write31
//	dark_dark_update_0_write32
//	dark_dark_update_0_write33
//	dark_dark_update_0_write34
//	dark_dark_update_0_write35
//	dark_dark_update_0_write36
//	dark_dark_update_0_write37
//	dark_dark_update_0_write38
//	dark_dark_update_0_write39
//	dark_dark_update_0_write40
//	dark_dark_update_0_write41
//	dark_dark_update_0_write42
//	dark_dark_update_0_write43
//	dark_dark_update_0_write44
//	dark_dark_update_0_write45
//	dark_dark_update_0_write46
//	dark_dark_update_0_write47
//	dark_dark_update_0_write48
//	dark_dark_update_0_write49
//	dark_dark_update_0_write50
//	dark_dark_update_0_write51
//	dark_dark_update_0_write52
//	dark_dark_update_0_write53
//	dark_dark_update_0_write54
//	dark_dark_update_0_write55
//	dark_dark_update_0_write56
//	dark_dark_update_0_write57
//	dark_dark_update_0_write58
//	dark_dark_update_0_write59
//	dark_dark_update_0_write60
//	dark_dark_update_0_write61
//	dark_dark_update_0_write62
//	dark_dark_update_0_write63
inline void dark_dark_update_0_write_bundle_write(hw_uint<1024>& dark_update_0_write, dark_cache& dark, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_dark_update_0_write0_res = dark_update_0_write.extract<0, 15>();
	dark_dark_update_0_write0_write(dark_dark_update_0_write0_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write1_res = dark_update_0_write.extract<16, 31>();
	dark_dark_update_0_write1_write(dark_dark_update_0_write1_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write2_res = dark_update_0_write.extract<32, 47>();
	dark_dark_update_0_write2_write(dark_dark_update_0_write2_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write3_res = dark_update_0_write.extract<48, 63>();
	dark_dark_update_0_write3_write(dark_dark_update_0_write3_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write4_res = dark_update_0_write.extract<64, 79>();
	dark_dark_update_0_write4_write(dark_dark_update_0_write4_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write5_res = dark_update_0_write.extract<80, 95>();
	dark_dark_update_0_write5_write(dark_dark_update_0_write5_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write6_res = dark_update_0_write.extract<96, 111>();
	dark_dark_update_0_write6_write(dark_dark_update_0_write6_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write7_res = dark_update_0_write.extract<112, 127>();
	dark_dark_update_0_write7_write(dark_dark_update_0_write7_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write8_res = dark_update_0_write.extract<128, 143>();
	dark_dark_update_0_write8_write(dark_dark_update_0_write8_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write9_res = dark_update_0_write.extract<144, 159>();
	dark_dark_update_0_write9_write(dark_dark_update_0_write9_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write10_res = dark_update_0_write.extract<160, 175>();
	dark_dark_update_0_write10_write(dark_dark_update_0_write10_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write11_res = dark_update_0_write.extract<176, 191>();
	dark_dark_update_0_write11_write(dark_dark_update_0_write11_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write12_res = dark_update_0_write.extract<192, 207>();
	dark_dark_update_0_write12_write(dark_dark_update_0_write12_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write13_res = dark_update_0_write.extract<208, 223>();
	dark_dark_update_0_write13_write(dark_dark_update_0_write13_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write14_res = dark_update_0_write.extract<224, 239>();
	dark_dark_update_0_write14_write(dark_dark_update_0_write14_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write15_res = dark_update_0_write.extract<240, 255>();
	dark_dark_update_0_write15_write(dark_dark_update_0_write15_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write16_res = dark_update_0_write.extract<256, 271>();
	dark_dark_update_0_write16_write(dark_dark_update_0_write16_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write17_res = dark_update_0_write.extract<272, 287>();
	dark_dark_update_0_write17_write(dark_dark_update_0_write17_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write18_res = dark_update_0_write.extract<288, 303>();
	dark_dark_update_0_write18_write(dark_dark_update_0_write18_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write19_res = dark_update_0_write.extract<304, 319>();
	dark_dark_update_0_write19_write(dark_dark_update_0_write19_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write20_res = dark_update_0_write.extract<320, 335>();
	dark_dark_update_0_write20_write(dark_dark_update_0_write20_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write21_res = dark_update_0_write.extract<336, 351>();
	dark_dark_update_0_write21_write(dark_dark_update_0_write21_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write22_res = dark_update_0_write.extract<352, 367>();
	dark_dark_update_0_write22_write(dark_dark_update_0_write22_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write23_res = dark_update_0_write.extract<368, 383>();
	dark_dark_update_0_write23_write(dark_dark_update_0_write23_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write24_res = dark_update_0_write.extract<384, 399>();
	dark_dark_update_0_write24_write(dark_dark_update_0_write24_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write25_res = dark_update_0_write.extract<400, 415>();
	dark_dark_update_0_write25_write(dark_dark_update_0_write25_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write26_res = dark_update_0_write.extract<416, 431>();
	dark_dark_update_0_write26_write(dark_dark_update_0_write26_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write27_res = dark_update_0_write.extract<432, 447>();
	dark_dark_update_0_write27_write(dark_dark_update_0_write27_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write28_res = dark_update_0_write.extract<448, 463>();
	dark_dark_update_0_write28_write(dark_dark_update_0_write28_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write29_res = dark_update_0_write.extract<464, 479>();
	dark_dark_update_0_write29_write(dark_dark_update_0_write29_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write30_res = dark_update_0_write.extract<480, 495>();
	dark_dark_update_0_write30_write(dark_dark_update_0_write30_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write31_res = dark_update_0_write.extract<496, 511>();
	dark_dark_update_0_write31_write(dark_dark_update_0_write31_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write32_res = dark_update_0_write.extract<512, 527>();
	dark_dark_update_0_write32_write(dark_dark_update_0_write32_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write33_res = dark_update_0_write.extract<528, 543>();
	dark_dark_update_0_write33_write(dark_dark_update_0_write33_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write34_res = dark_update_0_write.extract<544, 559>();
	dark_dark_update_0_write34_write(dark_dark_update_0_write34_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write35_res = dark_update_0_write.extract<560, 575>();
	dark_dark_update_0_write35_write(dark_dark_update_0_write35_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write36_res = dark_update_0_write.extract<576, 591>();
	dark_dark_update_0_write36_write(dark_dark_update_0_write36_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write37_res = dark_update_0_write.extract<592, 607>();
	dark_dark_update_0_write37_write(dark_dark_update_0_write37_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write38_res = dark_update_0_write.extract<608, 623>();
	dark_dark_update_0_write38_write(dark_dark_update_0_write38_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write39_res = dark_update_0_write.extract<624, 639>();
	dark_dark_update_0_write39_write(dark_dark_update_0_write39_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write40_res = dark_update_0_write.extract<640, 655>();
	dark_dark_update_0_write40_write(dark_dark_update_0_write40_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write41_res = dark_update_0_write.extract<656, 671>();
	dark_dark_update_0_write41_write(dark_dark_update_0_write41_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write42_res = dark_update_0_write.extract<672, 687>();
	dark_dark_update_0_write42_write(dark_dark_update_0_write42_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write43_res = dark_update_0_write.extract<688, 703>();
	dark_dark_update_0_write43_write(dark_dark_update_0_write43_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write44_res = dark_update_0_write.extract<704, 719>();
	dark_dark_update_0_write44_write(dark_dark_update_0_write44_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write45_res = dark_update_0_write.extract<720, 735>();
	dark_dark_update_0_write45_write(dark_dark_update_0_write45_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write46_res = dark_update_0_write.extract<736, 751>();
	dark_dark_update_0_write46_write(dark_dark_update_0_write46_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write47_res = dark_update_0_write.extract<752, 767>();
	dark_dark_update_0_write47_write(dark_dark_update_0_write47_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write48_res = dark_update_0_write.extract<768, 783>();
	dark_dark_update_0_write48_write(dark_dark_update_0_write48_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write49_res = dark_update_0_write.extract<784, 799>();
	dark_dark_update_0_write49_write(dark_dark_update_0_write49_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write50_res = dark_update_0_write.extract<800, 815>();
	dark_dark_update_0_write50_write(dark_dark_update_0_write50_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write51_res = dark_update_0_write.extract<816, 831>();
	dark_dark_update_0_write51_write(dark_dark_update_0_write51_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write52_res = dark_update_0_write.extract<832, 847>();
	dark_dark_update_0_write52_write(dark_dark_update_0_write52_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write53_res = dark_update_0_write.extract<848, 863>();
	dark_dark_update_0_write53_write(dark_dark_update_0_write53_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write54_res = dark_update_0_write.extract<864, 879>();
	dark_dark_update_0_write54_write(dark_dark_update_0_write54_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write55_res = dark_update_0_write.extract<880, 895>();
	dark_dark_update_0_write55_write(dark_dark_update_0_write55_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write56_res = dark_update_0_write.extract<896, 911>();
	dark_dark_update_0_write56_write(dark_dark_update_0_write56_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write57_res = dark_update_0_write.extract<912, 927>();
	dark_dark_update_0_write57_write(dark_dark_update_0_write57_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write58_res = dark_update_0_write.extract<928, 943>();
	dark_dark_update_0_write58_write(dark_dark_update_0_write58_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write59_res = dark_update_0_write.extract<944, 959>();
	dark_dark_update_0_write59_write(dark_dark_update_0_write59_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write60_res = dark_update_0_write.extract<960, 975>();
	dark_dark_update_0_write60_write(dark_dark_update_0_write60_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write61_res = dark_update_0_write.extract<976, 991>();
	dark_dark_update_0_write61_write(dark_dark_update_0_write61_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write62_res = dark_update_0_write.extract<992, 1007>();
	dark_dark_update_0_write62_write(dark_dark_update_0_write62_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write63_res = dark_update_0_write.extract<1008, 1023>();
	dark_dark_update_0_write63_write(dark_dark_update_0_write63_res, dark, d0, d1, dynamic_address);
}

// dark_weights_update_0_read
//	dark_weights_rd0
//	dark_weights_rd1
//	dark_weights_rd2
//	dark_weights_rd3
//	dark_weights_rd4
//	dark_weights_rd5
//	dark_weights_rd6
//	dark_weights_rd7
//	dark_weights_rd8
//	dark_weights_rd9
//	dark_weights_rd10
//	dark_weights_rd11
//	dark_weights_rd12
//	dark_weights_rd13
//	dark_weights_rd14
//	dark_weights_rd15
//	dark_weights_rd16
//	dark_weights_rd17
//	dark_weights_rd18
//	dark_weights_rd19
//	dark_weights_rd20
//	dark_weights_rd21
//	dark_weights_rd22
//	dark_weights_rd23
//	dark_weights_rd24
//	dark_weights_rd25
//	dark_weights_rd26
//	dark_weights_rd27
//	dark_weights_rd28
//	dark_weights_rd29
//	dark_weights_rd30
//	dark_weights_rd31
//	dark_weights_rd32
//	dark_weights_rd33
//	dark_weights_rd34
//	dark_weights_rd35
//	dark_weights_rd36
//	dark_weights_rd37
//	dark_weights_rd38
//	dark_weights_rd39
//	dark_weights_rd40
//	dark_weights_rd41
//	dark_weights_rd42
//	dark_weights_rd43
//	dark_weights_rd44
//	dark_weights_rd45
//	dark_weights_rd46
//	dark_weights_rd47
//	dark_weights_rd48
//	dark_weights_rd49
//	dark_weights_rd50
//	dark_weights_rd51
//	dark_weights_rd52
//	dark_weights_rd53
//	dark_weights_rd54
//	dark_weights_rd55
//	dark_weights_rd56
//	dark_weights_rd57
//	dark_weights_rd58
//	dark_weights_rd59
//	dark_weights_rd60
//	dark_weights_rd61
//	dark_weights_rd62
//	dark_weights_rd63
inline hw_uint<1024> dark_dark_weights_update_0_read_bundle_read(dark_cache& dark, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // dark_weights_rd0
    // dark_weights_rd1
    // dark_weights_rd2
    // dark_weights_rd3
    // dark_weights_rd4
    // dark_weights_rd5
    // dark_weights_rd6
    // dark_weights_rd7
    // dark_weights_rd8
    // dark_weights_rd9
    // dark_weights_rd10
    // dark_weights_rd11
    // dark_weights_rd12
    // dark_weights_rd13
    // dark_weights_rd14
    // dark_weights_rd15
    // dark_weights_rd16
    // dark_weights_rd17
    // dark_weights_rd18
    // dark_weights_rd19
    // dark_weights_rd20
    // dark_weights_rd21
    // dark_weights_rd22
    // dark_weights_rd23
    // dark_weights_rd24
    // dark_weights_rd25
    // dark_weights_rd26
    // dark_weights_rd27
    // dark_weights_rd28
    // dark_weights_rd29
    // dark_weights_rd30
    // dark_weights_rd31
    // dark_weights_rd32
    // dark_weights_rd33
    // dark_weights_rd34
    // dark_weights_rd35
    // dark_weights_rd36
    // dark_weights_rd37
    // dark_weights_rd38
    // dark_weights_rd39
    // dark_weights_rd40
    // dark_weights_rd41
    // dark_weights_rd42
    // dark_weights_rd43
    // dark_weights_rd44
    // dark_weights_rd45
    // dark_weights_rd46
    // dark_weights_rd47
    // dark_weights_rd48
    // dark_weights_rd49
    // dark_weights_rd50
    // dark_weights_rd51
    // dark_weights_rd52
    // dark_weights_rd53
    // dark_weights_rd54
    // dark_weights_rd55
    // dark_weights_rd56
    // dark_weights_rd57
    // dark_weights_rd58
    // dark_weights_rd59
    // dark_weights_rd60
    // dark_weights_rd61
    // dark_weights_rd62
    // dark_weights_rd63

	hw_uint<1024> result;
	hw_uint<16> dark_weights_rd0_res = dark_weights_rd0_select(dark, d0, d1, dynamic_address);
	set_at<0, 1024>(result, dark_weights_rd0_res);
	hw_uint<16> dark_weights_rd1_res = dark_weights_rd1_select(dark, d0, d1, dynamic_address);
	set_at<16, 1024>(result, dark_weights_rd1_res);
	hw_uint<16> dark_weights_rd2_res = dark_weights_rd2_select(dark, d0, d1, dynamic_address);
	set_at<32, 1024>(result, dark_weights_rd2_res);
	hw_uint<16> dark_weights_rd3_res = dark_weights_rd3_select(dark, d0, d1, dynamic_address);
	set_at<48, 1024>(result, dark_weights_rd3_res);
	hw_uint<16> dark_weights_rd4_res = dark_weights_rd4_select(dark, d0, d1, dynamic_address);
	set_at<64, 1024>(result, dark_weights_rd4_res);
	hw_uint<16> dark_weights_rd5_res = dark_weights_rd5_select(dark, d0, d1, dynamic_address);
	set_at<80, 1024>(result, dark_weights_rd5_res);
	hw_uint<16> dark_weights_rd6_res = dark_weights_rd6_select(dark, d0, d1, dynamic_address);
	set_at<96, 1024>(result, dark_weights_rd6_res);
	hw_uint<16> dark_weights_rd7_res = dark_weights_rd7_select(dark, d0, d1, dynamic_address);
	set_at<112, 1024>(result, dark_weights_rd7_res);
	hw_uint<16> dark_weights_rd8_res = dark_weights_rd8_select(dark, d0, d1, dynamic_address);
	set_at<128, 1024>(result, dark_weights_rd8_res);
	hw_uint<16> dark_weights_rd9_res = dark_weights_rd9_select(dark, d0, d1, dynamic_address);
	set_at<144, 1024>(result, dark_weights_rd9_res);
	hw_uint<16> dark_weights_rd10_res = dark_weights_rd10_select(dark, d0, d1, dynamic_address);
	set_at<160, 1024>(result, dark_weights_rd10_res);
	hw_uint<16> dark_weights_rd11_res = dark_weights_rd11_select(dark, d0, d1, dynamic_address);
	set_at<176, 1024>(result, dark_weights_rd11_res);
	hw_uint<16> dark_weights_rd12_res = dark_weights_rd12_select(dark, d0, d1, dynamic_address);
	set_at<192, 1024>(result, dark_weights_rd12_res);
	hw_uint<16> dark_weights_rd13_res = dark_weights_rd13_select(dark, d0, d1, dynamic_address);
	set_at<208, 1024>(result, dark_weights_rd13_res);
	hw_uint<16> dark_weights_rd14_res = dark_weights_rd14_select(dark, d0, d1, dynamic_address);
	set_at<224, 1024>(result, dark_weights_rd14_res);
	hw_uint<16> dark_weights_rd15_res = dark_weights_rd15_select(dark, d0, d1, dynamic_address);
	set_at<240, 1024>(result, dark_weights_rd15_res);
	hw_uint<16> dark_weights_rd16_res = dark_weights_rd16_select(dark, d0, d1, dynamic_address);
	set_at<256, 1024>(result, dark_weights_rd16_res);
	hw_uint<16> dark_weights_rd17_res = dark_weights_rd17_select(dark, d0, d1, dynamic_address);
	set_at<272, 1024>(result, dark_weights_rd17_res);
	hw_uint<16> dark_weights_rd18_res = dark_weights_rd18_select(dark, d0, d1, dynamic_address);
	set_at<288, 1024>(result, dark_weights_rd18_res);
	hw_uint<16> dark_weights_rd19_res = dark_weights_rd19_select(dark, d0, d1, dynamic_address);
	set_at<304, 1024>(result, dark_weights_rd19_res);
	hw_uint<16> dark_weights_rd20_res = dark_weights_rd20_select(dark, d0, d1, dynamic_address);
	set_at<320, 1024>(result, dark_weights_rd20_res);
	hw_uint<16> dark_weights_rd21_res = dark_weights_rd21_select(dark, d0, d1, dynamic_address);
	set_at<336, 1024>(result, dark_weights_rd21_res);
	hw_uint<16> dark_weights_rd22_res = dark_weights_rd22_select(dark, d0, d1, dynamic_address);
	set_at<352, 1024>(result, dark_weights_rd22_res);
	hw_uint<16> dark_weights_rd23_res = dark_weights_rd23_select(dark, d0, d1, dynamic_address);
	set_at<368, 1024>(result, dark_weights_rd23_res);
	hw_uint<16> dark_weights_rd24_res = dark_weights_rd24_select(dark, d0, d1, dynamic_address);
	set_at<384, 1024>(result, dark_weights_rd24_res);
	hw_uint<16> dark_weights_rd25_res = dark_weights_rd25_select(dark, d0, d1, dynamic_address);
	set_at<400, 1024>(result, dark_weights_rd25_res);
	hw_uint<16> dark_weights_rd26_res = dark_weights_rd26_select(dark, d0, d1, dynamic_address);
	set_at<416, 1024>(result, dark_weights_rd26_res);
	hw_uint<16> dark_weights_rd27_res = dark_weights_rd27_select(dark, d0, d1, dynamic_address);
	set_at<432, 1024>(result, dark_weights_rd27_res);
	hw_uint<16> dark_weights_rd28_res = dark_weights_rd28_select(dark, d0, d1, dynamic_address);
	set_at<448, 1024>(result, dark_weights_rd28_res);
	hw_uint<16> dark_weights_rd29_res = dark_weights_rd29_select(dark, d0, d1, dynamic_address);
	set_at<464, 1024>(result, dark_weights_rd29_res);
	hw_uint<16> dark_weights_rd30_res = dark_weights_rd30_select(dark, d0, d1, dynamic_address);
	set_at<480, 1024>(result, dark_weights_rd30_res);
	hw_uint<16> dark_weights_rd31_res = dark_weights_rd31_select(dark, d0, d1, dynamic_address);
	set_at<496, 1024>(result, dark_weights_rd31_res);
	hw_uint<16> dark_weights_rd32_res = dark_weights_rd32_select(dark, d0, d1, dynamic_address);
	set_at<512, 1024>(result, dark_weights_rd32_res);
	hw_uint<16> dark_weights_rd33_res = dark_weights_rd33_select(dark, d0, d1, dynamic_address);
	set_at<528, 1024>(result, dark_weights_rd33_res);
	hw_uint<16> dark_weights_rd34_res = dark_weights_rd34_select(dark, d0, d1, dynamic_address);
	set_at<544, 1024>(result, dark_weights_rd34_res);
	hw_uint<16> dark_weights_rd35_res = dark_weights_rd35_select(dark, d0, d1, dynamic_address);
	set_at<560, 1024>(result, dark_weights_rd35_res);
	hw_uint<16> dark_weights_rd36_res = dark_weights_rd36_select(dark, d0, d1, dynamic_address);
	set_at<576, 1024>(result, dark_weights_rd36_res);
	hw_uint<16> dark_weights_rd37_res = dark_weights_rd37_select(dark, d0, d1, dynamic_address);
	set_at<592, 1024>(result, dark_weights_rd37_res);
	hw_uint<16> dark_weights_rd38_res = dark_weights_rd38_select(dark, d0, d1, dynamic_address);
	set_at<608, 1024>(result, dark_weights_rd38_res);
	hw_uint<16> dark_weights_rd39_res = dark_weights_rd39_select(dark, d0, d1, dynamic_address);
	set_at<624, 1024>(result, dark_weights_rd39_res);
	hw_uint<16> dark_weights_rd40_res = dark_weights_rd40_select(dark, d0, d1, dynamic_address);
	set_at<640, 1024>(result, dark_weights_rd40_res);
	hw_uint<16> dark_weights_rd41_res = dark_weights_rd41_select(dark, d0, d1, dynamic_address);
	set_at<656, 1024>(result, dark_weights_rd41_res);
	hw_uint<16> dark_weights_rd42_res = dark_weights_rd42_select(dark, d0, d1, dynamic_address);
	set_at<672, 1024>(result, dark_weights_rd42_res);
	hw_uint<16> dark_weights_rd43_res = dark_weights_rd43_select(dark, d0, d1, dynamic_address);
	set_at<688, 1024>(result, dark_weights_rd43_res);
	hw_uint<16> dark_weights_rd44_res = dark_weights_rd44_select(dark, d0, d1, dynamic_address);
	set_at<704, 1024>(result, dark_weights_rd44_res);
	hw_uint<16> dark_weights_rd45_res = dark_weights_rd45_select(dark, d0, d1, dynamic_address);
	set_at<720, 1024>(result, dark_weights_rd45_res);
	hw_uint<16> dark_weights_rd46_res = dark_weights_rd46_select(dark, d0, d1, dynamic_address);
	set_at<736, 1024>(result, dark_weights_rd46_res);
	hw_uint<16> dark_weights_rd47_res = dark_weights_rd47_select(dark, d0, d1, dynamic_address);
	set_at<752, 1024>(result, dark_weights_rd47_res);
	hw_uint<16> dark_weights_rd48_res = dark_weights_rd48_select(dark, d0, d1, dynamic_address);
	set_at<768, 1024>(result, dark_weights_rd48_res);
	hw_uint<16> dark_weights_rd49_res = dark_weights_rd49_select(dark, d0, d1, dynamic_address);
	set_at<784, 1024>(result, dark_weights_rd49_res);
	hw_uint<16> dark_weights_rd50_res = dark_weights_rd50_select(dark, d0, d1, dynamic_address);
	set_at<800, 1024>(result, dark_weights_rd50_res);
	hw_uint<16> dark_weights_rd51_res = dark_weights_rd51_select(dark, d0, d1, dynamic_address);
	set_at<816, 1024>(result, dark_weights_rd51_res);
	hw_uint<16> dark_weights_rd52_res = dark_weights_rd52_select(dark, d0, d1, dynamic_address);
	set_at<832, 1024>(result, dark_weights_rd52_res);
	hw_uint<16> dark_weights_rd53_res = dark_weights_rd53_select(dark, d0, d1, dynamic_address);
	set_at<848, 1024>(result, dark_weights_rd53_res);
	hw_uint<16> dark_weights_rd54_res = dark_weights_rd54_select(dark, d0, d1, dynamic_address);
	set_at<864, 1024>(result, dark_weights_rd54_res);
	hw_uint<16> dark_weights_rd55_res = dark_weights_rd55_select(dark, d0, d1, dynamic_address);
	set_at<880, 1024>(result, dark_weights_rd55_res);
	hw_uint<16> dark_weights_rd56_res = dark_weights_rd56_select(dark, d0, d1, dynamic_address);
	set_at<896, 1024>(result, dark_weights_rd56_res);
	hw_uint<16> dark_weights_rd57_res = dark_weights_rd57_select(dark, d0, d1, dynamic_address);
	set_at<912, 1024>(result, dark_weights_rd57_res);
	hw_uint<16> dark_weights_rd58_res = dark_weights_rd58_select(dark, d0, d1, dynamic_address);
	set_at<928, 1024>(result, dark_weights_rd58_res);
	hw_uint<16> dark_weights_rd59_res = dark_weights_rd59_select(dark, d0, d1, dynamic_address);
	set_at<944, 1024>(result, dark_weights_rd59_res);
	hw_uint<16> dark_weights_rd60_res = dark_weights_rd60_select(dark, d0, d1, dynamic_address);
	set_at<960, 1024>(result, dark_weights_rd60_res);
	hw_uint<16> dark_weights_rd61_res = dark_weights_rd61_select(dark, d0, d1, dynamic_address);
	set_at<976, 1024>(result, dark_weights_rd61_res);
	hw_uint<16> dark_weights_rd62_res = dark_weights_rd62_select(dark, d0, d1, dynamic_address);
	set_at<992, 1024>(result, dark_weights_rd62_res);
	hw_uint<16> dark_weights_rd63_res = dark_weights_rd63_select(dark, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, dark_weights_rd63_res);
	return result;
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
//	fused_level_0_rd32
//	fused_level_0_rd33
//	fused_level_0_rd34
//	fused_level_0_rd35
//	fused_level_0_rd36
//	fused_level_0_rd37
//	fused_level_0_rd38
//	fused_level_0_rd39
//	fused_level_0_rd40
//	fused_level_0_rd41
//	fused_level_0_rd42
//	fused_level_0_rd43
//	fused_level_0_rd44
//	fused_level_0_rd45
//	fused_level_0_rd46
//	fused_level_0_rd47
//	fused_level_0_rd48
//	fused_level_0_rd49
//	fused_level_0_rd50
//	fused_level_0_rd51
//	fused_level_0_rd52
//	fused_level_0_rd53
//	fused_level_0_rd54
//	fused_level_0_rd55
//	fused_level_0_rd56
//	fused_level_0_rd57
//	fused_level_0_rd58
//	fused_level_0_rd59
//	fused_level_0_rd60
//	fused_level_0_rd61
//	fused_level_0_rd62
//	fused_level_0_rd63
inline hw_uint<1024> dark_fused_level_0_update_0_read_bundle_read(dark_cache& dark, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31
    // fused_level_0_rd32
    // fused_level_0_rd33
    // fused_level_0_rd34
    // fused_level_0_rd35
    // fused_level_0_rd36
    // fused_level_0_rd37
    // fused_level_0_rd38
    // fused_level_0_rd39
    // fused_level_0_rd40
    // fused_level_0_rd41
    // fused_level_0_rd42
    // fused_level_0_rd43
    // fused_level_0_rd44
    // fused_level_0_rd45
    // fused_level_0_rd46
    // fused_level_0_rd47
    // fused_level_0_rd48
    // fused_level_0_rd49
    // fused_level_0_rd50
    // fused_level_0_rd51
    // fused_level_0_rd52
    // fused_level_0_rd53
    // fused_level_0_rd54
    // fused_level_0_rd55
    // fused_level_0_rd56
    // fused_level_0_rd57
    // fused_level_0_rd58
    // fused_level_0_rd59
    // fused_level_0_rd60
    // fused_level_0_rd61
    // fused_level_0_rd62
    // fused_level_0_rd63

	hw_uint<1024> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(dark, d0, d1, dynamic_address);
	set_at<0, 1024>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(dark, d0, d1, dynamic_address);
	set_at<16, 1024>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(dark, d0, d1, dynamic_address);
	set_at<32, 1024>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(dark, d0, d1, dynamic_address);
	set_at<48, 1024>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(dark, d0, d1, dynamic_address);
	set_at<64, 1024>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(dark, d0, d1, dynamic_address);
	set_at<80, 1024>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(dark, d0, d1, dynamic_address);
	set_at<96, 1024>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(dark, d0, d1, dynamic_address);
	set_at<112, 1024>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(dark, d0, d1, dynamic_address);
	set_at<128, 1024>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(dark, d0, d1, dynamic_address);
	set_at<144, 1024>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(dark, d0, d1, dynamic_address);
	set_at<160, 1024>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(dark, d0, d1, dynamic_address);
	set_at<176, 1024>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(dark, d0, d1, dynamic_address);
	set_at<192, 1024>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(dark, d0, d1, dynamic_address);
	set_at<208, 1024>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(dark, d0, d1, dynamic_address);
	set_at<224, 1024>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(dark, d0, d1, dynamic_address);
	set_at<240, 1024>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(dark, d0, d1, dynamic_address);
	set_at<256, 1024>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(dark, d0, d1, dynamic_address);
	set_at<272, 1024>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(dark, d0, d1, dynamic_address);
	set_at<288, 1024>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(dark, d0, d1, dynamic_address);
	set_at<304, 1024>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(dark, d0, d1, dynamic_address);
	set_at<320, 1024>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(dark, d0, d1, dynamic_address);
	set_at<336, 1024>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(dark, d0, d1, dynamic_address);
	set_at<352, 1024>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(dark, d0, d1, dynamic_address);
	set_at<368, 1024>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(dark, d0, d1, dynamic_address);
	set_at<384, 1024>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(dark, d0, d1, dynamic_address);
	set_at<400, 1024>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(dark, d0, d1, dynamic_address);
	set_at<416, 1024>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(dark, d0, d1, dynamic_address);
	set_at<432, 1024>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(dark, d0, d1, dynamic_address);
	set_at<448, 1024>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(dark, d0, d1, dynamic_address);
	set_at<464, 1024>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(dark, d0, d1, dynamic_address);
	set_at<480, 1024>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(dark, d0, d1, dynamic_address);
	set_at<496, 1024>(result, fused_level_0_rd31_res);
	hw_uint<16> fused_level_0_rd32_res = fused_level_0_rd32_select(dark, d0, d1, dynamic_address);
	set_at<512, 1024>(result, fused_level_0_rd32_res);
	hw_uint<16> fused_level_0_rd33_res = fused_level_0_rd33_select(dark, d0, d1, dynamic_address);
	set_at<528, 1024>(result, fused_level_0_rd33_res);
	hw_uint<16> fused_level_0_rd34_res = fused_level_0_rd34_select(dark, d0, d1, dynamic_address);
	set_at<544, 1024>(result, fused_level_0_rd34_res);
	hw_uint<16> fused_level_0_rd35_res = fused_level_0_rd35_select(dark, d0, d1, dynamic_address);
	set_at<560, 1024>(result, fused_level_0_rd35_res);
	hw_uint<16> fused_level_0_rd36_res = fused_level_0_rd36_select(dark, d0, d1, dynamic_address);
	set_at<576, 1024>(result, fused_level_0_rd36_res);
	hw_uint<16> fused_level_0_rd37_res = fused_level_0_rd37_select(dark, d0, d1, dynamic_address);
	set_at<592, 1024>(result, fused_level_0_rd37_res);
	hw_uint<16> fused_level_0_rd38_res = fused_level_0_rd38_select(dark, d0, d1, dynamic_address);
	set_at<608, 1024>(result, fused_level_0_rd38_res);
	hw_uint<16> fused_level_0_rd39_res = fused_level_0_rd39_select(dark, d0, d1, dynamic_address);
	set_at<624, 1024>(result, fused_level_0_rd39_res);
	hw_uint<16> fused_level_0_rd40_res = fused_level_0_rd40_select(dark, d0, d1, dynamic_address);
	set_at<640, 1024>(result, fused_level_0_rd40_res);
	hw_uint<16> fused_level_0_rd41_res = fused_level_0_rd41_select(dark, d0, d1, dynamic_address);
	set_at<656, 1024>(result, fused_level_0_rd41_res);
	hw_uint<16> fused_level_0_rd42_res = fused_level_0_rd42_select(dark, d0, d1, dynamic_address);
	set_at<672, 1024>(result, fused_level_0_rd42_res);
	hw_uint<16> fused_level_0_rd43_res = fused_level_0_rd43_select(dark, d0, d1, dynamic_address);
	set_at<688, 1024>(result, fused_level_0_rd43_res);
	hw_uint<16> fused_level_0_rd44_res = fused_level_0_rd44_select(dark, d0, d1, dynamic_address);
	set_at<704, 1024>(result, fused_level_0_rd44_res);
	hw_uint<16> fused_level_0_rd45_res = fused_level_0_rd45_select(dark, d0, d1, dynamic_address);
	set_at<720, 1024>(result, fused_level_0_rd45_res);
	hw_uint<16> fused_level_0_rd46_res = fused_level_0_rd46_select(dark, d0, d1, dynamic_address);
	set_at<736, 1024>(result, fused_level_0_rd46_res);
	hw_uint<16> fused_level_0_rd47_res = fused_level_0_rd47_select(dark, d0, d1, dynamic_address);
	set_at<752, 1024>(result, fused_level_0_rd47_res);
	hw_uint<16> fused_level_0_rd48_res = fused_level_0_rd48_select(dark, d0, d1, dynamic_address);
	set_at<768, 1024>(result, fused_level_0_rd48_res);
	hw_uint<16> fused_level_0_rd49_res = fused_level_0_rd49_select(dark, d0, d1, dynamic_address);
	set_at<784, 1024>(result, fused_level_0_rd49_res);
	hw_uint<16> fused_level_0_rd50_res = fused_level_0_rd50_select(dark, d0, d1, dynamic_address);
	set_at<800, 1024>(result, fused_level_0_rd50_res);
	hw_uint<16> fused_level_0_rd51_res = fused_level_0_rd51_select(dark, d0, d1, dynamic_address);
	set_at<816, 1024>(result, fused_level_0_rd51_res);
	hw_uint<16> fused_level_0_rd52_res = fused_level_0_rd52_select(dark, d0, d1, dynamic_address);
	set_at<832, 1024>(result, fused_level_0_rd52_res);
	hw_uint<16> fused_level_0_rd53_res = fused_level_0_rd53_select(dark, d0, d1, dynamic_address);
	set_at<848, 1024>(result, fused_level_0_rd53_res);
	hw_uint<16> fused_level_0_rd54_res = fused_level_0_rd54_select(dark, d0, d1, dynamic_address);
	set_at<864, 1024>(result, fused_level_0_rd54_res);
	hw_uint<16> fused_level_0_rd55_res = fused_level_0_rd55_select(dark, d0, d1, dynamic_address);
	set_at<880, 1024>(result, fused_level_0_rd55_res);
	hw_uint<16> fused_level_0_rd56_res = fused_level_0_rd56_select(dark, d0, d1, dynamic_address);
	set_at<896, 1024>(result, fused_level_0_rd56_res);
	hw_uint<16> fused_level_0_rd57_res = fused_level_0_rd57_select(dark, d0, d1, dynamic_address);
	set_at<912, 1024>(result, fused_level_0_rd57_res);
	hw_uint<16> fused_level_0_rd58_res = fused_level_0_rd58_select(dark, d0, d1, dynamic_address);
	set_at<928, 1024>(result, fused_level_0_rd58_res);
	hw_uint<16> fused_level_0_rd59_res = fused_level_0_rd59_select(dark, d0, d1, dynamic_address);
	set_at<944, 1024>(result, fused_level_0_rd59_res);
	hw_uint<16> fused_level_0_rd60_res = fused_level_0_rd60_select(dark, d0, d1, dynamic_address);
	set_at<960, 1024>(result, fused_level_0_rd60_res);
	hw_uint<16> fused_level_0_rd61_res = fused_level_0_rd61_select(dark, d0, d1, dynamic_address);
	set_at<976, 1024>(result, fused_level_0_rd61_res);
	hw_uint<16> fused_level_0_rd62_res = fused_level_0_rd62_select(dark, d0, d1, dynamic_address);
	set_at<992, 1024>(result, fused_level_0_rd62_res);
	hw_uint<16> fused_level_0_rd63_res = fused_level_0_rd63_select(dark, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, fused_level_0_rd63_res);
	return result;
}

#include "hw_classes.h"

struct dark_weights_dark_weights_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write32_merged_banks_2_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write33_merged_banks_2_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write34_merged_banks_2_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write35_merged_banks_2_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write36_merged_banks_2_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write37_merged_banks_2_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write38_merged_banks_2_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write39_merged_banks_2_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write40_merged_banks_2_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write41_merged_banks_2_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write42_merged_banks_2_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write43_merged_banks_2_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write44_merged_banks_2_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write45_merged_banks_2_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write46_merged_banks_2_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write47_merged_banks_2_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write48_merged_banks_2_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write49_merged_banks_2_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write50_merged_banks_2_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write51_merged_banks_2_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write52_merged_banks_2_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write53_merged_banks_2_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write54_merged_banks_2_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write55_merged_banks_2_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write56_merged_banks_2_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write57_merged_banks_2_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write58_merged_banks_2_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write59_merged_banks_2_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write60_merged_banks_2_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write61_merged_banks_2_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write62_merged_banks_2_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write63_merged_banks_2_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_cache {
  // # of banks: 64
  dark_weights_dark_weights_update_0_write0_merged_banks_2_cache dark_weights_dark_weights_update_0_write0_merged_banks_2;
  dark_weights_dark_weights_update_0_write1_merged_banks_2_cache dark_weights_dark_weights_update_0_write1_merged_banks_2;
  dark_weights_dark_weights_update_0_write10_merged_banks_2_cache dark_weights_dark_weights_update_0_write10_merged_banks_2;
  dark_weights_dark_weights_update_0_write11_merged_banks_2_cache dark_weights_dark_weights_update_0_write11_merged_banks_2;
  dark_weights_dark_weights_update_0_write12_merged_banks_2_cache dark_weights_dark_weights_update_0_write12_merged_banks_2;
  dark_weights_dark_weights_update_0_write13_merged_banks_2_cache dark_weights_dark_weights_update_0_write13_merged_banks_2;
  dark_weights_dark_weights_update_0_write14_merged_banks_2_cache dark_weights_dark_weights_update_0_write14_merged_banks_2;
  dark_weights_dark_weights_update_0_write15_merged_banks_2_cache dark_weights_dark_weights_update_0_write15_merged_banks_2;
  dark_weights_dark_weights_update_0_write16_merged_banks_2_cache dark_weights_dark_weights_update_0_write16_merged_banks_2;
  dark_weights_dark_weights_update_0_write17_merged_banks_2_cache dark_weights_dark_weights_update_0_write17_merged_banks_2;
  dark_weights_dark_weights_update_0_write18_merged_banks_2_cache dark_weights_dark_weights_update_0_write18_merged_banks_2;
  dark_weights_dark_weights_update_0_write19_merged_banks_2_cache dark_weights_dark_weights_update_0_write19_merged_banks_2;
  dark_weights_dark_weights_update_0_write2_merged_banks_2_cache dark_weights_dark_weights_update_0_write2_merged_banks_2;
  dark_weights_dark_weights_update_0_write20_merged_banks_2_cache dark_weights_dark_weights_update_0_write20_merged_banks_2;
  dark_weights_dark_weights_update_0_write21_merged_banks_2_cache dark_weights_dark_weights_update_0_write21_merged_banks_2;
  dark_weights_dark_weights_update_0_write22_merged_banks_2_cache dark_weights_dark_weights_update_0_write22_merged_banks_2;
  dark_weights_dark_weights_update_0_write23_merged_banks_2_cache dark_weights_dark_weights_update_0_write23_merged_banks_2;
  dark_weights_dark_weights_update_0_write24_merged_banks_2_cache dark_weights_dark_weights_update_0_write24_merged_banks_2;
  dark_weights_dark_weights_update_0_write25_merged_banks_2_cache dark_weights_dark_weights_update_0_write25_merged_banks_2;
  dark_weights_dark_weights_update_0_write26_merged_banks_2_cache dark_weights_dark_weights_update_0_write26_merged_banks_2;
  dark_weights_dark_weights_update_0_write27_merged_banks_2_cache dark_weights_dark_weights_update_0_write27_merged_banks_2;
  dark_weights_dark_weights_update_0_write28_merged_banks_2_cache dark_weights_dark_weights_update_0_write28_merged_banks_2;
  dark_weights_dark_weights_update_0_write29_merged_banks_2_cache dark_weights_dark_weights_update_0_write29_merged_banks_2;
  dark_weights_dark_weights_update_0_write3_merged_banks_2_cache dark_weights_dark_weights_update_0_write3_merged_banks_2;
  dark_weights_dark_weights_update_0_write30_merged_banks_2_cache dark_weights_dark_weights_update_0_write30_merged_banks_2;
  dark_weights_dark_weights_update_0_write31_merged_banks_2_cache dark_weights_dark_weights_update_0_write31_merged_banks_2;
  dark_weights_dark_weights_update_0_write32_merged_banks_2_cache dark_weights_dark_weights_update_0_write32_merged_banks_2;
  dark_weights_dark_weights_update_0_write33_merged_banks_2_cache dark_weights_dark_weights_update_0_write33_merged_banks_2;
  dark_weights_dark_weights_update_0_write34_merged_banks_2_cache dark_weights_dark_weights_update_0_write34_merged_banks_2;
  dark_weights_dark_weights_update_0_write35_merged_banks_2_cache dark_weights_dark_weights_update_0_write35_merged_banks_2;
  dark_weights_dark_weights_update_0_write36_merged_banks_2_cache dark_weights_dark_weights_update_0_write36_merged_banks_2;
  dark_weights_dark_weights_update_0_write37_merged_banks_2_cache dark_weights_dark_weights_update_0_write37_merged_banks_2;
  dark_weights_dark_weights_update_0_write38_merged_banks_2_cache dark_weights_dark_weights_update_0_write38_merged_banks_2;
  dark_weights_dark_weights_update_0_write39_merged_banks_2_cache dark_weights_dark_weights_update_0_write39_merged_banks_2;
  dark_weights_dark_weights_update_0_write4_merged_banks_2_cache dark_weights_dark_weights_update_0_write4_merged_banks_2;
  dark_weights_dark_weights_update_0_write40_merged_banks_2_cache dark_weights_dark_weights_update_0_write40_merged_banks_2;
  dark_weights_dark_weights_update_0_write41_merged_banks_2_cache dark_weights_dark_weights_update_0_write41_merged_banks_2;
  dark_weights_dark_weights_update_0_write42_merged_banks_2_cache dark_weights_dark_weights_update_0_write42_merged_banks_2;
  dark_weights_dark_weights_update_0_write43_merged_banks_2_cache dark_weights_dark_weights_update_0_write43_merged_banks_2;
  dark_weights_dark_weights_update_0_write44_merged_banks_2_cache dark_weights_dark_weights_update_0_write44_merged_banks_2;
  dark_weights_dark_weights_update_0_write45_merged_banks_2_cache dark_weights_dark_weights_update_0_write45_merged_banks_2;
  dark_weights_dark_weights_update_0_write46_merged_banks_2_cache dark_weights_dark_weights_update_0_write46_merged_banks_2;
  dark_weights_dark_weights_update_0_write47_merged_banks_2_cache dark_weights_dark_weights_update_0_write47_merged_banks_2;
  dark_weights_dark_weights_update_0_write48_merged_banks_2_cache dark_weights_dark_weights_update_0_write48_merged_banks_2;
  dark_weights_dark_weights_update_0_write49_merged_banks_2_cache dark_weights_dark_weights_update_0_write49_merged_banks_2;
  dark_weights_dark_weights_update_0_write5_merged_banks_2_cache dark_weights_dark_weights_update_0_write5_merged_banks_2;
  dark_weights_dark_weights_update_0_write50_merged_banks_2_cache dark_weights_dark_weights_update_0_write50_merged_banks_2;
  dark_weights_dark_weights_update_0_write51_merged_banks_2_cache dark_weights_dark_weights_update_0_write51_merged_banks_2;
  dark_weights_dark_weights_update_0_write52_merged_banks_2_cache dark_weights_dark_weights_update_0_write52_merged_banks_2;
  dark_weights_dark_weights_update_0_write53_merged_banks_2_cache dark_weights_dark_weights_update_0_write53_merged_banks_2;
  dark_weights_dark_weights_update_0_write54_merged_banks_2_cache dark_weights_dark_weights_update_0_write54_merged_banks_2;
  dark_weights_dark_weights_update_0_write55_merged_banks_2_cache dark_weights_dark_weights_update_0_write55_merged_banks_2;
  dark_weights_dark_weights_update_0_write56_merged_banks_2_cache dark_weights_dark_weights_update_0_write56_merged_banks_2;
  dark_weights_dark_weights_update_0_write57_merged_banks_2_cache dark_weights_dark_weights_update_0_write57_merged_banks_2;
  dark_weights_dark_weights_update_0_write58_merged_banks_2_cache dark_weights_dark_weights_update_0_write58_merged_banks_2;
  dark_weights_dark_weights_update_0_write59_merged_banks_2_cache dark_weights_dark_weights_update_0_write59_merged_banks_2;
  dark_weights_dark_weights_update_0_write6_merged_banks_2_cache dark_weights_dark_weights_update_0_write6_merged_banks_2;
  dark_weights_dark_weights_update_0_write60_merged_banks_2_cache dark_weights_dark_weights_update_0_write60_merged_banks_2;
  dark_weights_dark_weights_update_0_write61_merged_banks_2_cache dark_weights_dark_weights_update_0_write61_merged_banks_2;
  dark_weights_dark_weights_update_0_write62_merged_banks_2_cache dark_weights_dark_weights_update_0_write62_merged_banks_2;
  dark_weights_dark_weights_update_0_write63_merged_banks_2_cache dark_weights_dark_weights_update_0_write63_merged_banks_2;
  dark_weights_dark_weights_update_0_write7_merged_banks_2_cache dark_weights_dark_weights_update_0_write7_merged_banks_2;
  dark_weights_dark_weights_update_0_write8_merged_banks_2_cache dark_weights_dark_weights_update_0_write8_merged_banks_2;
  dark_weights_dark_weights_update_0_write9_merged_banks_2_cache dark_weights_dark_weights_update_0_write9_merged_banks_2;
};



inline void dark_weights_dark_weights_update_0_write0_write(hw_uint<16>& dark_weights_dark_weights_update_0_write0, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write0_merged_banks_2.push(dark_weights_dark_weights_update_0_write0);
}

inline void dark_weights_dark_weights_update_0_write1_write(hw_uint<16>& dark_weights_dark_weights_update_0_write1, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write1_merged_banks_2.push(dark_weights_dark_weights_update_0_write1);
}

inline void dark_weights_dark_weights_update_0_write10_write(hw_uint<16>& dark_weights_dark_weights_update_0_write10, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write10_merged_banks_2.push(dark_weights_dark_weights_update_0_write10);
}

inline void dark_weights_dark_weights_update_0_write11_write(hw_uint<16>& dark_weights_dark_weights_update_0_write11, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write11_merged_banks_2.push(dark_weights_dark_weights_update_0_write11);
}

inline void dark_weights_dark_weights_update_0_write12_write(hw_uint<16>& dark_weights_dark_weights_update_0_write12, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write12_merged_banks_2.push(dark_weights_dark_weights_update_0_write12);
}

inline void dark_weights_dark_weights_update_0_write13_write(hw_uint<16>& dark_weights_dark_weights_update_0_write13, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write13_merged_banks_2.push(dark_weights_dark_weights_update_0_write13);
}

inline void dark_weights_dark_weights_update_0_write14_write(hw_uint<16>& dark_weights_dark_weights_update_0_write14, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write14_merged_banks_2.push(dark_weights_dark_weights_update_0_write14);
}

inline void dark_weights_dark_weights_update_0_write15_write(hw_uint<16>& dark_weights_dark_weights_update_0_write15, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write15_merged_banks_2.push(dark_weights_dark_weights_update_0_write15);
}

inline void dark_weights_dark_weights_update_0_write16_write(hw_uint<16>& dark_weights_dark_weights_update_0_write16, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write16_merged_banks_2.push(dark_weights_dark_weights_update_0_write16);
}

inline void dark_weights_dark_weights_update_0_write17_write(hw_uint<16>& dark_weights_dark_weights_update_0_write17, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write17_merged_banks_2.push(dark_weights_dark_weights_update_0_write17);
}

inline void dark_weights_dark_weights_update_0_write18_write(hw_uint<16>& dark_weights_dark_weights_update_0_write18, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write18_merged_banks_2.push(dark_weights_dark_weights_update_0_write18);
}

inline void dark_weights_dark_weights_update_0_write19_write(hw_uint<16>& dark_weights_dark_weights_update_0_write19, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write19_merged_banks_2.push(dark_weights_dark_weights_update_0_write19);
}

inline void dark_weights_dark_weights_update_0_write2_write(hw_uint<16>& dark_weights_dark_weights_update_0_write2, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write2_merged_banks_2.push(dark_weights_dark_weights_update_0_write2);
}

inline void dark_weights_dark_weights_update_0_write20_write(hw_uint<16>& dark_weights_dark_weights_update_0_write20, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write20_merged_banks_2.push(dark_weights_dark_weights_update_0_write20);
}

inline void dark_weights_dark_weights_update_0_write21_write(hw_uint<16>& dark_weights_dark_weights_update_0_write21, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write21_merged_banks_2.push(dark_weights_dark_weights_update_0_write21);
}

inline void dark_weights_dark_weights_update_0_write22_write(hw_uint<16>& dark_weights_dark_weights_update_0_write22, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write22_merged_banks_2.push(dark_weights_dark_weights_update_0_write22);
}

inline void dark_weights_dark_weights_update_0_write23_write(hw_uint<16>& dark_weights_dark_weights_update_0_write23, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write23_merged_banks_2.push(dark_weights_dark_weights_update_0_write23);
}

inline void dark_weights_dark_weights_update_0_write24_write(hw_uint<16>& dark_weights_dark_weights_update_0_write24, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write24_merged_banks_2.push(dark_weights_dark_weights_update_0_write24);
}

inline void dark_weights_dark_weights_update_0_write25_write(hw_uint<16>& dark_weights_dark_weights_update_0_write25, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write25_merged_banks_2.push(dark_weights_dark_weights_update_0_write25);
}

inline void dark_weights_dark_weights_update_0_write26_write(hw_uint<16>& dark_weights_dark_weights_update_0_write26, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write26_merged_banks_2.push(dark_weights_dark_weights_update_0_write26);
}

inline void dark_weights_dark_weights_update_0_write27_write(hw_uint<16>& dark_weights_dark_weights_update_0_write27, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write27_merged_banks_2.push(dark_weights_dark_weights_update_0_write27);
}

inline void dark_weights_dark_weights_update_0_write28_write(hw_uint<16>& dark_weights_dark_weights_update_0_write28, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write28_merged_banks_2.push(dark_weights_dark_weights_update_0_write28);
}

inline void dark_weights_dark_weights_update_0_write29_write(hw_uint<16>& dark_weights_dark_weights_update_0_write29, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write29_merged_banks_2.push(dark_weights_dark_weights_update_0_write29);
}

inline void dark_weights_dark_weights_update_0_write3_write(hw_uint<16>& dark_weights_dark_weights_update_0_write3, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write3_merged_banks_2.push(dark_weights_dark_weights_update_0_write3);
}

inline void dark_weights_dark_weights_update_0_write30_write(hw_uint<16>& dark_weights_dark_weights_update_0_write30, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write30_merged_banks_2.push(dark_weights_dark_weights_update_0_write30);
}

inline void dark_weights_dark_weights_update_0_write31_write(hw_uint<16>& dark_weights_dark_weights_update_0_write31, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write31_merged_banks_2.push(dark_weights_dark_weights_update_0_write31);
}

inline void dark_weights_dark_weights_update_0_write32_write(hw_uint<16>& dark_weights_dark_weights_update_0_write32, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write32_merged_banks_2.push(dark_weights_dark_weights_update_0_write32);
}

inline void dark_weights_dark_weights_update_0_write33_write(hw_uint<16>& dark_weights_dark_weights_update_0_write33, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write33_merged_banks_2.push(dark_weights_dark_weights_update_0_write33);
}

inline void dark_weights_dark_weights_update_0_write34_write(hw_uint<16>& dark_weights_dark_weights_update_0_write34, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write34_merged_banks_2.push(dark_weights_dark_weights_update_0_write34);
}

inline void dark_weights_dark_weights_update_0_write35_write(hw_uint<16>& dark_weights_dark_weights_update_0_write35, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write35_merged_banks_2.push(dark_weights_dark_weights_update_0_write35);
}

inline void dark_weights_dark_weights_update_0_write36_write(hw_uint<16>& dark_weights_dark_weights_update_0_write36, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write36_merged_banks_2.push(dark_weights_dark_weights_update_0_write36);
}

inline void dark_weights_dark_weights_update_0_write37_write(hw_uint<16>& dark_weights_dark_weights_update_0_write37, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write37_merged_banks_2.push(dark_weights_dark_weights_update_0_write37);
}

inline void dark_weights_dark_weights_update_0_write38_write(hw_uint<16>& dark_weights_dark_weights_update_0_write38, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write38_merged_banks_2.push(dark_weights_dark_weights_update_0_write38);
}

inline void dark_weights_dark_weights_update_0_write39_write(hw_uint<16>& dark_weights_dark_weights_update_0_write39, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write39_merged_banks_2.push(dark_weights_dark_weights_update_0_write39);
}

inline void dark_weights_dark_weights_update_0_write4_write(hw_uint<16>& dark_weights_dark_weights_update_0_write4, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write4_merged_banks_2.push(dark_weights_dark_weights_update_0_write4);
}

inline void dark_weights_dark_weights_update_0_write40_write(hw_uint<16>& dark_weights_dark_weights_update_0_write40, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write40_merged_banks_2.push(dark_weights_dark_weights_update_0_write40);
}

inline void dark_weights_dark_weights_update_0_write41_write(hw_uint<16>& dark_weights_dark_weights_update_0_write41, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write41_merged_banks_2.push(dark_weights_dark_weights_update_0_write41);
}

inline void dark_weights_dark_weights_update_0_write42_write(hw_uint<16>& dark_weights_dark_weights_update_0_write42, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write42_merged_banks_2.push(dark_weights_dark_weights_update_0_write42);
}

inline void dark_weights_dark_weights_update_0_write43_write(hw_uint<16>& dark_weights_dark_weights_update_0_write43, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write43_merged_banks_2.push(dark_weights_dark_weights_update_0_write43);
}

inline void dark_weights_dark_weights_update_0_write44_write(hw_uint<16>& dark_weights_dark_weights_update_0_write44, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write44_merged_banks_2.push(dark_weights_dark_weights_update_0_write44);
}

inline void dark_weights_dark_weights_update_0_write45_write(hw_uint<16>& dark_weights_dark_weights_update_0_write45, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write45_merged_banks_2.push(dark_weights_dark_weights_update_0_write45);
}

inline void dark_weights_dark_weights_update_0_write46_write(hw_uint<16>& dark_weights_dark_weights_update_0_write46, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write46_merged_banks_2.push(dark_weights_dark_weights_update_0_write46);
}

inline void dark_weights_dark_weights_update_0_write47_write(hw_uint<16>& dark_weights_dark_weights_update_0_write47, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write47_merged_banks_2.push(dark_weights_dark_weights_update_0_write47);
}

inline void dark_weights_dark_weights_update_0_write48_write(hw_uint<16>& dark_weights_dark_weights_update_0_write48, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write48_merged_banks_2.push(dark_weights_dark_weights_update_0_write48);
}

inline void dark_weights_dark_weights_update_0_write49_write(hw_uint<16>& dark_weights_dark_weights_update_0_write49, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write49_merged_banks_2.push(dark_weights_dark_weights_update_0_write49);
}

inline void dark_weights_dark_weights_update_0_write5_write(hw_uint<16>& dark_weights_dark_weights_update_0_write5, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write5_merged_banks_2.push(dark_weights_dark_weights_update_0_write5);
}

inline void dark_weights_dark_weights_update_0_write50_write(hw_uint<16>& dark_weights_dark_weights_update_0_write50, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write50_merged_banks_2.push(dark_weights_dark_weights_update_0_write50);
}

inline void dark_weights_dark_weights_update_0_write51_write(hw_uint<16>& dark_weights_dark_weights_update_0_write51, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write51_merged_banks_2.push(dark_weights_dark_weights_update_0_write51);
}

inline void dark_weights_dark_weights_update_0_write52_write(hw_uint<16>& dark_weights_dark_weights_update_0_write52, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write52_merged_banks_2.push(dark_weights_dark_weights_update_0_write52);
}

inline void dark_weights_dark_weights_update_0_write53_write(hw_uint<16>& dark_weights_dark_weights_update_0_write53, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write53_merged_banks_2.push(dark_weights_dark_weights_update_0_write53);
}

inline void dark_weights_dark_weights_update_0_write54_write(hw_uint<16>& dark_weights_dark_weights_update_0_write54, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write54_merged_banks_2.push(dark_weights_dark_weights_update_0_write54);
}

inline void dark_weights_dark_weights_update_0_write55_write(hw_uint<16>& dark_weights_dark_weights_update_0_write55, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write55_merged_banks_2.push(dark_weights_dark_weights_update_0_write55);
}

inline void dark_weights_dark_weights_update_0_write56_write(hw_uint<16>& dark_weights_dark_weights_update_0_write56, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write56_merged_banks_2.push(dark_weights_dark_weights_update_0_write56);
}

inline void dark_weights_dark_weights_update_0_write57_write(hw_uint<16>& dark_weights_dark_weights_update_0_write57, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write57_merged_banks_2.push(dark_weights_dark_weights_update_0_write57);
}

inline void dark_weights_dark_weights_update_0_write58_write(hw_uint<16>& dark_weights_dark_weights_update_0_write58, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write58_merged_banks_2.push(dark_weights_dark_weights_update_0_write58);
}

inline void dark_weights_dark_weights_update_0_write59_write(hw_uint<16>& dark_weights_dark_weights_update_0_write59, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write59_merged_banks_2.push(dark_weights_dark_weights_update_0_write59);
}

inline void dark_weights_dark_weights_update_0_write6_write(hw_uint<16>& dark_weights_dark_weights_update_0_write6, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write6_merged_banks_2.push(dark_weights_dark_weights_update_0_write6);
}

inline void dark_weights_dark_weights_update_0_write60_write(hw_uint<16>& dark_weights_dark_weights_update_0_write60, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write60_merged_banks_2.push(dark_weights_dark_weights_update_0_write60);
}

inline void dark_weights_dark_weights_update_0_write61_write(hw_uint<16>& dark_weights_dark_weights_update_0_write61, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write61_merged_banks_2.push(dark_weights_dark_weights_update_0_write61);
}

inline void dark_weights_dark_weights_update_0_write62_write(hw_uint<16>& dark_weights_dark_weights_update_0_write62, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write62_merged_banks_2.push(dark_weights_dark_weights_update_0_write62);
}

inline void dark_weights_dark_weights_update_0_write63_write(hw_uint<16>& dark_weights_dark_weights_update_0_write63, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write63_merged_banks_2.push(dark_weights_dark_weights_update_0_write63);
}

inline void dark_weights_dark_weights_update_0_write7_write(hw_uint<16>& dark_weights_dark_weights_update_0_write7, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write7_merged_banks_2.push(dark_weights_dark_weights_update_0_write7);
}

inline void dark_weights_dark_weights_update_0_write8_write(hw_uint<16>& dark_weights_dark_weights_update_0_write8, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write8_merged_banks_2.push(dark_weights_dark_weights_update_0_write8);
}

inline void dark_weights_dark_weights_update_0_write9_write(hw_uint<16>& dark_weights_dark_weights_update_0_write9, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write9_merged_banks_2.push(dark_weights_dark_weights_update_0_write9);
}

inline hw_uint<16> dark_weights_normed_rd0_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd0 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write0 = dark_weights.dark_weights_dark_weights_update_0_write0_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd1_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd1 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write1 = dark_weights.dark_weights_dark_weights_update_0_write1_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd10_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd10 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write10 = dark_weights.dark_weights_dark_weights_update_0_write10_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd11_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd11 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write11 = dark_weights.dark_weights_dark_weights_update_0_write11_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd12_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd12 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write12 = dark_weights.dark_weights_dark_weights_update_0_write12_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd13_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd13 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write13 = dark_weights.dark_weights_dark_weights_update_0_write13_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd14_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd14 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write14 = dark_weights.dark_weights_dark_weights_update_0_write14_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd15_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd15 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write15 = dark_weights.dark_weights_dark_weights_update_0_write15_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd16_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd16 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write16 = dark_weights.dark_weights_dark_weights_update_0_write16_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd17_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd17 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write17 = dark_weights.dark_weights_dark_weights_update_0_write17_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd18_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd18 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write18 = dark_weights.dark_weights_dark_weights_update_0_write18_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd19_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd19 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write19 = dark_weights.dark_weights_dark_weights_update_0_write19_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd2_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd2 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write2 = dark_weights.dark_weights_dark_weights_update_0_write2_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd20_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd20 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write20 = dark_weights.dark_weights_dark_weights_update_0_write20_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd21_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd21 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write21 = dark_weights.dark_weights_dark_weights_update_0_write21_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd22_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd22 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write22 = dark_weights.dark_weights_dark_weights_update_0_write22_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd23_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd23 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write23 = dark_weights.dark_weights_dark_weights_update_0_write23_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd24_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd24 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write24 = dark_weights.dark_weights_dark_weights_update_0_write24_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd25_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd25 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write25 = dark_weights.dark_weights_dark_weights_update_0_write25_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd26_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd26 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write26 = dark_weights.dark_weights_dark_weights_update_0_write26_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd27_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd27 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write27 = dark_weights.dark_weights_dark_weights_update_0_write27_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd28_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd28 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write28 = dark_weights.dark_weights_dark_weights_update_0_write28_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd29_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd29 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write29 = dark_weights.dark_weights_dark_weights_update_0_write29_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd3_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd3 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write3 = dark_weights.dark_weights_dark_weights_update_0_write3_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd30_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd30 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write30 = dark_weights.dark_weights_dark_weights_update_0_write30_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd31_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd31 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write31 = dark_weights.dark_weights_dark_weights_update_0_write31_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd32_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd32 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write32 = dark_weights.dark_weights_dark_weights_update_0_write32_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write32;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd33_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd33 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write33 = dark_weights.dark_weights_dark_weights_update_0_write33_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write33;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd34_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd34 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write34 = dark_weights.dark_weights_dark_weights_update_0_write34_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write34;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd35_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd35 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write35 = dark_weights.dark_weights_dark_weights_update_0_write35_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write35;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd36_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd36 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write36 = dark_weights.dark_weights_dark_weights_update_0_write36_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write36;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd37_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd37 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write37 = dark_weights.dark_weights_dark_weights_update_0_write37_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write37;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd38_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd38 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write38 = dark_weights.dark_weights_dark_weights_update_0_write38_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write38;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd39_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd39 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write39 = dark_weights.dark_weights_dark_weights_update_0_write39_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write39;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd4_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd4 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write4 = dark_weights.dark_weights_dark_weights_update_0_write4_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd40_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd40 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write40 = dark_weights.dark_weights_dark_weights_update_0_write40_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write40;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd41_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd41 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write41 = dark_weights.dark_weights_dark_weights_update_0_write41_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write41;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd42_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd42 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write42 = dark_weights.dark_weights_dark_weights_update_0_write42_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write42;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd43_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd43 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write43 = dark_weights.dark_weights_dark_weights_update_0_write43_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write43;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd44_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd44 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write44 = dark_weights.dark_weights_dark_weights_update_0_write44_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write44;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd45_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd45 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write45 = dark_weights.dark_weights_dark_weights_update_0_write45_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write45;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd46_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd46 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write46 = dark_weights.dark_weights_dark_weights_update_0_write46_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write46;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd47_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd47 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write47 = dark_weights.dark_weights_dark_weights_update_0_write47_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write47;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd48_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd48 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write48 = dark_weights.dark_weights_dark_weights_update_0_write48_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write48;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd49_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd49 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write49 = dark_weights.dark_weights_dark_weights_update_0_write49_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write49;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd5_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd5 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write5 = dark_weights.dark_weights_dark_weights_update_0_write5_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd50_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd50 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write50 = dark_weights.dark_weights_dark_weights_update_0_write50_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write50;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd51_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd51 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write51 = dark_weights.dark_weights_dark_weights_update_0_write51_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write51;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd52_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd52 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write52 = dark_weights.dark_weights_dark_weights_update_0_write52_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write52;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd53_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd53 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write53 = dark_weights.dark_weights_dark_weights_update_0_write53_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write53;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd54_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd54 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write54 = dark_weights.dark_weights_dark_weights_update_0_write54_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write54;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd55_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd55 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write55 = dark_weights.dark_weights_dark_weights_update_0_write55_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write55;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd56_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd56 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write56 = dark_weights.dark_weights_dark_weights_update_0_write56_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write56;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd57_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd57 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write57 = dark_weights.dark_weights_dark_weights_update_0_write57_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write57;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd58_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd58 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write58 = dark_weights.dark_weights_dark_weights_update_0_write58_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write58;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd59_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd59 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write59 = dark_weights.dark_weights_dark_weights_update_0_write59_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write59;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd6_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd6 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write6 = dark_weights.dark_weights_dark_weights_update_0_write6_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd60_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd60 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write60 = dark_weights.dark_weights_dark_weights_update_0_write60_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write60;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd61_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd61 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write61 = dark_weights.dark_weights_dark_weights_update_0_write61_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write61;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd62_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd62 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write62 = dark_weights.dark_weights_dark_weights_update_0_write62_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write62;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd63_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd63 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write63 = dark_weights.dark_weights_dark_weights_update_0_write63_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write63;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd7_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd7 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write7 = dark_weights.dark_weights_dark_weights_update_0_write7_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd8_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd8 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write8 = dark_weights.dark_weights_dark_weights_update_0_write8_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd9_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd9 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write9 = dark_weights.dark_weights_dark_weights_update_0_write9_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write9;
  return 0;
}

inline hw_uint<16> weight_sums_rd0_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd0 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write0 = dark_weights.dark_weights_dark_weights_update_0_write0_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> weight_sums_rd1_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd1 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write1 = dark_weights.dark_weights_dark_weights_update_0_write1_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> weight_sums_rd10_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd10 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write10 = dark_weights.dark_weights_dark_weights_update_0_write10_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> weight_sums_rd11_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd11 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write11 = dark_weights.dark_weights_dark_weights_update_0_write11_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> weight_sums_rd12_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd12 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write12 = dark_weights.dark_weights_dark_weights_update_0_write12_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> weight_sums_rd13_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd13 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write13 = dark_weights.dark_weights_dark_weights_update_0_write13_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> weight_sums_rd14_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd14 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write14 = dark_weights.dark_weights_dark_weights_update_0_write14_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> weight_sums_rd15_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd15 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write15 = dark_weights.dark_weights_dark_weights_update_0_write15_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> weight_sums_rd16_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd16 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write16 = dark_weights.dark_weights_dark_weights_update_0_write16_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> weight_sums_rd17_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd17 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write17 = dark_weights.dark_weights_dark_weights_update_0_write17_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> weight_sums_rd18_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd18 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write18 = dark_weights.dark_weights_dark_weights_update_0_write18_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> weight_sums_rd19_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd19 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write19 = dark_weights.dark_weights_dark_weights_update_0_write19_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> weight_sums_rd2_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd2 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write2 = dark_weights.dark_weights_dark_weights_update_0_write2_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> weight_sums_rd20_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd20 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write20 = dark_weights.dark_weights_dark_weights_update_0_write20_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> weight_sums_rd21_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd21 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write21 = dark_weights.dark_weights_dark_weights_update_0_write21_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> weight_sums_rd22_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd22 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write22 = dark_weights.dark_weights_dark_weights_update_0_write22_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> weight_sums_rd23_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd23 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write23 = dark_weights.dark_weights_dark_weights_update_0_write23_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> weight_sums_rd24_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd24 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write24 = dark_weights.dark_weights_dark_weights_update_0_write24_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> weight_sums_rd25_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd25 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write25 = dark_weights.dark_weights_dark_weights_update_0_write25_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> weight_sums_rd26_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd26 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write26 = dark_weights.dark_weights_dark_weights_update_0_write26_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> weight_sums_rd27_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd27 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write27 = dark_weights.dark_weights_dark_weights_update_0_write27_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> weight_sums_rd28_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd28 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write28 = dark_weights.dark_weights_dark_weights_update_0_write28_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> weight_sums_rd29_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd29 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write29 = dark_weights.dark_weights_dark_weights_update_0_write29_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> weight_sums_rd3_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd3 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write3 = dark_weights.dark_weights_dark_weights_update_0_write3_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> weight_sums_rd30_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd30 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write30 = dark_weights.dark_weights_dark_weights_update_0_write30_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> weight_sums_rd31_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd31 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write31 = dark_weights.dark_weights_dark_weights_update_0_write31_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> weight_sums_rd32_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd32 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write32 = dark_weights.dark_weights_dark_weights_update_0_write32_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write32;
  return 0;
}

inline hw_uint<16> weight_sums_rd33_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd33 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write33 = dark_weights.dark_weights_dark_weights_update_0_write33_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write33;
  return 0;
}

inline hw_uint<16> weight_sums_rd34_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd34 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write34 = dark_weights.dark_weights_dark_weights_update_0_write34_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write34;
  return 0;
}

inline hw_uint<16> weight_sums_rd35_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd35 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write35 = dark_weights.dark_weights_dark_weights_update_0_write35_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write35;
  return 0;
}

inline hw_uint<16> weight_sums_rd36_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd36 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write36 = dark_weights.dark_weights_dark_weights_update_0_write36_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write36;
  return 0;
}

inline hw_uint<16> weight_sums_rd37_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd37 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write37 = dark_weights.dark_weights_dark_weights_update_0_write37_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write37;
  return 0;
}

inline hw_uint<16> weight_sums_rd38_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd38 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write38 = dark_weights.dark_weights_dark_weights_update_0_write38_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write38;
  return 0;
}

inline hw_uint<16> weight_sums_rd39_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd39 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write39 = dark_weights.dark_weights_dark_weights_update_0_write39_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write39;
  return 0;
}

inline hw_uint<16> weight_sums_rd4_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd4 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write4 = dark_weights.dark_weights_dark_weights_update_0_write4_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> weight_sums_rd40_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd40 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write40 = dark_weights.dark_weights_dark_weights_update_0_write40_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write40;
  return 0;
}

inline hw_uint<16> weight_sums_rd41_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd41 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write41 = dark_weights.dark_weights_dark_weights_update_0_write41_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write41;
  return 0;
}

inline hw_uint<16> weight_sums_rd42_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd42 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write42 = dark_weights.dark_weights_dark_weights_update_0_write42_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write42;
  return 0;
}

inline hw_uint<16> weight_sums_rd43_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd43 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write43 = dark_weights.dark_weights_dark_weights_update_0_write43_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write43;
  return 0;
}

inline hw_uint<16> weight_sums_rd44_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd44 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write44 = dark_weights.dark_weights_dark_weights_update_0_write44_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write44;
  return 0;
}

inline hw_uint<16> weight_sums_rd45_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd45 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write45 = dark_weights.dark_weights_dark_weights_update_0_write45_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write45;
  return 0;
}

inline hw_uint<16> weight_sums_rd46_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd46 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write46 = dark_weights.dark_weights_dark_weights_update_0_write46_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write46;
  return 0;
}

inline hw_uint<16> weight_sums_rd47_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd47 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write47 = dark_weights.dark_weights_dark_weights_update_0_write47_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write47;
  return 0;
}

inline hw_uint<16> weight_sums_rd48_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd48 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write48 = dark_weights.dark_weights_dark_weights_update_0_write48_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write48;
  return 0;
}

inline hw_uint<16> weight_sums_rd49_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd49 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write49 = dark_weights.dark_weights_dark_weights_update_0_write49_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write49;
  return 0;
}

inline hw_uint<16> weight_sums_rd5_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd5 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write5 = dark_weights.dark_weights_dark_weights_update_0_write5_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> weight_sums_rd50_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd50 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write50 = dark_weights.dark_weights_dark_weights_update_0_write50_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write50;
  return 0;
}

inline hw_uint<16> weight_sums_rd51_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd51 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write51 = dark_weights.dark_weights_dark_weights_update_0_write51_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write51;
  return 0;
}

inline hw_uint<16> weight_sums_rd52_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd52 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write52 = dark_weights.dark_weights_dark_weights_update_0_write52_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write52;
  return 0;
}

inline hw_uint<16> weight_sums_rd53_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd53 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write53 = dark_weights.dark_weights_dark_weights_update_0_write53_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write53;
  return 0;
}

inline hw_uint<16> weight_sums_rd54_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd54 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write54 = dark_weights.dark_weights_dark_weights_update_0_write54_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write54;
  return 0;
}

inline hw_uint<16> weight_sums_rd55_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd55 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write55 = dark_weights.dark_weights_dark_weights_update_0_write55_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write55;
  return 0;
}

inline hw_uint<16> weight_sums_rd56_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd56 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write56 = dark_weights.dark_weights_dark_weights_update_0_write56_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write56;
  return 0;
}

inline hw_uint<16> weight_sums_rd57_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd57 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write57 = dark_weights.dark_weights_dark_weights_update_0_write57_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write57;
  return 0;
}

inline hw_uint<16> weight_sums_rd58_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd58 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write58 = dark_weights.dark_weights_dark_weights_update_0_write58_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write58;
  return 0;
}

inline hw_uint<16> weight_sums_rd59_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd59 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write59 = dark_weights.dark_weights_dark_weights_update_0_write59_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write59;
  return 0;
}

inline hw_uint<16> weight_sums_rd6_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd6 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write6 = dark_weights.dark_weights_dark_weights_update_0_write6_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> weight_sums_rd60_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd60 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write60 = dark_weights.dark_weights_dark_weights_update_0_write60_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write60;
  return 0;
}

inline hw_uint<16> weight_sums_rd61_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd61 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write61 = dark_weights.dark_weights_dark_weights_update_0_write61_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write61;
  return 0;
}

inline hw_uint<16> weight_sums_rd62_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd62 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write62 = dark_weights.dark_weights_dark_weights_update_0_write62_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write62;
  return 0;
}

inline hw_uint<16> weight_sums_rd63_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd63 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write63 = dark_weights.dark_weights_dark_weights_update_0_write63_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write63;
  return 0;
}

inline hw_uint<16> weight_sums_rd7_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd7 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write7 = dark_weights.dark_weights_dark_weights_update_0_write7_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> weight_sums_rd8_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd8 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write8 = dark_weights.dark_weights_dark_weights_update_0_write8_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> weight_sums_rd9_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd9 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write9 = dark_weights.dark_weights_dark_weights_update_0_write9_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write9;
  return 0;
}

// # of bundles = 3
// dark_weights_normed_update_0_read
//	dark_weights_normed_rd0
//	dark_weights_normed_rd1
//	dark_weights_normed_rd2
//	dark_weights_normed_rd3
//	dark_weights_normed_rd4
//	dark_weights_normed_rd5
//	dark_weights_normed_rd6
//	dark_weights_normed_rd7
//	dark_weights_normed_rd8
//	dark_weights_normed_rd9
//	dark_weights_normed_rd10
//	dark_weights_normed_rd11
//	dark_weights_normed_rd12
//	dark_weights_normed_rd13
//	dark_weights_normed_rd14
//	dark_weights_normed_rd15
//	dark_weights_normed_rd16
//	dark_weights_normed_rd17
//	dark_weights_normed_rd18
//	dark_weights_normed_rd19
//	dark_weights_normed_rd20
//	dark_weights_normed_rd21
//	dark_weights_normed_rd22
//	dark_weights_normed_rd23
//	dark_weights_normed_rd24
//	dark_weights_normed_rd25
//	dark_weights_normed_rd26
//	dark_weights_normed_rd27
//	dark_weights_normed_rd28
//	dark_weights_normed_rd29
//	dark_weights_normed_rd30
//	dark_weights_normed_rd31
//	dark_weights_normed_rd32
//	dark_weights_normed_rd33
//	dark_weights_normed_rd34
//	dark_weights_normed_rd35
//	dark_weights_normed_rd36
//	dark_weights_normed_rd37
//	dark_weights_normed_rd38
//	dark_weights_normed_rd39
//	dark_weights_normed_rd40
//	dark_weights_normed_rd41
//	dark_weights_normed_rd42
//	dark_weights_normed_rd43
//	dark_weights_normed_rd44
//	dark_weights_normed_rd45
//	dark_weights_normed_rd46
//	dark_weights_normed_rd47
//	dark_weights_normed_rd48
//	dark_weights_normed_rd49
//	dark_weights_normed_rd50
//	dark_weights_normed_rd51
//	dark_weights_normed_rd52
//	dark_weights_normed_rd53
//	dark_weights_normed_rd54
//	dark_weights_normed_rd55
//	dark_weights_normed_rd56
//	dark_weights_normed_rd57
//	dark_weights_normed_rd58
//	dark_weights_normed_rd59
//	dark_weights_normed_rd60
//	dark_weights_normed_rd61
//	dark_weights_normed_rd62
//	dark_weights_normed_rd63
inline hw_uint<1024> dark_weights_dark_weights_normed_update_0_read_bundle_read(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // dark_weights_normed_rd0
    // dark_weights_normed_rd1
    // dark_weights_normed_rd2
    // dark_weights_normed_rd3
    // dark_weights_normed_rd4
    // dark_weights_normed_rd5
    // dark_weights_normed_rd6
    // dark_weights_normed_rd7
    // dark_weights_normed_rd8
    // dark_weights_normed_rd9
    // dark_weights_normed_rd10
    // dark_weights_normed_rd11
    // dark_weights_normed_rd12
    // dark_weights_normed_rd13
    // dark_weights_normed_rd14
    // dark_weights_normed_rd15
    // dark_weights_normed_rd16
    // dark_weights_normed_rd17
    // dark_weights_normed_rd18
    // dark_weights_normed_rd19
    // dark_weights_normed_rd20
    // dark_weights_normed_rd21
    // dark_weights_normed_rd22
    // dark_weights_normed_rd23
    // dark_weights_normed_rd24
    // dark_weights_normed_rd25
    // dark_weights_normed_rd26
    // dark_weights_normed_rd27
    // dark_weights_normed_rd28
    // dark_weights_normed_rd29
    // dark_weights_normed_rd30
    // dark_weights_normed_rd31
    // dark_weights_normed_rd32
    // dark_weights_normed_rd33
    // dark_weights_normed_rd34
    // dark_weights_normed_rd35
    // dark_weights_normed_rd36
    // dark_weights_normed_rd37
    // dark_weights_normed_rd38
    // dark_weights_normed_rd39
    // dark_weights_normed_rd40
    // dark_weights_normed_rd41
    // dark_weights_normed_rd42
    // dark_weights_normed_rd43
    // dark_weights_normed_rd44
    // dark_weights_normed_rd45
    // dark_weights_normed_rd46
    // dark_weights_normed_rd47
    // dark_weights_normed_rd48
    // dark_weights_normed_rd49
    // dark_weights_normed_rd50
    // dark_weights_normed_rd51
    // dark_weights_normed_rd52
    // dark_weights_normed_rd53
    // dark_weights_normed_rd54
    // dark_weights_normed_rd55
    // dark_weights_normed_rd56
    // dark_weights_normed_rd57
    // dark_weights_normed_rd58
    // dark_weights_normed_rd59
    // dark_weights_normed_rd60
    // dark_weights_normed_rd61
    // dark_weights_normed_rd62
    // dark_weights_normed_rd63

	hw_uint<1024> result;
	hw_uint<16> dark_weights_normed_rd0_res = dark_weights_normed_rd0_select(dark_weights, d0, d1, dynamic_address);
	set_at<0, 1024>(result, dark_weights_normed_rd0_res);
	hw_uint<16> dark_weights_normed_rd1_res = dark_weights_normed_rd1_select(dark_weights, d0, d1, dynamic_address);
	set_at<16, 1024>(result, dark_weights_normed_rd1_res);
	hw_uint<16> dark_weights_normed_rd2_res = dark_weights_normed_rd2_select(dark_weights, d0, d1, dynamic_address);
	set_at<32, 1024>(result, dark_weights_normed_rd2_res);
	hw_uint<16> dark_weights_normed_rd3_res = dark_weights_normed_rd3_select(dark_weights, d0, d1, dynamic_address);
	set_at<48, 1024>(result, dark_weights_normed_rd3_res);
	hw_uint<16> dark_weights_normed_rd4_res = dark_weights_normed_rd4_select(dark_weights, d0, d1, dynamic_address);
	set_at<64, 1024>(result, dark_weights_normed_rd4_res);
	hw_uint<16> dark_weights_normed_rd5_res = dark_weights_normed_rd5_select(dark_weights, d0, d1, dynamic_address);
	set_at<80, 1024>(result, dark_weights_normed_rd5_res);
	hw_uint<16> dark_weights_normed_rd6_res = dark_weights_normed_rd6_select(dark_weights, d0, d1, dynamic_address);
	set_at<96, 1024>(result, dark_weights_normed_rd6_res);
	hw_uint<16> dark_weights_normed_rd7_res = dark_weights_normed_rd7_select(dark_weights, d0, d1, dynamic_address);
	set_at<112, 1024>(result, dark_weights_normed_rd7_res);
	hw_uint<16> dark_weights_normed_rd8_res = dark_weights_normed_rd8_select(dark_weights, d0, d1, dynamic_address);
	set_at<128, 1024>(result, dark_weights_normed_rd8_res);
	hw_uint<16> dark_weights_normed_rd9_res = dark_weights_normed_rd9_select(dark_weights, d0, d1, dynamic_address);
	set_at<144, 1024>(result, dark_weights_normed_rd9_res);
	hw_uint<16> dark_weights_normed_rd10_res = dark_weights_normed_rd10_select(dark_weights, d0, d1, dynamic_address);
	set_at<160, 1024>(result, dark_weights_normed_rd10_res);
	hw_uint<16> dark_weights_normed_rd11_res = dark_weights_normed_rd11_select(dark_weights, d0, d1, dynamic_address);
	set_at<176, 1024>(result, dark_weights_normed_rd11_res);
	hw_uint<16> dark_weights_normed_rd12_res = dark_weights_normed_rd12_select(dark_weights, d0, d1, dynamic_address);
	set_at<192, 1024>(result, dark_weights_normed_rd12_res);
	hw_uint<16> dark_weights_normed_rd13_res = dark_weights_normed_rd13_select(dark_weights, d0, d1, dynamic_address);
	set_at<208, 1024>(result, dark_weights_normed_rd13_res);
	hw_uint<16> dark_weights_normed_rd14_res = dark_weights_normed_rd14_select(dark_weights, d0, d1, dynamic_address);
	set_at<224, 1024>(result, dark_weights_normed_rd14_res);
	hw_uint<16> dark_weights_normed_rd15_res = dark_weights_normed_rd15_select(dark_weights, d0, d1, dynamic_address);
	set_at<240, 1024>(result, dark_weights_normed_rd15_res);
	hw_uint<16> dark_weights_normed_rd16_res = dark_weights_normed_rd16_select(dark_weights, d0, d1, dynamic_address);
	set_at<256, 1024>(result, dark_weights_normed_rd16_res);
	hw_uint<16> dark_weights_normed_rd17_res = dark_weights_normed_rd17_select(dark_weights, d0, d1, dynamic_address);
	set_at<272, 1024>(result, dark_weights_normed_rd17_res);
	hw_uint<16> dark_weights_normed_rd18_res = dark_weights_normed_rd18_select(dark_weights, d0, d1, dynamic_address);
	set_at<288, 1024>(result, dark_weights_normed_rd18_res);
	hw_uint<16> dark_weights_normed_rd19_res = dark_weights_normed_rd19_select(dark_weights, d0, d1, dynamic_address);
	set_at<304, 1024>(result, dark_weights_normed_rd19_res);
	hw_uint<16> dark_weights_normed_rd20_res = dark_weights_normed_rd20_select(dark_weights, d0, d1, dynamic_address);
	set_at<320, 1024>(result, dark_weights_normed_rd20_res);
	hw_uint<16> dark_weights_normed_rd21_res = dark_weights_normed_rd21_select(dark_weights, d0, d1, dynamic_address);
	set_at<336, 1024>(result, dark_weights_normed_rd21_res);
	hw_uint<16> dark_weights_normed_rd22_res = dark_weights_normed_rd22_select(dark_weights, d0, d1, dynamic_address);
	set_at<352, 1024>(result, dark_weights_normed_rd22_res);
	hw_uint<16> dark_weights_normed_rd23_res = dark_weights_normed_rd23_select(dark_weights, d0, d1, dynamic_address);
	set_at<368, 1024>(result, dark_weights_normed_rd23_res);
	hw_uint<16> dark_weights_normed_rd24_res = dark_weights_normed_rd24_select(dark_weights, d0, d1, dynamic_address);
	set_at<384, 1024>(result, dark_weights_normed_rd24_res);
	hw_uint<16> dark_weights_normed_rd25_res = dark_weights_normed_rd25_select(dark_weights, d0, d1, dynamic_address);
	set_at<400, 1024>(result, dark_weights_normed_rd25_res);
	hw_uint<16> dark_weights_normed_rd26_res = dark_weights_normed_rd26_select(dark_weights, d0, d1, dynamic_address);
	set_at<416, 1024>(result, dark_weights_normed_rd26_res);
	hw_uint<16> dark_weights_normed_rd27_res = dark_weights_normed_rd27_select(dark_weights, d0, d1, dynamic_address);
	set_at<432, 1024>(result, dark_weights_normed_rd27_res);
	hw_uint<16> dark_weights_normed_rd28_res = dark_weights_normed_rd28_select(dark_weights, d0, d1, dynamic_address);
	set_at<448, 1024>(result, dark_weights_normed_rd28_res);
	hw_uint<16> dark_weights_normed_rd29_res = dark_weights_normed_rd29_select(dark_weights, d0, d1, dynamic_address);
	set_at<464, 1024>(result, dark_weights_normed_rd29_res);
	hw_uint<16> dark_weights_normed_rd30_res = dark_weights_normed_rd30_select(dark_weights, d0, d1, dynamic_address);
	set_at<480, 1024>(result, dark_weights_normed_rd30_res);
	hw_uint<16> dark_weights_normed_rd31_res = dark_weights_normed_rd31_select(dark_weights, d0, d1, dynamic_address);
	set_at<496, 1024>(result, dark_weights_normed_rd31_res);
	hw_uint<16> dark_weights_normed_rd32_res = dark_weights_normed_rd32_select(dark_weights, d0, d1, dynamic_address);
	set_at<512, 1024>(result, dark_weights_normed_rd32_res);
	hw_uint<16> dark_weights_normed_rd33_res = dark_weights_normed_rd33_select(dark_weights, d0, d1, dynamic_address);
	set_at<528, 1024>(result, dark_weights_normed_rd33_res);
	hw_uint<16> dark_weights_normed_rd34_res = dark_weights_normed_rd34_select(dark_weights, d0, d1, dynamic_address);
	set_at<544, 1024>(result, dark_weights_normed_rd34_res);
	hw_uint<16> dark_weights_normed_rd35_res = dark_weights_normed_rd35_select(dark_weights, d0, d1, dynamic_address);
	set_at<560, 1024>(result, dark_weights_normed_rd35_res);
	hw_uint<16> dark_weights_normed_rd36_res = dark_weights_normed_rd36_select(dark_weights, d0, d1, dynamic_address);
	set_at<576, 1024>(result, dark_weights_normed_rd36_res);
	hw_uint<16> dark_weights_normed_rd37_res = dark_weights_normed_rd37_select(dark_weights, d0, d1, dynamic_address);
	set_at<592, 1024>(result, dark_weights_normed_rd37_res);
	hw_uint<16> dark_weights_normed_rd38_res = dark_weights_normed_rd38_select(dark_weights, d0, d1, dynamic_address);
	set_at<608, 1024>(result, dark_weights_normed_rd38_res);
	hw_uint<16> dark_weights_normed_rd39_res = dark_weights_normed_rd39_select(dark_weights, d0, d1, dynamic_address);
	set_at<624, 1024>(result, dark_weights_normed_rd39_res);
	hw_uint<16> dark_weights_normed_rd40_res = dark_weights_normed_rd40_select(dark_weights, d0, d1, dynamic_address);
	set_at<640, 1024>(result, dark_weights_normed_rd40_res);
	hw_uint<16> dark_weights_normed_rd41_res = dark_weights_normed_rd41_select(dark_weights, d0, d1, dynamic_address);
	set_at<656, 1024>(result, dark_weights_normed_rd41_res);
	hw_uint<16> dark_weights_normed_rd42_res = dark_weights_normed_rd42_select(dark_weights, d0, d1, dynamic_address);
	set_at<672, 1024>(result, dark_weights_normed_rd42_res);
	hw_uint<16> dark_weights_normed_rd43_res = dark_weights_normed_rd43_select(dark_weights, d0, d1, dynamic_address);
	set_at<688, 1024>(result, dark_weights_normed_rd43_res);
	hw_uint<16> dark_weights_normed_rd44_res = dark_weights_normed_rd44_select(dark_weights, d0, d1, dynamic_address);
	set_at<704, 1024>(result, dark_weights_normed_rd44_res);
	hw_uint<16> dark_weights_normed_rd45_res = dark_weights_normed_rd45_select(dark_weights, d0, d1, dynamic_address);
	set_at<720, 1024>(result, dark_weights_normed_rd45_res);
	hw_uint<16> dark_weights_normed_rd46_res = dark_weights_normed_rd46_select(dark_weights, d0, d1, dynamic_address);
	set_at<736, 1024>(result, dark_weights_normed_rd46_res);
	hw_uint<16> dark_weights_normed_rd47_res = dark_weights_normed_rd47_select(dark_weights, d0, d1, dynamic_address);
	set_at<752, 1024>(result, dark_weights_normed_rd47_res);
	hw_uint<16> dark_weights_normed_rd48_res = dark_weights_normed_rd48_select(dark_weights, d0, d1, dynamic_address);
	set_at<768, 1024>(result, dark_weights_normed_rd48_res);
	hw_uint<16> dark_weights_normed_rd49_res = dark_weights_normed_rd49_select(dark_weights, d0, d1, dynamic_address);
	set_at<784, 1024>(result, dark_weights_normed_rd49_res);
	hw_uint<16> dark_weights_normed_rd50_res = dark_weights_normed_rd50_select(dark_weights, d0, d1, dynamic_address);
	set_at<800, 1024>(result, dark_weights_normed_rd50_res);
	hw_uint<16> dark_weights_normed_rd51_res = dark_weights_normed_rd51_select(dark_weights, d0, d1, dynamic_address);
	set_at<816, 1024>(result, dark_weights_normed_rd51_res);
	hw_uint<16> dark_weights_normed_rd52_res = dark_weights_normed_rd52_select(dark_weights, d0, d1, dynamic_address);
	set_at<832, 1024>(result, dark_weights_normed_rd52_res);
	hw_uint<16> dark_weights_normed_rd53_res = dark_weights_normed_rd53_select(dark_weights, d0, d1, dynamic_address);
	set_at<848, 1024>(result, dark_weights_normed_rd53_res);
	hw_uint<16> dark_weights_normed_rd54_res = dark_weights_normed_rd54_select(dark_weights, d0, d1, dynamic_address);
	set_at<864, 1024>(result, dark_weights_normed_rd54_res);
	hw_uint<16> dark_weights_normed_rd55_res = dark_weights_normed_rd55_select(dark_weights, d0, d1, dynamic_address);
	set_at<880, 1024>(result, dark_weights_normed_rd55_res);
	hw_uint<16> dark_weights_normed_rd56_res = dark_weights_normed_rd56_select(dark_weights, d0, d1, dynamic_address);
	set_at<896, 1024>(result, dark_weights_normed_rd56_res);
	hw_uint<16> dark_weights_normed_rd57_res = dark_weights_normed_rd57_select(dark_weights, d0, d1, dynamic_address);
	set_at<912, 1024>(result, dark_weights_normed_rd57_res);
	hw_uint<16> dark_weights_normed_rd58_res = dark_weights_normed_rd58_select(dark_weights, d0, d1, dynamic_address);
	set_at<928, 1024>(result, dark_weights_normed_rd58_res);
	hw_uint<16> dark_weights_normed_rd59_res = dark_weights_normed_rd59_select(dark_weights, d0, d1, dynamic_address);
	set_at<944, 1024>(result, dark_weights_normed_rd59_res);
	hw_uint<16> dark_weights_normed_rd60_res = dark_weights_normed_rd60_select(dark_weights, d0, d1, dynamic_address);
	set_at<960, 1024>(result, dark_weights_normed_rd60_res);
	hw_uint<16> dark_weights_normed_rd61_res = dark_weights_normed_rd61_select(dark_weights, d0, d1, dynamic_address);
	set_at<976, 1024>(result, dark_weights_normed_rd61_res);
	hw_uint<16> dark_weights_normed_rd62_res = dark_weights_normed_rd62_select(dark_weights, d0, d1, dynamic_address);
	set_at<992, 1024>(result, dark_weights_normed_rd62_res);
	hw_uint<16> dark_weights_normed_rd63_res = dark_weights_normed_rd63_select(dark_weights, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, dark_weights_normed_rd63_res);
	return result;
}

// dark_weights_update_0_write
//	dark_weights_dark_weights_update_0_write0
//	dark_weights_dark_weights_update_0_write1
//	dark_weights_dark_weights_update_0_write2
//	dark_weights_dark_weights_update_0_write3
//	dark_weights_dark_weights_update_0_write4
//	dark_weights_dark_weights_update_0_write5
//	dark_weights_dark_weights_update_0_write6
//	dark_weights_dark_weights_update_0_write7
//	dark_weights_dark_weights_update_0_write8
//	dark_weights_dark_weights_update_0_write9
//	dark_weights_dark_weights_update_0_write10
//	dark_weights_dark_weights_update_0_write11
//	dark_weights_dark_weights_update_0_write12
//	dark_weights_dark_weights_update_0_write13
//	dark_weights_dark_weights_update_0_write14
//	dark_weights_dark_weights_update_0_write15
//	dark_weights_dark_weights_update_0_write16
//	dark_weights_dark_weights_update_0_write17
//	dark_weights_dark_weights_update_0_write18
//	dark_weights_dark_weights_update_0_write19
//	dark_weights_dark_weights_update_0_write20
//	dark_weights_dark_weights_update_0_write21
//	dark_weights_dark_weights_update_0_write22
//	dark_weights_dark_weights_update_0_write23
//	dark_weights_dark_weights_update_0_write24
//	dark_weights_dark_weights_update_0_write25
//	dark_weights_dark_weights_update_0_write26
//	dark_weights_dark_weights_update_0_write27
//	dark_weights_dark_weights_update_0_write28
//	dark_weights_dark_weights_update_0_write29
//	dark_weights_dark_weights_update_0_write30
//	dark_weights_dark_weights_update_0_write31
//	dark_weights_dark_weights_update_0_write32
//	dark_weights_dark_weights_update_0_write33
//	dark_weights_dark_weights_update_0_write34
//	dark_weights_dark_weights_update_0_write35
//	dark_weights_dark_weights_update_0_write36
//	dark_weights_dark_weights_update_0_write37
//	dark_weights_dark_weights_update_0_write38
//	dark_weights_dark_weights_update_0_write39
//	dark_weights_dark_weights_update_0_write40
//	dark_weights_dark_weights_update_0_write41
//	dark_weights_dark_weights_update_0_write42
//	dark_weights_dark_weights_update_0_write43
//	dark_weights_dark_weights_update_0_write44
//	dark_weights_dark_weights_update_0_write45
//	dark_weights_dark_weights_update_0_write46
//	dark_weights_dark_weights_update_0_write47
//	dark_weights_dark_weights_update_0_write48
//	dark_weights_dark_weights_update_0_write49
//	dark_weights_dark_weights_update_0_write50
//	dark_weights_dark_weights_update_0_write51
//	dark_weights_dark_weights_update_0_write52
//	dark_weights_dark_weights_update_0_write53
//	dark_weights_dark_weights_update_0_write54
//	dark_weights_dark_weights_update_0_write55
//	dark_weights_dark_weights_update_0_write56
//	dark_weights_dark_weights_update_0_write57
//	dark_weights_dark_weights_update_0_write58
//	dark_weights_dark_weights_update_0_write59
//	dark_weights_dark_weights_update_0_write60
//	dark_weights_dark_weights_update_0_write61
//	dark_weights_dark_weights_update_0_write62
//	dark_weights_dark_weights_update_0_write63
inline void dark_weights_dark_weights_update_0_write_bundle_write(hw_uint<1024>& dark_weights_update_0_write, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_weights_dark_weights_update_0_write0_res = dark_weights_update_0_write.extract<0, 15>();
	dark_weights_dark_weights_update_0_write0_write(dark_weights_dark_weights_update_0_write0_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write1_res = dark_weights_update_0_write.extract<16, 31>();
	dark_weights_dark_weights_update_0_write1_write(dark_weights_dark_weights_update_0_write1_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write2_res = dark_weights_update_0_write.extract<32, 47>();
	dark_weights_dark_weights_update_0_write2_write(dark_weights_dark_weights_update_0_write2_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write3_res = dark_weights_update_0_write.extract<48, 63>();
	dark_weights_dark_weights_update_0_write3_write(dark_weights_dark_weights_update_0_write3_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write4_res = dark_weights_update_0_write.extract<64, 79>();
	dark_weights_dark_weights_update_0_write4_write(dark_weights_dark_weights_update_0_write4_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write5_res = dark_weights_update_0_write.extract<80, 95>();
	dark_weights_dark_weights_update_0_write5_write(dark_weights_dark_weights_update_0_write5_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write6_res = dark_weights_update_0_write.extract<96, 111>();
	dark_weights_dark_weights_update_0_write6_write(dark_weights_dark_weights_update_0_write6_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write7_res = dark_weights_update_0_write.extract<112, 127>();
	dark_weights_dark_weights_update_0_write7_write(dark_weights_dark_weights_update_0_write7_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write8_res = dark_weights_update_0_write.extract<128, 143>();
	dark_weights_dark_weights_update_0_write8_write(dark_weights_dark_weights_update_0_write8_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write9_res = dark_weights_update_0_write.extract<144, 159>();
	dark_weights_dark_weights_update_0_write9_write(dark_weights_dark_weights_update_0_write9_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write10_res = dark_weights_update_0_write.extract<160, 175>();
	dark_weights_dark_weights_update_0_write10_write(dark_weights_dark_weights_update_0_write10_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write11_res = dark_weights_update_0_write.extract<176, 191>();
	dark_weights_dark_weights_update_0_write11_write(dark_weights_dark_weights_update_0_write11_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write12_res = dark_weights_update_0_write.extract<192, 207>();
	dark_weights_dark_weights_update_0_write12_write(dark_weights_dark_weights_update_0_write12_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write13_res = dark_weights_update_0_write.extract<208, 223>();
	dark_weights_dark_weights_update_0_write13_write(dark_weights_dark_weights_update_0_write13_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write14_res = dark_weights_update_0_write.extract<224, 239>();
	dark_weights_dark_weights_update_0_write14_write(dark_weights_dark_weights_update_0_write14_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write15_res = dark_weights_update_0_write.extract<240, 255>();
	dark_weights_dark_weights_update_0_write15_write(dark_weights_dark_weights_update_0_write15_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write16_res = dark_weights_update_0_write.extract<256, 271>();
	dark_weights_dark_weights_update_0_write16_write(dark_weights_dark_weights_update_0_write16_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write17_res = dark_weights_update_0_write.extract<272, 287>();
	dark_weights_dark_weights_update_0_write17_write(dark_weights_dark_weights_update_0_write17_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write18_res = dark_weights_update_0_write.extract<288, 303>();
	dark_weights_dark_weights_update_0_write18_write(dark_weights_dark_weights_update_0_write18_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write19_res = dark_weights_update_0_write.extract<304, 319>();
	dark_weights_dark_weights_update_0_write19_write(dark_weights_dark_weights_update_0_write19_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write20_res = dark_weights_update_0_write.extract<320, 335>();
	dark_weights_dark_weights_update_0_write20_write(dark_weights_dark_weights_update_0_write20_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write21_res = dark_weights_update_0_write.extract<336, 351>();
	dark_weights_dark_weights_update_0_write21_write(dark_weights_dark_weights_update_0_write21_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write22_res = dark_weights_update_0_write.extract<352, 367>();
	dark_weights_dark_weights_update_0_write22_write(dark_weights_dark_weights_update_0_write22_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write23_res = dark_weights_update_0_write.extract<368, 383>();
	dark_weights_dark_weights_update_0_write23_write(dark_weights_dark_weights_update_0_write23_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write24_res = dark_weights_update_0_write.extract<384, 399>();
	dark_weights_dark_weights_update_0_write24_write(dark_weights_dark_weights_update_0_write24_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write25_res = dark_weights_update_0_write.extract<400, 415>();
	dark_weights_dark_weights_update_0_write25_write(dark_weights_dark_weights_update_0_write25_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write26_res = dark_weights_update_0_write.extract<416, 431>();
	dark_weights_dark_weights_update_0_write26_write(dark_weights_dark_weights_update_0_write26_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write27_res = dark_weights_update_0_write.extract<432, 447>();
	dark_weights_dark_weights_update_0_write27_write(dark_weights_dark_weights_update_0_write27_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write28_res = dark_weights_update_0_write.extract<448, 463>();
	dark_weights_dark_weights_update_0_write28_write(dark_weights_dark_weights_update_0_write28_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write29_res = dark_weights_update_0_write.extract<464, 479>();
	dark_weights_dark_weights_update_0_write29_write(dark_weights_dark_weights_update_0_write29_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write30_res = dark_weights_update_0_write.extract<480, 495>();
	dark_weights_dark_weights_update_0_write30_write(dark_weights_dark_weights_update_0_write30_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write31_res = dark_weights_update_0_write.extract<496, 511>();
	dark_weights_dark_weights_update_0_write31_write(dark_weights_dark_weights_update_0_write31_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write32_res = dark_weights_update_0_write.extract<512, 527>();
	dark_weights_dark_weights_update_0_write32_write(dark_weights_dark_weights_update_0_write32_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write33_res = dark_weights_update_0_write.extract<528, 543>();
	dark_weights_dark_weights_update_0_write33_write(dark_weights_dark_weights_update_0_write33_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write34_res = dark_weights_update_0_write.extract<544, 559>();
	dark_weights_dark_weights_update_0_write34_write(dark_weights_dark_weights_update_0_write34_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write35_res = dark_weights_update_0_write.extract<560, 575>();
	dark_weights_dark_weights_update_0_write35_write(dark_weights_dark_weights_update_0_write35_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write36_res = dark_weights_update_0_write.extract<576, 591>();
	dark_weights_dark_weights_update_0_write36_write(dark_weights_dark_weights_update_0_write36_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write37_res = dark_weights_update_0_write.extract<592, 607>();
	dark_weights_dark_weights_update_0_write37_write(dark_weights_dark_weights_update_0_write37_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write38_res = dark_weights_update_0_write.extract<608, 623>();
	dark_weights_dark_weights_update_0_write38_write(dark_weights_dark_weights_update_0_write38_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write39_res = dark_weights_update_0_write.extract<624, 639>();
	dark_weights_dark_weights_update_0_write39_write(dark_weights_dark_weights_update_0_write39_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write40_res = dark_weights_update_0_write.extract<640, 655>();
	dark_weights_dark_weights_update_0_write40_write(dark_weights_dark_weights_update_0_write40_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write41_res = dark_weights_update_0_write.extract<656, 671>();
	dark_weights_dark_weights_update_0_write41_write(dark_weights_dark_weights_update_0_write41_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write42_res = dark_weights_update_0_write.extract<672, 687>();
	dark_weights_dark_weights_update_0_write42_write(dark_weights_dark_weights_update_0_write42_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write43_res = dark_weights_update_0_write.extract<688, 703>();
	dark_weights_dark_weights_update_0_write43_write(dark_weights_dark_weights_update_0_write43_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write44_res = dark_weights_update_0_write.extract<704, 719>();
	dark_weights_dark_weights_update_0_write44_write(dark_weights_dark_weights_update_0_write44_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write45_res = dark_weights_update_0_write.extract<720, 735>();
	dark_weights_dark_weights_update_0_write45_write(dark_weights_dark_weights_update_0_write45_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write46_res = dark_weights_update_0_write.extract<736, 751>();
	dark_weights_dark_weights_update_0_write46_write(dark_weights_dark_weights_update_0_write46_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write47_res = dark_weights_update_0_write.extract<752, 767>();
	dark_weights_dark_weights_update_0_write47_write(dark_weights_dark_weights_update_0_write47_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write48_res = dark_weights_update_0_write.extract<768, 783>();
	dark_weights_dark_weights_update_0_write48_write(dark_weights_dark_weights_update_0_write48_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write49_res = dark_weights_update_0_write.extract<784, 799>();
	dark_weights_dark_weights_update_0_write49_write(dark_weights_dark_weights_update_0_write49_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write50_res = dark_weights_update_0_write.extract<800, 815>();
	dark_weights_dark_weights_update_0_write50_write(dark_weights_dark_weights_update_0_write50_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write51_res = dark_weights_update_0_write.extract<816, 831>();
	dark_weights_dark_weights_update_0_write51_write(dark_weights_dark_weights_update_0_write51_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write52_res = dark_weights_update_0_write.extract<832, 847>();
	dark_weights_dark_weights_update_0_write52_write(dark_weights_dark_weights_update_0_write52_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write53_res = dark_weights_update_0_write.extract<848, 863>();
	dark_weights_dark_weights_update_0_write53_write(dark_weights_dark_weights_update_0_write53_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write54_res = dark_weights_update_0_write.extract<864, 879>();
	dark_weights_dark_weights_update_0_write54_write(dark_weights_dark_weights_update_0_write54_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write55_res = dark_weights_update_0_write.extract<880, 895>();
	dark_weights_dark_weights_update_0_write55_write(dark_weights_dark_weights_update_0_write55_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write56_res = dark_weights_update_0_write.extract<896, 911>();
	dark_weights_dark_weights_update_0_write56_write(dark_weights_dark_weights_update_0_write56_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write57_res = dark_weights_update_0_write.extract<912, 927>();
	dark_weights_dark_weights_update_0_write57_write(dark_weights_dark_weights_update_0_write57_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write58_res = dark_weights_update_0_write.extract<928, 943>();
	dark_weights_dark_weights_update_0_write58_write(dark_weights_dark_weights_update_0_write58_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write59_res = dark_weights_update_0_write.extract<944, 959>();
	dark_weights_dark_weights_update_0_write59_write(dark_weights_dark_weights_update_0_write59_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write60_res = dark_weights_update_0_write.extract<960, 975>();
	dark_weights_dark_weights_update_0_write60_write(dark_weights_dark_weights_update_0_write60_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write61_res = dark_weights_update_0_write.extract<976, 991>();
	dark_weights_dark_weights_update_0_write61_write(dark_weights_dark_weights_update_0_write61_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write62_res = dark_weights_update_0_write.extract<992, 1007>();
	dark_weights_dark_weights_update_0_write62_write(dark_weights_dark_weights_update_0_write62_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write63_res = dark_weights_update_0_write.extract<1008, 1023>();
	dark_weights_dark_weights_update_0_write63_write(dark_weights_dark_weights_update_0_write63_res, dark_weights, d0, d1, dynamic_address);
}

// weight_sums_update_0_read
//	weight_sums_rd0
//	weight_sums_rd1
//	weight_sums_rd2
//	weight_sums_rd3
//	weight_sums_rd4
//	weight_sums_rd5
//	weight_sums_rd6
//	weight_sums_rd7
//	weight_sums_rd8
//	weight_sums_rd9
//	weight_sums_rd10
//	weight_sums_rd11
//	weight_sums_rd12
//	weight_sums_rd13
//	weight_sums_rd14
//	weight_sums_rd15
//	weight_sums_rd16
//	weight_sums_rd17
//	weight_sums_rd18
//	weight_sums_rd19
//	weight_sums_rd20
//	weight_sums_rd21
//	weight_sums_rd22
//	weight_sums_rd23
//	weight_sums_rd24
//	weight_sums_rd25
//	weight_sums_rd26
//	weight_sums_rd27
//	weight_sums_rd28
//	weight_sums_rd29
//	weight_sums_rd30
//	weight_sums_rd31
//	weight_sums_rd32
//	weight_sums_rd33
//	weight_sums_rd34
//	weight_sums_rd35
//	weight_sums_rd36
//	weight_sums_rd37
//	weight_sums_rd38
//	weight_sums_rd39
//	weight_sums_rd40
//	weight_sums_rd41
//	weight_sums_rd42
//	weight_sums_rd43
//	weight_sums_rd44
//	weight_sums_rd45
//	weight_sums_rd46
//	weight_sums_rd47
//	weight_sums_rd48
//	weight_sums_rd49
//	weight_sums_rd50
//	weight_sums_rd51
//	weight_sums_rd52
//	weight_sums_rd53
//	weight_sums_rd54
//	weight_sums_rd55
//	weight_sums_rd56
//	weight_sums_rd57
//	weight_sums_rd58
//	weight_sums_rd59
//	weight_sums_rd60
//	weight_sums_rd61
//	weight_sums_rd62
//	weight_sums_rd63
inline hw_uint<1024> dark_weights_weight_sums_update_0_read_bundle_read(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // weight_sums_rd0
    // weight_sums_rd1
    // weight_sums_rd2
    // weight_sums_rd3
    // weight_sums_rd4
    // weight_sums_rd5
    // weight_sums_rd6
    // weight_sums_rd7
    // weight_sums_rd8
    // weight_sums_rd9
    // weight_sums_rd10
    // weight_sums_rd11
    // weight_sums_rd12
    // weight_sums_rd13
    // weight_sums_rd14
    // weight_sums_rd15
    // weight_sums_rd16
    // weight_sums_rd17
    // weight_sums_rd18
    // weight_sums_rd19
    // weight_sums_rd20
    // weight_sums_rd21
    // weight_sums_rd22
    // weight_sums_rd23
    // weight_sums_rd24
    // weight_sums_rd25
    // weight_sums_rd26
    // weight_sums_rd27
    // weight_sums_rd28
    // weight_sums_rd29
    // weight_sums_rd30
    // weight_sums_rd31
    // weight_sums_rd32
    // weight_sums_rd33
    // weight_sums_rd34
    // weight_sums_rd35
    // weight_sums_rd36
    // weight_sums_rd37
    // weight_sums_rd38
    // weight_sums_rd39
    // weight_sums_rd40
    // weight_sums_rd41
    // weight_sums_rd42
    // weight_sums_rd43
    // weight_sums_rd44
    // weight_sums_rd45
    // weight_sums_rd46
    // weight_sums_rd47
    // weight_sums_rd48
    // weight_sums_rd49
    // weight_sums_rd50
    // weight_sums_rd51
    // weight_sums_rd52
    // weight_sums_rd53
    // weight_sums_rd54
    // weight_sums_rd55
    // weight_sums_rd56
    // weight_sums_rd57
    // weight_sums_rd58
    // weight_sums_rd59
    // weight_sums_rd60
    // weight_sums_rd61
    // weight_sums_rd62
    // weight_sums_rd63

	hw_uint<1024> result;
	hw_uint<16> weight_sums_rd0_res = weight_sums_rd0_select(dark_weights, d0, d1, dynamic_address);
	set_at<0, 1024>(result, weight_sums_rd0_res);
	hw_uint<16> weight_sums_rd1_res = weight_sums_rd1_select(dark_weights, d0, d1, dynamic_address);
	set_at<16, 1024>(result, weight_sums_rd1_res);
	hw_uint<16> weight_sums_rd2_res = weight_sums_rd2_select(dark_weights, d0, d1, dynamic_address);
	set_at<32, 1024>(result, weight_sums_rd2_res);
	hw_uint<16> weight_sums_rd3_res = weight_sums_rd3_select(dark_weights, d0, d1, dynamic_address);
	set_at<48, 1024>(result, weight_sums_rd3_res);
	hw_uint<16> weight_sums_rd4_res = weight_sums_rd4_select(dark_weights, d0, d1, dynamic_address);
	set_at<64, 1024>(result, weight_sums_rd4_res);
	hw_uint<16> weight_sums_rd5_res = weight_sums_rd5_select(dark_weights, d0, d1, dynamic_address);
	set_at<80, 1024>(result, weight_sums_rd5_res);
	hw_uint<16> weight_sums_rd6_res = weight_sums_rd6_select(dark_weights, d0, d1, dynamic_address);
	set_at<96, 1024>(result, weight_sums_rd6_res);
	hw_uint<16> weight_sums_rd7_res = weight_sums_rd7_select(dark_weights, d0, d1, dynamic_address);
	set_at<112, 1024>(result, weight_sums_rd7_res);
	hw_uint<16> weight_sums_rd8_res = weight_sums_rd8_select(dark_weights, d0, d1, dynamic_address);
	set_at<128, 1024>(result, weight_sums_rd8_res);
	hw_uint<16> weight_sums_rd9_res = weight_sums_rd9_select(dark_weights, d0, d1, dynamic_address);
	set_at<144, 1024>(result, weight_sums_rd9_res);
	hw_uint<16> weight_sums_rd10_res = weight_sums_rd10_select(dark_weights, d0, d1, dynamic_address);
	set_at<160, 1024>(result, weight_sums_rd10_res);
	hw_uint<16> weight_sums_rd11_res = weight_sums_rd11_select(dark_weights, d0, d1, dynamic_address);
	set_at<176, 1024>(result, weight_sums_rd11_res);
	hw_uint<16> weight_sums_rd12_res = weight_sums_rd12_select(dark_weights, d0, d1, dynamic_address);
	set_at<192, 1024>(result, weight_sums_rd12_res);
	hw_uint<16> weight_sums_rd13_res = weight_sums_rd13_select(dark_weights, d0, d1, dynamic_address);
	set_at<208, 1024>(result, weight_sums_rd13_res);
	hw_uint<16> weight_sums_rd14_res = weight_sums_rd14_select(dark_weights, d0, d1, dynamic_address);
	set_at<224, 1024>(result, weight_sums_rd14_res);
	hw_uint<16> weight_sums_rd15_res = weight_sums_rd15_select(dark_weights, d0, d1, dynamic_address);
	set_at<240, 1024>(result, weight_sums_rd15_res);
	hw_uint<16> weight_sums_rd16_res = weight_sums_rd16_select(dark_weights, d0, d1, dynamic_address);
	set_at<256, 1024>(result, weight_sums_rd16_res);
	hw_uint<16> weight_sums_rd17_res = weight_sums_rd17_select(dark_weights, d0, d1, dynamic_address);
	set_at<272, 1024>(result, weight_sums_rd17_res);
	hw_uint<16> weight_sums_rd18_res = weight_sums_rd18_select(dark_weights, d0, d1, dynamic_address);
	set_at<288, 1024>(result, weight_sums_rd18_res);
	hw_uint<16> weight_sums_rd19_res = weight_sums_rd19_select(dark_weights, d0, d1, dynamic_address);
	set_at<304, 1024>(result, weight_sums_rd19_res);
	hw_uint<16> weight_sums_rd20_res = weight_sums_rd20_select(dark_weights, d0, d1, dynamic_address);
	set_at<320, 1024>(result, weight_sums_rd20_res);
	hw_uint<16> weight_sums_rd21_res = weight_sums_rd21_select(dark_weights, d0, d1, dynamic_address);
	set_at<336, 1024>(result, weight_sums_rd21_res);
	hw_uint<16> weight_sums_rd22_res = weight_sums_rd22_select(dark_weights, d0, d1, dynamic_address);
	set_at<352, 1024>(result, weight_sums_rd22_res);
	hw_uint<16> weight_sums_rd23_res = weight_sums_rd23_select(dark_weights, d0, d1, dynamic_address);
	set_at<368, 1024>(result, weight_sums_rd23_res);
	hw_uint<16> weight_sums_rd24_res = weight_sums_rd24_select(dark_weights, d0, d1, dynamic_address);
	set_at<384, 1024>(result, weight_sums_rd24_res);
	hw_uint<16> weight_sums_rd25_res = weight_sums_rd25_select(dark_weights, d0, d1, dynamic_address);
	set_at<400, 1024>(result, weight_sums_rd25_res);
	hw_uint<16> weight_sums_rd26_res = weight_sums_rd26_select(dark_weights, d0, d1, dynamic_address);
	set_at<416, 1024>(result, weight_sums_rd26_res);
	hw_uint<16> weight_sums_rd27_res = weight_sums_rd27_select(dark_weights, d0, d1, dynamic_address);
	set_at<432, 1024>(result, weight_sums_rd27_res);
	hw_uint<16> weight_sums_rd28_res = weight_sums_rd28_select(dark_weights, d0, d1, dynamic_address);
	set_at<448, 1024>(result, weight_sums_rd28_res);
	hw_uint<16> weight_sums_rd29_res = weight_sums_rd29_select(dark_weights, d0, d1, dynamic_address);
	set_at<464, 1024>(result, weight_sums_rd29_res);
	hw_uint<16> weight_sums_rd30_res = weight_sums_rd30_select(dark_weights, d0, d1, dynamic_address);
	set_at<480, 1024>(result, weight_sums_rd30_res);
	hw_uint<16> weight_sums_rd31_res = weight_sums_rd31_select(dark_weights, d0, d1, dynamic_address);
	set_at<496, 1024>(result, weight_sums_rd31_res);
	hw_uint<16> weight_sums_rd32_res = weight_sums_rd32_select(dark_weights, d0, d1, dynamic_address);
	set_at<512, 1024>(result, weight_sums_rd32_res);
	hw_uint<16> weight_sums_rd33_res = weight_sums_rd33_select(dark_weights, d0, d1, dynamic_address);
	set_at<528, 1024>(result, weight_sums_rd33_res);
	hw_uint<16> weight_sums_rd34_res = weight_sums_rd34_select(dark_weights, d0, d1, dynamic_address);
	set_at<544, 1024>(result, weight_sums_rd34_res);
	hw_uint<16> weight_sums_rd35_res = weight_sums_rd35_select(dark_weights, d0, d1, dynamic_address);
	set_at<560, 1024>(result, weight_sums_rd35_res);
	hw_uint<16> weight_sums_rd36_res = weight_sums_rd36_select(dark_weights, d0, d1, dynamic_address);
	set_at<576, 1024>(result, weight_sums_rd36_res);
	hw_uint<16> weight_sums_rd37_res = weight_sums_rd37_select(dark_weights, d0, d1, dynamic_address);
	set_at<592, 1024>(result, weight_sums_rd37_res);
	hw_uint<16> weight_sums_rd38_res = weight_sums_rd38_select(dark_weights, d0, d1, dynamic_address);
	set_at<608, 1024>(result, weight_sums_rd38_res);
	hw_uint<16> weight_sums_rd39_res = weight_sums_rd39_select(dark_weights, d0, d1, dynamic_address);
	set_at<624, 1024>(result, weight_sums_rd39_res);
	hw_uint<16> weight_sums_rd40_res = weight_sums_rd40_select(dark_weights, d0, d1, dynamic_address);
	set_at<640, 1024>(result, weight_sums_rd40_res);
	hw_uint<16> weight_sums_rd41_res = weight_sums_rd41_select(dark_weights, d0, d1, dynamic_address);
	set_at<656, 1024>(result, weight_sums_rd41_res);
	hw_uint<16> weight_sums_rd42_res = weight_sums_rd42_select(dark_weights, d0, d1, dynamic_address);
	set_at<672, 1024>(result, weight_sums_rd42_res);
	hw_uint<16> weight_sums_rd43_res = weight_sums_rd43_select(dark_weights, d0, d1, dynamic_address);
	set_at<688, 1024>(result, weight_sums_rd43_res);
	hw_uint<16> weight_sums_rd44_res = weight_sums_rd44_select(dark_weights, d0, d1, dynamic_address);
	set_at<704, 1024>(result, weight_sums_rd44_res);
	hw_uint<16> weight_sums_rd45_res = weight_sums_rd45_select(dark_weights, d0, d1, dynamic_address);
	set_at<720, 1024>(result, weight_sums_rd45_res);
	hw_uint<16> weight_sums_rd46_res = weight_sums_rd46_select(dark_weights, d0, d1, dynamic_address);
	set_at<736, 1024>(result, weight_sums_rd46_res);
	hw_uint<16> weight_sums_rd47_res = weight_sums_rd47_select(dark_weights, d0, d1, dynamic_address);
	set_at<752, 1024>(result, weight_sums_rd47_res);
	hw_uint<16> weight_sums_rd48_res = weight_sums_rd48_select(dark_weights, d0, d1, dynamic_address);
	set_at<768, 1024>(result, weight_sums_rd48_res);
	hw_uint<16> weight_sums_rd49_res = weight_sums_rd49_select(dark_weights, d0, d1, dynamic_address);
	set_at<784, 1024>(result, weight_sums_rd49_res);
	hw_uint<16> weight_sums_rd50_res = weight_sums_rd50_select(dark_weights, d0, d1, dynamic_address);
	set_at<800, 1024>(result, weight_sums_rd50_res);
	hw_uint<16> weight_sums_rd51_res = weight_sums_rd51_select(dark_weights, d0, d1, dynamic_address);
	set_at<816, 1024>(result, weight_sums_rd51_res);
	hw_uint<16> weight_sums_rd52_res = weight_sums_rd52_select(dark_weights, d0, d1, dynamic_address);
	set_at<832, 1024>(result, weight_sums_rd52_res);
	hw_uint<16> weight_sums_rd53_res = weight_sums_rd53_select(dark_weights, d0, d1, dynamic_address);
	set_at<848, 1024>(result, weight_sums_rd53_res);
	hw_uint<16> weight_sums_rd54_res = weight_sums_rd54_select(dark_weights, d0, d1, dynamic_address);
	set_at<864, 1024>(result, weight_sums_rd54_res);
	hw_uint<16> weight_sums_rd55_res = weight_sums_rd55_select(dark_weights, d0, d1, dynamic_address);
	set_at<880, 1024>(result, weight_sums_rd55_res);
	hw_uint<16> weight_sums_rd56_res = weight_sums_rd56_select(dark_weights, d0, d1, dynamic_address);
	set_at<896, 1024>(result, weight_sums_rd56_res);
	hw_uint<16> weight_sums_rd57_res = weight_sums_rd57_select(dark_weights, d0, d1, dynamic_address);
	set_at<912, 1024>(result, weight_sums_rd57_res);
	hw_uint<16> weight_sums_rd58_res = weight_sums_rd58_select(dark_weights, d0, d1, dynamic_address);
	set_at<928, 1024>(result, weight_sums_rd58_res);
	hw_uint<16> weight_sums_rd59_res = weight_sums_rd59_select(dark_weights, d0, d1, dynamic_address);
	set_at<944, 1024>(result, weight_sums_rd59_res);
	hw_uint<16> weight_sums_rd60_res = weight_sums_rd60_select(dark_weights, d0, d1, dynamic_address);
	set_at<960, 1024>(result, weight_sums_rd60_res);
	hw_uint<16> weight_sums_rd61_res = weight_sums_rd61_select(dark_weights, d0, d1, dynamic_address);
	set_at<976, 1024>(result, weight_sums_rd61_res);
	hw_uint<16> weight_sums_rd62_res = weight_sums_rd62_select(dark_weights, d0, d1, dynamic_address);
	set_at<992, 1024>(result, weight_sums_rd62_res);
	hw_uint<16> weight_sums_rd63_res = weight_sums_rd63_select(dark_weights, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, weight_sums_rd63_res);
	return result;
}

#include "hw_classes.h"

struct dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write32_to_fused_level_0_rd32_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write33_to_fused_level_0_rd33_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write34_to_fused_level_0_rd34_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write35_to_fused_level_0_rd35_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write36_to_fused_level_0_rd36_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write37_to_fused_level_0_rd37_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write38_to_fused_level_0_rd38_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write39_to_fused_level_0_rd39_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write40_to_fused_level_0_rd40_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write41_to_fused_level_0_rd41_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write42_to_fused_level_0_rd42_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write43_to_fused_level_0_rd43_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write44_to_fused_level_0_rd44_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write45_to_fused_level_0_rd45_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write46_to_fused_level_0_rd46_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write47_to_fused_level_0_rd47_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write48_to_fused_level_0_rd48_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write49_to_fused_level_0_rd49_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write50_to_fused_level_0_rd50_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write51_to_fused_level_0_rd51_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write52_to_fused_level_0_rd52_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write53_to_fused_level_0_rd53_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write54_to_fused_level_0_rd54_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write55_to_fused_level_0_rd55_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write56_to_fused_level_0_rd56_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write57_to_fused_level_0_rd57_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write58_to_fused_level_0_rd58_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write59_to_fused_level_0_rd59_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write60_to_fused_level_0_rd60_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write61_to_fused_level_0_rd61_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write62_to_fused_level_0_rd62_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write63_to_fused_level_0_rd63_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_cache {
  // # of banks: 64
  dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0_cache dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0;
  dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1_cache dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1;
  dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10_cache dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10;
  dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11_cache dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11;
  dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12_cache dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12;
  dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13_cache dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13;
  dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14_cache dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14;
  dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15_cache dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15;
  dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16_cache dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16;
  dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17_cache dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17;
  dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18_cache dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18;
  dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19_cache dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19;
  dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2_cache dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2;
  dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20_cache dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20;
  dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21_cache dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21;
  dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22_cache dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22;
  dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23_cache dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23;
  dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24_cache dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24;
  dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25_cache dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25;
  dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26_cache dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26;
  dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27_cache dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27;
  dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28_cache dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28;
  dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29_cache dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29;
  dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3_cache dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3;
  dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30_cache dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30;
  dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31_cache dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31;
  dark_weights_normed_dark_weights_normed_update_0_write32_to_fused_level_0_rd32_cache dark_weights_normed_dark_weights_normed_update_0_write32_to_fused_level_0_rd32;
  dark_weights_normed_dark_weights_normed_update_0_write33_to_fused_level_0_rd33_cache dark_weights_normed_dark_weights_normed_update_0_write33_to_fused_level_0_rd33;
  dark_weights_normed_dark_weights_normed_update_0_write34_to_fused_level_0_rd34_cache dark_weights_normed_dark_weights_normed_update_0_write34_to_fused_level_0_rd34;
  dark_weights_normed_dark_weights_normed_update_0_write35_to_fused_level_0_rd35_cache dark_weights_normed_dark_weights_normed_update_0_write35_to_fused_level_0_rd35;
  dark_weights_normed_dark_weights_normed_update_0_write36_to_fused_level_0_rd36_cache dark_weights_normed_dark_weights_normed_update_0_write36_to_fused_level_0_rd36;
  dark_weights_normed_dark_weights_normed_update_0_write37_to_fused_level_0_rd37_cache dark_weights_normed_dark_weights_normed_update_0_write37_to_fused_level_0_rd37;
  dark_weights_normed_dark_weights_normed_update_0_write38_to_fused_level_0_rd38_cache dark_weights_normed_dark_weights_normed_update_0_write38_to_fused_level_0_rd38;
  dark_weights_normed_dark_weights_normed_update_0_write39_to_fused_level_0_rd39_cache dark_weights_normed_dark_weights_normed_update_0_write39_to_fused_level_0_rd39;
  dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4_cache dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4;
  dark_weights_normed_dark_weights_normed_update_0_write40_to_fused_level_0_rd40_cache dark_weights_normed_dark_weights_normed_update_0_write40_to_fused_level_0_rd40;
  dark_weights_normed_dark_weights_normed_update_0_write41_to_fused_level_0_rd41_cache dark_weights_normed_dark_weights_normed_update_0_write41_to_fused_level_0_rd41;
  dark_weights_normed_dark_weights_normed_update_0_write42_to_fused_level_0_rd42_cache dark_weights_normed_dark_weights_normed_update_0_write42_to_fused_level_0_rd42;
  dark_weights_normed_dark_weights_normed_update_0_write43_to_fused_level_0_rd43_cache dark_weights_normed_dark_weights_normed_update_0_write43_to_fused_level_0_rd43;
  dark_weights_normed_dark_weights_normed_update_0_write44_to_fused_level_0_rd44_cache dark_weights_normed_dark_weights_normed_update_0_write44_to_fused_level_0_rd44;
  dark_weights_normed_dark_weights_normed_update_0_write45_to_fused_level_0_rd45_cache dark_weights_normed_dark_weights_normed_update_0_write45_to_fused_level_0_rd45;
  dark_weights_normed_dark_weights_normed_update_0_write46_to_fused_level_0_rd46_cache dark_weights_normed_dark_weights_normed_update_0_write46_to_fused_level_0_rd46;
  dark_weights_normed_dark_weights_normed_update_0_write47_to_fused_level_0_rd47_cache dark_weights_normed_dark_weights_normed_update_0_write47_to_fused_level_0_rd47;
  dark_weights_normed_dark_weights_normed_update_0_write48_to_fused_level_0_rd48_cache dark_weights_normed_dark_weights_normed_update_0_write48_to_fused_level_0_rd48;
  dark_weights_normed_dark_weights_normed_update_0_write49_to_fused_level_0_rd49_cache dark_weights_normed_dark_weights_normed_update_0_write49_to_fused_level_0_rd49;
  dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5_cache dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5;
  dark_weights_normed_dark_weights_normed_update_0_write50_to_fused_level_0_rd50_cache dark_weights_normed_dark_weights_normed_update_0_write50_to_fused_level_0_rd50;
  dark_weights_normed_dark_weights_normed_update_0_write51_to_fused_level_0_rd51_cache dark_weights_normed_dark_weights_normed_update_0_write51_to_fused_level_0_rd51;
  dark_weights_normed_dark_weights_normed_update_0_write52_to_fused_level_0_rd52_cache dark_weights_normed_dark_weights_normed_update_0_write52_to_fused_level_0_rd52;
  dark_weights_normed_dark_weights_normed_update_0_write53_to_fused_level_0_rd53_cache dark_weights_normed_dark_weights_normed_update_0_write53_to_fused_level_0_rd53;
  dark_weights_normed_dark_weights_normed_update_0_write54_to_fused_level_0_rd54_cache dark_weights_normed_dark_weights_normed_update_0_write54_to_fused_level_0_rd54;
  dark_weights_normed_dark_weights_normed_update_0_write55_to_fused_level_0_rd55_cache dark_weights_normed_dark_weights_normed_update_0_write55_to_fused_level_0_rd55;
  dark_weights_normed_dark_weights_normed_update_0_write56_to_fused_level_0_rd56_cache dark_weights_normed_dark_weights_normed_update_0_write56_to_fused_level_0_rd56;
  dark_weights_normed_dark_weights_normed_update_0_write57_to_fused_level_0_rd57_cache dark_weights_normed_dark_weights_normed_update_0_write57_to_fused_level_0_rd57;
  dark_weights_normed_dark_weights_normed_update_0_write58_to_fused_level_0_rd58_cache dark_weights_normed_dark_weights_normed_update_0_write58_to_fused_level_0_rd58;
  dark_weights_normed_dark_weights_normed_update_0_write59_to_fused_level_0_rd59_cache dark_weights_normed_dark_weights_normed_update_0_write59_to_fused_level_0_rd59;
  dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6_cache dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6;
  dark_weights_normed_dark_weights_normed_update_0_write60_to_fused_level_0_rd60_cache dark_weights_normed_dark_weights_normed_update_0_write60_to_fused_level_0_rd60;
  dark_weights_normed_dark_weights_normed_update_0_write61_to_fused_level_0_rd61_cache dark_weights_normed_dark_weights_normed_update_0_write61_to_fused_level_0_rd61;
  dark_weights_normed_dark_weights_normed_update_0_write62_to_fused_level_0_rd62_cache dark_weights_normed_dark_weights_normed_update_0_write62_to_fused_level_0_rd62;
  dark_weights_normed_dark_weights_normed_update_0_write63_to_fused_level_0_rd63_cache dark_weights_normed_dark_weights_normed_update_0_write63_to_fused_level_0_rd63;
  dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7_cache dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7;
  dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8_cache dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8;
  dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9_cache dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9;
};



inline void dark_weights_normed_dark_weights_normed_update_0_write0_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write0, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0.push(dark_weights_normed_dark_weights_normed_update_0_write0);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write1_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write1, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1.push(dark_weights_normed_dark_weights_normed_update_0_write1);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write10_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write10, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10.push(dark_weights_normed_dark_weights_normed_update_0_write10);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write11_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write11, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11.push(dark_weights_normed_dark_weights_normed_update_0_write11);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write12_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write12, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12.push(dark_weights_normed_dark_weights_normed_update_0_write12);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write13_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write13, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13.push(dark_weights_normed_dark_weights_normed_update_0_write13);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write14_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write14, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14.push(dark_weights_normed_dark_weights_normed_update_0_write14);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write15_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write15, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15.push(dark_weights_normed_dark_weights_normed_update_0_write15);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write16_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write16, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16.push(dark_weights_normed_dark_weights_normed_update_0_write16);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write17_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write17, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17.push(dark_weights_normed_dark_weights_normed_update_0_write17);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write18_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write18, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18.push(dark_weights_normed_dark_weights_normed_update_0_write18);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write19_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write19, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19.push(dark_weights_normed_dark_weights_normed_update_0_write19);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write2_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write2, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2.push(dark_weights_normed_dark_weights_normed_update_0_write2);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write20_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write20, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20.push(dark_weights_normed_dark_weights_normed_update_0_write20);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write21_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write21, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21.push(dark_weights_normed_dark_weights_normed_update_0_write21);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write22_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write22, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22.push(dark_weights_normed_dark_weights_normed_update_0_write22);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write23_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write23, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23.push(dark_weights_normed_dark_weights_normed_update_0_write23);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write24_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write24, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24.push(dark_weights_normed_dark_weights_normed_update_0_write24);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write25_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write25, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25.push(dark_weights_normed_dark_weights_normed_update_0_write25);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write26_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write26, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26.push(dark_weights_normed_dark_weights_normed_update_0_write26);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write27_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write27, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27.push(dark_weights_normed_dark_weights_normed_update_0_write27);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write28_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write28, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28.push(dark_weights_normed_dark_weights_normed_update_0_write28);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write29_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write29, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29.push(dark_weights_normed_dark_weights_normed_update_0_write29);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write3_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write3, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3.push(dark_weights_normed_dark_weights_normed_update_0_write3);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write30_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write30, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30.push(dark_weights_normed_dark_weights_normed_update_0_write30);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write31_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write31, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31.push(dark_weights_normed_dark_weights_normed_update_0_write31);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write32_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write32, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write32_to_fused_level_0_rd32.push(dark_weights_normed_dark_weights_normed_update_0_write32);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write33_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write33, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write33_to_fused_level_0_rd33.push(dark_weights_normed_dark_weights_normed_update_0_write33);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write34_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write34, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write34_to_fused_level_0_rd34.push(dark_weights_normed_dark_weights_normed_update_0_write34);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write35_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write35, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write35_to_fused_level_0_rd35.push(dark_weights_normed_dark_weights_normed_update_0_write35);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write36_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write36, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write36_to_fused_level_0_rd36.push(dark_weights_normed_dark_weights_normed_update_0_write36);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write37_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write37, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write37_to_fused_level_0_rd37.push(dark_weights_normed_dark_weights_normed_update_0_write37);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write38_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write38, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write38_to_fused_level_0_rd38.push(dark_weights_normed_dark_weights_normed_update_0_write38);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write39_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write39, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write39_to_fused_level_0_rd39.push(dark_weights_normed_dark_weights_normed_update_0_write39);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write4_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write4, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4.push(dark_weights_normed_dark_weights_normed_update_0_write4);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write40_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write40, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write40_to_fused_level_0_rd40.push(dark_weights_normed_dark_weights_normed_update_0_write40);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write41_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write41, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write41_to_fused_level_0_rd41.push(dark_weights_normed_dark_weights_normed_update_0_write41);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write42_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write42, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write42_to_fused_level_0_rd42.push(dark_weights_normed_dark_weights_normed_update_0_write42);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write43_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write43, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write43_to_fused_level_0_rd43.push(dark_weights_normed_dark_weights_normed_update_0_write43);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write44_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write44, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write44_to_fused_level_0_rd44.push(dark_weights_normed_dark_weights_normed_update_0_write44);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write45_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write45, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write45_to_fused_level_0_rd45.push(dark_weights_normed_dark_weights_normed_update_0_write45);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write46_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write46, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write46_to_fused_level_0_rd46.push(dark_weights_normed_dark_weights_normed_update_0_write46);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write47_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write47, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write47_to_fused_level_0_rd47.push(dark_weights_normed_dark_weights_normed_update_0_write47);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write48_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write48, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write48_to_fused_level_0_rd48.push(dark_weights_normed_dark_weights_normed_update_0_write48);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write49_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write49, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write49_to_fused_level_0_rd49.push(dark_weights_normed_dark_weights_normed_update_0_write49);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write5_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write5, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5.push(dark_weights_normed_dark_weights_normed_update_0_write5);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write50_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write50, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write50_to_fused_level_0_rd50.push(dark_weights_normed_dark_weights_normed_update_0_write50);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write51_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write51, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write51_to_fused_level_0_rd51.push(dark_weights_normed_dark_weights_normed_update_0_write51);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write52_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write52, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write52_to_fused_level_0_rd52.push(dark_weights_normed_dark_weights_normed_update_0_write52);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write53_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write53, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write53_to_fused_level_0_rd53.push(dark_weights_normed_dark_weights_normed_update_0_write53);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write54_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write54, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write54_to_fused_level_0_rd54.push(dark_weights_normed_dark_weights_normed_update_0_write54);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write55_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write55, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write55_to_fused_level_0_rd55.push(dark_weights_normed_dark_weights_normed_update_0_write55);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write56_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write56, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write56_to_fused_level_0_rd56.push(dark_weights_normed_dark_weights_normed_update_0_write56);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write57_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write57, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write57_to_fused_level_0_rd57.push(dark_weights_normed_dark_weights_normed_update_0_write57);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write58_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write58, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write58_to_fused_level_0_rd58.push(dark_weights_normed_dark_weights_normed_update_0_write58);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write59_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write59, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write59_to_fused_level_0_rd59.push(dark_weights_normed_dark_weights_normed_update_0_write59);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write6_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write6, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6.push(dark_weights_normed_dark_weights_normed_update_0_write6);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write60_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write60, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write60_to_fused_level_0_rd60.push(dark_weights_normed_dark_weights_normed_update_0_write60);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write61_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write61, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write61_to_fused_level_0_rd61.push(dark_weights_normed_dark_weights_normed_update_0_write61);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write62_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write62, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write62_to_fused_level_0_rd62.push(dark_weights_normed_dark_weights_normed_update_0_write62);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write63_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write63, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write63_to_fused_level_0_rd63.push(dark_weights_normed_dark_weights_normed_update_0_write63);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write7_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write7, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7.push(dark_weights_normed_dark_weights_normed_update_0_write7);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write8_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write8, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8.push(dark_weights_normed_dark_weights_normed_update_0_write8);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write9_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write9, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9.push(dark_weights_normed_dark_weights_normed_update_0_write9);
}

inline hw_uint<16> fused_level_0_rd0_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd32_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd32 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write32 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write32_to_fused_level_0_rd32.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write32;
  return 0;
}

inline hw_uint<16> fused_level_0_rd33_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd33 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write33 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write33_to_fused_level_0_rd33.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write33;
  return 0;
}

inline hw_uint<16> fused_level_0_rd34_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd34 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write34 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write34_to_fused_level_0_rd34.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write34;
  return 0;
}

inline hw_uint<16> fused_level_0_rd35_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd35 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write35 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write35_to_fused_level_0_rd35.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write35;
  return 0;
}

inline hw_uint<16> fused_level_0_rd36_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd36 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write36 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write36_to_fused_level_0_rd36.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write36;
  return 0;
}

inline hw_uint<16> fused_level_0_rd37_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd37 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write37 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write37_to_fused_level_0_rd37.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write37;
  return 0;
}

inline hw_uint<16> fused_level_0_rd38_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd38 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write38 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write38_to_fused_level_0_rd38.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write38;
  return 0;
}

inline hw_uint<16> fused_level_0_rd39_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd39 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write39 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write39_to_fused_level_0_rd39.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write39;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd40_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd40 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write40 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write40_to_fused_level_0_rd40.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write40;
  return 0;
}

inline hw_uint<16> fused_level_0_rd41_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd41 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write41 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write41_to_fused_level_0_rd41.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write41;
  return 0;
}

inline hw_uint<16> fused_level_0_rd42_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd42 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write42 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write42_to_fused_level_0_rd42.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write42;
  return 0;
}

inline hw_uint<16> fused_level_0_rd43_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd43 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write43 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write43_to_fused_level_0_rd43.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write43;
  return 0;
}

inline hw_uint<16> fused_level_0_rd44_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd44 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write44 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write44_to_fused_level_0_rd44.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write44;
  return 0;
}

inline hw_uint<16> fused_level_0_rd45_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd45 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write45 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write45_to_fused_level_0_rd45.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write45;
  return 0;
}

inline hw_uint<16> fused_level_0_rd46_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd46 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write46 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write46_to_fused_level_0_rd46.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write46;
  return 0;
}

inline hw_uint<16> fused_level_0_rd47_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd47 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write47 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write47_to_fused_level_0_rd47.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write47;
  return 0;
}

inline hw_uint<16> fused_level_0_rd48_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd48 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write48 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write48_to_fused_level_0_rd48.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write48;
  return 0;
}

inline hw_uint<16> fused_level_0_rd49_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd49 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write49 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write49_to_fused_level_0_rd49.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write49;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd50_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd50 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write50 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write50_to_fused_level_0_rd50.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write50;
  return 0;
}

inline hw_uint<16> fused_level_0_rd51_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd51 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write51 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write51_to_fused_level_0_rd51.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write51;
  return 0;
}

inline hw_uint<16> fused_level_0_rd52_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd52 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write52 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write52_to_fused_level_0_rd52.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write52;
  return 0;
}

inline hw_uint<16> fused_level_0_rd53_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd53 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write53 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write53_to_fused_level_0_rd53.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write53;
  return 0;
}

inline hw_uint<16> fused_level_0_rd54_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd54 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write54 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write54_to_fused_level_0_rd54.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write54;
  return 0;
}

inline hw_uint<16> fused_level_0_rd55_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd55 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write55 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write55_to_fused_level_0_rd55.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write55;
  return 0;
}

inline hw_uint<16> fused_level_0_rd56_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd56 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write56 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write56_to_fused_level_0_rd56.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write56;
  return 0;
}

inline hw_uint<16> fused_level_0_rd57_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd57 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write57 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write57_to_fused_level_0_rd57.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write57;
  return 0;
}

inline hw_uint<16> fused_level_0_rd58_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd58 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write58 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write58_to_fused_level_0_rd58.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write58;
  return 0;
}

inline hw_uint<16> fused_level_0_rd59_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd59 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write59 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write59_to_fused_level_0_rd59.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write59;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd60_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd60 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write60 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write60_to_fused_level_0_rd60.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write60;
  return 0;
}

inline hw_uint<16> fused_level_0_rd61_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd61 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write61 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write61_to_fused_level_0_rd61.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write61;
  return 0;
}

inline hw_uint<16> fused_level_0_rd62_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd62 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write62 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write62_to_fused_level_0_rd62.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write62;
  return 0;
}

inline hw_uint<16> fused_level_0_rd63_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd63 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write63 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write63_to_fused_level_0_rd63.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write63;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

// # of bundles = 2
// dark_weights_normed_update_0_write
//	dark_weights_normed_dark_weights_normed_update_0_write0
//	dark_weights_normed_dark_weights_normed_update_0_write1
//	dark_weights_normed_dark_weights_normed_update_0_write2
//	dark_weights_normed_dark_weights_normed_update_0_write3
//	dark_weights_normed_dark_weights_normed_update_0_write4
//	dark_weights_normed_dark_weights_normed_update_0_write5
//	dark_weights_normed_dark_weights_normed_update_0_write6
//	dark_weights_normed_dark_weights_normed_update_0_write7
//	dark_weights_normed_dark_weights_normed_update_0_write8
//	dark_weights_normed_dark_weights_normed_update_0_write9
//	dark_weights_normed_dark_weights_normed_update_0_write10
//	dark_weights_normed_dark_weights_normed_update_0_write11
//	dark_weights_normed_dark_weights_normed_update_0_write12
//	dark_weights_normed_dark_weights_normed_update_0_write13
//	dark_weights_normed_dark_weights_normed_update_0_write14
//	dark_weights_normed_dark_weights_normed_update_0_write15
//	dark_weights_normed_dark_weights_normed_update_0_write16
//	dark_weights_normed_dark_weights_normed_update_0_write17
//	dark_weights_normed_dark_weights_normed_update_0_write18
//	dark_weights_normed_dark_weights_normed_update_0_write19
//	dark_weights_normed_dark_weights_normed_update_0_write20
//	dark_weights_normed_dark_weights_normed_update_0_write21
//	dark_weights_normed_dark_weights_normed_update_0_write22
//	dark_weights_normed_dark_weights_normed_update_0_write23
//	dark_weights_normed_dark_weights_normed_update_0_write24
//	dark_weights_normed_dark_weights_normed_update_0_write25
//	dark_weights_normed_dark_weights_normed_update_0_write26
//	dark_weights_normed_dark_weights_normed_update_0_write27
//	dark_weights_normed_dark_weights_normed_update_0_write28
//	dark_weights_normed_dark_weights_normed_update_0_write29
//	dark_weights_normed_dark_weights_normed_update_0_write30
//	dark_weights_normed_dark_weights_normed_update_0_write31
//	dark_weights_normed_dark_weights_normed_update_0_write32
//	dark_weights_normed_dark_weights_normed_update_0_write33
//	dark_weights_normed_dark_weights_normed_update_0_write34
//	dark_weights_normed_dark_weights_normed_update_0_write35
//	dark_weights_normed_dark_weights_normed_update_0_write36
//	dark_weights_normed_dark_weights_normed_update_0_write37
//	dark_weights_normed_dark_weights_normed_update_0_write38
//	dark_weights_normed_dark_weights_normed_update_0_write39
//	dark_weights_normed_dark_weights_normed_update_0_write40
//	dark_weights_normed_dark_weights_normed_update_0_write41
//	dark_weights_normed_dark_weights_normed_update_0_write42
//	dark_weights_normed_dark_weights_normed_update_0_write43
//	dark_weights_normed_dark_weights_normed_update_0_write44
//	dark_weights_normed_dark_weights_normed_update_0_write45
//	dark_weights_normed_dark_weights_normed_update_0_write46
//	dark_weights_normed_dark_weights_normed_update_0_write47
//	dark_weights_normed_dark_weights_normed_update_0_write48
//	dark_weights_normed_dark_weights_normed_update_0_write49
//	dark_weights_normed_dark_weights_normed_update_0_write50
//	dark_weights_normed_dark_weights_normed_update_0_write51
//	dark_weights_normed_dark_weights_normed_update_0_write52
//	dark_weights_normed_dark_weights_normed_update_0_write53
//	dark_weights_normed_dark_weights_normed_update_0_write54
//	dark_weights_normed_dark_weights_normed_update_0_write55
//	dark_weights_normed_dark_weights_normed_update_0_write56
//	dark_weights_normed_dark_weights_normed_update_0_write57
//	dark_weights_normed_dark_weights_normed_update_0_write58
//	dark_weights_normed_dark_weights_normed_update_0_write59
//	dark_weights_normed_dark_weights_normed_update_0_write60
//	dark_weights_normed_dark_weights_normed_update_0_write61
//	dark_weights_normed_dark_weights_normed_update_0_write62
//	dark_weights_normed_dark_weights_normed_update_0_write63
inline void dark_weights_normed_dark_weights_normed_update_0_write_bundle_write(hw_uint<1024>& dark_weights_normed_update_0_write, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write0_res = dark_weights_normed_update_0_write.extract<0, 15>();
	dark_weights_normed_dark_weights_normed_update_0_write0_write(dark_weights_normed_dark_weights_normed_update_0_write0_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write1_res = dark_weights_normed_update_0_write.extract<16, 31>();
	dark_weights_normed_dark_weights_normed_update_0_write1_write(dark_weights_normed_dark_weights_normed_update_0_write1_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write2_res = dark_weights_normed_update_0_write.extract<32, 47>();
	dark_weights_normed_dark_weights_normed_update_0_write2_write(dark_weights_normed_dark_weights_normed_update_0_write2_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write3_res = dark_weights_normed_update_0_write.extract<48, 63>();
	dark_weights_normed_dark_weights_normed_update_0_write3_write(dark_weights_normed_dark_weights_normed_update_0_write3_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write4_res = dark_weights_normed_update_0_write.extract<64, 79>();
	dark_weights_normed_dark_weights_normed_update_0_write4_write(dark_weights_normed_dark_weights_normed_update_0_write4_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write5_res = dark_weights_normed_update_0_write.extract<80, 95>();
	dark_weights_normed_dark_weights_normed_update_0_write5_write(dark_weights_normed_dark_weights_normed_update_0_write5_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write6_res = dark_weights_normed_update_0_write.extract<96, 111>();
	dark_weights_normed_dark_weights_normed_update_0_write6_write(dark_weights_normed_dark_weights_normed_update_0_write6_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write7_res = dark_weights_normed_update_0_write.extract<112, 127>();
	dark_weights_normed_dark_weights_normed_update_0_write7_write(dark_weights_normed_dark_weights_normed_update_0_write7_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write8_res = dark_weights_normed_update_0_write.extract<128, 143>();
	dark_weights_normed_dark_weights_normed_update_0_write8_write(dark_weights_normed_dark_weights_normed_update_0_write8_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write9_res = dark_weights_normed_update_0_write.extract<144, 159>();
	dark_weights_normed_dark_weights_normed_update_0_write9_write(dark_weights_normed_dark_weights_normed_update_0_write9_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write10_res = dark_weights_normed_update_0_write.extract<160, 175>();
	dark_weights_normed_dark_weights_normed_update_0_write10_write(dark_weights_normed_dark_weights_normed_update_0_write10_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write11_res = dark_weights_normed_update_0_write.extract<176, 191>();
	dark_weights_normed_dark_weights_normed_update_0_write11_write(dark_weights_normed_dark_weights_normed_update_0_write11_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write12_res = dark_weights_normed_update_0_write.extract<192, 207>();
	dark_weights_normed_dark_weights_normed_update_0_write12_write(dark_weights_normed_dark_weights_normed_update_0_write12_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write13_res = dark_weights_normed_update_0_write.extract<208, 223>();
	dark_weights_normed_dark_weights_normed_update_0_write13_write(dark_weights_normed_dark_weights_normed_update_0_write13_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write14_res = dark_weights_normed_update_0_write.extract<224, 239>();
	dark_weights_normed_dark_weights_normed_update_0_write14_write(dark_weights_normed_dark_weights_normed_update_0_write14_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write15_res = dark_weights_normed_update_0_write.extract<240, 255>();
	dark_weights_normed_dark_weights_normed_update_0_write15_write(dark_weights_normed_dark_weights_normed_update_0_write15_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write16_res = dark_weights_normed_update_0_write.extract<256, 271>();
	dark_weights_normed_dark_weights_normed_update_0_write16_write(dark_weights_normed_dark_weights_normed_update_0_write16_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write17_res = dark_weights_normed_update_0_write.extract<272, 287>();
	dark_weights_normed_dark_weights_normed_update_0_write17_write(dark_weights_normed_dark_weights_normed_update_0_write17_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write18_res = dark_weights_normed_update_0_write.extract<288, 303>();
	dark_weights_normed_dark_weights_normed_update_0_write18_write(dark_weights_normed_dark_weights_normed_update_0_write18_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write19_res = dark_weights_normed_update_0_write.extract<304, 319>();
	dark_weights_normed_dark_weights_normed_update_0_write19_write(dark_weights_normed_dark_weights_normed_update_0_write19_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write20_res = dark_weights_normed_update_0_write.extract<320, 335>();
	dark_weights_normed_dark_weights_normed_update_0_write20_write(dark_weights_normed_dark_weights_normed_update_0_write20_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write21_res = dark_weights_normed_update_0_write.extract<336, 351>();
	dark_weights_normed_dark_weights_normed_update_0_write21_write(dark_weights_normed_dark_weights_normed_update_0_write21_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write22_res = dark_weights_normed_update_0_write.extract<352, 367>();
	dark_weights_normed_dark_weights_normed_update_0_write22_write(dark_weights_normed_dark_weights_normed_update_0_write22_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write23_res = dark_weights_normed_update_0_write.extract<368, 383>();
	dark_weights_normed_dark_weights_normed_update_0_write23_write(dark_weights_normed_dark_weights_normed_update_0_write23_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write24_res = dark_weights_normed_update_0_write.extract<384, 399>();
	dark_weights_normed_dark_weights_normed_update_0_write24_write(dark_weights_normed_dark_weights_normed_update_0_write24_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write25_res = dark_weights_normed_update_0_write.extract<400, 415>();
	dark_weights_normed_dark_weights_normed_update_0_write25_write(dark_weights_normed_dark_weights_normed_update_0_write25_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write26_res = dark_weights_normed_update_0_write.extract<416, 431>();
	dark_weights_normed_dark_weights_normed_update_0_write26_write(dark_weights_normed_dark_weights_normed_update_0_write26_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write27_res = dark_weights_normed_update_0_write.extract<432, 447>();
	dark_weights_normed_dark_weights_normed_update_0_write27_write(dark_weights_normed_dark_weights_normed_update_0_write27_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write28_res = dark_weights_normed_update_0_write.extract<448, 463>();
	dark_weights_normed_dark_weights_normed_update_0_write28_write(dark_weights_normed_dark_weights_normed_update_0_write28_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write29_res = dark_weights_normed_update_0_write.extract<464, 479>();
	dark_weights_normed_dark_weights_normed_update_0_write29_write(dark_weights_normed_dark_weights_normed_update_0_write29_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write30_res = dark_weights_normed_update_0_write.extract<480, 495>();
	dark_weights_normed_dark_weights_normed_update_0_write30_write(dark_weights_normed_dark_weights_normed_update_0_write30_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write31_res = dark_weights_normed_update_0_write.extract<496, 511>();
	dark_weights_normed_dark_weights_normed_update_0_write31_write(dark_weights_normed_dark_weights_normed_update_0_write31_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write32_res = dark_weights_normed_update_0_write.extract<512, 527>();
	dark_weights_normed_dark_weights_normed_update_0_write32_write(dark_weights_normed_dark_weights_normed_update_0_write32_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write33_res = dark_weights_normed_update_0_write.extract<528, 543>();
	dark_weights_normed_dark_weights_normed_update_0_write33_write(dark_weights_normed_dark_weights_normed_update_0_write33_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write34_res = dark_weights_normed_update_0_write.extract<544, 559>();
	dark_weights_normed_dark_weights_normed_update_0_write34_write(dark_weights_normed_dark_weights_normed_update_0_write34_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write35_res = dark_weights_normed_update_0_write.extract<560, 575>();
	dark_weights_normed_dark_weights_normed_update_0_write35_write(dark_weights_normed_dark_weights_normed_update_0_write35_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write36_res = dark_weights_normed_update_0_write.extract<576, 591>();
	dark_weights_normed_dark_weights_normed_update_0_write36_write(dark_weights_normed_dark_weights_normed_update_0_write36_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write37_res = dark_weights_normed_update_0_write.extract<592, 607>();
	dark_weights_normed_dark_weights_normed_update_0_write37_write(dark_weights_normed_dark_weights_normed_update_0_write37_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write38_res = dark_weights_normed_update_0_write.extract<608, 623>();
	dark_weights_normed_dark_weights_normed_update_0_write38_write(dark_weights_normed_dark_weights_normed_update_0_write38_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write39_res = dark_weights_normed_update_0_write.extract<624, 639>();
	dark_weights_normed_dark_weights_normed_update_0_write39_write(dark_weights_normed_dark_weights_normed_update_0_write39_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write40_res = dark_weights_normed_update_0_write.extract<640, 655>();
	dark_weights_normed_dark_weights_normed_update_0_write40_write(dark_weights_normed_dark_weights_normed_update_0_write40_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write41_res = dark_weights_normed_update_0_write.extract<656, 671>();
	dark_weights_normed_dark_weights_normed_update_0_write41_write(dark_weights_normed_dark_weights_normed_update_0_write41_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write42_res = dark_weights_normed_update_0_write.extract<672, 687>();
	dark_weights_normed_dark_weights_normed_update_0_write42_write(dark_weights_normed_dark_weights_normed_update_0_write42_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write43_res = dark_weights_normed_update_0_write.extract<688, 703>();
	dark_weights_normed_dark_weights_normed_update_0_write43_write(dark_weights_normed_dark_weights_normed_update_0_write43_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write44_res = dark_weights_normed_update_0_write.extract<704, 719>();
	dark_weights_normed_dark_weights_normed_update_0_write44_write(dark_weights_normed_dark_weights_normed_update_0_write44_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write45_res = dark_weights_normed_update_0_write.extract<720, 735>();
	dark_weights_normed_dark_weights_normed_update_0_write45_write(dark_weights_normed_dark_weights_normed_update_0_write45_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write46_res = dark_weights_normed_update_0_write.extract<736, 751>();
	dark_weights_normed_dark_weights_normed_update_0_write46_write(dark_weights_normed_dark_weights_normed_update_0_write46_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write47_res = dark_weights_normed_update_0_write.extract<752, 767>();
	dark_weights_normed_dark_weights_normed_update_0_write47_write(dark_weights_normed_dark_weights_normed_update_0_write47_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write48_res = dark_weights_normed_update_0_write.extract<768, 783>();
	dark_weights_normed_dark_weights_normed_update_0_write48_write(dark_weights_normed_dark_weights_normed_update_0_write48_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write49_res = dark_weights_normed_update_0_write.extract<784, 799>();
	dark_weights_normed_dark_weights_normed_update_0_write49_write(dark_weights_normed_dark_weights_normed_update_0_write49_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write50_res = dark_weights_normed_update_0_write.extract<800, 815>();
	dark_weights_normed_dark_weights_normed_update_0_write50_write(dark_weights_normed_dark_weights_normed_update_0_write50_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write51_res = dark_weights_normed_update_0_write.extract<816, 831>();
	dark_weights_normed_dark_weights_normed_update_0_write51_write(dark_weights_normed_dark_weights_normed_update_0_write51_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write52_res = dark_weights_normed_update_0_write.extract<832, 847>();
	dark_weights_normed_dark_weights_normed_update_0_write52_write(dark_weights_normed_dark_weights_normed_update_0_write52_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write53_res = dark_weights_normed_update_0_write.extract<848, 863>();
	dark_weights_normed_dark_weights_normed_update_0_write53_write(dark_weights_normed_dark_weights_normed_update_0_write53_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write54_res = dark_weights_normed_update_0_write.extract<864, 879>();
	dark_weights_normed_dark_weights_normed_update_0_write54_write(dark_weights_normed_dark_weights_normed_update_0_write54_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write55_res = dark_weights_normed_update_0_write.extract<880, 895>();
	dark_weights_normed_dark_weights_normed_update_0_write55_write(dark_weights_normed_dark_weights_normed_update_0_write55_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write56_res = dark_weights_normed_update_0_write.extract<896, 911>();
	dark_weights_normed_dark_weights_normed_update_0_write56_write(dark_weights_normed_dark_weights_normed_update_0_write56_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write57_res = dark_weights_normed_update_0_write.extract<912, 927>();
	dark_weights_normed_dark_weights_normed_update_0_write57_write(dark_weights_normed_dark_weights_normed_update_0_write57_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write58_res = dark_weights_normed_update_0_write.extract<928, 943>();
	dark_weights_normed_dark_weights_normed_update_0_write58_write(dark_weights_normed_dark_weights_normed_update_0_write58_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write59_res = dark_weights_normed_update_0_write.extract<944, 959>();
	dark_weights_normed_dark_weights_normed_update_0_write59_write(dark_weights_normed_dark_weights_normed_update_0_write59_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write60_res = dark_weights_normed_update_0_write.extract<960, 975>();
	dark_weights_normed_dark_weights_normed_update_0_write60_write(dark_weights_normed_dark_weights_normed_update_0_write60_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write61_res = dark_weights_normed_update_0_write.extract<976, 991>();
	dark_weights_normed_dark_weights_normed_update_0_write61_write(dark_weights_normed_dark_weights_normed_update_0_write61_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write62_res = dark_weights_normed_update_0_write.extract<992, 1007>();
	dark_weights_normed_dark_weights_normed_update_0_write62_write(dark_weights_normed_dark_weights_normed_update_0_write62_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write63_res = dark_weights_normed_update_0_write.extract<1008, 1023>();
	dark_weights_normed_dark_weights_normed_update_0_write63_write(dark_weights_normed_dark_weights_normed_update_0_write63_res, dark_weights_normed, d0, d1, dynamic_address);
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
//	fused_level_0_rd32
//	fused_level_0_rd33
//	fused_level_0_rd34
//	fused_level_0_rd35
//	fused_level_0_rd36
//	fused_level_0_rd37
//	fused_level_0_rd38
//	fused_level_0_rd39
//	fused_level_0_rd40
//	fused_level_0_rd41
//	fused_level_0_rd42
//	fused_level_0_rd43
//	fused_level_0_rd44
//	fused_level_0_rd45
//	fused_level_0_rd46
//	fused_level_0_rd47
//	fused_level_0_rd48
//	fused_level_0_rd49
//	fused_level_0_rd50
//	fused_level_0_rd51
//	fused_level_0_rd52
//	fused_level_0_rd53
//	fused_level_0_rd54
//	fused_level_0_rd55
//	fused_level_0_rd56
//	fused_level_0_rd57
//	fused_level_0_rd58
//	fused_level_0_rd59
//	fused_level_0_rd60
//	fused_level_0_rd61
//	fused_level_0_rd62
//	fused_level_0_rd63
inline hw_uint<1024> dark_weights_normed_fused_level_0_update_0_read_bundle_read(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31
    // fused_level_0_rd32
    // fused_level_0_rd33
    // fused_level_0_rd34
    // fused_level_0_rd35
    // fused_level_0_rd36
    // fused_level_0_rd37
    // fused_level_0_rd38
    // fused_level_0_rd39
    // fused_level_0_rd40
    // fused_level_0_rd41
    // fused_level_0_rd42
    // fused_level_0_rd43
    // fused_level_0_rd44
    // fused_level_0_rd45
    // fused_level_0_rd46
    // fused_level_0_rd47
    // fused_level_0_rd48
    // fused_level_0_rd49
    // fused_level_0_rd50
    // fused_level_0_rd51
    // fused_level_0_rd52
    // fused_level_0_rd53
    // fused_level_0_rd54
    // fused_level_0_rd55
    // fused_level_0_rd56
    // fused_level_0_rd57
    // fused_level_0_rd58
    // fused_level_0_rd59
    // fused_level_0_rd60
    // fused_level_0_rd61
    // fused_level_0_rd62
    // fused_level_0_rd63

	hw_uint<1024> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<0, 1024>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<16, 1024>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<32, 1024>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<48, 1024>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<64, 1024>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<80, 1024>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<96, 1024>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<112, 1024>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<128, 1024>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<144, 1024>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<160, 1024>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<176, 1024>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<192, 1024>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<208, 1024>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<224, 1024>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<240, 1024>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<256, 1024>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<272, 1024>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<288, 1024>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<304, 1024>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<320, 1024>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<336, 1024>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<352, 1024>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<368, 1024>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<384, 1024>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<400, 1024>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<416, 1024>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<432, 1024>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<448, 1024>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<464, 1024>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<480, 1024>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<496, 1024>(result, fused_level_0_rd31_res);
	hw_uint<16> fused_level_0_rd32_res = fused_level_0_rd32_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<512, 1024>(result, fused_level_0_rd32_res);
	hw_uint<16> fused_level_0_rd33_res = fused_level_0_rd33_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<528, 1024>(result, fused_level_0_rd33_res);
	hw_uint<16> fused_level_0_rd34_res = fused_level_0_rd34_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<544, 1024>(result, fused_level_0_rd34_res);
	hw_uint<16> fused_level_0_rd35_res = fused_level_0_rd35_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<560, 1024>(result, fused_level_0_rd35_res);
	hw_uint<16> fused_level_0_rd36_res = fused_level_0_rd36_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<576, 1024>(result, fused_level_0_rd36_res);
	hw_uint<16> fused_level_0_rd37_res = fused_level_0_rd37_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<592, 1024>(result, fused_level_0_rd37_res);
	hw_uint<16> fused_level_0_rd38_res = fused_level_0_rd38_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<608, 1024>(result, fused_level_0_rd38_res);
	hw_uint<16> fused_level_0_rd39_res = fused_level_0_rd39_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<624, 1024>(result, fused_level_0_rd39_res);
	hw_uint<16> fused_level_0_rd40_res = fused_level_0_rd40_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<640, 1024>(result, fused_level_0_rd40_res);
	hw_uint<16> fused_level_0_rd41_res = fused_level_0_rd41_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<656, 1024>(result, fused_level_0_rd41_res);
	hw_uint<16> fused_level_0_rd42_res = fused_level_0_rd42_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<672, 1024>(result, fused_level_0_rd42_res);
	hw_uint<16> fused_level_0_rd43_res = fused_level_0_rd43_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<688, 1024>(result, fused_level_0_rd43_res);
	hw_uint<16> fused_level_0_rd44_res = fused_level_0_rd44_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<704, 1024>(result, fused_level_0_rd44_res);
	hw_uint<16> fused_level_0_rd45_res = fused_level_0_rd45_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<720, 1024>(result, fused_level_0_rd45_res);
	hw_uint<16> fused_level_0_rd46_res = fused_level_0_rd46_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<736, 1024>(result, fused_level_0_rd46_res);
	hw_uint<16> fused_level_0_rd47_res = fused_level_0_rd47_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<752, 1024>(result, fused_level_0_rd47_res);
	hw_uint<16> fused_level_0_rd48_res = fused_level_0_rd48_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<768, 1024>(result, fused_level_0_rd48_res);
	hw_uint<16> fused_level_0_rd49_res = fused_level_0_rd49_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<784, 1024>(result, fused_level_0_rd49_res);
	hw_uint<16> fused_level_0_rd50_res = fused_level_0_rd50_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<800, 1024>(result, fused_level_0_rd50_res);
	hw_uint<16> fused_level_0_rd51_res = fused_level_0_rd51_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<816, 1024>(result, fused_level_0_rd51_res);
	hw_uint<16> fused_level_0_rd52_res = fused_level_0_rd52_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<832, 1024>(result, fused_level_0_rd52_res);
	hw_uint<16> fused_level_0_rd53_res = fused_level_0_rd53_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<848, 1024>(result, fused_level_0_rd53_res);
	hw_uint<16> fused_level_0_rd54_res = fused_level_0_rd54_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<864, 1024>(result, fused_level_0_rd54_res);
	hw_uint<16> fused_level_0_rd55_res = fused_level_0_rd55_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<880, 1024>(result, fused_level_0_rd55_res);
	hw_uint<16> fused_level_0_rd56_res = fused_level_0_rd56_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<896, 1024>(result, fused_level_0_rd56_res);
	hw_uint<16> fused_level_0_rd57_res = fused_level_0_rd57_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<912, 1024>(result, fused_level_0_rd57_res);
	hw_uint<16> fused_level_0_rd58_res = fused_level_0_rd58_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<928, 1024>(result, fused_level_0_rd58_res);
	hw_uint<16> fused_level_0_rd59_res = fused_level_0_rd59_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<944, 1024>(result, fused_level_0_rd59_res);
	hw_uint<16> fused_level_0_rd60_res = fused_level_0_rd60_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<960, 1024>(result, fused_level_0_rd60_res);
	hw_uint<16> fused_level_0_rd61_res = fused_level_0_rd61_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<976, 1024>(result, fused_level_0_rd61_res);
	hw_uint<16> fused_level_0_rd62_res = fused_level_0_rd62_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<992, 1024>(result, fused_level_0_rd62_res);
	hw_uint<16> fused_level_0_rd63_res = fused_level_0_rd63_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, fused_level_0_rd63_res);
	return result;
}

#include "hw_classes.h"

struct fused_level_0_fused_level_0_update_0_write0_to_wa32_rd0_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write1_to_wa32_rd1_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write10_to_wa32_rd10_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write11_to_wa32_rd11_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write12_to_wa32_rd12_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write13_to_wa32_rd13_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write14_to_wa32_rd14_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write15_to_wa32_rd15_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write16_to_wa32_rd16_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write17_to_wa32_rd17_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write18_to_wa32_rd18_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write19_to_wa32_rd19_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write2_to_wa32_rd2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write20_to_wa32_rd20_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write21_to_wa32_rd21_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write22_to_wa32_rd22_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write23_to_wa32_rd23_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write24_to_wa32_rd24_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write25_to_wa32_rd25_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write26_to_wa32_rd26_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write27_to_wa32_rd27_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write28_to_wa32_rd28_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write29_to_wa32_rd29_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write3_to_wa32_rd3_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write30_to_wa32_rd30_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write31_to_wa32_rd31_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write32_to_wa32_rd32_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write33_to_wa32_rd33_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write34_to_wa32_rd34_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write35_to_wa32_rd35_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write36_to_wa32_rd36_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write37_to_wa32_rd37_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write38_to_wa32_rd38_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write39_to_wa32_rd39_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write4_to_wa32_rd4_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write40_to_wa32_rd40_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write41_to_wa32_rd41_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write42_to_wa32_rd42_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write43_to_wa32_rd43_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write44_to_wa32_rd44_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write45_to_wa32_rd45_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write46_to_wa32_rd46_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write47_to_wa32_rd47_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write48_to_wa32_rd48_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write49_to_wa32_rd49_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write5_to_wa32_rd5_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write50_to_wa32_rd50_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write51_to_wa32_rd51_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write52_to_wa32_rd52_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write53_to_wa32_rd53_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write54_to_wa32_rd54_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write55_to_wa32_rd55_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write56_to_wa32_rd56_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write57_to_wa32_rd57_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write58_to_wa32_rd58_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write59_to_wa32_rd59_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write6_to_wa32_rd6_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write60_to_wa32_rd60_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write61_to_wa32_rd61_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write62_to_wa32_rd62_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write63_to_wa32_rd63_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write7_to_wa32_rd7_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write8_to_wa32_rd8_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write9_to_wa32_rd9_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_cache {
  // # of banks: 64
  fused_level_0_fused_level_0_update_0_write0_to_wa32_rd0_cache fused_level_0_fused_level_0_update_0_write0_to_wa32_rd0;
  fused_level_0_fused_level_0_update_0_write1_to_wa32_rd1_cache fused_level_0_fused_level_0_update_0_write1_to_wa32_rd1;
  fused_level_0_fused_level_0_update_0_write10_to_wa32_rd10_cache fused_level_0_fused_level_0_update_0_write10_to_wa32_rd10;
  fused_level_0_fused_level_0_update_0_write11_to_wa32_rd11_cache fused_level_0_fused_level_0_update_0_write11_to_wa32_rd11;
  fused_level_0_fused_level_0_update_0_write12_to_wa32_rd12_cache fused_level_0_fused_level_0_update_0_write12_to_wa32_rd12;
  fused_level_0_fused_level_0_update_0_write13_to_wa32_rd13_cache fused_level_0_fused_level_0_update_0_write13_to_wa32_rd13;
  fused_level_0_fused_level_0_update_0_write14_to_wa32_rd14_cache fused_level_0_fused_level_0_update_0_write14_to_wa32_rd14;
  fused_level_0_fused_level_0_update_0_write15_to_wa32_rd15_cache fused_level_0_fused_level_0_update_0_write15_to_wa32_rd15;
  fused_level_0_fused_level_0_update_0_write16_to_wa32_rd16_cache fused_level_0_fused_level_0_update_0_write16_to_wa32_rd16;
  fused_level_0_fused_level_0_update_0_write17_to_wa32_rd17_cache fused_level_0_fused_level_0_update_0_write17_to_wa32_rd17;
  fused_level_0_fused_level_0_update_0_write18_to_wa32_rd18_cache fused_level_0_fused_level_0_update_0_write18_to_wa32_rd18;
  fused_level_0_fused_level_0_update_0_write19_to_wa32_rd19_cache fused_level_0_fused_level_0_update_0_write19_to_wa32_rd19;
  fused_level_0_fused_level_0_update_0_write2_to_wa32_rd2_cache fused_level_0_fused_level_0_update_0_write2_to_wa32_rd2;
  fused_level_0_fused_level_0_update_0_write20_to_wa32_rd20_cache fused_level_0_fused_level_0_update_0_write20_to_wa32_rd20;
  fused_level_0_fused_level_0_update_0_write21_to_wa32_rd21_cache fused_level_0_fused_level_0_update_0_write21_to_wa32_rd21;
  fused_level_0_fused_level_0_update_0_write22_to_wa32_rd22_cache fused_level_0_fused_level_0_update_0_write22_to_wa32_rd22;
  fused_level_0_fused_level_0_update_0_write23_to_wa32_rd23_cache fused_level_0_fused_level_0_update_0_write23_to_wa32_rd23;
  fused_level_0_fused_level_0_update_0_write24_to_wa32_rd24_cache fused_level_0_fused_level_0_update_0_write24_to_wa32_rd24;
  fused_level_0_fused_level_0_update_0_write25_to_wa32_rd25_cache fused_level_0_fused_level_0_update_0_write25_to_wa32_rd25;
  fused_level_0_fused_level_0_update_0_write26_to_wa32_rd26_cache fused_level_0_fused_level_0_update_0_write26_to_wa32_rd26;
  fused_level_0_fused_level_0_update_0_write27_to_wa32_rd27_cache fused_level_0_fused_level_0_update_0_write27_to_wa32_rd27;
  fused_level_0_fused_level_0_update_0_write28_to_wa32_rd28_cache fused_level_0_fused_level_0_update_0_write28_to_wa32_rd28;
  fused_level_0_fused_level_0_update_0_write29_to_wa32_rd29_cache fused_level_0_fused_level_0_update_0_write29_to_wa32_rd29;
  fused_level_0_fused_level_0_update_0_write3_to_wa32_rd3_cache fused_level_0_fused_level_0_update_0_write3_to_wa32_rd3;
  fused_level_0_fused_level_0_update_0_write30_to_wa32_rd30_cache fused_level_0_fused_level_0_update_0_write30_to_wa32_rd30;
  fused_level_0_fused_level_0_update_0_write31_to_wa32_rd31_cache fused_level_0_fused_level_0_update_0_write31_to_wa32_rd31;
  fused_level_0_fused_level_0_update_0_write32_to_wa32_rd32_cache fused_level_0_fused_level_0_update_0_write32_to_wa32_rd32;
  fused_level_0_fused_level_0_update_0_write33_to_wa32_rd33_cache fused_level_0_fused_level_0_update_0_write33_to_wa32_rd33;
  fused_level_0_fused_level_0_update_0_write34_to_wa32_rd34_cache fused_level_0_fused_level_0_update_0_write34_to_wa32_rd34;
  fused_level_0_fused_level_0_update_0_write35_to_wa32_rd35_cache fused_level_0_fused_level_0_update_0_write35_to_wa32_rd35;
  fused_level_0_fused_level_0_update_0_write36_to_wa32_rd36_cache fused_level_0_fused_level_0_update_0_write36_to_wa32_rd36;
  fused_level_0_fused_level_0_update_0_write37_to_wa32_rd37_cache fused_level_0_fused_level_0_update_0_write37_to_wa32_rd37;
  fused_level_0_fused_level_0_update_0_write38_to_wa32_rd38_cache fused_level_0_fused_level_0_update_0_write38_to_wa32_rd38;
  fused_level_0_fused_level_0_update_0_write39_to_wa32_rd39_cache fused_level_0_fused_level_0_update_0_write39_to_wa32_rd39;
  fused_level_0_fused_level_0_update_0_write4_to_wa32_rd4_cache fused_level_0_fused_level_0_update_0_write4_to_wa32_rd4;
  fused_level_0_fused_level_0_update_0_write40_to_wa32_rd40_cache fused_level_0_fused_level_0_update_0_write40_to_wa32_rd40;
  fused_level_0_fused_level_0_update_0_write41_to_wa32_rd41_cache fused_level_0_fused_level_0_update_0_write41_to_wa32_rd41;
  fused_level_0_fused_level_0_update_0_write42_to_wa32_rd42_cache fused_level_0_fused_level_0_update_0_write42_to_wa32_rd42;
  fused_level_0_fused_level_0_update_0_write43_to_wa32_rd43_cache fused_level_0_fused_level_0_update_0_write43_to_wa32_rd43;
  fused_level_0_fused_level_0_update_0_write44_to_wa32_rd44_cache fused_level_0_fused_level_0_update_0_write44_to_wa32_rd44;
  fused_level_0_fused_level_0_update_0_write45_to_wa32_rd45_cache fused_level_0_fused_level_0_update_0_write45_to_wa32_rd45;
  fused_level_0_fused_level_0_update_0_write46_to_wa32_rd46_cache fused_level_0_fused_level_0_update_0_write46_to_wa32_rd46;
  fused_level_0_fused_level_0_update_0_write47_to_wa32_rd47_cache fused_level_0_fused_level_0_update_0_write47_to_wa32_rd47;
  fused_level_0_fused_level_0_update_0_write48_to_wa32_rd48_cache fused_level_0_fused_level_0_update_0_write48_to_wa32_rd48;
  fused_level_0_fused_level_0_update_0_write49_to_wa32_rd49_cache fused_level_0_fused_level_0_update_0_write49_to_wa32_rd49;
  fused_level_0_fused_level_0_update_0_write5_to_wa32_rd5_cache fused_level_0_fused_level_0_update_0_write5_to_wa32_rd5;
  fused_level_0_fused_level_0_update_0_write50_to_wa32_rd50_cache fused_level_0_fused_level_0_update_0_write50_to_wa32_rd50;
  fused_level_0_fused_level_0_update_0_write51_to_wa32_rd51_cache fused_level_0_fused_level_0_update_0_write51_to_wa32_rd51;
  fused_level_0_fused_level_0_update_0_write52_to_wa32_rd52_cache fused_level_0_fused_level_0_update_0_write52_to_wa32_rd52;
  fused_level_0_fused_level_0_update_0_write53_to_wa32_rd53_cache fused_level_0_fused_level_0_update_0_write53_to_wa32_rd53;
  fused_level_0_fused_level_0_update_0_write54_to_wa32_rd54_cache fused_level_0_fused_level_0_update_0_write54_to_wa32_rd54;
  fused_level_0_fused_level_0_update_0_write55_to_wa32_rd55_cache fused_level_0_fused_level_0_update_0_write55_to_wa32_rd55;
  fused_level_0_fused_level_0_update_0_write56_to_wa32_rd56_cache fused_level_0_fused_level_0_update_0_write56_to_wa32_rd56;
  fused_level_0_fused_level_0_update_0_write57_to_wa32_rd57_cache fused_level_0_fused_level_0_update_0_write57_to_wa32_rd57;
  fused_level_0_fused_level_0_update_0_write58_to_wa32_rd58_cache fused_level_0_fused_level_0_update_0_write58_to_wa32_rd58;
  fused_level_0_fused_level_0_update_0_write59_to_wa32_rd59_cache fused_level_0_fused_level_0_update_0_write59_to_wa32_rd59;
  fused_level_0_fused_level_0_update_0_write6_to_wa32_rd6_cache fused_level_0_fused_level_0_update_0_write6_to_wa32_rd6;
  fused_level_0_fused_level_0_update_0_write60_to_wa32_rd60_cache fused_level_0_fused_level_0_update_0_write60_to_wa32_rd60;
  fused_level_0_fused_level_0_update_0_write61_to_wa32_rd61_cache fused_level_0_fused_level_0_update_0_write61_to_wa32_rd61;
  fused_level_0_fused_level_0_update_0_write62_to_wa32_rd62_cache fused_level_0_fused_level_0_update_0_write62_to_wa32_rd62;
  fused_level_0_fused_level_0_update_0_write63_to_wa32_rd63_cache fused_level_0_fused_level_0_update_0_write63_to_wa32_rd63;
  fused_level_0_fused_level_0_update_0_write7_to_wa32_rd7_cache fused_level_0_fused_level_0_update_0_write7_to_wa32_rd7;
  fused_level_0_fused_level_0_update_0_write8_to_wa32_rd8_cache fused_level_0_fused_level_0_update_0_write8_to_wa32_rd8;
  fused_level_0_fused_level_0_update_0_write9_to_wa32_rd9_cache fused_level_0_fused_level_0_update_0_write9_to_wa32_rd9;
};



inline void fused_level_0_fused_level_0_update_0_write0_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write0, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write0_to_wa32_rd0.push(fused_level_0_fused_level_0_update_0_write0);
}

inline void fused_level_0_fused_level_0_update_0_write1_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write1, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write1_to_wa32_rd1.push(fused_level_0_fused_level_0_update_0_write1);
}

inline void fused_level_0_fused_level_0_update_0_write10_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write10, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write10_to_wa32_rd10.push(fused_level_0_fused_level_0_update_0_write10);
}

inline void fused_level_0_fused_level_0_update_0_write11_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write11, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write11_to_wa32_rd11.push(fused_level_0_fused_level_0_update_0_write11);
}

inline void fused_level_0_fused_level_0_update_0_write12_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write12, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write12_to_wa32_rd12.push(fused_level_0_fused_level_0_update_0_write12);
}

inline void fused_level_0_fused_level_0_update_0_write13_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write13, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write13_to_wa32_rd13.push(fused_level_0_fused_level_0_update_0_write13);
}

inline void fused_level_0_fused_level_0_update_0_write14_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write14, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write14_to_wa32_rd14.push(fused_level_0_fused_level_0_update_0_write14);
}

inline void fused_level_0_fused_level_0_update_0_write15_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write15, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write15_to_wa32_rd15.push(fused_level_0_fused_level_0_update_0_write15);
}

inline void fused_level_0_fused_level_0_update_0_write16_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write16, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write16_to_wa32_rd16.push(fused_level_0_fused_level_0_update_0_write16);
}

inline void fused_level_0_fused_level_0_update_0_write17_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write17, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write17_to_wa32_rd17.push(fused_level_0_fused_level_0_update_0_write17);
}

inline void fused_level_0_fused_level_0_update_0_write18_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write18, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write18_to_wa32_rd18.push(fused_level_0_fused_level_0_update_0_write18);
}

inline void fused_level_0_fused_level_0_update_0_write19_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write19, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write19_to_wa32_rd19.push(fused_level_0_fused_level_0_update_0_write19);
}

inline void fused_level_0_fused_level_0_update_0_write2_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write2, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write2_to_wa32_rd2.push(fused_level_0_fused_level_0_update_0_write2);
}

inline void fused_level_0_fused_level_0_update_0_write20_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write20, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write20_to_wa32_rd20.push(fused_level_0_fused_level_0_update_0_write20);
}

inline void fused_level_0_fused_level_0_update_0_write21_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write21, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write21_to_wa32_rd21.push(fused_level_0_fused_level_0_update_0_write21);
}

inline void fused_level_0_fused_level_0_update_0_write22_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write22, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write22_to_wa32_rd22.push(fused_level_0_fused_level_0_update_0_write22);
}

inline void fused_level_0_fused_level_0_update_0_write23_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write23, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write23_to_wa32_rd23.push(fused_level_0_fused_level_0_update_0_write23);
}

inline void fused_level_0_fused_level_0_update_0_write24_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write24, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write24_to_wa32_rd24.push(fused_level_0_fused_level_0_update_0_write24);
}

inline void fused_level_0_fused_level_0_update_0_write25_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write25, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write25_to_wa32_rd25.push(fused_level_0_fused_level_0_update_0_write25);
}

inline void fused_level_0_fused_level_0_update_0_write26_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write26, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write26_to_wa32_rd26.push(fused_level_0_fused_level_0_update_0_write26);
}

inline void fused_level_0_fused_level_0_update_0_write27_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write27, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write27_to_wa32_rd27.push(fused_level_0_fused_level_0_update_0_write27);
}

inline void fused_level_0_fused_level_0_update_0_write28_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write28, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write28_to_wa32_rd28.push(fused_level_0_fused_level_0_update_0_write28);
}

inline void fused_level_0_fused_level_0_update_0_write29_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write29, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write29_to_wa32_rd29.push(fused_level_0_fused_level_0_update_0_write29);
}

inline void fused_level_0_fused_level_0_update_0_write3_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write3, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write3_to_wa32_rd3.push(fused_level_0_fused_level_0_update_0_write3);
}

inline void fused_level_0_fused_level_0_update_0_write30_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write30, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write30_to_wa32_rd30.push(fused_level_0_fused_level_0_update_0_write30);
}

inline void fused_level_0_fused_level_0_update_0_write31_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write31, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write31_to_wa32_rd31.push(fused_level_0_fused_level_0_update_0_write31);
}

inline void fused_level_0_fused_level_0_update_0_write32_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write32, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write32_to_wa32_rd32.push(fused_level_0_fused_level_0_update_0_write32);
}

inline void fused_level_0_fused_level_0_update_0_write33_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write33, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write33_to_wa32_rd33.push(fused_level_0_fused_level_0_update_0_write33);
}

inline void fused_level_0_fused_level_0_update_0_write34_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write34, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write34_to_wa32_rd34.push(fused_level_0_fused_level_0_update_0_write34);
}

inline void fused_level_0_fused_level_0_update_0_write35_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write35, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write35_to_wa32_rd35.push(fused_level_0_fused_level_0_update_0_write35);
}

inline void fused_level_0_fused_level_0_update_0_write36_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write36, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write36_to_wa32_rd36.push(fused_level_0_fused_level_0_update_0_write36);
}

inline void fused_level_0_fused_level_0_update_0_write37_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write37, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write37_to_wa32_rd37.push(fused_level_0_fused_level_0_update_0_write37);
}

inline void fused_level_0_fused_level_0_update_0_write38_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write38, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write38_to_wa32_rd38.push(fused_level_0_fused_level_0_update_0_write38);
}

inline void fused_level_0_fused_level_0_update_0_write39_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write39, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write39_to_wa32_rd39.push(fused_level_0_fused_level_0_update_0_write39);
}

inline void fused_level_0_fused_level_0_update_0_write4_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write4, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write4_to_wa32_rd4.push(fused_level_0_fused_level_0_update_0_write4);
}

inline void fused_level_0_fused_level_0_update_0_write40_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write40, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write40_to_wa32_rd40.push(fused_level_0_fused_level_0_update_0_write40);
}

inline void fused_level_0_fused_level_0_update_0_write41_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write41, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write41_to_wa32_rd41.push(fused_level_0_fused_level_0_update_0_write41);
}

inline void fused_level_0_fused_level_0_update_0_write42_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write42, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write42_to_wa32_rd42.push(fused_level_0_fused_level_0_update_0_write42);
}

inline void fused_level_0_fused_level_0_update_0_write43_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write43, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write43_to_wa32_rd43.push(fused_level_0_fused_level_0_update_0_write43);
}

inline void fused_level_0_fused_level_0_update_0_write44_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write44, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write44_to_wa32_rd44.push(fused_level_0_fused_level_0_update_0_write44);
}

inline void fused_level_0_fused_level_0_update_0_write45_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write45, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write45_to_wa32_rd45.push(fused_level_0_fused_level_0_update_0_write45);
}

inline void fused_level_0_fused_level_0_update_0_write46_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write46, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write46_to_wa32_rd46.push(fused_level_0_fused_level_0_update_0_write46);
}

inline void fused_level_0_fused_level_0_update_0_write47_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write47, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write47_to_wa32_rd47.push(fused_level_0_fused_level_0_update_0_write47);
}

inline void fused_level_0_fused_level_0_update_0_write48_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write48, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write48_to_wa32_rd48.push(fused_level_0_fused_level_0_update_0_write48);
}

inline void fused_level_0_fused_level_0_update_0_write49_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write49, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write49_to_wa32_rd49.push(fused_level_0_fused_level_0_update_0_write49);
}

inline void fused_level_0_fused_level_0_update_0_write5_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write5, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write5_to_wa32_rd5.push(fused_level_0_fused_level_0_update_0_write5);
}

inline void fused_level_0_fused_level_0_update_0_write50_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write50, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write50_to_wa32_rd50.push(fused_level_0_fused_level_0_update_0_write50);
}

inline void fused_level_0_fused_level_0_update_0_write51_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write51, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write51_to_wa32_rd51.push(fused_level_0_fused_level_0_update_0_write51);
}

inline void fused_level_0_fused_level_0_update_0_write52_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write52, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write52_to_wa32_rd52.push(fused_level_0_fused_level_0_update_0_write52);
}

inline void fused_level_0_fused_level_0_update_0_write53_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write53, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write53_to_wa32_rd53.push(fused_level_0_fused_level_0_update_0_write53);
}

inline void fused_level_0_fused_level_0_update_0_write54_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write54, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write54_to_wa32_rd54.push(fused_level_0_fused_level_0_update_0_write54);
}

inline void fused_level_0_fused_level_0_update_0_write55_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write55, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write55_to_wa32_rd55.push(fused_level_0_fused_level_0_update_0_write55);
}

inline void fused_level_0_fused_level_0_update_0_write56_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write56, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write56_to_wa32_rd56.push(fused_level_0_fused_level_0_update_0_write56);
}

inline void fused_level_0_fused_level_0_update_0_write57_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write57, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write57_to_wa32_rd57.push(fused_level_0_fused_level_0_update_0_write57);
}

inline void fused_level_0_fused_level_0_update_0_write58_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write58, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write58_to_wa32_rd58.push(fused_level_0_fused_level_0_update_0_write58);
}

inline void fused_level_0_fused_level_0_update_0_write59_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write59, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write59_to_wa32_rd59.push(fused_level_0_fused_level_0_update_0_write59);
}

inline void fused_level_0_fused_level_0_update_0_write6_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write6, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write6_to_wa32_rd6.push(fused_level_0_fused_level_0_update_0_write6);
}

inline void fused_level_0_fused_level_0_update_0_write60_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write60, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write60_to_wa32_rd60.push(fused_level_0_fused_level_0_update_0_write60);
}

inline void fused_level_0_fused_level_0_update_0_write61_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write61, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write61_to_wa32_rd61.push(fused_level_0_fused_level_0_update_0_write61);
}

inline void fused_level_0_fused_level_0_update_0_write62_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write62, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write62_to_wa32_rd62.push(fused_level_0_fused_level_0_update_0_write62);
}

inline void fused_level_0_fused_level_0_update_0_write63_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write63, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write63_to_wa32_rd63.push(fused_level_0_fused_level_0_update_0_write63);
}

inline void fused_level_0_fused_level_0_update_0_write7_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write7, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write7_to_wa32_rd7.push(fused_level_0_fused_level_0_update_0_write7);
}

inline void fused_level_0_fused_level_0_update_0_write8_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write8, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write8_to_wa32_rd8.push(fused_level_0_fused_level_0_update_0_write8);
}

inline void fused_level_0_fused_level_0_update_0_write9_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write9, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write9_to_wa32_rd9.push(fused_level_0_fused_level_0_update_0_write9);
}

inline hw_uint<16> wa32_rd0_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd0 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write0 = fused_level_0.fused_level_0_fused_level_0_update_0_write0_to_wa32_rd0.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write0;
  return 0;
}

inline hw_uint<16> wa32_rd1_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd1 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write1 = fused_level_0.fused_level_0_fused_level_0_update_0_write1_to_wa32_rd1.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write1;
  return 0;
}

inline hw_uint<16> wa32_rd10_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd10 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write10 = fused_level_0.fused_level_0_fused_level_0_update_0_write10_to_wa32_rd10.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write10;
  return 0;
}

inline hw_uint<16> wa32_rd11_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd11 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write11 = fused_level_0.fused_level_0_fused_level_0_update_0_write11_to_wa32_rd11.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write11;
  return 0;
}

inline hw_uint<16> wa32_rd12_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd12 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write12 = fused_level_0.fused_level_0_fused_level_0_update_0_write12_to_wa32_rd12.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write12;
  return 0;
}

inline hw_uint<16> wa32_rd13_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd13 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write13 = fused_level_0.fused_level_0_fused_level_0_update_0_write13_to_wa32_rd13.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write13;
  return 0;
}

inline hw_uint<16> wa32_rd14_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd14 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write14 = fused_level_0.fused_level_0_fused_level_0_update_0_write14_to_wa32_rd14.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write14;
  return 0;
}

inline hw_uint<16> wa32_rd15_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd15 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write15 = fused_level_0.fused_level_0_fused_level_0_update_0_write15_to_wa32_rd15.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write15;
  return 0;
}

inline hw_uint<16> wa32_rd16_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd16 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write16 = fused_level_0.fused_level_0_fused_level_0_update_0_write16_to_wa32_rd16.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write16;
  return 0;
}

inline hw_uint<16> wa32_rd17_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd17 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write17 = fused_level_0.fused_level_0_fused_level_0_update_0_write17_to_wa32_rd17.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write17;
  return 0;
}

inline hw_uint<16> wa32_rd18_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd18 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write18 = fused_level_0.fused_level_0_fused_level_0_update_0_write18_to_wa32_rd18.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write18;
  return 0;
}

inline hw_uint<16> wa32_rd19_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd19 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write19 = fused_level_0.fused_level_0_fused_level_0_update_0_write19_to_wa32_rd19.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write19;
  return 0;
}

inline hw_uint<16> wa32_rd2_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd2 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write2 = fused_level_0.fused_level_0_fused_level_0_update_0_write2_to_wa32_rd2.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write2;
  return 0;
}

inline hw_uint<16> wa32_rd20_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd20 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write20 = fused_level_0.fused_level_0_fused_level_0_update_0_write20_to_wa32_rd20.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write20;
  return 0;
}

inline hw_uint<16> wa32_rd21_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd21 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write21 = fused_level_0.fused_level_0_fused_level_0_update_0_write21_to_wa32_rd21.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write21;
  return 0;
}

inline hw_uint<16> wa32_rd22_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd22 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write22 = fused_level_0.fused_level_0_fused_level_0_update_0_write22_to_wa32_rd22.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write22;
  return 0;
}

inline hw_uint<16> wa32_rd23_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd23 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write23 = fused_level_0.fused_level_0_fused_level_0_update_0_write23_to_wa32_rd23.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write23;
  return 0;
}

inline hw_uint<16> wa32_rd24_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd24 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write24 = fused_level_0.fused_level_0_fused_level_0_update_0_write24_to_wa32_rd24.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write24;
  return 0;
}

inline hw_uint<16> wa32_rd25_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd25 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write25 = fused_level_0.fused_level_0_fused_level_0_update_0_write25_to_wa32_rd25.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write25;
  return 0;
}

inline hw_uint<16> wa32_rd26_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd26 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write26 = fused_level_0.fused_level_0_fused_level_0_update_0_write26_to_wa32_rd26.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write26;
  return 0;
}

inline hw_uint<16> wa32_rd27_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd27 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write27 = fused_level_0.fused_level_0_fused_level_0_update_0_write27_to_wa32_rd27.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write27;
  return 0;
}

inline hw_uint<16> wa32_rd28_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd28 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write28 = fused_level_0.fused_level_0_fused_level_0_update_0_write28_to_wa32_rd28.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write28;
  return 0;
}

inline hw_uint<16> wa32_rd29_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd29 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write29 = fused_level_0.fused_level_0_fused_level_0_update_0_write29_to_wa32_rd29.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write29;
  return 0;
}

inline hw_uint<16> wa32_rd3_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd3 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write3 = fused_level_0.fused_level_0_fused_level_0_update_0_write3_to_wa32_rd3.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write3;
  return 0;
}

inline hw_uint<16> wa32_rd30_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd30 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write30 = fused_level_0.fused_level_0_fused_level_0_update_0_write30_to_wa32_rd30.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write30;
  return 0;
}

inline hw_uint<16> wa32_rd31_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd31 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write31 = fused_level_0.fused_level_0_fused_level_0_update_0_write31_to_wa32_rd31.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write31;
  return 0;
}

inline hw_uint<16> wa32_rd32_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd32 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write32 = fused_level_0.fused_level_0_fused_level_0_update_0_write32_to_wa32_rd32.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write32;
  return 0;
}

inline hw_uint<16> wa32_rd33_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd33 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write33 = fused_level_0.fused_level_0_fused_level_0_update_0_write33_to_wa32_rd33.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write33;
  return 0;
}

inline hw_uint<16> wa32_rd34_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd34 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write34 = fused_level_0.fused_level_0_fused_level_0_update_0_write34_to_wa32_rd34.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write34;
  return 0;
}

inline hw_uint<16> wa32_rd35_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd35 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write35 = fused_level_0.fused_level_0_fused_level_0_update_0_write35_to_wa32_rd35.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write35;
  return 0;
}

inline hw_uint<16> wa32_rd36_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd36 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write36 = fused_level_0.fused_level_0_fused_level_0_update_0_write36_to_wa32_rd36.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write36;
  return 0;
}

inline hw_uint<16> wa32_rd37_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd37 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write37 = fused_level_0.fused_level_0_fused_level_0_update_0_write37_to_wa32_rd37.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write37;
  return 0;
}

inline hw_uint<16> wa32_rd38_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd38 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write38 = fused_level_0.fused_level_0_fused_level_0_update_0_write38_to_wa32_rd38.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write38;
  return 0;
}

inline hw_uint<16> wa32_rd39_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd39 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write39 = fused_level_0.fused_level_0_fused_level_0_update_0_write39_to_wa32_rd39.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write39;
  return 0;
}

inline hw_uint<16> wa32_rd4_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd4 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write4 = fused_level_0.fused_level_0_fused_level_0_update_0_write4_to_wa32_rd4.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write4;
  return 0;
}

inline hw_uint<16> wa32_rd40_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd40 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write40 = fused_level_0.fused_level_0_fused_level_0_update_0_write40_to_wa32_rd40.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write40;
  return 0;
}

inline hw_uint<16> wa32_rd41_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd41 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write41 = fused_level_0.fused_level_0_fused_level_0_update_0_write41_to_wa32_rd41.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write41;
  return 0;
}

inline hw_uint<16> wa32_rd42_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd42 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write42 = fused_level_0.fused_level_0_fused_level_0_update_0_write42_to_wa32_rd42.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write42;
  return 0;
}

inline hw_uint<16> wa32_rd43_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd43 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write43 = fused_level_0.fused_level_0_fused_level_0_update_0_write43_to_wa32_rd43.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write43;
  return 0;
}

inline hw_uint<16> wa32_rd44_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd44 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write44 = fused_level_0.fused_level_0_fused_level_0_update_0_write44_to_wa32_rd44.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write44;
  return 0;
}

inline hw_uint<16> wa32_rd45_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd45 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write45 = fused_level_0.fused_level_0_fused_level_0_update_0_write45_to_wa32_rd45.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write45;
  return 0;
}

inline hw_uint<16> wa32_rd46_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd46 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write46 = fused_level_0.fused_level_0_fused_level_0_update_0_write46_to_wa32_rd46.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write46;
  return 0;
}

inline hw_uint<16> wa32_rd47_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd47 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write47 = fused_level_0.fused_level_0_fused_level_0_update_0_write47_to_wa32_rd47.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write47;
  return 0;
}

inline hw_uint<16> wa32_rd48_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd48 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write48 = fused_level_0.fused_level_0_fused_level_0_update_0_write48_to_wa32_rd48.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write48;
  return 0;
}

inline hw_uint<16> wa32_rd49_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd49 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write49 = fused_level_0.fused_level_0_fused_level_0_update_0_write49_to_wa32_rd49.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write49;
  return 0;
}

inline hw_uint<16> wa32_rd5_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd5 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write5 = fused_level_0.fused_level_0_fused_level_0_update_0_write5_to_wa32_rd5.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write5;
  return 0;
}

inline hw_uint<16> wa32_rd50_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd50 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write50 = fused_level_0.fused_level_0_fused_level_0_update_0_write50_to_wa32_rd50.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write50;
  return 0;
}

inline hw_uint<16> wa32_rd51_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd51 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write51 = fused_level_0.fused_level_0_fused_level_0_update_0_write51_to_wa32_rd51.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write51;
  return 0;
}

inline hw_uint<16> wa32_rd52_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd52 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write52 = fused_level_0.fused_level_0_fused_level_0_update_0_write52_to_wa32_rd52.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write52;
  return 0;
}

inline hw_uint<16> wa32_rd53_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd53 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write53 = fused_level_0.fused_level_0_fused_level_0_update_0_write53_to_wa32_rd53.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write53;
  return 0;
}

inline hw_uint<16> wa32_rd54_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd54 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write54 = fused_level_0.fused_level_0_fused_level_0_update_0_write54_to_wa32_rd54.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write54;
  return 0;
}

inline hw_uint<16> wa32_rd55_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd55 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write55 = fused_level_0.fused_level_0_fused_level_0_update_0_write55_to_wa32_rd55.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write55;
  return 0;
}

inline hw_uint<16> wa32_rd56_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd56 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write56 = fused_level_0.fused_level_0_fused_level_0_update_0_write56_to_wa32_rd56.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write56;
  return 0;
}

inline hw_uint<16> wa32_rd57_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd57 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write57 = fused_level_0.fused_level_0_fused_level_0_update_0_write57_to_wa32_rd57.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write57;
  return 0;
}

inline hw_uint<16> wa32_rd58_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd58 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write58 = fused_level_0.fused_level_0_fused_level_0_update_0_write58_to_wa32_rd58.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write58;
  return 0;
}

inline hw_uint<16> wa32_rd59_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd59 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write59 = fused_level_0.fused_level_0_fused_level_0_update_0_write59_to_wa32_rd59.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write59;
  return 0;
}

inline hw_uint<16> wa32_rd6_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd6 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write6 = fused_level_0.fused_level_0_fused_level_0_update_0_write6_to_wa32_rd6.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write6;
  return 0;
}

inline hw_uint<16> wa32_rd60_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd60 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write60 = fused_level_0.fused_level_0_fused_level_0_update_0_write60_to_wa32_rd60.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write60;
  return 0;
}

inline hw_uint<16> wa32_rd61_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd61 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write61 = fused_level_0.fused_level_0_fused_level_0_update_0_write61_to_wa32_rd61.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write61;
  return 0;
}

inline hw_uint<16> wa32_rd62_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd62 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write62 = fused_level_0.fused_level_0_fused_level_0_update_0_write62_to_wa32_rd62.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write62;
  return 0;
}

inline hw_uint<16> wa32_rd63_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd63 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write63 = fused_level_0.fused_level_0_fused_level_0_update_0_write63_to_wa32_rd63.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write63;
  return 0;
}

inline hw_uint<16> wa32_rd7_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd7 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write7 = fused_level_0.fused_level_0_fused_level_0_update_0_write7_to_wa32_rd7.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write7;
  return 0;
}

inline hw_uint<16> wa32_rd8_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd8 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write8 = fused_level_0.fused_level_0_fused_level_0_update_0_write8_to_wa32_rd8.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write8;
  return 0;
}

inline hw_uint<16> wa32_rd9_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa32_rd9 read pattern: { wa32_update_0[d0, d1] -> fused_level_0[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write9 = fused_level_0.fused_level_0_fused_level_0_update_0_write9_to_wa32_rd9.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write9;
  return 0;
}

// # of bundles = 2
// fused_level_0_update_0_write
//	fused_level_0_fused_level_0_update_0_write0
//	fused_level_0_fused_level_0_update_0_write1
//	fused_level_0_fused_level_0_update_0_write2
//	fused_level_0_fused_level_0_update_0_write3
//	fused_level_0_fused_level_0_update_0_write4
//	fused_level_0_fused_level_0_update_0_write5
//	fused_level_0_fused_level_0_update_0_write6
//	fused_level_0_fused_level_0_update_0_write7
//	fused_level_0_fused_level_0_update_0_write8
//	fused_level_0_fused_level_0_update_0_write9
//	fused_level_0_fused_level_0_update_0_write10
//	fused_level_0_fused_level_0_update_0_write11
//	fused_level_0_fused_level_0_update_0_write12
//	fused_level_0_fused_level_0_update_0_write13
//	fused_level_0_fused_level_0_update_0_write14
//	fused_level_0_fused_level_0_update_0_write15
//	fused_level_0_fused_level_0_update_0_write16
//	fused_level_0_fused_level_0_update_0_write17
//	fused_level_0_fused_level_0_update_0_write18
//	fused_level_0_fused_level_0_update_0_write19
//	fused_level_0_fused_level_0_update_0_write20
//	fused_level_0_fused_level_0_update_0_write21
//	fused_level_0_fused_level_0_update_0_write22
//	fused_level_0_fused_level_0_update_0_write23
//	fused_level_0_fused_level_0_update_0_write24
//	fused_level_0_fused_level_0_update_0_write25
//	fused_level_0_fused_level_0_update_0_write26
//	fused_level_0_fused_level_0_update_0_write27
//	fused_level_0_fused_level_0_update_0_write28
//	fused_level_0_fused_level_0_update_0_write29
//	fused_level_0_fused_level_0_update_0_write30
//	fused_level_0_fused_level_0_update_0_write31
//	fused_level_0_fused_level_0_update_0_write32
//	fused_level_0_fused_level_0_update_0_write33
//	fused_level_0_fused_level_0_update_0_write34
//	fused_level_0_fused_level_0_update_0_write35
//	fused_level_0_fused_level_0_update_0_write36
//	fused_level_0_fused_level_0_update_0_write37
//	fused_level_0_fused_level_0_update_0_write38
//	fused_level_0_fused_level_0_update_0_write39
//	fused_level_0_fused_level_0_update_0_write40
//	fused_level_0_fused_level_0_update_0_write41
//	fused_level_0_fused_level_0_update_0_write42
//	fused_level_0_fused_level_0_update_0_write43
//	fused_level_0_fused_level_0_update_0_write44
//	fused_level_0_fused_level_0_update_0_write45
//	fused_level_0_fused_level_0_update_0_write46
//	fused_level_0_fused_level_0_update_0_write47
//	fused_level_0_fused_level_0_update_0_write48
//	fused_level_0_fused_level_0_update_0_write49
//	fused_level_0_fused_level_0_update_0_write50
//	fused_level_0_fused_level_0_update_0_write51
//	fused_level_0_fused_level_0_update_0_write52
//	fused_level_0_fused_level_0_update_0_write53
//	fused_level_0_fused_level_0_update_0_write54
//	fused_level_0_fused_level_0_update_0_write55
//	fused_level_0_fused_level_0_update_0_write56
//	fused_level_0_fused_level_0_update_0_write57
//	fused_level_0_fused_level_0_update_0_write58
//	fused_level_0_fused_level_0_update_0_write59
//	fused_level_0_fused_level_0_update_0_write60
//	fused_level_0_fused_level_0_update_0_write61
//	fused_level_0_fused_level_0_update_0_write62
//	fused_level_0_fused_level_0_update_0_write63
inline void fused_level_0_fused_level_0_update_0_write_bundle_write(hw_uint<1024>& fused_level_0_update_0_write, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
	hw_uint<16> fused_level_0_fused_level_0_update_0_write0_res = fused_level_0_update_0_write.extract<0, 15>();
	fused_level_0_fused_level_0_update_0_write0_write(fused_level_0_fused_level_0_update_0_write0_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write1_res = fused_level_0_update_0_write.extract<16, 31>();
	fused_level_0_fused_level_0_update_0_write1_write(fused_level_0_fused_level_0_update_0_write1_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write2_res = fused_level_0_update_0_write.extract<32, 47>();
	fused_level_0_fused_level_0_update_0_write2_write(fused_level_0_fused_level_0_update_0_write2_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write3_res = fused_level_0_update_0_write.extract<48, 63>();
	fused_level_0_fused_level_0_update_0_write3_write(fused_level_0_fused_level_0_update_0_write3_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write4_res = fused_level_0_update_0_write.extract<64, 79>();
	fused_level_0_fused_level_0_update_0_write4_write(fused_level_0_fused_level_0_update_0_write4_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write5_res = fused_level_0_update_0_write.extract<80, 95>();
	fused_level_0_fused_level_0_update_0_write5_write(fused_level_0_fused_level_0_update_0_write5_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write6_res = fused_level_0_update_0_write.extract<96, 111>();
	fused_level_0_fused_level_0_update_0_write6_write(fused_level_0_fused_level_0_update_0_write6_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write7_res = fused_level_0_update_0_write.extract<112, 127>();
	fused_level_0_fused_level_0_update_0_write7_write(fused_level_0_fused_level_0_update_0_write7_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write8_res = fused_level_0_update_0_write.extract<128, 143>();
	fused_level_0_fused_level_0_update_0_write8_write(fused_level_0_fused_level_0_update_0_write8_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write9_res = fused_level_0_update_0_write.extract<144, 159>();
	fused_level_0_fused_level_0_update_0_write9_write(fused_level_0_fused_level_0_update_0_write9_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write10_res = fused_level_0_update_0_write.extract<160, 175>();
	fused_level_0_fused_level_0_update_0_write10_write(fused_level_0_fused_level_0_update_0_write10_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write11_res = fused_level_0_update_0_write.extract<176, 191>();
	fused_level_0_fused_level_0_update_0_write11_write(fused_level_0_fused_level_0_update_0_write11_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write12_res = fused_level_0_update_0_write.extract<192, 207>();
	fused_level_0_fused_level_0_update_0_write12_write(fused_level_0_fused_level_0_update_0_write12_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write13_res = fused_level_0_update_0_write.extract<208, 223>();
	fused_level_0_fused_level_0_update_0_write13_write(fused_level_0_fused_level_0_update_0_write13_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write14_res = fused_level_0_update_0_write.extract<224, 239>();
	fused_level_0_fused_level_0_update_0_write14_write(fused_level_0_fused_level_0_update_0_write14_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write15_res = fused_level_0_update_0_write.extract<240, 255>();
	fused_level_0_fused_level_0_update_0_write15_write(fused_level_0_fused_level_0_update_0_write15_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write16_res = fused_level_0_update_0_write.extract<256, 271>();
	fused_level_0_fused_level_0_update_0_write16_write(fused_level_0_fused_level_0_update_0_write16_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write17_res = fused_level_0_update_0_write.extract<272, 287>();
	fused_level_0_fused_level_0_update_0_write17_write(fused_level_0_fused_level_0_update_0_write17_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write18_res = fused_level_0_update_0_write.extract<288, 303>();
	fused_level_0_fused_level_0_update_0_write18_write(fused_level_0_fused_level_0_update_0_write18_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write19_res = fused_level_0_update_0_write.extract<304, 319>();
	fused_level_0_fused_level_0_update_0_write19_write(fused_level_0_fused_level_0_update_0_write19_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write20_res = fused_level_0_update_0_write.extract<320, 335>();
	fused_level_0_fused_level_0_update_0_write20_write(fused_level_0_fused_level_0_update_0_write20_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write21_res = fused_level_0_update_0_write.extract<336, 351>();
	fused_level_0_fused_level_0_update_0_write21_write(fused_level_0_fused_level_0_update_0_write21_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write22_res = fused_level_0_update_0_write.extract<352, 367>();
	fused_level_0_fused_level_0_update_0_write22_write(fused_level_0_fused_level_0_update_0_write22_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write23_res = fused_level_0_update_0_write.extract<368, 383>();
	fused_level_0_fused_level_0_update_0_write23_write(fused_level_0_fused_level_0_update_0_write23_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write24_res = fused_level_0_update_0_write.extract<384, 399>();
	fused_level_0_fused_level_0_update_0_write24_write(fused_level_0_fused_level_0_update_0_write24_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write25_res = fused_level_0_update_0_write.extract<400, 415>();
	fused_level_0_fused_level_0_update_0_write25_write(fused_level_0_fused_level_0_update_0_write25_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write26_res = fused_level_0_update_0_write.extract<416, 431>();
	fused_level_0_fused_level_0_update_0_write26_write(fused_level_0_fused_level_0_update_0_write26_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write27_res = fused_level_0_update_0_write.extract<432, 447>();
	fused_level_0_fused_level_0_update_0_write27_write(fused_level_0_fused_level_0_update_0_write27_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write28_res = fused_level_0_update_0_write.extract<448, 463>();
	fused_level_0_fused_level_0_update_0_write28_write(fused_level_0_fused_level_0_update_0_write28_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write29_res = fused_level_0_update_0_write.extract<464, 479>();
	fused_level_0_fused_level_0_update_0_write29_write(fused_level_0_fused_level_0_update_0_write29_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write30_res = fused_level_0_update_0_write.extract<480, 495>();
	fused_level_0_fused_level_0_update_0_write30_write(fused_level_0_fused_level_0_update_0_write30_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write31_res = fused_level_0_update_0_write.extract<496, 511>();
	fused_level_0_fused_level_0_update_0_write31_write(fused_level_0_fused_level_0_update_0_write31_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write32_res = fused_level_0_update_0_write.extract<512, 527>();
	fused_level_0_fused_level_0_update_0_write32_write(fused_level_0_fused_level_0_update_0_write32_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write33_res = fused_level_0_update_0_write.extract<528, 543>();
	fused_level_0_fused_level_0_update_0_write33_write(fused_level_0_fused_level_0_update_0_write33_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write34_res = fused_level_0_update_0_write.extract<544, 559>();
	fused_level_0_fused_level_0_update_0_write34_write(fused_level_0_fused_level_0_update_0_write34_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write35_res = fused_level_0_update_0_write.extract<560, 575>();
	fused_level_0_fused_level_0_update_0_write35_write(fused_level_0_fused_level_0_update_0_write35_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write36_res = fused_level_0_update_0_write.extract<576, 591>();
	fused_level_0_fused_level_0_update_0_write36_write(fused_level_0_fused_level_0_update_0_write36_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write37_res = fused_level_0_update_0_write.extract<592, 607>();
	fused_level_0_fused_level_0_update_0_write37_write(fused_level_0_fused_level_0_update_0_write37_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write38_res = fused_level_0_update_0_write.extract<608, 623>();
	fused_level_0_fused_level_0_update_0_write38_write(fused_level_0_fused_level_0_update_0_write38_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write39_res = fused_level_0_update_0_write.extract<624, 639>();
	fused_level_0_fused_level_0_update_0_write39_write(fused_level_0_fused_level_0_update_0_write39_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write40_res = fused_level_0_update_0_write.extract<640, 655>();
	fused_level_0_fused_level_0_update_0_write40_write(fused_level_0_fused_level_0_update_0_write40_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write41_res = fused_level_0_update_0_write.extract<656, 671>();
	fused_level_0_fused_level_0_update_0_write41_write(fused_level_0_fused_level_0_update_0_write41_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write42_res = fused_level_0_update_0_write.extract<672, 687>();
	fused_level_0_fused_level_0_update_0_write42_write(fused_level_0_fused_level_0_update_0_write42_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write43_res = fused_level_0_update_0_write.extract<688, 703>();
	fused_level_0_fused_level_0_update_0_write43_write(fused_level_0_fused_level_0_update_0_write43_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write44_res = fused_level_0_update_0_write.extract<704, 719>();
	fused_level_0_fused_level_0_update_0_write44_write(fused_level_0_fused_level_0_update_0_write44_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write45_res = fused_level_0_update_0_write.extract<720, 735>();
	fused_level_0_fused_level_0_update_0_write45_write(fused_level_0_fused_level_0_update_0_write45_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write46_res = fused_level_0_update_0_write.extract<736, 751>();
	fused_level_0_fused_level_0_update_0_write46_write(fused_level_0_fused_level_0_update_0_write46_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write47_res = fused_level_0_update_0_write.extract<752, 767>();
	fused_level_0_fused_level_0_update_0_write47_write(fused_level_0_fused_level_0_update_0_write47_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write48_res = fused_level_0_update_0_write.extract<768, 783>();
	fused_level_0_fused_level_0_update_0_write48_write(fused_level_0_fused_level_0_update_0_write48_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write49_res = fused_level_0_update_0_write.extract<784, 799>();
	fused_level_0_fused_level_0_update_0_write49_write(fused_level_0_fused_level_0_update_0_write49_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write50_res = fused_level_0_update_0_write.extract<800, 815>();
	fused_level_0_fused_level_0_update_0_write50_write(fused_level_0_fused_level_0_update_0_write50_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write51_res = fused_level_0_update_0_write.extract<816, 831>();
	fused_level_0_fused_level_0_update_0_write51_write(fused_level_0_fused_level_0_update_0_write51_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write52_res = fused_level_0_update_0_write.extract<832, 847>();
	fused_level_0_fused_level_0_update_0_write52_write(fused_level_0_fused_level_0_update_0_write52_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write53_res = fused_level_0_update_0_write.extract<848, 863>();
	fused_level_0_fused_level_0_update_0_write53_write(fused_level_0_fused_level_0_update_0_write53_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write54_res = fused_level_0_update_0_write.extract<864, 879>();
	fused_level_0_fused_level_0_update_0_write54_write(fused_level_0_fused_level_0_update_0_write54_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write55_res = fused_level_0_update_0_write.extract<880, 895>();
	fused_level_0_fused_level_0_update_0_write55_write(fused_level_0_fused_level_0_update_0_write55_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write56_res = fused_level_0_update_0_write.extract<896, 911>();
	fused_level_0_fused_level_0_update_0_write56_write(fused_level_0_fused_level_0_update_0_write56_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write57_res = fused_level_0_update_0_write.extract<912, 927>();
	fused_level_0_fused_level_0_update_0_write57_write(fused_level_0_fused_level_0_update_0_write57_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write58_res = fused_level_0_update_0_write.extract<928, 943>();
	fused_level_0_fused_level_0_update_0_write58_write(fused_level_0_fused_level_0_update_0_write58_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write59_res = fused_level_0_update_0_write.extract<944, 959>();
	fused_level_0_fused_level_0_update_0_write59_write(fused_level_0_fused_level_0_update_0_write59_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write60_res = fused_level_0_update_0_write.extract<960, 975>();
	fused_level_0_fused_level_0_update_0_write60_write(fused_level_0_fused_level_0_update_0_write60_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write61_res = fused_level_0_update_0_write.extract<976, 991>();
	fused_level_0_fused_level_0_update_0_write61_write(fused_level_0_fused_level_0_update_0_write61_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write62_res = fused_level_0_update_0_write.extract<992, 1007>();
	fused_level_0_fused_level_0_update_0_write62_write(fused_level_0_fused_level_0_update_0_write62_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write63_res = fused_level_0_update_0_write.extract<1008, 1023>();
	fused_level_0_fused_level_0_update_0_write63_write(fused_level_0_fused_level_0_update_0_write63_res, fused_level_0, d0, d1, dynamic_address);
}

// wa32_update_0_read
//	wa32_rd0
//	wa32_rd1
//	wa32_rd2
//	wa32_rd3
//	wa32_rd4
//	wa32_rd5
//	wa32_rd6
//	wa32_rd7
//	wa32_rd8
//	wa32_rd9
//	wa32_rd10
//	wa32_rd11
//	wa32_rd12
//	wa32_rd13
//	wa32_rd14
//	wa32_rd15
//	wa32_rd16
//	wa32_rd17
//	wa32_rd18
//	wa32_rd19
//	wa32_rd20
//	wa32_rd21
//	wa32_rd22
//	wa32_rd23
//	wa32_rd24
//	wa32_rd25
//	wa32_rd26
//	wa32_rd27
//	wa32_rd28
//	wa32_rd29
//	wa32_rd30
//	wa32_rd31
//	wa32_rd32
//	wa32_rd33
//	wa32_rd34
//	wa32_rd35
//	wa32_rd36
//	wa32_rd37
//	wa32_rd38
//	wa32_rd39
//	wa32_rd40
//	wa32_rd41
//	wa32_rd42
//	wa32_rd43
//	wa32_rd44
//	wa32_rd45
//	wa32_rd46
//	wa32_rd47
//	wa32_rd48
//	wa32_rd49
//	wa32_rd50
//	wa32_rd51
//	wa32_rd52
//	wa32_rd53
//	wa32_rd54
//	wa32_rd55
//	wa32_rd56
//	wa32_rd57
//	wa32_rd58
//	wa32_rd59
//	wa32_rd60
//	wa32_rd61
//	wa32_rd62
//	wa32_rd63
inline hw_uint<1024> fused_level_0_wa32_update_0_read_bundle_read(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // wa32_rd0
    // wa32_rd1
    // wa32_rd2
    // wa32_rd3
    // wa32_rd4
    // wa32_rd5
    // wa32_rd6
    // wa32_rd7
    // wa32_rd8
    // wa32_rd9
    // wa32_rd10
    // wa32_rd11
    // wa32_rd12
    // wa32_rd13
    // wa32_rd14
    // wa32_rd15
    // wa32_rd16
    // wa32_rd17
    // wa32_rd18
    // wa32_rd19
    // wa32_rd20
    // wa32_rd21
    // wa32_rd22
    // wa32_rd23
    // wa32_rd24
    // wa32_rd25
    // wa32_rd26
    // wa32_rd27
    // wa32_rd28
    // wa32_rd29
    // wa32_rd30
    // wa32_rd31
    // wa32_rd32
    // wa32_rd33
    // wa32_rd34
    // wa32_rd35
    // wa32_rd36
    // wa32_rd37
    // wa32_rd38
    // wa32_rd39
    // wa32_rd40
    // wa32_rd41
    // wa32_rd42
    // wa32_rd43
    // wa32_rd44
    // wa32_rd45
    // wa32_rd46
    // wa32_rd47
    // wa32_rd48
    // wa32_rd49
    // wa32_rd50
    // wa32_rd51
    // wa32_rd52
    // wa32_rd53
    // wa32_rd54
    // wa32_rd55
    // wa32_rd56
    // wa32_rd57
    // wa32_rd58
    // wa32_rd59
    // wa32_rd60
    // wa32_rd61
    // wa32_rd62
    // wa32_rd63

	hw_uint<1024> result;
	hw_uint<16> wa32_rd0_res = wa32_rd0_select(fused_level_0, d0, d1, dynamic_address);
	set_at<0, 1024>(result, wa32_rd0_res);
	hw_uint<16> wa32_rd1_res = wa32_rd1_select(fused_level_0, d0, d1, dynamic_address);
	set_at<16, 1024>(result, wa32_rd1_res);
	hw_uint<16> wa32_rd2_res = wa32_rd2_select(fused_level_0, d0, d1, dynamic_address);
	set_at<32, 1024>(result, wa32_rd2_res);
	hw_uint<16> wa32_rd3_res = wa32_rd3_select(fused_level_0, d0, d1, dynamic_address);
	set_at<48, 1024>(result, wa32_rd3_res);
	hw_uint<16> wa32_rd4_res = wa32_rd4_select(fused_level_0, d0, d1, dynamic_address);
	set_at<64, 1024>(result, wa32_rd4_res);
	hw_uint<16> wa32_rd5_res = wa32_rd5_select(fused_level_0, d0, d1, dynamic_address);
	set_at<80, 1024>(result, wa32_rd5_res);
	hw_uint<16> wa32_rd6_res = wa32_rd6_select(fused_level_0, d0, d1, dynamic_address);
	set_at<96, 1024>(result, wa32_rd6_res);
	hw_uint<16> wa32_rd7_res = wa32_rd7_select(fused_level_0, d0, d1, dynamic_address);
	set_at<112, 1024>(result, wa32_rd7_res);
	hw_uint<16> wa32_rd8_res = wa32_rd8_select(fused_level_0, d0, d1, dynamic_address);
	set_at<128, 1024>(result, wa32_rd8_res);
	hw_uint<16> wa32_rd9_res = wa32_rd9_select(fused_level_0, d0, d1, dynamic_address);
	set_at<144, 1024>(result, wa32_rd9_res);
	hw_uint<16> wa32_rd10_res = wa32_rd10_select(fused_level_0, d0, d1, dynamic_address);
	set_at<160, 1024>(result, wa32_rd10_res);
	hw_uint<16> wa32_rd11_res = wa32_rd11_select(fused_level_0, d0, d1, dynamic_address);
	set_at<176, 1024>(result, wa32_rd11_res);
	hw_uint<16> wa32_rd12_res = wa32_rd12_select(fused_level_0, d0, d1, dynamic_address);
	set_at<192, 1024>(result, wa32_rd12_res);
	hw_uint<16> wa32_rd13_res = wa32_rd13_select(fused_level_0, d0, d1, dynamic_address);
	set_at<208, 1024>(result, wa32_rd13_res);
	hw_uint<16> wa32_rd14_res = wa32_rd14_select(fused_level_0, d0, d1, dynamic_address);
	set_at<224, 1024>(result, wa32_rd14_res);
	hw_uint<16> wa32_rd15_res = wa32_rd15_select(fused_level_0, d0, d1, dynamic_address);
	set_at<240, 1024>(result, wa32_rd15_res);
	hw_uint<16> wa32_rd16_res = wa32_rd16_select(fused_level_0, d0, d1, dynamic_address);
	set_at<256, 1024>(result, wa32_rd16_res);
	hw_uint<16> wa32_rd17_res = wa32_rd17_select(fused_level_0, d0, d1, dynamic_address);
	set_at<272, 1024>(result, wa32_rd17_res);
	hw_uint<16> wa32_rd18_res = wa32_rd18_select(fused_level_0, d0, d1, dynamic_address);
	set_at<288, 1024>(result, wa32_rd18_res);
	hw_uint<16> wa32_rd19_res = wa32_rd19_select(fused_level_0, d0, d1, dynamic_address);
	set_at<304, 1024>(result, wa32_rd19_res);
	hw_uint<16> wa32_rd20_res = wa32_rd20_select(fused_level_0, d0, d1, dynamic_address);
	set_at<320, 1024>(result, wa32_rd20_res);
	hw_uint<16> wa32_rd21_res = wa32_rd21_select(fused_level_0, d0, d1, dynamic_address);
	set_at<336, 1024>(result, wa32_rd21_res);
	hw_uint<16> wa32_rd22_res = wa32_rd22_select(fused_level_0, d0, d1, dynamic_address);
	set_at<352, 1024>(result, wa32_rd22_res);
	hw_uint<16> wa32_rd23_res = wa32_rd23_select(fused_level_0, d0, d1, dynamic_address);
	set_at<368, 1024>(result, wa32_rd23_res);
	hw_uint<16> wa32_rd24_res = wa32_rd24_select(fused_level_0, d0, d1, dynamic_address);
	set_at<384, 1024>(result, wa32_rd24_res);
	hw_uint<16> wa32_rd25_res = wa32_rd25_select(fused_level_0, d0, d1, dynamic_address);
	set_at<400, 1024>(result, wa32_rd25_res);
	hw_uint<16> wa32_rd26_res = wa32_rd26_select(fused_level_0, d0, d1, dynamic_address);
	set_at<416, 1024>(result, wa32_rd26_res);
	hw_uint<16> wa32_rd27_res = wa32_rd27_select(fused_level_0, d0, d1, dynamic_address);
	set_at<432, 1024>(result, wa32_rd27_res);
	hw_uint<16> wa32_rd28_res = wa32_rd28_select(fused_level_0, d0, d1, dynamic_address);
	set_at<448, 1024>(result, wa32_rd28_res);
	hw_uint<16> wa32_rd29_res = wa32_rd29_select(fused_level_0, d0, d1, dynamic_address);
	set_at<464, 1024>(result, wa32_rd29_res);
	hw_uint<16> wa32_rd30_res = wa32_rd30_select(fused_level_0, d0, d1, dynamic_address);
	set_at<480, 1024>(result, wa32_rd30_res);
	hw_uint<16> wa32_rd31_res = wa32_rd31_select(fused_level_0, d0, d1, dynamic_address);
	set_at<496, 1024>(result, wa32_rd31_res);
	hw_uint<16> wa32_rd32_res = wa32_rd32_select(fused_level_0, d0, d1, dynamic_address);
	set_at<512, 1024>(result, wa32_rd32_res);
	hw_uint<16> wa32_rd33_res = wa32_rd33_select(fused_level_0, d0, d1, dynamic_address);
	set_at<528, 1024>(result, wa32_rd33_res);
	hw_uint<16> wa32_rd34_res = wa32_rd34_select(fused_level_0, d0, d1, dynamic_address);
	set_at<544, 1024>(result, wa32_rd34_res);
	hw_uint<16> wa32_rd35_res = wa32_rd35_select(fused_level_0, d0, d1, dynamic_address);
	set_at<560, 1024>(result, wa32_rd35_res);
	hw_uint<16> wa32_rd36_res = wa32_rd36_select(fused_level_0, d0, d1, dynamic_address);
	set_at<576, 1024>(result, wa32_rd36_res);
	hw_uint<16> wa32_rd37_res = wa32_rd37_select(fused_level_0, d0, d1, dynamic_address);
	set_at<592, 1024>(result, wa32_rd37_res);
	hw_uint<16> wa32_rd38_res = wa32_rd38_select(fused_level_0, d0, d1, dynamic_address);
	set_at<608, 1024>(result, wa32_rd38_res);
	hw_uint<16> wa32_rd39_res = wa32_rd39_select(fused_level_0, d0, d1, dynamic_address);
	set_at<624, 1024>(result, wa32_rd39_res);
	hw_uint<16> wa32_rd40_res = wa32_rd40_select(fused_level_0, d0, d1, dynamic_address);
	set_at<640, 1024>(result, wa32_rd40_res);
	hw_uint<16> wa32_rd41_res = wa32_rd41_select(fused_level_0, d0, d1, dynamic_address);
	set_at<656, 1024>(result, wa32_rd41_res);
	hw_uint<16> wa32_rd42_res = wa32_rd42_select(fused_level_0, d0, d1, dynamic_address);
	set_at<672, 1024>(result, wa32_rd42_res);
	hw_uint<16> wa32_rd43_res = wa32_rd43_select(fused_level_0, d0, d1, dynamic_address);
	set_at<688, 1024>(result, wa32_rd43_res);
	hw_uint<16> wa32_rd44_res = wa32_rd44_select(fused_level_0, d0, d1, dynamic_address);
	set_at<704, 1024>(result, wa32_rd44_res);
	hw_uint<16> wa32_rd45_res = wa32_rd45_select(fused_level_0, d0, d1, dynamic_address);
	set_at<720, 1024>(result, wa32_rd45_res);
	hw_uint<16> wa32_rd46_res = wa32_rd46_select(fused_level_0, d0, d1, dynamic_address);
	set_at<736, 1024>(result, wa32_rd46_res);
	hw_uint<16> wa32_rd47_res = wa32_rd47_select(fused_level_0, d0, d1, dynamic_address);
	set_at<752, 1024>(result, wa32_rd47_res);
	hw_uint<16> wa32_rd48_res = wa32_rd48_select(fused_level_0, d0, d1, dynamic_address);
	set_at<768, 1024>(result, wa32_rd48_res);
	hw_uint<16> wa32_rd49_res = wa32_rd49_select(fused_level_0, d0, d1, dynamic_address);
	set_at<784, 1024>(result, wa32_rd49_res);
	hw_uint<16> wa32_rd50_res = wa32_rd50_select(fused_level_0, d0, d1, dynamic_address);
	set_at<800, 1024>(result, wa32_rd50_res);
	hw_uint<16> wa32_rd51_res = wa32_rd51_select(fused_level_0, d0, d1, dynamic_address);
	set_at<816, 1024>(result, wa32_rd51_res);
	hw_uint<16> wa32_rd52_res = wa32_rd52_select(fused_level_0, d0, d1, dynamic_address);
	set_at<832, 1024>(result, wa32_rd52_res);
	hw_uint<16> wa32_rd53_res = wa32_rd53_select(fused_level_0, d0, d1, dynamic_address);
	set_at<848, 1024>(result, wa32_rd53_res);
	hw_uint<16> wa32_rd54_res = wa32_rd54_select(fused_level_0, d0, d1, dynamic_address);
	set_at<864, 1024>(result, wa32_rd54_res);
	hw_uint<16> wa32_rd55_res = wa32_rd55_select(fused_level_0, d0, d1, dynamic_address);
	set_at<880, 1024>(result, wa32_rd55_res);
	hw_uint<16> wa32_rd56_res = wa32_rd56_select(fused_level_0, d0, d1, dynamic_address);
	set_at<896, 1024>(result, wa32_rd56_res);
	hw_uint<16> wa32_rd57_res = wa32_rd57_select(fused_level_0, d0, d1, dynamic_address);
	set_at<912, 1024>(result, wa32_rd57_res);
	hw_uint<16> wa32_rd58_res = wa32_rd58_select(fused_level_0, d0, d1, dynamic_address);
	set_at<928, 1024>(result, wa32_rd58_res);
	hw_uint<16> wa32_rd59_res = wa32_rd59_select(fused_level_0, d0, d1, dynamic_address);
	set_at<944, 1024>(result, wa32_rd59_res);
	hw_uint<16> wa32_rd60_res = wa32_rd60_select(fused_level_0, d0, d1, dynamic_address);
	set_at<960, 1024>(result, wa32_rd60_res);
	hw_uint<16> wa32_rd61_res = wa32_rd61_select(fused_level_0, d0, d1, dynamic_address);
	set_at<976, 1024>(result, wa32_rd61_res);
	hw_uint<16> wa32_rd62_res = wa32_rd62_select(fused_level_0, d0, d1, dynamic_address);
	set_at<992, 1024>(result, wa32_rd62_res);
	hw_uint<16> wa32_rd63_res = wa32_rd63_select(fused_level_0, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, wa32_rd63_res);
	return result;
}

#include "hw_classes.h"

struct in_in_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write32_merged_banks_2_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write33_merged_banks_2_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write34_merged_banks_2_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write35_merged_banks_2_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write36_merged_banks_2_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write37_merged_banks_2_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write38_merged_banks_2_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write39_merged_banks_2_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write40_merged_banks_2_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write41_merged_banks_2_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write42_merged_banks_2_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write43_merged_banks_2_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write44_merged_banks_2_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write45_merged_banks_2_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write46_merged_banks_2_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write47_merged_banks_2_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write48_merged_banks_2_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write49_merged_banks_2_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write50_merged_banks_2_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write51_merged_banks_2_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write52_merged_banks_2_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write53_merged_banks_2_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write54_merged_banks_2_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write55_merged_banks_2_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write56_merged_banks_2_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write57_merged_banks_2_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write58_merged_banks_2_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write59_merged_banks_2_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write60_merged_banks_2_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write61_merged_banks_2_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write62_merged_banks_2_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write63_merged_banks_2_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_cache {
  // # of banks: 64
  in_in_update_0_write0_merged_banks_2_cache in_in_update_0_write0_merged_banks_2;
  in_in_update_0_write1_merged_banks_2_cache in_in_update_0_write1_merged_banks_2;
  in_in_update_0_write10_merged_banks_2_cache in_in_update_0_write10_merged_banks_2;
  in_in_update_0_write11_merged_banks_2_cache in_in_update_0_write11_merged_banks_2;
  in_in_update_0_write12_merged_banks_2_cache in_in_update_0_write12_merged_banks_2;
  in_in_update_0_write13_merged_banks_2_cache in_in_update_0_write13_merged_banks_2;
  in_in_update_0_write14_merged_banks_2_cache in_in_update_0_write14_merged_banks_2;
  in_in_update_0_write15_merged_banks_2_cache in_in_update_0_write15_merged_banks_2;
  in_in_update_0_write16_merged_banks_2_cache in_in_update_0_write16_merged_banks_2;
  in_in_update_0_write17_merged_banks_2_cache in_in_update_0_write17_merged_banks_2;
  in_in_update_0_write18_merged_banks_2_cache in_in_update_0_write18_merged_banks_2;
  in_in_update_0_write19_merged_banks_2_cache in_in_update_0_write19_merged_banks_2;
  in_in_update_0_write2_merged_banks_2_cache in_in_update_0_write2_merged_banks_2;
  in_in_update_0_write20_merged_banks_2_cache in_in_update_0_write20_merged_banks_2;
  in_in_update_0_write21_merged_banks_2_cache in_in_update_0_write21_merged_banks_2;
  in_in_update_0_write22_merged_banks_2_cache in_in_update_0_write22_merged_banks_2;
  in_in_update_0_write23_merged_banks_2_cache in_in_update_0_write23_merged_banks_2;
  in_in_update_0_write24_merged_banks_2_cache in_in_update_0_write24_merged_banks_2;
  in_in_update_0_write25_merged_banks_2_cache in_in_update_0_write25_merged_banks_2;
  in_in_update_0_write26_merged_banks_2_cache in_in_update_0_write26_merged_banks_2;
  in_in_update_0_write27_merged_banks_2_cache in_in_update_0_write27_merged_banks_2;
  in_in_update_0_write28_merged_banks_2_cache in_in_update_0_write28_merged_banks_2;
  in_in_update_0_write29_merged_banks_2_cache in_in_update_0_write29_merged_banks_2;
  in_in_update_0_write3_merged_banks_2_cache in_in_update_0_write3_merged_banks_2;
  in_in_update_0_write30_merged_banks_2_cache in_in_update_0_write30_merged_banks_2;
  in_in_update_0_write31_merged_banks_2_cache in_in_update_0_write31_merged_banks_2;
  in_in_update_0_write32_merged_banks_2_cache in_in_update_0_write32_merged_banks_2;
  in_in_update_0_write33_merged_banks_2_cache in_in_update_0_write33_merged_banks_2;
  in_in_update_0_write34_merged_banks_2_cache in_in_update_0_write34_merged_banks_2;
  in_in_update_0_write35_merged_banks_2_cache in_in_update_0_write35_merged_banks_2;
  in_in_update_0_write36_merged_banks_2_cache in_in_update_0_write36_merged_banks_2;
  in_in_update_0_write37_merged_banks_2_cache in_in_update_0_write37_merged_banks_2;
  in_in_update_0_write38_merged_banks_2_cache in_in_update_0_write38_merged_banks_2;
  in_in_update_0_write39_merged_banks_2_cache in_in_update_0_write39_merged_banks_2;
  in_in_update_0_write4_merged_banks_2_cache in_in_update_0_write4_merged_banks_2;
  in_in_update_0_write40_merged_banks_2_cache in_in_update_0_write40_merged_banks_2;
  in_in_update_0_write41_merged_banks_2_cache in_in_update_0_write41_merged_banks_2;
  in_in_update_0_write42_merged_banks_2_cache in_in_update_0_write42_merged_banks_2;
  in_in_update_0_write43_merged_banks_2_cache in_in_update_0_write43_merged_banks_2;
  in_in_update_0_write44_merged_banks_2_cache in_in_update_0_write44_merged_banks_2;
  in_in_update_0_write45_merged_banks_2_cache in_in_update_0_write45_merged_banks_2;
  in_in_update_0_write46_merged_banks_2_cache in_in_update_0_write46_merged_banks_2;
  in_in_update_0_write47_merged_banks_2_cache in_in_update_0_write47_merged_banks_2;
  in_in_update_0_write48_merged_banks_2_cache in_in_update_0_write48_merged_banks_2;
  in_in_update_0_write49_merged_banks_2_cache in_in_update_0_write49_merged_banks_2;
  in_in_update_0_write5_merged_banks_2_cache in_in_update_0_write5_merged_banks_2;
  in_in_update_0_write50_merged_banks_2_cache in_in_update_0_write50_merged_banks_2;
  in_in_update_0_write51_merged_banks_2_cache in_in_update_0_write51_merged_banks_2;
  in_in_update_0_write52_merged_banks_2_cache in_in_update_0_write52_merged_banks_2;
  in_in_update_0_write53_merged_banks_2_cache in_in_update_0_write53_merged_banks_2;
  in_in_update_0_write54_merged_banks_2_cache in_in_update_0_write54_merged_banks_2;
  in_in_update_0_write55_merged_banks_2_cache in_in_update_0_write55_merged_banks_2;
  in_in_update_0_write56_merged_banks_2_cache in_in_update_0_write56_merged_banks_2;
  in_in_update_0_write57_merged_banks_2_cache in_in_update_0_write57_merged_banks_2;
  in_in_update_0_write58_merged_banks_2_cache in_in_update_0_write58_merged_banks_2;
  in_in_update_0_write59_merged_banks_2_cache in_in_update_0_write59_merged_banks_2;
  in_in_update_0_write6_merged_banks_2_cache in_in_update_0_write6_merged_banks_2;
  in_in_update_0_write60_merged_banks_2_cache in_in_update_0_write60_merged_banks_2;
  in_in_update_0_write61_merged_banks_2_cache in_in_update_0_write61_merged_banks_2;
  in_in_update_0_write62_merged_banks_2_cache in_in_update_0_write62_merged_banks_2;
  in_in_update_0_write63_merged_banks_2_cache in_in_update_0_write63_merged_banks_2;
  in_in_update_0_write7_merged_banks_2_cache in_in_update_0_write7_merged_banks_2;
  in_in_update_0_write8_merged_banks_2_cache in_in_update_0_write8_merged_banks_2;
  in_in_update_0_write9_merged_banks_2_cache in_in_update_0_write9_merged_banks_2;
};



inline void in_in_update_0_write0_write(hw_uint<16>& in_in_update_0_write0, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write0_merged_banks_2.push(in_in_update_0_write0);
}

inline void in_in_update_0_write1_write(hw_uint<16>& in_in_update_0_write1, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write1_merged_banks_2.push(in_in_update_0_write1);
}

inline void in_in_update_0_write10_write(hw_uint<16>& in_in_update_0_write10, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write10_merged_banks_2.push(in_in_update_0_write10);
}

inline void in_in_update_0_write11_write(hw_uint<16>& in_in_update_0_write11, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write11_merged_banks_2.push(in_in_update_0_write11);
}

inline void in_in_update_0_write12_write(hw_uint<16>& in_in_update_0_write12, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write12_merged_banks_2.push(in_in_update_0_write12);
}

inline void in_in_update_0_write13_write(hw_uint<16>& in_in_update_0_write13, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write13_merged_banks_2.push(in_in_update_0_write13);
}

inline void in_in_update_0_write14_write(hw_uint<16>& in_in_update_0_write14, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write14_merged_banks_2.push(in_in_update_0_write14);
}

inline void in_in_update_0_write15_write(hw_uint<16>& in_in_update_0_write15, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write15_merged_banks_2.push(in_in_update_0_write15);
}

inline void in_in_update_0_write16_write(hw_uint<16>& in_in_update_0_write16, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write16_merged_banks_2.push(in_in_update_0_write16);
}

inline void in_in_update_0_write17_write(hw_uint<16>& in_in_update_0_write17, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write17_merged_banks_2.push(in_in_update_0_write17);
}

inline void in_in_update_0_write18_write(hw_uint<16>& in_in_update_0_write18, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write18_merged_banks_2.push(in_in_update_0_write18);
}

inline void in_in_update_0_write19_write(hw_uint<16>& in_in_update_0_write19, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write19_merged_banks_2.push(in_in_update_0_write19);
}

inline void in_in_update_0_write2_write(hw_uint<16>& in_in_update_0_write2, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write2_merged_banks_2.push(in_in_update_0_write2);
}

inline void in_in_update_0_write20_write(hw_uint<16>& in_in_update_0_write20, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write20_merged_banks_2.push(in_in_update_0_write20);
}

inline void in_in_update_0_write21_write(hw_uint<16>& in_in_update_0_write21, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write21_merged_banks_2.push(in_in_update_0_write21);
}

inline void in_in_update_0_write22_write(hw_uint<16>& in_in_update_0_write22, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write22_merged_banks_2.push(in_in_update_0_write22);
}

inline void in_in_update_0_write23_write(hw_uint<16>& in_in_update_0_write23, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write23_merged_banks_2.push(in_in_update_0_write23);
}

inline void in_in_update_0_write24_write(hw_uint<16>& in_in_update_0_write24, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write24_merged_banks_2.push(in_in_update_0_write24);
}

inline void in_in_update_0_write25_write(hw_uint<16>& in_in_update_0_write25, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write25_merged_banks_2.push(in_in_update_0_write25);
}

inline void in_in_update_0_write26_write(hw_uint<16>& in_in_update_0_write26, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write26_merged_banks_2.push(in_in_update_0_write26);
}

inline void in_in_update_0_write27_write(hw_uint<16>& in_in_update_0_write27, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write27_merged_banks_2.push(in_in_update_0_write27);
}

inline void in_in_update_0_write28_write(hw_uint<16>& in_in_update_0_write28, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write28_merged_banks_2.push(in_in_update_0_write28);
}

inline void in_in_update_0_write29_write(hw_uint<16>& in_in_update_0_write29, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write29_merged_banks_2.push(in_in_update_0_write29);
}

inline void in_in_update_0_write3_write(hw_uint<16>& in_in_update_0_write3, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write3_merged_banks_2.push(in_in_update_0_write3);
}

inline void in_in_update_0_write30_write(hw_uint<16>& in_in_update_0_write30, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write30_merged_banks_2.push(in_in_update_0_write30);
}

inline void in_in_update_0_write31_write(hw_uint<16>& in_in_update_0_write31, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write31_merged_banks_2.push(in_in_update_0_write31);
}

inline void in_in_update_0_write32_write(hw_uint<16>& in_in_update_0_write32, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write32_merged_banks_2.push(in_in_update_0_write32);
}

inline void in_in_update_0_write33_write(hw_uint<16>& in_in_update_0_write33, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write33_merged_banks_2.push(in_in_update_0_write33);
}

inline void in_in_update_0_write34_write(hw_uint<16>& in_in_update_0_write34, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write34_merged_banks_2.push(in_in_update_0_write34);
}

inline void in_in_update_0_write35_write(hw_uint<16>& in_in_update_0_write35, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write35_merged_banks_2.push(in_in_update_0_write35);
}

inline void in_in_update_0_write36_write(hw_uint<16>& in_in_update_0_write36, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write36_merged_banks_2.push(in_in_update_0_write36);
}

inline void in_in_update_0_write37_write(hw_uint<16>& in_in_update_0_write37, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write37_merged_banks_2.push(in_in_update_0_write37);
}

inline void in_in_update_0_write38_write(hw_uint<16>& in_in_update_0_write38, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write38_merged_banks_2.push(in_in_update_0_write38);
}

inline void in_in_update_0_write39_write(hw_uint<16>& in_in_update_0_write39, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write39_merged_banks_2.push(in_in_update_0_write39);
}

inline void in_in_update_0_write4_write(hw_uint<16>& in_in_update_0_write4, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write4_merged_banks_2.push(in_in_update_0_write4);
}

inline void in_in_update_0_write40_write(hw_uint<16>& in_in_update_0_write40, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write40_merged_banks_2.push(in_in_update_0_write40);
}

inline void in_in_update_0_write41_write(hw_uint<16>& in_in_update_0_write41, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write41_merged_banks_2.push(in_in_update_0_write41);
}

inline void in_in_update_0_write42_write(hw_uint<16>& in_in_update_0_write42, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write42_merged_banks_2.push(in_in_update_0_write42);
}

inline void in_in_update_0_write43_write(hw_uint<16>& in_in_update_0_write43, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write43_merged_banks_2.push(in_in_update_0_write43);
}

inline void in_in_update_0_write44_write(hw_uint<16>& in_in_update_0_write44, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write44_merged_banks_2.push(in_in_update_0_write44);
}

inline void in_in_update_0_write45_write(hw_uint<16>& in_in_update_0_write45, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write45_merged_banks_2.push(in_in_update_0_write45);
}

inline void in_in_update_0_write46_write(hw_uint<16>& in_in_update_0_write46, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write46_merged_banks_2.push(in_in_update_0_write46);
}

inline void in_in_update_0_write47_write(hw_uint<16>& in_in_update_0_write47, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write47_merged_banks_2.push(in_in_update_0_write47);
}

inline void in_in_update_0_write48_write(hw_uint<16>& in_in_update_0_write48, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write48_merged_banks_2.push(in_in_update_0_write48);
}

inline void in_in_update_0_write49_write(hw_uint<16>& in_in_update_0_write49, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write49_merged_banks_2.push(in_in_update_0_write49);
}

inline void in_in_update_0_write5_write(hw_uint<16>& in_in_update_0_write5, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write5_merged_banks_2.push(in_in_update_0_write5);
}

inline void in_in_update_0_write50_write(hw_uint<16>& in_in_update_0_write50, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write50_merged_banks_2.push(in_in_update_0_write50);
}

inline void in_in_update_0_write51_write(hw_uint<16>& in_in_update_0_write51, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write51_merged_banks_2.push(in_in_update_0_write51);
}

inline void in_in_update_0_write52_write(hw_uint<16>& in_in_update_0_write52, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write52_merged_banks_2.push(in_in_update_0_write52);
}

inline void in_in_update_0_write53_write(hw_uint<16>& in_in_update_0_write53, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write53_merged_banks_2.push(in_in_update_0_write53);
}

inline void in_in_update_0_write54_write(hw_uint<16>& in_in_update_0_write54, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write54_merged_banks_2.push(in_in_update_0_write54);
}

inline void in_in_update_0_write55_write(hw_uint<16>& in_in_update_0_write55, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write55_merged_banks_2.push(in_in_update_0_write55);
}

inline void in_in_update_0_write56_write(hw_uint<16>& in_in_update_0_write56, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write56_merged_banks_2.push(in_in_update_0_write56);
}

inline void in_in_update_0_write57_write(hw_uint<16>& in_in_update_0_write57, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write57_merged_banks_2.push(in_in_update_0_write57);
}

inline void in_in_update_0_write58_write(hw_uint<16>& in_in_update_0_write58, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write58_merged_banks_2.push(in_in_update_0_write58);
}

inline void in_in_update_0_write59_write(hw_uint<16>& in_in_update_0_write59, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write59_merged_banks_2.push(in_in_update_0_write59);
}

inline void in_in_update_0_write6_write(hw_uint<16>& in_in_update_0_write6, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write6_merged_banks_2.push(in_in_update_0_write6);
}

inline void in_in_update_0_write60_write(hw_uint<16>& in_in_update_0_write60, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write60_merged_banks_2.push(in_in_update_0_write60);
}

inline void in_in_update_0_write61_write(hw_uint<16>& in_in_update_0_write61, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write61_merged_banks_2.push(in_in_update_0_write61);
}

inline void in_in_update_0_write62_write(hw_uint<16>& in_in_update_0_write62, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write62_merged_banks_2.push(in_in_update_0_write62);
}

inline void in_in_update_0_write63_write(hw_uint<16>& in_in_update_0_write63, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write63_merged_banks_2.push(in_in_update_0_write63);
}

inline void in_in_update_0_write7_write(hw_uint<16>& in_in_update_0_write7, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write7_merged_banks_2.push(in_in_update_0_write7);
}

inline void in_in_update_0_write8_write(hw_uint<16>& in_in_update_0_write8, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write8_merged_banks_2.push(in_in_update_0_write8);
}

inline void in_in_update_0_write9_write(hw_uint<16>& in_in_update_0_write9, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write9_merged_banks_2.push(in_in_update_0_write9);
}

inline hw_uint<16> bright_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd0 read pattern: { bright_update_0[d0, d1] -> in[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_2.peek_0();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd1 read pattern: { bright_update_0[d0, d1] -> in[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_2.peek_0();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd10 read pattern: { bright_update_0[d0, d1] -> in[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_2.peek_0();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd11 read pattern: { bright_update_0[d0, d1] -> in[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_2.peek_0();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd12 read pattern: { bright_update_0[d0, d1] -> in[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_2.peek_0();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd13 read pattern: { bright_update_0[d0, d1] -> in[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_2.peek_0();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd14 read pattern: { bright_update_0[d0, d1] -> in[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_2.peek_0();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd15 read pattern: { bright_update_0[d0, d1] -> in[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_2.peek_0();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd16 read pattern: { bright_update_0[d0, d1] -> in[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_2.peek_0();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd17 read pattern: { bright_update_0[d0, d1] -> in[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_2.peek_0();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd18 read pattern: { bright_update_0[d0, d1] -> in[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_2.peek_0();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd19 read pattern: { bright_update_0[d0, d1] -> in[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_2.peek_0();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd2 read pattern: { bright_update_0[d0, d1] -> in[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_2.peek_0();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd20 read pattern: { bright_update_0[d0, d1] -> in[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_2.peek_0();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd21 read pattern: { bright_update_0[d0, d1] -> in[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_2.peek_0();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd22 read pattern: { bright_update_0[d0, d1] -> in[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_2.peek_0();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd23 read pattern: { bright_update_0[d0, d1] -> in[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_2.peek_0();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd24 read pattern: { bright_update_0[d0, d1] -> in[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_2.peek_0();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd25 read pattern: { bright_update_0[d0, d1] -> in[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_2.peek_0();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd26 read pattern: { bright_update_0[d0, d1] -> in[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_2.peek_0();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd27 read pattern: { bright_update_0[d0, d1] -> in[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_2.peek_0();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd28 read pattern: { bright_update_0[d0, d1] -> in[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_2.peek_0();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd29 read pattern: { bright_update_0[d0, d1] -> in[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_2.peek_0();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd3 read pattern: { bright_update_0[d0, d1] -> in[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_2.peek_0();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd30 read pattern: { bright_update_0[d0, d1] -> in[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_2.peek_0();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd31 read pattern: { bright_update_0[d0, d1] -> in[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_2.peek_0();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_rd32_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd32 read pattern: { bright_update_0[d0, d1] -> in[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write32 = in.in_in_update_0_write32_merged_banks_2.peek_0();
  return value_in_in_update_0_write32;
  return 0;
}

inline hw_uint<16> bright_rd33_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd33 read pattern: { bright_update_0[d0, d1] -> in[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write33 = in.in_in_update_0_write33_merged_banks_2.peek_0();
  return value_in_in_update_0_write33;
  return 0;
}

inline hw_uint<16> bright_rd34_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd34 read pattern: { bright_update_0[d0, d1] -> in[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write34 = in.in_in_update_0_write34_merged_banks_2.peek_0();
  return value_in_in_update_0_write34;
  return 0;
}

inline hw_uint<16> bright_rd35_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd35 read pattern: { bright_update_0[d0, d1] -> in[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write35 = in.in_in_update_0_write35_merged_banks_2.peek_0();
  return value_in_in_update_0_write35;
  return 0;
}

inline hw_uint<16> bright_rd36_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd36 read pattern: { bright_update_0[d0, d1] -> in[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write36 = in.in_in_update_0_write36_merged_banks_2.peek_0();
  return value_in_in_update_0_write36;
  return 0;
}

inline hw_uint<16> bright_rd37_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd37 read pattern: { bright_update_0[d0, d1] -> in[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write37 = in.in_in_update_0_write37_merged_banks_2.peek_0();
  return value_in_in_update_0_write37;
  return 0;
}

inline hw_uint<16> bright_rd38_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd38 read pattern: { bright_update_0[d0, d1] -> in[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write38 = in.in_in_update_0_write38_merged_banks_2.peek_0();
  return value_in_in_update_0_write38;
  return 0;
}

inline hw_uint<16> bright_rd39_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd39 read pattern: { bright_update_0[d0, d1] -> in[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write39 = in.in_in_update_0_write39_merged_banks_2.peek_0();
  return value_in_in_update_0_write39;
  return 0;
}

inline hw_uint<16> bright_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd4 read pattern: { bright_update_0[d0, d1] -> in[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_2.peek_0();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_rd40_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd40 read pattern: { bright_update_0[d0, d1] -> in[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write40 = in.in_in_update_0_write40_merged_banks_2.peek_0();
  return value_in_in_update_0_write40;
  return 0;
}

inline hw_uint<16> bright_rd41_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd41 read pattern: { bright_update_0[d0, d1] -> in[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write41 = in.in_in_update_0_write41_merged_banks_2.peek_0();
  return value_in_in_update_0_write41;
  return 0;
}

inline hw_uint<16> bright_rd42_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd42 read pattern: { bright_update_0[d0, d1] -> in[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write42 = in.in_in_update_0_write42_merged_banks_2.peek_0();
  return value_in_in_update_0_write42;
  return 0;
}

inline hw_uint<16> bright_rd43_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd43 read pattern: { bright_update_0[d0, d1] -> in[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write43 = in.in_in_update_0_write43_merged_banks_2.peek_0();
  return value_in_in_update_0_write43;
  return 0;
}

inline hw_uint<16> bright_rd44_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd44 read pattern: { bright_update_0[d0, d1] -> in[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write44 = in.in_in_update_0_write44_merged_banks_2.peek_0();
  return value_in_in_update_0_write44;
  return 0;
}

inline hw_uint<16> bright_rd45_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd45 read pattern: { bright_update_0[d0, d1] -> in[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write45 = in.in_in_update_0_write45_merged_banks_2.peek_0();
  return value_in_in_update_0_write45;
  return 0;
}

inline hw_uint<16> bright_rd46_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd46 read pattern: { bright_update_0[d0, d1] -> in[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write46 = in.in_in_update_0_write46_merged_banks_2.peek_0();
  return value_in_in_update_0_write46;
  return 0;
}

inline hw_uint<16> bright_rd47_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd47 read pattern: { bright_update_0[d0, d1] -> in[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write47 = in.in_in_update_0_write47_merged_banks_2.peek_0();
  return value_in_in_update_0_write47;
  return 0;
}

inline hw_uint<16> bright_rd48_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd48 read pattern: { bright_update_0[d0, d1] -> in[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write48 = in.in_in_update_0_write48_merged_banks_2.peek_0();
  return value_in_in_update_0_write48;
  return 0;
}

inline hw_uint<16> bright_rd49_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd49 read pattern: { bright_update_0[d0, d1] -> in[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write49 = in.in_in_update_0_write49_merged_banks_2.peek_0();
  return value_in_in_update_0_write49;
  return 0;
}

inline hw_uint<16> bright_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd5 read pattern: { bright_update_0[d0, d1] -> in[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_2.peek_0();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_rd50_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd50 read pattern: { bright_update_0[d0, d1] -> in[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write50 = in.in_in_update_0_write50_merged_banks_2.peek_0();
  return value_in_in_update_0_write50;
  return 0;
}

inline hw_uint<16> bright_rd51_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd51 read pattern: { bright_update_0[d0, d1] -> in[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write51 = in.in_in_update_0_write51_merged_banks_2.peek_0();
  return value_in_in_update_0_write51;
  return 0;
}

inline hw_uint<16> bright_rd52_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd52 read pattern: { bright_update_0[d0, d1] -> in[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write52 = in.in_in_update_0_write52_merged_banks_2.peek_0();
  return value_in_in_update_0_write52;
  return 0;
}

inline hw_uint<16> bright_rd53_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd53 read pattern: { bright_update_0[d0, d1] -> in[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write53 = in.in_in_update_0_write53_merged_banks_2.peek_0();
  return value_in_in_update_0_write53;
  return 0;
}

inline hw_uint<16> bright_rd54_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd54 read pattern: { bright_update_0[d0, d1] -> in[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write54 = in.in_in_update_0_write54_merged_banks_2.peek_0();
  return value_in_in_update_0_write54;
  return 0;
}

inline hw_uint<16> bright_rd55_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd55 read pattern: { bright_update_0[d0, d1] -> in[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write55 = in.in_in_update_0_write55_merged_banks_2.peek_0();
  return value_in_in_update_0_write55;
  return 0;
}

inline hw_uint<16> bright_rd56_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd56 read pattern: { bright_update_0[d0, d1] -> in[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write56 = in.in_in_update_0_write56_merged_banks_2.peek_0();
  return value_in_in_update_0_write56;
  return 0;
}

inline hw_uint<16> bright_rd57_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd57 read pattern: { bright_update_0[d0, d1] -> in[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write57 = in.in_in_update_0_write57_merged_banks_2.peek_0();
  return value_in_in_update_0_write57;
  return 0;
}

inline hw_uint<16> bright_rd58_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd58 read pattern: { bright_update_0[d0, d1] -> in[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write58 = in.in_in_update_0_write58_merged_banks_2.peek_0();
  return value_in_in_update_0_write58;
  return 0;
}

inline hw_uint<16> bright_rd59_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd59 read pattern: { bright_update_0[d0, d1] -> in[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write59 = in.in_in_update_0_write59_merged_banks_2.peek_0();
  return value_in_in_update_0_write59;
  return 0;
}

inline hw_uint<16> bright_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd6 read pattern: { bright_update_0[d0, d1] -> in[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_2.peek_0();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_rd60_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd60 read pattern: { bright_update_0[d0, d1] -> in[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write60 = in.in_in_update_0_write60_merged_banks_2.peek_0();
  return value_in_in_update_0_write60;
  return 0;
}

inline hw_uint<16> bright_rd61_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd61 read pattern: { bright_update_0[d0, d1] -> in[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write61 = in.in_in_update_0_write61_merged_banks_2.peek_0();
  return value_in_in_update_0_write61;
  return 0;
}

inline hw_uint<16> bright_rd62_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd62 read pattern: { bright_update_0[d0, d1] -> in[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write62 = in.in_in_update_0_write62_merged_banks_2.peek_0();
  return value_in_in_update_0_write62;
  return 0;
}

inline hw_uint<16> bright_rd63_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd63 read pattern: { bright_update_0[d0, d1] -> in[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write63 = in.in_in_update_0_write63_merged_banks_2.peek_0();
  return value_in_in_update_0_write63;
  return 0;
}

inline hw_uint<16> bright_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd7 read pattern: { bright_update_0[d0, d1] -> in[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_2.peek_0();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd8 read pattern: { bright_update_0[d0, d1] -> in[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_2.peek_0();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd9 read pattern: { bright_update_0[d0, d1] -> in[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_2.peek_0();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd0 read pattern: { dark_update_0[d0, d1] -> in[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_2.peek_0();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd1 read pattern: { dark_update_0[d0, d1] -> in[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_2.peek_0();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd10 read pattern: { dark_update_0[d0, d1] -> in[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_2.peek_0();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd11 read pattern: { dark_update_0[d0, d1] -> in[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_2.peek_0();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd12 read pattern: { dark_update_0[d0, d1] -> in[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_2.peek_0();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd13 read pattern: { dark_update_0[d0, d1] -> in[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_2.peek_0();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd14 read pattern: { dark_update_0[d0, d1] -> in[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_2.peek_0();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd15 read pattern: { dark_update_0[d0, d1] -> in[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_2.peek_0();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd16 read pattern: { dark_update_0[d0, d1] -> in[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_2.peek_0();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd17 read pattern: { dark_update_0[d0, d1] -> in[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_2.peek_0();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd18 read pattern: { dark_update_0[d0, d1] -> in[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_2.peek_0();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd19 read pattern: { dark_update_0[d0, d1] -> in[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_2.peek_0();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd2 read pattern: { dark_update_0[d0, d1] -> in[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_2.peek_0();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd20 read pattern: { dark_update_0[d0, d1] -> in[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_2.peek_0();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd21 read pattern: { dark_update_0[d0, d1] -> in[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_2.peek_0();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd22 read pattern: { dark_update_0[d0, d1] -> in[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_2.peek_0();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd23 read pattern: { dark_update_0[d0, d1] -> in[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_2.peek_0();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd24 read pattern: { dark_update_0[d0, d1] -> in[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_2.peek_0();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd25 read pattern: { dark_update_0[d0, d1] -> in[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_2.peek_0();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd26 read pattern: { dark_update_0[d0, d1] -> in[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_2.peek_0();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd27 read pattern: { dark_update_0[d0, d1] -> in[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_2.peek_0();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd28 read pattern: { dark_update_0[d0, d1] -> in[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_2.peek_0();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd29 read pattern: { dark_update_0[d0, d1] -> in[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_2.peek_0();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd3 read pattern: { dark_update_0[d0, d1] -> in[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_2.peek_0();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd30 read pattern: { dark_update_0[d0, d1] -> in[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_2.peek_0();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd31 read pattern: { dark_update_0[d0, d1] -> in[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_2.peek_0();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_rd32_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd32 read pattern: { dark_update_0[d0, d1] -> in[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write32 = in.in_in_update_0_write32_merged_banks_2.peek_0();
  return value_in_in_update_0_write32;
  return 0;
}

inline hw_uint<16> dark_rd33_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd33 read pattern: { dark_update_0[d0, d1] -> in[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write33 = in.in_in_update_0_write33_merged_banks_2.peek_0();
  return value_in_in_update_0_write33;
  return 0;
}

inline hw_uint<16> dark_rd34_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd34 read pattern: { dark_update_0[d0, d1] -> in[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write34 = in.in_in_update_0_write34_merged_banks_2.peek_0();
  return value_in_in_update_0_write34;
  return 0;
}

inline hw_uint<16> dark_rd35_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd35 read pattern: { dark_update_0[d0, d1] -> in[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write35 = in.in_in_update_0_write35_merged_banks_2.peek_0();
  return value_in_in_update_0_write35;
  return 0;
}

inline hw_uint<16> dark_rd36_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd36 read pattern: { dark_update_0[d0, d1] -> in[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write36 = in.in_in_update_0_write36_merged_banks_2.peek_0();
  return value_in_in_update_0_write36;
  return 0;
}

inline hw_uint<16> dark_rd37_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd37 read pattern: { dark_update_0[d0, d1] -> in[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write37 = in.in_in_update_0_write37_merged_banks_2.peek_0();
  return value_in_in_update_0_write37;
  return 0;
}

inline hw_uint<16> dark_rd38_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd38 read pattern: { dark_update_0[d0, d1] -> in[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write38 = in.in_in_update_0_write38_merged_banks_2.peek_0();
  return value_in_in_update_0_write38;
  return 0;
}

inline hw_uint<16> dark_rd39_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd39 read pattern: { dark_update_0[d0, d1] -> in[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write39 = in.in_in_update_0_write39_merged_banks_2.peek_0();
  return value_in_in_update_0_write39;
  return 0;
}

inline hw_uint<16> dark_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd4 read pattern: { dark_update_0[d0, d1] -> in[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_2.peek_0();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_rd40_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd40 read pattern: { dark_update_0[d0, d1] -> in[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write40 = in.in_in_update_0_write40_merged_banks_2.peek_0();
  return value_in_in_update_0_write40;
  return 0;
}

inline hw_uint<16> dark_rd41_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd41 read pattern: { dark_update_0[d0, d1] -> in[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write41 = in.in_in_update_0_write41_merged_banks_2.peek_0();
  return value_in_in_update_0_write41;
  return 0;
}

inline hw_uint<16> dark_rd42_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd42 read pattern: { dark_update_0[d0, d1] -> in[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write42 = in.in_in_update_0_write42_merged_banks_2.peek_0();
  return value_in_in_update_0_write42;
  return 0;
}

inline hw_uint<16> dark_rd43_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd43 read pattern: { dark_update_0[d0, d1] -> in[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write43 = in.in_in_update_0_write43_merged_banks_2.peek_0();
  return value_in_in_update_0_write43;
  return 0;
}

inline hw_uint<16> dark_rd44_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd44 read pattern: { dark_update_0[d0, d1] -> in[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write44 = in.in_in_update_0_write44_merged_banks_2.peek_0();
  return value_in_in_update_0_write44;
  return 0;
}

inline hw_uint<16> dark_rd45_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd45 read pattern: { dark_update_0[d0, d1] -> in[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write45 = in.in_in_update_0_write45_merged_banks_2.peek_0();
  return value_in_in_update_0_write45;
  return 0;
}

inline hw_uint<16> dark_rd46_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd46 read pattern: { dark_update_0[d0, d1] -> in[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write46 = in.in_in_update_0_write46_merged_banks_2.peek_0();
  return value_in_in_update_0_write46;
  return 0;
}

inline hw_uint<16> dark_rd47_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd47 read pattern: { dark_update_0[d0, d1] -> in[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write47 = in.in_in_update_0_write47_merged_banks_2.peek_0();
  return value_in_in_update_0_write47;
  return 0;
}

inline hw_uint<16> dark_rd48_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd48 read pattern: { dark_update_0[d0, d1] -> in[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write48 = in.in_in_update_0_write48_merged_banks_2.peek_0();
  return value_in_in_update_0_write48;
  return 0;
}

inline hw_uint<16> dark_rd49_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd49 read pattern: { dark_update_0[d0, d1] -> in[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write49 = in.in_in_update_0_write49_merged_banks_2.peek_0();
  return value_in_in_update_0_write49;
  return 0;
}

inline hw_uint<16> dark_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd5 read pattern: { dark_update_0[d0, d1] -> in[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_2.peek_0();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_rd50_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd50 read pattern: { dark_update_0[d0, d1] -> in[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write50 = in.in_in_update_0_write50_merged_banks_2.peek_0();
  return value_in_in_update_0_write50;
  return 0;
}

inline hw_uint<16> dark_rd51_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd51 read pattern: { dark_update_0[d0, d1] -> in[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write51 = in.in_in_update_0_write51_merged_banks_2.peek_0();
  return value_in_in_update_0_write51;
  return 0;
}

inline hw_uint<16> dark_rd52_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd52 read pattern: { dark_update_0[d0, d1] -> in[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write52 = in.in_in_update_0_write52_merged_banks_2.peek_0();
  return value_in_in_update_0_write52;
  return 0;
}

inline hw_uint<16> dark_rd53_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd53 read pattern: { dark_update_0[d0, d1] -> in[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write53 = in.in_in_update_0_write53_merged_banks_2.peek_0();
  return value_in_in_update_0_write53;
  return 0;
}

inline hw_uint<16> dark_rd54_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd54 read pattern: { dark_update_0[d0, d1] -> in[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write54 = in.in_in_update_0_write54_merged_banks_2.peek_0();
  return value_in_in_update_0_write54;
  return 0;
}

inline hw_uint<16> dark_rd55_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd55 read pattern: { dark_update_0[d0, d1] -> in[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write55 = in.in_in_update_0_write55_merged_banks_2.peek_0();
  return value_in_in_update_0_write55;
  return 0;
}

inline hw_uint<16> dark_rd56_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd56 read pattern: { dark_update_0[d0, d1] -> in[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write56 = in.in_in_update_0_write56_merged_banks_2.peek_0();
  return value_in_in_update_0_write56;
  return 0;
}

inline hw_uint<16> dark_rd57_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd57 read pattern: { dark_update_0[d0, d1] -> in[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write57 = in.in_in_update_0_write57_merged_banks_2.peek_0();
  return value_in_in_update_0_write57;
  return 0;
}

inline hw_uint<16> dark_rd58_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd58 read pattern: { dark_update_0[d0, d1] -> in[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write58 = in.in_in_update_0_write58_merged_banks_2.peek_0();
  return value_in_in_update_0_write58;
  return 0;
}

inline hw_uint<16> dark_rd59_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd59 read pattern: { dark_update_0[d0, d1] -> in[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write59 = in.in_in_update_0_write59_merged_banks_2.peek_0();
  return value_in_in_update_0_write59;
  return 0;
}

inline hw_uint<16> dark_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd6 read pattern: { dark_update_0[d0, d1] -> in[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_2.peek_0();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_rd60_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd60 read pattern: { dark_update_0[d0, d1] -> in[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write60 = in.in_in_update_0_write60_merged_banks_2.peek_0();
  return value_in_in_update_0_write60;
  return 0;
}

inline hw_uint<16> dark_rd61_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd61 read pattern: { dark_update_0[d0, d1] -> in[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write61 = in.in_in_update_0_write61_merged_banks_2.peek_0();
  return value_in_in_update_0_write61;
  return 0;
}

inline hw_uint<16> dark_rd62_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd62 read pattern: { dark_update_0[d0, d1] -> in[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write62 = in.in_in_update_0_write62_merged_banks_2.peek_0();
  return value_in_in_update_0_write62;
  return 0;
}

inline hw_uint<16> dark_rd63_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd63 read pattern: { dark_update_0[d0, d1] -> in[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write63 = in.in_in_update_0_write63_merged_banks_2.peek_0();
  return value_in_in_update_0_write63;
  return 0;
}

inline hw_uint<16> dark_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd7 read pattern: { dark_update_0[d0, d1] -> in[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_2.peek_0();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd8 read pattern: { dark_update_0[d0, d1] -> in[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_2.peek_0();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd9 read pattern: { dark_update_0[d0, d1] -> in[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_2.peek_0();
  return value_in_in_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_update_0_read
//	bright_rd0
//	bright_rd1
//	bright_rd2
//	bright_rd3
//	bright_rd4
//	bright_rd5
//	bright_rd6
//	bright_rd7
//	bright_rd8
//	bright_rd9
//	bright_rd10
//	bright_rd11
//	bright_rd12
//	bright_rd13
//	bright_rd14
//	bright_rd15
//	bright_rd16
//	bright_rd17
//	bright_rd18
//	bright_rd19
//	bright_rd20
//	bright_rd21
//	bright_rd22
//	bright_rd23
//	bright_rd24
//	bright_rd25
//	bright_rd26
//	bright_rd27
//	bright_rd28
//	bright_rd29
//	bright_rd30
//	bright_rd31
//	bright_rd32
//	bright_rd33
//	bright_rd34
//	bright_rd35
//	bright_rd36
//	bright_rd37
//	bright_rd38
//	bright_rd39
//	bright_rd40
//	bright_rd41
//	bright_rd42
//	bright_rd43
//	bright_rd44
//	bright_rd45
//	bright_rd46
//	bright_rd47
//	bright_rd48
//	bright_rd49
//	bright_rd50
//	bright_rd51
//	bright_rd52
//	bright_rd53
//	bright_rd54
//	bright_rd55
//	bright_rd56
//	bright_rd57
//	bright_rd58
//	bright_rd59
//	bright_rd60
//	bright_rd61
//	bright_rd62
//	bright_rd63
inline hw_uint<1024> in_bright_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // bright_rd0
    // bright_rd1
    // bright_rd2
    // bright_rd3
    // bright_rd4
    // bright_rd5
    // bright_rd6
    // bright_rd7
    // bright_rd8
    // bright_rd9
    // bright_rd10
    // bright_rd11
    // bright_rd12
    // bright_rd13
    // bright_rd14
    // bright_rd15
    // bright_rd16
    // bright_rd17
    // bright_rd18
    // bright_rd19
    // bright_rd20
    // bright_rd21
    // bright_rd22
    // bright_rd23
    // bright_rd24
    // bright_rd25
    // bright_rd26
    // bright_rd27
    // bright_rd28
    // bright_rd29
    // bright_rd30
    // bright_rd31
    // bright_rd32
    // bright_rd33
    // bright_rd34
    // bright_rd35
    // bright_rd36
    // bright_rd37
    // bright_rd38
    // bright_rd39
    // bright_rd40
    // bright_rd41
    // bright_rd42
    // bright_rd43
    // bright_rd44
    // bright_rd45
    // bright_rd46
    // bright_rd47
    // bright_rd48
    // bright_rd49
    // bright_rd50
    // bright_rd51
    // bright_rd52
    // bright_rd53
    // bright_rd54
    // bright_rd55
    // bright_rd56
    // bright_rd57
    // bright_rd58
    // bright_rd59
    // bright_rd60
    // bright_rd61
    // bright_rd62
    // bright_rd63

	hw_uint<1024> result;
	hw_uint<16> bright_rd0_res = bright_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 1024>(result, bright_rd0_res);
	hw_uint<16> bright_rd1_res = bright_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 1024>(result, bright_rd1_res);
	hw_uint<16> bright_rd2_res = bright_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 1024>(result, bright_rd2_res);
	hw_uint<16> bright_rd3_res = bright_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 1024>(result, bright_rd3_res);
	hw_uint<16> bright_rd4_res = bright_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 1024>(result, bright_rd4_res);
	hw_uint<16> bright_rd5_res = bright_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 1024>(result, bright_rd5_res);
	hw_uint<16> bright_rd6_res = bright_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 1024>(result, bright_rd6_res);
	hw_uint<16> bright_rd7_res = bright_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 1024>(result, bright_rd7_res);
	hw_uint<16> bright_rd8_res = bright_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 1024>(result, bright_rd8_res);
	hw_uint<16> bright_rd9_res = bright_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 1024>(result, bright_rd9_res);
	hw_uint<16> bright_rd10_res = bright_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 1024>(result, bright_rd10_res);
	hw_uint<16> bright_rd11_res = bright_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 1024>(result, bright_rd11_res);
	hw_uint<16> bright_rd12_res = bright_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 1024>(result, bright_rd12_res);
	hw_uint<16> bright_rd13_res = bright_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 1024>(result, bright_rd13_res);
	hw_uint<16> bright_rd14_res = bright_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 1024>(result, bright_rd14_res);
	hw_uint<16> bright_rd15_res = bright_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 1024>(result, bright_rd15_res);
	hw_uint<16> bright_rd16_res = bright_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 1024>(result, bright_rd16_res);
	hw_uint<16> bright_rd17_res = bright_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 1024>(result, bright_rd17_res);
	hw_uint<16> bright_rd18_res = bright_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 1024>(result, bright_rd18_res);
	hw_uint<16> bright_rd19_res = bright_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 1024>(result, bright_rd19_res);
	hw_uint<16> bright_rd20_res = bright_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 1024>(result, bright_rd20_res);
	hw_uint<16> bright_rd21_res = bright_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 1024>(result, bright_rd21_res);
	hw_uint<16> bright_rd22_res = bright_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 1024>(result, bright_rd22_res);
	hw_uint<16> bright_rd23_res = bright_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 1024>(result, bright_rd23_res);
	hw_uint<16> bright_rd24_res = bright_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 1024>(result, bright_rd24_res);
	hw_uint<16> bright_rd25_res = bright_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 1024>(result, bright_rd25_res);
	hw_uint<16> bright_rd26_res = bright_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 1024>(result, bright_rd26_res);
	hw_uint<16> bright_rd27_res = bright_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 1024>(result, bright_rd27_res);
	hw_uint<16> bright_rd28_res = bright_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 1024>(result, bright_rd28_res);
	hw_uint<16> bright_rd29_res = bright_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 1024>(result, bright_rd29_res);
	hw_uint<16> bright_rd30_res = bright_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 1024>(result, bright_rd30_res);
	hw_uint<16> bright_rd31_res = bright_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 1024>(result, bright_rd31_res);
	hw_uint<16> bright_rd32_res = bright_rd32_select(in, d0, d1, dynamic_address);
	set_at<512, 1024>(result, bright_rd32_res);
	hw_uint<16> bright_rd33_res = bright_rd33_select(in, d0, d1, dynamic_address);
	set_at<528, 1024>(result, bright_rd33_res);
	hw_uint<16> bright_rd34_res = bright_rd34_select(in, d0, d1, dynamic_address);
	set_at<544, 1024>(result, bright_rd34_res);
	hw_uint<16> bright_rd35_res = bright_rd35_select(in, d0, d1, dynamic_address);
	set_at<560, 1024>(result, bright_rd35_res);
	hw_uint<16> bright_rd36_res = bright_rd36_select(in, d0, d1, dynamic_address);
	set_at<576, 1024>(result, bright_rd36_res);
	hw_uint<16> bright_rd37_res = bright_rd37_select(in, d0, d1, dynamic_address);
	set_at<592, 1024>(result, bright_rd37_res);
	hw_uint<16> bright_rd38_res = bright_rd38_select(in, d0, d1, dynamic_address);
	set_at<608, 1024>(result, bright_rd38_res);
	hw_uint<16> bright_rd39_res = bright_rd39_select(in, d0, d1, dynamic_address);
	set_at<624, 1024>(result, bright_rd39_res);
	hw_uint<16> bright_rd40_res = bright_rd40_select(in, d0, d1, dynamic_address);
	set_at<640, 1024>(result, bright_rd40_res);
	hw_uint<16> bright_rd41_res = bright_rd41_select(in, d0, d1, dynamic_address);
	set_at<656, 1024>(result, bright_rd41_res);
	hw_uint<16> bright_rd42_res = bright_rd42_select(in, d0, d1, dynamic_address);
	set_at<672, 1024>(result, bright_rd42_res);
	hw_uint<16> bright_rd43_res = bright_rd43_select(in, d0, d1, dynamic_address);
	set_at<688, 1024>(result, bright_rd43_res);
	hw_uint<16> bright_rd44_res = bright_rd44_select(in, d0, d1, dynamic_address);
	set_at<704, 1024>(result, bright_rd44_res);
	hw_uint<16> bright_rd45_res = bright_rd45_select(in, d0, d1, dynamic_address);
	set_at<720, 1024>(result, bright_rd45_res);
	hw_uint<16> bright_rd46_res = bright_rd46_select(in, d0, d1, dynamic_address);
	set_at<736, 1024>(result, bright_rd46_res);
	hw_uint<16> bright_rd47_res = bright_rd47_select(in, d0, d1, dynamic_address);
	set_at<752, 1024>(result, bright_rd47_res);
	hw_uint<16> bright_rd48_res = bright_rd48_select(in, d0, d1, dynamic_address);
	set_at<768, 1024>(result, bright_rd48_res);
	hw_uint<16> bright_rd49_res = bright_rd49_select(in, d0, d1, dynamic_address);
	set_at<784, 1024>(result, bright_rd49_res);
	hw_uint<16> bright_rd50_res = bright_rd50_select(in, d0, d1, dynamic_address);
	set_at<800, 1024>(result, bright_rd50_res);
	hw_uint<16> bright_rd51_res = bright_rd51_select(in, d0, d1, dynamic_address);
	set_at<816, 1024>(result, bright_rd51_res);
	hw_uint<16> bright_rd52_res = bright_rd52_select(in, d0, d1, dynamic_address);
	set_at<832, 1024>(result, bright_rd52_res);
	hw_uint<16> bright_rd53_res = bright_rd53_select(in, d0, d1, dynamic_address);
	set_at<848, 1024>(result, bright_rd53_res);
	hw_uint<16> bright_rd54_res = bright_rd54_select(in, d0, d1, dynamic_address);
	set_at<864, 1024>(result, bright_rd54_res);
	hw_uint<16> bright_rd55_res = bright_rd55_select(in, d0, d1, dynamic_address);
	set_at<880, 1024>(result, bright_rd55_res);
	hw_uint<16> bright_rd56_res = bright_rd56_select(in, d0, d1, dynamic_address);
	set_at<896, 1024>(result, bright_rd56_res);
	hw_uint<16> bright_rd57_res = bright_rd57_select(in, d0, d1, dynamic_address);
	set_at<912, 1024>(result, bright_rd57_res);
	hw_uint<16> bright_rd58_res = bright_rd58_select(in, d0, d1, dynamic_address);
	set_at<928, 1024>(result, bright_rd58_res);
	hw_uint<16> bright_rd59_res = bright_rd59_select(in, d0, d1, dynamic_address);
	set_at<944, 1024>(result, bright_rd59_res);
	hw_uint<16> bright_rd60_res = bright_rd60_select(in, d0, d1, dynamic_address);
	set_at<960, 1024>(result, bright_rd60_res);
	hw_uint<16> bright_rd61_res = bright_rd61_select(in, d0, d1, dynamic_address);
	set_at<976, 1024>(result, bright_rd61_res);
	hw_uint<16> bright_rd62_res = bright_rd62_select(in, d0, d1, dynamic_address);
	set_at<992, 1024>(result, bright_rd62_res);
	hw_uint<16> bright_rd63_res = bright_rd63_select(in, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, bright_rd63_res);
	return result;
}

// dark_update_0_read
//	dark_rd0
//	dark_rd1
//	dark_rd2
//	dark_rd3
//	dark_rd4
//	dark_rd5
//	dark_rd6
//	dark_rd7
//	dark_rd8
//	dark_rd9
//	dark_rd10
//	dark_rd11
//	dark_rd12
//	dark_rd13
//	dark_rd14
//	dark_rd15
//	dark_rd16
//	dark_rd17
//	dark_rd18
//	dark_rd19
//	dark_rd20
//	dark_rd21
//	dark_rd22
//	dark_rd23
//	dark_rd24
//	dark_rd25
//	dark_rd26
//	dark_rd27
//	dark_rd28
//	dark_rd29
//	dark_rd30
//	dark_rd31
//	dark_rd32
//	dark_rd33
//	dark_rd34
//	dark_rd35
//	dark_rd36
//	dark_rd37
//	dark_rd38
//	dark_rd39
//	dark_rd40
//	dark_rd41
//	dark_rd42
//	dark_rd43
//	dark_rd44
//	dark_rd45
//	dark_rd46
//	dark_rd47
//	dark_rd48
//	dark_rd49
//	dark_rd50
//	dark_rd51
//	dark_rd52
//	dark_rd53
//	dark_rd54
//	dark_rd55
//	dark_rd56
//	dark_rd57
//	dark_rd58
//	dark_rd59
//	dark_rd60
//	dark_rd61
//	dark_rd62
//	dark_rd63
inline hw_uint<1024> in_dark_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // dark_rd0
    // dark_rd1
    // dark_rd2
    // dark_rd3
    // dark_rd4
    // dark_rd5
    // dark_rd6
    // dark_rd7
    // dark_rd8
    // dark_rd9
    // dark_rd10
    // dark_rd11
    // dark_rd12
    // dark_rd13
    // dark_rd14
    // dark_rd15
    // dark_rd16
    // dark_rd17
    // dark_rd18
    // dark_rd19
    // dark_rd20
    // dark_rd21
    // dark_rd22
    // dark_rd23
    // dark_rd24
    // dark_rd25
    // dark_rd26
    // dark_rd27
    // dark_rd28
    // dark_rd29
    // dark_rd30
    // dark_rd31
    // dark_rd32
    // dark_rd33
    // dark_rd34
    // dark_rd35
    // dark_rd36
    // dark_rd37
    // dark_rd38
    // dark_rd39
    // dark_rd40
    // dark_rd41
    // dark_rd42
    // dark_rd43
    // dark_rd44
    // dark_rd45
    // dark_rd46
    // dark_rd47
    // dark_rd48
    // dark_rd49
    // dark_rd50
    // dark_rd51
    // dark_rd52
    // dark_rd53
    // dark_rd54
    // dark_rd55
    // dark_rd56
    // dark_rd57
    // dark_rd58
    // dark_rd59
    // dark_rd60
    // dark_rd61
    // dark_rd62
    // dark_rd63

	hw_uint<1024> result;
	hw_uint<16> dark_rd0_res = dark_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 1024>(result, dark_rd0_res);
	hw_uint<16> dark_rd1_res = dark_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 1024>(result, dark_rd1_res);
	hw_uint<16> dark_rd2_res = dark_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 1024>(result, dark_rd2_res);
	hw_uint<16> dark_rd3_res = dark_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 1024>(result, dark_rd3_res);
	hw_uint<16> dark_rd4_res = dark_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 1024>(result, dark_rd4_res);
	hw_uint<16> dark_rd5_res = dark_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 1024>(result, dark_rd5_res);
	hw_uint<16> dark_rd6_res = dark_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 1024>(result, dark_rd6_res);
	hw_uint<16> dark_rd7_res = dark_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 1024>(result, dark_rd7_res);
	hw_uint<16> dark_rd8_res = dark_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 1024>(result, dark_rd8_res);
	hw_uint<16> dark_rd9_res = dark_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 1024>(result, dark_rd9_res);
	hw_uint<16> dark_rd10_res = dark_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 1024>(result, dark_rd10_res);
	hw_uint<16> dark_rd11_res = dark_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 1024>(result, dark_rd11_res);
	hw_uint<16> dark_rd12_res = dark_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 1024>(result, dark_rd12_res);
	hw_uint<16> dark_rd13_res = dark_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 1024>(result, dark_rd13_res);
	hw_uint<16> dark_rd14_res = dark_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 1024>(result, dark_rd14_res);
	hw_uint<16> dark_rd15_res = dark_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 1024>(result, dark_rd15_res);
	hw_uint<16> dark_rd16_res = dark_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 1024>(result, dark_rd16_res);
	hw_uint<16> dark_rd17_res = dark_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 1024>(result, dark_rd17_res);
	hw_uint<16> dark_rd18_res = dark_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 1024>(result, dark_rd18_res);
	hw_uint<16> dark_rd19_res = dark_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 1024>(result, dark_rd19_res);
	hw_uint<16> dark_rd20_res = dark_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 1024>(result, dark_rd20_res);
	hw_uint<16> dark_rd21_res = dark_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 1024>(result, dark_rd21_res);
	hw_uint<16> dark_rd22_res = dark_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 1024>(result, dark_rd22_res);
	hw_uint<16> dark_rd23_res = dark_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 1024>(result, dark_rd23_res);
	hw_uint<16> dark_rd24_res = dark_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 1024>(result, dark_rd24_res);
	hw_uint<16> dark_rd25_res = dark_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 1024>(result, dark_rd25_res);
	hw_uint<16> dark_rd26_res = dark_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 1024>(result, dark_rd26_res);
	hw_uint<16> dark_rd27_res = dark_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 1024>(result, dark_rd27_res);
	hw_uint<16> dark_rd28_res = dark_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 1024>(result, dark_rd28_res);
	hw_uint<16> dark_rd29_res = dark_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 1024>(result, dark_rd29_res);
	hw_uint<16> dark_rd30_res = dark_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 1024>(result, dark_rd30_res);
	hw_uint<16> dark_rd31_res = dark_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 1024>(result, dark_rd31_res);
	hw_uint<16> dark_rd32_res = dark_rd32_select(in, d0, d1, dynamic_address);
	set_at<512, 1024>(result, dark_rd32_res);
	hw_uint<16> dark_rd33_res = dark_rd33_select(in, d0, d1, dynamic_address);
	set_at<528, 1024>(result, dark_rd33_res);
	hw_uint<16> dark_rd34_res = dark_rd34_select(in, d0, d1, dynamic_address);
	set_at<544, 1024>(result, dark_rd34_res);
	hw_uint<16> dark_rd35_res = dark_rd35_select(in, d0, d1, dynamic_address);
	set_at<560, 1024>(result, dark_rd35_res);
	hw_uint<16> dark_rd36_res = dark_rd36_select(in, d0, d1, dynamic_address);
	set_at<576, 1024>(result, dark_rd36_res);
	hw_uint<16> dark_rd37_res = dark_rd37_select(in, d0, d1, dynamic_address);
	set_at<592, 1024>(result, dark_rd37_res);
	hw_uint<16> dark_rd38_res = dark_rd38_select(in, d0, d1, dynamic_address);
	set_at<608, 1024>(result, dark_rd38_res);
	hw_uint<16> dark_rd39_res = dark_rd39_select(in, d0, d1, dynamic_address);
	set_at<624, 1024>(result, dark_rd39_res);
	hw_uint<16> dark_rd40_res = dark_rd40_select(in, d0, d1, dynamic_address);
	set_at<640, 1024>(result, dark_rd40_res);
	hw_uint<16> dark_rd41_res = dark_rd41_select(in, d0, d1, dynamic_address);
	set_at<656, 1024>(result, dark_rd41_res);
	hw_uint<16> dark_rd42_res = dark_rd42_select(in, d0, d1, dynamic_address);
	set_at<672, 1024>(result, dark_rd42_res);
	hw_uint<16> dark_rd43_res = dark_rd43_select(in, d0, d1, dynamic_address);
	set_at<688, 1024>(result, dark_rd43_res);
	hw_uint<16> dark_rd44_res = dark_rd44_select(in, d0, d1, dynamic_address);
	set_at<704, 1024>(result, dark_rd44_res);
	hw_uint<16> dark_rd45_res = dark_rd45_select(in, d0, d1, dynamic_address);
	set_at<720, 1024>(result, dark_rd45_res);
	hw_uint<16> dark_rd46_res = dark_rd46_select(in, d0, d1, dynamic_address);
	set_at<736, 1024>(result, dark_rd46_res);
	hw_uint<16> dark_rd47_res = dark_rd47_select(in, d0, d1, dynamic_address);
	set_at<752, 1024>(result, dark_rd47_res);
	hw_uint<16> dark_rd48_res = dark_rd48_select(in, d0, d1, dynamic_address);
	set_at<768, 1024>(result, dark_rd48_res);
	hw_uint<16> dark_rd49_res = dark_rd49_select(in, d0, d1, dynamic_address);
	set_at<784, 1024>(result, dark_rd49_res);
	hw_uint<16> dark_rd50_res = dark_rd50_select(in, d0, d1, dynamic_address);
	set_at<800, 1024>(result, dark_rd50_res);
	hw_uint<16> dark_rd51_res = dark_rd51_select(in, d0, d1, dynamic_address);
	set_at<816, 1024>(result, dark_rd51_res);
	hw_uint<16> dark_rd52_res = dark_rd52_select(in, d0, d1, dynamic_address);
	set_at<832, 1024>(result, dark_rd52_res);
	hw_uint<16> dark_rd53_res = dark_rd53_select(in, d0, d1, dynamic_address);
	set_at<848, 1024>(result, dark_rd53_res);
	hw_uint<16> dark_rd54_res = dark_rd54_select(in, d0, d1, dynamic_address);
	set_at<864, 1024>(result, dark_rd54_res);
	hw_uint<16> dark_rd55_res = dark_rd55_select(in, d0, d1, dynamic_address);
	set_at<880, 1024>(result, dark_rd55_res);
	hw_uint<16> dark_rd56_res = dark_rd56_select(in, d0, d1, dynamic_address);
	set_at<896, 1024>(result, dark_rd56_res);
	hw_uint<16> dark_rd57_res = dark_rd57_select(in, d0, d1, dynamic_address);
	set_at<912, 1024>(result, dark_rd57_res);
	hw_uint<16> dark_rd58_res = dark_rd58_select(in, d0, d1, dynamic_address);
	set_at<928, 1024>(result, dark_rd58_res);
	hw_uint<16> dark_rd59_res = dark_rd59_select(in, d0, d1, dynamic_address);
	set_at<944, 1024>(result, dark_rd59_res);
	hw_uint<16> dark_rd60_res = dark_rd60_select(in, d0, d1, dynamic_address);
	set_at<960, 1024>(result, dark_rd60_res);
	hw_uint<16> dark_rd61_res = dark_rd61_select(in, d0, d1, dynamic_address);
	set_at<976, 1024>(result, dark_rd61_res);
	hw_uint<16> dark_rd62_res = dark_rd62_select(in, d0, d1, dynamic_address);
	set_at<992, 1024>(result, dark_rd62_res);
	hw_uint<16> dark_rd63_res = dark_rd63_select(in, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, dark_rd63_res);
	return result;
}

// in_update_0_write
//	in_in_update_0_write0
//	in_in_update_0_write1
//	in_in_update_0_write2
//	in_in_update_0_write3
//	in_in_update_0_write4
//	in_in_update_0_write5
//	in_in_update_0_write6
//	in_in_update_0_write7
//	in_in_update_0_write8
//	in_in_update_0_write9
//	in_in_update_0_write10
//	in_in_update_0_write11
//	in_in_update_0_write12
//	in_in_update_0_write13
//	in_in_update_0_write14
//	in_in_update_0_write15
//	in_in_update_0_write16
//	in_in_update_0_write17
//	in_in_update_0_write18
//	in_in_update_0_write19
//	in_in_update_0_write20
//	in_in_update_0_write21
//	in_in_update_0_write22
//	in_in_update_0_write23
//	in_in_update_0_write24
//	in_in_update_0_write25
//	in_in_update_0_write26
//	in_in_update_0_write27
//	in_in_update_0_write28
//	in_in_update_0_write29
//	in_in_update_0_write30
//	in_in_update_0_write31
//	in_in_update_0_write32
//	in_in_update_0_write33
//	in_in_update_0_write34
//	in_in_update_0_write35
//	in_in_update_0_write36
//	in_in_update_0_write37
//	in_in_update_0_write38
//	in_in_update_0_write39
//	in_in_update_0_write40
//	in_in_update_0_write41
//	in_in_update_0_write42
//	in_in_update_0_write43
//	in_in_update_0_write44
//	in_in_update_0_write45
//	in_in_update_0_write46
//	in_in_update_0_write47
//	in_in_update_0_write48
//	in_in_update_0_write49
//	in_in_update_0_write50
//	in_in_update_0_write51
//	in_in_update_0_write52
//	in_in_update_0_write53
//	in_in_update_0_write54
//	in_in_update_0_write55
//	in_in_update_0_write56
//	in_in_update_0_write57
//	in_in_update_0_write58
//	in_in_update_0_write59
//	in_in_update_0_write60
//	in_in_update_0_write61
//	in_in_update_0_write62
//	in_in_update_0_write63
inline void in_in_update_0_write_bundle_write(hw_uint<1024>& in_update_0_write, in_cache& in, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_in_update_0_write0_res = in_update_0_write.extract<0, 15>();
	in_in_update_0_write0_write(in_in_update_0_write0_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write1_res = in_update_0_write.extract<16, 31>();
	in_in_update_0_write1_write(in_in_update_0_write1_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write2_res = in_update_0_write.extract<32, 47>();
	in_in_update_0_write2_write(in_in_update_0_write2_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write3_res = in_update_0_write.extract<48, 63>();
	in_in_update_0_write3_write(in_in_update_0_write3_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write4_res = in_update_0_write.extract<64, 79>();
	in_in_update_0_write4_write(in_in_update_0_write4_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write5_res = in_update_0_write.extract<80, 95>();
	in_in_update_0_write5_write(in_in_update_0_write5_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write6_res = in_update_0_write.extract<96, 111>();
	in_in_update_0_write6_write(in_in_update_0_write6_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write7_res = in_update_0_write.extract<112, 127>();
	in_in_update_0_write7_write(in_in_update_0_write7_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write8_res = in_update_0_write.extract<128, 143>();
	in_in_update_0_write8_write(in_in_update_0_write8_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write9_res = in_update_0_write.extract<144, 159>();
	in_in_update_0_write9_write(in_in_update_0_write9_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write10_res = in_update_0_write.extract<160, 175>();
	in_in_update_0_write10_write(in_in_update_0_write10_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write11_res = in_update_0_write.extract<176, 191>();
	in_in_update_0_write11_write(in_in_update_0_write11_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write12_res = in_update_0_write.extract<192, 207>();
	in_in_update_0_write12_write(in_in_update_0_write12_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write13_res = in_update_0_write.extract<208, 223>();
	in_in_update_0_write13_write(in_in_update_0_write13_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write14_res = in_update_0_write.extract<224, 239>();
	in_in_update_0_write14_write(in_in_update_0_write14_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write15_res = in_update_0_write.extract<240, 255>();
	in_in_update_0_write15_write(in_in_update_0_write15_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write16_res = in_update_0_write.extract<256, 271>();
	in_in_update_0_write16_write(in_in_update_0_write16_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write17_res = in_update_0_write.extract<272, 287>();
	in_in_update_0_write17_write(in_in_update_0_write17_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write18_res = in_update_0_write.extract<288, 303>();
	in_in_update_0_write18_write(in_in_update_0_write18_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write19_res = in_update_0_write.extract<304, 319>();
	in_in_update_0_write19_write(in_in_update_0_write19_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write20_res = in_update_0_write.extract<320, 335>();
	in_in_update_0_write20_write(in_in_update_0_write20_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write21_res = in_update_0_write.extract<336, 351>();
	in_in_update_0_write21_write(in_in_update_0_write21_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write22_res = in_update_0_write.extract<352, 367>();
	in_in_update_0_write22_write(in_in_update_0_write22_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write23_res = in_update_0_write.extract<368, 383>();
	in_in_update_0_write23_write(in_in_update_0_write23_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write24_res = in_update_0_write.extract<384, 399>();
	in_in_update_0_write24_write(in_in_update_0_write24_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write25_res = in_update_0_write.extract<400, 415>();
	in_in_update_0_write25_write(in_in_update_0_write25_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write26_res = in_update_0_write.extract<416, 431>();
	in_in_update_0_write26_write(in_in_update_0_write26_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write27_res = in_update_0_write.extract<432, 447>();
	in_in_update_0_write27_write(in_in_update_0_write27_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write28_res = in_update_0_write.extract<448, 463>();
	in_in_update_0_write28_write(in_in_update_0_write28_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write29_res = in_update_0_write.extract<464, 479>();
	in_in_update_0_write29_write(in_in_update_0_write29_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write30_res = in_update_0_write.extract<480, 495>();
	in_in_update_0_write30_write(in_in_update_0_write30_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write31_res = in_update_0_write.extract<496, 511>();
	in_in_update_0_write31_write(in_in_update_0_write31_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write32_res = in_update_0_write.extract<512, 527>();
	in_in_update_0_write32_write(in_in_update_0_write32_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write33_res = in_update_0_write.extract<528, 543>();
	in_in_update_0_write33_write(in_in_update_0_write33_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write34_res = in_update_0_write.extract<544, 559>();
	in_in_update_0_write34_write(in_in_update_0_write34_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write35_res = in_update_0_write.extract<560, 575>();
	in_in_update_0_write35_write(in_in_update_0_write35_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write36_res = in_update_0_write.extract<576, 591>();
	in_in_update_0_write36_write(in_in_update_0_write36_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write37_res = in_update_0_write.extract<592, 607>();
	in_in_update_0_write37_write(in_in_update_0_write37_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write38_res = in_update_0_write.extract<608, 623>();
	in_in_update_0_write38_write(in_in_update_0_write38_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write39_res = in_update_0_write.extract<624, 639>();
	in_in_update_0_write39_write(in_in_update_0_write39_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write40_res = in_update_0_write.extract<640, 655>();
	in_in_update_0_write40_write(in_in_update_0_write40_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write41_res = in_update_0_write.extract<656, 671>();
	in_in_update_0_write41_write(in_in_update_0_write41_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write42_res = in_update_0_write.extract<672, 687>();
	in_in_update_0_write42_write(in_in_update_0_write42_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write43_res = in_update_0_write.extract<688, 703>();
	in_in_update_0_write43_write(in_in_update_0_write43_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write44_res = in_update_0_write.extract<704, 719>();
	in_in_update_0_write44_write(in_in_update_0_write44_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write45_res = in_update_0_write.extract<720, 735>();
	in_in_update_0_write45_write(in_in_update_0_write45_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write46_res = in_update_0_write.extract<736, 751>();
	in_in_update_0_write46_write(in_in_update_0_write46_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write47_res = in_update_0_write.extract<752, 767>();
	in_in_update_0_write47_write(in_in_update_0_write47_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write48_res = in_update_0_write.extract<768, 783>();
	in_in_update_0_write48_write(in_in_update_0_write48_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write49_res = in_update_0_write.extract<784, 799>();
	in_in_update_0_write49_write(in_in_update_0_write49_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write50_res = in_update_0_write.extract<800, 815>();
	in_in_update_0_write50_write(in_in_update_0_write50_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write51_res = in_update_0_write.extract<816, 831>();
	in_in_update_0_write51_write(in_in_update_0_write51_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write52_res = in_update_0_write.extract<832, 847>();
	in_in_update_0_write52_write(in_in_update_0_write52_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write53_res = in_update_0_write.extract<848, 863>();
	in_in_update_0_write53_write(in_in_update_0_write53_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write54_res = in_update_0_write.extract<864, 879>();
	in_in_update_0_write54_write(in_in_update_0_write54_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write55_res = in_update_0_write.extract<880, 895>();
	in_in_update_0_write55_write(in_in_update_0_write55_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write56_res = in_update_0_write.extract<896, 911>();
	in_in_update_0_write56_write(in_in_update_0_write56_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write57_res = in_update_0_write.extract<912, 927>();
	in_in_update_0_write57_write(in_in_update_0_write57_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write58_res = in_update_0_write.extract<928, 943>();
	in_in_update_0_write58_write(in_in_update_0_write58_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write59_res = in_update_0_write.extract<944, 959>();
	in_in_update_0_write59_write(in_in_update_0_write59_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write60_res = in_update_0_write.extract<960, 975>();
	in_in_update_0_write60_write(in_in_update_0_write60_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write61_res = in_update_0_write.extract<976, 991>();
	in_in_update_0_write61_write(in_in_update_0_write61_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write62_res = in_update_0_write.extract<992, 1007>();
	in_in_update_0_write62_write(in_in_update_0_write62_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write63_res = in_update_0_write.extract<1008, 1023>();
	in_in_update_0_write63_write(in_in_update_0_write63_res, in, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 928], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 929], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 938], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 939], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 940], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 941], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 942], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 943], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 944], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 945], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 946], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 947], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 930], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 948], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 949], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 950], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 951], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 952], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 953], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 954], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 955], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 956], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 957], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 931], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 958], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 959], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 932], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 933], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 934], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 935], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 936], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 937], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_cache {
  // # of banks: 32
  in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2;
};



inline void in_off_chip0_in_off_chip0_update_0_write0_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write0, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write0);
}

inline void in_off_chip0_in_off_chip0_update_0_write1_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write1, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write1);
}

inline void in_off_chip0_in_off_chip0_update_0_write10_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write10, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write10);
}

inline void in_off_chip0_in_off_chip0_update_0_write11_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write11, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write11);
}

inline void in_off_chip0_in_off_chip0_update_0_write12_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write12, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write12);
}

inline void in_off_chip0_in_off_chip0_update_0_write13_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write13, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write13);
}

inline void in_off_chip0_in_off_chip0_update_0_write14_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write14, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write14);
}

inline void in_off_chip0_in_off_chip0_update_0_write15_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write15, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write15);
}

inline void in_off_chip0_in_off_chip0_update_0_write16_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write16, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write16);
}

inline void in_off_chip0_in_off_chip0_update_0_write17_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write17, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write17);
}

inline void in_off_chip0_in_off_chip0_update_0_write18_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write18, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write18);
}

inline void in_off_chip0_in_off_chip0_update_0_write19_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write19, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write19);
}

inline void in_off_chip0_in_off_chip0_update_0_write2_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write2, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write2);
}

inline void in_off_chip0_in_off_chip0_update_0_write20_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write20, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write20);
}

inline void in_off_chip0_in_off_chip0_update_0_write21_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write21, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write21);
}

inline void in_off_chip0_in_off_chip0_update_0_write22_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write22, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write22);
}

inline void in_off_chip0_in_off_chip0_update_0_write23_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write23, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write23);
}

inline void in_off_chip0_in_off_chip0_update_0_write24_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write24, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write24);
}

inline void in_off_chip0_in_off_chip0_update_0_write25_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write25, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write25);
}

inline void in_off_chip0_in_off_chip0_update_0_write26_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write26, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write26);
}

inline void in_off_chip0_in_off_chip0_update_0_write27_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write27, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write27);
}

inline void in_off_chip0_in_off_chip0_update_0_write28_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write28, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write28);
}

inline void in_off_chip0_in_off_chip0_update_0_write29_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write29, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write29);
}

inline void in_off_chip0_in_off_chip0_update_0_write3_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write3, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write3);
}

inline void in_off_chip0_in_off_chip0_update_0_write30_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write30, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write30);
}

inline void in_off_chip0_in_off_chip0_update_0_write31_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write31, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write31);
}

inline void in_off_chip0_in_off_chip0_update_0_write4_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write4, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write4);
}

inline void in_off_chip0_in_off_chip0_update_0_write5_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write5, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write5);
}

inline void in_off_chip0_in_off_chip0_update_0_write6_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write6, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write6);
}

inline void in_off_chip0_in_off_chip0_update_0_write7_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write7, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write7);
}

inline void in_off_chip0_in_off_chip0_update_0_write8_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write8, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write8);
}

inline void in_off_chip0_in_off_chip0_update_0_write9_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write9, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write9);
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd0 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write0 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd1 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write0 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd10 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[5 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write5 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd11 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[5 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write5 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd12 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[6 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write6 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd13 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[6 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write6 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd14 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[7 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write7 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd15 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[7 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write7 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd16 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[8 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write8 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd17 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[8 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write8 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd18 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[9 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write9 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd19 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[9 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write9 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd2 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[1 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write1 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd20 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[10 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write10 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd21 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[10 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write10 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd22 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[11 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write11 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd23 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[11 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write11 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd24 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[12 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write12 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd25 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[12 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write12 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd26 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[13 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write13 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd27 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[13 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write13 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd28 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[14 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write14 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd29 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[14 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write14 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd3 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[1 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write1 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd30 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[15 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write15 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd31 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[15 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write15 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd32_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd32 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[16 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write16 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write16;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd33_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd33 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[16 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write16 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write16;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd34_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd34 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[17 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write17 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write17;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd35_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd35 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[17 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write17 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write17;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd36_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd36 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[18 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write18 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write18;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd37_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd37 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[18 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write18 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write18;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd38_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd38 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[19 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write19 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write19;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd39_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd39 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[19 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write19 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write19;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd4 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[2 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write2 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd40_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd40 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[20 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write20 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write20;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd41_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd41 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[20 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write20 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write20;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd42_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd42 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[21 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write21 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write21;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd43_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd43 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[21 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write21 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write21;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd44_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd44 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[22 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write22 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write22;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd45_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd45 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[22 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write22 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write22;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd46_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd46 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[23 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write23 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write23;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd47_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd47 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[23 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write23 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write23;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd48_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd48 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[24 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write24 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write24;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd49_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd49 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[24 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write24 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write24;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd5 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[2 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write2 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd50_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd50 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[25 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write25 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write25;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd51_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd51 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[25 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write25 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write25;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd52_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd52 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[26 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write26 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write26;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd53_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd53 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[26 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write26 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write26;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd54_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd54 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[27 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write27 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write27;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd55_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd55 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[27 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write27 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write27;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd56_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd56 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[28 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write28 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write28;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd57_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd57 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[28 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write28 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write28;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd58_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd58 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[29 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write29 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write29;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd59_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd59 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[29 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write29 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write29;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd6 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[3 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write3 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd60_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd60 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[30 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write30 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write30;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd61_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd61 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[30 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write30 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write30;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd62_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd62 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[31 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write31 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write31;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd63_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd63 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[31 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write31 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write31;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd7 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[3 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write3 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd8 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[4 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write4 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write4;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd9 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[4 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write4 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write4;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_read
//	in_off_chip0_oc_in_off_chip1_oc_rd0
//	in_off_chip0_oc_in_off_chip1_oc_rd1
//	in_off_chip0_oc_in_off_chip1_oc_rd2
//	in_off_chip0_oc_in_off_chip1_oc_rd3
//	in_off_chip0_oc_in_off_chip1_oc_rd4
//	in_off_chip0_oc_in_off_chip1_oc_rd5
//	in_off_chip0_oc_in_off_chip1_oc_rd6
//	in_off_chip0_oc_in_off_chip1_oc_rd7
//	in_off_chip0_oc_in_off_chip1_oc_rd8
//	in_off_chip0_oc_in_off_chip1_oc_rd9
//	in_off_chip0_oc_in_off_chip1_oc_rd10
//	in_off_chip0_oc_in_off_chip1_oc_rd11
//	in_off_chip0_oc_in_off_chip1_oc_rd12
//	in_off_chip0_oc_in_off_chip1_oc_rd13
//	in_off_chip0_oc_in_off_chip1_oc_rd14
//	in_off_chip0_oc_in_off_chip1_oc_rd15
//	in_off_chip0_oc_in_off_chip1_oc_rd16
//	in_off_chip0_oc_in_off_chip1_oc_rd17
//	in_off_chip0_oc_in_off_chip1_oc_rd18
//	in_off_chip0_oc_in_off_chip1_oc_rd19
//	in_off_chip0_oc_in_off_chip1_oc_rd20
//	in_off_chip0_oc_in_off_chip1_oc_rd21
//	in_off_chip0_oc_in_off_chip1_oc_rd22
//	in_off_chip0_oc_in_off_chip1_oc_rd23
//	in_off_chip0_oc_in_off_chip1_oc_rd24
//	in_off_chip0_oc_in_off_chip1_oc_rd25
//	in_off_chip0_oc_in_off_chip1_oc_rd26
//	in_off_chip0_oc_in_off_chip1_oc_rd27
//	in_off_chip0_oc_in_off_chip1_oc_rd28
//	in_off_chip0_oc_in_off_chip1_oc_rd29
//	in_off_chip0_oc_in_off_chip1_oc_rd30
//	in_off_chip0_oc_in_off_chip1_oc_rd31
//	in_off_chip0_oc_in_off_chip1_oc_rd32
//	in_off_chip0_oc_in_off_chip1_oc_rd33
//	in_off_chip0_oc_in_off_chip1_oc_rd34
//	in_off_chip0_oc_in_off_chip1_oc_rd35
//	in_off_chip0_oc_in_off_chip1_oc_rd36
//	in_off_chip0_oc_in_off_chip1_oc_rd37
//	in_off_chip0_oc_in_off_chip1_oc_rd38
//	in_off_chip0_oc_in_off_chip1_oc_rd39
//	in_off_chip0_oc_in_off_chip1_oc_rd40
//	in_off_chip0_oc_in_off_chip1_oc_rd41
//	in_off_chip0_oc_in_off_chip1_oc_rd42
//	in_off_chip0_oc_in_off_chip1_oc_rd43
//	in_off_chip0_oc_in_off_chip1_oc_rd44
//	in_off_chip0_oc_in_off_chip1_oc_rd45
//	in_off_chip0_oc_in_off_chip1_oc_rd46
//	in_off_chip0_oc_in_off_chip1_oc_rd47
//	in_off_chip0_oc_in_off_chip1_oc_rd48
//	in_off_chip0_oc_in_off_chip1_oc_rd49
//	in_off_chip0_oc_in_off_chip1_oc_rd50
//	in_off_chip0_oc_in_off_chip1_oc_rd51
//	in_off_chip0_oc_in_off_chip1_oc_rd52
//	in_off_chip0_oc_in_off_chip1_oc_rd53
//	in_off_chip0_oc_in_off_chip1_oc_rd54
//	in_off_chip0_oc_in_off_chip1_oc_rd55
//	in_off_chip0_oc_in_off_chip1_oc_rd56
//	in_off_chip0_oc_in_off_chip1_oc_rd57
//	in_off_chip0_oc_in_off_chip1_oc_rd58
//	in_off_chip0_oc_in_off_chip1_oc_rd59
//	in_off_chip0_oc_in_off_chip1_oc_rd60
//	in_off_chip0_oc_in_off_chip1_oc_rd61
//	in_off_chip0_oc_in_off_chip1_oc_rd62
//	in_off_chip0_oc_in_off_chip1_oc_rd63
inline hw_uint<1024> in_off_chip0_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // in_off_chip0_oc_in_off_chip1_oc_rd0
    // in_off_chip0_oc_in_off_chip1_oc_rd1
    // in_off_chip0_oc_in_off_chip1_oc_rd2
    // in_off_chip0_oc_in_off_chip1_oc_rd3
    // in_off_chip0_oc_in_off_chip1_oc_rd4
    // in_off_chip0_oc_in_off_chip1_oc_rd5
    // in_off_chip0_oc_in_off_chip1_oc_rd6
    // in_off_chip0_oc_in_off_chip1_oc_rd7
    // in_off_chip0_oc_in_off_chip1_oc_rd8
    // in_off_chip0_oc_in_off_chip1_oc_rd9
    // in_off_chip0_oc_in_off_chip1_oc_rd10
    // in_off_chip0_oc_in_off_chip1_oc_rd11
    // in_off_chip0_oc_in_off_chip1_oc_rd12
    // in_off_chip0_oc_in_off_chip1_oc_rd13
    // in_off_chip0_oc_in_off_chip1_oc_rd14
    // in_off_chip0_oc_in_off_chip1_oc_rd15
    // in_off_chip0_oc_in_off_chip1_oc_rd16
    // in_off_chip0_oc_in_off_chip1_oc_rd17
    // in_off_chip0_oc_in_off_chip1_oc_rd18
    // in_off_chip0_oc_in_off_chip1_oc_rd19
    // in_off_chip0_oc_in_off_chip1_oc_rd20
    // in_off_chip0_oc_in_off_chip1_oc_rd21
    // in_off_chip0_oc_in_off_chip1_oc_rd22
    // in_off_chip0_oc_in_off_chip1_oc_rd23
    // in_off_chip0_oc_in_off_chip1_oc_rd24
    // in_off_chip0_oc_in_off_chip1_oc_rd25
    // in_off_chip0_oc_in_off_chip1_oc_rd26
    // in_off_chip0_oc_in_off_chip1_oc_rd27
    // in_off_chip0_oc_in_off_chip1_oc_rd28
    // in_off_chip0_oc_in_off_chip1_oc_rd29
    // in_off_chip0_oc_in_off_chip1_oc_rd30
    // in_off_chip0_oc_in_off_chip1_oc_rd31
    // in_off_chip0_oc_in_off_chip1_oc_rd32
    // in_off_chip0_oc_in_off_chip1_oc_rd33
    // in_off_chip0_oc_in_off_chip1_oc_rd34
    // in_off_chip0_oc_in_off_chip1_oc_rd35
    // in_off_chip0_oc_in_off_chip1_oc_rd36
    // in_off_chip0_oc_in_off_chip1_oc_rd37
    // in_off_chip0_oc_in_off_chip1_oc_rd38
    // in_off_chip0_oc_in_off_chip1_oc_rd39
    // in_off_chip0_oc_in_off_chip1_oc_rd40
    // in_off_chip0_oc_in_off_chip1_oc_rd41
    // in_off_chip0_oc_in_off_chip1_oc_rd42
    // in_off_chip0_oc_in_off_chip1_oc_rd43
    // in_off_chip0_oc_in_off_chip1_oc_rd44
    // in_off_chip0_oc_in_off_chip1_oc_rd45
    // in_off_chip0_oc_in_off_chip1_oc_rd46
    // in_off_chip0_oc_in_off_chip1_oc_rd47
    // in_off_chip0_oc_in_off_chip1_oc_rd48
    // in_off_chip0_oc_in_off_chip1_oc_rd49
    // in_off_chip0_oc_in_off_chip1_oc_rd50
    // in_off_chip0_oc_in_off_chip1_oc_rd51
    // in_off_chip0_oc_in_off_chip1_oc_rd52
    // in_off_chip0_oc_in_off_chip1_oc_rd53
    // in_off_chip0_oc_in_off_chip1_oc_rd54
    // in_off_chip0_oc_in_off_chip1_oc_rd55
    // in_off_chip0_oc_in_off_chip1_oc_rd56
    // in_off_chip0_oc_in_off_chip1_oc_rd57
    // in_off_chip0_oc_in_off_chip1_oc_rd58
    // in_off_chip0_oc_in_off_chip1_oc_rd59
    // in_off_chip0_oc_in_off_chip1_oc_rd60
    // in_off_chip0_oc_in_off_chip1_oc_rd61
    // in_off_chip0_oc_in_off_chip1_oc_rd62
    // in_off_chip0_oc_in_off_chip1_oc_rd63

	hw_uint<1024> result;
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_res = in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<0, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd0_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_res = in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<16, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd1_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_res = in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<32, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd2_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_res = in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<48, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd3_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_res = in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<64, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd4_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_res = in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<80, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd5_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_res = in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<96, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd6_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_res = in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<112, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd7_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_res = in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<128, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd8_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_res = in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<144, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd9_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_res = in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<160, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd10_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_res = in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<176, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd11_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_res = in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<192, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd12_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_res = in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<208, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd13_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_res = in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<224, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd14_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_res = in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<240, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd15_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_res = in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<256, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd16_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_res = in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<272, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd17_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_res = in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<288, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd18_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_res = in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<304, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd19_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_res = in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<320, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd20_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_res = in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<336, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd21_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_res = in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<352, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd22_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_res = in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<368, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd23_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_res = in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<384, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd24_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_res = in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<400, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd25_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_res = in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<416, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd26_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_res = in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<432, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd27_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_res = in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<448, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd28_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_res = in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<464, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd29_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_res = in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<480, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd30_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_res = in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<496, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd31_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd32_res = in_off_chip0_oc_in_off_chip1_oc_rd32_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<512, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd32_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd33_res = in_off_chip0_oc_in_off_chip1_oc_rd33_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<528, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd33_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd34_res = in_off_chip0_oc_in_off_chip1_oc_rd34_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<544, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd34_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd35_res = in_off_chip0_oc_in_off_chip1_oc_rd35_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<560, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd35_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd36_res = in_off_chip0_oc_in_off_chip1_oc_rd36_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<576, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd36_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd37_res = in_off_chip0_oc_in_off_chip1_oc_rd37_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<592, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd37_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd38_res = in_off_chip0_oc_in_off_chip1_oc_rd38_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<608, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd38_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd39_res = in_off_chip0_oc_in_off_chip1_oc_rd39_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<624, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd39_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd40_res = in_off_chip0_oc_in_off_chip1_oc_rd40_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<640, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd40_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd41_res = in_off_chip0_oc_in_off_chip1_oc_rd41_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<656, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd41_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd42_res = in_off_chip0_oc_in_off_chip1_oc_rd42_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<672, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd42_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd43_res = in_off_chip0_oc_in_off_chip1_oc_rd43_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<688, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd43_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd44_res = in_off_chip0_oc_in_off_chip1_oc_rd44_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<704, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd44_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd45_res = in_off_chip0_oc_in_off_chip1_oc_rd45_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<720, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd45_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd46_res = in_off_chip0_oc_in_off_chip1_oc_rd46_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<736, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd46_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd47_res = in_off_chip0_oc_in_off_chip1_oc_rd47_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<752, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd47_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd48_res = in_off_chip0_oc_in_off_chip1_oc_rd48_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<768, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd48_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd49_res = in_off_chip0_oc_in_off_chip1_oc_rd49_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<784, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd49_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd50_res = in_off_chip0_oc_in_off_chip1_oc_rd50_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<800, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd50_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd51_res = in_off_chip0_oc_in_off_chip1_oc_rd51_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<816, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd51_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd52_res = in_off_chip0_oc_in_off_chip1_oc_rd52_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<832, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd52_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd53_res = in_off_chip0_oc_in_off_chip1_oc_rd53_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<848, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd53_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd54_res = in_off_chip0_oc_in_off_chip1_oc_rd54_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<864, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd54_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd55_res = in_off_chip0_oc_in_off_chip1_oc_rd55_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<880, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd55_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd56_res = in_off_chip0_oc_in_off_chip1_oc_rd56_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<896, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd56_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd57_res = in_off_chip0_oc_in_off_chip1_oc_rd57_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<912, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd57_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd58_res = in_off_chip0_oc_in_off_chip1_oc_rd58_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<928, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd58_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd59_res = in_off_chip0_oc_in_off_chip1_oc_rd59_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<944, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd59_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd60_res = in_off_chip0_oc_in_off_chip1_oc_rd60_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<960, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd60_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd61_res = in_off_chip0_oc_in_off_chip1_oc_rd61_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<976, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd61_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd62_res = in_off_chip0_oc_in_off_chip1_oc_rd62_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<992, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd62_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd63_res = in_off_chip0_oc_in_off_chip1_oc_rd63_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd63_res);
	return result;
}

// in_off_chip0_update_0_write
//	in_off_chip0_in_off_chip0_update_0_write0
//	in_off_chip0_in_off_chip0_update_0_write1
//	in_off_chip0_in_off_chip0_update_0_write2
//	in_off_chip0_in_off_chip0_update_0_write3
//	in_off_chip0_in_off_chip0_update_0_write4
//	in_off_chip0_in_off_chip0_update_0_write5
//	in_off_chip0_in_off_chip0_update_0_write6
//	in_off_chip0_in_off_chip0_update_0_write7
//	in_off_chip0_in_off_chip0_update_0_write8
//	in_off_chip0_in_off_chip0_update_0_write9
//	in_off_chip0_in_off_chip0_update_0_write10
//	in_off_chip0_in_off_chip0_update_0_write11
//	in_off_chip0_in_off_chip0_update_0_write12
//	in_off_chip0_in_off_chip0_update_0_write13
//	in_off_chip0_in_off_chip0_update_0_write14
//	in_off_chip0_in_off_chip0_update_0_write15
//	in_off_chip0_in_off_chip0_update_0_write16
//	in_off_chip0_in_off_chip0_update_0_write17
//	in_off_chip0_in_off_chip0_update_0_write18
//	in_off_chip0_in_off_chip0_update_0_write19
//	in_off_chip0_in_off_chip0_update_0_write20
//	in_off_chip0_in_off_chip0_update_0_write21
//	in_off_chip0_in_off_chip0_update_0_write22
//	in_off_chip0_in_off_chip0_update_0_write23
//	in_off_chip0_in_off_chip0_update_0_write24
//	in_off_chip0_in_off_chip0_update_0_write25
//	in_off_chip0_in_off_chip0_update_0_write26
//	in_off_chip0_in_off_chip0_update_0_write27
//	in_off_chip0_in_off_chip0_update_0_write28
//	in_off_chip0_in_off_chip0_update_0_write29
//	in_off_chip0_in_off_chip0_update_0_write30
//	in_off_chip0_in_off_chip0_update_0_write31
inline void in_off_chip0_in_off_chip0_update_0_write_bundle_write(hw_uint<512>& in_off_chip0_update_0_write, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write0_res = in_off_chip0_update_0_write.extract<0, 15>();
	in_off_chip0_in_off_chip0_update_0_write0_write(in_off_chip0_in_off_chip0_update_0_write0_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write1_res = in_off_chip0_update_0_write.extract<16, 31>();
	in_off_chip0_in_off_chip0_update_0_write1_write(in_off_chip0_in_off_chip0_update_0_write1_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write2_res = in_off_chip0_update_0_write.extract<32, 47>();
	in_off_chip0_in_off_chip0_update_0_write2_write(in_off_chip0_in_off_chip0_update_0_write2_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write3_res = in_off_chip0_update_0_write.extract<48, 63>();
	in_off_chip0_in_off_chip0_update_0_write3_write(in_off_chip0_in_off_chip0_update_0_write3_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write4_res = in_off_chip0_update_0_write.extract<64, 79>();
	in_off_chip0_in_off_chip0_update_0_write4_write(in_off_chip0_in_off_chip0_update_0_write4_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write5_res = in_off_chip0_update_0_write.extract<80, 95>();
	in_off_chip0_in_off_chip0_update_0_write5_write(in_off_chip0_in_off_chip0_update_0_write5_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write6_res = in_off_chip0_update_0_write.extract<96, 111>();
	in_off_chip0_in_off_chip0_update_0_write6_write(in_off_chip0_in_off_chip0_update_0_write6_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write7_res = in_off_chip0_update_0_write.extract<112, 127>();
	in_off_chip0_in_off_chip0_update_0_write7_write(in_off_chip0_in_off_chip0_update_0_write7_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write8_res = in_off_chip0_update_0_write.extract<128, 143>();
	in_off_chip0_in_off_chip0_update_0_write8_write(in_off_chip0_in_off_chip0_update_0_write8_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write9_res = in_off_chip0_update_0_write.extract<144, 159>();
	in_off_chip0_in_off_chip0_update_0_write9_write(in_off_chip0_in_off_chip0_update_0_write9_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write10_res = in_off_chip0_update_0_write.extract<160, 175>();
	in_off_chip0_in_off_chip0_update_0_write10_write(in_off_chip0_in_off_chip0_update_0_write10_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write11_res = in_off_chip0_update_0_write.extract<176, 191>();
	in_off_chip0_in_off_chip0_update_0_write11_write(in_off_chip0_in_off_chip0_update_0_write11_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write12_res = in_off_chip0_update_0_write.extract<192, 207>();
	in_off_chip0_in_off_chip0_update_0_write12_write(in_off_chip0_in_off_chip0_update_0_write12_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write13_res = in_off_chip0_update_0_write.extract<208, 223>();
	in_off_chip0_in_off_chip0_update_0_write13_write(in_off_chip0_in_off_chip0_update_0_write13_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write14_res = in_off_chip0_update_0_write.extract<224, 239>();
	in_off_chip0_in_off_chip0_update_0_write14_write(in_off_chip0_in_off_chip0_update_0_write14_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write15_res = in_off_chip0_update_0_write.extract<240, 255>();
	in_off_chip0_in_off_chip0_update_0_write15_write(in_off_chip0_in_off_chip0_update_0_write15_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write16_res = in_off_chip0_update_0_write.extract<256, 271>();
	in_off_chip0_in_off_chip0_update_0_write16_write(in_off_chip0_in_off_chip0_update_0_write16_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write17_res = in_off_chip0_update_0_write.extract<272, 287>();
	in_off_chip0_in_off_chip0_update_0_write17_write(in_off_chip0_in_off_chip0_update_0_write17_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write18_res = in_off_chip0_update_0_write.extract<288, 303>();
	in_off_chip0_in_off_chip0_update_0_write18_write(in_off_chip0_in_off_chip0_update_0_write18_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write19_res = in_off_chip0_update_0_write.extract<304, 319>();
	in_off_chip0_in_off_chip0_update_0_write19_write(in_off_chip0_in_off_chip0_update_0_write19_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write20_res = in_off_chip0_update_0_write.extract<320, 335>();
	in_off_chip0_in_off_chip0_update_0_write20_write(in_off_chip0_in_off_chip0_update_0_write20_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write21_res = in_off_chip0_update_0_write.extract<336, 351>();
	in_off_chip0_in_off_chip0_update_0_write21_write(in_off_chip0_in_off_chip0_update_0_write21_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write22_res = in_off_chip0_update_0_write.extract<352, 367>();
	in_off_chip0_in_off_chip0_update_0_write22_write(in_off_chip0_in_off_chip0_update_0_write22_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write23_res = in_off_chip0_update_0_write.extract<368, 383>();
	in_off_chip0_in_off_chip0_update_0_write23_write(in_off_chip0_in_off_chip0_update_0_write23_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write24_res = in_off_chip0_update_0_write.extract<384, 399>();
	in_off_chip0_in_off_chip0_update_0_write24_write(in_off_chip0_in_off_chip0_update_0_write24_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write25_res = in_off_chip0_update_0_write.extract<400, 415>();
	in_off_chip0_in_off_chip0_update_0_write25_write(in_off_chip0_in_off_chip0_update_0_write25_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write26_res = in_off_chip0_update_0_write.extract<416, 431>();
	in_off_chip0_in_off_chip0_update_0_write26_write(in_off_chip0_in_off_chip0_update_0_write26_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write27_res = in_off_chip0_update_0_write.extract<432, 447>();
	in_off_chip0_in_off_chip0_update_0_write27_write(in_off_chip0_in_off_chip0_update_0_write27_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write28_res = in_off_chip0_update_0_write.extract<448, 463>();
	in_off_chip0_in_off_chip0_update_0_write28_write(in_off_chip0_in_off_chip0_update_0_write28_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write29_res = in_off_chip0_update_0_write.extract<464, 479>();
	in_off_chip0_in_off_chip0_update_0_write29_write(in_off_chip0_in_off_chip0_update_0_write29_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write30_res = in_off_chip0_update_0_write.extract<480, 495>();
	in_off_chip0_in_off_chip0_update_0_write30_write(in_off_chip0_in_off_chip0_update_0_write30_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write31_res = in_off_chip0_update_0_write.extract<496, 511>();
	in_off_chip0_in_off_chip0_update_0_write31_write(in_off_chip0_in_off_chip0_update_0_write31_res, in_off_chip0, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_to_in_rd32_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_to_in_rd33_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_to_in_rd34_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_to_in_rd35_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_to_in_rd36_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_to_in_rd37_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_to_in_rd38_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_to_in_rd39_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_to_in_rd40_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_to_in_rd41_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_to_in_rd42_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_to_in_rd43_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_to_in_rd44_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_to_in_rd45_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_to_in_rd46_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_to_in_rd47_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_to_in_rd48_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_to_in_rd49_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_to_in_rd50_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_to_in_rd51_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_to_in_rd52_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_to_in_rd53_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_to_in_rd54_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_to_in_rd55_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_to_in_rd56_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_to_in_rd57_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_to_in_rd58_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_to_in_rd59_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_to_in_rd60_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_to_in_rd61_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_to_in_rd62_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_to_in_rd63_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_cache {
  // # of banks: 64
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_to_in_rd32_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_to_in_rd32;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_to_in_rd33_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_to_in_rd33;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_to_in_rd34_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_to_in_rd34;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_to_in_rd35_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_to_in_rd35;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_to_in_rd36_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_to_in_rd36;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_to_in_rd37_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_to_in_rd37;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_to_in_rd38_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_to_in_rd38;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_to_in_rd39_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_to_in_rd39;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_to_in_rd40_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_to_in_rd40;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_to_in_rd41_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_to_in_rd41;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_to_in_rd42_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_to_in_rd42;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_to_in_rd43_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_to_in_rd43;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_to_in_rd44_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_to_in_rd44;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_to_in_rd45_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_to_in_rd45;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_to_in_rd46_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_to_in_rd46;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_to_in_rd47_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_to_in_rd47;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_to_in_rd48_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_to_in_rd48;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_to_in_rd49_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_to_in_rd49;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_to_in_rd50_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_to_in_rd50;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_to_in_rd51_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_to_in_rd51;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_to_in_rd52_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_to_in_rd52;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_to_in_rd53_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_to_in_rd53;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_to_in_rd54_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_to_in_rd54;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_to_in_rd55_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_to_in_rd55;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_to_in_rd56_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_to_in_rd56;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_to_in_rd57_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_to_in_rd57;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_to_in_rd58_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_to_in_rd58;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_to_in_rd59_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_to_in_rd59;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_to_in_rd60_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_to_in_rd60;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_to_in_rd61_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_to_in_rd61;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_to_in_rd62_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_to_in_rd62;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_to_in_rd63_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_to_in_rd63;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9;
};



inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_to_in_rd32.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_to_in_rd33.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_to_in_rd34.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_to_in_rd35.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_to_in_rd36.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_to_in_rd37.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_to_in_rd38.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_to_in_rd39.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_to_in_rd40.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_to_in_rd41.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_to_in_rd42.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_to_in_rd43.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_to_in_rd44.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_to_in_rd45.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_to_in_rd46.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_to_in_rd47.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_to_in_rd48.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_to_in_rd49.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_to_in_rd50.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_to_in_rd51.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_to_in_rd52.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_to_in_rd53.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_to_in_rd54.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_to_in_rd55.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_to_in_rd56.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_to_in_rd57.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_to_in_rd58.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_to_in_rd59.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_to_in_rd60.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_to_in_rd61.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_to_in_rd62.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_to_in_rd63.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9);
}

inline hw_uint<16> in_rd0_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd0 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0;
  return 0;
}

inline hw_uint<16> in_rd1_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd1 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1;
  return 0;
}

inline hw_uint<16> in_rd10_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd10 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10;
  return 0;
}

inline hw_uint<16> in_rd11_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd11 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11;
  return 0;
}

inline hw_uint<16> in_rd12_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd12 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12;
  return 0;
}

inline hw_uint<16> in_rd13_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd13 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13;
  return 0;
}

inline hw_uint<16> in_rd14_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd14 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14;
  return 0;
}

inline hw_uint<16> in_rd15_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd15 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15;
  return 0;
}

inline hw_uint<16> in_rd16_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd16 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16;
  return 0;
}

inline hw_uint<16> in_rd17_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd17 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17;
  return 0;
}

inline hw_uint<16> in_rd18_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd18 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18;
  return 0;
}

inline hw_uint<16> in_rd19_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd19 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19;
  return 0;
}

inline hw_uint<16> in_rd2_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd2 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2;
  return 0;
}

inline hw_uint<16> in_rd20_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd20 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20;
  return 0;
}

inline hw_uint<16> in_rd21_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd21 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21;
  return 0;
}

inline hw_uint<16> in_rd22_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd22 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22;
  return 0;
}

inline hw_uint<16> in_rd23_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd23 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23;
  return 0;
}

inline hw_uint<16> in_rd24_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd24 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24;
  return 0;
}

inline hw_uint<16> in_rd25_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd25 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25;
  return 0;
}

inline hw_uint<16> in_rd26_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd26 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26;
  return 0;
}

inline hw_uint<16> in_rd27_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd27 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27;
  return 0;
}

inline hw_uint<16> in_rd28_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd28 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28;
  return 0;
}

inline hw_uint<16> in_rd29_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd29 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29;
  return 0;
}

inline hw_uint<16> in_rd3_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd3 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3;
  return 0;
}

inline hw_uint<16> in_rd30_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd30 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30;
  return 0;
}

inline hw_uint<16> in_rd31_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd31 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31;
  return 0;
}

inline hw_uint<16> in_rd32_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd32 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_to_in_rd32.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32;
  return 0;
}

inline hw_uint<16> in_rd33_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd33 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_to_in_rd33.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33;
  return 0;
}

inline hw_uint<16> in_rd34_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd34 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_to_in_rd34.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34;
  return 0;
}

inline hw_uint<16> in_rd35_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd35 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_to_in_rd35.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35;
  return 0;
}

inline hw_uint<16> in_rd36_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd36 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_to_in_rd36.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36;
  return 0;
}

inline hw_uint<16> in_rd37_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd37 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_to_in_rd37.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37;
  return 0;
}

inline hw_uint<16> in_rd38_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd38 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_to_in_rd38.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38;
  return 0;
}

inline hw_uint<16> in_rd39_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd39 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_to_in_rd39.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39;
  return 0;
}

inline hw_uint<16> in_rd4_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd4 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4;
  return 0;
}

inline hw_uint<16> in_rd40_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd40 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_to_in_rd40.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40;
  return 0;
}

inline hw_uint<16> in_rd41_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd41 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_to_in_rd41.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41;
  return 0;
}

inline hw_uint<16> in_rd42_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd42 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_to_in_rd42.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42;
  return 0;
}

inline hw_uint<16> in_rd43_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd43 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_to_in_rd43.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43;
  return 0;
}

inline hw_uint<16> in_rd44_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd44 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_to_in_rd44.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44;
  return 0;
}

inline hw_uint<16> in_rd45_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd45 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_to_in_rd45.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45;
  return 0;
}

inline hw_uint<16> in_rd46_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd46 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_to_in_rd46.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46;
  return 0;
}

inline hw_uint<16> in_rd47_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd47 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_to_in_rd47.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47;
  return 0;
}

inline hw_uint<16> in_rd48_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd48 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_to_in_rd48.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48;
  return 0;
}

inline hw_uint<16> in_rd49_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd49 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_to_in_rd49.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49;
  return 0;
}

inline hw_uint<16> in_rd5_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd5 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5;
  return 0;
}

inline hw_uint<16> in_rd50_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd50 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_to_in_rd50.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50;
  return 0;
}

inline hw_uint<16> in_rd51_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd51 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_to_in_rd51.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51;
  return 0;
}

inline hw_uint<16> in_rd52_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd52 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_to_in_rd52.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52;
  return 0;
}

inline hw_uint<16> in_rd53_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd53 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_to_in_rd53.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53;
  return 0;
}

inline hw_uint<16> in_rd54_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd54 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_to_in_rd54.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54;
  return 0;
}

inline hw_uint<16> in_rd55_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd55 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_to_in_rd55.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55;
  return 0;
}

inline hw_uint<16> in_rd56_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd56 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_to_in_rd56.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56;
  return 0;
}

inline hw_uint<16> in_rd57_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd57 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_to_in_rd57.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57;
  return 0;
}

inline hw_uint<16> in_rd58_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd58 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_to_in_rd58.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58;
  return 0;
}

inline hw_uint<16> in_rd59_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd59 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_to_in_rd59.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59;
  return 0;
}

inline hw_uint<16> in_rd6_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd6 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6;
  return 0;
}

inline hw_uint<16> in_rd60_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd60 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_to_in_rd60.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60;
  return 0;
}

inline hw_uint<16> in_rd61_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd61 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_to_in_rd61.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61;
  return 0;
}

inline hw_uint<16> in_rd62_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd62 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_to_in_rd62.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62;
  return 0;
}

inline hw_uint<16> in_rd63_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd63 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_to_in_rd63.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63;
  return 0;
}

inline hw_uint<16> in_rd7_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd7 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7;
  return 0;
}

inline hw_uint<16> in_rd8_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd8 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8;
  return 0;
}

inline hw_uint<16> in_rd9_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd9 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_write
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63
inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write_bundle_write(hw_uint<1024>& in_off_chip0_oc_in_off_chip1_oc_update_0_write, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<0, 15>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<16, 31>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<32, 47>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<48, 63>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<64, 79>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<80, 95>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<96, 111>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<112, 127>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<128, 143>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<144, 159>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<160, 175>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<176, 191>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<192, 207>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<208, 223>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<224, 239>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<240, 255>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<256, 271>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<272, 287>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<288, 303>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<304, 319>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<320, 335>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<336, 351>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<352, 367>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<368, 383>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<384, 399>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<400, 415>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<416, 431>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<432, 447>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<448, 463>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<464, 479>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<480, 495>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<496, 511>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<512, 527>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<528, 543>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<544, 559>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<560, 575>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<576, 591>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<592, 607>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<608, 623>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<624, 639>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<640, 655>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<656, 671>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<672, 687>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<688, 703>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<704, 719>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<720, 735>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<736, 751>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<752, 767>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<768, 783>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<784, 799>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<800, 815>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<816, 831>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<832, 847>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<848, 863>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<864, 879>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<880, 895>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<896, 911>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<912, 927>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<928, 943>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<944, 959>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<960, 975>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<976, 991>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<992, 1007>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<1008, 1023>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
}

// in_update_0_read
//	in_rd0
//	in_rd1
//	in_rd2
//	in_rd3
//	in_rd4
//	in_rd5
//	in_rd6
//	in_rd7
//	in_rd8
//	in_rd9
//	in_rd10
//	in_rd11
//	in_rd12
//	in_rd13
//	in_rd14
//	in_rd15
//	in_rd16
//	in_rd17
//	in_rd18
//	in_rd19
//	in_rd20
//	in_rd21
//	in_rd22
//	in_rd23
//	in_rd24
//	in_rd25
//	in_rd26
//	in_rd27
//	in_rd28
//	in_rd29
//	in_rd30
//	in_rd31
//	in_rd32
//	in_rd33
//	in_rd34
//	in_rd35
//	in_rd36
//	in_rd37
//	in_rd38
//	in_rd39
//	in_rd40
//	in_rd41
//	in_rd42
//	in_rd43
//	in_rd44
//	in_rd45
//	in_rd46
//	in_rd47
//	in_rd48
//	in_rd49
//	in_rd50
//	in_rd51
//	in_rd52
//	in_rd53
//	in_rd54
//	in_rd55
//	in_rd56
//	in_rd57
//	in_rd58
//	in_rd59
//	in_rd60
//	in_rd61
//	in_rd62
//	in_rd63
inline hw_uint<1024> in_off_chip0_oc_in_off_chip1_oc_in_update_0_read_bundle_read(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // in_rd0
    // in_rd1
    // in_rd2
    // in_rd3
    // in_rd4
    // in_rd5
    // in_rd6
    // in_rd7
    // in_rd8
    // in_rd9
    // in_rd10
    // in_rd11
    // in_rd12
    // in_rd13
    // in_rd14
    // in_rd15
    // in_rd16
    // in_rd17
    // in_rd18
    // in_rd19
    // in_rd20
    // in_rd21
    // in_rd22
    // in_rd23
    // in_rd24
    // in_rd25
    // in_rd26
    // in_rd27
    // in_rd28
    // in_rd29
    // in_rd30
    // in_rd31
    // in_rd32
    // in_rd33
    // in_rd34
    // in_rd35
    // in_rd36
    // in_rd37
    // in_rd38
    // in_rd39
    // in_rd40
    // in_rd41
    // in_rd42
    // in_rd43
    // in_rd44
    // in_rd45
    // in_rd46
    // in_rd47
    // in_rd48
    // in_rd49
    // in_rd50
    // in_rd51
    // in_rd52
    // in_rd53
    // in_rd54
    // in_rd55
    // in_rd56
    // in_rd57
    // in_rd58
    // in_rd59
    // in_rd60
    // in_rd61
    // in_rd62
    // in_rd63

	hw_uint<1024> result;
	hw_uint<16> in_rd0_res = in_rd0_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<0, 1024>(result, in_rd0_res);
	hw_uint<16> in_rd1_res = in_rd1_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<16, 1024>(result, in_rd1_res);
	hw_uint<16> in_rd2_res = in_rd2_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<32, 1024>(result, in_rd2_res);
	hw_uint<16> in_rd3_res = in_rd3_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<48, 1024>(result, in_rd3_res);
	hw_uint<16> in_rd4_res = in_rd4_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<64, 1024>(result, in_rd4_res);
	hw_uint<16> in_rd5_res = in_rd5_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<80, 1024>(result, in_rd5_res);
	hw_uint<16> in_rd6_res = in_rd6_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<96, 1024>(result, in_rd6_res);
	hw_uint<16> in_rd7_res = in_rd7_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<112, 1024>(result, in_rd7_res);
	hw_uint<16> in_rd8_res = in_rd8_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<128, 1024>(result, in_rd8_res);
	hw_uint<16> in_rd9_res = in_rd9_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<144, 1024>(result, in_rd9_res);
	hw_uint<16> in_rd10_res = in_rd10_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<160, 1024>(result, in_rd10_res);
	hw_uint<16> in_rd11_res = in_rd11_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<176, 1024>(result, in_rd11_res);
	hw_uint<16> in_rd12_res = in_rd12_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<192, 1024>(result, in_rd12_res);
	hw_uint<16> in_rd13_res = in_rd13_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<208, 1024>(result, in_rd13_res);
	hw_uint<16> in_rd14_res = in_rd14_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<224, 1024>(result, in_rd14_res);
	hw_uint<16> in_rd15_res = in_rd15_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<240, 1024>(result, in_rd15_res);
	hw_uint<16> in_rd16_res = in_rd16_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<256, 1024>(result, in_rd16_res);
	hw_uint<16> in_rd17_res = in_rd17_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<272, 1024>(result, in_rd17_res);
	hw_uint<16> in_rd18_res = in_rd18_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<288, 1024>(result, in_rd18_res);
	hw_uint<16> in_rd19_res = in_rd19_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<304, 1024>(result, in_rd19_res);
	hw_uint<16> in_rd20_res = in_rd20_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<320, 1024>(result, in_rd20_res);
	hw_uint<16> in_rd21_res = in_rd21_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<336, 1024>(result, in_rd21_res);
	hw_uint<16> in_rd22_res = in_rd22_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<352, 1024>(result, in_rd22_res);
	hw_uint<16> in_rd23_res = in_rd23_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<368, 1024>(result, in_rd23_res);
	hw_uint<16> in_rd24_res = in_rd24_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<384, 1024>(result, in_rd24_res);
	hw_uint<16> in_rd25_res = in_rd25_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<400, 1024>(result, in_rd25_res);
	hw_uint<16> in_rd26_res = in_rd26_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<416, 1024>(result, in_rd26_res);
	hw_uint<16> in_rd27_res = in_rd27_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<432, 1024>(result, in_rd27_res);
	hw_uint<16> in_rd28_res = in_rd28_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<448, 1024>(result, in_rd28_res);
	hw_uint<16> in_rd29_res = in_rd29_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<464, 1024>(result, in_rd29_res);
	hw_uint<16> in_rd30_res = in_rd30_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<480, 1024>(result, in_rd30_res);
	hw_uint<16> in_rd31_res = in_rd31_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<496, 1024>(result, in_rd31_res);
	hw_uint<16> in_rd32_res = in_rd32_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<512, 1024>(result, in_rd32_res);
	hw_uint<16> in_rd33_res = in_rd33_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<528, 1024>(result, in_rd33_res);
	hw_uint<16> in_rd34_res = in_rd34_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<544, 1024>(result, in_rd34_res);
	hw_uint<16> in_rd35_res = in_rd35_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<560, 1024>(result, in_rd35_res);
	hw_uint<16> in_rd36_res = in_rd36_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<576, 1024>(result, in_rd36_res);
	hw_uint<16> in_rd37_res = in_rd37_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<592, 1024>(result, in_rd37_res);
	hw_uint<16> in_rd38_res = in_rd38_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<608, 1024>(result, in_rd38_res);
	hw_uint<16> in_rd39_res = in_rd39_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<624, 1024>(result, in_rd39_res);
	hw_uint<16> in_rd40_res = in_rd40_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<640, 1024>(result, in_rd40_res);
	hw_uint<16> in_rd41_res = in_rd41_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<656, 1024>(result, in_rd41_res);
	hw_uint<16> in_rd42_res = in_rd42_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<672, 1024>(result, in_rd42_res);
	hw_uint<16> in_rd43_res = in_rd43_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<688, 1024>(result, in_rd43_res);
	hw_uint<16> in_rd44_res = in_rd44_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<704, 1024>(result, in_rd44_res);
	hw_uint<16> in_rd45_res = in_rd45_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<720, 1024>(result, in_rd45_res);
	hw_uint<16> in_rd46_res = in_rd46_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<736, 1024>(result, in_rd46_res);
	hw_uint<16> in_rd47_res = in_rd47_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<752, 1024>(result, in_rd47_res);
	hw_uint<16> in_rd48_res = in_rd48_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<768, 1024>(result, in_rd48_res);
	hw_uint<16> in_rd49_res = in_rd49_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<784, 1024>(result, in_rd49_res);
	hw_uint<16> in_rd50_res = in_rd50_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<800, 1024>(result, in_rd50_res);
	hw_uint<16> in_rd51_res = in_rd51_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<816, 1024>(result, in_rd51_res);
	hw_uint<16> in_rd52_res = in_rd52_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<832, 1024>(result, in_rd52_res);
	hw_uint<16> in_rd53_res = in_rd53_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<848, 1024>(result, in_rd53_res);
	hw_uint<16> in_rd54_res = in_rd54_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<864, 1024>(result, in_rd54_res);
	hw_uint<16> in_rd55_res = in_rd55_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<880, 1024>(result, in_rd55_res);
	hw_uint<16> in_rd56_res = in_rd56_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<896, 1024>(result, in_rd56_res);
	hw_uint<16> in_rd57_res = in_rd57_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<912, 1024>(result, in_rd57_res);
	hw_uint<16> in_rd58_res = in_rd58_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<928, 1024>(result, in_rd58_res);
	hw_uint<16> in_rd59_res = in_rd59_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<944, 1024>(result, in_rd59_res);
	hw_uint<16> in_rd60_res = in_rd60_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<960, 1024>(result, in_rd60_res);
	hw_uint<16> in_rd61_res = in_rd61_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<976, 1024>(result, in_rd61_res);
	hw_uint<16> in_rd62_res = in_rd62_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<992, 1024>(result, in_rd62_res);
	hw_uint<16> in_rd63_res = in_rd63_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, in_rd63_res);
	return result;
}

#include "hw_classes.h"

struct in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 928], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 929], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 938], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 939], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 940], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 941], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 942], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 943], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 944], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 945], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 946], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 947], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 930], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 948], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 949], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 950], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 951], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 952], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 953], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 954], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 955], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 956], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 957], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 931], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 958], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 959], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 932], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 933], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 934], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 935], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 936], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 937], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_cache {
  // # of banks: 32
  in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2;
};



inline void in_off_chip1_in_off_chip1_update_0_write0_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write0, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write0);
}

inline void in_off_chip1_in_off_chip1_update_0_write1_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write1, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write1);
}

inline void in_off_chip1_in_off_chip1_update_0_write10_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write10, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write10);
}

inline void in_off_chip1_in_off_chip1_update_0_write11_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write11, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write11);
}

inline void in_off_chip1_in_off_chip1_update_0_write12_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write12, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write12);
}

inline void in_off_chip1_in_off_chip1_update_0_write13_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write13, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write13);
}

inline void in_off_chip1_in_off_chip1_update_0_write14_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write14, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write14);
}

inline void in_off_chip1_in_off_chip1_update_0_write15_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write15, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write15);
}

inline void in_off_chip1_in_off_chip1_update_0_write16_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write16, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write16);
}

inline void in_off_chip1_in_off_chip1_update_0_write17_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write17, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write17);
}

inline void in_off_chip1_in_off_chip1_update_0_write18_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write18, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write18);
}

inline void in_off_chip1_in_off_chip1_update_0_write19_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write19, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write19);
}

inline void in_off_chip1_in_off_chip1_update_0_write2_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write2, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write2);
}

inline void in_off_chip1_in_off_chip1_update_0_write20_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write20, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write20);
}

inline void in_off_chip1_in_off_chip1_update_0_write21_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write21, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write21);
}

inline void in_off_chip1_in_off_chip1_update_0_write22_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write22, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write22);
}

inline void in_off_chip1_in_off_chip1_update_0_write23_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write23, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write23);
}

inline void in_off_chip1_in_off_chip1_update_0_write24_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write24, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write24);
}

inline void in_off_chip1_in_off_chip1_update_0_write25_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write25, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write25);
}

inline void in_off_chip1_in_off_chip1_update_0_write26_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write26, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write26);
}

inline void in_off_chip1_in_off_chip1_update_0_write27_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write27, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write27);
}

inline void in_off_chip1_in_off_chip1_update_0_write28_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write28, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write28);
}

inline void in_off_chip1_in_off_chip1_update_0_write29_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write29, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write29);
}

inline void in_off_chip1_in_off_chip1_update_0_write3_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write3, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write3);
}

inline void in_off_chip1_in_off_chip1_update_0_write30_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write30, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write30);
}

inline void in_off_chip1_in_off_chip1_update_0_write31_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write31, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write31);
}

inline void in_off_chip1_in_off_chip1_update_0_write4_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write4, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write4);
}

inline void in_off_chip1_in_off_chip1_update_0_write5_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write5, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write5);
}

inline void in_off_chip1_in_off_chip1_update_0_write6_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write6, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write6);
}

inline void in_off_chip1_in_off_chip1_update_0_write7_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write7, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write7);
}

inline void in_off_chip1_in_off_chip1_update_0_write8_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write8, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write8);
}

inline void in_off_chip1_in_off_chip1_update_0_write9_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write9, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write9);
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd0 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write0 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd1 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write0 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd10 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[5 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write5 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd11 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[5 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write5 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd12 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[6 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write6 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd13 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[6 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write6 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd14 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[7 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write7 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd15 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[7 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write7 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd16 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[8 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write8 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd17 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[8 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write8 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd18 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[9 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write9 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd19 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[9 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write9 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd2 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[1 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write1 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd20 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[10 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write10 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd21 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[10 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write10 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd22 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[11 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write11 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd23 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[11 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write11 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd24 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[12 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write12 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd25 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[12 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write12 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd26 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[13 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write13 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd27 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[13 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write13 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd28 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[14 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write14 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd29 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[14 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write14 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd3 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[1 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write1 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd30 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[15 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write15 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd31 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[15 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write15 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd32_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd32 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[16 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write16 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write16;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd33_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd33 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[16 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write16 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write16;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd34_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd34 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[17 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write17 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write17;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd35_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd35 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[17 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write17 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write17;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd36_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd36 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[18 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write18 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write18;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd37_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd37 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[18 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write18 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write18;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd38_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd38 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[19 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write19 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write19;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd39_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd39 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[19 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write19 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write19;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd4 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[2 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write2 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd40_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd40 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[20 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write20 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write20;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd41_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd41 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[20 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write20 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write20;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd42_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd42 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[21 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write21 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write21;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd43_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd43 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[21 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write21 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write21;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd44_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd44 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[22 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write22 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write22;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd45_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd45 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[22 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write22 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write22;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd46_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd46 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[23 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write23 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write23;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd47_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd47 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[23 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write23 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write23;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd48_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd48 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[24 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write24 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write24;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd49_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd49 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[24 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write24 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write24;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd5 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[2 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write2 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd50_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd50 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[25 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write25 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write25;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd51_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd51 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[25 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write25 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write25;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd52_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd52 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[26 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write26 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write26;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd53_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd53 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[26 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write26 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write26;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd54_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd54 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[27 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write27 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write27;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd55_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd55 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[27 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write27 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write27;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd56_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd56 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[28 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write28 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write28;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd57_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd57 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[28 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write28 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write28;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd58_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd58 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[29 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write29 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write29;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd59_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd59 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[29 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write29 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write29;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd6 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[3 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write3 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd60_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd60 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[30 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write30 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write30;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd61_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd61 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[30 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write30 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write30;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd62_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd62 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[31 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write31 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write31;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd63_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd63 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[31 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write31 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write31;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd7 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[3 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write3 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd8 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[4 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write4 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write4;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd9 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[4 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write4 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write4;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_read
//	in_off_chip0_oc_in_off_chip1_oc_rd0
//	in_off_chip0_oc_in_off_chip1_oc_rd1
//	in_off_chip0_oc_in_off_chip1_oc_rd2
//	in_off_chip0_oc_in_off_chip1_oc_rd3
//	in_off_chip0_oc_in_off_chip1_oc_rd4
//	in_off_chip0_oc_in_off_chip1_oc_rd5
//	in_off_chip0_oc_in_off_chip1_oc_rd6
//	in_off_chip0_oc_in_off_chip1_oc_rd7
//	in_off_chip0_oc_in_off_chip1_oc_rd8
//	in_off_chip0_oc_in_off_chip1_oc_rd9
//	in_off_chip0_oc_in_off_chip1_oc_rd10
//	in_off_chip0_oc_in_off_chip1_oc_rd11
//	in_off_chip0_oc_in_off_chip1_oc_rd12
//	in_off_chip0_oc_in_off_chip1_oc_rd13
//	in_off_chip0_oc_in_off_chip1_oc_rd14
//	in_off_chip0_oc_in_off_chip1_oc_rd15
//	in_off_chip0_oc_in_off_chip1_oc_rd16
//	in_off_chip0_oc_in_off_chip1_oc_rd17
//	in_off_chip0_oc_in_off_chip1_oc_rd18
//	in_off_chip0_oc_in_off_chip1_oc_rd19
//	in_off_chip0_oc_in_off_chip1_oc_rd20
//	in_off_chip0_oc_in_off_chip1_oc_rd21
//	in_off_chip0_oc_in_off_chip1_oc_rd22
//	in_off_chip0_oc_in_off_chip1_oc_rd23
//	in_off_chip0_oc_in_off_chip1_oc_rd24
//	in_off_chip0_oc_in_off_chip1_oc_rd25
//	in_off_chip0_oc_in_off_chip1_oc_rd26
//	in_off_chip0_oc_in_off_chip1_oc_rd27
//	in_off_chip0_oc_in_off_chip1_oc_rd28
//	in_off_chip0_oc_in_off_chip1_oc_rd29
//	in_off_chip0_oc_in_off_chip1_oc_rd30
//	in_off_chip0_oc_in_off_chip1_oc_rd31
//	in_off_chip0_oc_in_off_chip1_oc_rd32
//	in_off_chip0_oc_in_off_chip1_oc_rd33
//	in_off_chip0_oc_in_off_chip1_oc_rd34
//	in_off_chip0_oc_in_off_chip1_oc_rd35
//	in_off_chip0_oc_in_off_chip1_oc_rd36
//	in_off_chip0_oc_in_off_chip1_oc_rd37
//	in_off_chip0_oc_in_off_chip1_oc_rd38
//	in_off_chip0_oc_in_off_chip1_oc_rd39
//	in_off_chip0_oc_in_off_chip1_oc_rd40
//	in_off_chip0_oc_in_off_chip1_oc_rd41
//	in_off_chip0_oc_in_off_chip1_oc_rd42
//	in_off_chip0_oc_in_off_chip1_oc_rd43
//	in_off_chip0_oc_in_off_chip1_oc_rd44
//	in_off_chip0_oc_in_off_chip1_oc_rd45
//	in_off_chip0_oc_in_off_chip1_oc_rd46
//	in_off_chip0_oc_in_off_chip1_oc_rd47
//	in_off_chip0_oc_in_off_chip1_oc_rd48
//	in_off_chip0_oc_in_off_chip1_oc_rd49
//	in_off_chip0_oc_in_off_chip1_oc_rd50
//	in_off_chip0_oc_in_off_chip1_oc_rd51
//	in_off_chip0_oc_in_off_chip1_oc_rd52
//	in_off_chip0_oc_in_off_chip1_oc_rd53
//	in_off_chip0_oc_in_off_chip1_oc_rd54
//	in_off_chip0_oc_in_off_chip1_oc_rd55
//	in_off_chip0_oc_in_off_chip1_oc_rd56
//	in_off_chip0_oc_in_off_chip1_oc_rd57
//	in_off_chip0_oc_in_off_chip1_oc_rd58
//	in_off_chip0_oc_in_off_chip1_oc_rd59
//	in_off_chip0_oc_in_off_chip1_oc_rd60
//	in_off_chip0_oc_in_off_chip1_oc_rd61
//	in_off_chip0_oc_in_off_chip1_oc_rd62
//	in_off_chip0_oc_in_off_chip1_oc_rd63
inline hw_uint<1024> in_off_chip1_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // in_off_chip0_oc_in_off_chip1_oc_rd0
    // in_off_chip0_oc_in_off_chip1_oc_rd1
    // in_off_chip0_oc_in_off_chip1_oc_rd2
    // in_off_chip0_oc_in_off_chip1_oc_rd3
    // in_off_chip0_oc_in_off_chip1_oc_rd4
    // in_off_chip0_oc_in_off_chip1_oc_rd5
    // in_off_chip0_oc_in_off_chip1_oc_rd6
    // in_off_chip0_oc_in_off_chip1_oc_rd7
    // in_off_chip0_oc_in_off_chip1_oc_rd8
    // in_off_chip0_oc_in_off_chip1_oc_rd9
    // in_off_chip0_oc_in_off_chip1_oc_rd10
    // in_off_chip0_oc_in_off_chip1_oc_rd11
    // in_off_chip0_oc_in_off_chip1_oc_rd12
    // in_off_chip0_oc_in_off_chip1_oc_rd13
    // in_off_chip0_oc_in_off_chip1_oc_rd14
    // in_off_chip0_oc_in_off_chip1_oc_rd15
    // in_off_chip0_oc_in_off_chip1_oc_rd16
    // in_off_chip0_oc_in_off_chip1_oc_rd17
    // in_off_chip0_oc_in_off_chip1_oc_rd18
    // in_off_chip0_oc_in_off_chip1_oc_rd19
    // in_off_chip0_oc_in_off_chip1_oc_rd20
    // in_off_chip0_oc_in_off_chip1_oc_rd21
    // in_off_chip0_oc_in_off_chip1_oc_rd22
    // in_off_chip0_oc_in_off_chip1_oc_rd23
    // in_off_chip0_oc_in_off_chip1_oc_rd24
    // in_off_chip0_oc_in_off_chip1_oc_rd25
    // in_off_chip0_oc_in_off_chip1_oc_rd26
    // in_off_chip0_oc_in_off_chip1_oc_rd27
    // in_off_chip0_oc_in_off_chip1_oc_rd28
    // in_off_chip0_oc_in_off_chip1_oc_rd29
    // in_off_chip0_oc_in_off_chip1_oc_rd30
    // in_off_chip0_oc_in_off_chip1_oc_rd31
    // in_off_chip0_oc_in_off_chip1_oc_rd32
    // in_off_chip0_oc_in_off_chip1_oc_rd33
    // in_off_chip0_oc_in_off_chip1_oc_rd34
    // in_off_chip0_oc_in_off_chip1_oc_rd35
    // in_off_chip0_oc_in_off_chip1_oc_rd36
    // in_off_chip0_oc_in_off_chip1_oc_rd37
    // in_off_chip0_oc_in_off_chip1_oc_rd38
    // in_off_chip0_oc_in_off_chip1_oc_rd39
    // in_off_chip0_oc_in_off_chip1_oc_rd40
    // in_off_chip0_oc_in_off_chip1_oc_rd41
    // in_off_chip0_oc_in_off_chip1_oc_rd42
    // in_off_chip0_oc_in_off_chip1_oc_rd43
    // in_off_chip0_oc_in_off_chip1_oc_rd44
    // in_off_chip0_oc_in_off_chip1_oc_rd45
    // in_off_chip0_oc_in_off_chip1_oc_rd46
    // in_off_chip0_oc_in_off_chip1_oc_rd47
    // in_off_chip0_oc_in_off_chip1_oc_rd48
    // in_off_chip0_oc_in_off_chip1_oc_rd49
    // in_off_chip0_oc_in_off_chip1_oc_rd50
    // in_off_chip0_oc_in_off_chip1_oc_rd51
    // in_off_chip0_oc_in_off_chip1_oc_rd52
    // in_off_chip0_oc_in_off_chip1_oc_rd53
    // in_off_chip0_oc_in_off_chip1_oc_rd54
    // in_off_chip0_oc_in_off_chip1_oc_rd55
    // in_off_chip0_oc_in_off_chip1_oc_rd56
    // in_off_chip0_oc_in_off_chip1_oc_rd57
    // in_off_chip0_oc_in_off_chip1_oc_rd58
    // in_off_chip0_oc_in_off_chip1_oc_rd59
    // in_off_chip0_oc_in_off_chip1_oc_rd60
    // in_off_chip0_oc_in_off_chip1_oc_rd61
    // in_off_chip0_oc_in_off_chip1_oc_rd62
    // in_off_chip0_oc_in_off_chip1_oc_rd63

	hw_uint<1024> result;
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_res = in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<0, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd0_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_res = in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<16, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd1_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_res = in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<32, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd2_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_res = in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<48, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd3_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_res = in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<64, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd4_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_res = in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<80, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd5_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_res = in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<96, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd6_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_res = in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<112, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd7_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_res = in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<128, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd8_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_res = in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<144, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd9_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_res = in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<160, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd10_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_res = in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<176, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd11_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_res = in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<192, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd12_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_res = in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<208, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd13_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_res = in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<224, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd14_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_res = in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<240, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd15_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_res = in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<256, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd16_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_res = in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<272, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd17_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_res = in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<288, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd18_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_res = in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<304, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd19_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_res = in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<320, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd20_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_res = in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<336, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd21_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_res = in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<352, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd22_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_res = in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<368, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd23_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_res = in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<384, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd24_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_res = in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<400, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd25_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_res = in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<416, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd26_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_res = in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<432, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd27_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_res = in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<448, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd28_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_res = in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<464, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd29_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_res = in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<480, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd30_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_res = in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<496, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd31_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd32_res = in_off_chip0_oc_in_off_chip1_oc_rd32_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<512, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd32_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd33_res = in_off_chip0_oc_in_off_chip1_oc_rd33_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<528, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd33_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd34_res = in_off_chip0_oc_in_off_chip1_oc_rd34_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<544, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd34_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd35_res = in_off_chip0_oc_in_off_chip1_oc_rd35_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<560, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd35_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd36_res = in_off_chip0_oc_in_off_chip1_oc_rd36_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<576, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd36_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd37_res = in_off_chip0_oc_in_off_chip1_oc_rd37_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<592, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd37_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd38_res = in_off_chip0_oc_in_off_chip1_oc_rd38_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<608, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd38_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd39_res = in_off_chip0_oc_in_off_chip1_oc_rd39_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<624, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd39_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd40_res = in_off_chip0_oc_in_off_chip1_oc_rd40_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<640, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd40_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd41_res = in_off_chip0_oc_in_off_chip1_oc_rd41_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<656, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd41_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd42_res = in_off_chip0_oc_in_off_chip1_oc_rd42_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<672, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd42_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd43_res = in_off_chip0_oc_in_off_chip1_oc_rd43_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<688, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd43_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd44_res = in_off_chip0_oc_in_off_chip1_oc_rd44_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<704, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd44_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd45_res = in_off_chip0_oc_in_off_chip1_oc_rd45_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<720, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd45_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd46_res = in_off_chip0_oc_in_off_chip1_oc_rd46_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<736, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd46_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd47_res = in_off_chip0_oc_in_off_chip1_oc_rd47_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<752, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd47_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd48_res = in_off_chip0_oc_in_off_chip1_oc_rd48_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<768, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd48_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd49_res = in_off_chip0_oc_in_off_chip1_oc_rd49_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<784, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd49_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd50_res = in_off_chip0_oc_in_off_chip1_oc_rd50_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<800, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd50_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd51_res = in_off_chip0_oc_in_off_chip1_oc_rd51_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<816, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd51_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd52_res = in_off_chip0_oc_in_off_chip1_oc_rd52_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<832, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd52_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd53_res = in_off_chip0_oc_in_off_chip1_oc_rd53_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<848, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd53_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd54_res = in_off_chip0_oc_in_off_chip1_oc_rd54_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<864, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd54_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd55_res = in_off_chip0_oc_in_off_chip1_oc_rd55_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<880, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd55_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd56_res = in_off_chip0_oc_in_off_chip1_oc_rd56_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<896, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd56_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd57_res = in_off_chip0_oc_in_off_chip1_oc_rd57_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<912, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd57_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd58_res = in_off_chip0_oc_in_off_chip1_oc_rd58_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<928, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd58_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd59_res = in_off_chip0_oc_in_off_chip1_oc_rd59_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<944, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd59_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd60_res = in_off_chip0_oc_in_off_chip1_oc_rd60_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<960, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd60_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd61_res = in_off_chip0_oc_in_off_chip1_oc_rd61_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<976, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd61_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd62_res = in_off_chip0_oc_in_off_chip1_oc_rd62_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<992, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd62_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd63_res = in_off_chip0_oc_in_off_chip1_oc_rd63_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd63_res);
	return result;
}

// in_off_chip1_update_0_write
//	in_off_chip1_in_off_chip1_update_0_write0
//	in_off_chip1_in_off_chip1_update_0_write1
//	in_off_chip1_in_off_chip1_update_0_write2
//	in_off_chip1_in_off_chip1_update_0_write3
//	in_off_chip1_in_off_chip1_update_0_write4
//	in_off_chip1_in_off_chip1_update_0_write5
//	in_off_chip1_in_off_chip1_update_0_write6
//	in_off_chip1_in_off_chip1_update_0_write7
//	in_off_chip1_in_off_chip1_update_0_write8
//	in_off_chip1_in_off_chip1_update_0_write9
//	in_off_chip1_in_off_chip1_update_0_write10
//	in_off_chip1_in_off_chip1_update_0_write11
//	in_off_chip1_in_off_chip1_update_0_write12
//	in_off_chip1_in_off_chip1_update_0_write13
//	in_off_chip1_in_off_chip1_update_0_write14
//	in_off_chip1_in_off_chip1_update_0_write15
//	in_off_chip1_in_off_chip1_update_0_write16
//	in_off_chip1_in_off_chip1_update_0_write17
//	in_off_chip1_in_off_chip1_update_0_write18
//	in_off_chip1_in_off_chip1_update_0_write19
//	in_off_chip1_in_off_chip1_update_0_write20
//	in_off_chip1_in_off_chip1_update_0_write21
//	in_off_chip1_in_off_chip1_update_0_write22
//	in_off_chip1_in_off_chip1_update_0_write23
//	in_off_chip1_in_off_chip1_update_0_write24
//	in_off_chip1_in_off_chip1_update_0_write25
//	in_off_chip1_in_off_chip1_update_0_write26
//	in_off_chip1_in_off_chip1_update_0_write27
//	in_off_chip1_in_off_chip1_update_0_write28
//	in_off_chip1_in_off_chip1_update_0_write29
//	in_off_chip1_in_off_chip1_update_0_write30
//	in_off_chip1_in_off_chip1_update_0_write31
inline void in_off_chip1_in_off_chip1_update_0_write_bundle_write(hw_uint<512>& in_off_chip1_update_0_write, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write0_res = in_off_chip1_update_0_write.extract<0, 15>();
	in_off_chip1_in_off_chip1_update_0_write0_write(in_off_chip1_in_off_chip1_update_0_write0_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write1_res = in_off_chip1_update_0_write.extract<16, 31>();
	in_off_chip1_in_off_chip1_update_0_write1_write(in_off_chip1_in_off_chip1_update_0_write1_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write2_res = in_off_chip1_update_0_write.extract<32, 47>();
	in_off_chip1_in_off_chip1_update_0_write2_write(in_off_chip1_in_off_chip1_update_0_write2_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write3_res = in_off_chip1_update_0_write.extract<48, 63>();
	in_off_chip1_in_off_chip1_update_0_write3_write(in_off_chip1_in_off_chip1_update_0_write3_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write4_res = in_off_chip1_update_0_write.extract<64, 79>();
	in_off_chip1_in_off_chip1_update_0_write4_write(in_off_chip1_in_off_chip1_update_0_write4_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write5_res = in_off_chip1_update_0_write.extract<80, 95>();
	in_off_chip1_in_off_chip1_update_0_write5_write(in_off_chip1_in_off_chip1_update_0_write5_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write6_res = in_off_chip1_update_0_write.extract<96, 111>();
	in_off_chip1_in_off_chip1_update_0_write6_write(in_off_chip1_in_off_chip1_update_0_write6_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write7_res = in_off_chip1_update_0_write.extract<112, 127>();
	in_off_chip1_in_off_chip1_update_0_write7_write(in_off_chip1_in_off_chip1_update_0_write7_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write8_res = in_off_chip1_update_0_write.extract<128, 143>();
	in_off_chip1_in_off_chip1_update_0_write8_write(in_off_chip1_in_off_chip1_update_0_write8_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write9_res = in_off_chip1_update_0_write.extract<144, 159>();
	in_off_chip1_in_off_chip1_update_0_write9_write(in_off_chip1_in_off_chip1_update_0_write9_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write10_res = in_off_chip1_update_0_write.extract<160, 175>();
	in_off_chip1_in_off_chip1_update_0_write10_write(in_off_chip1_in_off_chip1_update_0_write10_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write11_res = in_off_chip1_update_0_write.extract<176, 191>();
	in_off_chip1_in_off_chip1_update_0_write11_write(in_off_chip1_in_off_chip1_update_0_write11_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write12_res = in_off_chip1_update_0_write.extract<192, 207>();
	in_off_chip1_in_off_chip1_update_0_write12_write(in_off_chip1_in_off_chip1_update_0_write12_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write13_res = in_off_chip1_update_0_write.extract<208, 223>();
	in_off_chip1_in_off_chip1_update_0_write13_write(in_off_chip1_in_off_chip1_update_0_write13_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write14_res = in_off_chip1_update_0_write.extract<224, 239>();
	in_off_chip1_in_off_chip1_update_0_write14_write(in_off_chip1_in_off_chip1_update_0_write14_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write15_res = in_off_chip1_update_0_write.extract<240, 255>();
	in_off_chip1_in_off_chip1_update_0_write15_write(in_off_chip1_in_off_chip1_update_0_write15_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write16_res = in_off_chip1_update_0_write.extract<256, 271>();
	in_off_chip1_in_off_chip1_update_0_write16_write(in_off_chip1_in_off_chip1_update_0_write16_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write17_res = in_off_chip1_update_0_write.extract<272, 287>();
	in_off_chip1_in_off_chip1_update_0_write17_write(in_off_chip1_in_off_chip1_update_0_write17_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write18_res = in_off_chip1_update_0_write.extract<288, 303>();
	in_off_chip1_in_off_chip1_update_0_write18_write(in_off_chip1_in_off_chip1_update_0_write18_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write19_res = in_off_chip1_update_0_write.extract<304, 319>();
	in_off_chip1_in_off_chip1_update_0_write19_write(in_off_chip1_in_off_chip1_update_0_write19_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write20_res = in_off_chip1_update_0_write.extract<320, 335>();
	in_off_chip1_in_off_chip1_update_0_write20_write(in_off_chip1_in_off_chip1_update_0_write20_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write21_res = in_off_chip1_update_0_write.extract<336, 351>();
	in_off_chip1_in_off_chip1_update_0_write21_write(in_off_chip1_in_off_chip1_update_0_write21_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write22_res = in_off_chip1_update_0_write.extract<352, 367>();
	in_off_chip1_in_off_chip1_update_0_write22_write(in_off_chip1_in_off_chip1_update_0_write22_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write23_res = in_off_chip1_update_0_write.extract<368, 383>();
	in_off_chip1_in_off_chip1_update_0_write23_write(in_off_chip1_in_off_chip1_update_0_write23_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write24_res = in_off_chip1_update_0_write.extract<384, 399>();
	in_off_chip1_in_off_chip1_update_0_write24_write(in_off_chip1_in_off_chip1_update_0_write24_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write25_res = in_off_chip1_update_0_write.extract<400, 415>();
	in_off_chip1_in_off_chip1_update_0_write25_write(in_off_chip1_in_off_chip1_update_0_write25_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write26_res = in_off_chip1_update_0_write.extract<416, 431>();
	in_off_chip1_in_off_chip1_update_0_write26_write(in_off_chip1_in_off_chip1_update_0_write26_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write27_res = in_off_chip1_update_0_write.extract<432, 447>();
	in_off_chip1_in_off_chip1_update_0_write27_write(in_off_chip1_in_off_chip1_update_0_write27_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write28_res = in_off_chip1_update_0_write.extract<448, 463>();
	in_off_chip1_in_off_chip1_update_0_write28_write(in_off_chip1_in_off_chip1_update_0_write28_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write29_res = in_off_chip1_update_0_write.extract<464, 479>();
	in_off_chip1_in_off_chip1_update_0_write29_write(in_off_chip1_in_off_chip1_update_0_write29_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write30_res = in_off_chip1_update_0_write.extract<480, 495>();
	in_off_chip1_in_off_chip1_update_0_write30_write(in_off_chip1_in_off_chip1_update_0_write30_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write31_res = in_off_chip1_update_0_write.extract<496, 511>();
	in_off_chip1_in_off_chip1_update_0_write31_write(in_off_chip1_in_off_chip1_update_0_write31_res, in_off_chip1, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct wa32_wa32_update_0_write0_to_wa320_rd0_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write2_to_wa320_rd1_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write20_to_wa320_rd10_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write22_to_wa320_rd11_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write24_to_wa320_rd12_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write26_to_wa320_rd13_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write28_to_wa320_rd14_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write30_to_wa320_rd15_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write32_to_wa320_rd16_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write34_to_wa320_rd17_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write36_to_wa320_rd18_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write38_to_wa320_rd19_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write4_to_wa320_rd2_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write40_to_wa320_rd20_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write42_to_wa320_rd21_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write44_to_wa320_rd22_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write46_to_wa320_rd23_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write48_to_wa320_rd24_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write50_to_wa320_rd25_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write52_to_wa320_rd26_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write54_to_wa320_rd27_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write56_to_wa320_rd28_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write58_to_wa320_rd29_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write6_to_wa320_rd3_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write60_to_wa320_rd30_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write62_to_wa320_rd31_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write8_to_wa320_rd4_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write10_to_wa320_rd5_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write12_to_wa320_rd6_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write14_to_wa320_rd7_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write16_to_wa320_rd8_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write18_to_wa320_rd9_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write1_to_wa321_rd0_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write3_to_wa321_rd1_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write21_to_wa321_rd10_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write23_to_wa321_rd11_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write25_to_wa321_rd12_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write27_to_wa321_rd13_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write29_to_wa321_rd14_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write31_to_wa321_rd15_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write33_to_wa321_rd16_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write35_to_wa321_rd17_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write37_to_wa321_rd18_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write39_to_wa321_rd19_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write5_to_wa321_rd2_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write41_to_wa321_rd20_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write43_to_wa321_rd21_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write45_to_wa321_rd22_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write47_to_wa321_rd23_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write49_to_wa321_rd24_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write51_to_wa321_rd25_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write53_to_wa321_rd26_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write55_to_wa321_rd27_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write57_to_wa321_rd28_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write59_to_wa321_rd29_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write7_to_wa321_rd3_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write61_to_wa321_rd30_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write63_to_wa321_rd31_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write9_to_wa321_rd4_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write11_to_wa321_rd5_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write13_to_wa321_rd6_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write15_to_wa321_rd7_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write17_to_wa321_rd8_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_wa32_update_0_write19_to_wa321_rd9_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa32_cache {
  // # of banks: 64
  wa32_wa32_update_0_write0_to_wa320_rd0_cache wa32_wa32_update_0_write0_to_wa320_rd0;
  wa32_wa32_update_0_write2_to_wa320_rd1_cache wa32_wa32_update_0_write2_to_wa320_rd1;
  wa32_wa32_update_0_write20_to_wa320_rd10_cache wa32_wa32_update_0_write20_to_wa320_rd10;
  wa32_wa32_update_0_write22_to_wa320_rd11_cache wa32_wa32_update_0_write22_to_wa320_rd11;
  wa32_wa32_update_0_write24_to_wa320_rd12_cache wa32_wa32_update_0_write24_to_wa320_rd12;
  wa32_wa32_update_0_write26_to_wa320_rd13_cache wa32_wa32_update_0_write26_to_wa320_rd13;
  wa32_wa32_update_0_write28_to_wa320_rd14_cache wa32_wa32_update_0_write28_to_wa320_rd14;
  wa32_wa32_update_0_write30_to_wa320_rd15_cache wa32_wa32_update_0_write30_to_wa320_rd15;
  wa32_wa32_update_0_write32_to_wa320_rd16_cache wa32_wa32_update_0_write32_to_wa320_rd16;
  wa32_wa32_update_0_write34_to_wa320_rd17_cache wa32_wa32_update_0_write34_to_wa320_rd17;
  wa32_wa32_update_0_write36_to_wa320_rd18_cache wa32_wa32_update_0_write36_to_wa320_rd18;
  wa32_wa32_update_0_write38_to_wa320_rd19_cache wa32_wa32_update_0_write38_to_wa320_rd19;
  wa32_wa32_update_0_write4_to_wa320_rd2_cache wa32_wa32_update_0_write4_to_wa320_rd2;
  wa32_wa32_update_0_write40_to_wa320_rd20_cache wa32_wa32_update_0_write40_to_wa320_rd20;
  wa32_wa32_update_0_write42_to_wa320_rd21_cache wa32_wa32_update_0_write42_to_wa320_rd21;
  wa32_wa32_update_0_write44_to_wa320_rd22_cache wa32_wa32_update_0_write44_to_wa320_rd22;
  wa32_wa32_update_0_write46_to_wa320_rd23_cache wa32_wa32_update_0_write46_to_wa320_rd23;
  wa32_wa32_update_0_write48_to_wa320_rd24_cache wa32_wa32_update_0_write48_to_wa320_rd24;
  wa32_wa32_update_0_write50_to_wa320_rd25_cache wa32_wa32_update_0_write50_to_wa320_rd25;
  wa32_wa32_update_0_write52_to_wa320_rd26_cache wa32_wa32_update_0_write52_to_wa320_rd26;
  wa32_wa32_update_0_write54_to_wa320_rd27_cache wa32_wa32_update_0_write54_to_wa320_rd27;
  wa32_wa32_update_0_write56_to_wa320_rd28_cache wa32_wa32_update_0_write56_to_wa320_rd28;
  wa32_wa32_update_0_write58_to_wa320_rd29_cache wa32_wa32_update_0_write58_to_wa320_rd29;
  wa32_wa32_update_0_write6_to_wa320_rd3_cache wa32_wa32_update_0_write6_to_wa320_rd3;
  wa32_wa32_update_0_write60_to_wa320_rd30_cache wa32_wa32_update_0_write60_to_wa320_rd30;
  wa32_wa32_update_0_write62_to_wa320_rd31_cache wa32_wa32_update_0_write62_to_wa320_rd31;
  wa32_wa32_update_0_write8_to_wa320_rd4_cache wa32_wa32_update_0_write8_to_wa320_rd4;
  wa32_wa32_update_0_write10_to_wa320_rd5_cache wa32_wa32_update_0_write10_to_wa320_rd5;
  wa32_wa32_update_0_write12_to_wa320_rd6_cache wa32_wa32_update_0_write12_to_wa320_rd6;
  wa32_wa32_update_0_write14_to_wa320_rd7_cache wa32_wa32_update_0_write14_to_wa320_rd7;
  wa32_wa32_update_0_write16_to_wa320_rd8_cache wa32_wa32_update_0_write16_to_wa320_rd8;
  wa32_wa32_update_0_write18_to_wa320_rd9_cache wa32_wa32_update_0_write18_to_wa320_rd9;
  wa32_wa32_update_0_write1_to_wa321_rd0_cache wa32_wa32_update_0_write1_to_wa321_rd0;
  wa32_wa32_update_0_write3_to_wa321_rd1_cache wa32_wa32_update_0_write3_to_wa321_rd1;
  wa32_wa32_update_0_write21_to_wa321_rd10_cache wa32_wa32_update_0_write21_to_wa321_rd10;
  wa32_wa32_update_0_write23_to_wa321_rd11_cache wa32_wa32_update_0_write23_to_wa321_rd11;
  wa32_wa32_update_0_write25_to_wa321_rd12_cache wa32_wa32_update_0_write25_to_wa321_rd12;
  wa32_wa32_update_0_write27_to_wa321_rd13_cache wa32_wa32_update_0_write27_to_wa321_rd13;
  wa32_wa32_update_0_write29_to_wa321_rd14_cache wa32_wa32_update_0_write29_to_wa321_rd14;
  wa32_wa32_update_0_write31_to_wa321_rd15_cache wa32_wa32_update_0_write31_to_wa321_rd15;
  wa32_wa32_update_0_write33_to_wa321_rd16_cache wa32_wa32_update_0_write33_to_wa321_rd16;
  wa32_wa32_update_0_write35_to_wa321_rd17_cache wa32_wa32_update_0_write35_to_wa321_rd17;
  wa32_wa32_update_0_write37_to_wa321_rd18_cache wa32_wa32_update_0_write37_to_wa321_rd18;
  wa32_wa32_update_0_write39_to_wa321_rd19_cache wa32_wa32_update_0_write39_to_wa321_rd19;
  wa32_wa32_update_0_write5_to_wa321_rd2_cache wa32_wa32_update_0_write5_to_wa321_rd2;
  wa32_wa32_update_0_write41_to_wa321_rd20_cache wa32_wa32_update_0_write41_to_wa321_rd20;
  wa32_wa32_update_0_write43_to_wa321_rd21_cache wa32_wa32_update_0_write43_to_wa321_rd21;
  wa32_wa32_update_0_write45_to_wa321_rd22_cache wa32_wa32_update_0_write45_to_wa321_rd22;
  wa32_wa32_update_0_write47_to_wa321_rd23_cache wa32_wa32_update_0_write47_to_wa321_rd23;
  wa32_wa32_update_0_write49_to_wa321_rd24_cache wa32_wa32_update_0_write49_to_wa321_rd24;
  wa32_wa32_update_0_write51_to_wa321_rd25_cache wa32_wa32_update_0_write51_to_wa321_rd25;
  wa32_wa32_update_0_write53_to_wa321_rd26_cache wa32_wa32_update_0_write53_to_wa321_rd26;
  wa32_wa32_update_0_write55_to_wa321_rd27_cache wa32_wa32_update_0_write55_to_wa321_rd27;
  wa32_wa32_update_0_write57_to_wa321_rd28_cache wa32_wa32_update_0_write57_to_wa321_rd28;
  wa32_wa32_update_0_write59_to_wa321_rd29_cache wa32_wa32_update_0_write59_to_wa321_rd29;
  wa32_wa32_update_0_write7_to_wa321_rd3_cache wa32_wa32_update_0_write7_to_wa321_rd3;
  wa32_wa32_update_0_write61_to_wa321_rd30_cache wa32_wa32_update_0_write61_to_wa321_rd30;
  wa32_wa32_update_0_write63_to_wa321_rd31_cache wa32_wa32_update_0_write63_to_wa321_rd31;
  wa32_wa32_update_0_write9_to_wa321_rd4_cache wa32_wa32_update_0_write9_to_wa321_rd4;
  wa32_wa32_update_0_write11_to_wa321_rd5_cache wa32_wa32_update_0_write11_to_wa321_rd5;
  wa32_wa32_update_0_write13_to_wa321_rd6_cache wa32_wa32_update_0_write13_to_wa321_rd6;
  wa32_wa32_update_0_write15_to_wa321_rd7_cache wa32_wa32_update_0_write15_to_wa321_rd7;
  wa32_wa32_update_0_write17_to_wa321_rd8_cache wa32_wa32_update_0_write17_to_wa321_rd8;
  wa32_wa32_update_0_write19_to_wa321_rd9_cache wa32_wa32_update_0_write19_to_wa321_rd9;
};



inline void wa32_wa32_update_0_write0_write(hw_uint<16>& wa32_wa32_update_0_write0, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write0_to_wa320_rd0.push(wa32_wa32_update_0_write0);
}

inline void wa32_wa32_update_0_write1_write(hw_uint<16>& wa32_wa32_update_0_write1, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write1_to_wa321_rd0.push(wa32_wa32_update_0_write1);
}

inline void wa32_wa32_update_0_write10_write(hw_uint<16>& wa32_wa32_update_0_write10, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write10_to_wa320_rd5.push(wa32_wa32_update_0_write10);
}

inline void wa32_wa32_update_0_write11_write(hw_uint<16>& wa32_wa32_update_0_write11, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write11_to_wa321_rd5.push(wa32_wa32_update_0_write11);
}

inline void wa32_wa32_update_0_write12_write(hw_uint<16>& wa32_wa32_update_0_write12, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write12_to_wa320_rd6.push(wa32_wa32_update_0_write12);
}

inline void wa32_wa32_update_0_write13_write(hw_uint<16>& wa32_wa32_update_0_write13, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write13_to_wa321_rd6.push(wa32_wa32_update_0_write13);
}

inline void wa32_wa32_update_0_write14_write(hw_uint<16>& wa32_wa32_update_0_write14, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write14_to_wa320_rd7.push(wa32_wa32_update_0_write14);
}

inline void wa32_wa32_update_0_write15_write(hw_uint<16>& wa32_wa32_update_0_write15, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write15_to_wa321_rd7.push(wa32_wa32_update_0_write15);
}

inline void wa32_wa32_update_0_write16_write(hw_uint<16>& wa32_wa32_update_0_write16, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write16_to_wa320_rd8.push(wa32_wa32_update_0_write16);
}

inline void wa32_wa32_update_0_write17_write(hw_uint<16>& wa32_wa32_update_0_write17, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write17_to_wa321_rd8.push(wa32_wa32_update_0_write17);
}

inline void wa32_wa32_update_0_write18_write(hw_uint<16>& wa32_wa32_update_0_write18, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write18_to_wa320_rd9.push(wa32_wa32_update_0_write18);
}

inline void wa32_wa32_update_0_write19_write(hw_uint<16>& wa32_wa32_update_0_write19, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write19_to_wa321_rd9.push(wa32_wa32_update_0_write19);
}

inline void wa32_wa32_update_0_write2_write(hw_uint<16>& wa32_wa32_update_0_write2, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write2_to_wa320_rd1.push(wa32_wa32_update_0_write2);
}

inline void wa32_wa32_update_0_write20_write(hw_uint<16>& wa32_wa32_update_0_write20, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write20_to_wa320_rd10.push(wa32_wa32_update_0_write20);
}

inline void wa32_wa32_update_0_write21_write(hw_uint<16>& wa32_wa32_update_0_write21, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write21_to_wa321_rd10.push(wa32_wa32_update_0_write21);
}

inline void wa32_wa32_update_0_write22_write(hw_uint<16>& wa32_wa32_update_0_write22, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write22_to_wa320_rd11.push(wa32_wa32_update_0_write22);
}

inline void wa32_wa32_update_0_write23_write(hw_uint<16>& wa32_wa32_update_0_write23, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write23_to_wa321_rd11.push(wa32_wa32_update_0_write23);
}

inline void wa32_wa32_update_0_write24_write(hw_uint<16>& wa32_wa32_update_0_write24, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write24_to_wa320_rd12.push(wa32_wa32_update_0_write24);
}

inline void wa32_wa32_update_0_write25_write(hw_uint<16>& wa32_wa32_update_0_write25, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write25_to_wa321_rd12.push(wa32_wa32_update_0_write25);
}

inline void wa32_wa32_update_0_write26_write(hw_uint<16>& wa32_wa32_update_0_write26, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write26_to_wa320_rd13.push(wa32_wa32_update_0_write26);
}

inline void wa32_wa32_update_0_write27_write(hw_uint<16>& wa32_wa32_update_0_write27, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write27_to_wa321_rd13.push(wa32_wa32_update_0_write27);
}

inline void wa32_wa32_update_0_write28_write(hw_uint<16>& wa32_wa32_update_0_write28, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write28_to_wa320_rd14.push(wa32_wa32_update_0_write28);
}

inline void wa32_wa32_update_0_write29_write(hw_uint<16>& wa32_wa32_update_0_write29, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write29_to_wa321_rd14.push(wa32_wa32_update_0_write29);
}

inline void wa32_wa32_update_0_write3_write(hw_uint<16>& wa32_wa32_update_0_write3, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write3_to_wa321_rd1.push(wa32_wa32_update_0_write3);
}

inline void wa32_wa32_update_0_write30_write(hw_uint<16>& wa32_wa32_update_0_write30, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write30_to_wa320_rd15.push(wa32_wa32_update_0_write30);
}

inline void wa32_wa32_update_0_write31_write(hw_uint<16>& wa32_wa32_update_0_write31, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write31_to_wa321_rd15.push(wa32_wa32_update_0_write31);
}

inline void wa32_wa32_update_0_write32_write(hw_uint<16>& wa32_wa32_update_0_write32, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write32_to_wa320_rd16.push(wa32_wa32_update_0_write32);
}

inline void wa32_wa32_update_0_write33_write(hw_uint<16>& wa32_wa32_update_0_write33, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write33_to_wa321_rd16.push(wa32_wa32_update_0_write33);
}

inline void wa32_wa32_update_0_write34_write(hw_uint<16>& wa32_wa32_update_0_write34, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write34_to_wa320_rd17.push(wa32_wa32_update_0_write34);
}

inline void wa32_wa32_update_0_write35_write(hw_uint<16>& wa32_wa32_update_0_write35, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write35_to_wa321_rd17.push(wa32_wa32_update_0_write35);
}

inline void wa32_wa32_update_0_write36_write(hw_uint<16>& wa32_wa32_update_0_write36, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write36_to_wa320_rd18.push(wa32_wa32_update_0_write36);
}

inline void wa32_wa32_update_0_write37_write(hw_uint<16>& wa32_wa32_update_0_write37, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write37_to_wa321_rd18.push(wa32_wa32_update_0_write37);
}

inline void wa32_wa32_update_0_write38_write(hw_uint<16>& wa32_wa32_update_0_write38, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write38_to_wa320_rd19.push(wa32_wa32_update_0_write38);
}

inline void wa32_wa32_update_0_write39_write(hw_uint<16>& wa32_wa32_update_0_write39, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write39_to_wa321_rd19.push(wa32_wa32_update_0_write39);
}

inline void wa32_wa32_update_0_write4_write(hw_uint<16>& wa32_wa32_update_0_write4, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write4_to_wa320_rd2.push(wa32_wa32_update_0_write4);
}

inline void wa32_wa32_update_0_write40_write(hw_uint<16>& wa32_wa32_update_0_write40, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write40_to_wa320_rd20.push(wa32_wa32_update_0_write40);
}

inline void wa32_wa32_update_0_write41_write(hw_uint<16>& wa32_wa32_update_0_write41, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write41_to_wa321_rd20.push(wa32_wa32_update_0_write41);
}

inline void wa32_wa32_update_0_write42_write(hw_uint<16>& wa32_wa32_update_0_write42, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write42_to_wa320_rd21.push(wa32_wa32_update_0_write42);
}

inline void wa32_wa32_update_0_write43_write(hw_uint<16>& wa32_wa32_update_0_write43, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write43_to_wa321_rd21.push(wa32_wa32_update_0_write43);
}

inline void wa32_wa32_update_0_write44_write(hw_uint<16>& wa32_wa32_update_0_write44, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write44_to_wa320_rd22.push(wa32_wa32_update_0_write44);
}

inline void wa32_wa32_update_0_write45_write(hw_uint<16>& wa32_wa32_update_0_write45, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write45_to_wa321_rd22.push(wa32_wa32_update_0_write45);
}

inline void wa32_wa32_update_0_write46_write(hw_uint<16>& wa32_wa32_update_0_write46, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write46_to_wa320_rd23.push(wa32_wa32_update_0_write46);
}

inline void wa32_wa32_update_0_write47_write(hw_uint<16>& wa32_wa32_update_0_write47, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write47_to_wa321_rd23.push(wa32_wa32_update_0_write47);
}

inline void wa32_wa32_update_0_write48_write(hw_uint<16>& wa32_wa32_update_0_write48, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write48_to_wa320_rd24.push(wa32_wa32_update_0_write48);
}

inline void wa32_wa32_update_0_write49_write(hw_uint<16>& wa32_wa32_update_0_write49, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write49_to_wa321_rd24.push(wa32_wa32_update_0_write49);
}

inline void wa32_wa32_update_0_write5_write(hw_uint<16>& wa32_wa32_update_0_write5, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write5_to_wa321_rd2.push(wa32_wa32_update_0_write5);
}

inline void wa32_wa32_update_0_write50_write(hw_uint<16>& wa32_wa32_update_0_write50, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write50_to_wa320_rd25.push(wa32_wa32_update_0_write50);
}

inline void wa32_wa32_update_0_write51_write(hw_uint<16>& wa32_wa32_update_0_write51, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write51_to_wa321_rd25.push(wa32_wa32_update_0_write51);
}

inline void wa32_wa32_update_0_write52_write(hw_uint<16>& wa32_wa32_update_0_write52, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write52_to_wa320_rd26.push(wa32_wa32_update_0_write52);
}

inline void wa32_wa32_update_0_write53_write(hw_uint<16>& wa32_wa32_update_0_write53, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write53_to_wa321_rd26.push(wa32_wa32_update_0_write53);
}

inline void wa32_wa32_update_0_write54_write(hw_uint<16>& wa32_wa32_update_0_write54, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write54_to_wa320_rd27.push(wa32_wa32_update_0_write54);
}

inline void wa32_wa32_update_0_write55_write(hw_uint<16>& wa32_wa32_update_0_write55, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write55_to_wa321_rd27.push(wa32_wa32_update_0_write55);
}

inline void wa32_wa32_update_0_write56_write(hw_uint<16>& wa32_wa32_update_0_write56, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write56_to_wa320_rd28.push(wa32_wa32_update_0_write56);
}

inline void wa32_wa32_update_0_write57_write(hw_uint<16>& wa32_wa32_update_0_write57, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write57_to_wa321_rd28.push(wa32_wa32_update_0_write57);
}

inline void wa32_wa32_update_0_write58_write(hw_uint<16>& wa32_wa32_update_0_write58, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write58_to_wa320_rd29.push(wa32_wa32_update_0_write58);
}

inline void wa32_wa32_update_0_write59_write(hw_uint<16>& wa32_wa32_update_0_write59, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write59_to_wa321_rd29.push(wa32_wa32_update_0_write59);
}

inline void wa32_wa32_update_0_write6_write(hw_uint<16>& wa32_wa32_update_0_write6, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write6_to_wa320_rd3.push(wa32_wa32_update_0_write6);
}

inline void wa32_wa32_update_0_write60_write(hw_uint<16>& wa32_wa32_update_0_write60, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write60_to_wa320_rd30.push(wa32_wa32_update_0_write60);
}

inline void wa32_wa32_update_0_write61_write(hw_uint<16>& wa32_wa32_update_0_write61, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write61_to_wa321_rd30.push(wa32_wa32_update_0_write61);
}

inline void wa32_wa32_update_0_write62_write(hw_uint<16>& wa32_wa32_update_0_write62, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write62_to_wa320_rd31.push(wa32_wa32_update_0_write62);
}

inline void wa32_wa32_update_0_write63_write(hw_uint<16>& wa32_wa32_update_0_write63, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write63_to_wa321_rd31.push(wa32_wa32_update_0_write63);
}

inline void wa32_wa32_update_0_write7_write(hw_uint<16>& wa32_wa32_update_0_write7, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write7_to_wa321_rd3.push(wa32_wa32_update_0_write7);
}

inline void wa32_wa32_update_0_write8_write(hw_uint<16>& wa32_wa32_update_0_write8, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write8_to_wa320_rd4.push(wa32_wa32_update_0_write8);
}

inline void wa32_wa32_update_0_write9_write(hw_uint<16>& wa32_wa32_update_0_write9, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  wa32.wa32_wa32_update_0_write9_to_wa321_rd4.push(wa32_wa32_update_0_write9);
}

inline hw_uint<16> wa320_rd0_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd0 read pattern: { wa320_update_0[d0, d1] -> wa32[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write0 = wa32.wa32_wa32_update_0_write0_to_wa320_rd0.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write0;
  return 0;
}

inline hw_uint<16> wa320_rd1_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd1 read pattern: { wa320_update_0[d0, d1] -> wa32[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write2 = wa32.wa32_wa32_update_0_write2_to_wa320_rd1.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write2;
  return 0;
}

inline hw_uint<16> wa320_rd10_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd10 read pattern: { wa320_update_0[d0, d1] -> wa32[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write20 = wa32.wa32_wa32_update_0_write20_to_wa320_rd10.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write20;
  return 0;
}

inline hw_uint<16> wa320_rd11_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd11 read pattern: { wa320_update_0[d0, d1] -> wa32[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write22 = wa32.wa32_wa32_update_0_write22_to_wa320_rd11.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write22;
  return 0;
}

inline hw_uint<16> wa320_rd12_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd12 read pattern: { wa320_update_0[d0, d1] -> wa32[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write24 = wa32.wa32_wa32_update_0_write24_to_wa320_rd12.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write24;
  return 0;
}

inline hw_uint<16> wa320_rd13_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd13 read pattern: { wa320_update_0[d0, d1] -> wa32[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write26 = wa32.wa32_wa32_update_0_write26_to_wa320_rd13.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write26;
  return 0;
}

inline hw_uint<16> wa320_rd14_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd14 read pattern: { wa320_update_0[d0, d1] -> wa32[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write28 = wa32.wa32_wa32_update_0_write28_to_wa320_rd14.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write28;
  return 0;
}

inline hw_uint<16> wa320_rd15_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd15 read pattern: { wa320_update_0[d0, d1] -> wa32[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write30 = wa32.wa32_wa32_update_0_write30_to_wa320_rd15.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write30;
  return 0;
}

inline hw_uint<16> wa320_rd16_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd16 read pattern: { wa320_update_0[d0, d1] -> wa32[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write32 = wa32.wa32_wa32_update_0_write32_to_wa320_rd16.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write32;
  return 0;
}

inline hw_uint<16> wa320_rd17_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd17 read pattern: { wa320_update_0[d0, d1] -> wa32[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write34 = wa32.wa32_wa32_update_0_write34_to_wa320_rd17.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write34;
  return 0;
}

inline hw_uint<16> wa320_rd18_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd18 read pattern: { wa320_update_0[d0, d1] -> wa32[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write36 = wa32.wa32_wa32_update_0_write36_to_wa320_rd18.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write36;
  return 0;
}

inline hw_uint<16> wa320_rd19_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd19 read pattern: { wa320_update_0[d0, d1] -> wa32[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write38 = wa32.wa32_wa32_update_0_write38_to_wa320_rd19.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write38;
  return 0;
}

inline hw_uint<16> wa320_rd2_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd2 read pattern: { wa320_update_0[d0, d1] -> wa32[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write4 = wa32.wa32_wa32_update_0_write4_to_wa320_rd2.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write4;
  return 0;
}

inline hw_uint<16> wa320_rd20_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd20 read pattern: { wa320_update_0[d0, d1] -> wa32[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write40 = wa32.wa32_wa32_update_0_write40_to_wa320_rd20.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write40;
  return 0;
}

inline hw_uint<16> wa320_rd21_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd21 read pattern: { wa320_update_0[d0, d1] -> wa32[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write42 = wa32.wa32_wa32_update_0_write42_to_wa320_rd21.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write42;
  return 0;
}

inline hw_uint<16> wa320_rd22_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd22 read pattern: { wa320_update_0[d0, d1] -> wa32[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write44 = wa32.wa32_wa32_update_0_write44_to_wa320_rd22.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write44;
  return 0;
}

inline hw_uint<16> wa320_rd23_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd23 read pattern: { wa320_update_0[d0, d1] -> wa32[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write46 = wa32.wa32_wa32_update_0_write46_to_wa320_rd23.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write46;
  return 0;
}

inline hw_uint<16> wa320_rd24_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd24 read pattern: { wa320_update_0[d0, d1] -> wa32[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write48 = wa32.wa32_wa32_update_0_write48_to_wa320_rd24.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write48;
  return 0;
}

inline hw_uint<16> wa320_rd25_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd25 read pattern: { wa320_update_0[d0, d1] -> wa32[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write50 = wa32.wa32_wa32_update_0_write50_to_wa320_rd25.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write50;
  return 0;
}

inline hw_uint<16> wa320_rd26_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd26 read pattern: { wa320_update_0[d0, d1] -> wa32[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write52 = wa32.wa32_wa32_update_0_write52_to_wa320_rd26.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write52;
  return 0;
}

inline hw_uint<16> wa320_rd27_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd27 read pattern: { wa320_update_0[d0, d1] -> wa32[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write54 = wa32.wa32_wa32_update_0_write54_to_wa320_rd27.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write54;
  return 0;
}

inline hw_uint<16> wa320_rd28_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd28 read pattern: { wa320_update_0[d0, d1] -> wa32[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write56 = wa32.wa32_wa32_update_0_write56_to_wa320_rd28.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write56;
  return 0;
}

inline hw_uint<16> wa320_rd29_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd29 read pattern: { wa320_update_0[d0, d1] -> wa32[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write58 = wa32.wa32_wa32_update_0_write58_to_wa320_rd29.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write58;
  return 0;
}

inline hw_uint<16> wa320_rd3_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd3 read pattern: { wa320_update_0[d0, d1] -> wa32[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write6 = wa32.wa32_wa32_update_0_write6_to_wa320_rd3.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write6;
  return 0;
}

inline hw_uint<16> wa320_rd30_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd30 read pattern: { wa320_update_0[d0, d1] -> wa32[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write60 = wa32.wa32_wa32_update_0_write60_to_wa320_rd30.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write60;
  return 0;
}

inline hw_uint<16> wa320_rd31_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd31 read pattern: { wa320_update_0[d0, d1] -> wa32[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write62 = wa32.wa32_wa32_update_0_write62_to_wa320_rd31.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write62;
  return 0;
}

inline hw_uint<16> wa320_rd4_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd4 read pattern: { wa320_update_0[d0, d1] -> wa32[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write8 = wa32.wa32_wa32_update_0_write8_to_wa320_rd4.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write8;
  return 0;
}

inline hw_uint<16> wa320_rd5_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd5 read pattern: { wa320_update_0[d0, d1] -> wa32[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write10 = wa32.wa32_wa32_update_0_write10_to_wa320_rd5.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write10;
  return 0;
}

inline hw_uint<16> wa320_rd6_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd6 read pattern: { wa320_update_0[d0, d1] -> wa32[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write12 = wa32.wa32_wa32_update_0_write12_to_wa320_rd6.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write12;
  return 0;
}

inline hw_uint<16> wa320_rd7_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd7 read pattern: { wa320_update_0[d0, d1] -> wa32[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write14 = wa32.wa32_wa32_update_0_write14_to_wa320_rd7.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write14;
  return 0;
}

inline hw_uint<16> wa320_rd8_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd8 read pattern: { wa320_update_0[d0, d1] -> wa32[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write16 = wa32.wa32_wa32_update_0_write16_to_wa320_rd8.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write16;
  return 0;
}

inline hw_uint<16> wa320_rd9_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa320_rd9 read pattern: { wa320_update_0[d0, d1] -> wa32[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write18 = wa32.wa32_wa32_update_0_write18_to_wa320_rd9.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write18;
  return 0;
}

inline hw_uint<16> wa321_rd0_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd0 read pattern: { wa321_update_0[d0, d1] -> wa32[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write1 = wa32.wa32_wa32_update_0_write1_to_wa321_rd0.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write1;
  return 0;
}

inline hw_uint<16> wa321_rd1_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd1 read pattern: { wa321_update_0[d0, d1] -> wa32[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write3 = wa32.wa32_wa32_update_0_write3_to_wa321_rd1.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write3;
  return 0;
}

inline hw_uint<16> wa321_rd10_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd10 read pattern: { wa321_update_0[d0, d1] -> wa32[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write21 = wa32.wa32_wa32_update_0_write21_to_wa321_rd10.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write21;
  return 0;
}

inline hw_uint<16> wa321_rd11_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd11 read pattern: { wa321_update_0[d0, d1] -> wa32[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write23 = wa32.wa32_wa32_update_0_write23_to_wa321_rd11.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write23;
  return 0;
}

inline hw_uint<16> wa321_rd12_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd12 read pattern: { wa321_update_0[d0, d1] -> wa32[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write25 = wa32.wa32_wa32_update_0_write25_to_wa321_rd12.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write25;
  return 0;
}

inline hw_uint<16> wa321_rd13_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd13 read pattern: { wa321_update_0[d0, d1] -> wa32[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write27 = wa32.wa32_wa32_update_0_write27_to_wa321_rd13.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write27;
  return 0;
}

inline hw_uint<16> wa321_rd14_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd14 read pattern: { wa321_update_0[d0, d1] -> wa32[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write29 = wa32.wa32_wa32_update_0_write29_to_wa321_rd14.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write29;
  return 0;
}

inline hw_uint<16> wa321_rd15_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd15 read pattern: { wa321_update_0[d0, d1] -> wa32[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write31 = wa32.wa32_wa32_update_0_write31_to_wa321_rd15.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write31;
  return 0;
}

inline hw_uint<16> wa321_rd16_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd16 read pattern: { wa321_update_0[d0, d1] -> wa32[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write33 = wa32.wa32_wa32_update_0_write33_to_wa321_rd16.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write33;
  return 0;
}

inline hw_uint<16> wa321_rd17_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd17 read pattern: { wa321_update_0[d0, d1] -> wa32[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write35 = wa32.wa32_wa32_update_0_write35_to_wa321_rd17.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write35;
  return 0;
}

inline hw_uint<16> wa321_rd18_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd18 read pattern: { wa321_update_0[d0, d1] -> wa32[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write37 = wa32.wa32_wa32_update_0_write37_to_wa321_rd18.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write37;
  return 0;
}

inline hw_uint<16> wa321_rd19_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd19 read pattern: { wa321_update_0[d0, d1] -> wa32[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write39 = wa32.wa32_wa32_update_0_write39_to_wa321_rd19.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write39;
  return 0;
}

inline hw_uint<16> wa321_rd2_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd2 read pattern: { wa321_update_0[d0, d1] -> wa32[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write5 = wa32.wa32_wa32_update_0_write5_to_wa321_rd2.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write5;
  return 0;
}

inline hw_uint<16> wa321_rd20_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd20 read pattern: { wa321_update_0[d0, d1] -> wa32[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write41 = wa32.wa32_wa32_update_0_write41_to_wa321_rd20.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write41;
  return 0;
}

inline hw_uint<16> wa321_rd21_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd21 read pattern: { wa321_update_0[d0, d1] -> wa32[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write43 = wa32.wa32_wa32_update_0_write43_to_wa321_rd21.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write43;
  return 0;
}

inline hw_uint<16> wa321_rd22_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd22 read pattern: { wa321_update_0[d0, d1] -> wa32[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write45 = wa32.wa32_wa32_update_0_write45_to_wa321_rd22.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write45;
  return 0;
}

inline hw_uint<16> wa321_rd23_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd23 read pattern: { wa321_update_0[d0, d1] -> wa32[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write47 = wa32.wa32_wa32_update_0_write47_to_wa321_rd23.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write47;
  return 0;
}

inline hw_uint<16> wa321_rd24_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd24 read pattern: { wa321_update_0[d0, d1] -> wa32[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write49 = wa32.wa32_wa32_update_0_write49_to_wa321_rd24.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write49;
  return 0;
}

inline hw_uint<16> wa321_rd25_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd25 read pattern: { wa321_update_0[d0, d1] -> wa32[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write51 = wa32.wa32_wa32_update_0_write51_to_wa321_rd25.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write51;
  return 0;
}

inline hw_uint<16> wa321_rd26_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd26 read pattern: { wa321_update_0[d0, d1] -> wa32[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write53 = wa32.wa32_wa32_update_0_write53_to_wa321_rd26.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write53;
  return 0;
}

inline hw_uint<16> wa321_rd27_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd27 read pattern: { wa321_update_0[d0, d1] -> wa32[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write55 = wa32.wa32_wa32_update_0_write55_to_wa321_rd27.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write55;
  return 0;
}

inline hw_uint<16> wa321_rd28_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd28 read pattern: { wa321_update_0[d0, d1] -> wa32[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write57 = wa32.wa32_wa32_update_0_write57_to_wa321_rd28.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write57;
  return 0;
}

inline hw_uint<16> wa321_rd29_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd29 read pattern: { wa321_update_0[d0, d1] -> wa32[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write59 = wa32.wa32_wa32_update_0_write59_to_wa321_rd29.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write59;
  return 0;
}

inline hw_uint<16> wa321_rd3_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd3 read pattern: { wa321_update_0[d0, d1] -> wa32[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write7 = wa32.wa32_wa32_update_0_write7_to_wa321_rd3.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write7;
  return 0;
}

inline hw_uint<16> wa321_rd30_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd30 read pattern: { wa321_update_0[d0, d1] -> wa32[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write61 = wa32.wa32_wa32_update_0_write61_to_wa321_rd30.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write61;
  return 0;
}

inline hw_uint<16> wa321_rd31_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd31 read pattern: { wa321_update_0[d0, d1] -> wa32[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write63 = wa32.wa32_wa32_update_0_write63_to_wa321_rd31.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write63;
  return 0;
}

inline hw_uint<16> wa321_rd4_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd4 read pattern: { wa321_update_0[d0, d1] -> wa32[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write9 = wa32.wa32_wa32_update_0_write9_to_wa321_rd4.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write9;
  return 0;
}

inline hw_uint<16> wa321_rd5_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd5 read pattern: { wa321_update_0[d0, d1] -> wa32[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write11 = wa32.wa32_wa32_update_0_write11_to_wa321_rd5.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write11;
  return 0;
}

inline hw_uint<16> wa321_rd6_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd6 read pattern: { wa321_update_0[d0, d1] -> wa32[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write13 = wa32.wa32_wa32_update_0_write13_to_wa321_rd6.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write13;
  return 0;
}

inline hw_uint<16> wa321_rd7_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd7 read pattern: { wa321_update_0[d0, d1] -> wa32[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write15 = wa32.wa32_wa32_update_0_write15_to_wa321_rd7.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write15;
  return 0;
}

inline hw_uint<16> wa321_rd8_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd8 read pattern: { wa321_update_0[d0, d1] -> wa32[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write17 = wa32.wa32_wa32_update_0_write17_to_wa321_rd8.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write17;
  return 0;
}

inline hw_uint<16> wa321_rd9_select(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa321_rd9 read pattern: { wa321_update_0[d0, d1] -> wa32[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_wa32_wa32_update_0_write19 = wa32.wa32_wa32_update_0_write19_to_wa321_rd9.peek(/* one reader or all rams */ 0);
  return value_wa32_wa32_update_0_write19;
  return 0;
}

// # of bundles = 3
// wa320_update_0_read
//	wa320_rd0
//	wa320_rd1
//	wa320_rd2
//	wa320_rd3
//	wa320_rd4
//	wa320_rd5
//	wa320_rd6
//	wa320_rd7
//	wa320_rd8
//	wa320_rd9
//	wa320_rd10
//	wa320_rd11
//	wa320_rd12
//	wa320_rd13
//	wa320_rd14
//	wa320_rd15
//	wa320_rd16
//	wa320_rd17
//	wa320_rd18
//	wa320_rd19
//	wa320_rd20
//	wa320_rd21
//	wa320_rd22
//	wa320_rd23
//	wa320_rd24
//	wa320_rd25
//	wa320_rd26
//	wa320_rd27
//	wa320_rd28
//	wa320_rd29
//	wa320_rd30
//	wa320_rd31
inline hw_uint<512> wa32_wa320_update_0_read_bundle_read(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // wa320_rd0
    // wa320_rd1
    // wa320_rd2
    // wa320_rd3
    // wa320_rd4
    // wa320_rd5
    // wa320_rd6
    // wa320_rd7
    // wa320_rd8
    // wa320_rd9
    // wa320_rd10
    // wa320_rd11
    // wa320_rd12
    // wa320_rd13
    // wa320_rd14
    // wa320_rd15
    // wa320_rd16
    // wa320_rd17
    // wa320_rd18
    // wa320_rd19
    // wa320_rd20
    // wa320_rd21
    // wa320_rd22
    // wa320_rd23
    // wa320_rd24
    // wa320_rd25
    // wa320_rd26
    // wa320_rd27
    // wa320_rd28
    // wa320_rd29
    // wa320_rd30
    // wa320_rd31

	hw_uint<512> result;
	hw_uint<16> wa320_rd0_res = wa320_rd0_select(wa32, d0, d1, dynamic_address);
	set_at<0, 512>(result, wa320_rd0_res);
	hw_uint<16> wa320_rd1_res = wa320_rd1_select(wa32, d0, d1, dynamic_address);
	set_at<16, 512>(result, wa320_rd1_res);
	hw_uint<16> wa320_rd2_res = wa320_rd2_select(wa32, d0, d1, dynamic_address);
	set_at<32, 512>(result, wa320_rd2_res);
	hw_uint<16> wa320_rd3_res = wa320_rd3_select(wa32, d0, d1, dynamic_address);
	set_at<48, 512>(result, wa320_rd3_res);
	hw_uint<16> wa320_rd4_res = wa320_rd4_select(wa32, d0, d1, dynamic_address);
	set_at<64, 512>(result, wa320_rd4_res);
	hw_uint<16> wa320_rd5_res = wa320_rd5_select(wa32, d0, d1, dynamic_address);
	set_at<80, 512>(result, wa320_rd5_res);
	hw_uint<16> wa320_rd6_res = wa320_rd6_select(wa32, d0, d1, dynamic_address);
	set_at<96, 512>(result, wa320_rd6_res);
	hw_uint<16> wa320_rd7_res = wa320_rd7_select(wa32, d0, d1, dynamic_address);
	set_at<112, 512>(result, wa320_rd7_res);
	hw_uint<16> wa320_rd8_res = wa320_rd8_select(wa32, d0, d1, dynamic_address);
	set_at<128, 512>(result, wa320_rd8_res);
	hw_uint<16> wa320_rd9_res = wa320_rd9_select(wa32, d0, d1, dynamic_address);
	set_at<144, 512>(result, wa320_rd9_res);
	hw_uint<16> wa320_rd10_res = wa320_rd10_select(wa32, d0, d1, dynamic_address);
	set_at<160, 512>(result, wa320_rd10_res);
	hw_uint<16> wa320_rd11_res = wa320_rd11_select(wa32, d0, d1, dynamic_address);
	set_at<176, 512>(result, wa320_rd11_res);
	hw_uint<16> wa320_rd12_res = wa320_rd12_select(wa32, d0, d1, dynamic_address);
	set_at<192, 512>(result, wa320_rd12_res);
	hw_uint<16> wa320_rd13_res = wa320_rd13_select(wa32, d0, d1, dynamic_address);
	set_at<208, 512>(result, wa320_rd13_res);
	hw_uint<16> wa320_rd14_res = wa320_rd14_select(wa32, d0, d1, dynamic_address);
	set_at<224, 512>(result, wa320_rd14_res);
	hw_uint<16> wa320_rd15_res = wa320_rd15_select(wa32, d0, d1, dynamic_address);
	set_at<240, 512>(result, wa320_rd15_res);
	hw_uint<16> wa320_rd16_res = wa320_rd16_select(wa32, d0, d1, dynamic_address);
	set_at<256, 512>(result, wa320_rd16_res);
	hw_uint<16> wa320_rd17_res = wa320_rd17_select(wa32, d0, d1, dynamic_address);
	set_at<272, 512>(result, wa320_rd17_res);
	hw_uint<16> wa320_rd18_res = wa320_rd18_select(wa32, d0, d1, dynamic_address);
	set_at<288, 512>(result, wa320_rd18_res);
	hw_uint<16> wa320_rd19_res = wa320_rd19_select(wa32, d0, d1, dynamic_address);
	set_at<304, 512>(result, wa320_rd19_res);
	hw_uint<16> wa320_rd20_res = wa320_rd20_select(wa32, d0, d1, dynamic_address);
	set_at<320, 512>(result, wa320_rd20_res);
	hw_uint<16> wa320_rd21_res = wa320_rd21_select(wa32, d0, d1, dynamic_address);
	set_at<336, 512>(result, wa320_rd21_res);
	hw_uint<16> wa320_rd22_res = wa320_rd22_select(wa32, d0, d1, dynamic_address);
	set_at<352, 512>(result, wa320_rd22_res);
	hw_uint<16> wa320_rd23_res = wa320_rd23_select(wa32, d0, d1, dynamic_address);
	set_at<368, 512>(result, wa320_rd23_res);
	hw_uint<16> wa320_rd24_res = wa320_rd24_select(wa32, d0, d1, dynamic_address);
	set_at<384, 512>(result, wa320_rd24_res);
	hw_uint<16> wa320_rd25_res = wa320_rd25_select(wa32, d0, d1, dynamic_address);
	set_at<400, 512>(result, wa320_rd25_res);
	hw_uint<16> wa320_rd26_res = wa320_rd26_select(wa32, d0, d1, dynamic_address);
	set_at<416, 512>(result, wa320_rd26_res);
	hw_uint<16> wa320_rd27_res = wa320_rd27_select(wa32, d0, d1, dynamic_address);
	set_at<432, 512>(result, wa320_rd27_res);
	hw_uint<16> wa320_rd28_res = wa320_rd28_select(wa32, d0, d1, dynamic_address);
	set_at<448, 512>(result, wa320_rd28_res);
	hw_uint<16> wa320_rd29_res = wa320_rd29_select(wa32, d0, d1, dynamic_address);
	set_at<464, 512>(result, wa320_rd29_res);
	hw_uint<16> wa320_rd30_res = wa320_rd30_select(wa32, d0, d1, dynamic_address);
	set_at<480, 512>(result, wa320_rd30_res);
	hw_uint<16> wa320_rd31_res = wa320_rd31_select(wa32, d0, d1, dynamic_address);
	set_at<496, 512>(result, wa320_rd31_res);
	return result;
}

// wa321_update_0_read
//	wa321_rd0
//	wa321_rd1
//	wa321_rd2
//	wa321_rd3
//	wa321_rd4
//	wa321_rd5
//	wa321_rd6
//	wa321_rd7
//	wa321_rd8
//	wa321_rd9
//	wa321_rd10
//	wa321_rd11
//	wa321_rd12
//	wa321_rd13
//	wa321_rd14
//	wa321_rd15
//	wa321_rd16
//	wa321_rd17
//	wa321_rd18
//	wa321_rd19
//	wa321_rd20
//	wa321_rd21
//	wa321_rd22
//	wa321_rd23
//	wa321_rd24
//	wa321_rd25
//	wa321_rd26
//	wa321_rd27
//	wa321_rd28
//	wa321_rd29
//	wa321_rd30
//	wa321_rd31
inline hw_uint<512> wa32_wa321_update_0_read_bundle_read(wa32_cache& wa32, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // wa321_rd0
    // wa321_rd1
    // wa321_rd2
    // wa321_rd3
    // wa321_rd4
    // wa321_rd5
    // wa321_rd6
    // wa321_rd7
    // wa321_rd8
    // wa321_rd9
    // wa321_rd10
    // wa321_rd11
    // wa321_rd12
    // wa321_rd13
    // wa321_rd14
    // wa321_rd15
    // wa321_rd16
    // wa321_rd17
    // wa321_rd18
    // wa321_rd19
    // wa321_rd20
    // wa321_rd21
    // wa321_rd22
    // wa321_rd23
    // wa321_rd24
    // wa321_rd25
    // wa321_rd26
    // wa321_rd27
    // wa321_rd28
    // wa321_rd29
    // wa321_rd30
    // wa321_rd31

	hw_uint<512> result;
	hw_uint<16> wa321_rd0_res = wa321_rd0_select(wa32, d0, d1, dynamic_address);
	set_at<0, 512>(result, wa321_rd0_res);
	hw_uint<16> wa321_rd1_res = wa321_rd1_select(wa32, d0, d1, dynamic_address);
	set_at<16, 512>(result, wa321_rd1_res);
	hw_uint<16> wa321_rd2_res = wa321_rd2_select(wa32, d0, d1, dynamic_address);
	set_at<32, 512>(result, wa321_rd2_res);
	hw_uint<16> wa321_rd3_res = wa321_rd3_select(wa32, d0, d1, dynamic_address);
	set_at<48, 512>(result, wa321_rd3_res);
	hw_uint<16> wa321_rd4_res = wa321_rd4_select(wa32, d0, d1, dynamic_address);
	set_at<64, 512>(result, wa321_rd4_res);
	hw_uint<16> wa321_rd5_res = wa321_rd5_select(wa32, d0, d1, dynamic_address);
	set_at<80, 512>(result, wa321_rd5_res);
	hw_uint<16> wa321_rd6_res = wa321_rd6_select(wa32, d0, d1, dynamic_address);
	set_at<96, 512>(result, wa321_rd6_res);
	hw_uint<16> wa321_rd7_res = wa321_rd7_select(wa32, d0, d1, dynamic_address);
	set_at<112, 512>(result, wa321_rd7_res);
	hw_uint<16> wa321_rd8_res = wa321_rd8_select(wa32, d0, d1, dynamic_address);
	set_at<128, 512>(result, wa321_rd8_res);
	hw_uint<16> wa321_rd9_res = wa321_rd9_select(wa32, d0, d1, dynamic_address);
	set_at<144, 512>(result, wa321_rd9_res);
	hw_uint<16> wa321_rd10_res = wa321_rd10_select(wa32, d0, d1, dynamic_address);
	set_at<160, 512>(result, wa321_rd10_res);
	hw_uint<16> wa321_rd11_res = wa321_rd11_select(wa32, d0, d1, dynamic_address);
	set_at<176, 512>(result, wa321_rd11_res);
	hw_uint<16> wa321_rd12_res = wa321_rd12_select(wa32, d0, d1, dynamic_address);
	set_at<192, 512>(result, wa321_rd12_res);
	hw_uint<16> wa321_rd13_res = wa321_rd13_select(wa32, d0, d1, dynamic_address);
	set_at<208, 512>(result, wa321_rd13_res);
	hw_uint<16> wa321_rd14_res = wa321_rd14_select(wa32, d0, d1, dynamic_address);
	set_at<224, 512>(result, wa321_rd14_res);
	hw_uint<16> wa321_rd15_res = wa321_rd15_select(wa32, d0, d1, dynamic_address);
	set_at<240, 512>(result, wa321_rd15_res);
	hw_uint<16> wa321_rd16_res = wa321_rd16_select(wa32, d0, d1, dynamic_address);
	set_at<256, 512>(result, wa321_rd16_res);
	hw_uint<16> wa321_rd17_res = wa321_rd17_select(wa32, d0, d1, dynamic_address);
	set_at<272, 512>(result, wa321_rd17_res);
	hw_uint<16> wa321_rd18_res = wa321_rd18_select(wa32, d0, d1, dynamic_address);
	set_at<288, 512>(result, wa321_rd18_res);
	hw_uint<16> wa321_rd19_res = wa321_rd19_select(wa32, d0, d1, dynamic_address);
	set_at<304, 512>(result, wa321_rd19_res);
	hw_uint<16> wa321_rd20_res = wa321_rd20_select(wa32, d0, d1, dynamic_address);
	set_at<320, 512>(result, wa321_rd20_res);
	hw_uint<16> wa321_rd21_res = wa321_rd21_select(wa32, d0, d1, dynamic_address);
	set_at<336, 512>(result, wa321_rd21_res);
	hw_uint<16> wa321_rd22_res = wa321_rd22_select(wa32, d0, d1, dynamic_address);
	set_at<352, 512>(result, wa321_rd22_res);
	hw_uint<16> wa321_rd23_res = wa321_rd23_select(wa32, d0, d1, dynamic_address);
	set_at<368, 512>(result, wa321_rd23_res);
	hw_uint<16> wa321_rd24_res = wa321_rd24_select(wa32, d0, d1, dynamic_address);
	set_at<384, 512>(result, wa321_rd24_res);
	hw_uint<16> wa321_rd25_res = wa321_rd25_select(wa32, d0, d1, dynamic_address);
	set_at<400, 512>(result, wa321_rd25_res);
	hw_uint<16> wa321_rd26_res = wa321_rd26_select(wa32, d0, d1, dynamic_address);
	set_at<416, 512>(result, wa321_rd26_res);
	hw_uint<16> wa321_rd27_res = wa321_rd27_select(wa32, d0, d1, dynamic_address);
	set_at<432, 512>(result, wa321_rd27_res);
	hw_uint<16> wa321_rd28_res = wa321_rd28_select(wa32, d0, d1, dynamic_address);
	set_at<448, 512>(result, wa321_rd28_res);
	hw_uint<16> wa321_rd29_res = wa321_rd29_select(wa32, d0, d1, dynamic_address);
	set_at<464, 512>(result, wa321_rd29_res);
	hw_uint<16> wa321_rd30_res = wa321_rd30_select(wa32, d0, d1, dynamic_address);
	set_at<480, 512>(result, wa321_rd30_res);
	hw_uint<16> wa321_rd31_res = wa321_rd31_select(wa32, d0, d1, dynamic_address);
	set_at<496, 512>(result, wa321_rd31_res);
	return result;
}

// wa32_update_0_write
//	wa32_wa32_update_0_write0
//	wa32_wa32_update_0_write1
//	wa32_wa32_update_0_write2
//	wa32_wa32_update_0_write3
//	wa32_wa32_update_0_write4
//	wa32_wa32_update_0_write5
//	wa32_wa32_update_0_write6
//	wa32_wa32_update_0_write7
//	wa32_wa32_update_0_write8
//	wa32_wa32_update_0_write9
//	wa32_wa32_update_0_write10
//	wa32_wa32_update_0_write11
//	wa32_wa32_update_0_write12
//	wa32_wa32_update_0_write13
//	wa32_wa32_update_0_write14
//	wa32_wa32_update_0_write15
//	wa32_wa32_update_0_write16
//	wa32_wa32_update_0_write17
//	wa32_wa32_update_0_write18
//	wa32_wa32_update_0_write19
//	wa32_wa32_update_0_write20
//	wa32_wa32_update_0_write21
//	wa32_wa32_update_0_write22
//	wa32_wa32_update_0_write23
//	wa32_wa32_update_0_write24
//	wa32_wa32_update_0_write25
//	wa32_wa32_update_0_write26
//	wa32_wa32_update_0_write27
//	wa32_wa32_update_0_write28
//	wa32_wa32_update_0_write29
//	wa32_wa32_update_0_write30
//	wa32_wa32_update_0_write31
//	wa32_wa32_update_0_write32
//	wa32_wa32_update_0_write33
//	wa32_wa32_update_0_write34
//	wa32_wa32_update_0_write35
//	wa32_wa32_update_0_write36
//	wa32_wa32_update_0_write37
//	wa32_wa32_update_0_write38
//	wa32_wa32_update_0_write39
//	wa32_wa32_update_0_write40
//	wa32_wa32_update_0_write41
//	wa32_wa32_update_0_write42
//	wa32_wa32_update_0_write43
//	wa32_wa32_update_0_write44
//	wa32_wa32_update_0_write45
//	wa32_wa32_update_0_write46
//	wa32_wa32_update_0_write47
//	wa32_wa32_update_0_write48
//	wa32_wa32_update_0_write49
//	wa32_wa32_update_0_write50
//	wa32_wa32_update_0_write51
//	wa32_wa32_update_0_write52
//	wa32_wa32_update_0_write53
//	wa32_wa32_update_0_write54
//	wa32_wa32_update_0_write55
//	wa32_wa32_update_0_write56
//	wa32_wa32_update_0_write57
//	wa32_wa32_update_0_write58
//	wa32_wa32_update_0_write59
//	wa32_wa32_update_0_write60
//	wa32_wa32_update_0_write61
//	wa32_wa32_update_0_write62
//	wa32_wa32_update_0_write63
inline void wa32_wa32_update_0_write_bundle_write(hw_uint<1024>& wa32_update_0_write, wa32_cache& wa32, int d0, int d1, int dynamic_address) {
	hw_uint<16> wa32_wa32_update_0_write0_res = wa32_update_0_write.extract<0, 15>();
	wa32_wa32_update_0_write0_write(wa32_wa32_update_0_write0_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write1_res = wa32_update_0_write.extract<16, 31>();
	wa32_wa32_update_0_write1_write(wa32_wa32_update_0_write1_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write2_res = wa32_update_0_write.extract<32, 47>();
	wa32_wa32_update_0_write2_write(wa32_wa32_update_0_write2_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write3_res = wa32_update_0_write.extract<48, 63>();
	wa32_wa32_update_0_write3_write(wa32_wa32_update_0_write3_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write4_res = wa32_update_0_write.extract<64, 79>();
	wa32_wa32_update_0_write4_write(wa32_wa32_update_0_write4_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write5_res = wa32_update_0_write.extract<80, 95>();
	wa32_wa32_update_0_write5_write(wa32_wa32_update_0_write5_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write6_res = wa32_update_0_write.extract<96, 111>();
	wa32_wa32_update_0_write6_write(wa32_wa32_update_0_write6_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write7_res = wa32_update_0_write.extract<112, 127>();
	wa32_wa32_update_0_write7_write(wa32_wa32_update_0_write7_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write8_res = wa32_update_0_write.extract<128, 143>();
	wa32_wa32_update_0_write8_write(wa32_wa32_update_0_write8_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write9_res = wa32_update_0_write.extract<144, 159>();
	wa32_wa32_update_0_write9_write(wa32_wa32_update_0_write9_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write10_res = wa32_update_0_write.extract<160, 175>();
	wa32_wa32_update_0_write10_write(wa32_wa32_update_0_write10_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write11_res = wa32_update_0_write.extract<176, 191>();
	wa32_wa32_update_0_write11_write(wa32_wa32_update_0_write11_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write12_res = wa32_update_0_write.extract<192, 207>();
	wa32_wa32_update_0_write12_write(wa32_wa32_update_0_write12_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write13_res = wa32_update_0_write.extract<208, 223>();
	wa32_wa32_update_0_write13_write(wa32_wa32_update_0_write13_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write14_res = wa32_update_0_write.extract<224, 239>();
	wa32_wa32_update_0_write14_write(wa32_wa32_update_0_write14_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write15_res = wa32_update_0_write.extract<240, 255>();
	wa32_wa32_update_0_write15_write(wa32_wa32_update_0_write15_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write16_res = wa32_update_0_write.extract<256, 271>();
	wa32_wa32_update_0_write16_write(wa32_wa32_update_0_write16_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write17_res = wa32_update_0_write.extract<272, 287>();
	wa32_wa32_update_0_write17_write(wa32_wa32_update_0_write17_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write18_res = wa32_update_0_write.extract<288, 303>();
	wa32_wa32_update_0_write18_write(wa32_wa32_update_0_write18_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write19_res = wa32_update_0_write.extract<304, 319>();
	wa32_wa32_update_0_write19_write(wa32_wa32_update_0_write19_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write20_res = wa32_update_0_write.extract<320, 335>();
	wa32_wa32_update_0_write20_write(wa32_wa32_update_0_write20_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write21_res = wa32_update_0_write.extract<336, 351>();
	wa32_wa32_update_0_write21_write(wa32_wa32_update_0_write21_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write22_res = wa32_update_0_write.extract<352, 367>();
	wa32_wa32_update_0_write22_write(wa32_wa32_update_0_write22_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write23_res = wa32_update_0_write.extract<368, 383>();
	wa32_wa32_update_0_write23_write(wa32_wa32_update_0_write23_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write24_res = wa32_update_0_write.extract<384, 399>();
	wa32_wa32_update_0_write24_write(wa32_wa32_update_0_write24_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write25_res = wa32_update_0_write.extract<400, 415>();
	wa32_wa32_update_0_write25_write(wa32_wa32_update_0_write25_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write26_res = wa32_update_0_write.extract<416, 431>();
	wa32_wa32_update_0_write26_write(wa32_wa32_update_0_write26_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write27_res = wa32_update_0_write.extract<432, 447>();
	wa32_wa32_update_0_write27_write(wa32_wa32_update_0_write27_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write28_res = wa32_update_0_write.extract<448, 463>();
	wa32_wa32_update_0_write28_write(wa32_wa32_update_0_write28_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write29_res = wa32_update_0_write.extract<464, 479>();
	wa32_wa32_update_0_write29_write(wa32_wa32_update_0_write29_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write30_res = wa32_update_0_write.extract<480, 495>();
	wa32_wa32_update_0_write30_write(wa32_wa32_update_0_write30_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write31_res = wa32_update_0_write.extract<496, 511>();
	wa32_wa32_update_0_write31_write(wa32_wa32_update_0_write31_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write32_res = wa32_update_0_write.extract<512, 527>();
	wa32_wa32_update_0_write32_write(wa32_wa32_update_0_write32_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write33_res = wa32_update_0_write.extract<528, 543>();
	wa32_wa32_update_0_write33_write(wa32_wa32_update_0_write33_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write34_res = wa32_update_0_write.extract<544, 559>();
	wa32_wa32_update_0_write34_write(wa32_wa32_update_0_write34_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write35_res = wa32_update_0_write.extract<560, 575>();
	wa32_wa32_update_0_write35_write(wa32_wa32_update_0_write35_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write36_res = wa32_update_0_write.extract<576, 591>();
	wa32_wa32_update_0_write36_write(wa32_wa32_update_0_write36_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write37_res = wa32_update_0_write.extract<592, 607>();
	wa32_wa32_update_0_write37_write(wa32_wa32_update_0_write37_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write38_res = wa32_update_0_write.extract<608, 623>();
	wa32_wa32_update_0_write38_write(wa32_wa32_update_0_write38_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write39_res = wa32_update_0_write.extract<624, 639>();
	wa32_wa32_update_0_write39_write(wa32_wa32_update_0_write39_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write40_res = wa32_update_0_write.extract<640, 655>();
	wa32_wa32_update_0_write40_write(wa32_wa32_update_0_write40_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write41_res = wa32_update_0_write.extract<656, 671>();
	wa32_wa32_update_0_write41_write(wa32_wa32_update_0_write41_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write42_res = wa32_update_0_write.extract<672, 687>();
	wa32_wa32_update_0_write42_write(wa32_wa32_update_0_write42_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write43_res = wa32_update_0_write.extract<688, 703>();
	wa32_wa32_update_0_write43_write(wa32_wa32_update_0_write43_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write44_res = wa32_update_0_write.extract<704, 719>();
	wa32_wa32_update_0_write44_write(wa32_wa32_update_0_write44_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write45_res = wa32_update_0_write.extract<720, 735>();
	wa32_wa32_update_0_write45_write(wa32_wa32_update_0_write45_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write46_res = wa32_update_0_write.extract<736, 751>();
	wa32_wa32_update_0_write46_write(wa32_wa32_update_0_write46_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write47_res = wa32_update_0_write.extract<752, 767>();
	wa32_wa32_update_0_write47_write(wa32_wa32_update_0_write47_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write48_res = wa32_update_0_write.extract<768, 783>();
	wa32_wa32_update_0_write48_write(wa32_wa32_update_0_write48_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write49_res = wa32_update_0_write.extract<784, 799>();
	wa32_wa32_update_0_write49_write(wa32_wa32_update_0_write49_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write50_res = wa32_update_0_write.extract<800, 815>();
	wa32_wa32_update_0_write50_write(wa32_wa32_update_0_write50_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write51_res = wa32_update_0_write.extract<816, 831>();
	wa32_wa32_update_0_write51_write(wa32_wa32_update_0_write51_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write52_res = wa32_update_0_write.extract<832, 847>();
	wa32_wa32_update_0_write52_write(wa32_wa32_update_0_write52_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write53_res = wa32_update_0_write.extract<848, 863>();
	wa32_wa32_update_0_write53_write(wa32_wa32_update_0_write53_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write54_res = wa32_update_0_write.extract<864, 879>();
	wa32_wa32_update_0_write54_write(wa32_wa32_update_0_write54_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write55_res = wa32_update_0_write.extract<880, 895>();
	wa32_wa32_update_0_write55_write(wa32_wa32_update_0_write55_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write56_res = wa32_update_0_write.extract<896, 911>();
	wa32_wa32_update_0_write56_write(wa32_wa32_update_0_write56_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write57_res = wa32_update_0_write.extract<912, 927>();
	wa32_wa32_update_0_write57_write(wa32_wa32_update_0_write57_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write58_res = wa32_update_0_write.extract<928, 943>();
	wa32_wa32_update_0_write58_write(wa32_wa32_update_0_write58_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write59_res = wa32_update_0_write.extract<944, 959>();
	wa32_wa32_update_0_write59_write(wa32_wa32_update_0_write59_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write60_res = wa32_update_0_write.extract<960, 975>();
	wa32_wa32_update_0_write60_write(wa32_wa32_update_0_write60_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write61_res = wa32_update_0_write.extract<976, 991>();
	wa32_wa32_update_0_write61_write(wa32_wa32_update_0_write61_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write62_res = wa32_update_0_write.extract<992, 1007>();
	wa32_wa32_update_0_write62_write(wa32_wa32_update_0_write62_res, wa32, d0, d1, dynamic_address);
	hw_uint<16> wa32_wa32_update_0_write63_res = wa32_update_0_write.extract<1008, 1023>();
	wa32_wa32_update_0_write63_write(wa32_wa32_update_0_write63_res, wa32, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct weight_sums_weight_sums_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write32_merged_banks_2_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write33_merged_banks_2_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write34_merged_banks_2_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write35_merged_banks_2_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write36_merged_banks_2_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write37_merged_banks_2_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write38_merged_banks_2_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write39_merged_banks_2_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write40_merged_banks_2_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write41_merged_banks_2_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write42_merged_banks_2_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write43_merged_banks_2_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write44_merged_banks_2_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write45_merged_banks_2_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write46_merged_banks_2_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write47_merged_banks_2_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write48_merged_banks_2_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write49_merged_banks_2_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write50_merged_banks_2_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write51_merged_banks_2_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write52_merged_banks_2_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write53_merged_banks_2_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write54_merged_banks_2_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write55_merged_banks_2_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write56_merged_banks_2_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write57_merged_banks_2_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write58_merged_banks_2_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write59_merged_banks_2_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write60_merged_banks_2_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write61_merged_banks_2_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write62_merged_banks_2_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write63_merged_banks_2_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_cache {
  // # of banks: 64
  weight_sums_weight_sums_update_0_write0_merged_banks_2_cache weight_sums_weight_sums_update_0_write0_merged_banks_2;
  weight_sums_weight_sums_update_0_write1_merged_banks_2_cache weight_sums_weight_sums_update_0_write1_merged_banks_2;
  weight_sums_weight_sums_update_0_write10_merged_banks_2_cache weight_sums_weight_sums_update_0_write10_merged_banks_2;
  weight_sums_weight_sums_update_0_write11_merged_banks_2_cache weight_sums_weight_sums_update_0_write11_merged_banks_2;
  weight_sums_weight_sums_update_0_write12_merged_banks_2_cache weight_sums_weight_sums_update_0_write12_merged_banks_2;
  weight_sums_weight_sums_update_0_write13_merged_banks_2_cache weight_sums_weight_sums_update_0_write13_merged_banks_2;
  weight_sums_weight_sums_update_0_write14_merged_banks_2_cache weight_sums_weight_sums_update_0_write14_merged_banks_2;
  weight_sums_weight_sums_update_0_write15_merged_banks_2_cache weight_sums_weight_sums_update_0_write15_merged_banks_2;
  weight_sums_weight_sums_update_0_write16_merged_banks_2_cache weight_sums_weight_sums_update_0_write16_merged_banks_2;
  weight_sums_weight_sums_update_0_write17_merged_banks_2_cache weight_sums_weight_sums_update_0_write17_merged_banks_2;
  weight_sums_weight_sums_update_0_write18_merged_banks_2_cache weight_sums_weight_sums_update_0_write18_merged_banks_2;
  weight_sums_weight_sums_update_0_write19_merged_banks_2_cache weight_sums_weight_sums_update_0_write19_merged_banks_2;
  weight_sums_weight_sums_update_0_write2_merged_banks_2_cache weight_sums_weight_sums_update_0_write2_merged_banks_2;
  weight_sums_weight_sums_update_0_write20_merged_banks_2_cache weight_sums_weight_sums_update_0_write20_merged_banks_2;
  weight_sums_weight_sums_update_0_write21_merged_banks_2_cache weight_sums_weight_sums_update_0_write21_merged_banks_2;
  weight_sums_weight_sums_update_0_write22_merged_banks_2_cache weight_sums_weight_sums_update_0_write22_merged_banks_2;
  weight_sums_weight_sums_update_0_write23_merged_banks_2_cache weight_sums_weight_sums_update_0_write23_merged_banks_2;
  weight_sums_weight_sums_update_0_write24_merged_banks_2_cache weight_sums_weight_sums_update_0_write24_merged_banks_2;
  weight_sums_weight_sums_update_0_write25_merged_banks_2_cache weight_sums_weight_sums_update_0_write25_merged_banks_2;
  weight_sums_weight_sums_update_0_write26_merged_banks_2_cache weight_sums_weight_sums_update_0_write26_merged_banks_2;
  weight_sums_weight_sums_update_0_write27_merged_banks_2_cache weight_sums_weight_sums_update_0_write27_merged_banks_2;
  weight_sums_weight_sums_update_0_write28_merged_banks_2_cache weight_sums_weight_sums_update_0_write28_merged_banks_2;
  weight_sums_weight_sums_update_0_write29_merged_banks_2_cache weight_sums_weight_sums_update_0_write29_merged_banks_2;
  weight_sums_weight_sums_update_0_write3_merged_banks_2_cache weight_sums_weight_sums_update_0_write3_merged_banks_2;
  weight_sums_weight_sums_update_0_write30_merged_banks_2_cache weight_sums_weight_sums_update_0_write30_merged_banks_2;
  weight_sums_weight_sums_update_0_write31_merged_banks_2_cache weight_sums_weight_sums_update_0_write31_merged_banks_2;
  weight_sums_weight_sums_update_0_write32_merged_banks_2_cache weight_sums_weight_sums_update_0_write32_merged_banks_2;
  weight_sums_weight_sums_update_0_write33_merged_banks_2_cache weight_sums_weight_sums_update_0_write33_merged_banks_2;
  weight_sums_weight_sums_update_0_write34_merged_banks_2_cache weight_sums_weight_sums_update_0_write34_merged_banks_2;
  weight_sums_weight_sums_update_0_write35_merged_banks_2_cache weight_sums_weight_sums_update_0_write35_merged_banks_2;
  weight_sums_weight_sums_update_0_write36_merged_banks_2_cache weight_sums_weight_sums_update_0_write36_merged_banks_2;
  weight_sums_weight_sums_update_0_write37_merged_banks_2_cache weight_sums_weight_sums_update_0_write37_merged_banks_2;
  weight_sums_weight_sums_update_0_write38_merged_banks_2_cache weight_sums_weight_sums_update_0_write38_merged_banks_2;
  weight_sums_weight_sums_update_0_write39_merged_banks_2_cache weight_sums_weight_sums_update_0_write39_merged_banks_2;
  weight_sums_weight_sums_update_0_write4_merged_banks_2_cache weight_sums_weight_sums_update_0_write4_merged_banks_2;
  weight_sums_weight_sums_update_0_write40_merged_banks_2_cache weight_sums_weight_sums_update_0_write40_merged_banks_2;
  weight_sums_weight_sums_update_0_write41_merged_banks_2_cache weight_sums_weight_sums_update_0_write41_merged_banks_2;
  weight_sums_weight_sums_update_0_write42_merged_banks_2_cache weight_sums_weight_sums_update_0_write42_merged_banks_2;
  weight_sums_weight_sums_update_0_write43_merged_banks_2_cache weight_sums_weight_sums_update_0_write43_merged_banks_2;
  weight_sums_weight_sums_update_0_write44_merged_banks_2_cache weight_sums_weight_sums_update_0_write44_merged_banks_2;
  weight_sums_weight_sums_update_0_write45_merged_banks_2_cache weight_sums_weight_sums_update_0_write45_merged_banks_2;
  weight_sums_weight_sums_update_0_write46_merged_banks_2_cache weight_sums_weight_sums_update_0_write46_merged_banks_2;
  weight_sums_weight_sums_update_0_write47_merged_banks_2_cache weight_sums_weight_sums_update_0_write47_merged_banks_2;
  weight_sums_weight_sums_update_0_write48_merged_banks_2_cache weight_sums_weight_sums_update_0_write48_merged_banks_2;
  weight_sums_weight_sums_update_0_write49_merged_banks_2_cache weight_sums_weight_sums_update_0_write49_merged_banks_2;
  weight_sums_weight_sums_update_0_write5_merged_banks_2_cache weight_sums_weight_sums_update_0_write5_merged_banks_2;
  weight_sums_weight_sums_update_0_write50_merged_banks_2_cache weight_sums_weight_sums_update_0_write50_merged_banks_2;
  weight_sums_weight_sums_update_0_write51_merged_banks_2_cache weight_sums_weight_sums_update_0_write51_merged_banks_2;
  weight_sums_weight_sums_update_0_write52_merged_banks_2_cache weight_sums_weight_sums_update_0_write52_merged_banks_2;
  weight_sums_weight_sums_update_0_write53_merged_banks_2_cache weight_sums_weight_sums_update_0_write53_merged_banks_2;
  weight_sums_weight_sums_update_0_write54_merged_banks_2_cache weight_sums_weight_sums_update_0_write54_merged_banks_2;
  weight_sums_weight_sums_update_0_write55_merged_banks_2_cache weight_sums_weight_sums_update_0_write55_merged_banks_2;
  weight_sums_weight_sums_update_0_write56_merged_banks_2_cache weight_sums_weight_sums_update_0_write56_merged_banks_2;
  weight_sums_weight_sums_update_0_write57_merged_banks_2_cache weight_sums_weight_sums_update_0_write57_merged_banks_2;
  weight_sums_weight_sums_update_0_write58_merged_banks_2_cache weight_sums_weight_sums_update_0_write58_merged_banks_2;
  weight_sums_weight_sums_update_0_write59_merged_banks_2_cache weight_sums_weight_sums_update_0_write59_merged_banks_2;
  weight_sums_weight_sums_update_0_write6_merged_banks_2_cache weight_sums_weight_sums_update_0_write6_merged_banks_2;
  weight_sums_weight_sums_update_0_write60_merged_banks_2_cache weight_sums_weight_sums_update_0_write60_merged_banks_2;
  weight_sums_weight_sums_update_0_write61_merged_banks_2_cache weight_sums_weight_sums_update_0_write61_merged_banks_2;
  weight_sums_weight_sums_update_0_write62_merged_banks_2_cache weight_sums_weight_sums_update_0_write62_merged_banks_2;
  weight_sums_weight_sums_update_0_write63_merged_banks_2_cache weight_sums_weight_sums_update_0_write63_merged_banks_2;
  weight_sums_weight_sums_update_0_write7_merged_banks_2_cache weight_sums_weight_sums_update_0_write7_merged_banks_2;
  weight_sums_weight_sums_update_0_write8_merged_banks_2_cache weight_sums_weight_sums_update_0_write8_merged_banks_2;
  weight_sums_weight_sums_update_0_write9_merged_banks_2_cache weight_sums_weight_sums_update_0_write9_merged_banks_2;
};



inline void weight_sums_weight_sums_update_0_write0_write(hw_uint<16>& weight_sums_weight_sums_update_0_write0, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write0_merged_banks_2.push(weight_sums_weight_sums_update_0_write0);
}

inline void weight_sums_weight_sums_update_0_write1_write(hw_uint<16>& weight_sums_weight_sums_update_0_write1, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write1_merged_banks_2.push(weight_sums_weight_sums_update_0_write1);
}

inline void weight_sums_weight_sums_update_0_write10_write(hw_uint<16>& weight_sums_weight_sums_update_0_write10, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write10_merged_banks_2.push(weight_sums_weight_sums_update_0_write10);
}

inline void weight_sums_weight_sums_update_0_write11_write(hw_uint<16>& weight_sums_weight_sums_update_0_write11, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write11_merged_banks_2.push(weight_sums_weight_sums_update_0_write11);
}

inline void weight_sums_weight_sums_update_0_write12_write(hw_uint<16>& weight_sums_weight_sums_update_0_write12, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write12_merged_banks_2.push(weight_sums_weight_sums_update_0_write12);
}

inline void weight_sums_weight_sums_update_0_write13_write(hw_uint<16>& weight_sums_weight_sums_update_0_write13, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write13_merged_banks_2.push(weight_sums_weight_sums_update_0_write13);
}

inline void weight_sums_weight_sums_update_0_write14_write(hw_uint<16>& weight_sums_weight_sums_update_0_write14, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write14_merged_banks_2.push(weight_sums_weight_sums_update_0_write14);
}

inline void weight_sums_weight_sums_update_0_write15_write(hw_uint<16>& weight_sums_weight_sums_update_0_write15, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write15_merged_banks_2.push(weight_sums_weight_sums_update_0_write15);
}

inline void weight_sums_weight_sums_update_0_write16_write(hw_uint<16>& weight_sums_weight_sums_update_0_write16, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write16_merged_banks_2.push(weight_sums_weight_sums_update_0_write16);
}

inline void weight_sums_weight_sums_update_0_write17_write(hw_uint<16>& weight_sums_weight_sums_update_0_write17, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write17_merged_banks_2.push(weight_sums_weight_sums_update_0_write17);
}

inline void weight_sums_weight_sums_update_0_write18_write(hw_uint<16>& weight_sums_weight_sums_update_0_write18, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write18_merged_banks_2.push(weight_sums_weight_sums_update_0_write18);
}

inline void weight_sums_weight_sums_update_0_write19_write(hw_uint<16>& weight_sums_weight_sums_update_0_write19, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write19_merged_banks_2.push(weight_sums_weight_sums_update_0_write19);
}

inline void weight_sums_weight_sums_update_0_write2_write(hw_uint<16>& weight_sums_weight_sums_update_0_write2, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write2_merged_banks_2.push(weight_sums_weight_sums_update_0_write2);
}

inline void weight_sums_weight_sums_update_0_write20_write(hw_uint<16>& weight_sums_weight_sums_update_0_write20, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write20_merged_banks_2.push(weight_sums_weight_sums_update_0_write20);
}

inline void weight_sums_weight_sums_update_0_write21_write(hw_uint<16>& weight_sums_weight_sums_update_0_write21, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write21_merged_banks_2.push(weight_sums_weight_sums_update_0_write21);
}

inline void weight_sums_weight_sums_update_0_write22_write(hw_uint<16>& weight_sums_weight_sums_update_0_write22, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write22_merged_banks_2.push(weight_sums_weight_sums_update_0_write22);
}

inline void weight_sums_weight_sums_update_0_write23_write(hw_uint<16>& weight_sums_weight_sums_update_0_write23, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write23_merged_banks_2.push(weight_sums_weight_sums_update_0_write23);
}

inline void weight_sums_weight_sums_update_0_write24_write(hw_uint<16>& weight_sums_weight_sums_update_0_write24, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write24_merged_banks_2.push(weight_sums_weight_sums_update_0_write24);
}

inline void weight_sums_weight_sums_update_0_write25_write(hw_uint<16>& weight_sums_weight_sums_update_0_write25, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write25_merged_banks_2.push(weight_sums_weight_sums_update_0_write25);
}

inline void weight_sums_weight_sums_update_0_write26_write(hw_uint<16>& weight_sums_weight_sums_update_0_write26, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write26_merged_banks_2.push(weight_sums_weight_sums_update_0_write26);
}

inline void weight_sums_weight_sums_update_0_write27_write(hw_uint<16>& weight_sums_weight_sums_update_0_write27, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write27_merged_banks_2.push(weight_sums_weight_sums_update_0_write27);
}

inline void weight_sums_weight_sums_update_0_write28_write(hw_uint<16>& weight_sums_weight_sums_update_0_write28, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write28_merged_banks_2.push(weight_sums_weight_sums_update_0_write28);
}

inline void weight_sums_weight_sums_update_0_write29_write(hw_uint<16>& weight_sums_weight_sums_update_0_write29, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write29_merged_banks_2.push(weight_sums_weight_sums_update_0_write29);
}

inline void weight_sums_weight_sums_update_0_write3_write(hw_uint<16>& weight_sums_weight_sums_update_0_write3, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write3_merged_banks_2.push(weight_sums_weight_sums_update_0_write3);
}

inline void weight_sums_weight_sums_update_0_write30_write(hw_uint<16>& weight_sums_weight_sums_update_0_write30, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write30_merged_banks_2.push(weight_sums_weight_sums_update_0_write30);
}

inline void weight_sums_weight_sums_update_0_write31_write(hw_uint<16>& weight_sums_weight_sums_update_0_write31, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write31_merged_banks_2.push(weight_sums_weight_sums_update_0_write31);
}

inline void weight_sums_weight_sums_update_0_write32_write(hw_uint<16>& weight_sums_weight_sums_update_0_write32, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write32_merged_banks_2.push(weight_sums_weight_sums_update_0_write32);
}

inline void weight_sums_weight_sums_update_0_write33_write(hw_uint<16>& weight_sums_weight_sums_update_0_write33, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write33_merged_banks_2.push(weight_sums_weight_sums_update_0_write33);
}

inline void weight_sums_weight_sums_update_0_write34_write(hw_uint<16>& weight_sums_weight_sums_update_0_write34, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write34_merged_banks_2.push(weight_sums_weight_sums_update_0_write34);
}

inline void weight_sums_weight_sums_update_0_write35_write(hw_uint<16>& weight_sums_weight_sums_update_0_write35, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write35_merged_banks_2.push(weight_sums_weight_sums_update_0_write35);
}

inline void weight_sums_weight_sums_update_0_write36_write(hw_uint<16>& weight_sums_weight_sums_update_0_write36, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write36_merged_banks_2.push(weight_sums_weight_sums_update_0_write36);
}

inline void weight_sums_weight_sums_update_0_write37_write(hw_uint<16>& weight_sums_weight_sums_update_0_write37, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write37_merged_banks_2.push(weight_sums_weight_sums_update_0_write37);
}

inline void weight_sums_weight_sums_update_0_write38_write(hw_uint<16>& weight_sums_weight_sums_update_0_write38, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write38_merged_banks_2.push(weight_sums_weight_sums_update_0_write38);
}

inline void weight_sums_weight_sums_update_0_write39_write(hw_uint<16>& weight_sums_weight_sums_update_0_write39, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write39_merged_banks_2.push(weight_sums_weight_sums_update_0_write39);
}

inline void weight_sums_weight_sums_update_0_write4_write(hw_uint<16>& weight_sums_weight_sums_update_0_write4, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write4_merged_banks_2.push(weight_sums_weight_sums_update_0_write4);
}

inline void weight_sums_weight_sums_update_0_write40_write(hw_uint<16>& weight_sums_weight_sums_update_0_write40, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write40_merged_banks_2.push(weight_sums_weight_sums_update_0_write40);
}

inline void weight_sums_weight_sums_update_0_write41_write(hw_uint<16>& weight_sums_weight_sums_update_0_write41, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write41_merged_banks_2.push(weight_sums_weight_sums_update_0_write41);
}

inline void weight_sums_weight_sums_update_0_write42_write(hw_uint<16>& weight_sums_weight_sums_update_0_write42, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write42_merged_banks_2.push(weight_sums_weight_sums_update_0_write42);
}

inline void weight_sums_weight_sums_update_0_write43_write(hw_uint<16>& weight_sums_weight_sums_update_0_write43, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write43_merged_banks_2.push(weight_sums_weight_sums_update_0_write43);
}

inline void weight_sums_weight_sums_update_0_write44_write(hw_uint<16>& weight_sums_weight_sums_update_0_write44, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write44_merged_banks_2.push(weight_sums_weight_sums_update_0_write44);
}

inline void weight_sums_weight_sums_update_0_write45_write(hw_uint<16>& weight_sums_weight_sums_update_0_write45, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write45_merged_banks_2.push(weight_sums_weight_sums_update_0_write45);
}

inline void weight_sums_weight_sums_update_0_write46_write(hw_uint<16>& weight_sums_weight_sums_update_0_write46, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write46_merged_banks_2.push(weight_sums_weight_sums_update_0_write46);
}

inline void weight_sums_weight_sums_update_0_write47_write(hw_uint<16>& weight_sums_weight_sums_update_0_write47, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write47_merged_banks_2.push(weight_sums_weight_sums_update_0_write47);
}

inline void weight_sums_weight_sums_update_0_write48_write(hw_uint<16>& weight_sums_weight_sums_update_0_write48, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write48_merged_banks_2.push(weight_sums_weight_sums_update_0_write48);
}

inline void weight_sums_weight_sums_update_0_write49_write(hw_uint<16>& weight_sums_weight_sums_update_0_write49, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write49_merged_banks_2.push(weight_sums_weight_sums_update_0_write49);
}

inline void weight_sums_weight_sums_update_0_write5_write(hw_uint<16>& weight_sums_weight_sums_update_0_write5, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write5_merged_banks_2.push(weight_sums_weight_sums_update_0_write5);
}

inline void weight_sums_weight_sums_update_0_write50_write(hw_uint<16>& weight_sums_weight_sums_update_0_write50, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write50_merged_banks_2.push(weight_sums_weight_sums_update_0_write50);
}

inline void weight_sums_weight_sums_update_0_write51_write(hw_uint<16>& weight_sums_weight_sums_update_0_write51, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write51_merged_banks_2.push(weight_sums_weight_sums_update_0_write51);
}

inline void weight_sums_weight_sums_update_0_write52_write(hw_uint<16>& weight_sums_weight_sums_update_0_write52, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write52_merged_banks_2.push(weight_sums_weight_sums_update_0_write52);
}

inline void weight_sums_weight_sums_update_0_write53_write(hw_uint<16>& weight_sums_weight_sums_update_0_write53, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write53_merged_banks_2.push(weight_sums_weight_sums_update_0_write53);
}

inline void weight_sums_weight_sums_update_0_write54_write(hw_uint<16>& weight_sums_weight_sums_update_0_write54, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write54_merged_banks_2.push(weight_sums_weight_sums_update_0_write54);
}

inline void weight_sums_weight_sums_update_0_write55_write(hw_uint<16>& weight_sums_weight_sums_update_0_write55, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write55_merged_banks_2.push(weight_sums_weight_sums_update_0_write55);
}

inline void weight_sums_weight_sums_update_0_write56_write(hw_uint<16>& weight_sums_weight_sums_update_0_write56, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write56_merged_banks_2.push(weight_sums_weight_sums_update_0_write56);
}

inline void weight_sums_weight_sums_update_0_write57_write(hw_uint<16>& weight_sums_weight_sums_update_0_write57, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write57_merged_banks_2.push(weight_sums_weight_sums_update_0_write57);
}

inline void weight_sums_weight_sums_update_0_write58_write(hw_uint<16>& weight_sums_weight_sums_update_0_write58, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write58_merged_banks_2.push(weight_sums_weight_sums_update_0_write58);
}

inline void weight_sums_weight_sums_update_0_write59_write(hw_uint<16>& weight_sums_weight_sums_update_0_write59, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write59_merged_banks_2.push(weight_sums_weight_sums_update_0_write59);
}

inline void weight_sums_weight_sums_update_0_write6_write(hw_uint<16>& weight_sums_weight_sums_update_0_write6, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write6_merged_banks_2.push(weight_sums_weight_sums_update_0_write6);
}

inline void weight_sums_weight_sums_update_0_write60_write(hw_uint<16>& weight_sums_weight_sums_update_0_write60, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write60_merged_banks_2.push(weight_sums_weight_sums_update_0_write60);
}

inline void weight_sums_weight_sums_update_0_write61_write(hw_uint<16>& weight_sums_weight_sums_update_0_write61, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write61_merged_banks_2.push(weight_sums_weight_sums_update_0_write61);
}

inline void weight_sums_weight_sums_update_0_write62_write(hw_uint<16>& weight_sums_weight_sums_update_0_write62, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write62_merged_banks_2.push(weight_sums_weight_sums_update_0_write62);
}

inline void weight_sums_weight_sums_update_0_write63_write(hw_uint<16>& weight_sums_weight_sums_update_0_write63, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write63_merged_banks_2.push(weight_sums_weight_sums_update_0_write63);
}

inline void weight_sums_weight_sums_update_0_write7_write(hw_uint<16>& weight_sums_weight_sums_update_0_write7, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write7_merged_banks_2.push(weight_sums_weight_sums_update_0_write7);
}

inline void weight_sums_weight_sums_update_0_write8_write(hw_uint<16>& weight_sums_weight_sums_update_0_write8, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write8_merged_banks_2.push(weight_sums_weight_sums_update_0_write8);
}

inline void weight_sums_weight_sums_update_0_write9_write(hw_uint<16>& weight_sums_weight_sums_update_0_write9, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write9_merged_banks_2.push(weight_sums_weight_sums_update_0_write9);
}

inline hw_uint<16> bright_weights_normed_rd0_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd0 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write0 = weight_sums.weight_sums_weight_sums_update_0_write0_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd1_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd1 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write1 = weight_sums.weight_sums_weight_sums_update_0_write1_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd10_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd10 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write10 = weight_sums.weight_sums_weight_sums_update_0_write10_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd11_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd11 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write11 = weight_sums.weight_sums_weight_sums_update_0_write11_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd12_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd12 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write12 = weight_sums.weight_sums_weight_sums_update_0_write12_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd13_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd13 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write13 = weight_sums.weight_sums_weight_sums_update_0_write13_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd14_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd14 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write14 = weight_sums.weight_sums_weight_sums_update_0_write14_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd15_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd15 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write15 = weight_sums.weight_sums_weight_sums_update_0_write15_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd16_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd16 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write16 = weight_sums.weight_sums_weight_sums_update_0_write16_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd17_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd17 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write17 = weight_sums.weight_sums_weight_sums_update_0_write17_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd18_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd18 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write18 = weight_sums.weight_sums_weight_sums_update_0_write18_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd19_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd19 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write19 = weight_sums.weight_sums_weight_sums_update_0_write19_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd2_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd2 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write2 = weight_sums.weight_sums_weight_sums_update_0_write2_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd20_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd20 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write20 = weight_sums.weight_sums_weight_sums_update_0_write20_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd21_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd21 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write21 = weight_sums.weight_sums_weight_sums_update_0_write21_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd22_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd22 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write22 = weight_sums.weight_sums_weight_sums_update_0_write22_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd23_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd23 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write23 = weight_sums.weight_sums_weight_sums_update_0_write23_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd24_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd24 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write24 = weight_sums.weight_sums_weight_sums_update_0_write24_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd25_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd25 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write25 = weight_sums.weight_sums_weight_sums_update_0_write25_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd26_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd26 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write26 = weight_sums.weight_sums_weight_sums_update_0_write26_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd27_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd27 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write27 = weight_sums.weight_sums_weight_sums_update_0_write27_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd28_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd28 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write28 = weight_sums.weight_sums_weight_sums_update_0_write28_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd29_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd29 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write29 = weight_sums.weight_sums_weight_sums_update_0_write29_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd3_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd3 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write3 = weight_sums.weight_sums_weight_sums_update_0_write3_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd30_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd30 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write30 = weight_sums.weight_sums_weight_sums_update_0_write30_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd31_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd31 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write31 = weight_sums.weight_sums_weight_sums_update_0_write31_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd32_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd32 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write32 = weight_sums.weight_sums_weight_sums_update_0_write32_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write32;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd33_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd33 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write33 = weight_sums.weight_sums_weight_sums_update_0_write33_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write33;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd34_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd34 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write34 = weight_sums.weight_sums_weight_sums_update_0_write34_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write34;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd35_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd35 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write35 = weight_sums.weight_sums_weight_sums_update_0_write35_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write35;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd36_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd36 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write36 = weight_sums.weight_sums_weight_sums_update_0_write36_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write36;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd37_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd37 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write37 = weight_sums.weight_sums_weight_sums_update_0_write37_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write37;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd38_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd38 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write38 = weight_sums.weight_sums_weight_sums_update_0_write38_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write38;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd39_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd39 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write39 = weight_sums.weight_sums_weight_sums_update_0_write39_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write39;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd4_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd4 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write4 = weight_sums.weight_sums_weight_sums_update_0_write4_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd40_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd40 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write40 = weight_sums.weight_sums_weight_sums_update_0_write40_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write40;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd41_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd41 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write41 = weight_sums.weight_sums_weight_sums_update_0_write41_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write41;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd42_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd42 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write42 = weight_sums.weight_sums_weight_sums_update_0_write42_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write42;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd43_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd43 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write43 = weight_sums.weight_sums_weight_sums_update_0_write43_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write43;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd44_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd44 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write44 = weight_sums.weight_sums_weight_sums_update_0_write44_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write44;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd45_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd45 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write45 = weight_sums.weight_sums_weight_sums_update_0_write45_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write45;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd46_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd46 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write46 = weight_sums.weight_sums_weight_sums_update_0_write46_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write46;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd47_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd47 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write47 = weight_sums.weight_sums_weight_sums_update_0_write47_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write47;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd48_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd48 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write48 = weight_sums.weight_sums_weight_sums_update_0_write48_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write48;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd49_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd49 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write49 = weight_sums.weight_sums_weight_sums_update_0_write49_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write49;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd5_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd5 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write5 = weight_sums.weight_sums_weight_sums_update_0_write5_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd50_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd50 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write50 = weight_sums.weight_sums_weight_sums_update_0_write50_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write50;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd51_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd51 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write51 = weight_sums.weight_sums_weight_sums_update_0_write51_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write51;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd52_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd52 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write52 = weight_sums.weight_sums_weight_sums_update_0_write52_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write52;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd53_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd53 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write53 = weight_sums.weight_sums_weight_sums_update_0_write53_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write53;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd54_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd54 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write54 = weight_sums.weight_sums_weight_sums_update_0_write54_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write54;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd55_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd55 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write55 = weight_sums.weight_sums_weight_sums_update_0_write55_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write55;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd56_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd56 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write56 = weight_sums.weight_sums_weight_sums_update_0_write56_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write56;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd57_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd57 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write57 = weight_sums.weight_sums_weight_sums_update_0_write57_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write57;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd58_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd58 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write58 = weight_sums.weight_sums_weight_sums_update_0_write58_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write58;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd59_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd59 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write59 = weight_sums.weight_sums_weight_sums_update_0_write59_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write59;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd6_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd6 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write6 = weight_sums.weight_sums_weight_sums_update_0_write6_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd60_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd60 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write60 = weight_sums.weight_sums_weight_sums_update_0_write60_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write60;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd61_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd61 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write61 = weight_sums.weight_sums_weight_sums_update_0_write61_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write61;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd62_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd62 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write62 = weight_sums.weight_sums_weight_sums_update_0_write62_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write62;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd63_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd63 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write63 = weight_sums.weight_sums_weight_sums_update_0_write63_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write63;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd7_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd7 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write7 = weight_sums.weight_sums_weight_sums_update_0_write7_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd8_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd8 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write8 = weight_sums.weight_sums_weight_sums_update_0_write8_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd9_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd9 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write9 = weight_sums.weight_sums_weight_sums_update_0_write9_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd0_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd0 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write0 = weight_sums.weight_sums_weight_sums_update_0_write0_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd1_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd1 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write1 = weight_sums.weight_sums_weight_sums_update_0_write1_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd10_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd10 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write10 = weight_sums.weight_sums_weight_sums_update_0_write10_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd11_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd11 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write11 = weight_sums.weight_sums_weight_sums_update_0_write11_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd12_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd12 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write12 = weight_sums.weight_sums_weight_sums_update_0_write12_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd13_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd13 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write13 = weight_sums.weight_sums_weight_sums_update_0_write13_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd14_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd14 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write14 = weight_sums.weight_sums_weight_sums_update_0_write14_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd15_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd15 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write15 = weight_sums.weight_sums_weight_sums_update_0_write15_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd16_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd16 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write16 = weight_sums.weight_sums_weight_sums_update_0_write16_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd17_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd17 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write17 = weight_sums.weight_sums_weight_sums_update_0_write17_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd18_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd18 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write18 = weight_sums.weight_sums_weight_sums_update_0_write18_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd19_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd19 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write19 = weight_sums.weight_sums_weight_sums_update_0_write19_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd2_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd2 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write2 = weight_sums.weight_sums_weight_sums_update_0_write2_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd20_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd20 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write20 = weight_sums.weight_sums_weight_sums_update_0_write20_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd21_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd21 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write21 = weight_sums.weight_sums_weight_sums_update_0_write21_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd22_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd22 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write22 = weight_sums.weight_sums_weight_sums_update_0_write22_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd23_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd23 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write23 = weight_sums.weight_sums_weight_sums_update_0_write23_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd24_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd24 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write24 = weight_sums.weight_sums_weight_sums_update_0_write24_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd25_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd25 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write25 = weight_sums.weight_sums_weight_sums_update_0_write25_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd26_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd26 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write26 = weight_sums.weight_sums_weight_sums_update_0_write26_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd27_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd27 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write27 = weight_sums.weight_sums_weight_sums_update_0_write27_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd28_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd28 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write28 = weight_sums.weight_sums_weight_sums_update_0_write28_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd29_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd29 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write29 = weight_sums.weight_sums_weight_sums_update_0_write29_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd3_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd3 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write3 = weight_sums.weight_sums_weight_sums_update_0_write3_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd30_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd30 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write30 = weight_sums.weight_sums_weight_sums_update_0_write30_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd31_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd31 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write31 = weight_sums.weight_sums_weight_sums_update_0_write31_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd32_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd32 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write32 = weight_sums.weight_sums_weight_sums_update_0_write32_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write32;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd33_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd33 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write33 = weight_sums.weight_sums_weight_sums_update_0_write33_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write33;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd34_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd34 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write34 = weight_sums.weight_sums_weight_sums_update_0_write34_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write34;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd35_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd35 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write35 = weight_sums.weight_sums_weight_sums_update_0_write35_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write35;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd36_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd36 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write36 = weight_sums.weight_sums_weight_sums_update_0_write36_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write36;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd37_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd37 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write37 = weight_sums.weight_sums_weight_sums_update_0_write37_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write37;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd38_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd38 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write38 = weight_sums.weight_sums_weight_sums_update_0_write38_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write38;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd39_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd39 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write39 = weight_sums.weight_sums_weight_sums_update_0_write39_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write39;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd4_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd4 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write4 = weight_sums.weight_sums_weight_sums_update_0_write4_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd40_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd40 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write40 = weight_sums.weight_sums_weight_sums_update_0_write40_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write40;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd41_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd41 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write41 = weight_sums.weight_sums_weight_sums_update_0_write41_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write41;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd42_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd42 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write42 = weight_sums.weight_sums_weight_sums_update_0_write42_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write42;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd43_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd43 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write43 = weight_sums.weight_sums_weight_sums_update_0_write43_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write43;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd44_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd44 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write44 = weight_sums.weight_sums_weight_sums_update_0_write44_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write44;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd45_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd45 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write45 = weight_sums.weight_sums_weight_sums_update_0_write45_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write45;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd46_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd46 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write46 = weight_sums.weight_sums_weight_sums_update_0_write46_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write46;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd47_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd47 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write47 = weight_sums.weight_sums_weight_sums_update_0_write47_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write47;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd48_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd48 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write48 = weight_sums.weight_sums_weight_sums_update_0_write48_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write48;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd49_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd49 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write49 = weight_sums.weight_sums_weight_sums_update_0_write49_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write49;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd5_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd5 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write5 = weight_sums.weight_sums_weight_sums_update_0_write5_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd50_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd50 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write50 = weight_sums.weight_sums_weight_sums_update_0_write50_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write50;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd51_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd51 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write51 = weight_sums.weight_sums_weight_sums_update_0_write51_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write51;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd52_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd52 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write52 = weight_sums.weight_sums_weight_sums_update_0_write52_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write52;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd53_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd53 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write53 = weight_sums.weight_sums_weight_sums_update_0_write53_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write53;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd54_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd54 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write54 = weight_sums.weight_sums_weight_sums_update_0_write54_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write54;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd55_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd55 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write55 = weight_sums.weight_sums_weight_sums_update_0_write55_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write55;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd56_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd56 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write56 = weight_sums.weight_sums_weight_sums_update_0_write56_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write56;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd57_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd57 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write57 = weight_sums.weight_sums_weight_sums_update_0_write57_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write57;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd58_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd58 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write58 = weight_sums.weight_sums_weight_sums_update_0_write58_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write58;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd59_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd59 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write59 = weight_sums.weight_sums_weight_sums_update_0_write59_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write59;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd6_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd6 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write6 = weight_sums.weight_sums_weight_sums_update_0_write6_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd60_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd60 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write60 = weight_sums.weight_sums_weight_sums_update_0_write60_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write60;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd61_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd61 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write61 = weight_sums.weight_sums_weight_sums_update_0_write61_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write61;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd62_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd62 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write62 = weight_sums.weight_sums_weight_sums_update_0_write62_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write62;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd63_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd63 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write63 = weight_sums.weight_sums_weight_sums_update_0_write63_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write63;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd7_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd7 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write7 = weight_sums.weight_sums_weight_sums_update_0_write7_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd8_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd8 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write8 = weight_sums.weight_sums_weight_sums_update_0_write8_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd9_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd9 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write9 = weight_sums.weight_sums_weight_sums_update_0_write9_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_weights_normed_update_0_read
//	bright_weights_normed_rd0
//	bright_weights_normed_rd1
//	bright_weights_normed_rd2
//	bright_weights_normed_rd3
//	bright_weights_normed_rd4
//	bright_weights_normed_rd5
//	bright_weights_normed_rd6
//	bright_weights_normed_rd7
//	bright_weights_normed_rd8
//	bright_weights_normed_rd9
//	bright_weights_normed_rd10
//	bright_weights_normed_rd11
//	bright_weights_normed_rd12
//	bright_weights_normed_rd13
//	bright_weights_normed_rd14
//	bright_weights_normed_rd15
//	bright_weights_normed_rd16
//	bright_weights_normed_rd17
//	bright_weights_normed_rd18
//	bright_weights_normed_rd19
//	bright_weights_normed_rd20
//	bright_weights_normed_rd21
//	bright_weights_normed_rd22
//	bright_weights_normed_rd23
//	bright_weights_normed_rd24
//	bright_weights_normed_rd25
//	bright_weights_normed_rd26
//	bright_weights_normed_rd27
//	bright_weights_normed_rd28
//	bright_weights_normed_rd29
//	bright_weights_normed_rd30
//	bright_weights_normed_rd31
//	bright_weights_normed_rd32
//	bright_weights_normed_rd33
//	bright_weights_normed_rd34
//	bright_weights_normed_rd35
//	bright_weights_normed_rd36
//	bright_weights_normed_rd37
//	bright_weights_normed_rd38
//	bright_weights_normed_rd39
//	bright_weights_normed_rd40
//	bright_weights_normed_rd41
//	bright_weights_normed_rd42
//	bright_weights_normed_rd43
//	bright_weights_normed_rd44
//	bright_weights_normed_rd45
//	bright_weights_normed_rd46
//	bright_weights_normed_rd47
//	bright_weights_normed_rd48
//	bright_weights_normed_rd49
//	bright_weights_normed_rd50
//	bright_weights_normed_rd51
//	bright_weights_normed_rd52
//	bright_weights_normed_rd53
//	bright_weights_normed_rd54
//	bright_weights_normed_rd55
//	bright_weights_normed_rd56
//	bright_weights_normed_rd57
//	bright_weights_normed_rd58
//	bright_weights_normed_rd59
//	bright_weights_normed_rd60
//	bright_weights_normed_rd61
//	bright_weights_normed_rd62
//	bright_weights_normed_rd63
inline hw_uint<1024> weight_sums_bright_weights_normed_update_0_read_bundle_read(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // bright_weights_normed_rd0
    // bright_weights_normed_rd1
    // bright_weights_normed_rd2
    // bright_weights_normed_rd3
    // bright_weights_normed_rd4
    // bright_weights_normed_rd5
    // bright_weights_normed_rd6
    // bright_weights_normed_rd7
    // bright_weights_normed_rd8
    // bright_weights_normed_rd9
    // bright_weights_normed_rd10
    // bright_weights_normed_rd11
    // bright_weights_normed_rd12
    // bright_weights_normed_rd13
    // bright_weights_normed_rd14
    // bright_weights_normed_rd15
    // bright_weights_normed_rd16
    // bright_weights_normed_rd17
    // bright_weights_normed_rd18
    // bright_weights_normed_rd19
    // bright_weights_normed_rd20
    // bright_weights_normed_rd21
    // bright_weights_normed_rd22
    // bright_weights_normed_rd23
    // bright_weights_normed_rd24
    // bright_weights_normed_rd25
    // bright_weights_normed_rd26
    // bright_weights_normed_rd27
    // bright_weights_normed_rd28
    // bright_weights_normed_rd29
    // bright_weights_normed_rd30
    // bright_weights_normed_rd31
    // bright_weights_normed_rd32
    // bright_weights_normed_rd33
    // bright_weights_normed_rd34
    // bright_weights_normed_rd35
    // bright_weights_normed_rd36
    // bright_weights_normed_rd37
    // bright_weights_normed_rd38
    // bright_weights_normed_rd39
    // bright_weights_normed_rd40
    // bright_weights_normed_rd41
    // bright_weights_normed_rd42
    // bright_weights_normed_rd43
    // bright_weights_normed_rd44
    // bright_weights_normed_rd45
    // bright_weights_normed_rd46
    // bright_weights_normed_rd47
    // bright_weights_normed_rd48
    // bright_weights_normed_rd49
    // bright_weights_normed_rd50
    // bright_weights_normed_rd51
    // bright_weights_normed_rd52
    // bright_weights_normed_rd53
    // bright_weights_normed_rd54
    // bright_weights_normed_rd55
    // bright_weights_normed_rd56
    // bright_weights_normed_rd57
    // bright_weights_normed_rd58
    // bright_weights_normed_rd59
    // bright_weights_normed_rd60
    // bright_weights_normed_rd61
    // bright_weights_normed_rd62
    // bright_weights_normed_rd63

	hw_uint<1024> result;
	hw_uint<16> bright_weights_normed_rd0_res = bright_weights_normed_rd0_select(weight_sums, d0, d1, dynamic_address);
	set_at<0, 1024>(result, bright_weights_normed_rd0_res);
	hw_uint<16> bright_weights_normed_rd1_res = bright_weights_normed_rd1_select(weight_sums, d0, d1, dynamic_address);
	set_at<16, 1024>(result, bright_weights_normed_rd1_res);
	hw_uint<16> bright_weights_normed_rd2_res = bright_weights_normed_rd2_select(weight_sums, d0, d1, dynamic_address);
	set_at<32, 1024>(result, bright_weights_normed_rd2_res);
	hw_uint<16> bright_weights_normed_rd3_res = bright_weights_normed_rd3_select(weight_sums, d0, d1, dynamic_address);
	set_at<48, 1024>(result, bright_weights_normed_rd3_res);
	hw_uint<16> bright_weights_normed_rd4_res = bright_weights_normed_rd4_select(weight_sums, d0, d1, dynamic_address);
	set_at<64, 1024>(result, bright_weights_normed_rd4_res);
	hw_uint<16> bright_weights_normed_rd5_res = bright_weights_normed_rd5_select(weight_sums, d0, d1, dynamic_address);
	set_at<80, 1024>(result, bright_weights_normed_rd5_res);
	hw_uint<16> bright_weights_normed_rd6_res = bright_weights_normed_rd6_select(weight_sums, d0, d1, dynamic_address);
	set_at<96, 1024>(result, bright_weights_normed_rd6_res);
	hw_uint<16> bright_weights_normed_rd7_res = bright_weights_normed_rd7_select(weight_sums, d0, d1, dynamic_address);
	set_at<112, 1024>(result, bright_weights_normed_rd7_res);
	hw_uint<16> bright_weights_normed_rd8_res = bright_weights_normed_rd8_select(weight_sums, d0, d1, dynamic_address);
	set_at<128, 1024>(result, bright_weights_normed_rd8_res);
	hw_uint<16> bright_weights_normed_rd9_res = bright_weights_normed_rd9_select(weight_sums, d0, d1, dynamic_address);
	set_at<144, 1024>(result, bright_weights_normed_rd9_res);
	hw_uint<16> bright_weights_normed_rd10_res = bright_weights_normed_rd10_select(weight_sums, d0, d1, dynamic_address);
	set_at<160, 1024>(result, bright_weights_normed_rd10_res);
	hw_uint<16> bright_weights_normed_rd11_res = bright_weights_normed_rd11_select(weight_sums, d0, d1, dynamic_address);
	set_at<176, 1024>(result, bright_weights_normed_rd11_res);
	hw_uint<16> bright_weights_normed_rd12_res = bright_weights_normed_rd12_select(weight_sums, d0, d1, dynamic_address);
	set_at<192, 1024>(result, bright_weights_normed_rd12_res);
	hw_uint<16> bright_weights_normed_rd13_res = bright_weights_normed_rd13_select(weight_sums, d0, d1, dynamic_address);
	set_at<208, 1024>(result, bright_weights_normed_rd13_res);
	hw_uint<16> bright_weights_normed_rd14_res = bright_weights_normed_rd14_select(weight_sums, d0, d1, dynamic_address);
	set_at<224, 1024>(result, bright_weights_normed_rd14_res);
	hw_uint<16> bright_weights_normed_rd15_res = bright_weights_normed_rd15_select(weight_sums, d0, d1, dynamic_address);
	set_at<240, 1024>(result, bright_weights_normed_rd15_res);
	hw_uint<16> bright_weights_normed_rd16_res = bright_weights_normed_rd16_select(weight_sums, d0, d1, dynamic_address);
	set_at<256, 1024>(result, bright_weights_normed_rd16_res);
	hw_uint<16> bright_weights_normed_rd17_res = bright_weights_normed_rd17_select(weight_sums, d0, d1, dynamic_address);
	set_at<272, 1024>(result, bright_weights_normed_rd17_res);
	hw_uint<16> bright_weights_normed_rd18_res = bright_weights_normed_rd18_select(weight_sums, d0, d1, dynamic_address);
	set_at<288, 1024>(result, bright_weights_normed_rd18_res);
	hw_uint<16> bright_weights_normed_rd19_res = bright_weights_normed_rd19_select(weight_sums, d0, d1, dynamic_address);
	set_at<304, 1024>(result, bright_weights_normed_rd19_res);
	hw_uint<16> bright_weights_normed_rd20_res = bright_weights_normed_rd20_select(weight_sums, d0, d1, dynamic_address);
	set_at<320, 1024>(result, bright_weights_normed_rd20_res);
	hw_uint<16> bright_weights_normed_rd21_res = bright_weights_normed_rd21_select(weight_sums, d0, d1, dynamic_address);
	set_at<336, 1024>(result, bright_weights_normed_rd21_res);
	hw_uint<16> bright_weights_normed_rd22_res = bright_weights_normed_rd22_select(weight_sums, d0, d1, dynamic_address);
	set_at<352, 1024>(result, bright_weights_normed_rd22_res);
	hw_uint<16> bright_weights_normed_rd23_res = bright_weights_normed_rd23_select(weight_sums, d0, d1, dynamic_address);
	set_at<368, 1024>(result, bright_weights_normed_rd23_res);
	hw_uint<16> bright_weights_normed_rd24_res = bright_weights_normed_rd24_select(weight_sums, d0, d1, dynamic_address);
	set_at<384, 1024>(result, bright_weights_normed_rd24_res);
	hw_uint<16> bright_weights_normed_rd25_res = bright_weights_normed_rd25_select(weight_sums, d0, d1, dynamic_address);
	set_at<400, 1024>(result, bright_weights_normed_rd25_res);
	hw_uint<16> bright_weights_normed_rd26_res = bright_weights_normed_rd26_select(weight_sums, d0, d1, dynamic_address);
	set_at<416, 1024>(result, bright_weights_normed_rd26_res);
	hw_uint<16> bright_weights_normed_rd27_res = bright_weights_normed_rd27_select(weight_sums, d0, d1, dynamic_address);
	set_at<432, 1024>(result, bright_weights_normed_rd27_res);
	hw_uint<16> bright_weights_normed_rd28_res = bright_weights_normed_rd28_select(weight_sums, d0, d1, dynamic_address);
	set_at<448, 1024>(result, bright_weights_normed_rd28_res);
	hw_uint<16> bright_weights_normed_rd29_res = bright_weights_normed_rd29_select(weight_sums, d0, d1, dynamic_address);
	set_at<464, 1024>(result, bright_weights_normed_rd29_res);
	hw_uint<16> bright_weights_normed_rd30_res = bright_weights_normed_rd30_select(weight_sums, d0, d1, dynamic_address);
	set_at<480, 1024>(result, bright_weights_normed_rd30_res);
	hw_uint<16> bright_weights_normed_rd31_res = bright_weights_normed_rd31_select(weight_sums, d0, d1, dynamic_address);
	set_at<496, 1024>(result, bright_weights_normed_rd31_res);
	hw_uint<16> bright_weights_normed_rd32_res = bright_weights_normed_rd32_select(weight_sums, d0, d1, dynamic_address);
	set_at<512, 1024>(result, bright_weights_normed_rd32_res);
	hw_uint<16> bright_weights_normed_rd33_res = bright_weights_normed_rd33_select(weight_sums, d0, d1, dynamic_address);
	set_at<528, 1024>(result, bright_weights_normed_rd33_res);
	hw_uint<16> bright_weights_normed_rd34_res = bright_weights_normed_rd34_select(weight_sums, d0, d1, dynamic_address);
	set_at<544, 1024>(result, bright_weights_normed_rd34_res);
	hw_uint<16> bright_weights_normed_rd35_res = bright_weights_normed_rd35_select(weight_sums, d0, d1, dynamic_address);
	set_at<560, 1024>(result, bright_weights_normed_rd35_res);
	hw_uint<16> bright_weights_normed_rd36_res = bright_weights_normed_rd36_select(weight_sums, d0, d1, dynamic_address);
	set_at<576, 1024>(result, bright_weights_normed_rd36_res);
	hw_uint<16> bright_weights_normed_rd37_res = bright_weights_normed_rd37_select(weight_sums, d0, d1, dynamic_address);
	set_at<592, 1024>(result, bright_weights_normed_rd37_res);
	hw_uint<16> bright_weights_normed_rd38_res = bright_weights_normed_rd38_select(weight_sums, d0, d1, dynamic_address);
	set_at<608, 1024>(result, bright_weights_normed_rd38_res);
	hw_uint<16> bright_weights_normed_rd39_res = bright_weights_normed_rd39_select(weight_sums, d0, d1, dynamic_address);
	set_at<624, 1024>(result, bright_weights_normed_rd39_res);
	hw_uint<16> bright_weights_normed_rd40_res = bright_weights_normed_rd40_select(weight_sums, d0, d1, dynamic_address);
	set_at<640, 1024>(result, bright_weights_normed_rd40_res);
	hw_uint<16> bright_weights_normed_rd41_res = bright_weights_normed_rd41_select(weight_sums, d0, d1, dynamic_address);
	set_at<656, 1024>(result, bright_weights_normed_rd41_res);
	hw_uint<16> bright_weights_normed_rd42_res = bright_weights_normed_rd42_select(weight_sums, d0, d1, dynamic_address);
	set_at<672, 1024>(result, bright_weights_normed_rd42_res);
	hw_uint<16> bright_weights_normed_rd43_res = bright_weights_normed_rd43_select(weight_sums, d0, d1, dynamic_address);
	set_at<688, 1024>(result, bright_weights_normed_rd43_res);
	hw_uint<16> bright_weights_normed_rd44_res = bright_weights_normed_rd44_select(weight_sums, d0, d1, dynamic_address);
	set_at<704, 1024>(result, bright_weights_normed_rd44_res);
	hw_uint<16> bright_weights_normed_rd45_res = bright_weights_normed_rd45_select(weight_sums, d0, d1, dynamic_address);
	set_at<720, 1024>(result, bright_weights_normed_rd45_res);
	hw_uint<16> bright_weights_normed_rd46_res = bright_weights_normed_rd46_select(weight_sums, d0, d1, dynamic_address);
	set_at<736, 1024>(result, bright_weights_normed_rd46_res);
	hw_uint<16> bright_weights_normed_rd47_res = bright_weights_normed_rd47_select(weight_sums, d0, d1, dynamic_address);
	set_at<752, 1024>(result, bright_weights_normed_rd47_res);
	hw_uint<16> bright_weights_normed_rd48_res = bright_weights_normed_rd48_select(weight_sums, d0, d1, dynamic_address);
	set_at<768, 1024>(result, bright_weights_normed_rd48_res);
	hw_uint<16> bright_weights_normed_rd49_res = bright_weights_normed_rd49_select(weight_sums, d0, d1, dynamic_address);
	set_at<784, 1024>(result, bright_weights_normed_rd49_res);
	hw_uint<16> bright_weights_normed_rd50_res = bright_weights_normed_rd50_select(weight_sums, d0, d1, dynamic_address);
	set_at<800, 1024>(result, bright_weights_normed_rd50_res);
	hw_uint<16> bright_weights_normed_rd51_res = bright_weights_normed_rd51_select(weight_sums, d0, d1, dynamic_address);
	set_at<816, 1024>(result, bright_weights_normed_rd51_res);
	hw_uint<16> bright_weights_normed_rd52_res = bright_weights_normed_rd52_select(weight_sums, d0, d1, dynamic_address);
	set_at<832, 1024>(result, bright_weights_normed_rd52_res);
	hw_uint<16> bright_weights_normed_rd53_res = bright_weights_normed_rd53_select(weight_sums, d0, d1, dynamic_address);
	set_at<848, 1024>(result, bright_weights_normed_rd53_res);
	hw_uint<16> bright_weights_normed_rd54_res = bright_weights_normed_rd54_select(weight_sums, d0, d1, dynamic_address);
	set_at<864, 1024>(result, bright_weights_normed_rd54_res);
	hw_uint<16> bright_weights_normed_rd55_res = bright_weights_normed_rd55_select(weight_sums, d0, d1, dynamic_address);
	set_at<880, 1024>(result, bright_weights_normed_rd55_res);
	hw_uint<16> bright_weights_normed_rd56_res = bright_weights_normed_rd56_select(weight_sums, d0, d1, dynamic_address);
	set_at<896, 1024>(result, bright_weights_normed_rd56_res);
	hw_uint<16> bright_weights_normed_rd57_res = bright_weights_normed_rd57_select(weight_sums, d0, d1, dynamic_address);
	set_at<912, 1024>(result, bright_weights_normed_rd57_res);
	hw_uint<16> bright_weights_normed_rd58_res = bright_weights_normed_rd58_select(weight_sums, d0, d1, dynamic_address);
	set_at<928, 1024>(result, bright_weights_normed_rd58_res);
	hw_uint<16> bright_weights_normed_rd59_res = bright_weights_normed_rd59_select(weight_sums, d0, d1, dynamic_address);
	set_at<944, 1024>(result, bright_weights_normed_rd59_res);
	hw_uint<16> bright_weights_normed_rd60_res = bright_weights_normed_rd60_select(weight_sums, d0, d1, dynamic_address);
	set_at<960, 1024>(result, bright_weights_normed_rd60_res);
	hw_uint<16> bright_weights_normed_rd61_res = bright_weights_normed_rd61_select(weight_sums, d0, d1, dynamic_address);
	set_at<976, 1024>(result, bright_weights_normed_rd61_res);
	hw_uint<16> bright_weights_normed_rd62_res = bright_weights_normed_rd62_select(weight_sums, d0, d1, dynamic_address);
	set_at<992, 1024>(result, bright_weights_normed_rd62_res);
	hw_uint<16> bright_weights_normed_rd63_res = bright_weights_normed_rd63_select(weight_sums, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, bright_weights_normed_rd63_res);
	return result;
}

// dark_weights_normed_update_0_read
//	dark_weights_normed_rd0
//	dark_weights_normed_rd1
//	dark_weights_normed_rd2
//	dark_weights_normed_rd3
//	dark_weights_normed_rd4
//	dark_weights_normed_rd5
//	dark_weights_normed_rd6
//	dark_weights_normed_rd7
//	dark_weights_normed_rd8
//	dark_weights_normed_rd9
//	dark_weights_normed_rd10
//	dark_weights_normed_rd11
//	dark_weights_normed_rd12
//	dark_weights_normed_rd13
//	dark_weights_normed_rd14
//	dark_weights_normed_rd15
//	dark_weights_normed_rd16
//	dark_weights_normed_rd17
//	dark_weights_normed_rd18
//	dark_weights_normed_rd19
//	dark_weights_normed_rd20
//	dark_weights_normed_rd21
//	dark_weights_normed_rd22
//	dark_weights_normed_rd23
//	dark_weights_normed_rd24
//	dark_weights_normed_rd25
//	dark_weights_normed_rd26
//	dark_weights_normed_rd27
//	dark_weights_normed_rd28
//	dark_weights_normed_rd29
//	dark_weights_normed_rd30
//	dark_weights_normed_rd31
//	dark_weights_normed_rd32
//	dark_weights_normed_rd33
//	dark_weights_normed_rd34
//	dark_weights_normed_rd35
//	dark_weights_normed_rd36
//	dark_weights_normed_rd37
//	dark_weights_normed_rd38
//	dark_weights_normed_rd39
//	dark_weights_normed_rd40
//	dark_weights_normed_rd41
//	dark_weights_normed_rd42
//	dark_weights_normed_rd43
//	dark_weights_normed_rd44
//	dark_weights_normed_rd45
//	dark_weights_normed_rd46
//	dark_weights_normed_rd47
//	dark_weights_normed_rd48
//	dark_weights_normed_rd49
//	dark_weights_normed_rd50
//	dark_weights_normed_rd51
//	dark_weights_normed_rd52
//	dark_weights_normed_rd53
//	dark_weights_normed_rd54
//	dark_weights_normed_rd55
//	dark_weights_normed_rd56
//	dark_weights_normed_rd57
//	dark_weights_normed_rd58
//	dark_weights_normed_rd59
//	dark_weights_normed_rd60
//	dark_weights_normed_rd61
//	dark_weights_normed_rd62
//	dark_weights_normed_rd63
inline hw_uint<1024> weight_sums_dark_weights_normed_update_0_read_bundle_read(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // dark_weights_normed_rd0
    // dark_weights_normed_rd1
    // dark_weights_normed_rd2
    // dark_weights_normed_rd3
    // dark_weights_normed_rd4
    // dark_weights_normed_rd5
    // dark_weights_normed_rd6
    // dark_weights_normed_rd7
    // dark_weights_normed_rd8
    // dark_weights_normed_rd9
    // dark_weights_normed_rd10
    // dark_weights_normed_rd11
    // dark_weights_normed_rd12
    // dark_weights_normed_rd13
    // dark_weights_normed_rd14
    // dark_weights_normed_rd15
    // dark_weights_normed_rd16
    // dark_weights_normed_rd17
    // dark_weights_normed_rd18
    // dark_weights_normed_rd19
    // dark_weights_normed_rd20
    // dark_weights_normed_rd21
    // dark_weights_normed_rd22
    // dark_weights_normed_rd23
    // dark_weights_normed_rd24
    // dark_weights_normed_rd25
    // dark_weights_normed_rd26
    // dark_weights_normed_rd27
    // dark_weights_normed_rd28
    // dark_weights_normed_rd29
    // dark_weights_normed_rd30
    // dark_weights_normed_rd31
    // dark_weights_normed_rd32
    // dark_weights_normed_rd33
    // dark_weights_normed_rd34
    // dark_weights_normed_rd35
    // dark_weights_normed_rd36
    // dark_weights_normed_rd37
    // dark_weights_normed_rd38
    // dark_weights_normed_rd39
    // dark_weights_normed_rd40
    // dark_weights_normed_rd41
    // dark_weights_normed_rd42
    // dark_weights_normed_rd43
    // dark_weights_normed_rd44
    // dark_weights_normed_rd45
    // dark_weights_normed_rd46
    // dark_weights_normed_rd47
    // dark_weights_normed_rd48
    // dark_weights_normed_rd49
    // dark_weights_normed_rd50
    // dark_weights_normed_rd51
    // dark_weights_normed_rd52
    // dark_weights_normed_rd53
    // dark_weights_normed_rd54
    // dark_weights_normed_rd55
    // dark_weights_normed_rd56
    // dark_weights_normed_rd57
    // dark_weights_normed_rd58
    // dark_weights_normed_rd59
    // dark_weights_normed_rd60
    // dark_weights_normed_rd61
    // dark_weights_normed_rd62
    // dark_weights_normed_rd63

	hw_uint<1024> result;
	hw_uint<16> dark_weights_normed_rd0_res = dark_weights_normed_rd0_select(weight_sums, d0, d1, dynamic_address);
	set_at<0, 1024>(result, dark_weights_normed_rd0_res);
	hw_uint<16> dark_weights_normed_rd1_res = dark_weights_normed_rd1_select(weight_sums, d0, d1, dynamic_address);
	set_at<16, 1024>(result, dark_weights_normed_rd1_res);
	hw_uint<16> dark_weights_normed_rd2_res = dark_weights_normed_rd2_select(weight_sums, d0, d1, dynamic_address);
	set_at<32, 1024>(result, dark_weights_normed_rd2_res);
	hw_uint<16> dark_weights_normed_rd3_res = dark_weights_normed_rd3_select(weight_sums, d0, d1, dynamic_address);
	set_at<48, 1024>(result, dark_weights_normed_rd3_res);
	hw_uint<16> dark_weights_normed_rd4_res = dark_weights_normed_rd4_select(weight_sums, d0, d1, dynamic_address);
	set_at<64, 1024>(result, dark_weights_normed_rd4_res);
	hw_uint<16> dark_weights_normed_rd5_res = dark_weights_normed_rd5_select(weight_sums, d0, d1, dynamic_address);
	set_at<80, 1024>(result, dark_weights_normed_rd5_res);
	hw_uint<16> dark_weights_normed_rd6_res = dark_weights_normed_rd6_select(weight_sums, d0, d1, dynamic_address);
	set_at<96, 1024>(result, dark_weights_normed_rd6_res);
	hw_uint<16> dark_weights_normed_rd7_res = dark_weights_normed_rd7_select(weight_sums, d0, d1, dynamic_address);
	set_at<112, 1024>(result, dark_weights_normed_rd7_res);
	hw_uint<16> dark_weights_normed_rd8_res = dark_weights_normed_rd8_select(weight_sums, d0, d1, dynamic_address);
	set_at<128, 1024>(result, dark_weights_normed_rd8_res);
	hw_uint<16> dark_weights_normed_rd9_res = dark_weights_normed_rd9_select(weight_sums, d0, d1, dynamic_address);
	set_at<144, 1024>(result, dark_weights_normed_rd9_res);
	hw_uint<16> dark_weights_normed_rd10_res = dark_weights_normed_rd10_select(weight_sums, d0, d1, dynamic_address);
	set_at<160, 1024>(result, dark_weights_normed_rd10_res);
	hw_uint<16> dark_weights_normed_rd11_res = dark_weights_normed_rd11_select(weight_sums, d0, d1, dynamic_address);
	set_at<176, 1024>(result, dark_weights_normed_rd11_res);
	hw_uint<16> dark_weights_normed_rd12_res = dark_weights_normed_rd12_select(weight_sums, d0, d1, dynamic_address);
	set_at<192, 1024>(result, dark_weights_normed_rd12_res);
	hw_uint<16> dark_weights_normed_rd13_res = dark_weights_normed_rd13_select(weight_sums, d0, d1, dynamic_address);
	set_at<208, 1024>(result, dark_weights_normed_rd13_res);
	hw_uint<16> dark_weights_normed_rd14_res = dark_weights_normed_rd14_select(weight_sums, d0, d1, dynamic_address);
	set_at<224, 1024>(result, dark_weights_normed_rd14_res);
	hw_uint<16> dark_weights_normed_rd15_res = dark_weights_normed_rd15_select(weight_sums, d0, d1, dynamic_address);
	set_at<240, 1024>(result, dark_weights_normed_rd15_res);
	hw_uint<16> dark_weights_normed_rd16_res = dark_weights_normed_rd16_select(weight_sums, d0, d1, dynamic_address);
	set_at<256, 1024>(result, dark_weights_normed_rd16_res);
	hw_uint<16> dark_weights_normed_rd17_res = dark_weights_normed_rd17_select(weight_sums, d0, d1, dynamic_address);
	set_at<272, 1024>(result, dark_weights_normed_rd17_res);
	hw_uint<16> dark_weights_normed_rd18_res = dark_weights_normed_rd18_select(weight_sums, d0, d1, dynamic_address);
	set_at<288, 1024>(result, dark_weights_normed_rd18_res);
	hw_uint<16> dark_weights_normed_rd19_res = dark_weights_normed_rd19_select(weight_sums, d0, d1, dynamic_address);
	set_at<304, 1024>(result, dark_weights_normed_rd19_res);
	hw_uint<16> dark_weights_normed_rd20_res = dark_weights_normed_rd20_select(weight_sums, d0, d1, dynamic_address);
	set_at<320, 1024>(result, dark_weights_normed_rd20_res);
	hw_uint<16> dark_weights_normed_rd21_res = dark_weights_normed_rd21_select(weight_sums, d0, d1, dynamic_address);
	set_at<336, 1024>(result, dark_weights_normed_rd21_res);
	hw_uint<16> dark_weights_normed_rd22_res = dark_weights_normed_rd22_select(weight_sums, d0, d1, dynamic_address);
	set_at<352, 1024>(result, dark_weights_normed_rd22_res);
	hw_uint<16> dark_weights_normed_rd23_res = dark_weights_normed_rd23_select(weight_sums, d0, d1, dynamic_address);
	set_at<368, 1024>(result, dark_weights_normed_rd23_res);
	hw_uint<16> dark_weights_normed_rd24_res = dark_weights_normed_rd24_select(weight_sums, d0, d1, dynamic_address);
	set_at<384, 1024>(result, dark_weights_normed_rd24_res);
	hw_uint<16> dark_weights_normed_rd25_res = dark_weights_normed_rd25_select(weight_sums, d0, d1, dynamic_address);
	set_at<400, 1024>(result, dark_weights_normed_rd25_res);
	hw_uint<16> dark_weights_normed_rd26_res = dark_weights_normed_rd26_select(weight_sums, d0, d1, dynamic_address);
	set_at<416, 1024>(result, dark_weights_normed_rd26_res);
	hw_uint<16> dark_weights_normed_rd27_res = dark_weights_normed_rd27_select(weight_sums, d0, d1, dynamic_address);
	set_at<432, 1024>(result, dark_weights_normed_rd27_res);
	hw_uint<16> dark_weights_normed_rd28_res = dark_weights_normed_rd28_select(weight_sums, d0, d1, dynamic_address);
	set_at<448, 1024>(result, dark_weights_normed_rd28_res);
	hw_uint<16> dark_weights_normed_rd29_res = dark_weights_normed_rd29_select(weight_sums, d0, d1, dynamic_address);
	set_at<464, 1024>(result, dark_weights_normed_rd29_res);
	hw_uint<16> dark_weights_normed_rd30_res = dark_weights_normed_rd30_select(weight_sums, d0, d1, dynamic_address);
	set_at<480, 1024>(result, dark_weights_normed_rd30_res);
	hw_uint<16> dark_weights_normed_rd31_res = dark_weights_normed_rd31_select(weight_sums, d0, d1, dynamic_address);
	set_at<496, 1024>(result, dark_weights_normed_rd31_res);
	hw_uint<16> dark_weights_normed_rd32_res = dark_weights_normed_rd32_select(weight_sums, d0, d1, dynamic_address);
	set_at<512, 1024>(result, dark_weights_normed_rd32_res);
	hw_uint<16> dark_weights_normed_rd33_res = dark_weights_normed_rd33_select(weight_sums, d0, d1, dynamic_address);
	set_at<528, 1024>(result, dark_weights_normed_rd33_res);
	hw_uint<16> dark_weights_normed_rd34_res = dark_weights_normed_rd34_select(weight_sums, d0, d1, dynamic_address);
	set_at<544, 1024>(result, dark_weights_normed_rd34_res);
	hw_uint<16> dark_weights_normed_rd35_res = dark_weights_normed_rd35_select(weight_sums, d0, d1, dynamic_address);
	set_at<560, 1024>(result, dark_weights_normed_rd35_res);
	hw_uint<16> dark_weights_normed_rd36_res = dark_weights_normed_rd36_select(weight_sums, d0, d1, dynamic_address);
	set_at<576, 1024>(result, dark_weights_normed_rd36_res);
	hw_uint<16> dark_weights_normed_rd37_res = dark_weights_normed_rd37_select(weight_sums, d0, d1, dynamic_address);
	set_at<592, 1024>(result, dark_weights_normed_rd37_res);
	hw_uint<16> dark_weights_normed_rd38_res = dark_weights_normed_rd38_select(weight_sums, d0, d1, dynamic_address);
	set_at<608, 1024>(result, dark_weights_normed_rd38_res);
	hw_uint<16> dark_weights_normed_rd39_res = dark_weights_normed_rd39_select(weight_sums, d0, d1, dynamic_address);
	set_at<624, 1024>(result, dark_weights_normed_rd39_res);
	hw_uint<16> dark_weights_normed_rd40_res = dark_weights_normed_rd40_select(weight_sums, d0, d1, dynamic_address);
	set_at<640, 1024>(result, dark_weights_normed_rd40_res);
	hw_uint<16> dark_weights_normed_rd41_res = dark_weights_normed_rd41_select(weight_sums, d0, d1, dynamic_address);
	set_at<656, 1024>(result, dark_weights_normed_rd41_res);
	hw_uint<16> dark_weights_normed_rd42_res = dark_weights_normed_rd42_select(weight_sums, d0, d1, dynamic_address);
	set_at<672, 1024>(result, dark_weights_normed_rd42_res);
	hw_uint<16> dark_weights_normed_rd43_res = dark_weights_normed_rd43_select(weight_sums, d0, d1, dynamic_address);
	set_at<688, 1024>(result, dark_weights_normed_rd43_res);
	hw_uint<16> dark_weights_normed_rd44_res = dark_weights_normed_rd44_select(weight_sums, d0, d1, dynamic_address);
	set_at<704, 1024>(result, dark_weights_normed_rd44_res);
	hw_uint<16> dark_weights_normed_rd45_res = dark_weights_normed_rd45_select(weight_sums, d0, d1, dynamic_address);
	set_at<720, 1024>(result, dark_weights_normed_rd45_res);
	hw_uint<16> dark_weights_normed_rd46_res = dark_weights_normed_rd46_select(weight_sums, d0, d1, dynamic_address);
	set_at<736, 1024>(result, dark_weights_normed_rd46_res);
	hw_uint<16> dark_weights_normed_rd47_res = dark_weights_normed_rd47_select(weight_sums, d0, d1, dynamic_address);
	set_at<752, 1024>(result, dark_weights_normed_rd47_res);
	hw_uint<16> dark_weights_normed_rd48_res = dark_weights_normed_rd48_select(weight_sums, d0, d1, dynamic_address);
	set_at<768, 1024>(result, dark_weights_normed_rd48_res);
	hw_uint<16> dark_weights_normed_rd49_res = dark_weights_normed_rd49_select(weight_sums, d0, d1, dynamic_address);
	set_at<784, 1024>(result, dark_weights_normed_rd49_res);
	hw_uint<16> dark_weights_normed_rd50_res = dark_weights_normed_rd50_select(weight_sums, d0, d1, dynamic_address);
	set_at<800, 1024>(result, dark_weights_normed_rd50_res);
	hw_uint<16> dark_weights_normed_rd51_res = dark_weights_normed_rd51_select(weight_sums, d0, d1, dynamic_address);
	set_at<816, 1024>(result, dark_weights_normed_rd51_res);
	hw_uint<16> dark_weights_normed_rd52_res = dark_weights_normed_rd52_select(weight_sums, d0, d1, dynamic_address);
	set_at<832, 1024>(result, dark_weights_normed_rd52_res);
	hw_uint<16> dark_weights_normed_rd53_res = dark_weights_normed_rd53_select(weight_sums, d0, d1, dynamic_address);
	set_at<848, 1024>(result, dark_weights_normed_rd53_res);
	hw_uint<16> dark_weights_normed_rd54_res = dark_weights_normed_rd54_select(weight_sums, d0, d1, dynamic_address);
	set_at<864, 1024>(result, dark_weights_normed_rd54_res);
	hw_uint<16> dark_weights_normed_rd55_res = dark_weights_normed_rd55_select(weight_sums, d0, d1, dynamic_address);
	set_at<880, 1024>(result, dark_weights_normed_rd55_res);
	hw_uint<16> dark_weights_normed_rd56_res = dark_weights_normed_rd56_select(weight_sums, d0, d1, dynamic_address);
	set_at<896, 1024>(result, dark_weights_normed_rd56_res);
	hw_uint<16> dark_weights_normed_rd57_res = dark_weights_normed_rd57_select(weight_sums, d0, d1, dynamic_address);
	set_at<912, 1024>(result, dark_weights_normed_rd57_res);
	hw_uint<16> dark_weights_normed_rd58_res = dark_weights_normed_rd58_select(weight_sums, d0, d1, dynamic_address);
	set_at<928, 1024>(result, dark_weights_normed_rd58_res);
	hw_uint<16> dark_weights_normed_rd59_res = dark_weights_normed_rd59_select(weight_sums, d0, d1, dynamic_address);
	set_at<944, 1024>(result, dark_weights_normed_rd59_res);
	hw_uint<16> dark_weights_normed_rd60_res = dark_weights_normed_rd60_select(weight_sums, d0, d1, dynamic_address);
	set_at<960, 1024>(result, dark_weights_normed_rd60_res);
	hw_uint<16> dark_weights_normed_rd61_res = dark_weights_normed_rd61_select(weight_sums, d0, d1, dynamic_address);
	set_at<976, 1024>(result, dark_weights_normed_rd61_res);
	hw_uint<16> dark_weights_normed_rd62_res = dark_weights_normed_rd62_select(weight_sums, d0, d1, dynamic_address);
	set_at<992, 1024>(result, dark_weights_normed_rd62_res);
	hw_uint<16> dark_weights_normed_rd63_res = dark_weights_normed_rd63_select(weight_sums, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, dark_weights_normed_rd63_res);
	return result;
}

// weight_sums_update_0_write
//	weight_sums_weight_sums_update_0_write0
//	weight_sums_weight_sums_update_0_write1
//	weight_sums_weight_sums_update_0_write2
//	weight_sums_weight_sums_update_0_write3
//	weight_sums_weight_sums_update_0_write4
//	weight_sums_weight_sums_update_0_write5
//	weight_sums_weight_sums_update_0_write6
//	weight_sums_weight_sums_update_0_write7
//	weight_sums_weight_sums_update_0_write8
//	weight_sums_weight_sums_update_0_write9
//	weight_sums_weight_sums_update_0_write10
//	weight_sums_weight_sums_update_0_write11
//	weight_sums_weight_sums_update_0_write12
//	weight_sums_weight_sums_update_0_write13
//	weight_sums_weight_sums_update_0_write14
//	weight_sums_weight_sums_update_0_write15
//	weight_sums_weight_sums_update_0_write16
//	weight_sums_weight_sums_update_0_write17
//	weight_sums_weight_sums_update_0_write18
//	weight_sums_weight_sums_update_0_write19
//	weight_sums_weight_sums_update_0_write20
//	weight_sums_weight_sums_update_0_write21
//	weight_sums_weight_sums_update_0_write22
//	weight_sums_weight_sums_update_0_write23
//	weight_sums_weight_sums_update_0_write24
//	weight_sums_weight_sums_update_0_write25
//	weight_sums_weight_sums_update_0_write26
//	weight_sums_weight_sums_update_0_write27
//	weight_sums_weight_sums_update_0_write28
//	weight_sums_weight_sums_update_0_write29
//	weight_sums_weight_sums_update_0_write30
//	weight_sums_weight_sums_update_0_write31
//	weight_sums_weight_sums_update_0_write32
//	weight_sums_weight_sums_update_0_write33
//	weight_sums_weight_sums_update_0_write34
//	weight_sums_weight_sums_update_0_write35
//	weight_sums_weight_sums_update_0_write36
//	weight_sums_weight_sums_update_0_write37
//	weight_sums_weight_sums_update_0_write38
//	weight_sums_weight_sums_update_0_write39
//	weight_sums_weight_sums_update_0_write40
//	weight_sums_weight_sums_update_0_write41
//	weight_sums_weight_sums_update_0_write42
//	weight_sums_weight_sums_update_0_write43
//	weight_sums_weight_sums_update_0_write44
//	weight_sums_weight_sums_update_0_write45
//	weight_sums_weight_sums_update_0_write46
//	weight_sums_weight_sums_update_0_write47
//	weight_sums_weight_sums_update_0_write48
//	weight_sums_weight_sums_update_0_write49
//	weight_sums_weight_sums_update_0_write50
//	weight_sums_weight_sums_update_0_write51
//	weight_sums_weight_sums_update_0_write52
//	weight_sums_weight_sums_update_0_write53
//	weight_sums_weight_sums_update_0_write54
//	weight_sums_weight_sums_update_0_write55
//	weight_sums_weight_sums_update_0_write56
//	weight_sums_weight_sums_update_0_write57
//	weight_sums_weight_sums_update_0_write58
//	weight_sums_weight_sums_update_0_write59
//	weight_sums_weight_sums_update_0_write60
//	weight_sums_weight_sums_update_0_write61
//	weight_sums_weight_sums_update_0_write62
//	weight_sums_weight_sums_update_0_write63
inline void weight_sums_weight_sums_update_0_write_bundle_write(hw_uint<1024>& weight_sums_update_0_write, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
	hw_uint<16> weight_sums_weight_sums_update_0_write0_res = weight_sums_update_0_write.extract<0, 15>();
	weight_sums_weight_sums_update_0_write0_write(weight_sums_weight_sums_update_0_write0_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write1_res = weight_sums_update_0_write.extract<16, 31>();
	weight_sums_weight_sums_update_0_write1_write(weight_sums_weight_sums_update_0_write1_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write2_res = weight_sums_update_0_write.extract<32, 47>();
	weight_sums_weight_sums_update_0_write2_write(weight_sums_weight_sums_update_0_write2_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write3_res = weight_sums_update_0_write.extract<48, 63>();
	weight_sums_weight_sums_update_0_write3_write(weight_sums_weight_sums_update_0_write3_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write4_res = weight_sums_update_0_write.extract<64, 79>();
	weight_sums_weight_sums_update_0_write4_write(weight_sums_weight_sums_update_0_write4_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write5_res = weight_sums_update_0_write.extract<80, 95>();
	weight_sums_weight_sums_update_0_write5_write(weight_sums_weight_sums_update_0_write5_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write6_res = weight_sums_update_0_write.extract<96, 111>();
	weight_sums_weight_sums_update_0_write6_write(weight_sums_weight_sums_update_0_write6_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write7_res = weight_sums_update_0_write.extract<112, 127>();
	weight_sums_weight_sums_update_0_write7_write(weight_sums_weight_sums_update_0_write7_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write8_res = weight_sums_update_0_write.extract<128, 143>();
	weight_sums_weight_sums_update_0_write8_write(weight_sums_weight_sums_update_0_write8_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write9_res = weight_sums_update_0_write.extract<144, 159>();
	weight_sums_weight_sums_update_0_write9_write(weight_sums_weight_sums_update_0_write9_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write10_res = weight_sums_update_0_write.extract<160, 175>();
	weight_sums_weight_sums_update_0_write10_write(weight_sums_weight_sums_update_0_write10_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write11_res = weight_sums_update_0_write.extract<176, 191>();
	weight_sums_weight_sums_update_0_write11_write(weight_sums_weight_sums_update_0_write11_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write12_res = weight_sums_update_0_write.extract<192, 207>();
	weight_sums_weight_sums_update_0_write12_write(weight_sums_weight_sums_update_0_write12_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write13_res = weight_sums_update_0_write.extract<208, 223>();
	weight_sums_weight_sums_update_0_write13_write(weight_sums_weight_sums_update_0_write13_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write14_res = weight_sums_update_0_write.extract<224, 239>();
	weight_sums_weight_sums_update_0_write14_write(weight_sums_weight_sums_update_0_write14_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write15_res = weight_sums_update_0_write.extract<240, 255>();
	weight_sums_weight_sums_update_0_write15_write(weight_sums_weight_sums_update_0_write15_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write16_res = weight_sums_update_0_write.extract<256, 271>();
	weight_sums_weight_sums_update_0_write16_write(weight_sums_weight_sums_update_0_write16_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write17_res = weight_sums_update_0_write.extract<272, 287>();
	weight_sums_weight_sums_update_0_write17_write(weight_sums_weight_sums_update_0_write17_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write18_res = weight_sums_update_0_write.extract<288, 303>();
	weight_sums_weight_sums_update_0_write18_write(weight_sums_weight_sums_update_0_write18_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write19_res = weight_sums_update_0_write.extract<304, 319>();
	weight_sums_weight_sums_update_0_write19_write(weight_sums_weight_sums_update_0_write19_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write20_res = weight_sums_update_0_write.extract<320, 335>();
	weight_sums_weight_sums_update_0_write20_write(weight_sums_weight_sums_update_0_write20_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write21_res = weight_sums_update_0_write.extract<336, 351>();
	weight_sums_weight_sums_update_0_write21_write(weight_sums_weight_sums_update_0_write21_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write22_res = weight_sums_update_0_write.extract<352, 367>();
	weight_sums_weight_sums_update_0_write22_write(weight_sums_weight_sums_update_0_write22_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write23_res = weight_sums_update_0_write.extract<368, 383>();
	weight_sums_weight_sums_update_0_write23_write(weight_sums_weight_sums_update_0_write23_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write24_res = weight_sums_update_0_write.extract<384, 399>();
	weight_sums_weight_sums_update_0_write24_write(weight_sums_weight_sums_update_0_write24_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write25_res = weight_sums_update_0_write.extract<400, 415>();
	weight_sums_weight_sums_update_0_write25_write(weight_sums_weight_sums_update_0_write25_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write26_res = weight_sums_update_0_write.extract<416, 431>();
	weight_sums_weight_sums_update_0_write26_write(weight_sums_weight_sums_update_0_write26_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write27_res = weight_sums_update_0_write.extract<432, 447>();
	weight_sums_weight_sums_update_0_write27_write(weight_sums_weight_sums_update_0_write27_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write28_res = weight_sums_update_0_write.extract<448, 463>();
	weight_sums_weight_sums_update_0_write28_write(weight_sums_weight_sums_update_0_write28_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write29_res = weight_sums_update_0_write.extract<464, 479>();
	weight_sums_weight_sums_update_0_write29_write(weight_sums_weight_sums_update_0_write29_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write30_res = weight_sums_update_0_write.extract<480, 495>();
	weight_sums_weight_sums_update_0_write30_write(weight_sums_weight_sums_update_0_write30_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write31_res = weight_sums_update_0_write.extract<496, 511>();
	weight_sums_weight_sums_update_0_write31_write(weight_sums_weight_sums_update_0_write31_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write32_res = weight_sums_update_0_write.extract<512, 527>();
	weight_sums_weight_sums_update_0_write32_write(weight_sums_weight_sums_update_0_write32_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write33_res = weight_sums_update_0_write.extract<528, 543>();
	weight_sums_weight_sums_update_0_write33_write(weight_sums_weight_sums_update_0_write33_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write34_res = weight_sums_update_0_write.extract<544, 559>();
	weight_sums_weight_sums_update_0_write34_write(weight_sums_weight_sums_update_0_write34_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write35_res = weight_sums_update_0_write.extract<560, 575>();
	weight_sums_weight_sums_update_0_write35_write(weight_sums_weight_sums_update_0_write35_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write36_res = weight_sums_update_0_write.extract<576, 591>();
	weight_sums_weight_sums_update_0_write36_write(weight_sums_weight_sums_update_0_write36_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write37_res = weight_sums_update_0_write.extract<592, 607>();
	weight_sums_weight_sums_update_0_write37_write(weight_sums_weight_sums_update_0_write37_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write38_res = weight_sums_update_0_write.extract<608, 623>();
	weight_sums_weight_sums_update_0_write38_write(weight_sums_weight_sums_update_0_write38_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write39_res = weight_sums_update_0_write.extract<624, 639>();
	weight_sums_weight_sums_update_0_write39_write(weight_sums_weight_sums_update_0_write39_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write40_res = weight_sums_update_0_write.extract<640, 655>();
	weight_sums_weight_sums_update_0_write40_write(weight_sums_weight_sums_update_0_write40_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write41_res = weight_sums_update_0_write.extract<656, 671>();
	weight_sums_weight_sums_update_0_write41_write(weight_sums_weight_sums_update_0_write41_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write42_res = weight_sums_update_0_write.extract<672, 687>();
	weight_sums_weight_sums_update_0_write42_write(weight_sums_weight_sums_update_0_write42_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write43_res = weight_sums_update_0_write.extract<688, 703>();
	weight_sums_weight_sums_update_0_write43_write(weight_sums_weight_sums_update_0_write43_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write44_res = weight_sums_update_0_write.extract<704, 719>();
	weight_sums_weight_sums_update_0_write44_write(weight_sums_weight_sums_update_0_write44_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write45_res = weight_sums_update_0_write.extract<720, 735>();
	weight_sums_weight_sums_update_0_write45_write(weight_sums_weight_sums_update_0_write45_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write46_res = weight_sums_update_0_write.extract<736, 751>();
	weight_sums_weight_sums_update_0_write46_write(weight_sums_weight_sums_update_0_write46_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write47_res = weight_sums_update_0_write.extract<752, 767>();
	weight_sums_weight_sums_update_0_write47_write(weight_sums_weight_sums_update_0_write47_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write48_res = weight_sums_update_0_write.extract<768, 783>();
	weight_sums_weight_sums_update_0_write48_write(weight_sums_weight_sums_update_0_write48_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write49_res = weight_sums_update_0_write.extract<784, 799>();
	weight_sums_weight_sums_update_0_write49_write(weight_sums_weight_sums_update_0_write49_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write50_res = weight_sums_update_0_write.extract<800, 815>();
	weight_sums_weight_sums_update_0_write50_write(weight_sums_weight_sums_update_0_write50_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write51_res = weight_sums_update_0_write.extract<816, 831>();
	weight_sums_weight_sums_update_0_write51_write(weight_sums_weight_sums_update_0_write51_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write52_res = weight_sums_update_0_write.extract<832, 847>();
	weight_sums_weight_sums_update_0_write52_write(weight_sums_weight_sums_update_0_write52_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write53_res = weight_sums_update_0_write.extract<848, 863>();
	weight_sums_weight_sums_update_0_write53_write(weight_sums_weight_sums_update_0_write53_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write54_res = weight_sums_update_0_write.extract<864, 879>();
	weight_sums_weight_sums_update_0_write54_write(weight_sums_weight_sums_update_0_write54_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write55_res = weight_sums_update_0_write.extract<880, 895>();
	weight_sums_weight_sums_update_0_write55_write(weight_sums_weight_sums_update_0_write55_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write56_res = weight_sums_update_0_write.extract<896, 911>();
	weight_sums_weight_sums_update_0_write56_write(weight_sums_weight_sums_update_0_write56_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write57_res = weight_sums_update_0_write.extract<912, 927>();
	weight_sums_weight_sums_update_0_write57_write(weight_sums_weight_sums_update_0_write57_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write58_res = weight_sums_update_0_write.extract<928, 943>();
	weight_sums_weight_sums_update_0_write58_write(weight_sums_weight_sums_update_0_write58_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write59_res = weight_sums_update_0_write.extract<944, 959>();
	weight_sums_weight_sums_update_0_write59_write(weight_sums_weight_sums_update_0_write59_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write60_res = weight_sums_update_0_write.extract<960, 975>();
	weight_sums_weight_sums_update_0_write60_write(weight_sums_weight_sums_update_0_write60_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write61_res = weight_sums_update_0_write.extract<976, 991>();
	weight_sums_weight_sums_update_0_write61_write(weight_sums_weight_sums_update_0_write61_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write62_res = weight_sums_update_0_write.extract<992, 1007>();
	weight_sums_weight_sums_update_0_write62_write(weight_sums_weight_sums_update_0_write62_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write63_res = weight_sums_update_0_write.extract<1008, 1023>();
	weight_sums_weight_sums_update_0_write63_write(weight_sums_weight_sums_update_0_write63_res, weight_sums, d0, d1, dynamic_address);
}

// Total re-use buffer capacity: 0 bits


// Operation logic
inline void in_off_chip1_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in_off_chip1_oc, in_off_chip1_cache& in_off_chip1, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip1_oc
	auto in_off_chip1_oc_0_c__0_value = in_off_chip1_oc.read();
	auto compute_result = id_unrolled_32(in_off_chip1_oc_0_c__0_value);
	// Produce: in_off_chip1
	in_off_chip1_in_off_chip1_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip0_oc_in_off_chip1_oc_update_0(in_off_chip0_cache& in_off_chip0, in_off_chip1_cache& in_off_chip1, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0
	auto in_off_chip0_0_c__0_value = in_off_chip0_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in_off_chip1
	auto in_off_chip1_0_c__0_value = in_off_chip1_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = interleave_unrolled_64(in_off_chip0_0_c__0_value, in_off_chip1_0_c__0_value, d0);
	// Produce: in_off_chip0_oc_in_off_chip1_oc
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip0_oc_in_off_chip1_oc, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_update_0(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, in_cache& in, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0_oc_in_off_chip1_oc
	auto in_off_chip0_oc_in_off_chip1_oc_0_c__0_value = in_off_chip0_oc_in_off_chip1_oc_in_update_0_read_bundle_read(in_off_chip0_oc_in_off_chip1_oc/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_64(in_off_chip0_oc_in_off_chip1_oc_0_c__0_value);
	// Produce: in
	in_in_update_0_write_bundle_write(/* arg names */compute_result, in, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_update_0(in_cache& in, dark_cache& dark, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_dark_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = scale_exposure_unrolled_64(in_0_c__0_value);
	// Produce: dark
	dark_dark_update_0_write_bundle_write(/* arg names */compute_result, dark, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_weights_update_0(dark_cache& dark, dark_weights_cache& dark_weights, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark
	auto dark_0_c__0_value = dark_dark_weights_update_0_read_bundle_read(dark/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = exposure_weight_unrolled_64(dark_0_c__0_value);
	// Produce: dark_weights
	dark_weights_dark_weights_update_0_write_bundle_write(/* arg names */compute_result, dark_weights, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_update_0(in_cache& in, bright_cache& bright, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_bright_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_64(in_0_c__0_value);
	// Produce: bright
	bright_bright_update_0_write_bundle_write(/* arg names */compute_result, bright, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip0_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in_off_chip0_oc, in_off_chip0_cache& in_off_chip0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0_oc
	auto in_off_chip0_oc_0_c__0_value = in_off_chip0_oc.read();
	auto compute_result = id_unrolled_32(in_off_chip0_oc_0_c__0_value);
	// Produce: in_off_chip0
	in_off_chip0_in_off_chip0_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_weights_update_0(bright_cache& bright, bright_weights_cache& bright_weights, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright
	auto bright_0_c__0_value = bright_bright_weights_update_0_read_bundle_read(bright/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = exposure_weight_unrolled_64(bright_0_c__0_value);
	// Produce: bright_weights
	bright_weights_bright_weights_update_0_write_bundle_write(/* arg names */compute_result, bright_weights, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void weight_sums_update_0(dark_weights_cache& dark_weights, bright_weights_cache& bright_weights, weight_sums_cache& weight_sums, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark_weights
	auto dark_weights_0_c__0_value = dark_weights_weight_sums_update_0_read_bundle_read(dark_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: bright_weights
	auto bright_weights_0_c__0_value = bright_weights_weight_sums_update_0_read_bundle_read(bright_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = add_unrolled_64(dark_weights_0_c__0_value, bright_weights_0_c__0_value);
	// Produce: weight_sums
	weight_sums_weight_sums_update_0_write_bundle_write(/* arg names */compute_result, weight_sums, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_weights_normed_update_0(dark_weights_cache& dark_weights, weight_sums_cache& weight_sums, dark_weights_normed_cache& dark_weights_normed, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark_weights
	auto dark_weights_0_c__0_value = dark_weights_dark_weights_normed_update_0_read_bundle_read(dark_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: weight_sums
	auto weight_sums_0_c__0_value = weight_sums_dark_weights_normed_update_0_read_bundle_read(weight_sums/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f_divide_unrolled_64(dark_weights_0_c__0_value, weight_sums_0_c__0_value);
	// Produce: dark_weights_normed
	dark_weights_normed_dark_weights_normed_update_0_write_bundle_write(/* arg names */compute_result, dark_weights_normed, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_weights_normed_update_0(bright_weights_cache& bright_weights, weight_sums_cache& weight_sums, bright_weights_normed_cache& bright_weights_normed, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright_weights
	auto bright_weights_0_c__0_value = bright_weights_bright_weights_normed_update_0_read_bundle_read(bright_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: weight_sums
	auto weight_sums_0_c__0_value = weight_sums_bright_weights_normed_update_0_read_bundle_read(weight_sums/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f_divide_unrolled_64(bright_weights_0_c__0_value, weight_sums_0_c__0_value);
	// Produce: bright_weights_normed
	bright_weights_normed_bright_weights_normed_update_0_write_bundle_write(/* arg names */compute_result, bright_weights_normed, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void fused_level_0_update_0(bright_cache& bright, dark_cache& dark, bright_weights_normed_cache& bright_weights_normed, dark_weights_normed_cache& dark_weights_normed, fused_level_0_cache& fused_level_0, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright
	auto bright_0_c__0_value = bright_fused_level_0_update_0_read_bundle_read(bright/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: dark
	auto dark_0_c__0_value = dark_fused_level_0_update_0_read_bundle_read(dark/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: bright_weights_normed
	auto bright_weights_normed_0_c__0_value = bright_weights_normed_fused_level_0_update_0_read_bundle_read(bright_weights_normed/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: dark_weights_normed
	auto dark_weights_normed_0_c__0_value = dark_weights_normed_fused_level_0_update_0_read_bundle_read(dark_weights_normed/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merge_exposures_unrolled_64(bright_0_c__0_value, dark_0_c__0_value, bright_weights_normed_0_c__0_value, dark_weights_normed_0_c__0_value);
	// Produce: fused_level_0
	fused_level_0_fused_level_0_update_0_write_bundle_write(/* arg names */compute_result, fused_level_0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void wa32_update_0(fused_level_0_cache& fused_level_0, wa32_cache& wa32, int d0, int d1) {
  // Dynamic address computation

	// Consume: fused_level_0
	auto fused_level_0_0_c__0_value = fused_level_0_wa32_update_0_read_bundle_read(fused_level_0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_64(fused_level_0_0_c__0_value);
	// Produce: wa32
	wa32_wa32_update_0_write_bundle_write(/* arg names */compute_result, wa32, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void wa321_update_0(wa32_cache& wa32, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */wa321, int d0, int d1) {
  // Dynamic address computation

	// Consume: wa32
	auto wa32_0_c__0_value = wa32_wa321_update_0_read_bundle_read(wa32/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(wa32_0_c__0_value);
	// Produce: wa321
	wa321.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void wa320_update_0(wa32_cache& wa32, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */wa320, int d0, int d1) {
  // Dynamic address computation

	// Consume: wa32
	auto wa32_0_c__0_value = wa32_wa320_update_0_read_bundle_read(wa32/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(wa32_0_c__0_value);
	// Produce: wa320
	wa320.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void wa320_wa321_opt(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip0_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip1_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */wa320, HWStream<hw_uint<512> >& /* get_args num ports = 32 */wa321) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("wa320_wa321_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  bright_cache bright;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_weights_cache bright_weights;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_weights_normed_cache bright_weights_normed;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_cache dark;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_weights_cache dark_weights;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_weights_normed_cache dark_weights_normed;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  fused_level_0_cache fused_level_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip0_cache in_off_chip0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip0_oc_in_off_chip1_oc_cache in_off_chip0_oc_in_off_chip1_oc;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip1_cache in_off_chip1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  wa32_cache wa32;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  weight_sums_cache weight_sums;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
//   { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for dark_weights_normed_update_0(((-11 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for in_off_chip0_oc_in_off_chip1_oc_update_0(((-4 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for dark_weights_update_0(((-8 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for bright_update_0(((-7 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for weight_sums_update_0(((-10 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for bright_weights_update_0(((-9 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for bright_weights_normed_update_0(((-12 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { wa321_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for wa321_update_0(((-15 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for dark_update_0(((-6 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for in_off_chip0_update_0(((-1 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { wa320_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for wa320_update_0(((-16 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for in_off_chip1_update_0(((-3 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for fused_level_0_update_0(((-13 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { wa32_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for wa32_update_0(((-14 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for in_update_0(((-5 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))

  /*
  // Schedules...
    // bright_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*7]
    // bright_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*12]
    // bright_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*9]
    // dark_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*6]
    // dark_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*11]
    // dark_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*8]
    // fused_level_0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*13]
    // in_off_chip0_oc_in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*4]
    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
    // in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
    // in_off_chip1_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*5]
    // wa320_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*16]
    // wa321_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*15]
    // wa32_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*14]
    // weight_sums_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*10]
for (int c0 = 0; c0 <= 1079; c0++) {
  for (int c1 = 0; c1 <= 29; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip0_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip1_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip0_oc_in_off_chip1_oc_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      dark_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      bright_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      dark_weights_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      bright_weights_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      weight_sums_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      dark_weights_normed_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      bright_weights_normed_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      fused_level_0_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      wa32_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      wa321_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      wa320_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

  }
}

  */
	  // Schedules...
	    // bright_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*7]
	    // bright_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*12]
	    // bright_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*9]
	    // dark_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*6]
	    // dark_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*11]
	    // dark_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*8]
	    // fused_level_0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*13]
	    // in_off_chip0_oc_in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*4]
	    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	    // in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
	    // in_off_chip1_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
	    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*5]
	    // wa320_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*16]
	    // wa321_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*15]
	    // wa32_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*14]
	    // weight_sums_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*10]
	for (int c0 = 0; c0 <= 1079; c0++) {
	  for (int c1 = 0; c1 <= 29; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip0_update_0(in_off_chip0_oc /* buf name */, in_off_chip0, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip1_update_0(in_off_chip1_oc /* buf name */, in_off_chip1, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip0_oc_in_off_chip1_oc_update_0(in_off_chip0 /* buf name */, in_off_chip1 /* buf name */, in_off_chip0_oc_in_off_chip1_oc, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_update_0(in_off_chip0_oc_in_off_chip1_oc /* buf name */, in, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      dark_update_0(in /* buf name */, dark, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      bright_update_0(in /* buf name */, bright, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      dark_weights_update_0(dark /* buf name */, dark_weights, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      bright_weights_update_0(bright /* buf name */, bright_weights, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      weight_sums_update_0(dark_weights /* buf name */, bright_weights /* buf name */, weight_sums, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      dark_weights_normed_update_0(dark_weights /* buf name */, weight_sums /* buf name */, dark_weights_normed, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      bright_weights_normed_update_0(bright_weights /* buf name */, weight_sums /* buf name */, bright_weights_normed, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      fused_level_0_update_0(bright /* buf name */, dark /* buf name */, bright_weights_normed /* buf name */, dark_weights_normed /* buf name */, fused_level_0, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      wa32_update_0(fused_level_0 /* buf name */, wa32, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      wa321_update_0(wa32 /* buf name */, wa321, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      wa320_update_0(wa32 /* buf name */, wa320, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void wa320_wa321_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip0_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip1_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */wa320, HWStream<hw_uint<512> >& /* get_args num ports = 32 */wa321, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    wa320_wa321_opt(in_off_chip0_oc, in_off_chip1_oc, wa320, wa321);
  }
}
#ifdef __VIVADO_SYNTH__
  // { in_off_chip0_update_0[root = 0, in_off_chip0_0, in_off_chip0_1] -> in_off_chip0_oc[0, 0] : 0 <= in_off_chip0_0 <= 29 and 0 <= in_off_chip0_1 <= 1079 }
const int in_off_chip0_update_0_read_pipe0_num_transfers = 32400;
  // { in_off_chip1_update_0[root = 0, in_off_chip1_0, in_off_chip1_1] -> in_off_chip1_oc[0, 0] : 0 <= in_off_chip1_0 <= 29 and 0 <= in_off_chip1_1 <= 1079 }
const int in_off_chip1_update_0_read_pipe0_num_transfers = 32400;
  // { wa320_update_0[root = 0, wa320_0, wa320_1] -> wa320[0, 0] : 0 <= wa320_0 <= 29 and 0 <= wa320_1 <= 1079 }
const int wa320_update_0_write_pipe0_num_transfers = 32400;
  // { wa321_update_0[root = 0, wa321_0, wa321_1] -> wa321[0, 0] : 0 <= wa321_0 <= 29 and 0 <= wa321_1 <= 1079 }
const int wa321_update_0_write_pipe0_num_transfers = 32400;


extern "C" {

void wa320_wa321_opt_accel(hw_uint<512>* in_off_chip0_update_0_read_pipe0, hw_uint<512>* in_off_chip1_update_0_read_pipe0, hw_uint<512>* wa320_update_0_write_pipe0, hw_uint<512>* wa321_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_off_chip0_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = in_off_chip1_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = wa320_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem2
#pragma HLS INTERFACE m_axi port = wa321_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem3

#pragma HLS INTERFACE s_axilite port = in_off_chip0_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = in_off_chip1_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = wa320_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = wa321_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > in_off_chip0_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > in_off_chip1_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > wa320_update_0_write_pipe0_channel;
  static HWStream<hw_uint<512> > wa321_update_0_write_pipe0_channel;

  burst_read<512>(in_off_chip0_update_0_read_pipe0, in_off_chip0_update_0_read_pipe0_channel, in_off_chip0_update_0_read_pipe0_num_transfers*size);
  burst_read<512>(in_off_chip1_update_0_read_pipe0, in_off_chip1_update_0_read_pipe0_channel, in_off_chip1_update_0_read_pipe0_num_transfers*size);

  wa320_wa321_opt_wrapper(in_off_chip0_update_0_read_pipe0_channel, in_off_chip1_update_0_read_pipe0_channel, wa320_update_0_write_pipe0_channel, wa321_update_0_write_pipe0_channel, size);

  burst_write<512>(wa320_update_0_write_pipe0, wa320_update_0_write_pipe0_channel, wa320_update_0_write_pipe0_num_transfers*size);
  burst_write<512>(wa321_update_0_write_pipe0, wa321_update_0_write_pipe0_channel, wa321_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void wa320_wa321_opt_rdai(HWStream<hw_uint<512> >& in_off_chip0_update_0_read_pipe0, HWStream<hw_uint<512> >& in_off_chip1_update_0_read_pipe0, HWStream<hw_uint<512> >&  wa320_update_0_write_pipe0, HWStream<hw_uint<512> >&  wa321_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_off_chip0_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = in_off_chip1_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = wa320_update_0_write_pipe0
#pragma HLS INTERFACE axis register port = wa321_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  wa320_wa321_opt(in_off_chip0_update_0_read_pipe0, in_off_chip1_update_0_read_pipe0, wa320_update_0_write_pipe0, wa321_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

