<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_pdma_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6800_2ip_2hpm__pdma__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_pdma_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6800_2ip_2hpm__pdma__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PDMA_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PDMA_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t CTRL;                        <span class="comment">/* 0x0: Control Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t STAT;                        <span class="comment">/* 0x4: Status Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t OUT_CTRL;                    <span class="comment">/* 0x8: Out Layer Control Register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __RW uint32_t OUT_BUF;                     <span class="comment">/* 0xC: Output buffer address */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x10 - 0x13: Reserved */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __RW uint32_t OUT_PITCH;                   <span class="comment">/* 0x14: Outlayer Pitch Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __RW uint32_t OUT_LRC;                     <span class="comment">/* 0x18: Output Lower Right Corner Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>        __RW uint32_t ULC;                     <span class="comment">/* 0x1C: Layer Upper Left Corner Register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>        __RW uint32_t LRC;                     <span class="comment">/* 0x20: Layer Lower Right Corner Register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structPDMA__Type.html#a74100c7d76e103d39b3e867bb92d74b7">   23</a></span>    } OUT_PS[2];</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __R  uint8_t  RESERVED1[4];                <span class="comment">/* 0x2C - 0x2F: Reserved */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>        __RW uint32_t CTRL;                    <span class="comment">/* 0x30: Layer Control Register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>        __RW uint32_t BUF;                     <span class="comment">/* 0x34: Layer data buffer address */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>        __R  uint8_t  RESERVED0[8];            <span class="comment">/* 0x38 - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>        __RW uint32_t PITCH;                   <span class="comment">/* 0x40: Layer data pitch register */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>        __RW uint32_t BKGD;                    <span class="comment">/* 0x44: Layer background color register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>        __RW uint32_t SCALE;                   <span class="comment">/* 0x48: Layer scale register */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>        __RW uint32_t OFFSET;                  <span class="comment">/* 0x4C: Layer offset register */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>        __RW uint32_t CLRKEY_LOW;              <span class="comment">/* 0x50: Layer low color key register */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>        __RW uint32_t CLRKEY_HIGH;             <span class="comment">/* 0x54: Layer high color key register */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>        __RW uint32_t ORG;                     <span class="comment">/* 0x58: Layer original size register */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>        __R  uint8_t  RESERVED1[4];            <span class="comment">/* 0x5C - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structPDMA__Type.html#a87fab4f3e547e5a5230eeffe10a75813">   37</a></span>    } PS[2];</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    __R  uint8_t  RESERVED2[16];               <span class="comment">/* 0x90 - 0x9F: Reserved */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    __RW uint32_t YUV2RGB_COEF0;               <span class="comment">/* 0xA0: YUV2RGB coefficients register 0 */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    __RW uint32_t YUV2RGB_COEF1;               <span class="comment">/* 0xA4: YUV2RGB coefficients register 1 */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    __RW uint32_t YUV2RGB_COEF2;               <span class="comment">/* 0xA8: YUV2RGB coefficients register 2 */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    __RW uint32_t RGB2YUV_COEF0;               <span class="comment">/* 0xAC: RGB2YUV coefficients register 0 */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    __RW uint32_t RGB2YUV_COEF1;               <span class="comment">/* 0xB0: RGB2YUV coefficients register 1 */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    __RW uint32_t RGB2YUV_COEF2;               <span class="comment">/* 0xB4: RGB2YUV coefficients register 2 */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    __RW uint32_t RGB2YUV_COEF3;               <span class="comment">/* 0xB8: RGB2YUV coefficients register 3 */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    __RW uint32_t RGB2YUV_COEF4;               <span class="comment">/* 0xBC: RGB2YUV coefficients register 4 */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>} <a class="code hl_struct" href="structPDMA__Type.html">PDMA_Type</a>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/*</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * ARQOS (RW)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> *</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * QoS for AXI read bus</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae1022d18061c5526d9c287d581c58774">   56</a></span><span class="preprocessor">#define PDMA_CTRL_ARQOS_MASK (0x780000UL)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a7ab3a6969741bfca8213eb735b9f2f45">   57</a></span><span class="preprocessor">#define PDMA_CTRL_ARQOS_SHIFT (19U)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aba09bc51464caa0de6eeac2450a83df3">   58</a></span><span class="preprocessor">#define PDMA_CTRL_ARQOS_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_ARQOS_SHIFT) &amp; PDMA_CTRL_ARQOS_MASK)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a48de7f0d2351559731eb655f03bfb58f">   59</a></span><span class="preprocessor">#define PDMA_CTRL_ARQOS_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_ARQOS_MASK) &gt;&gt; PDMA_CTRL_ARQOS_SHIFT)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/*</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * AWQOS (RW)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> *</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * QoS for AXI write bus</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a55d4b5e5b91a8f30af8eb6db461180de">   66</a></span><span class="preprocessor">#define PDMA_CTRL_AWQOS_MASK (0x78000UL)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a1528a825d081bead86ed04849e4b9423">   67</a></span><span class="preprocessor">#define PDMA_CTRL_AWQOS_SHIFT (15U)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa6be0aabe82ffa6aa675495c353a1fa5">   68</a></span><span class="preprocessor">#define PDMA_CTRL_AWQOS_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_AWQOS_SHIFT) &amp; PDMA_CTRL_AWQOS_MASK)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a56e8fc27eda364ca7d803b4fc49a45ff">   69</a></span><span class="preprocessor">#define PDMA_CTRL_AWQOS_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_AWQOS_MASK) &gt;&gt; PDMA_CTRL_AWQOS_SHIFT)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/*</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * PACK_DIR (RW)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> *</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * Decide the byte sequence of the 32-bit output word {A3, A2, A1, A0}. The bit sequence ina byte is not changed.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> * 2&#39;b00: no change {A3, A2, A1, A0}</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * 2&#39;b01: {A2, A3, A0, A1}</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * 2&#39;b10: {A1, A0, A3, A2}</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * 2&#39;b11: {A0, A1, A2, A3}</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a131dffefd513b0abee7b4fd3a3aa1533">   80</a></span><span class="preprocessor">#define PDMA_CTRL_PACK_DIR_MASK (0x6000U)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ac236d0448087515e038a489993248643">   81</a></span><span class="preprocessor">#define PDMA_CTRL_PACK_DIR_SHIFT (13U)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a56697be8cd29970b3031131f54101a99">   82</a></span><span class="preprocessor">#define PDMA_CTRL_PACK_DIR_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_PACK_DIR_SHIFT) &amp; PDMA_CTRL_PACK_DIR_MASK)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab222533a2adc9739177411d1b2058024">   83</a></span><span class="preprocessor">#define PDMA_CTRL_PACK_DIR_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_PACK_DIR_MASK) &gt;&gt; PDMA_CTRL_PACK_DIR_SHIFT)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/*</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * AXIERR_IRQ_EN (RW)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> *</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * Enable interrupt of AXI bus error</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a595ff4eb0f50a77ea2d826cdd410b2ba">   90</a></span><span class="preprocessor">#define PDMA_CTRL_AXIERR_IRQ_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a881446ffa1d6200b7d54702fcdc04b32">   91</a></span><span class="preprocessor">#define PDMA_CTRL_AXIERR_IRQ_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a0db79670acb09acfb12e7ba61c7caef0">   92</a></span><span class="preprocessor">#define PDMA_CTRL_AXIERR_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_AXIERR_IRQ_EN_SHIFT) &amp; PDMA_CTRL_AXIERR_IRQ_EN_MASK)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a078e859f6688ed1bf62d1321cb8c617f">   93</a></span><span class="preprocessor">#define PDMA_CTRL_AXIERR_IRQ_EN_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_AXIERR_IRQ_EN_MASK) &gt;&gt; PDMA_CTRL_AXIERR_IRQ_EN_SHIFT)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/*</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * PDMA_DONE_IRQ_EN (RW)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> *</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * Enable interrupt of PDMA_DONE</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a38b4d85b99a4a888af0f2d3266c8d232">  100</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_DONE_IRQ_EN_MASK (0x800U)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a108d1dba5518bc92a7f18d238a6fcfdc">  101</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_DONE_IRQ_EN_SHIFT (11U)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a1ee35442144f9460e853ccfc8d3089ba">  102</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_DONE_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_PDMA_DONE_IRQ_EN_SHIFT) &amp; PDMA_CTRL_PDMA_DONE_IRQ_EN_MASK)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a1f4e3cc98761dd05af1ef5eb9b346524">  103</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_DONE_IRQ_EN_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_PDMA_DONE_IRQ_EN_MASK) &gt;&gt; PDMA_CTRL_PDMA_DONE_IRQ_EN_SHIFT)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/*</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * CLKGATE (RW)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> *</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * Assert this bit to gate off clock when the module is not working. If reset to zero, the internal clock is always on.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a8d48f50a02342bcc6ea77932871f1203">  110</a></span><span class="preprocessor">#define PDMA_CTRL_CLKGATE_MASK (0x200U)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a8d13f242110fe441d2375adff61cb940">  111</a></span><span class="preprocessor">#define PDMA_CTRL_CLKGATE_SHIFT (9U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a8920373b9ab1c1ccd498daf46efe5e9c">  112</a></span><span class="preprocessor">#define PDMA_CTRL_CLKGATE_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_CLKGATE_SHIFT) &amp; PDMA_CTRL_CLKGATE_MASK)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a06261ab3a30f12ced757694785e0f1fc">  113</a></span><span class="preprocessor">#define PDMA_CTRL_CLKGATE_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_CLKGATE_MASK) &gt;&gt; PDMA_CTRL_CLKGATE_SHIFT)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/*</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * IRQ_EN (RW)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> *</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * Enable normal interrupt</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#afadaced1348fb5d7c7f3e9dcdb694bbc">  120</a></span><span class="preprocessor">#define PDMA_CTRL_IRQ_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a49c60416e754a7791507975c374e4740">  121</a></span><span class="preprocessor">#define PDMA_CTRL_IRQ_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a8c4fcfc05c447b9b9871d55e8ce6fb9a">  122</a></span><span class="preprocessor">#define PDMA_CTRL_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_IRQ_EN_SHIFT) &amp; PDMA_CTRL_IRQ_EN_MASK)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a53472ca02620703cc5f2870afeadca75">  123</a></span><span class="preprocessor">#define PDMA_CTRL_IRQ_EN_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_IRQ_EN_MASK) &gt;&gt; PDMA_CTRL_IRQ_EN_SHIFT)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/*</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * BS16 (RW)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> *</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> * Asserted when the Block Size is 16x16, else 8x8</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a8cfafa424a45d6a2d69ffcc6d75e2c56">  130</a></span><span class="preprocessor">#define PDMA_CTRL_BS16_MASK (0x20U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3d459ce1cbb88fe08f9ef82b31e1e663">  131</a></span><span class="preprocessor">#define PDMA_CTRL_BS16_SHIFT (5U)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#afc5e7d6b448b4568af7c9bec0a7c89e2">  132</a></span><span class="preprocessor">#define PDMA_CTRL_BS16_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_BS16_SHIFT) &amp; PDMA_CTRL_BS16_MASK)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a181ff057c2d3318558e36e5d95ac85f8">  133</a></span><span class="preprocessor">#define PDMA_CTRL_BS16_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_BS16_MASK) &gt;&gt; PDMA_CTRL_BS16_SHIFT)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/*</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * P1_EN (RW)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> *</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * Plane 1 Enable</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a650a20ad3645cb979c835796185edd38">  140</a></span><span class="preprocessor">#define PDMA_CTRL_P1_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad76f803de6a2993503a5fe779f2ca281">  141</a></span><span class="preprocessor">#define PDMA_CTRL_P1_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aaf5ced7a0f76444a15afcf03c9a7dfb0">  142</a></span><span class="preprocessor">#define PDMA_CTRL_P1_EN_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_P1_EN_SHIFT) &amp; PDMA_CTRL_P1_EN_MASK)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab3ad27f5d434c3170a3c9652b00d668e">  143</a></span><span class="preprocessor">#define PDMA_CTRL_P1_EN_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_P1_EN_MASK) &gt;&gt; PDMA_CTRL_P1_EN_SHIFT)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/*</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * P0_EN (RW)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> *</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * Plane 0 Enable</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aed51d39ebdccda9b858314e0fa617a2d">  150</a></span><span class="preprocessor">#define PDMA_CTRL_P0_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa77eb66726a82ddf0c4042736ff16a72">  151</a></span><span class="preprocessor">#define PDMA_CTRL_P0_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a1c25f0d46e768623fbf9e8ff6f8f0394">  152</a></span><span class="preprocessor">#define PDMA_CTRL_P0_EN_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_P0_EN_SHIFT) &amp; PDMA_CTRL_P0_EN_MASK)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a10ed726a5e62bb6a04afd6cc5d5ba836">  153</a></span><span class="preprocessor">#define PDMA_CTRL_P0_EN_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_P0_EN_MASK) &gt;&gt; PDMA_CTRL_P0_EN_SHIFT)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/*</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * PDMA_SFTRST (RW)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> *</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * Software Reset.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * Write 1 to clear PDMA internal logic.</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * Write 0 to exit software reset mode.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a14dd9b0544e0016902640b06e7b1179a">  162</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_SFTRST_MASK (0x2U)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ac475c1051f02b3cd530360e1fdef1a7d">  163</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_SFTRST_SHIFT (1U)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a77a6cc78e990099a6c67104c370856f4">  164</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_SFTRST_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_PDMA_SFTRST_SHIFT) &amp; PDMA_CTRL_PDMA_SFTRST_MASK)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a8fec5e4985974264de2700210fad2162">  165</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_SFTRST_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_PDMA_SFTRST_MASK) &gt;&gt; PDMA_CTRL_PDMA_SFTRST_SHIFT)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/*</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * PDMA_EN (RW)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> *</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * 1b - Enabled</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a825e568624f3633570dc04550a0db615">  172</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ace290560de63c9be7bcc20a9b882c433">  173</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a021241a80754e22e56a513f6d45cbd53">  174</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_EN_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_CTRL_PDMA_EN_SHIFT) &amp; PDMA_CTRL_PDMA_EN_MASK)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a92176f77adb426197bdb87f7d7fb59ef">  175</a></span><span class="preprocessor">#define PDMA_CTRL_PDMA_EN_GET(x) (((uint32_t)(x) &amp; PDMA_CTRL_PDMA_EN_MASK) &gt;&gt; PDMA_CTRL_PDMA_EN_SHIFT)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/* Bitfield definition for register: STAT */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/*</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * BLOCKY (RO)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> *</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * Y block that is processing</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa0e23a815123f04f84014822160ee37a">  183</a></span><span class="preprocessor">#define PDMA_STAT_BLOCKY_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3ed8ce304938dabec1f3fe256452bae5">  184</a></span><span class="preprocessor">#define PDMA_STAT_BLOCKY_SHIFT (24U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a755144476c7ed4501967eb2b1a8b5c1d">  185</a></span><span class="preprocessor">#define PDMA_STAT_BLOCKY_GET(x) (((uint32_t)(x) &amp; PDMA_STAT_BLOCKY_MASK) &gt;&gt; PDMA_STAT_BLOCKY_SHIFT)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/*</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * BLOCKX (RO)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> *</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * X block that is processing</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#abdc440cf845d6f5037b3bbdfd560d90b">  192</a></span><span class="preprocessor">#define PDMA_STAT_BLOCKX_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a107420af91fe37f0fd587f6b59eeeca1">  193</a></span><span class="preprocessor">#define PDMA_STAT_BLOCKX_SHIFT (16U)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a847774a49aec2af5a9ef812f4e289694">  194</a></span><span class="preprocessor">#define PDMA_STAT_BLOCKX_GET(x) (((uint32_t)(x) &amp; PDMA_STAT_BLOCKX_MASK) &gt;&gt; PDMA_STAT_BLOCKX_SHIFT)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/*</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * PDMA_DONE (W1C)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> *</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * PDMA one image done</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aca511e80021be60d1b085b75278fff61">  201</a></span><span class="preprocessor">#define PDMA_STAT_PDMA_DONE_MASK (0x200U)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a9fd6698e554864bfe1d09b5fe16b9306">  202</a></span><span class="preprocessor">#define PDMA_STAT_PDMA_DONE_SHIFT (9U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a60bd006d6dce5c1e1bdbc4e0f3f656f3">  203</a></span><span class="preprocessor">#define PDMA_STAT_PDMA_DONE_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_STAT_PDMA_DONE_SHIFT) &amp; PDMA_STAT_PDMA_DONE_MASK)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a7b4d2c800d1940e00843bf3fff04f725">  204</a></span><span class="preprocessor">#define PDMA_STAT_PDMA_DONE_GET(x) (((uint32_t)(x) &amp; PDMA_STAT_PDMA_DONE_MASK) &gt;&gt; PDMA_STAT_PDMA_DONE_SHIFT)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/*</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * AXI_ERR_ID (RO)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> *</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * AXI error ID</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a9566eb64e291baa01058f9f802c1cc03">  211</a></span><span class="preprocessor">#define PDMA_STAT_AXI_ERR_ID_MASK (0x1E0U)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3d6e051113f1e85dd546954cdca7b232">  212</a></span><span class="preprocessor">#define PDMA_STAT_AXI_ERR_ID_SHIFT (5U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a157a7d1c47c656bd872b603cf936757a">  213</a></span><span class="preprocessor">#define PDMA_STAT_AXI_ERR_ID_GET(x) (((uint32_t)(x) &amp; PDMA_STAT_AXI_ERR_ID_MASK) &gt;&gt; PDMA_STAT_AXI_ERR_ID_SHIFT)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">/*</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * AXI_0_WRITE_ERR (W1C)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> *</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * AXI0 write err</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4619ac0ebaa7f82f82554ecdd7360862">  220</a></span><span class="preprocessor">#define PDMA_STAT_AXI_0_WRITE_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a03d9f8541059a1ac942548d16041c2cd">  221</a></span><span class="preprocessor">#define PDMA_STAT_AXI_0_WRITE_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a16e86b88590d8cfc1ad355d9c458da01">  222</a></span><span class="preprocessor">#define PDMA_STAT_AXI_0_WRITE_ERR_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_STAT_AXI_0_WRITE_ERR_SHIFT) &amp; PDMA_STAT_AXI_0_WRITE_ERR_MASK)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a386c6cf4b7ff39e76e9c968b53146eac">  223</a></span><span class="preprocessor">#define PDMA_STAT_AXI_0_WRITE_ERR_GET(x) (((uint32_t)(x) &amp; PDMA_STAT_AXI_0_WRITE_ERR_MASK) &gt;&gt; PDMA_STAT_AXI_0_WRITE_ERR_SHIFT)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/*</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * AXI_1_READ_ERR (W1C)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> *</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * AXI1 read err</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a67aec46ae4a86a10d2f7f4c625815864">  230</a></span><span class="preprocessor">#define PDMA_STAT_AXI_1_READ_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab4be76e10112d51e8915c2eebfd488ad">  231</a></span><span class="preprocessor">#define PDMA_STAT_AXI_1_READ_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a6bafefa63dce167290926b86810df68c">  232</a></span><span class="preprocessor">#define PDMA_STAT_AXI_1_READ_ERR_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_STAT_AXI_1_READ_ERR_SHIFT) &amp; PDMA_STAT_AXI_1_READ_ERR_MASK)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a48b3dd846b0b6af311a05321e62bc3dd">  233</a></span><span class="preprocessor">#define PDMA_STAT_AXI_1_READ_ERR_GET(x) (((uint32_t)(x) &amp; PDMA_STAT_AXI_1_READ_ERR_MASK) &gt;&gt; PDMA_STAT_AXI_1_READ_ERR_SHIFT)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/*</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * AXI_0_READ_ERR (W1C)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> *</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * AXI0 read err</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af2cc6902d9a01e52bbf68ae6c9cdf551">  240</a></span><span class="preprocessor">#define PDMA_STAT_AXI_0_READ_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a6fd0508d31e28ac21a6a571e29f4dc6f">  241</a></span><span class="preprocessor">#define PDMA_STAT_AXI_0_READ_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad32eb4e6e23d7b9a55272bc208b00ee3">  242</a></span><span class="preprocessor">#define PDMA_STAT_AXI_0_READ_ERR_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_STAT_AXI_0_READ_ERR_SHIFT) &amp; PDMA_STAT_AXI_0_READ_ERR_MASK)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a657b3aa3df2c4f07d683974ca70efa3e">  243</a></span><span class="preprocessor">#define PDMA_STAT_AXI_0_READ_ERR_GET(x) (((uint32_t)(x) &amp; PDMA_STAT_AXI_0_READ_ERR_MASK) &gt;&gt; PDMA_STAT_AXI_0_READ_ERR_SHIFT)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">/*</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * IRQ (RO)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> *</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * Asserted to indicate a IRQ event</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae1af44d32700e001b727daca1cdaaaed">  250</a></span><span class="preprocessor">#define PDMA_STAT_IRQ_MASK (0x1U)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#adc30153921951af95ed8d0e5eaae4472">  251</a></span><span class="preprocessor">#define PDMA_STAT_IRQ_SHIFT (0U)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a5d6b87c35c0c1a5aab414cb53dc840ca">  252</a></span><span class="preprocessor">#define PDMA_STAT_IRQ_GET(x) (((uint32_t)(x) &amp; PDMA_STAT_IRQ_MASK) &gt;&gt; PDMA_STAT_IRQ_SHIFT)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/* Bitfield definition for register: OUT_CTRL */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/*</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * DSTALPHA (RW)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> *</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * The destination (P1) system ALPHA value.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa9799c34a946691131b2e4b89733ddbf">  260</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_DSTALPHA_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aaec29aeee8718d1690669f0b209f8c70">  261</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_DSTALPHA_SHIFT (24U)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ace2871290beb4103eac531e038b518d3">  262</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_DSTALPHA_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_CTRL_DSTALPHA_SHIFT) &amp; PDMA_OUT_CTRL_DSTALPHA_MASK)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af5cc4fc56d3d79074da979e6637f8c51">  263</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_DSTALPHA_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_CTRL_DSTALPHA_MASK) &gt;&gt; PDMA_OUT_CTRL_DSTALPHA_SHIFT)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/*</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * SRCALPHA (RW)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> *</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * The source (P0) system ALPHA value.</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ac195e422256bffbfc92a7ffdea3f5857">  270</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_SRCALPHA_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a05945cea7a74acbfa80d2fdb924c4ae4">  271</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_SRCALPHA_SHIFT (16U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa6b381287a59f698cf82ef905f46da06">  272</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_SRCALPHA_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_CTRL_SRCALPHA_SHIFT) &amp; PDMA_OUT_CTRL_SRCALPHA_MASK)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a6b1861c07d6561e0b1a51789fccc84b0">  273</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_SRCALPHA_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_CTRL_SRCALPHA_MASK) &gt;&gt; PDMA_OUT_CTRL_SRCALPHA_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * DSTALPHA_OP (RW)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * The usage of the DSTALPHA[7:0]: (The system alpha value is not the data valid mask, the non-zero alpha value per pixel embedded in the stream indicates a valid pixel. If no such per pixel alpha value, it means all the pixels are valid)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * 0: the DSTALPHA[7:0] is invalid, use the alpha value embedded in the stream</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * 1: the DSTALPHA[7:0] is used to override the alpha value embedded in the stream.  (useful when the corresponding data stream has no alpha info)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * 2: the DSTALPHA[7:0] is used to scale the alpha value embedded in the stream</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * 3: don&#39;t multiply the color data with any alpha values for blender inputs.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4031574d305210032b276c74330acbe5">  284</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_DSTALPHA_OP_MASK (0xC000U)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad1bc31882f7c0cd60d889551c8db960b">  285</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_DSTALPHA_OP_SHIFT (14U)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae95386567eac2ecc61308227dc6a4e21">  286</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_DSTALPHA_OP_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_CTRL_DSTALPHA_OP_SHIFT) &amp; PDMA_OUT_CTRL_DSTALPHA_OP_MASK)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a7bfc00a60c8e06b66e758e1c75c984f8">  287</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_DSTALPHA_OP_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_CTRL_DSTALPHA_OP_MASK) &gt;&gt; PDMA_OUT_CTRL_DSTALPHA_OP_SHIFT)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/*</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * SRCALPHA_OP (RW)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> *</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * The usage of the SRCALPHA[7:0]: (The system alpha value is not the data valid mask, the non-zero alpha value per pixel embedded in the stream indicates a valid pixel. If no such per pixel alpha value, it means all the pixels are valid)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * 0: the SRCALPHA[7:0] is invalid, use the alpha value embedded in the stream</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * 1: the SRCALPHA[7:0] is used to override the alpha value embedded in the stream .  (useful when the corresponding data stream has no alpha info)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * 2: the SRCALPHA[7:0] is used to scale the alpha value embedded in the stream</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * 3: don&#39;t multiply the color data with any alpha values for blender inputs.</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae71cc498ecafb6dfacbe498e944f6e91">  298</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_SRCALPHA_OP_MASK (0x3000U)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a02373db7bafddc8cf7caa94f5ab628a6">  299</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_SRCALPHA_OP_SHIFT (12U)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a86860ad366ac2e71f14eed29087bb8dc">  300</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_SRCALPHA_OP_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_CTRL_SRCALPHA_OP_SHIFT) &amp; PDMA_OUT_CTRL_SRCALPHA_OP_MASK)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a20f85e8736b701ea22ae9b133bb9b209">  301</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_SRCALPHA_OP_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_CTRL_SRCALPHA_OP_MASK) &gt;&gt; PDMA_OUT_CTRL_SRCALPHA_OP_SHIFT)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * ABLEND_MODE (RW)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> *</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * Alpha Blending Mode</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * 0: SKBlendMode_Clear (If PS1_CTRL[BKGNDCL4CLR] is asserted, use PS1_BKGRND color to fill the range determined by PS1, else fill the range determined by PS1 with zero);</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * 1: SKBlendMode_Src ;</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * 2: SKBlendMode_Dst</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * 3: SKBlendMode_SrcOver</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * 4: SKBlendMode_DstOver</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * 5: SKBlendMode_SrcIn</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * 6: SKBlendMode_DstIn</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * 7: SKBlendMode_SrcOut</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * 8: SKBlendMode_DstOut</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * 9: SKBlendMode_SrcATop</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * 10: SKBlendMode_DstATop</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * 11: SKBlendMode_Xor</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * 12: SKBlendMode_Plus    (The conventional belding mode)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * 13: SKBlendMode_Modulate</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * 14: SRC org</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * 15: DST org</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * Others: Reserved.</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a71806dccae75c66030c7e49649cc99bb">  325</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_ABLEND_MODE_MASK (0xF00U)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a28fc21b60325558415d761fcefcd21b7">  326</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_ABLEND_MODE_SHIFT (8U)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad87e45d843df340f3d345ae5fdbf57c6">  327</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_ABLEND_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_CTRL_ABLEND_MODE_SHIFT) &amp; PDMA_OUT_CTRL_ABLEND_MODE_MASK)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a193eb3f9e234695a5f1739ea14381174">  328</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_ABLEND_MODE_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_CTRL_ABLEND_MODE_MASK) &gt;&gt; PDMA_OUT_CTRL_ABLEND_MODE_SHIFT)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/*</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * NORM_OUT (RW)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> *</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * Asserted to normalize the output color channels with alpha channels</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad57bd02ca92bb3ef2c321f5e82537f8a">  335</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_NORM_OUT_MASK (0x80U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4aeba2f228cc1b18ffea0add49ed8a3b">  336</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_NORM_OUT_SHIFT (7U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ac5558f2417a1bf11b948a86fa2ec8e17">  337</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_NORM_OUT_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_CTRL_NORM_OUT_SHIFT) &amp; PDMA_OUT_CTRL_NORM_OUT_MASK)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a34b03bff2939a8699cc251248ce0ddbb">  338</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_NORM_OUT_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_CTRL_NORM_OUT_MASK) &gt;&gt; PDMA_OUT_CTRL_NORM_OUT_SHIFT)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * FORMAT (RW)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> *</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * Output buffer format.</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * 0x0 ARGB8888 - 32-bit pixles, byte sequence as B,G,R,A</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * 0xE RGB565 - 16-bit pixels, byte sequence as B,R</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * 0x12 UYVY1P422 - 16-bit pixels (1-plane , byte sequence as U0,Y0,V0,Y1)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a9d0c5098cdda34cf7f31dd85f5910ce8">  348</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_FORMAT_MASK (0x3FU)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a7732b747b98fe8b197f94a0dbed609ed">  349</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_FORMAT_SHIFT (0U)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a518aa2337217c1c901487181be8a5f28">  350</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_FORMAT_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_CTRL_FORMAT_SHIFT) &amp; PDMA_OUT_CTRL_FORMAT_MASK)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a44b3346b75957d4545aa4bdb806b4bc1">  351</a></span><span class="preprocessor">#define PDMA_OUT_CTRL_FORMAT_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_CTRL_FORMAT_MASK) &gt;&gt; PDMA_OUT_CTRL_FORMAT_SHIFT)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/* Bitfield definition for register: OUT_BUF */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/*</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * ADDR (RW)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> *</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * Current address pointer for the output frame buffer. The address can have any byte alignment. 64B alignment is recommended for optimal performance.</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a55612f3e185dfe2ecd0389f66e36b8ef">  359</a></span><span class="preprocessor">#define PDMA_OUT_BUF_ADDR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad66df13100f8e6fb7318005aa4b4d2c1">  360</a></span><span class="preprocessor">#define PDMA_OUT_BUF_ADDR_SHIFT (0U)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad1d9d51a16fe8c884bc39c7aae52f861">  361</a></span><span class="preprocessor">#define PDMA_OUT_BUF_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_BUF_ADDR_SHIFT) &amp; PDMA_OUT_BUF_ADDR_MASK)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a41e340ec87830a2214b052dd9a4ceff5">  362</a></span><span class="preprocessor">#define PDMA_OUT_BUF_ADDR_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_BUF_ADDR_MASK) &gt;&gt; PDMA_OUT_BUF_ADDR_SHIFT)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/* Bitfield definition for register: OUT_PITCH */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/*</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * BYTELEN (RW)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> *</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * Indicates the number of bytes in memory between two vertically adjacent pixels.</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a67f39584b0822ea2cfb71a477e4d4695">  370</a></span><span class="preprocessor">#define PDMA_OUT_PITCH_BYTELEN_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#afda22414734994db8cfff496387db5c3">  371</a></span><span class="preprocessor">#define PDMA_OUT_PITCH_BYTELEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae90dcf3f25126834bb25c492103dece5">  372</a></span><span class="preprocessor">#define PDMA_OUT_PITCH_BYTELEN_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_PITCH_BYTELEN_SHIFT) &amp; PDMA_OUT_PITCH_BYTELEN_MASK)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a2a3d59396ad9ab58f2e2c40594fc6ad1">  373</a></span><span class="preprocessor">#define PDMA_OUT_PITCH_BYTELEN_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_PITCH_BYTELEN_MASK) &gt;&gt; PDMA_OUT_PITCH_BYTELEN_SHIFT)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/* Bitfield definition for register: OUT_LRC */</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">/*</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * Y (RW)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> *</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * This field indicates the lower right Y-coordinate (in pixels) of the output frame buffer.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * The value is the height of the output image size.</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4c255cda56beba1c21258fb2660b99de">  382</a></span><span class="preprocessor">#define PDMA_OUT_LRC_Y_MASK (0x3FFF0000UL)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a64152a047feffe69ca2cfa26fcbdadaa">  383</a></span><span class="preprocessor">#define PDMA_OUT_LRC_Y_SHIFT (16U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a0cf8d1fe5daf0dd199c2a46fb9c8b801">  384</a></span><span class="preprocessor">#define PDMA_OUT_LRC_Y_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_LRC_Y_SHIFT) &amp; PDMA_OUT_LRC_Y_MASK)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aca6965907da93a46500fc942349ab553">  385</a></span><span class="preprocessor">#define PDMA_OUT_LRC_Y_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_LRC_Y_MASK) &gt;&gt; PDMA_OUT_LRC_Y_SHIFT)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/*</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * X (RW)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> *</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * This field indicates the lower right X-coordinate (in pixels) of the output frame buffer.</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * Should be the width of the output image size.</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> */</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a71c5e6d2c1b860a909b66f39d618589e">  393</a></span><span class="preprocessor">#define PDMA_OUT_LRC_X_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae72f28b59eb3be2febaa0ff085087833">  394</a></span><span class="preprocessor">#define PDMA_OUT_LRC_X_SHIFT (0U)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa4c442e7e45fdfe6f622147c52c9b601">  395</a></span><span class="preprocessor">#define PDMA_OUT_LRC_X_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_LRC_X_SHIFT) &amp; PDMA_OUT_LRC_X_MASK)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a685277a391741ac8a874462d72a8acfd">  396</a></span><span class="preprocessor">#define PDMA_OUT_LRC_X_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_LRC_X_MASK) &gt;&gt; PDMA_OUT_LRC_X_SHIFT)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">/* Bitfield definition for register of struct array OUT_PS: ULC */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/*</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * Y (RW)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> *</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * This field indicates the upper left Y-coordinate (in pixels) of the processed surface in the output frame buffer.</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a91d236cd1618f042678c2b749eff3a23">  404</a></span><span class="preprocessor">#define PDMA_OUT_PS_ULC_Y_MASK (0x3FFF0000UL)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3cd40a07a1e7cba3c5d5cbcd84b6847c">  405</a></span><span class="preprocessor">#define PDMA_OUT_PS_ULC_Y_SHIFT (16U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ac44c123248409b3c0c434f2b5f79d07e">  406</a></span><span class="preprocessor">#define PDMA_OUT_PS_ULC_Y_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_PS_ULC_Y_SHIFT) &amp; PDMA_OUT_PS_ULC_Y_MASK)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a68572b6b88576f97fe7a12eb8829eeb2">  407</a></span><span class="preprocessor">#define PDMA_OUT_PS_ULC_Y_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_PS_ULC_Y_MASK) &gt;&gt; PDMA_OUT_PS_ULC_Y_SHIFT)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">/*</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * X (RW)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> *</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * This field indicates the upper left X-coordinate (in pixels) of the processed surface in the output frame buffer.</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a181b7683fc8e52079a2d5a633e1fe366">  414</a></span><span class="preprocessor">#define PDMA_OUT_PS_ULC_X_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a60cacb8abc5152cebdc56d87ac099ebb">  415</a></span><span class="preprocessor">#define PDMA_OUT_PS_ULC_X_SHIFT (0U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad08c2d566e61c26363cf33ca70d83b3c">  416</a></span><span class="preprocessor">#define PDMA_OUT_PS_ULC_X_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_PS_ULC_X_SHIFT) &amp; PDMA_OUT_PS_ULC_X_MASK)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aba30f446d380f3c026ff33874e0bc721">  417</a></span><span class="preprocessor">#define PDMA_OUT_PS_ULC_X_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_PS_ULC_X_MASK) &gt;&gt; PDMA_OUT_PS_ULC_X_SHIFT)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/* Bitfield definition for register of struct array OUT_PS: LRC */</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/*</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * Y (RW)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> *</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * This field indicates the lower right Y-coordinate (in pixels) of the processed surface in the output frame buffer.</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a10bb581628c459c6c05738ef874e8a6b">  425</a></span><span class="preprocessor">#define PDMA_OUT_PS_LRC_Y_MASK (0x3FFF0000UL)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a6a40e500de0696eafd60ab69bf6e4b5c">  426</a></span><span class="preprocessor">#define PDMA_OUT_PS_LRC_Y_SHIFT (16U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ade7dd38e64dfdfa16f52c51e835a5aca">  427</a></span><span class="preprocessor">#define PDMA_OUT_PS_LRC_Y_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_PS_LRC_Y_SHIFT) &amp; PDMA_OUT_PS_LRC_Y_MASK)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a60086dd5b2eaff04d546777f2ce27751">  428</a></span><span class="preprocessor">#define PDMA_OUT_PS_LRC_Y_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_PS_LRC_Y_MASK) &gt;&gt; PDMA_OUT_PS_LRC_Y_SHIFT)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">/*</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * X (RW)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> *</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * This field indicates the lower right X-coordinate (in pixels) of the processed surface in the output frame buffer.</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af46ea20d0cbfcaa4837185407bb1dc1f">  435</a></span><span class="preprocessor">#define PDMA_OUT_PS_LRC_X_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#abc5f9083fbecec856d19f747ec70e18b">  436</a></span><span class="preprocessor">#define PDMA_OUT_PS_LRC_X_SHIFT (0U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3d27a854fc617075a3cc886bee0287f4">  437</a></span><span class="preprocessor">#define PDMA_OUT_PS_LRC_X_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_OUT_PS_LRC_X_SHIFT) &amp; PDMA_OUT_PS_LRC_X_MASK)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a2568a322cbc324e0030c90132685708a">  438</a></span><span class="preprocessor">#define PDMA_OUT_PS_LRC_X_GET(x) (((uint32_t)(x) &amp; PDMA_OUT_PS_LRC_X_MASK) &gt;&gt; PDMA_OUT_PS_LRC_X_SHIFT)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/* Bitfield definition for register of struct array PS: CTRL */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/*</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * PL_ONLY_BLENDOP (RW)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> *</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * 1: For those pixels that are this plane-only, use the colcor values and alpha values directly as blender output for un-normalized outputs configurations.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * 0: For those pixels that are this plane-only, the operations are determined by other operation configurations.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4755232310c45ba0dbce69a37e085858">  447</a></span><span class="preprocessor">#define PDMA_PS_CTRL_PL_ONLY_BLENDOP_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a5dfd0cbc4af6ed2f2c22b17180242718">  448</a></span><span class="preprocessor">#define PDMA_PS_CTRL_PL_ONLY_BLENDOP_SHIFT (24U)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa4a8acb10899815d5471e68ffeb5cabb">  449</a></span><span class="preprocessor">#define PDMA_PS_CTRL_PL_ONLY_BLENDOP_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_PL_ONLY_BLENDOP_SHIFT) &amp; PDMA_PS_CTRL_PL_ONLY_BLENDOP_MASK)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a558640fe85025694de90ec200902263a">  450</a></span><span class="preprocessor">#define PDMA_PS_CTRL_PL_ONLY_BLENDOP_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_PL_ONLY_BLENDOP_MASK) &gt;&gt; PDMA_PS_CTRL_PL_ONLY_BLENDOP_SHIFT)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/*</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * INB13_SWAP (RW)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> *</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * Swap bit[31:24] and bit [15:8] before pack_dir operation.</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aac990077adf0a989c87cfaf93db03fb9">  457</a></span><span class="preprocessor">#define PDMA_PS_CTRL_INB13_SWAP_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a2f535a4b1bd00454c576a16dd1d1c33d">  458</a></span><span class="preprocessor">#define PDMA_PS_CTRL_INB13_SWAP_SHIFT (20U)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a246a07d15d033569606cf7c6396820a3">  459</a></span><span class="preprocessor">#define PDMA_PS_CTRL_INB13_SWAP_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_INB13_SWAP_SHIFT) &amp; PDMA_PS_CTRL_INB13_SWAP_MASK)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a66015c99ad4247d7da9eb7ab2a1452ce">  460</a></span><span class="preprocessor">#define PDMA_PS_CTRL_INB13_SWAP_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_INB13_SWAP_MASK) &gt;&gt; PDMA_PS_CTRL_INB13_SWAP_SHIFT)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/*</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * PACK_DIR (RW)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> *</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> * Decide the byte sequence of the 32-bit word {A3, A2, A1, A0}. The bit sequence ina byte is not changed.</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> * 2&#39;b00: no change {A3, A2, A1, A0}</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * 2&#39;b01: {A2, A3, A0, A1}</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * 2&#39;b10: {A1, A0, A3, A2}</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * 2&#39;b11: {A0, A1, A2, A3}</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> */</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a126d19a5bcf55a3a90fff00297084569">  471</a></span><span class="preprocessor">#define PDMA_PS_CTRL_PACK_DIR_MASK (0xC0000UL)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab10569c9926b9aa8328cf619f45d5e4a">  472</a></span><span class="preprocessor">#define PDMA_PS_CTRL_PACK_DIR_SHIFT (18U)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a39df946fb79bc2325a97f56452a11bd9">  473</a></span><span class="preprocessor">#define PDMA_PS_CTRL_PACK_DIR_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_PACK_DIR_SHIFT) &amp; PDMA_PS_CTRL_PACK_DIR_MASK)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a9cbb37959a5e7ae264ca37bd0a9b8892">  474</a></span><span class="preprocessor">#define PDMA_PS_CTRL_PACK_DIR_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_PACK_DIR_MASK) &gt;&gt; PDMA_PS_CTRL_PACK_DIR_SHIFT)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">/*</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> * BKGCL4CLR (RW)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> *</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * Enable to use background color for clear area</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa26533bf11098a1c59f82f211b824b66">  481</a></span><span class="preprocessor">#define PDMA_PS_CTRL_BKGCL4CLR_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a9403b885cfdf286a087338e010c60acd">  482</a></span><span class="preprocessor">#define PDMA_PS_CTRL_BKGCL4CLR_SHIFT (17U)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a63616b7d51b4a3746ff1d8cb23ff5ba0">  483</a></span><span class="preprocessor">#define PDMA_PS_CTRL_BKGCL4CLR_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_BKGCL4CLR_SHIFT) &amp; PDMA_PS_CTRL_BKGCL4CLR_MASK)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a6a2119fcbec4a07945ad4de1258d287c">  484</a></span><span class="preprocessor">#define PDMA_PS_CTRL_BKGCL4CLR_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_BKGCL4CLR_MASK) &gt;&gt; PDMA_PS_CTRL_BKGCL4CLR_SHIFT)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/*</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * YCBCR_MODE (RW)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> *</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * YCbCr mode or YUV mode</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> */</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4e77ad9df3a6983d1126a51ed07572f3">  491</a></span><span class="preprocessor">#define PDMA_PS_CTRL_YCBCR_MODE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aedd856360f11c1ab3f26ed23f481b217">  492</a></span><span class="preprocessor">#define PDMA_PS_CTRL_YCBCR_MODE_SHIFT (16U)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a395859d7c682afa87b475141175d0a2a">  493</a></span><span class="preprocessor">#define PDMA_PS_CTRL_YCBCR_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_YCBCR_MODE_SHIFT) &amp; PDMA_PS_CTRL_YCBCR_MODE_MASK)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aae04d86fc228f47b653d442ee4d871ff">  494</a></span><span class="preprocessor">#define PDMA_PS_CTRL_YCBCR_MODE_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_YCBCR_MODE_MASK) &gt;&gt; PDMA_PS_CTRL_YCBCR_MODE_SHIFT)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">/*</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * BYPASS (RW)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> *</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * Asserted to bypass the CSC stage</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a38fb0e17728de2a4d876170f8a67dfcb">  501</a></span><span class="preprocessor">#define PDMA_PS_CTRL_BYPASS_MASK (0x8000U)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a8ff8cb845b9251aeaa1f9e4f546098fe">  502</a></span><span class="preprocessor">#define PDMA_PS_CTRL_BYPASS_SHIFT (15U)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aaf83478fe00eba0c5c3e083397beeb22">  503</a></span><span class="preprocessor">#define PDMA_PS_CTRL_BYPASS_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_BYPASS_SHIFT) &amp; PDMA_PS_CTRL_BYPASS_MASK)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aaea55b7636589e3f1a0d5e3805dd0774">  504</a></span><span class="preprocessor">#define PDMA_PS_CTRL_BYPASS_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_BYPASS_MASK) &gt;&gt; PDMA_PS_CTRL_BYPASS_SHIFT)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">/*</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * VFLIP (RW)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> *</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * Indicates that the input should be flipped vertically (effect applied before rotation).</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#afc5e5e8edcd56ce9b017d46e2927993b">  511</a></span><span class="preprocessor">#define PDMA_PS_CTRL_VFLIP_MASK (0x4000U)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ac91978786997c47045a3ab9fcd6f0c69">  512</a></span><span class="preprocessor">#define PDMA_PS_CTRL_VFLIP_SHIFT (14U)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a85498698d1e7a46331e031555c19fa4c">  513</a></span><span class="preprocessor">#define PDMA_PS_CTRL_VFLIP_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_VFLIP_SHIFT) &amp; PDMA_PS_CTRL_VFLIP_MASK)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a0093b6a18be6118b8eaf7192b9227673">  514</a></span><span class="preprocessor">#define PDMA_PS_CTRL_VFLIP_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_VFLIP_MASK) &gt;&gt; PDMA_PS_CTRL_VFLIP_SHIFT)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">/*</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> * HFLIP (RW)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> *</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> * Indicates that the input should be flipped horizontally (effect applied before rotation).</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> */</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af697bcb378b7eaffc283e630425d3c7c">  521</a></span><span class="preprocessor">#define PDMA_PS_CTRL_HFLIP_MASK (0x2000U)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a2fdec46e433719e1925964a354f07bb9">  522</a></span><span class="preprocessor">#define PDMA_PS_CTRL_HFLIP_SHIFT (13U)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a6bb1c1442d6c404ff13be5e25c6d167b">  523</a></span><span class="preprocessor">#define PDMA_PS_CTRL_HFLIP_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_HFLIP_SHIFT) &amp; PDMA_PS_CTRL_HFLIP_MASK)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#adea2e41ea0eb71e13e78953ad25f95e9">  524</a></span><span class="preprocessor">#define PDMA_PS_CTRL_HFLIP_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_HFLIP_MASK) &gt;&gt; PDMA_PS_CTRL_HFLIP_SHIFT)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">/*</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> * ROTATE (RW)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> *</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * Indicates the clockwise rotation to be applied at the input buffer. The rotation effect is defined as occurring</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * after the FLIP_X and FLIP_Y permutation.</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * 0x0 ROT_0</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * 0x1 ROT_90</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * 0x2 ROT_180</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * 0x3 ROT_270</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a230859e62647ac6d7788761d664531c4">  536</a></span><span class="preprocessor">#define PDMA_PS_CTRL_ROTATE_MASK (0x1800U)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ade80f1e66041b51652df5e85ca262c1b">  537</a></span><span class="preprocessor">#define PDMA_PS_CTRL_ROTATE_SHIFT (11U)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a0c1b965bb923599917278379f78f8f52">  538</a></span><span class="preprocessor">#define PDMA_PS_CTRL_ROTATE_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_ROTATE_SHIFT) &amp; PDMA_PS_CTRL_ROTATE_MASK)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab8d7a3964b58eb54cbbf2543a0428422">  539</a></span><span class="preprocessor">#define PDMA_PS_CTRL_ROTATE_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_ROTATE_MASK) &gt;&gt; PDMA_PS_CTRL_ROTATE_SHIFT)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/*</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * DECY (RW)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> *</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * Verticle pre decimation filter control.</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * 0x0 DISABLE - Disable pre-decimation filter.</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> * 0x1 DECY2  - Decimate PS by 2.</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * 0x2 DECY4 - Decimate PS by 4.</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> * 0x3 DECY8 - Decimate PS by 8.</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> */</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a7019d7715197793d993fe1afce7ef814">  550</a></span><span class="preprocessor">#define PDMA_PS_CTRL_DECY_MASK (0x600U)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af0fc68bacb5641aaa755a00c86f310f8">  551</a></span><span class="preprocessor">#define PDMA_PS_CTRL_DECY_SHIFT (9U)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a6923ce6c2d3c973c09923048efb8205e">  552</a></span><span class="preprocessor">#define PDMA_PS_CTRL_DECY_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_DECY_SHIFT) &amp; PDMA_PS_CTRL_DECY_MASK)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#abda00b0f2afaa7b9ce0d1a871822a26b">  553</a></span><span class="preprocessor">#define PDMA_PS_CTRL_DECY_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_DECY_MASK) &gt;&gt; PDMA_PS_CTRL_DECY_SHIFT)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/*</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * DECX (RW)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> *</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * Horizontal pre decimation filter control.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> * 0x0 DISABLE - Disable pre-decimation filter.</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * 0x1 DECX2 - Decimate PS by 2.</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> * 0x2 DECX4 - Decimate PS by 4.</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * 0x3 DECX8 - Decimate PS by 8.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a1f60f738b3eae1e20306f986b6b53b0b">  564</a></span><span class="preprocessor">#define PDMA_PS_CTRL_DECX_MASK (0x180U)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#abade0fdb988b5130d8f970151e4bc25d">  565</a></span><span class="preprocessor">#define PDMA_PS_CTRL_DECX_SHIFT (7U)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a87dbb05c5c3c9a23cc975cafb6695847">  566</a></span><span class="preprocessor">#define PDMA_PS_CTRL_DECX_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_DECX_SHIFT) &amp; PDMA_PS_CTRL_DECX_MASK)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#abecf244607ab174812e981b322ed84f3">  567</a></span><span class="preprocessor">#define PDMA_PS_CTRL_DECX_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_DECX_MASK) &gt;&gt; PDMA_PS_CTRL_DECX_SHIFT)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">/*</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * HW_BYTE_SWAP (RW)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> *</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * Swap bytes in half-words. For each 16 bit half-word, the two bytes will be swapped.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> */</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a639288c9f11f0463a9a2476e2aade30d">  574</a></span><span class="preprocessor">#define PDMA_PS_CTRL_HW_BYTE_SWAP_MASK (0x40U)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aea524cdc66d9b34d60576486c107fe8c">  575</a></span><span class="preprocessor">#define PDMA_PS_CTRL_HW_BYTE_SWAP_SHIFT (6U)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab182ee9b09a6d04a548a737c2b027a50">  576</a></span><span class="preprocessor">#define PDMA_PS_CTRL_HW_BYTE_SWAP_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_HW_BYTE_SWAP_SHIFT) &amp; PDMA_PS_CTRL_HW_BYTE_SWAP_MASK)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a7890127adc9a840013d1dba908bd7333">  577</a></span><span class="preprocessor">#define PDMA_PS_CTRL_HW_BYTE_SWAP_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_HW_BYTE_SWAP_MASK) &gt;&gt; PDMA_PS_CTRL_HW_BYTE_SWAP_SHIFT)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">/*</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * FORMAT (RW)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> *</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * PS buffer format. To select between YUV and YCbCr formats, see bit 16 of this register.</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * 0x0 ARGB888 - 32-bit pixels, byte sequence as B,G,R,A</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * 0xE RGB565 - 16-bit pixels, byte sequence as B,R</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * 0x13 YUYV1P422 - 16-bit pixels (1-plane byte sequence Y0,U0,Y1,V0 interleaved bytes)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a26b8dbc365c7693dbf7f2a502fda2e3f">  587</a></span><span class="preprocessor">#define PDMA_PS_CTRL_FORMAT_MASK (0x3FU)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a134fcb1754d5aa39f283e76c74e80d3d">  588</a></span><span class="preprocessor">#define PDMA_PS_CTRL_FORMAT_SHIFT (0U)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3ce205d2b1d860f986c75cbcee19354a">  589</a></span><span class="preprocessor">#define PDMA_PS_CTRL_FORMAT_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CTRL_FORMAT_SHIFT) &amp; PDMA_PS_CTRL_FORMAT_MASK)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a55631661a50e616df6a6532f5bf806a9">  590</a></span><span class="preprocessor">#define PDMA_PS_CTRL_FORMAT_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CTRL_FORMAT_MASK) &gt;&gt; PDMA_PS_CTRL_FORMAT_SHIFT)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/* Bitfield definition for register of struct array PS: BUF */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">/*</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> * ADDR (RW)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> *</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> * Address pointer for the PS RGB or Y (luma) input buffer.</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab377bc3d77c210c18fbb413275329519">  598</a></span><span class="preprocessor">#define PDMA_PS_BUF_ADDR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a26920fa74322990707a3a0e28789445b">  599</a></span><span class="preprocessor">#define PDMA_PS_BUF_ADDR_SHIFT (0U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a0700f6d3e4f746758f38e661d4cfd898">  600</a></span><span class="preprocessor">#define PDMA_PS_BUF_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_BUF_ADDR_SHIFT) &amp; PDMA_PS_BUF_ADDR_MASK)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a1a6cc59f89764f92920661d8f7ca452a">  601</a></span><span class="preprocessor">#define PDMA_PS_BUF_ADDR_GET(x) (((uint32_t)(x) &amp; PDMA_PS_BUF_ADDR_MASK) &gt;&gt; PDMA_PS_BUF_ADDR_SHIFT)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">/* Bitfield definition for register of struct array PS: PITCH */</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/*</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * BYTELEN (RW)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> *</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * Indicates the number of bytes in memory between two vertically adjacent pixels.</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a8ec0df1a63f6931f703cb5e8cb707eed">  609</a></span><span class="preprocessor">#define PDMA_PS_PITCH_BYTELEN_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a52faae15b5ed73831c32d36b360724fb">  610</a></span><span class="preprocessor">#define PDMA_PS_PITCH_BYTELEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a1f56dc58f5649180e19f6b86ad6922df">  611</a></span><span class="preprocessor">#define PDMA_PS_PITCH_BYTELEN_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_PITCH_BYTELEN_SHIFT) &amp; PDMA_PS_PITCH_BYTELEN_MASK)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#adb1ad0fe920a8eccaa5ebe2c9bfdf768">  612</a></span><span class="preprocessor">#define PDMA_PS_PITCH_BYTELEN_GET(x) (((uint32_t)(x) &amp; PDMA_PS_PITCH_BYTELEN_MASK) &gt;&gt; PDMA_PS_PITCH_BYTELEN_SHIFT)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">/* Bitfield definition for register of struct array PS: BKGD */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/*</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> * COLOR (RW)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> *</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> * Background color (in 32bpp format) for any pixels not within the scaled range of the picture, but within the buffer range specified by the PS ULC/LRC. The top 8-bit is the alpha channel.</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa3517127214ee518b16995822d6455aa">  620</a></span><span class="preprocessor">#define PDMA_PS_BKGD_COLOR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad7a25c9f9dd1f90690d15c900f88b123">  621</a></span><span class="preprocessor">#define PDMA_PS_BKGD_COLOR_SHIFT (0U)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab3956cda46fd29d5aee608144960dc06">  622</a></span><span class="preprocessor">#define PDMA_PS_BKGD_COLOR_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_BKGD_COLOR_SHIFT) &amp; PDMA_PS_BKGD_COLOR_MASK)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad0a7fb60cb5ae0c23430042ae8e4c41e">  623</a></span><span class="preprocessor">#define PDMA_PS_BKGD_COLOR_GET(x) (((uint32_t)(x) &amp; PDMA_PS_BKGD_COLOR_MASK) &gt;&gt; PDMA_PS_BKGD_COLOR_SHIFT)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">/* Bitfield definition for register of struct array PS: SCALE */</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">/*</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * Y (RW)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> *</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * This is a two bit integer and 12 bit fractional representation (##.####_####_####) of the X scaling factor for the PS source buffer. The maximum value programmed should be 2 since scaling down by a factor greater than 2 is not supported with the bilinear filter. Decimation and the bilinear filter should be used together to achieve scaling by more than a factor of 2.</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab4388e4b896a9e834d14c49cece594e6">  631</a></span><span class="preprocessor">#define PDMA_PS_SCALE_Y_MASK (0x7FFF0000UL)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ac4e389060c2389d1fcd1c68faf5f33f7">  632</a></span><span class="preprocessor">#define PDMA_PS_SCALE_Y_SHIFT (16U)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a9f407b0bc5941642cc2500c9183d7bc9">  633</a></span><span class="preprocessor">#define PDMA_PS_SCALE_Y_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_SCALE_Y_SHIFT) &amp; PDMA_PS_SCALE_Y_MASK)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4bee1063891cf256a637e3107955eb05">  634</a></span><span class="preprocessor">#define PDMA_PS_SCALE_Y_GET(x) (((uint32_t)(x) &amp; PDMA_PS_SCALE_Y_MASK) &gt;&gt; PDMA_PS_SCALE_Y_SHIFT)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">/*</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * X (RW)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> *</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> * This is a two bit integer and 12 bit fractional representation (##.####_####_####) of the Y scaling factor for the PS source buffer. The maximum value programmed should be 2 since scaling down by a factor greater than 2 is not supported with the bilinear filter. Decimation and the bilinear filter should be used together to achieve scaling by more than a factor of 2.</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a006a9e9c601c4d5db605b208b5c3a27e">  641</a></span><span class="preprocessor">#define PDMA_PS_SCALE_X_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a92691b0c493c2eaa4cb5f0bdd077722d">  642</a></span><span class="preprocessor">#define PDMA_PS_SCALE_X_SHIFT (0U)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa720b1373271fdb7571593b78b6a2d12">  643</a></span><span class="preprocessor">#define PDMA_PS_SCALE_X_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_SCALE_X_SHIFT) &amp; PDMA_PS_SCALE_X_MASK)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a8c9b833133ba7e589379d991cf456bbb">  644</a></span><span class="preprocessor">#define PDMA_PS_SCALE_X_GET(x) (((uint32_t)(x) &amp; PDMA_PS_SCALE_X_MASK) &gt;&gt; PDMA_PS_SCALE_X_SHIFT)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">/* Bitfield definition for register of struct array PS: OFFSET */</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">/*</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * Y (RW)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> *</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * This is a 12 bit fractional representation (0.####_####_####) of the Y scaling offset. This represents a fixed pixel offset which gets added to the scaled address to determine source data for the scaling engine.</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> * It is applied after the decimation filter stage, and before the bilinear filter stage.</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> */</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#adc1f6454339345e4a7f098b87cccce10">  653</a></span><span class="preprocessor">#define PDMA_PS_OFFSET_Y_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a74272481754f7a800fd9551bb37540e3">  654</a></span><span class="preprocessor">#define PDMA_PS_OFFSET_Y_SHIFT (16U)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#affb0c1c5ac6e3ee836fe46ebc66a2030">  655</a></span><span class="preprocessor">#define PDMA_PS_OFFSET_Y_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_OFFSET_Y_SHIFT) &amp; PDMA_PS_OFFSET_Y_MASK)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a6bd758566083987310391f1789dc45cc">  656</a></span><span class="preprocessor">#define PDMA_PS_OFFSET_Y_GET(x) (((uint32_t)(x) &amp; PDMA_PS_OFFSET_Y_MASK) &gt;&gt; PDMA_PS_OFFSET_Y_SHIFT)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">/*</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * X (RW)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> *</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> * This is a 12 bit fractional representation (0.####_####_####) of the X scaling offset. This represents a fixed pixel offset which gets added to the scaled address to determine source data for the scaling engine.</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> * It is applied after the decimation filter stage, and before the bilinear filter stage.</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a685d54160b7d6ba8e41d0a01b6b5338f">  664</a></span><span class="preprocessor">#define PDMA_PS_OFFSET_X_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4dde31359341e9b40d49c5b8f509a5ff">  665</a></span><span class="preprocessor">#define PDMA_PS_OFFSET_X_SHIFT (0U)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a192b9e65399689a214a7150ef3b45bde">  666</a></span><span class="preprocessor">#define PDMA_PS_OFFSET_X_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_OFFSET_X_SHIFT) &amp; PDMA_PS_OFFSET_X_MASK)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a96dc6002c0f24f000b7e0bef2b8e41d9">  667</a></span><span class="preprocessor">#define PDMA_PS_OFFSET_X_GET(x) (((uint32_t)(x) &amp; PDMA_PS_OFFSET_X_MASK) &gt;&gt; PDMA_PS_OFFSET_X_SHIFT)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">/* Bitfield definition for register of struct array PS: CLRKEY_LOW */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">/*</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * LIMIT (RW)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> *</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * Low range of color key applied to PS buffer. To disable PS colorkeying, set the low colorkey to 0xFFFFFF and the high colorkey to 0x000000.</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> */</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af8515e0b5692bfa370eeff3bafb42aaf">  675</a></span><span class="preprocessor">#define PDMA_PS_CLRKEY_LOW_LIMIT_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a981cca8ca76f75f99ce6ac9e7019df0b">  676</a></span><span class="preprocessor">#define PDMA_PS_CLRKEY_LOW_LIMIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4ff54f5d8a50b2c756cf7eec825522a9">  677</a></span><span class="preprocessor">#define PDMA_PS_CLRKEY_LOW_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CLRKEY_LOW_LIMIT_SHIFT) &amp; PDMA_PS_CLRKEY_LOW_LIMIT_MASK)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af3349ec0de71ff9c3a2137f2e53e0e02">  678</a></span><span class="preprocessor">#define PDMA_PS_CLRKEY_LOW_LIMIT_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CLRKEY_LOW_LIMIT_MASK) &gt;&gt; PDMA_PS_CLRKEY_LOW_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">/* Bitfield definition for register of struct array PS: CLRKEY_HIGH */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">/*</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> * LIMIT (RW)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> *</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> * High range of color key applied to PS buffer. To disable PS colorkeying, set the low colorkey to 0xFFFFFF and the high colorkey to 0x000000</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> */</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#afd4fa80f4c506378ac230188f9bacac1">  686</a></span><span class="preprocessor">#define PDMA_PS_CLRKEY_HIGH_LIMIT_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a876decac18d8bd7f2887af62986b27c3">  687</a></span><span class="preprocessor">#define PDMA_PS_CLRKEY_HIGH_LIMIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a86b6c13b0f7b264ff7b5f5c28bb5b42a">  688</a></span><span class="preprocessor">#define PDMA_PS_CLRKEY_HIGH_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_CLRKEY_HIGH_LIMIT_SHIFT) &amp; PDMA_PS_CLRKEY_HIGH_LIMIT_MASK)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a5fa96b715213da917aa7638c5b715dc3">  689</a></span><span class="preprocessor">#define PDMA_PS_CLRKEY_HIGH_LIMIT_GET(x) (((uint32_t)(x) &amp; PDMA_PS_CLRKEY_HIGH_LIMIT_MASK) &gt;&gt; PDMA_PS_CLRKEY_HIGH_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/* Bitfield definition for register of struct array PS: ORG */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">/*</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * HIGHT (RW)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> *</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * The number of vertical pixels of the original frame (not -1)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a7d57dea847ccecc1bda9a11acef92b9d">  697</a></span><span class="preprocessor">#define PDMA_PS_ORG_HIGHT_MASK (0x3FFF0000UL)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a11f6c25a60523e1aa32101a8aaafcc66">  698</a></span><span class="preprocessor">#define PDMA_PS_ORG_HIGHT_SHIFT (16U)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#acf1f51e528f421ea6e85f384c243e9b7">  699</a></span><span class="preprocessor">#define PDMA_PS_ORG_HIGHT_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_ORG_HIGHT_SHIFT) &amp; PDMA_PS_ORG_HIGHT_MASK)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a73f30ca572e53282f658864e41dc5f4d">  700</a></span><span class="preprocessor">#define PDMA_PS_ORG_HIGHT_GET(x) (((uint32_t)(x) &amp; PDMA_PS_ORG_HIGHT_MASK) &gt;&gt; PDMA_PS_ORG_HIGHT_SHIFT)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">/*</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * WIDTH (RW)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> *</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> * The number of horizontal pixels of the original frame (not -1)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae6980be97e1e2b818b37680f5fba6650">  707</a></span><span class="preprocessor">#define PDMA_PS_ORG_WIDTH_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a536d9b090cfe8c097e34ae888e1bc5ed">  708</a></span><span class="preprocessor">#define PDMA_PS_ORG_WIDTH_SHIFT (0U)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af5a696191d81e39a760f48897dcc47b4">  709</a></span><span class="preprocessor">#define PDMA_PS_ORG_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_PS_ORG_WIDTH_SHIFT) &amp; PDMA_PS_ORG_WIDTH_MASK)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a55d80690a1cf227a32c9d20d36c3c6e7">  710</a></span><span class="preprocessor">#define PDMA_PS_ORG_WIDTH_GET(x) (((uint32_t)(x) &amp; PDMA_PS_ORG_WIDTH_MASK) &gt;&gt; PDMA_PS_ORG_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">/* Bitfield definition for register: YUV2RGB_COEF0 */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">/*</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * C0 (RW)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> *</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * Two&#39;s compliment Y multiplier coefficient C0. YUV=0x100 (1.000) YCbCr=0x12A (1.164)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a5a9ea9f46a42a02b9123aed679740682">  718</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_C0_MASK (0x1FFC0000UL)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aeb9e553ffeb486376f48bdddbb7eca44">  719</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_C0_SHIFT (18U)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a50b242678e955681a6ff380f3063c55d">  720</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_C0_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_YUV2RGB_COEF0_C0_SHIFT) &amp; PDMA_YUV2RGB_COEF0_C0_MASK)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab5d9cc9fa69956f5f7c4a2353dc4e515">  721</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_C0_GET(x) (((uint32_t)(x) &amp; PDMA_YUV2RGB_COEF0_C0_MASK) &gt;&gt; PDMA_YUV2RGB_COEF0_C0_SHIFT)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">/*</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> * UV_OFFSET (RW)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> *</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * Two&#39;s compliment phase offset implicit for CbCr data UV_OFFSET. Generally used for YCbCr to RGB conversion.</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * YCbCr=0x180, YUV=0x000 (typically -128 or 0x180 to indicate normalized -0.5 to 0.5 range).</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae51697717732a48d2cefefc497cf5885">  729</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_UV_OFFSET_MASK (0x3FE00UL)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4ec1fae1a2856c71a7261e3757a73fe9">  730</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_UV_OFFSET_SHIFT (9U)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a75414883ad0724dba655fa4249ee26a7">  731</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_UV_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_YUV2RGB_COEF0_UV_OFFSET_SHIFT) &amp; PDMA_YUV2RGB_COEF0_UV_OFFSET_MASK)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a23ae8ad692a5b790fea8ab7b57c5b561">  732</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_UV_OFFSET_GET(x) (((uint32_t)(x) &amp; PDMA_YUV2RGB_COEF0_UV_OFFSET_MASK) &gt;&gt; PDMA_YUV2RGB_COEF0_UV_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/*</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * Y_OFFSET (RW)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> *</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * Two&#39;s compliment amplitude offset implicit in the Y data Y_OFFSET. For YUV, this is typically 0 and for YCbCr, this is</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * typically -16 (0x1F0).</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae0f5463f5d3b00cbdd7b6bd8e9fedb87">  740</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_Y_OFFSET_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a54d436a0722bc5b23a3f5478523cd96f">  741</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_Y_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a2f5f1177f6f3aa0aa99574d82b0717ff">  742</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_Y_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_YUV2RGB_COEF0_Y_OFFSET_SHIFT) &amp; PDMA_YUV2RGB_COEF0_Y_OFFSET_MASK)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a9a8c62b022826b7413798cdd53cd6aa0">  743</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF0_Y_OFFSET_GET(x) (((uint32_t)(x) &amp; PDMA_YUV2RGB_COEF0_Y_OFFSET_MASK) &gt;&gt; PDMA_YUV2RGB_COEF0_Y_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">/* Bitfield definition for register: YUV2RGB_COEF1 */</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">/*</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> * C1 (RW)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> *</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> * Two&#39;s compliment Red V/Cr multiplier coefficient C1. YUV=0x123 (1.140) YCbCr=0x198 (1.596).</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> */</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a309b730f74d3f71ecbaff34359859392">  751</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF1_C1_MASK (0x7FF0000UL)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aebf0e9ce2c897e599753832d2c791819">  752</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF1_C1_SHIFT (16U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af4a2949590b43df9e1ff982539dc5e25">  753</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF1_C1_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_YUV2RGB_COEF1_C1_SHIFT) &amp; PDMA_YUV2RGB_COEF1_C1_MASK)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a12127dcf3bfd00a3214d0ba346bffc1b">  754</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF1_C1_GET(x) (((uint32_t)(x) &amp; PDMA_YUV2RGB_COEF1_C1_MASK) &gt;&gt; PDMA_YUV2RGB_COEF1_C1_SHIFT)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">/*</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> * C4 (RW)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> *</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> * Two&#39;s compliment Blue U/Cb multiplier coefficient C4. YUV=0x208 (2.032) YCbCr=0x204 (2.017).</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> */</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a12c415662cd61702ab4a5a0bcd75f532">  761</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF1_C4_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af5048e1e65b3c4e572563138601ac430">  762</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF1_C4_SHIFT (0U)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a071a7c6b5d73f94106aff27bf4526b0b">  763</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF1_C4_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_YUV2RGB_COEF1_C4_SHIFT) &amp; PDMA_YUV2RGB_COEF1_C4_MASK)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aed51670301e56a7d4ea2a5149f7c5ae1">  764</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF1_C4_GET(x) (((uint32_t)(x) &amp; PDMA_YUV2RGB_COEF1_C4_MASK) &gt;&gt; PDMA_YUV2RGB_COEF1_C4_SHIFT)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span> </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">/* Bitfield definition for register: YUV2RGB_COEF2 */</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">/*</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> * C2 (RW)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> *</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> * Two&#39;s compliment Green V/Cr multiplier coefficient C2. YUV=0x76B (-0.581) YCbCr=0x730 (-0.813).</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> */</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a7236512873ea200a1d586d486e8e3489">  772</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF2_C2_MASK (0x7FF0000UL)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a96b668462c241f33777b9c51be1d84c4">  773</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF2_C2_SHIFT (16U)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a5765c5b9f19ab52a08c53e2dca837dc1">  774</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF2_C2_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_YUV2RGB_COEF2_C2_SHIFT) &amp; PDMA_YUV2RGB_COEF2_C2_MASK)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a84fe331a90606459d892c4e910bb146c">  775</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF2_C2_GET(x) (((uint32_t)(x) &amp; PDMA_YUV2RGB_COEF2_C2_MASK) &gt;&gt; PDMA_YUV2RGB_COEF2_C2_SHIFT)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">/*</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> * C3 (RW)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> *</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> * Two&#39;s compliment Green U/Cb multiplier coefficient C3. YUV=0x79C (-0.394) YCbCr=0x79C (-0.392).</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> */</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a9201241adba499930523c68dd1ed8f40">  782</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF2_C3_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a521ffd116490c0208a23bd7ab34cb870">  783</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF2_C3_SHIFT (0U)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3e6111c5d642f23d330681e9914b1363">  784</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF2_C3_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_YUV2RGB_COEF2_C3_SHIFT) &amp; PDMA_YUV2RGB_COEF2_C3_MASK)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#acd4168a56f013980d72942f9076defea">  785</a></span><span class="preprocessor">#define PDMA_YUV2RGB_COEF2_C3_GET(x) (((uint32_t)(x) &amp; PDMA_YUV2RGB_COEF2_C3_MASK) &gt;&gt; PDMA_YUV2RGB_COEF2_C3_SHIFT)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">/* Bitfield definition for register: RGB2YUV_COEF0 */</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">/*</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> * YCBCR_MODE (RW)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> *</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> * Asserted to use YCrCb mode</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a0dda23b4b0dafea77148825cab2140f2">  793</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_YCBCR_MODE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af63a5b6af101654e92b382bd91b75951">  794</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_YCBCR_MODE_SHIFT (31U)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a82120ba45dacf25aad9e011dc3eb2c46">  795</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_YCBCR_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF0_YCBCR_MODE_SHIFT) &amp; PDMA_RGB2YUV_COEF0_YCBCR_MODE_MASK)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a13f59b7c7c36473ba36ad6ced9f6ee04">  796</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_YCBCR_MODE_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF0_YCBCR_MODE_MASK) &gt;&gt; PDMA_RGB2YUV_COEF0_YCBCR_MODE_SHIFT)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">/*</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> *</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> * Asserted to enable this RGB2YUV CSC stage</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> */</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3dd8c59869734040bc840b5342275a23">  803</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_ENABLE_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af391fef222d6944a327e73f54dca2293">  804</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_ENABLE_SHIFT (30U)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae4b1fa2f12c2d44da15862d05a14fa30">  805</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF0_ENABLE_SHIFT) &amp; PDMA_RGB2YUV_COEF0_ENABLE_MASK)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa260c05d0b74667c73d2e73b9cff8049">  806</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_ENABLE_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF0_ENABLE_MASK) &gt;&gt; PDMA_RGB2YUV_COEF0_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span> </div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">/*</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> * C0 (RW)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> *</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> * CSC parameters C0</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a6eecbaa467f26953ca2aa4efa6fa8798">  813</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_C0_MASK (0x1FFC0000UL)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa59b4efdbb0db2bfb4c666df1e922537">  814</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_C0_SHIFT (18U)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a0d93591f6335d65d61e6d5cea4972cfd">  815</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_C0_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF0_C0_SHIFT) &amp; PDMA_RGB2YUV_COEF0_C0_MASK)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a5871dc358ec4bee4fa656dbc6311759a">  816</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_C0_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF0_C0_MASK) &gt;&gt; PDMA_RGB2YUV_COEF0_C0_SHIFT)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">/*</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> * UV_OFFSET (RW)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> *</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"> * CSC parameters UV_OFFSET</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> */</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a88a04415662335d66315ddfe8e8cd4d2">  823</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_UV_OFFSET_MASK (0x3FE00UL)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a20c1642f5ecfe8c3b04d48118a947a63">  824</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_UV_OFFSET_SHIFT (9U)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#adc06b6255212337001cff8726f4e8e5b">  825</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_UV_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF0_UV_OFFSET_SHIFT) &amp; PDMA_RGB2YUV_COEF0_UV_OFFSET_MASK)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a430f5e00d680fc88d482fbd87e423d03">  826</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_UV_OFFSET_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF0_UV_OFFSET_MASK) &gt;&gt; PDMA_RGB2YUV_COEF0_UV_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">/*</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> * Y_OFFSET (RW)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> *</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> * CSC parameters Y_OFFSET</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> */</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a2a4a65147062a879423b0b81e08c4931">  833</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_Y_OFFSET_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a799e44b420d809e3554a1f7fd05c4808">  834</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_Y_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a00c516ca9e3facf6672e6ff385c48f7b">  835</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_Y_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF0_Y_OFFSET_SHIFT) &amp; PDMA_RGB2YUV_COEF0_Y_OFFSET_MASK)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ac8ca1f23168551712ed74332d58276f0">  836</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF0_Y_OFFSET_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF0_Y_OFFSET_MASK) &gt;&gt; PDMA_RGB2YUV_COEF0_Y_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">/* Bitfield definition for register: RGB2YUV_COEF1 */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">/*</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> * C1 (RW)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> *</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * CSC parameters C1</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> */</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa1260a26d1e999db6bdd1ce4a9d2f61b">  844</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF1_C1_MASK (0x7FF0000UL)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a7d0b90fba5330dbfa80ff5fe7706e95d">  845</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF1_C1_SHIFT (16U)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae7f6c78cb88f5ae6e59b5f265b231591">  846</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF1_C1_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF1_C1_SHIFT) &amp; PDMA_RGB2YUV_COEF1_C1_MASK)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aabcbdee005a41b5bf608a5c915ad80bc">  847</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF1_C1_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF1_C1_MASK) &gt;&gt; PDMA_RGB2YUV_COEF1_C1_SHIFT)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">/*</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> * C4 (RW)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> *</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * CSC parameters C4</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> */</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ac10ed5448fa87916cbc5861510b77c3a">  854</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF1_C4_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a24d4da605c0b1cc00338b75a3ce675fd">  855</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF1_C4_SHIFT (0U)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a9deb4455b1bf8abfe34923583bb4e4b9">  856</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF1_C4_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF1_C4_SHIFT) &amp; PDMA_RGB2YUV_COEF1_C4_MASK)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a24b5cedd16c89d0f1924d241315f7497">  857</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF1_C4_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF1_C4_MASK) &gt;&gt; PDMA_RGB2YUV_COEF1_C4_SHIFT)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">/* Bitfield definition for register: RGB2YUV_COEF2 */</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">/*</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> * C2 (RW)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> *</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> * CSC parameters C2</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ae2b5f7dc62c149dba89c04bbec2638fc">  865</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF2_C2_MASK (0x7FF0000UL)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a2a4e498e4d88b36dfeb1fb982e23a136">  866</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF2_C2_SHIFT (16U)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3f433b40b30c755eab0696e418ffa44a">  867</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF2_C2_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF2_C2_SHIFT) &amp; PDMA_RGB2YUV_COEF2_C2_MASK)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3c0fc9e5700e3c5992d9c0eb15bcc464">  868</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF2_C2_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF2_C2_MASK) &gt;&gt; PDMA_RGB2YUV_COEF2_C2_SHIFT)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">/*</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * C3 (RW)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> *</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * CSC parameters C3</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> */</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aeb7a6171f71f517590c5d3a34f701364">  875</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF2_C3_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a43848d39f7b1dd1d94c2c300adab24cd">  876</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF2_C3_SHIFT (0U)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ab0d05d9a4d69ac06248f61428085505e">  877</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF2_C3_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF2_C3_SHIFT) &amp; PDMA_RGB2YUV_COEF2_C3_MASK)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#abc6cfdbd79c7e1e3dacf2c58c330890d">  878</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF2_C3_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF2_C3_MASK) &gt;&gt; PDMA_RGB2YUV_COEF2_C3_SHIFT)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span> </div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">/* Bitfield definition for register: RGB2YUV_COEF3 */</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">/*</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> * C6 (RW)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> *</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * CSC parameters C6</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> */</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a3b502153dd62b69d3c1a06fb5aa5a873">  886</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF3_C6_MASK (0x7FF0000UL)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a72f70b4e50d693042a76b3cb6ae87229">  887</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF3_C6_SHIFT (16U)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4bc8ea8b239e2f06f70cb299ea22f195">  888</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF3_C6_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF3_C6_SHIFT) &amp; PDMA_RGB2YUV_COEF3_C6_MASK)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a4105beb1df5f3851a78be28eab4a82f9">  889</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF3_C6_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF3_C6_MASK) &gt;&gt; PDMA_RGB2YUV_COEF3_C6_SHIFT)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">/*</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> * C5 (RW)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> *</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * CSC parameters C5</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> */</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a2d96cb5a305bee00cf912b2c859dcf81">  896</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF3_C5_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a0f72512609e1d9232cf8c6aa2f3dd112">  897</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF3_C5_SHIFT (0U)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#acc059b83563e724a8930ba3f207de027">  898</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF3_C5_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF3_C5_SHIFT) &amp; PDMA_RGB2YUV_COEF3_C5_MASK)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a61cbfc2e89912587af466b33ee79e683">  899</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF3_C5_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF3_C5_MASK) &gt;&gt; PDMA_RGB2YUV_COEF3_C5_SHIFT)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">/* Bitfield definition for register: RGB2YUV_COEF4 */</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">/*</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> * C8 (RW)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> *</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * CSC parameters C8</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> */</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aefcc5fbbf048cbc3b951711eab1b4f0d">  907</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF4_C8_MASK (0x7FF0000UL)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a5e833f17f5f3fcb22a23714145c301fe">  908</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF4_C8_SHIFT (16U)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a50fa2dd6c24d4e9f42d60e003f682005">  909</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF4_C8_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF4_C8_SHIFT) &amp; PDMA_RGB2YUV_COEF4_C8_MASK)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a164eed122cabe89e5979a4fa2dd6826a">  910</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF4_C8_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF4_C8_MASK) &gt;&gt; PDMA_RGB2YUV_COEF4_C8_SHIFT)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">/*</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> * C7 (RW)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> *</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> * CSC parameters C7</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> */</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a84acbdfea3823c165f5ad11262c71c8c">  917</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF4_C7_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aa24393f7747805609a44852c574cc0b5">  918</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF4_C7_SHIFT (0U)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#ad6d05162aa89f6ee8cc41647253c4060">  919</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF4_C7_SET(x) (((uint32_t)(x) &lt;&lt; PDMA_RGB2YUV_COEF4_C7_SHIFT) &amp; PDMA_RGB2YUV_COEF4_C7_MASK)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a47ed1688d68c65ade801855d619f7126">  920</a></span><span class="preprocessor">#define PDMA_RGB2YUV_COEF4_C7_GET(x) (((uint32_t)(x) &amp; PDMA_RGB2YUV_COEF4_C7_MASK) &gt;&gt; PDMA_RGB2YUV_COEF4_C7_SHIFT)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">/* OUT_PS register group index macro definition */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a43d4a93403d6d5b80fc3a0c315666840">  925</a></span><span class="preprocessor">#define PDMA_OUT_PS_0 (0UL)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#aed72444bd4744cc2db6052ac3141e787">  926</a></span><span class="preprocessor">#define PDMA_OUT_PS_1 (1UL)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span> </div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">/* PS register group index macro definition */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#a75c77c3ff7fb2e73b810cb2b64928f7c">  929</a></span><span class="preprocessor">#define PDMA_PS_0 (0UL)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pdma__regs_8h.html#af99d58a6d8a31fdac08a696c68babd70">  930</a></span><span class="preprocessor">#define PDMA_PS_1 (1UL)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PDMA_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPDMA__Type_html"><div class="ttname"><a href="structPDMA__Type.html">PDMA_Type</a></div><div class="ttdef"><b>Definition</b> hpm_pdma_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="HPM6800_2ip_2hpm__pdma__regs_8h.html">hpm_pdma_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:01 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
