# SystemVerilog
This repo is for SystemVerilog practice.
