{
    "module": "Module-level comment: The 'pll' module is a wrapper for the 'pll_0002' phase-locked loop component, handling instantaneous PLL configurations. It inputs a reference clock (`refclk`) and a reset signal (`rst`), producing two phase-aligned output clocks (`outclk_0`, `outclk_1`) and a status signal (`locked`). The module directly maps its ports to 'pll_0002', facilitating simple phase synchronization across multiple clock domains."
}