Source Block: hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync_calcor.v@299:312@HdlStmFor
  end
  end
  endgenerate

  generate
  for (n = 0; n <= 15; n = n + 1) begin: g_rx_data
  assign rx_data_0_s[n] = rx_data[((n*32)+15):((n*32)+ 0)];
  assign rx_data_1_s[n] = rx_data[((n*32)+31):((n*32)+16)];
  end
  endgenerate

endmodule

// ***************************************************************************

Diff Content:
- 305   assign rx_data_0_s[n] = rx_data[((n*32)+15):((n*32)+ 0)];
- 306   assign rx_data_1_s[n] = rx_data[((n*32)+31):((n*32)+16)];
+ 306   assign rx_data_0_s[n] = rx_data_0[((n*16)+15):(n*16)];
+ 306   assign rx_data_1_s[n] = rx_data_1[((n*16)+15):(n*16)];

Clone Blocks:
