{"Sourav Das": [0, ["Energy-efficient and robust 3D NoCs with contactless vertical links (Invited paper)", ["Sourav Das", "Srinivasan Gopal", "Deuk Hyoun Heo", "Partha Pratim Pande"], "https://doi.org/10.1109/ICCAD.2017.8501894", "iccad", 2017]], "Srinivasan Gopal": [0, ["Energy-efficient and robust 3D NoCs with contactless vertical links (Invited paper)", ["Sourav Das", "Srinivasan Gopal", "Deuk Hyoun Heo", "Partha Pratim Pande"], "https://doi.org/10.1109/ICCAD.2017.8501894", "iccad", 2017]], "Deuk Hyoun Heo": [0.9999470710754395, ["Energy-efficient and robust 3D NoCs with contactless vertical links (Invited paper)", ["Sourav Das", "Srinivasan Gopal", "Deuk Hyoun Heo", "Partha Pratim Pande"], "https://doi.org/10.1109/ICCAD.2017.8501894", "iccad", 2017]], "Partha Pratim Pande": [0, ["Energy-efficient and robust 3D NoCs with contactless vertical links (Invited paper)", ["Sourav Das", "Srinivasan Gopal", "Deuk Hyoun Heo", "Partha Pratim Pande"], "https://doi.org/10.1109/ICCAD.2017.8501894", "iccad", 2017]], "Krysta M. Svore": [0, ["Keynote addresses: Quantum computing: Revolutionizing computation through quantum mechanics", ["Krysta M. Svore"], "https://doi.org/10.1109/ICCAD.2017.8203750", "iccad", 2017]], "Mohammad Arjomand": [0, ["Leveraging value locality for efficient design of a hybrid cache in multicore processors", ["Mohammad Arjomand", "Amin Jadidi", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/ICCAD.2017.8203753", "iccad", 2017]], "Amin Jadidi": [0, ["Leveraging value locality for efficient design of a hybrid cache in multicore processors", ["Mohammad Arjomand", "Amin Jadidi", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/ICCAD.2017.8203753", "iccad", 2017]], "Mahmut T. Kandemir": [0, ["Leveraging value locality for efficient design of a hybrid cache in multicore processors", ["Mohammad Arjomand", "Amin Jadidi", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/ICCAD.2017.8203753", "iccad", 2017]], "Chita R. Das": [0, ["Leveraging value locality for efficient design of a hybrid cache in multicore processors", ["Mohammad Arjomand", "Amin Jadidi", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/ICCAD.2017.8203753", "iccad", 2017]], "Yun Liang": [0, ["Exploring cache bypassing and partitioning for multi-tasking on GPUs", ["Yun Liang", "Xiuhong Li", "Xiaolong Xie"], "https://doi.org/10.1109/ICCAD.2017.8203754", "iccad", 2017], ["COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", ["Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang", "Bingsheng He"], "https://doi.org/10.1109/ICCAD.2017.8203809", "iccad", 2017], ["A hybrid approach to cache management in heterogeneous CPU-FPGA platforms", ["Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang"], "https://doi.org/10.1109/ICCAD.2017.8203881", "iccad", 2017]], "Xiuhong Li": [0, ["Exploring cache bypassing and partitioning for multi-tasking on GPUs", ["Yun Liang", "Xiuhong Li", "Xiaolong Xie"], "https://doi.org/10.1109/ICCAD.2017.8203754", "iccad", 2017]], "Xiaolong Xie": [0, ["Exploring cache bypassing and partitioning for multi-tasking on GPUs", ["Yun Liang", "Xiuhong Li", "Xiaolong Xie"], "https://doi.org/10.1109/ICCAD.2017.8203754", "iccad", 2017]], "Ming-Chang Yang": [0.0048500841949135065, ["Virtual persistent cache: Remedy the long latency behavior of host-aware shingled magnetic recording drives", ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"], "https://doi.org/10.1109/ICCAD.2017.8203755", "iccad", 2017]], "Yuan-Hao Chang": [1.506132818462902e-07, ["Virtual persistent cache: Remedy the long latency behavior of host-aware shingled magnetic recording drives", ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"], "https://doi.org/10.1109/ICCAD.2017.8203755", "iccad", 2017]], "Fenggang Wu": [0.00014883148469380103, ["Virtual persistent cache: Remedy the long latency behavior of host-aware shingled magnetic recording drives", ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"], "https://doi.org/10.1109/ICCAD.2017.8203755", "iccad", 2017]], "Tei-Wei Kuo": [0, ["Virtual persistent cache: Remedy the long latency behavior of host-aware shingled magnetic recording drives", ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"], "https://doi.org/10.1109/ICCAD.2017.8203755", "iccad", 2017]], "David H. C. Du": [0, ["Virtual persistent cache: Remedy the long latency behavior of host-aware shingled magnetic recording drives", ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"], "https://doi.org/10.1109/ICCAD.2017.8203755", "iccad", 2017]], "Yeseong Kim": [0.9995637834072113, ["ORCHARD: Visual object recognition accelerator based on approximate in-memory processing", ["Yeseong Kim", "Mohsen Imani", "Tajana Rosing"], "https://doi.org/10.1109/ICCAD.2017.8203756", "iccad", 2017], ["P4: Phase-based power/performance prediction of heterogeneous systems via neural networks", ["Yeseong Kim", "Pietro Mercati", "Ankit More", "Emily Shriver", "Tajana Rosing"], "https://doi.org/10.1109/ICCAD.2017.8203843", "iccad", 2017]], "Mohsen Imani": [0, ["ORCHARD: Visual object recognition accelerator based on approximate in-memory processing", ["Yeseong Kim", "Mohsen Imani", "Tajana Rosing"], "https://doi.org/10.1109/ICCAD.2017.8203756", "iccad", 2017]], "Tajana Rosing": [0, ["ORCHARD: Visual object recognition accelerator based on approximate in-memory processing", ["Yeseong Kim", "Mohsen Imani", "Tajana Rosing"], "https://doi.org/10.1109/ICCAD.2017.8203756", "iccad", 2017], ["P4: Phase-based power/performance prediction of heterogeneous systems via neural networks", ["Yeseong Kim", "Pietro Mercati", "Ankit More", "Emily Shriver", "Tajana Rosing"], "https://doi.org/10.1109/ICCAD.2017.8203843", "iccad", 2017]], "Mohamed El Massad": [0, ["Reverse engineering camouflaged sequential circuits without scan access", ["Mohamed El Massad", "Siddharth Garg", "Mahesh Tripunitara"], "https://doi.org/10.1109/ICCAD.2017.8203757", "iccad", 2017]], "Siddharth Garg": [0, ["Reverse engineering camouflaged sequential circuits without scan access", ["Mohamed El Massad", "Siddharth Garg", "Mahesh Tripunitara"], "https://doi.org/10.1109/ICCAD.2017.8203757", "iccad", 2017], ["Rethinking split manufacturing: An information-theoretic approach with secure layout techniques", ["Abhrajit Sengupta", "Satwik Patnaik", "Johann Knechtel", "Mohammed Ashraf", "Siddharth Garg", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203796", "iccad", 2017], ["Optimal checkpointing for secure intermittently-powered IoT devices", ["Zahra Ghodsi", "Siddharth Garg", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2017.8203802", "iccad", 2017]], "Mahesh Tripunitara": [0, ["Reverse engineering camouflaged sequential circuits without scan access", ["Mohamed El Massad", "Siddharth Garg", "Mahesh Tripunitara"], "https://doi.org/10.1109/ICCAD.2017.8203757", "iccad", 2017]], "Satwik Patnaik": [0, ["Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203758", "iccad", 2017], ["Rethinking split manufacturing: An information-theoretic approach with secure layout techniques", ["Abhrajit Sengupta", "Satwik Patnaik", "Johann Knechtel", "Mohammed Ashraf", "Siddharth Garg", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203796", "iccad", 2017]], "Mohammed Ashraf": [0, ["Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203758", "iccad", 2017], ["Rethinking split manufacturing: An information-theoretic approach with secure layout techniques", ["Abhrajit Sengupta", "Satwik Patnaik", "Johann Knechtel", "Mohammed Ashraf", "Siddharth Garg", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203796", "iccad", 2017]], "Johann Knechtel": [0, ["Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203758", "iccad", 2017], ["Rethinking split manufacturing: An information-theoretic approach with secure layout techniques", ["Abhrajit Sengupta", "Satwik Patnaik", "Johann Knechtel", "Mohammed Ashraf", "Siddharth Garg", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203796", "iccad", 2017]], "Ozgur Sinanoglu": [0, ["Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203758", "iccad", 2017], ["Rethinking split manufacturing: An information-theoretic approach with secure layout techniques", ["Abhrajit Sengupta", "Satwik Patnaik", "Johann Knechtel", "Mohammed Ashraf", "Siddharth Garg", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203796", "iccad", 2017]], "Hai Zhou": [0, ["CycSAT: SAT-based attack on cyclic logic encryptions", ["Hai Zhou", "Ruifeng Jiang", "Shuyu Kong"], "https://doi.org/10.1109/ICCAD.2017.8203759", "iccad", 2017]], "Ruifeng Jiang": [0, ["CycSAT: SAT-based attack on cyclic logic encryptions", ["Hai Zhou", "Ruifeng Jiang", "Shuyu Kong"], "https://doi.org/10.1109/ICCAD.2017.8203759", "iccad", 2017]], "Shuyu Kong": [1.994098829527502e-05, ["CycSAT: SAT-based attack on cyclic logic encryptions", ["Hai Zhou", "Ruifeng Jiang", "Shuyu Kong"], "https://doi.org/10.1109/ICCAD.2017.8203759", "iccad", 2017]], "Shahrzad Keshavarz": [0, ["Threshold-based obfuscated keys with quantifiable security against invasive readout", ["Shahrzad Keshavarz", "Daniel Holcomb"], "https://doi.org/10.1109/ICCAD.2017.8203760", "iccad", 2017]], "Daniel Holcomb": [0, ["Threshold-based obfuscated keys with quantifiable security against invasive readout", ["Shahrzad Keshavarz", "Daniel Holcomb"], "https://doi.org/10.1109/ICCAD.2017.8203760", "iccad", 2017]], "Yen-Yi Wu": [2.3660052647755947e-05, ["Mixed-cell-height detailed placement considering complex minimum-implant-area constraints", ["Yen-Yi Wu", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2017.8203761", "iccad", 2017]], "Yao-Wen Chang": [4.2530515109717726e-08, ["Mixed-cell-height detailed placement considering complex minimum-implant-area constraints", ["Yen-Yi Wu", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2017.8203761", "iccad", 2017], ["Blockage-aware terminal propagation for placement wirelength minimization", ["Sheng-Wei Yang", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203762", "iccad", 2017], ["An integrated-spreading-based macro-refining algorithm for large-scale mixed-size circuit designs", ["Szu-To Chen", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203818", "iccad", 2017], ["A novel damped-wave framework for macro placement", ["Chin-Hao Chang", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203819", "iccad", 2017], ["Clock-aware placement for large-scale heterogeneous FPGAs", ["Yun-Chih Kuo", "Chau-Chin Huang", "Shih-Chun Chen", "Chun-Han Chiang", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.2017.8203821", "iccad", 2017], ["Redistribution layer routing for wafer-level integrated fan-out package-on-packages", ["Ting-Chou Lin", "Chia-Chih Chi", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2017.8203827", "iccad", 2017], ["FPGA placement and routing", ["Shih-Chun Chen", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2017.8203878", "iccad", 2017]], "Sheng-Wei Yang": [4.662565000757013e-09, ["Blockage-aware terminal propagation for placement wirelength minimization", ["Sheng-Wei Yang", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203762", "iccad", 2017]], "Tung-Chieh Chen": [0, ["Blockage-aware terminal propagation for placement wirelength minimization", ["Sheng-Wei Yang", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203762", "iccad", 2017], ["An integrated-spreading-based macro-refining algorithm for large-scale mixed-size circuit designs", ["Szu-To Chen", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203818", "iccad", 2017], ["A novel damped-wave framework for macro placement", ["Chin-Hao Chang", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203819", "iccad", 2017]], "Yuzhe Ma": [0, ["A unified framework for simultaneous layout decomposition and mask optimization", ["Yuzhe Ma", "Jhih-Rong Gao", "Jian Kuang", "Jin Miao", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203763", "iccad", 2017], ["Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper)", ["Chak-Wa Pui", "Gengjie Chen", "Yuzhe Ma", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203880", "iccad", 2017]], "Jhih-Rong Gao": [0, ["A unified framework for simultaneous layout decomposition and mask optimization", ["Yuzhe Ma", "Jhih-Rong Gao", "Jian Kuang", "Jin Miao", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203763", "iccad", 2017]], "Jian Kuang": [0, ["A unified framework for simultaneous layout decomposition and mask optimization", ["Yuzhe Ma", "Jhih-Rong Gao", "Jian Kuang", "Jin Miao", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203763", "iccad", 2017]], "Jin Miao": [0, ["A unified framework for simultaneous layout decomposition and mask optimization", ["Yuzhe Ma", "Jhih-Rong Gao", "Jian Kuang", "Jin Miao", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203763", "iccad", 2017]], "Bei Yu": [0.004832649137824774, ["A unified framework for simultaneous layout decomposition and mask optimization", ["Yuzhe Ma", "Jhih-Rong Gao", "Jian Kuang", "Jin Miao", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203763", "iccad", 2017], ["Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper)", ["Chak-Wa Pui", "Gengjie Chen", "Yuzhe Ma", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203880", "iccad", 2017]], "Luca Mattii": [0, ["IR-drop aware Design & technology co-optimization for N5 node with different device and cell height options", ["Luca Mattii", "Dragomir Milojevic", "Peter Debacker", "Yasser Sherazi", "Mladen Berekovic", "Praveen Raghavan"], "https://doi.org/10.1109/ICCAD.2017.8203764", "iccad", 2017]], "Dragomir Milojevic": [0, ["IR-drop aware Design & technology co-optimization for N5 node with different device and cell height options", ["Luca Mattii", "Dragomir Milojevic", "Peter Debacker", "Yasser Sherazi", "Mladen Berekovic", "Praveen Raghavan"], "https://doi.org/10.1109/ICCAD.2017.8203764", "iccad", 2017]], "Peter Debacker": [0, ["IR-drop aware Design & technology co-optimization for N5 node with different device and cell height options", ["Luca Mattii", "Dragomir Milojevic", "Peter Debacker", "Yasser Sherazi", "Mladen Berekovic", "Praveen Raghavan"], "https://doi.org/10.1109/ICCAD.2017.8203764", "iccad", 2017]], "Yasser Sherazi": [0, ["IR-drop aware Design & technology co-optimization for N5 node with different device and cell height options", ["Luca Mattii", "Dragomir Milojevic", "Peter Debacker", "Yasser Sherazi", "Mladen Berekovic", "Praveen Raghavan"], "https://doi.org/10.1109/ICCAD.2017.8203764", "iccad", 2017]], "Mladen Berekovic": [0, ["IR-drop aware Design & technology co-optimization for N5 node with different device and cell height options", ["Luca Mattii", "Dragomir Milojevic", "Peter Debacker", "Yasser Sherazi", "Mladen Berekovic", "Praveen Raghavan"], "https://doi.org/10.1109/ICCAD.2017.8203764", "iccad", 2017]], "Praveen Raghavan": [0, ["IR-drop aware Design & technology co-optimization for N5 node with different device and cell height options", ["Luca Mattii", "Dragomir Milojevic", "Peter Debacker", "Yasser Sherazi", "Mladen Berekovic", "Praveen Raghavan"], "https://doi.org/10.1109/ICCAD.2017.8203764", "iccad", 2017]], "Jianwen Li": [0, ["Safety model checking with complementary approximations", ["Jianwen Li", "Shufang Zhu", "Yueling Zhang", "Geguang Pu", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2017.8203765", "iccad", 2017]], "Shufang Zhu": [0, ["Safety model checking with complementary approximations", ["Jianwen Li", "Shufang Zhu", "Yueling Zhang", "Geguang Pu", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2017.8203765", "iccad", 2017]], "Yueling Zhang": [0, ["Safety model checking with complementary approximations", ["Jianwen Li", "Shufang Zhu", "Yueling Zhang", "Geguang Pu", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2017.8203765", "iccad", 2017]], "Geguang Pu": [0, ["Safety model checking with complementary approximations", ["Jianwen Li", "Shufang Zhu", "Yueling Zhang", "Geguang Pu", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2017.8203765", "iccad", 2017]], "Moshe Y. Vardi": [0, ["Safety model checking with complementary approximations", ["Jianwen Li", "Shufang Zhu", "Yueling Zhang", "Geguang Pu", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2017.8203765", "iccad", 2017]], "Pouya Taatizadeh": [0, ["An automated SAT-based method for the design of on-chip bit-flip detectors", ["Pouya Taatizadeh", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2017.8203766", "iccad", 2017]], "Nicola Nicolici": [0, ["An automated SAT-based method for the design of on-chip bit-flip detectors", ["Pouya Taatizadeh", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2017.8203766", "iccad", 2017]], "Nian-Ze Lee": [1.7472550553065958e-06, ["Sequential engineering change order under retiming and resynthesis", ["Nian-Ze Lee", "Victor N. Kravets", "Jie-Hong R. Jiang"], "https://doi.org/10.1109/ICCAD.2017.8203767", "iccad", 2017]], "Victor N. Kravets": [0, ["Sequential engineering change order under retiming and resynthesis", ["Nian-Ze Lee", "Victor N. Kravets", "Jie-Hong R. Jiang"], "https://doi.org/10.1109/ICCAD.2017.8203767", "iccad", 2017], ["DATC RDF: Robust design flow database: Invited paper", ["Jinwook Jung", "Pei-Yu Lee", "Yan-Shiun Wu", "Nima Karimpour Darav", "Iris Hui-Ru Jiang", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li", "Gi-Joon Nam"], "https://doi.org/10.1109/ICCAD.2017.8203871", "iccad", 2017]], "Jie-Hong R. Jiang": [0, ["Sequential engineering change order under retiming and resynthesis", ["Nian-Ze Lee", "Victor N. Kravets", "Jie-Hong R. Jiang"], "https://doi.org/10.1109/ICCAD.2017.8203767", "iccad", 2017]], "Denny C.-Y. Wu": [5.682945847240717e-08, ["Accelerating functional timing analysis with encoding duplication removal and redundant state propagation", ["Denny C.-Y. Wu", "Pin-Ru Jhao", "Charles H.-P. Wen"], "https://doi.org/10.1109/ICCAD.2017.8203768", "iccad", 2017]], "Pin-Ru Jhao": [0, ["Accelerating functional timing analysis with encoding duplication removal and redundant state propagation", ["Denny C.-Y. Wu", "Pin-Ru Jhao", "Charles H.-P. Wen"], "https://doi.org/10.1109/ICCAD.2017.8203768", "iccad", 2017]], "Charles H.-P. Wen": [0, ["Accelerating functional timing analysis with encoding duplication removal and redundant state propagation", ["Denny C.-Y. Wu", "Pin-Ru Jhao", "Charles H.-P. Wen"], "https://doi.org/10.1109/ICCAD.2017.8203768", "iccad", 2017]], "Amit Kumar": [0, ["Efficient simulation of EM side-channel attack resilience", ["Amit Kumar", "Cody Scarborough", "Ali Yilmaz", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2017.8203769", "iccad", 2017]], "Cody Scarborough": [0, ["Efficient simulation of EM side-channel attack resilience", ["Amit Kumar", "Cody Scarborough", "Ali Yilmaz", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2017.8203769", "iccad", 2017]], "Ali Yilmaz": [0, ["Efficient simulation of EM side-channel attack resilience", ["Amit Kumar", "Cody Scarborough", "Ali Yilmaz", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2017.8203769", "iccad", 2017]], "Michael Orshansky": [0, ["Efficient simulation of EM side-channel attack resilience", ["Amit Kumar", "Cody Scarborough", "Ali Yilmaz", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2017.8203769", "iccad", 2017]], "Yannan Liu": [0, ["Fault injection attack on deep neural network", ["Yannan Liu", "Lingxiao Wei", "Bo Luo", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203770", "iccad", 2017]], "Lingxiao Wei": [0, ["Fault injection attack on deep neural network", ["Yannan Liu", "Lingxiao Wei", "Bo Luo", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203770", "iccad", 2017]], "Bo Luo": [0, ["Fault injection attack on deep neural network", ["Yannan Liu", "Lingxiao Wei", "Bo Luo", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203770", "iccad", 2017]], "Qiang Xu": [0, ["Fault injection attack on deep neural network", ["Yannan Liu", "Lingxiao Wei", "Bo Luo", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203770", "iccad", 2017], ["ApproxLUT: A novel approximate lookup table-based accelerator", ["Ye Tian", "Ting Wang", "Qian Zhang", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203810", "iccad", 2017]], "Zhen Hang Jiang": [0, ["A novel cache bank timing attack", ["Zhen Hang Jiang", "Yunsi Fei"], "https://doi.org/10.1109/ICCAD.2017.8203771", "iccad", 2017]], "Yunsi Fei": [0, ["A novel cache bank timing attack", ["Zhen Hang Jiang", "Yunsi Fei"], "https://doi.org/10.1109/ICCAD.2017.8203771", "iccad", 2017]], "Armaiti Ardeshiricham": [0, ["Clepsydra: Modeling timing flows in hardware designs", ["Armaiti Ardeshiricham", "Wei Hu", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203772", "iccad", 2017], ["Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans", ["Wei Hu", "Lu Zhang", "Armaiti Ardeshiricham", "Jeremy Blackstone", "Bochuan Hou", "Yu Tai", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203846", "iccad", 2017]], "Wei Hu": [0, ["Clepsydra: Modeling timing flows in hardware designs", ["Armaiti Ardeshiricham", "Wei Hu", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203772", "iccad", 2017], ["Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans", ["Wei Hu", "Lu Zhang", "Armaiti Ardeshiricham", "Jeremy Blackstone", "Bochuan Hou", "Yu Tai", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203846", "iccad", 2017]], "Ryan Kastner": [0, ["Clepsydra: Modeling timing flows in hardware designs", ["Armaiti Ardeshiricham", "Wei Hu", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203772", "iccad", 2017], ["A streaming clustering approach using a heterogeneous system for big data analysis", ["Dajung Lee", "Alric Althoff", "Dustin Richmond", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203845", "iccad", 2017], ["Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans", ["Wei Hu", "Lu Zhang", "Armaiti Ardeshiricham", "Jeremy Blackstone", "Bochuan Hou", "Yu Tai", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203846", "iccad", 2017]], "Karthik V. Aadithya": [0, ["DAGSENS: Directed acyclic graph based direct and adjoint transient sensitivity analysis for event-driven objective functions", ["Karthik V. Aadithya", "Eric R. Keiter", "Ting Mei"], "https://doi.org/10.1109/ICCAD.2017.8203773", "iccad", 2017]], "Eric R. Keiter": [0, ["DAGSENS: Directed acyclic graph based direct and adjoint transient sensitivity analysis for event-driven objective functions", ["Karthik V. Aadithya", "Eric R. Keiter", "Ting Mei"], "https://doi.org/10.1109/ICCAD.2017.8203773", "iccad", 2017]], "Ting Mei": [0, ["DAGSENS: Directed acyclic graph based direct and adjoint transient sensitivity analysis for event-driven objective functions", ["Karthik V. Aadithya", "Eric R. Keiter", "Ting Mei"], "https://doi.org/10.1109/ICCAD.2017.8203773", "iccad", 2017]], "Xinyuan Wang": [1.6308657890817813e-07, ["Exploring the exponential integrators with Krylov subspace algorithms for nonlinear circuit simulation", ["Xinyuan Wang", "Hao Zhuang", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203774", "iccad", 2017]], "Hao Zhuang": [0, ["Exploring the exponential integrators with Krylov subspace algorithms for nonlinear circuit simulation", ["Xinyuan Wang", "Hao Zhuang", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203774", "iccad", 2017]], "Chung-Kuan Cheng": [0, ["Exploring the exponential integrators with Krylov subspace algorithms for nonlinear circuit simulation", ["Xinyuan Wang", "Hao Zhuang", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203774", "iccad", 2017]], "Xiaoyi Wang": [2.5984046864028013e-13, ["Fast physics-based electromigration analysis for multi-branch interconnect trees", ["Xiaoyi Wang", "Yan Yan", "Jian He", "Sheldon X.-D. Tan", "Chase Cook", "Shengqi Yang"], "https://doi.org/10.1109/ICCAD.2017.8203775", "iccad", 2017]], "Yan Yan": [0, ["Fast physics-based electromigration analysis for multi-branch interconnect trees", ["Xiaoyi Wang", "Yan Yan", "Jian He", "Sheldon X.-D. Tan", "Chase Cook", "Shengqi Yang"], "https://doi.org/10.1109/ICCAD.2017.8203775", "iccad", 2017]], "Jian He": [0, ["Fast physics-based electromigration analysis for multi-branch interconnect trees", ["Xiaoyi Wang", "Yan Yan", "Jian He", "Sheldon X.-D. Tan", "Chase Cook", "Shengqi Yang"], "https://doi.org/10.1109/ICCAD.2017.8203775", "iccad", 2017]], "Sheldon X.-D. Tan": [0, ["Fast physics-based electromigration analysis for multi-branch interconnect trees", ["Xiaoyi Wang", "Yan Yan", "Jian He", "Sheldon X.-D. Tan", "Chase Cook", "Shengqi Yang"], "https://doi.org/10.1109/ICCAD.2017.8203775", "iccad", 2017], ["Leveraging recovery effect to reduce electromigration degradation in power/ground TSV", ["Shengcheng Wang", "Zeyu Sun", "Yuan Cheng", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2017.8203861", "iccad", 2017]], "Chase Cook": [0, ["Fast physics-based electromigration analysis for multi-branch interconnect trees", ["Xiaoyi Wang", "Yan Yan", "Jian He", "Sheldon X.-D. Tan", "Chase Cook", "Shengqi Yang"], "https://doi.org/10.1109/ICCAD.2017.8203775", "iccad", 2017]], "Shengqi Yang": [3.523059331200784e-05, ["Fast physics-based electromigration analysis for multi-branch interconnect trees", ["Xiaoyi Wang", "Yan Yan", "Jian He", "Sheldon X.-D. Tan", "Chase Cook", "Shengqi Yang"], "https://doi.org/10.1109/ICCAD.2017.8203775", "iccad", 2017]], "Amith Kaushal Rao": [0, ["Online message delay prediction for model predictive control over controller area network", ["Amith Kaushal Rao", "Haibo Zeng"], "https://doi.org/10.1109/ICCAD.2017.8203776", "iccad", 2017]], "Haibo Zeng": [0, ["Online message delay prediction for model predictive control over controller area network", ["Amith Kaushal Rao", "Haibo Zeng"], "https://doi.org/10.1109/ICCAD.2017.8203776", "iccad", 2017]], "Maral Amir": [0, ["Hybrid state machine model for fast model predictive control: Application to path tracking", ["Maral Amir", "Tony Givargis"], "https://doi.org/10.1109/ICCAD.2017.8203777", "iccad", 2017]], "Tony Givargis": [0, ["Hybrid state machine model for fast model predictive control: Application to path tracking", ["Maral Amir", "Tony Givargis"], "https://doi.org/10.1109/ICCAD.2017.8203777", "iccad", 2017]], "Korosh Vatanparvar": [0, ["ACQUA: Adaptive and cooperative quality-aware control for automotive cyber-physical systems", ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1109/ICCAD.2017.8203778", "iccad", 2017]], "Mohammad Abdullah Al Faruque": [0, ["ACQUA: Adaptive and cooperative quality-aware control for automotive cyber-physical systems", ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1109/ICCAD.2017.8203778", "iccad", 2017], ["Security trends and advances in manufacturing systems in the era of industry 4.0", ["Sujit Rokka Chhetri", "Nafiul Rashid", "Sina Faezi", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1109/ICCAD.2017.8203896", "iccad", 2017]], "Dandan Li": [0, ["Cross-program design space exploration by ensemble transfer learning", ["Dandan Li", "Shuzhen Yao", "Senzhang Wang", "Ying Wang"], "https://doi.org/10.1109/ICCAD.2017.8203779", "iccad", 2017]], "Shuzhen Yao": [0, ["Cross-program design space exploration by ensemble transfer learning", ["Dandan Li", "Shuzhen Yao", "Senzhang Wang", "Ying Wang"], "https://doi.org/10.1109/ICCAD.2017.8203779", "iccad", 2017]], "Senzhang Wang": [1.195806078158057e-06, ["Cross-program design space exploration by ensemble transfer learning", ["Dandan Li", "Shuzhen Yao", "Senzhang Wang", "Ying Wang"], "https://doi.org/10.1109/ICCAD.2017.8203779", "iccad", 2017]], "Ying Wang": [0.00129570925491862, ["Cross-program design space exploration by ensemble transfer learning", ["Dandan Li", "Shuzhen Yao", "Senzhang Wang", "Ying Wang"], "https://doi.org/10.1109/ICCAD.2017.8203779", "iccad", 2017], ["Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs", ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203815", "iccad", 2017]], "Adam M. Izraelevitz": [0, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017]], "Jack Koenig": [0, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017]], "Patrick Li": [0, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017], ["Cyclist: Accelerating hardware development", ["Jonathan Bachrach", "Albert Magyar", "Palmer Dabbelt", "Patrick Li", "Richard Lin", "Krste Asanovic"], "https://doi.org/10.1109/ICCAD.2017.8203892", "iccad", 2017]], "Richard Lin": [0, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017], ["Cyclist: Accelerating hardware development", ["Jonathan Bachrach", "Albert Magyar", "Palmer Dabbelt", "Patrick Li", "Richard Lin", "Krste Asanovic"], "https://doi.org/10.1109/ICCAD.2017.8203892", "iccad", 2017]], "Angie Wang": [5.5209538913914e-05, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017]], "Albert Magyar": [0, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017], ["Cyclist: Accelerating hardware development", ["Jonathan Bachrach", "Albert Magyar", "Palmer Dabbelt", "Patrick Li", "Richard Lin", "Krste Asanovic"], "https://doi.org/10.1109/ICCAD.2017.8203892", "iccad", 2017]], "Donggyu Kim": [0.6699598133563995, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017]], "Colin Schmidt": [0, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017]], "Chick Markley": [0, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017]], "Jim Lawson": [0, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017]], "Jonathan Bachrach": [0, ["Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "https://doi.org/10.1109/ICCAD.2017.8203780", "iccad", 2017], ["Cyclist: Accelerating hardware development", ["Jonathan Bachrach", "Albert Magyar", "Palmer Dabbelt", "Patrick Li", "Richard Lin", "Krste Asanovic"], "https://doi.org/10.1109/ICCAD.2017.8203892", "iccad", 2017]], "Yao Xiao": [0, ["A load balancing inspired optimization framework for exascale multicore systems: A complex networks approach", ["Yao Xiao", "Yuankun Xue", "Shahin Nazarian", "Paul Bogdan"], "https://doi.org/10.1109/ICCAD.2017.8203781", "iccad", 2017]], "Yuankun Xue": [0, ["A load balancing inspired optimization framework for exascale multicore systems: A complex networks approach", ["Yao Xiao", "Yuankun Xue", "Shahin Nazarian", "Paul Bogdan"], "https://doi.org/10.1109/ICCAD.2017.8203781", "iccad", 2017]], "Shahin Nazarian": [0, ["A load balancing inspired optimization framework for exascale multicore systems: A complex networks approach", ["Yao Xiao", "Yuankun Xue", "Shahin Nazarian", "Paul Bogdan"], "https://doi.org/10.1109/ICCAD.2017.8203781", "iccad", 2017]], "Paul Bogdan": [0, ["A load balancing inspired optimization framework for exascale multicore systems: A complex networks approach", ["Yao Xiao", "Yuankun Xue", "Shahin Nazarian", "Paul Bogdan"], "https://doi.org/10.1109/ICCAD.2017.8203781", "iccad", 2017]], "Rotem Ben Hur": [4.4975406732206125e-09, ["Simple magic: Synthesis and in-memory Mapping of logic execution for memristor-aided logic", ["Rotem Ben Hur", "Nimrod Wald", "Nishil Talati", "Shahar Kvatinsky"], "https://doi.org/10.1109/ICCAD.2017.8203782", "iccad", 2017]], "Nimrod Wald": [0, ["Simple magic: Synthesis and in-memory Mapping of logic execution for memristor-aided logic", ["Rotem Ben Hur", "Nimrod Wald", "Nishil Talati", "Shahar Kvatinsky"], "https://doi.org/10.1109/ICCAD.2017.8203782", "iccad", 2017]], "Nishil Talati": [0, ["Simple magic: Synthesis and in-memory Mapping of logic execution for memristor-aided logic", ["Rotem Ben Hur", "Nimrod Wald", "Nishil Talati", "Shahar Kvatinsky"], "https://doi.org/10.1109/ICCAD.2017.8203782", "iccad", 2017]], "Shahar Kvatinsky": [0, ["Simple magic: Synthesis and in-memory Mapping of logic execution for memristor-aided logic", ["Rotem Ben Hur", "Nimrod Wald", "Nishil Talati", "Shahar Kvatinsky"], "https://doi.org/10.1109/ICCAD.2017.8203782", "iccad", 2017]], "Arighna Deb": [0, ["Dedicated synthesis for MZI-based optical circuits based on AND-inverter graphs", ["Arighna Deb", "Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2017.8203783", "iccad", 2017]], "Robert Wille": [0, ["Dedicated synthesis for MZI-based optical circuits based on AND-inverter graphs", ["Arighna Deb", "Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2017.8203783", "iccad", 2017]], "Rolf Drechsler": [0, ["Dedicated synthesis for MZI-based optical circuits based on AND-inverter graphs", ["Arighna Deb", "Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2017.8203783", "iccad", 2017], ["Early SoC security validation by VP-based static information flow analysis", ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2017.8203805", "iccad", 2017]], "Kuo-Hao Wu": [3.469994408078492e-05, ["Simultaneous template assignment and layout decomposition using multiple bcp materials in DSA-MP lithography", ["Kuo-Hao Wu", "Shao-Yun Fang"], "https://doi.org/10.1109/ICCAD.2017.8203784", "iccad", 2017]], "Shao-Yun Fang": [0, ["Simultaneous template assignment and layout decomposition using multiple bcp materials in DSA-MP lithography", ["Kuo-Hao Wu", "Shao-Yun Fang"], "https://doi.org/10.1109/ICCAD.2017.8203784", "iccad", 2017]], "Liang Chang": [0.06251615099608898, ["PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory", ["Liang Chang", "Zhaohao Wang", "Alvin Oliver Glova", "Jishen Zhao", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203785", "iccad", 2017]], "Zhaohao Wang": [9.354600427613491e-12, ["PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory", ["Liang Chang", "Zhaohao Wang", "Alvin Oliver Glova", "Jishen Zhao", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203785", "iccad", 2017]], "Alvin Oliver Glova": [0, ["PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory", ["Liang Chang", "Zhaohao Wang", "Alvin Oliver Glova", "Jishen Zhao", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203785", "iccad", 2017]], "Jishen Zhao": [0, ["PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory", ["Liang Chang", "Zhaohao Wang", "Alvin Oliver Glova", "Jishen Zhao", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203785", "iccad", 2017], ["Approximate image storage with multi-level cell STT-MRAM main memory", ["Hengyu Zhao", "Linuo Xue", "Ping Chi", "Jishen Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203788", "iccad", 2017]], "Youguang Zhang": [0, ["PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory", ["Liang Chang", "Zhaohao Wang", "Alvin Oliver Glova", "Jishen Zhao", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203785", "iccad", 2017], ["Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs", ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203815", "iccad", 2017]], "Yuan Xie": [0, ["PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory", ["Liang Chang", "Zhaohao Wang", "Alvin Oliver Glova", "Jishen Zhao", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203785", "iccad", 2017], ["Cost-effective design of scalable high-performance systems using active and passive interposers", ["Dylan Stow", "Yuan Xie", "Taniya Siddiqua", "Gabriel H. Loh"], "https://doi.org/10.1109/ICCAD.2017.8203849", "iccad", 2017]], "Weisheng Zhao": [0, ["PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory", ["Liang Chang", "Zhaohao Wang", "Alvin Oliver Glova", "Jishen Zhao", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203785", "iccad", 2017], ["Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs", ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203815", "iccad", 2017]], "Mohammad Khavari Tavana": [0, ["Cost-effective write disturbance mitigation techniques for advancing PCM density", ["Mohammad Khavari Tavana", "David R. Kaeli"], "https://doi.org/10.1109/ICCAD.2017.8203786", "iccad", 2017]], "David R. Kaeli": [0, ["Cost-effective write disturbance mitigation techniques for advancing PCM density", ["Mohammad Khavari Tavana", "David R. Kaeli"], "https://doi.org/10.1109/ICCAD.2017.8203786", "iccad", 2017]], "Wen Wen": [0, ["Speeding up crossbar resistive memory by exploiting in-memory data patterns", ["Wen Wen", "Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203787", "iccad", 2017]], "Lei Zhao": [0, ["Speeding up crossbar resistive memory by exploiting in-memory data patterns", ["Wen Wen", "Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203787", "iccad", 2017], ["AEP: An error-bearing neural network accelerator for energy efficiency and model protection", ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203854", "iccad", 2017], ["AEP: An error-bearing neural network accelerator for energy efficiency and model protection", ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203897", "iccad", 2017]], "Youtao Zhang": [0, ["Speeding up crossbar resistive memory by exploiting in-memory data patterns", ["Wen Wen", "Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203787", "iccad", 2017], ["Towards warp-scheduler friendly STT-RAM/SRAM hybrid GPGPU register file design", ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203850", "iccad", 2017], ["AEP: An error-bearing neural network accelerator for energy efficiency and model protection", ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203854", "iccad", 2017], ["AEP: An error-bearing neural network accelerator for energy efficiency and model protection", ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203897", "iccad", 2017]], "Jun Yang": [0.07243934646248817, ["Speeding up crossbar resistive memory by exploiting in-memory data patterns", ["Wen Wen", "Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203787", "iccad", 2017], ["Towards warp-scheduler friendly STT-RAM/SRAM hybrid GPGPU register file design", ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203850", "iccad", 2017], ["AEP: An error-bearing neural network accelerator for energy efficiency and model protection", ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203854", "iccad", 2017], ["AEP: An error-bearing neural network accelerator for energy efficiency and model protection", ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203897", "iccad", 2017]], "Hengyu Zhao": [0, ["Approximate image storage with multi-level cell STT-MRAM main memory", ["Hengyu Zhao", "Linuo Xue", "Ping Chi", "Jishen Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203788", "iccad", 2017]], "Linuo Xue": [0, ["Approximate image storage with multi-level cell STT-MRAM main memory", ["Hengyu Zhao", "Linuo Xue", "Ping Chi", "Jishen Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203788", "iccad", 2017]], "Ping Chi": [0, ["Approximate image storage with multi-level cell STT-MRAM main memory", ["Hengyu Zhao", "Linuo Xue", "Ping Chi", "Jishen Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203788", "iccad", 2017]], "Tao Luo": [0, ["A novel two-stage modular multiplier based on racetrack memory for asymmetric cryptography", ["Tao Luo", "Bingsheng He", "Wei Zhang", "Douglas L. Maskell"], "https://doi.org/10.1109/ICCAD.2017.8203789", "iccad", 2017]], "Bingsheng He": [0, ["A novel two-stage modular multiplier based on racetrack memory for asymmetric cryptography", ["Tao Luo", "Bingsheng He", "Wei Zhang", "Douglas L. Maskell"], "https://doi.org/10.1109/ICCAD.2017.8203789", "iccad", 2017], ["COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", ["Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang", "Bingsheng He"], "https://doi.org/10.1109/ICCAD.2017.8203809", "iccad", 2017]], "Wei Zhang": [0, ["A novel two-stage modular multiplier based on racetrack memory for asymmetric cryptography", ["Tao Luo", "Bingsheng He", "Wei Zhang", "Douglas L. Maskell"], "https://doi.org/10.1109/ICCAD.2017.8203789", "iccad", 2017], ["COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", ["Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang", "Bingsheng He"], "https://doi.org/10.1109/ICCAD.2017.8203809", "iccad", 2017], ["A hybrid approach to cache management in heterogeneous CPU-FPGA platforms", ["Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang"], "https://doi.org/10.1109/ICCAD.2017.8203881", "iccad", 2017]], "Douglas L. Maskell": [0, ["A novel two-stage modular multiplier based on racetrack memory for asymmetric cryptography", ["Tao Luo", "Bingsheng He", "Wei Zhang", "Douglas L. Maskell"], "https://doi.org/10.1109/ICCAD.2017.8203789", "iccad", 2017]], "Ren-Shuo Liu": [0, ["VST: A virtual stress testing framework for discovering bugs in SSD flash-translation layers", ["Ren-Shuo Liu", "Yun-Sheng Chang", "Chih-Wen Hung"], "https://doi.org/10.1109/ICCAD.2017.8203790", "iccad", 2017]], "Yun-Sheng Chang": [1.3688490980712231e-05, ["VST: A virtual stress testing framework for discovering bugs in SSD flash-translation layers", ["Ren-Shuo Liu", "Yun-Sheng Chang", "Chih-Wen Hung"], "https://doi.org/10.1109/ICCAD.2017.8203790", "iccad", 2017]], "Chih-Wen Hung": [0, ["VST: A virtual stress testing framework for discovering bugs in SSD flash-translation layers", ["Ren-Shuo Liu", "Yun-Sheng Chang", "Chih-Wen Hung"], "https://doi.org/10.1109/ICCAD.2017.8203790", "iccad", 2017]], "Jiachen Mao": [0, ["AdaLearner: An adaptive distributed mobile learning system for neural networks", ["Jiachen Mao", "Zhuwei Qin", "Zirui Xu", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203791", "iccad", 2017], ["MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs", ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203852", "iccad", 2017]], "Zhuwei Qin": [0, ["AdaLearner: An adaptive distributed mobile learning system for neural networks", ["Jiachen Mao", "Zhuwei Qin", "Zirui Xu", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203791", "iccad", 2017], ["VoCaM: Visualization oriented convolutional neural network acceleration on mobile system: Invited paper", ["Zhuwei Qin", "Zirui Xu", "Qide Dong", "Yiran Chen", "Xiang Chen"], "https://doi.org/10.1109/ICCAD.2017.8203864", "iccad", 2017]], "Zirui Xu": [0, ["AdaLearner: An adaptive distributed mobile learning system for neural networks", ["Jiachen Mao", "Zhuwei Qin", "Zirui Xu", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203791", "iccad", 2017], ["VoCaM: Visualization oriented convolutional neural network acceleration on mobile system: Invited paper", ["Zhuwei Qin", "Zirui Xu", "Qide Dong", "Yiran Chen", "Xiang Chen"], "https://doi.org/10.1109/ICCAD.2017.8203864", "iccad", 2017]], "Kent W. Nixon": [0, ["AdaLearner: An adaptive distributed mobile learning system for neural networks", ["Jiachen Mao", "Zhuwei Qin", "Zirui Xu", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203791", "iccad", 2017], ["MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs", ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203852", "iccad", 2017]], "Xiang Chen": [0, ["AdaLearner: An adaptive distributed mobile learning system for neural networks", ["Jiachen Mao", "Zhuwei Qin", "Zirui Xu", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203791", "iccad", 2017], ["MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs", ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203852", "iccad", 2017], ["VoCaM: Visualization oriented convolutional neural network acceleration on mobile system: Invited paper", ["Zhuwei Qin", "Zirui Xu", "Qide Dong", "Yiran Chen", "Xiang Chen"], "https://doi.org/10.1109/ICCAD.2017.8203864", "iccad", 2017]], "Hai Li": [0, ["AdaLearner: An adaptive distributed mobile learning system for neural networks", ["Jiachen Mao", "Zhuwei Qin", "Zirui Xu", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203791", "iccad", 2017], ["A closed-loop design to enhance weight stability of memristor based neural network chips", ["Bonan Yan", "Jianhua Yang", "Qing Wu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1109/ICCAD.2017.8203824", "iccad", 2017], ["MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs", ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203852", "iccad", 2017]], "Yiran Chen": [0, ["AdaLearner: An adaptive distributed mobile learning system for neural networks", ["Jiachen Mao", "Zhuwei Qin", "Zirui Xu", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203791", "iccad", 2017], ["A closed-loop design to enhance weight stability of memristor based neural network chips", ["Bonan Yan", "Jianhua Yang", "Qing Wu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1109/ICCAD.2017.8203824", "iccad", 2017], ["MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs", ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203852", "iccad", 2017], ["VoCaM: Visualization oriented convolutional neural network acceleration on mobile system: Invited paper", ["Zhuwei Qin", "Zirui Xu", "Qide Dong", "Yiran Chen", "Xiang Chen"], "https://doi.org/10.1109/ICCAD.2017.8203864", "iccad", 2017]], "Moslem Didehban": [0, ["NEMESIS: A software approach for computing in presence of soft errors", ["Moslem Didehban", "Aviral Shrivastava", "Sai Ram Dheeraj Lokam"], "https://doi.org/10.1109/ICCAD.2017.8203792", "iccad", 2017]], "Aviral Shrivastava": [0, ["NEMESIS: A software approach for computing in presence of soft errors", ["Moslem Didehban", "Aviral Shrivastava", "Sai Ram Dheeraj Lokam"], "https://doi.org/10.1109/ICCAD.2017.8203792", "iccad", 2017]], "Sai Ram Dheeraj Lokam": [0, ["NEMESIS: A software approach for computing in presence of soft errors", ["Moslem Didehban", "Aviral Shrivastava", "Sai Ram Dheeraj Lokam"], "https://doi.org/10.1109/ICCAD.2017.8203792", "iccad", 2017]], "Matina Maria Trompouki": [0, ["An open benchmark implementation for multi-CPU multi-GPU pedestrian detection in automotive systems", ["Matina Maria Trompouki", "Leonidas Kosmidis", "Nacho Navarro"], "https://doi.org/10.1109/ICCAD.2017.8203793", "iccad", 2017]], "Leonidas Kosmidis": [0, ["An open benchmark implementation for multi-CPU multi-GPU pedestrian detection in automotive systems", ["Matina Maria Trompouki", "Leonidas Kosmidis", "Nacho Navarro"], "https://doi.org/10.1109/ICCAD.2017.8203793", "iccad", 2017]], "Nacho Navarro": [0, ["An open benchmark implementation for multi-CPU multi-GPU pedestrian detection in automotive systems", ["Matina Maria Trompouki", "Leonidas Kosmidis", "Nacho Navarro"], "https://doi.org/10.1109/ICCAD.2017.8203793", "iccad", 2017]], "Lang Feng": [0, ["Making split fabrication synergistically secure and manufacturable", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203794", "iccad", 2017], ["Making split fabrication synergistically secure and manufacturable", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203795", "iccad", 2017]], "Yujie Wang": [0.00027342089015292004, ["Making split fabrication synergistically secure and manufacturable", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203794", "iccad", 2017], ["Making split fabrication synergistically secure and manufacturable", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203795", "iccad", 2017], ["Front-end-of-line attacks in split manufacturing", ["Yujie Wang", "Tri Cao", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8329993", "iccad", 2017]], "Jiang Hu": [0, ["Making split fabrication synergistically secure and manufacturable", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203794", "iccad", 2017], ["Making split fabrication synergistically secure and manufacturable", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203795", "iccad", 2017], ["Front-end-of-line attacks in split manufacturing", ["Yujie Wang", "Tri Cao", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8329993", "iccad", 2017]], "Wai-Kei Mak": [0, ["Making split fabrication synergistically secure and manufacturable", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203794", "iccad", 2017], ["Making split fabrication synergistically secure and manufacturable", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203795", "iccad", 2017]], "Jeyavijayan Rajendran": [0, ["Making split fabrication synergistically secure and manufacturable", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203794", "iccad", 2017], ["Making split fabrication synergistically secure and manufacturable", ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8203795", "iccad", 2017], ["Front-end-of-line attacks in split manufacturing", ["Yujie Wang", "Tri Cao", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8329993", "iccad", 2017]], "Abhrajit Sengupta": [0, ["Rethinking split manufacturing: An information-theoretic approach with secure layout techniques", ["Abhrajit Sengupta", "Satwik Patnaik", "Johann Knechtel", "Mohammed Ashraf", "Siddharth Garg", "Ozgur Sinanoglu"], "https://doi.org/10.1109/ICCAD.2017.8203796", "iccad", 2017]], "Ankur Sharma": [0, ["Rapid gate sizing with fewer iterations of Lagrangian Relaxation", ["Ankur Sharma", "David Chinnery", "Shrirang Dhamdhere", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2017.8203797", "iccad", 2017]], "David Chinnery": [0, ["Rapid gate sizing with fewer iterations of Lagrangian Relaxation", ["Ankur Sharma", "David Chinnery", "Shrirang Dhamdhere", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2017.8203797", "iccad", 2017]], "Shrirang Dhamdhere": [0, ["Rapid gate sizing with fewer iterations of Lagrangian Relaxation", ["Ankur Sharma", "David Chinnery", "Shrirang Dhamdhere", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2017.8203797", "iccad", 2017]], "Chris Chu": [5.475138259436463e-10, ["Rapid gate sizing with fewer iterations of Lagrangian Relaxation", ["Ankur Sharma", "David Chinnery", "Shrirang Dhamdhere", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2017.8203797", "iccad", 2017]], "Gai Liu": [0, ["Statistically certified approximate logic synthesis", ["Gai Liu", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2017.8203798", "iccad", 2017]], "Zhiru Zhang": [0, ["Statistically certified approximate logic synthesis", ["Gai Liu", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2017.8203798", "iccad", 2017]], "Luca Gaetano Amaru": [0, ["Enabling exact delay synthesis", ["Luca Gaetano Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2017.8203799", "iccad", 2017]], "Mathias Soeken": [0, ["Enabling exact delay synthesis", ["Luca Gaetano Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2017.8203799", "iccad", 2017]], "Patrick Vuillod": [0, ["Enabling exact delay synthesis", ["Luca Gaetano Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2017.8203799", "iccad", 2017]], "Jiong Luo": [0, ["Enabling exact delay synthesis", ["Luca Gaetano Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2017.8203799", "iccad", 2017]], "Alan Mishchenko": [0, ["Enabling exact delay synthesis", ["Luca Gaetano Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2017.8203799", "iccad", 2017]], "Pierre-Emmanuel Gaillardon": [0, ["Enabling exact delay synthesis", ["Luca Gaetano Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2017.8203799", "iccad", 2017]], "Janet Olson": [0, ["Enabling exact delay synthesis", ["Luca Gaetano Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2017.8203799", "iccad", 2017]], "Robert K. Brayton": [0, ["Enabling exact delay synthesis", ["Luca Gaetano Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2017.8203799", "iccad", 2017]], "Giovanni De Micheli": [0, ["Enabling exact delay synthesis", ["Luca Gaetano Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2017.8203799", "iccad", 2017]], "Ramin Fallahzadeh": [0, ["Learn-on-the-go: Autonomous cross-subject context learning for internet-of-things applications", ["Ramin Fallahzadeh", "Parastoo Alinia", "Hassan Ghasemzadeh"], "https://doi.org/10.1109/ICCAD.2017.8203800", "iccad", 2017]], "Parastoo Alinia": [0, ["Learn-on-the-go: Autonomous cross-subject context learning for internet-of-things applications", ["Ramin Fallahzadeh", "Parastoo Alinia", "Hassan Ghasemzadeh"], "https://doi.org/10.1109/ICCAD.2017.8203800", "iccad", 2017]], "Hassan Ghasemzadeh": [0, ["Learn-on-the-go: Autonomous cross-subject context learning for internet-of-things applications", ["Ramin Fallahzadeh", "Parastoo Alinia", "Hassan Ghasemzadeh"], "https://doi.org/10.1109/ICCAD.2017.8203800", "iccad", 2017]], "Ganapati Bhat": [0, ["Near-optimal energy allocation for self-powered wearable systems", ["Ganapati Bhat", "Jaehyun Park", "Umit Y. Ogras"], "https://doi.org/10.1109/ICCAD.2017.8203801", "iccad", 2017]], "Jaehyun Park": [0.9989170581102371, ["Near-optimal energy allocation for self-powered wearable systems", ["Ganapati Bhat", "Jaehyun Park", "Umit Y. Ogras"], "https://doi.org/10.1109/ICCAD.2017.8203801", "iccad", 2017]], "Umit Y. Ogras": [0, ["Near-optimal energy allocation for self-powered wearable systems", ["Ganapati Bhat", "Jaehyun Park", "Umit Y. Ogras"], "https://doi.org/10.1109/ICCAD.2017.8203801", "iccad", 2017]], "Zahra Ghodsi": [0, ["Optimal checkpointing for secure intermittently-powered IoT devices", ["Zahra Ghodsi", "Siddharth Garg", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2017.8203802", "iccad", 2017]], "Ramesh Karri": [0, ["Optimal checkpointing for secure intermittently-powered IoT devices", ["Zahra Ghodsi", "Siddharth Garg", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2017.8203802", "iccad", 2017]], "Shaza Zeitouni": [0, ["ATRIUM: Runtime attestation resilient under memory attacks", ["Shaza Zeitouni", "Ghada Dessouky", "Orlando Arias", "Dean Sullivan", "Ahmad Ibrahim", "Yier Jin", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1109/ICCAD.2017.8203803", "iccad", 2017]], "Ghada Dessouky": [0, ["ATRIUM: Runtime attestation resilient under memory attacks", ["Shaza Zeitouni", "Ghada Dessouky", "Orlando Arias", "Dean Sullivan", "Ahmad Ibrahim", "Yier Jin", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1109/ICCAD.2017.8203803", "iccad", 2017]], "Orlando Arias": [0, ["ATRIUM: Runtime attestation resilient under memory attacks", ["Shaza Zeitouni", "Ghada Dessouky", "Orlando Arias", "Dean Sullivan", "Ahmad Ibrahim", "Yier Jin", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1109/ICCAD.2017.8203803", "iccad", 2017]], "Dean Sullivan": [0, ["ATRIUM: Runtime attestation resilient under memory attacks", ["Shaza Zeitouni", "Ghada Dessouky", "Orlando Arias", "Dean Sullivan", "Ahmad Ibrahim", "Yier Jin", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1109/ICCAD.2017.8203803", "iccad", 2017]], "Ahmad Ibrahim": [0, ["ATRIUM: Runtime attestation resilient under memory attacks", ["Shaza Zeitouni", "Ghada Dessouky", "Orlando Arias", "Dean Sullivan", "Ahmad Ibrahim", "Yier Jin", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1109/ICCAD.2017.8203803", "iccad", 2017]], "Yier Jin": [8.256088403868489e-05, ["ATRIUM: Runtime attestation resilient under memory attacks", ["Shaza Zeitouni", "Ghada Dessouky", "Orlando Arias", "Dean Sullivan", "Ahmad Ibrahim", "Yier Jin", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1109/ICCAD.2017.8203803", "iccad", 2017], ["MT-spike: A multilayer time-based spiking neuromorphic architecture with temporal error backpropagation", ["Tao Liu", "Zihao Liu", "Fuhong Lin", "Yier Jin", "Gang Quan", "Wujie Wen"], "https://doi.org/10.1109/ICCAD.2017.8203812", "iccad", 2017]], "Ahmad-Reza Sadeghi": [0, ["ATRIUM: Runtime attestation resilient under memory attacks", ["Shaza Zeitouni", "Ghada Dessouky", "Orlando Arias", "Dean Sullivan", "Ahmad Ibrahim", "Yier Jin", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1109/ICCAD.2017.8203803", "iccad", 2017]], "Jesse Elwell": [0, ["Hardening extended memory access control schemes with self-verified address spaces", ["Jesse Elwell", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/ICCAD.2017.8203804", "iccad", 2017]], "Dmitry Evtyushkin": [0, ["Hardening extended memory access control schemes with self-verified address spaces", ["Jesse Elwell", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/ICCAD.2017.8203804", "iccad", 2017]], "Dmitry Ponomarev": [0, ["Hardening extended memory access control schemes with self-verified address spaces", ["Jesse Elwell", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/ICCAD.2017.8203804", "iccad", 2017]], "Nael B. Abu-Ghazaleh": [0, ["Hardening extended memory access control schemes with self-verified address spaces", ["Jesse Elwell", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/ICCAD.2017.8203804", "iccad", 2017]], "Ryan Riley": [0, ["Hardening extended memory access control schemes with self-verified address spaces", ["Jesse Elwell", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/ICCAD.2017.8203804", "iccad", 2017]], "Muhammad Hassan": [0, ["Early SoC security validation by VP-based static information flow analysis", ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2017.8203805", "iccad", 2017]], "Vladimir Herdt": [0, ["Early SoC security validation by VP-based static information flow analysis", ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2017.8203805", "iccad", 2017]], "Hoang M. Le": [0, ["Early SoC security validation by VP-based static information flow analysis", ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2017.8203805", "iccad", 2017]], "Daniel Grosse": [0, ["Early SoC security validation by VP-based static information flow analysis", ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2017.8203805", "iccad", 2017]], "Norman Kluge": [0, ["Data path optimisation and delay matching for asynchronous bundled-data balsa circuits", ["Norman Kluge", "Ralf Wollowski"], "https://doi.org/10.1109/ICCAD.2017.8203806", "iccad", 2017]], "Ralf Wollowski": [0, ["Data path optimisation and delay matching for asynchronous bundled-data balsa circuits", ["Norman Kluge", "Ralf Wollowski"], "https://doi.org/10.1109/ICCAD.2017.8203806", "iccad", 2017]], "Milan Ceska Jr.": [0, ["Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished", ["Milan Ceska Jr.", "Jiri Matyas", "Vojtech Mrazek", "Lukas Sekanina", "Zdenek Vasicek", "Tomas Vojnar"], "https://doi.org/10.1109/ICCAD.2017.8203807", "iccad", 2017]], "Jiri Matyas": [0, ["Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished", ["Milan Ceska Jr.", "Jiri Matyas", "Vojtech Mrazek", "Lukas Sekanina", "Zdenek Vasicek", "Tomas Vojnar"], "https://doi.org/10.1109/ICCAD.2017.8203807", "iccad", 2017]], "Vojtech Mrazek": [0, ["Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished", ["Milan Ceska Jr.", "Jiri Matyas", "Vojtech Mrazek", "Lukas Sekanina", "Zdenek Vasicek", "Tomas Vojnar"], "https://doi.org/10.1109/ICCAD.2017.8203807", "iccad", 2017]], "Lukas Sekanina": [0, ["Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished", ["Milan Ceska Jr.", "Jiri Matyas", "Vojtech Mrazek", "Lukas Sekanina", "Zdenek Vasicek", "Tomas Vojnar"], "https://doi.org/10.1109/ICCAD.2017.8203807", "iccad", 2017]], "Zdenek Vasicek": [0, ["Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished", ["Milan Ceska Jr.", "Jiri Matyas", "Vojtech Mrazek", "Lukas Sekanina", "Zdenek Vasicek", "Tomas Vojnar"], "https://doi.org/10.1109/ICCAD.2017.8203807", "iccad", 2017]], "Tomas Vojnar": [0, ["Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished", ["Milan Ceska Jr.", "Jiri Matyas", "Vojtech Mrazek", "Lukas Sekanina", "Zdenek Vasicek", "Tomas Vojnar"], "https://doi.org/10.1109/ICCAD.2017.8203807", "iccad", 2017]], "Cunxi Yu": [3.47605016770558e-07, ["Advanced datapath synthesis using graph isomorphism", ["Cunxi Yu", "Mihir Choudhury", "Andrew Sullivan", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.2017.8203808", "iccad", 2017]], "Mihir Choudhury": [0, ["Advanced datapath synthesis using graph isomorphism", ["Cunxi Yu", "Mihir Choudhury", "Andrew Sullivan", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.2017.8203808", "iccad", 2017]], "Andrew Sullivan": [0, ["Advanced datapath synthesis using graph isomorphism", ["Cunxi Yu", "Mihir Choudhury", "Andrew Sullivan", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.2017.8203808", "iccad", 2017]], "Maciej J. Ciesielski": [0, ["Advanced datapath synthesis using graph isomorphism", ["Cunxi Yu", "Mihir Choudhury", "Andrew Sullivan", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.2017.8203808", "iccad", 2017]], "Jieru Zhao": [0, ["COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", ["Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang", "Bingsheng He"], "https://doi.org/10.1109/ICCAD.2017.8203809", "iccad", 2017]], "Liang Feng": [0, ["COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", ["Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang", "Bingsheng He"], "https://doi.org/10.1109/ICCAD.2017.8203809", "iccad", 2017], ["A hybrid approach to cache management in heterogeneous CPU-FPGA platforms", ["Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang"], "https://doi.org/10.1109/ICCAD.2017.8203881", "iccad", 2017]], "Sharad Sinha": [0, ["COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", ["Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang", "Bingsheng He"], "https://doi.org/10.1109/ICCAD.2017.8203809", "iccad", 2017], ["A hybrid approach to cache management in heterogeneous CPU-FPGA platforms", ["Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang"], "https://doi.org/10.1109/ICCAD.2017.8203881", "iccad", 2017]], "Ye Tian": [0, ["ApproxLUT: A novel approximate lookup table-based accelerator", ["Ye Tian", "Ting Wang", "Qian Zhang", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203810", "iccad", 2017]], "Ting Wang": [0.00029418585472740233, ["ApproxLUT: A novel approximate lookup table-based accelerator", ["Ye Tian", "Ting Wang", "Qian Zhang", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203810", "iccad", 2017]], "Qian Zhang": [0, ["ApproxLUT: A novel approximate lookup table-based accelerator", ["Ye Tian", "Ting Wang", "Qian Zhang", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203810", "iccad", 2017]], "Mingze Gao": [0, ["Energy efficient runtime approximate computing on data flow graphs", ["Mingze Gao", "Gang Qu"], "https://doi.org/10.1109/ICCAD.2017.8203811", "iccad", 2017], ["Energy efficient runtime approximate computing on data flow graphs", ["Mingze Gao", "Gang Qu"], "https://doi.org/10.1109/ICCAD.2017.8203876", "iccad", 2017]], "Gang Qu": [0, ["Energy efficient runtime approximate computing on data flow graphs", ["Mingze Gao", "Gang Qu"], "https://doi.org/10.1109/ICCAD.2017.8203811", "iccad", 2017], ["Energy efficient runtime approximate computing on data flow graphs", ["Mingze Gao", "Gang Qu"], "https://doi.org/10.1109/ICCAD.2017.8203876", "iccad", 2017]], "Tao Liu": [0, ["MT-spike: A multilayer time-based spiking neuromorphic architecture with temporal error backpropagation", ["Tao Liu", "Zihao Liu", "Fuhong Lin", "Yier Jin", "Gang Quan", "Wujie Wen"], "https://doi.org/10.1109/ICCAD.2017.8203812", "iccad", 2017]], "Zihao Liu": [0, ["MT-spike: A multilayer time-based spiking neuromorphic architecture with temporal error backpropagation", ["Tao Liu", "Zihao Liu", "Fuhong Lin", "Yier Jin", "Gang Quan", "Wujie Wen"], "https://doi.org/10.1109/ICCAD.2017.8203812", "iccad", 2017]], "Fuhong Lin": [0, ["MT-spike: A multilayer time-based spiking neuromorphic architecture with temporal error backpropagation", ["Tao Liu", "Zihao Liu", "Fuhong Lin", "Yier Jin", "Gang Quan", "Wujie Wen"], "https://doi.org/10.1109/ICCAD.2017.8203812", "iccad", 2017]], "Gang Quan": [0, ["MT-spike: A multilayer time-based spiking neuromorphic architecture with temporal error backpropagation", ["Tao Liu", "Zihao Liu", "Fuhong Lin", "Yier Jin", "Gang Quan", "Wujie Wen"], "https://doi.org/10.1109/ICCAD.2017.8203812", "iccad", 2017]], "Wujie Wen": [0, ["MT-spike: A multilayer time-based spiking neuromorphic architecture with temporal error backpropagation", ["Tao Liu", "Zihao Liu", "Fuhong Lin", "Yier Jin", "Gang Quan", "Wujie Wen"], "https://doi.org/10.1109/ICCAD.2017.8203812", "iccad", 2017]], "Siyu Liao": [0, ["Energy-efficient, high-performance, highly-compressed deep neural network design using block-circulant matrices", ["Siyu Liao", "Zhe Li", "Xue Lin", "Qinru Qiu", "Yanzhi Wang", "Bo Yuan"], "https://doi.org/10.1109/ICCAD.2017.8203813", "iccad", 2017], ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Zhe Li": [0, ["Energy-efficient, high-performance, highly-compressed deep neural network design using block-circulant matrices", ["Siyu Liao", "Zhe Li", "Xue Lin", "Qinru Qiu", "Yanzhi Wang", "Bo Yuan"], "https://doi.org/10.1109/ICCAD.2017.8203813", "iccad", 2017]], "Xue Lin": [0, ["Energy-efficient, high-performance, highly-compressed deep neural network design using block-circulant matrices", ["Siyu Liao", "Zhe Li", "Xue Lin", "Qinru Qiu", "Yanzhi Wang", "Bo Yuan"], "https://doi.org/10.1109/ICCAD.2017.8203813", "iccad", 2017]], "Qinru Qiu": [0, ["Energy-efficient, high-performance, highly-compressed deep neural network design using block-circulant matrices", ["Siyu Liao", "Zhe Li", "Xue Lin", "Qinru Qiu", "Yanzhi Wang", "Bo Yuan"], "https://doi.org/10.1109/ICCAD.2017.8203813", "iccad", 2017], ["A spike-based long short-term memory on a neurosynaptic processor", ["Amar Shrestha", "Khadeer Ahmed", "Yanzhi Wang", "David P. Widemann", "Adam T. Moody", "Brian C. Van Essen", "Qinru Qiu"], "https://doi.org/10.1109/ICCAD.2017.8203836", "iccad", 2017]], "Yanzhi Wang": [1.057469098952879e-07, ["Energy-efficient, high-performance, highly-compressed deep neural network design using block-circulant matrices", ["Siyu Liao", "Zhe Li", "Xue Lin", "Qinru Qiu", "Yanzhi Wang", "Bo Yuan"], "https://doi.org/10.1109/ICCAD.2017.8203813", "iccad", 2017], ["A spike-based long short-term memory on a neurosynaptic processor", ["Amar Shrestha", "Khadeer Ahmed", "Yanzhi Wang", "David P. Widemann", "Adam T. Moody", "Brian C. Van Essen", "Qinru Qiu"], "https://doi.org/10.1109/ICCAD.2017.8203836", "iccad", 2017], ["Deep reinforcement learning: Framework, applications, and embedded implementations: Invited paper", ["Hongjia Li", "Tianshu Wei", "Ao Ren", "Qi Zhu", "Yanzhi Wang"], "https://doi.org/10.1109/ICCAD.2017.8203866", "iccad", 2017]], "Bo Yuan": [0, ["Energy-efficient, high-performance, highly-compressed deep neural network design using block-circulant matrices", ["Siyu Liao", "Zhe Li", "Xue Lin", "Qinru Qiu", "Yanzhi Wang", "Bo Yuan"], "https://doi.org/10.1109/ICCAD.2017.8203813", "iccad", 2017]], "Zahi Moudallal": [0, ["Power scheduling with active power grids", ["Zahi Moudallal", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2017.8203814", "iccad", 2017]], "Farid N. Najm": [0, ["Power scheduling with active power grids", ["Zahi Moudallal", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2017.8203814", "iccad", 2017], ["Power grid verification under transient constraints", ["Mohammad Fawaz", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2017.8203831", "iccad", 2017], ["Fast physics-based electromigration assessment by efficient solution of linear time-invariant (LTI) systems", ["Sandeep Chatterjee", "Valeriy Sukharev", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2017.8203840", "iccad", 2017]], "Bi Wu": [0.0012953797413501889, ["Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs", ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203815", "iccad", 2017]], "Yuanqing Cheng": [0, ["Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs", ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203815", "iccad", 2017]], "Pengcheng Dai": [0, ["Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs", ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203815", "iccad", 2017]], "Jianlei Yang": [3.878922183453426e-10, ["Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs", ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203815", "iccad", 2017]], "Dijun Liu": [0, ["Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs", ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"], "https://doi.org/10.1109/ICCAD.2017.8203815", "iccad", 2017]], "Hong-Wen Chiou": [0, ["Thermal modeling and design on smartphones with heat pipe cooling technique", ["Hong-Wen Chiou", "Yu-Min Lee", "Hsuan-Hsuan Hsiao", "Liang-Chia Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203816", "iccad", 2017]], "Yu-Min Lee": [0.5, ["Thermal modeling and design on smartphones with heat pipe cooling technique", ["Hong-Wen Chiou", "Yu-Min Lee", "Hsuan-Hsuan Hsiao", "Liang-Chia Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203816", "iccad", 2017]], "Hsuan-Hsuan Hsiao": [0, ["Thermal modeling and design on smartphones with heat pipe cooling technique", ["Hong-Wen Chiou", "Yu-Min Lee", "Hsuan-Hsuan Hsiao", "Liang-Chia Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203816", "iccad", 2017]], "Liang-Chia Cheng": [0, ["Thermal modeling and design on smartphones with heat pipe cooling technique", ["Hong-Wen Chiou", "Yu-Min Lee", "Hsuan-Hsuan Hsiao", "Liang-Chia Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203816", "iccad", 2017]], "Yi-Chung Chen": [0, ["Computationally efficient standard-cell FEM-based thermal analysis", ["Yi-Chung Chen", "Scott Ladenheim", "Harry Kalargaris", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "https://doi.org/10.1109/ICCAD.2017.8203817", "iccad", 2017]], "Scott Ladenheim": [0, ["Computationally efficient standard-cell FEM-based thermal analysis", ["Yi-Chung Chen", "Scott Ladenheim", "Harry Kalargaris", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "https://doi.org/10.1109/ICCAD.2017.8203817", "iccad", 2017]], "Harry Kalargaris": [0, ["Computationally efficient standard-cell FEM-based thermal analysis", ["Yi-Chung Chen", "Scott Ladenheim", "Harry Kalargaris", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "https://doi.org/10.1109/ICCAD.2017.8203817", "iccad", 2017]], "Milan Mihajlovic": [0, ["Computationally efficient standard-cell FEM-based thermal analysis", ["Yi-Chung Chen", "Scott Ladenheim", "Harry Kalargaris", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "https://doi.org/10.1109/ICCAD.2017.8203817", "iccad", 2017]], "Vasilis F. Pavlidis": [0, ["Computationally efficient standard-cell FEM-based thermal analysis", ["Yi-Chung Chen", "Scott Ladenheim", "Harry Kalargaris", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "https://doi.org/10.1109/ICCAD.2017.8203817", "iccad", 2017]], "Szu-To Chen": [0, ["An integrated-spreading-based macro-refining algorithm for large-scale mixed-size circuit designs", ["Szu-To Chen", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203818", "iccad", 2017]], "Chin-Hao Chang": [4.821242873731535e-05, ["A novel damped-wave framework for macro placement", ["Chin-Hao Chang", "Yao-Wen Chang", "Tung-Chieh Chen"], "https://doi.org/10.1109/ICCAD.2017.8203819", "iccad", 2017]], "Mingyu Woo": [0.39686670899391174, ["GRASP based metaheuristics for layout pattern classification", ["Mingyu Woo", "Seungwon Kim", "Seokhyeong Kang"], "https://doi.org/10.1109/ICCAD.2017.8203820", "iccad", 2017]], "Seungwon Kim": [0.9942077696323395, ["GRASP based metaheuristics for layout pattern classification", ["Mingyu Woo", "Seungwon Kim", "Seokhyeong Kang"], "https://doi.org/10.1109/ICCAD.2017.8203820", "iccad", 2017]], "Seokhyeong Kang": [0.9988771378993988, ["GRASP based metaheuristics for layout pattern classification", ["Mingyu Woo", "Seungwon Kim", "Seokhyeong Kang"], "https://doi.org/10.1109/ICCAD.2017.8203820", "iccad", 2017]], "Yun-Chih Kuo": [0, ["Clock-aware placement for large-scale heterogeneous FPGAs", ["Yun-Chih Kuo", "Chau-Chin Huang", "Shih-Chun Chen", "Chun-Han Chiang", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.2017.8203821", "iccad", 2017]], "Chau-Chin Huang": [0, ["Clock-aware placement for large-scale heterogeneous FPGAs", ["Yun-Chih Kuo", "Chau-Chin Huang", "Shih-Chun Chen", "Chun-Han Chiang", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.2017.8203821", "iccad", 2017]], "Shih-Chun Chen": [0, ["Clock-aware placement for large-scale heterogeneous FPGAs", ["Yun-Chih Kuo", "Chau-Chin Huang", "Shih-Chun Chen", "Chun-Han Chiang", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.2017.8203821", "iccad", 2017], ["FPGA placement and routing", ["Shih-Chun Chen", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2017.8203878", "iccad", 2017]], "Chun-Han Chiang": [0, ["Clock-aware placement for large-scale heterogeneous FPGAs", ["Yun-Chih Kuo", "Chau-Chin Huang", "Shih-Chun Chen", "Chun-Han Chiang", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.2017.8203821", "iccad", 2017]], "Sy-Yen Kuo": [0, ["Clock-aware placement for large-scale heterogeneous FPGAs", ["Yun-Chih Kuo", "Chau-Chin Huang", "Shih-Chun Chen", "Chun-Han Chiang", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.2017.8203821", "iccad", 2017]], "Yue Zha": [0, ["RRAM-based reconfigurable in-memory computing architecture with hybrid routing", ["Yue Zha", "Jing Li"], "https://doi.org/10.1109/ICCAD.2017.8203822", "iccad", 2017]], "Jing Li": [0, ["RRAM-based reconfigurable in-memory computing architecture with hybrid routing", ["Yue Zha", "Jing Li"], "https://doi.org/10.1109/ICCAD.2017.8203822", "iccad", 2017]], "Aayush Ankit": [0, ["TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design", ["Aayush Ankit", "Abhronil Sengupta", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2017.8203823", "iccad", 2017]], "Abhronil Sengupta": [0, ["TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design", ["Aayush Ankit", "Abhronil Sengupta", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2017.8203823", "iccad", 2017]], "Kaushik Roy": [0, ["TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design", ["Aayush Ankit", "Abhronil Sengupta", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2017.8203823", "iccad", 2017]], "Bonan Yan": [0, ["A closed-loop design to enhance weight stability of memristor based neural network chips", ["Bonan Yan", "Jianhua Yang", "Qing Wu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1109/ICCAD.2017.8203824", "iccad", 2017]], "Jianhua Yang": [2.3844657914828815e-09, ["A closed-loop design to enhance weight stability of memristor based neural network chips", ["Bonan Yan", "Jianhua Yang", "Qing Wu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1109/ICCAD.2017.8203824", "iccad", 2017]], "Qing Wu": [0.00010747246778919362, ["A closed-loop design to enhance weight stability of memristor based neural network chips", ["Bonan Yan", "Jianhua Yang", "Qing Wu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1109/ICCAD.2017.8203824", "iccad", 2017]], "Farnood Merrikh-Bayat": [0, ["Memristor-based perceptron classifier: Increasing complexity and coping with imperfect hardware", ["Farnood Merrikh-Bayat", "Mirko Prezioso", "Bhaswar Chakrabarti", "Irina Kataeva", "Dmitri B. Strukov"], "https://doi.org/10.1109/ICCAD.2017.8203825", "iccad", 2017]], "Mirko Prezioso": [0, ["Memristor-based perceptron classifier: Increasing complexity and coping with imperfect hardware", ["Farnood Merrikh-Bayat", "Mirko Prezioso", "Bhaswar Chakrabarti", "Irina Kataeva", "Dmitri B. Strukov"], "https://doi.org/10.1109/ICCAD.2017.8203825", "iccad", 2017]], "Bhaswar Chakrabarti": [0, ["Memristor-based perceptron classifier: Increasing complexity and coping with imperfect hardware", ["Farnood Merrikh-Bayat", "Mirko Prezioso", "Bhaswar Chakrabarti", "Irina Kataeva", "Dmitri B. Strukov"], "https://doi.org/10.1109/ICCAD.2017.8203825", "iccad", 2017]], "Irina Kataeva": [0, ["Memristor-based perceptron classifier: Increasing complexity and coping with imperfect hardware", ["Farnood Merrikh-Bayat", "Mirko Prezioso", "Bhaswar Chakrabarti", "Irina Kataeva", "Dmitri B. Strukov"], "https://doi.org/10.1109/ICCAD.2017.8203825", "iccad", 2017]], "Dmitri B. Strukov": [0, ["Memristor-based perceptron classifier: Increasing complexity and coping with imperfect hardware", ["Farnood Merrikh-Bayat", "Mirko Prezioso", "Bhaswar Chakrabarti", "Irina Kataeva", "Dmitri B. Strukov"], "https://doi.org/10.1109/ICCAD.2017.8203825", "iccad", 2017]], "Dongyoun Yi": [0.9999948143959045, ["Switch cell optimization of power-gated modern system-on-chips", ["Dongyoun Yi", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2017.8203826", "iccad", 2017]], "Taewhan Kim": [1, ["Switch cell optimization of power-gated modern system-on-chips", ["Dongyoun Yi", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2017.8203826", "iccad", 2017]], "Ting-Chou Lin": [0, ["Redistribution layer routing for wafer-level integrated fan-out package-on-packages", ["Ting-Chou Lin", "Chia-Chih Chi", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2017.8203827", "iccad", 2017]], "Chia-Chih Chi": [0, ["Redistribution layer routing for wafer-level integrated fan-out package-on-packages", ["Ting-Chou Lin", "Chia-Chih Chi", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2017.8203827", "iccad", 2017]], "Gengjie Chen": [0, ["SALT: Provably good routing topology by a novel steiner shallow-light tree algorithm", ["Gengjie Chen", "Peishan Tu", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2017.8203828", "iccad", 2017], ["Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper)", ["Chak-Wa Pui", "Gengjie Chen", "Yuzhe Ma", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203880", "iccad", 2017]], "Peishan Tu": [0, ["SALT: Provably good routing topology by a novel steiner shallow-light tree algorithm", ["Gengjie Chen", "Peishan Tu", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2017.8203828", "iccad", 2017]], "Evangeline F. Y. Young": [0, ["SALT: Provably good routing topology by a novel steiner shallow-light tree algorithm", ["Gengjie Chen", "Peishan Tu", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2017.8203828", "iccad", 2017], ["Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper)", ["Chak-Wa Pui", "Gengjie Chen", "Yuzhe Ma", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203880", "iccad", 2017]], "Minghua Shen": [0, ["A coordinated synchronous and asynchronous parallel routing approach for FPGAs", ["Minghua Shen", "Guojie Luo", "Nong Xiao"], "https://doi.org/10.1109/ICCAD.2017.8203829", "iccad", 2017]], "Guojie Luo": [0, ["A coordinated synchronous and asynchronous parallel routing approach for FPGAs", ["Minghua Shen", "Guojie Luo", "Nong Xiao"], "https://doi.org/10.1109/ICCAD.2017.8203829", "iccad", 2017]], "Nong Xiao": [0, ["A coordinated synchronous and asynchronous parallel routing approach for FPGAs", ["Minghua Shen", "Guojie Luo", "Nong Xiao"], "https://doi.org/10.1109/ICCAD.2017.8203829", "iccad", 2017]], "Hari Cherupalli": [0, ["Scalable N-worst algorithms for dynamic timing and activity analysis", ["Hari Cherupalli", "John Sartori"], "https://doi.org/10.1109/ICCAD.2017.8203830", "iccad", 2017]], "John Sartori": [0, ["Scalable N-worst algorithms for dynamic timing and activity analysis", ["Hari Cherupalli", "John Sartori"], "https://doi.org/10.1109/ICCAD.2017.8203830", "iccad", 2017]], "Mohammad Fawaz": [0, ["Power grid verification under transient constraints", ["Mohammad Fawaz", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2017.8203831", "iccad", 2017]], "Zhiqiang Zhao": [0, ["SAMG: Sparsified graph-theoretic algebraic multigrid for solving large symmetric diagonally dominant (SDD) matrices", ["Zhiqiang Zhao", "Yongyu Wang", "Zhuo Feng"], "https://doi.org/10.1109/ICCAD.2017.8203832", "iccad", 2017]], "Yongyu Wang": [0.24917341768741608, ["SAMG: Sparsified graph-theoretic algebraic multigrid for solving large symmetric diagonally dominant (SDD) matrices", ["Zhiqiang Zhao", "Yongyu Wang", "Zhuo Feng"], "https://doi.org/10.1109/ICCAD.2017.8203832", "iccad", 2017]], "Zhuo Feng": [0, ["SAMG: Sparsified graph-theoretic algebraic multigrid for solving large symmetric diagonally dominant (SDD) matrices", ["Zhiqiang Zhao", "Yongyu Wang", "Zhuo Feng"], "https://doi.org/10.1109/ICCAD.2017.8203832", "iccad", 2017]], "Guo-Gin Fan": [0, ["State retention for power gated design with non-uniform multi-bit retention latches", ["Guo-Gin Fan", "Mark Po-Hung Lin"], "https://doi.org/10.1109/ICCAD.2017.8203833", "iccad", 2017]], "Mark Po-Hung Lin": [0, ["State retention for power gated design with non-uniform multi-bit retention latches", ["Guo-Gin Fan", "Mark Po-Hung Lin"], "https://doi.org/10.1109/ICCAD.2017.8203833", "iccad", 2017]], "Zhanwei Zhong": [0, ["Adaptive error recovery in MEDA biochips based on droplet-aliquot operations and predictive analysis", ["Zhanwei Zhong", "Zipeng Li", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2017.8203834", "iccad", 2017]], "Zipeng Li": [0, ["Adaptive error recovery in MEDA biochips based on droplet-aliquot operations and predictive analysis", ["Zhanwei Zhong", "Zipeng Li", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2017.8203834", "iccad", 2017]], "Krishnendu Chakrabarty": [0, ["Adaptive error recovery in MEDA biochips based on droplet-aliquot operations and predictive analysis", ["Zhanwei Zhong", "Zipeng Li", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2017.8203834", "iccad", 2017], ["Sortex: Efficient timing-driven synthesis of reconfigurable flow-based biochips for scalable single-cell screening", ["Mohamed Ibrahim", "Aditya Sridhar", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2017.8203835", "iccad", 2017], ["Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper)", ["Kyungwook Chang", "Abhishek Koneru", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2017.8203860", "iccad", 2017]], "Mohamed Ibrahim": [0, ["Sortex: Efficient timing-driven synthesis of reconfigurable flow-based biochips for scalable single-cell screening", ["Mohamed Ibrahim", "Aditya Sridhar", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2017.8203835", "iccad", 2017]], "Aditya Sridhar": [0, ["Sortex: Efficient timing-driven synthesis of reconfigurable flow-based biochips for scalable single-cell screening", ["Mohamed Ibrahim", "Aditya Sridhar", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2017.8203835", "iccad", 2017]], "Ulf Schlichtmann": [0, ["Sortex: Efficient timing-driven synthesis of reconfigurable flow-based biochips for scalable single-cell screening", ["Mohamed Ibrahim", "Aditya Sridhar", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2017.8203835", "iccad", 2017]], "Amar Shrestha": [0, ["A spike-based long short-term memory on a neurosynaptic processor", ["Amar Shrestha", "Khadeer Ahmed", "Yanzhi Wang", "David P. Widemann", "Adam T. Moody", "Brian C. Van Essen", "Qinru Qiu"], "https://doi.org/10.1109/ICCAD.2017.8203836", "iccad", 2017]], "Khadeer Ahmed": [0, ["A spike-based long short-term memory on a neurosynaptic processor", ["Amar Shrestha", "Khadeer Ahmed", "Yanzhi Wang", "David P. Widemann", "Adam T. Moody", "Brian C. Van Essen", "Qinru Qiu"], "https://doi.org/10.1109/ICCAD.2017.8203836", "iccad", 2017]], "David P. Widemann": [0, ["A spike-based long short-term memory on a neurosynaptic processor", ["Amar Shrestha", "Khadeer Ahmed", "Yanzhi Wang", "David P. Widemann", "Adam T. Moody", "Brian C. Van Essen", "Qinru Qiu"], "https://doi.org/10.1109/ICCAD.2017.8203836", "iccad", 2017]], "Adam T. Moody": [0, ["A spike-based long short-term memory on a neurosynaptic processor", ["Amar Shrestha", "Khadeer Ahmed", "Yanzhi Wang", "David P. Widemann", "Adam T. Moody", "Brian C. Van Essen", "Qinru Qiu"], "https://doi.org/10.1109/ICCAD.2017.8203836", "iccad", 2017]], "Brian C. Van Essen": [0, ["A spike-based long short-term memory on a neurosynaptic processor", ["Amar Shrestha", "Khadeer Ahmed", "Yanzhi Wang", "David P. Widemann", "Adam T. Moody", "Brian C. Van Essen", "Qinru Qiu"], "https://doi.org/10.1109/ICCAD.2017.8203836", "iccad", 2017]], "Meng Yang": [0.0010469662374816835, ["Design of accurate stochastic number generators with noisy emerging devices for stochastic computing", ["Meng Yang", "John P. Hayes", "Deliang Fan", "Weikang Qian"], "https://doi.org/10.1109/ICCAD.2017.8203837", "iccad", 2017]], "John P. Hayes": [0, ["Design of accurate stochastic number generators with noisy emerging devices for stochastic computing", ["Meng Yang", "John P. Hayes", "Deliang Fan", "Weikang Qian"], "https://doi.org/10.1109/ICCAD.2017.8203837", "iccad", 2017]], "Deliang Fan": [0, ["Design of accurate stochastic number generators with noisy emerging devices for stochastic computing", ["Meng Yang", "John P. Hayes", "Deliang Fan", "Weikang Qian"], "https://doi.org/10.1109/ICCAD.2017.8203837", "iccad", 2017]], "Weikang Qian": [0, ["Design of accurate stochastic number generators with noisy emerging devices for stochastic computing", ["Meng Yang", "John P. Hayes", "Deliang Fan", "Weikang Qian"], "https://doi.org/10.1109/ICCAD.2017.8203837", "iccad", 2017]], "Tengtao Li": [0, ["Stress-aware performance evaluation of 3D-stacked wide I/O DRAMs", ["Tengtao Li", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2017.8203838", "iccad", 2017]], "Sachin S. Sapatnekar": [0, ["Stress-aware performance evaluation of 3D-stacked wide I/O DRAMs", ["Tengtao Li", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2017.8203838", "iccad", 2017]], "Jiangwei Zhang": [0, ["Dynamic partitioning to mitigate stuck-at faults in emerging memories", ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1109/ICCAD.2017.8203839", "iccad", 2017]], "Donald Kline Jr.": [0, ["Dynamic partitioning to mitigate stuck-at faults in emerging memories", ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1109/ICCAD.2017.8203839", "iccad", 2017]], "Liang Fang": [0, ["Dynamic partitioning to mitigate stuck-at faults in emerging memories", ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1109/ICCAD.2017.8203839", "iccad", 2017]], "Rami G. Melhem": [0, ["Dynamic partitioning to mitigate stuck-at faults in emerging memories", ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1109/ICCAD.2017.8203839", "iccad", 2017]], "Alex K. Jones": [0, ["Dynamic partitioning to mitigate stuck-at faults in emerging memories", ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1109/ICCAD.2017.8203839", "iccad", 2017]], "Sandeep Chatterjee": [0, ["Fast physics-based electromigration assessment by efficient solution of linear time-invariant (LTI) systems", ["Sandeep Chatterjee", "Valeriy Sukharev", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2017.8203840", "iccad", 2017]], "Valeriy Sukharev": [0, ["Fast physics-based electromigration assessment by efficient solution of linear time-invariant (LTI) systems", ["Sandeep Chatterjee", "Valeriy Sukharev", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2017.8203840", "iccad", 2017]], "ChangHo Han": [0.9115409255027771, ["Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI", ["ChangHo Han", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1109/ICCAD.2017.8203841", "iccad", 2017]], "Kwangsoo Han": [0.9999126493930817, ["Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI", ["ChangHo Han", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1109/ICCAD.2017.8203841", "iccad", 2017]], "Andrew B. Kahng": [8.938514595158153e-09, ["Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI", ["ChangHo Han", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1109/ICCAD.2017.8203841", "iccad", 2017]], "Hyein Lee": [0.9502944648265839, ["Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI", ["ChangHo Han", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1109/ICCAD.2017.8203841", "iccad", 2017]], "Lutong Wang": [2.7056162110739024e-07, ["Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI", ["ChangHo Han", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1109/ICCAD.2017.8203841", "iccad", 2017]], "Bangqi Xu": [0, ["Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI", ["ChangHo Han", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1109/ICCAD.2017.8203841", "iccad", 2017]], "Samit Chaudhuri": [0, ["SAT-based compilation to a non-vonNeumann processor", ["Samit Chaudhuri", "Asmus Hetzel"], "https://doi.org/10.1109/ICCAD.2017.8203842", "iccad", 2017]], "Asmus Hetzel": [0, ["SAT-based compilation to a non-vonNeumann processor", ["Samit Chaudhuri", "Asmus Hetzel"], "https://doi.org/10.1109/ICCAD.2017.8203842", "iccad", 2017]], "Pietro Mercati": [0, ["P4: Phase-based power/performance prediction of heterogeneous systems via neural networks", ["Yeseong Kim", "Pietro Mercati", "Ankit More", "Emily Shriver", "Tajana Rosing"], "https://doi.org/10.1109/ICCAD.2017.8203843", "iccad", 2017]], "Ankit More": [0, ["P4: Phase-based power/performance prediction of heterogeneous systems via neural networks", ["Yeseong Kim", "Pietro Mercati", "Ankit More", "Emily Shriver", "Tajana Rosing"], "https://doi.org/10.1109/ICCAD.2017.8203843", "iccad", 2017]], "Emily Shriver": [0, ["P4: Phase-based power/performance prediction of heterogeneous systems via neural networks", ["Yeseong Kim", "Pietro Mercati", "Ankit More", "Emily Shriver", "Tajana Rosing"], "https://doi.org/10.1109/ICCAD.2017.8203843", "iccad", 2017]], "Young-kyu Choi": [0.9995349943637848, ["HLScope+, : Fast and accurate performance estimation for FPGA HLS", ["Young-kyu Choi", "Peng Zhang", "Peng Li", "Jason Cong"], "https://doi.org/10.1109/ICCAD.2017.8203844", "iccad", 2017]], "Peng Zhang": [0, ["HLScope+, : Fast and accurate performance estimation for FPGA HLS", ["Young-kyu Choi", "Peng Zhang", "Peng Li", "Jason Cong"], "https://doi.org/10.1109/ICCAD.2017.8203844", "iccad", 2017]], "Peng Li": [0, ["HLScope+, : Fast and accurate performance estimation for FPGA HLS", ["Young-kyu Choi", "Peng Zhang", "Peng Li", "Jason Cong"], "https://doi.org/10.1109/ICCAD.2017.8203844", "iccad", 2017]], "Jason Cong": [0, ["HLScope+, : Fast and accurate performance estimation for FPGA HLS", ["Young-kyu Choi", "Peng Zhang", "Peng Li", "Jason Cong"], "https://doi.org/10.1109/ICCAD.2017.8203844", "iccad", 2017]], "Dajung Lee": [0.7400832623243332, ["A streaming clustering approach using a heterogeneous system for big data analysis", ["Dajung Lee", "Alric Althoff", "Dustin Richmond", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203845", "iccad", 2017]], "Alric Althoff": [0, ["A streaming clustering approach using a heterogeneous system for big data analysis", ["Dajung Lee", "Alric Althoff", "Dustin Richmond", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203845", "iccad", 2017]], "Dustin Richmond": [0, ["A streaming clustering approach using a heterogeneous system for big data analysis", ["Dajung Lee", "Alric Althoff", "Dustin Richmond", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203845", "iccad", 2017]], "Lu Zhang": [0, ["Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans", ["Wei Hu", "Lu Zhang", "Armaiti Ardeshiricham", "Jeremy Blackstone", "Bochuan Hou", "Yu Tai", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203846", "iccad", 2017]], "Jeremy Blackstone": [0, ["Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans", ["Wei Hu", "Lu Zhang", "Armaiti Ardeshiricham", "Jeremy Blackstone", "Bochuan Hou", "Yu Tai", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203846", "iccad", 2017]], "Bochuan Hou": [0, ["Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans", ["Wei Hu", "Lu Zhang", "Armaiti Ardeshiricham", "Jeremy Blackstone", "Bochuan Hou", "Yu Tai", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203846", "iccad", 2017]], "Yu Tai": [0, ["Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans", ["Wei Hu", "Lu Zhang", "Armaiti Ardeshiricham", "Jeremy Blackstone", "Bochuan Hou", "Yu Tai", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2017.8203846", "iccad", 2017]], "Nicole Fern": [0, ["Mining mutation testing simulation traces for security and testbench debugging", ["Nicole Fern", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203847", "iccad", 2017]], "Kwang-Ting Cheng": [0, ["Mining mutation testing simulation traces for security and testbench debugging", ["Nicole Fern", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2017.8203847", "iccad", 2017]], "Kiruba Sankaran Subramani": [0, ["ACE: Adaptive channel estimation for detecting analog/RF trojans in WLAN transceivers", ["Kiruba Sankaran Subramani", "Angelos Antonopoulos", "Ahmed Attia Abotabl", "Aria Nosratinia", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2017.8203848", "iccad", 2017]], "Angelos Antonopoulos": [0, ["ACE: Adaptive channel estimation for detecting analog/RF trojans in WLAN transceivers", ["Kiruba Sankaran Subramani", "Angelos Antonopoulos", "Ahmed Attia Abotabl", "Aria Nosratinia", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2017.8203848", "iccad", 2017]], "Ahmed Attia Abotabl": [0, ["ACE: Adaptive channel estimation for detecting analog/RF trojans in WLAN transceivers", ["Kiruba Sankaran Subramani", "Angelos Antonopoulos", "Ahmed Attia Abotabl", "Aria Nosratinia", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2017.8203848", "iccad", 2017]], "Aria Nosratinia": [0, ["ACE: Adaptive channel estimation for detecting analog/RF trojans in WLAN transceivers", ["Kiruba Sankaran Subramani", "Angelos Antonopoulos", "Ahmed Attia Abotabl", "Aria Nosratinia", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2017.8203848", "iccad", 2017]], "Yiorgos Makris": [0, ["ACE: Adaptive channel estimation for detecting analog/RF trojans in WLAN transceivers", ["Kiruba Sankaran Subramani", "Angelos Antonopoulos", "Ahmed Attia Abotabl", "Aria Nosratinia", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2017.8203848", "iccad", 2017]], "Dylan Stow": [0, ["Cost-effective design of scalable high-performance systems using active and passive interposers", ["Dylan Stow", "Yuan Xie", "Taniya Siddiqua", "Gabriel H. Loh"], "https://doi.org/10.1109/ICCAD.2017.8203849", "iccad", 2017]], "Taniya Siddiqua": [0, ["Cost-effective design of scalable high-performance systems using active and passive interposers", ["Dylan Stow", "Yuan Xie", "Taniya Siddiqua", "Gabriel H. Loh"], "https://doi.org/10.1109/ICCAD.2017.8203849", "iccad", 2017]], "Gabriel H. Loh": [0, ["Cost-effective design of scalable high-performance systems using active and passive interposers", ["Dylan Stow", "Yuan Xie", "Taniya Siddiqua", "Gabriel H. Loh"], "https://doi.org/10.1109/ICCAD.2017.8203849", "iccad", 2017]], "Quan Deng": [0, ["Towards warp-scheduler friendly STT-RAM/SRAM hybrid GPGPU register file design", ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203850", "iccad", 2017]], "Minxuan Zhang": [0, ["Towards warp-scheduler friendly STT-RAM/SRAM hybrid GPGPU register file design", ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2017.8203850", "iccad", 2017]], "Monodeep Kar": [0, ["A case for low frequency single cycle multi hop NoCs for energy efficiency and high performance", ["Monodeep Kar", "Tushar Krishna"], "https://doi.org/10.1109/ICCAD.2017.8203851", "iccad", 2017]], "Tushar Krishna": [0, ["A case for low frequency single cycle multi hop NoCs for energy efficiency and high performance", ["Monodeep Kar", "Tushar Krishna"], "https://doi.org/10.1109/ICCAD.2017.8203851", "iccad", 2017]], "Zhongda Yang": [9.896482566773557e-08, ["MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs", ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203852", "iccad", 2017]], "Wei Wen": [0, ["MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs", ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203852", "iccad", 2017]], "Chunpeng Wu": [1.2078960935468785e-05, ["MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs", ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203852", "iccad", 2017]], "Linghao Song": [2.887274169749432e-10, ["MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs", ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2017.8203852", "iccad", 2017]], "Tsung-Wei Huang": [0, ["DtCraft: A distributed execution engine for compute-intensive applications", ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2017.8203853", "iccad", 2017]], "Chun-Xun Lin": [0, ["DtCraft: A distributed execution engine for compute-intensive applications", ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2017.8203853", "iccad", 2017]], "Martin D. F. Wong": [0, ["DtCraft: A distributed execution engine for compute-intensive applications", ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2017.8203853", "iccad", 2017]], "Mohamed Baker Alawieh": [0, ["Efficient programming of reconfigurable radio frequency (RF) systems", ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"], "https://doi.org/10.1109/ICCAD.2017.8203855", "iccad", 2017]], "Fa Wang": [9.835227501753252e-06, ["Efficient programming of reconfigurable radio frequency (RF) systems", ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"], "https://doi.org/10.1109/ICCAD.2017.8203855", "iccad", 2017]], "Jun Tao": [0, ["Efficient programming of reconfigurable radio frequency (RF) systems", ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"], "https://doi.org/10.1109/ICCAD.2017.8203855", "iccad", 2017]], "Shihui Yin": [0, ["Efficient programming of reconfigurable radio frequency (RF) systems", ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"], "https://doi.org/10.1109/ICCAD.2017.8203855", "iccad", 2017]], "Minhee Jun": [0.8723496496677399, ["Efficient programming of reconfigurable radio frequency (RF) systems", ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"], "https://doi.org/10.1109/ICCAD.2017.8203855", "iccad", 2017]], "Xin Li": [0, ["Efficient programming of reconfigurable radio frequency (RF) systems", ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"], "https://doi.org/10.1109/ICCAD.2017.8203855", "iccad", 2017], ["Impact of circuit-level non-idealities on vision-based autonomous driving systems", ["Handi Yu", "Changhao Yan", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1109/ICCAD.2017.8203887", "iccad", 2017]], "Tamal Mukherjee": [0, ["Efficient programming of reconfigurable radio frequency (RF) systems", ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"], "https://doi.org/10.1109/ICCAD.2017.8203855", "iccad", 2017]], "Rohit Negi": [0, ["Efficient programming of reconfigurable radio frequency (RF) systems", ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"], "https://doi.org/10.1109/ICCAD.2017.8203855", "iccad", 2017]], "Shaofeng Guo": [0, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Runsheng Wang": [6.054920831388699e-08, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Zhuoqing Yu": [3.0952541961795643e-12, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Peng Hao": [0, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Pengpeng Ren": [0, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Yangyuan Wang": [4.106681330995343e-06, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Chunyi Huang": [0, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Tianlei Guo": [0, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Alvin Chen": [0, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Jushan Xie": [0, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Ru Huang": [0, ["Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator", ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "https://doi.org/10.1109/ICCAD.2017.8203856", "iccad", 2017]], "Hongge Chen": [0, ["Online and incremental machine learning approaches for IC yield improvement", ["Hongge Chen", "Duane S. Boning"], "https://doi.org/10.1109/ICCAD.2017.8203857", "iccad", 2017]], "Duane S. Boning": [0, ["Online and incremental machine learning approaches for IC yield improvement", ["Hongge Chen", "Duane S. Boning"], "https://doi.org/10.1109/ICCAD.2017.8203857", "iccad", 2017]], "Xunzhao Yin": [0, ["An analog SAT solver based on a deterministic dynamical system: (Invited paper)", ["Xunzhao Yin", "Zoltan Toroczkai", "Xiaobo Sharon Hu"], "https://doi.org/10.1109/ICCAD.2017.8203858", "iccad", 2017]], "Zoltan Toroczkai": [0, ["An analog SAT solver based on a deterministic dynamical system: (Invited paper)", ["Xunzhao Yin", "Zoltan Toroczkai", "Xiaobo Sharon Hu"], "https://doi.org/10.1109/ICCAD.2017.8203858", "iccad", 2017]], "Xiaobo Sharon Hu": [0, ["An analog SAT solver based on a deterministic dynamical system: (Invited paper)", ["Xunzhao Yin", "Zoltan Toroczkai", "Xiaobo Sharon Hu"], "https://doi.org/10.1109/ICCAD.2017.8203858", "iccad", 2017], ["Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks", ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Jinglan Liu", "Cheng Zhuo", "Xiaobo Sharon Hu", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2017.8203873", "iccad", 2017]], "Abhinav Parihar": [0, ["Connecting spectral techniques for graph coloring and eigen properties of coupled dynamics: A pathway for solving combinatorial optimizations (Invited paper)", ["Abhinav Parihar", "Nikhil Shukla", "Matthew Jerry", "Suman Datta", "Arijit Raychowdhury"], "https://doi.org/10.1109/ICCAD.2017.8203859", "iccad", 2017]], "Nikhil Shukla": [0, ["Connecting spectral techniques for graph coloring and eigen properties of coupled dynamics: A pathway for solving combinatorial optimizations (Invited paper)", ["Abhinav Parihar", "Nikhil Shukla", "Matthew Jerry", "Suman Datta", "Arijit Raychowdhury"], "https://doi.org/10.1109/ICCAD.2017.8203859", "iccad", 2017]], "Matthew Jerry": [0, ["Connecting spectral techniques for graph coloring and eigen properties of coupled dynamics: A pathway for solving combinatorial optimizations (Invited paper)", ["Abhinav Parihar", "Nikhil Shukla", "Matthew Jerry", "Suman Datta", "Arijit Raychowdhury"], "https://doi.org/10.1109/ICCAD.2017.8203859", "iccad", 2017]], "Suman Datta": [0, ["Connecting spectral techniques for graph coloring and eigen properties of coupled dynamics: A pathway for solving combinatorial optimizations (Invited paper)", ["Abhinav Parihar", "Nikhil Shukla", "Matthew Jerry", "Suman Datta", "Arijit Raychowdhury"], "https://doi.org/10.1109/ICCAD.2017.8203859", "iccad", 2017]], "Arijit Raychowdhury": [0, ["Connecting spectral techniques for graph coloring and eigen properties of coupled dynamics: A pathway for solving combinatorial optimizations (Invited paper)", ["Abhinav Parihar", "Nikhil Shukla", "Matthew Jerry", "Suman Datta", "Arijit Raychowdhury"], "https://doi.org/10.1109/ICCAD.2017.8203859", "iccad", 2017]], "Kyungwook Chang": [0.9999757707118988, ["Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper)", ["Kyungwook Chang", "Abhishek Koneru", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2017.8203860", "iccad", 2017], ["Full-chip monolithic 3D IC design and power performance analysis with ASAP7 library: (Invited Paper)", ["Kyungwook Chang", "Bon Woong Ku", "Saurabh Sinha", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2017.8203891", "iccad", 2017]], "Abhishek Koneru": [0, ["Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper)", ["Kyungwook Chang", "Abhishek Koneru", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2017.8203860", "iccad", 2017]], "Sung Kyu Lim": [0.9975332617759705, ["Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper)", ["Kyungwook Chang", "Abhishek Koneru", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2017.8203860", "iccad", 2017], ["Full-chip monolithic 3D IC design and power performance analysis with ASAP7 library: (Invited Paper)", ["Kyungwook Chang", "Bon Woong Ku", "Saurabh Sinha", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2017.8203891", "iccad", 2017]], "Shengcheng Wang": [0.00026012014131993055, ["Leveraging recovery effect to reduce electromigration degradation in power/ground TSV", ["Shengcheng Wang", "Zeyu Sun", "Yuan Cheng", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2017.8203861", "iccad", 2017]], "Zeyu Sun": [0.0001398636886733584, ["Leveraging recovery effect to reduce electromigration degradation in power/ground TSV", ["Shengcheng Wang", "Zeyu Sun", "Yuan Cheng", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2017.8203861", "iccad", 2017]], "Yuan Cheng": [0, ["Leveraging recovery effect to reduce electromigration degradation in power/ground TSV", ["Shengcheng Wang", "Zeyu Sun", "Yuan Cheng", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2017.8203861", "iccad", 2017]], "Mehdi Baradaran Tahoori": [0, ["Leveraging recovery effect to reduce electromigration degradation in power/ground TSV", ["Shengcheng Wang", "Zeyu Sun", "Yuan Cheng", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2017.8203861", "iccad", 2017]], "Xiaofan Zhang": [0, ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203862", "iccad", 2017], ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203875", "iccad", 2017]], "Anand Ramachandran": [0, ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203862", "iccad", 2017], ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203875", "iccad", 2017]], "Chuanhao Zhuge": [0, ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203862", "iccad", 2017], ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203875", "iccad", 2017]], "Di He": [0, ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203862", "iccad", 2017], ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203875", "iccad", 2017]], "Wei Zuo": [0, ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203862", "iccad", 2017], ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203875", "iccad", 2017]], "Zuofu Cheng": [0, ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203862", "iccad", 2017], ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203875", "iccad", 2017]], "Kyle Rupnow": [0, ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203862", "iccad", 2017], ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203875", "iccad", 2017]], "Deming Chen": [0, ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203862", "iccad", 2017], ["Machine learning on FPGAs to face the IoT revolution", ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2017.8203875", "iccad", 2017]], "Kang Yao": [0, ["Thermal-sensitive design and power optimization for a 3D torus-based optical NoC", ["Kang Yao", "Yaoyao Ye", "Sudeep Pasricha", "Jiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203863", "iccad", 2017]], "Yaoyao Ye": [1.08731679659968e-07, ["Thermal-sensitive design and power optimization for a 3D torus-based optical NoC", ["Kang Yao", "Yaoyao Ye", "Sudeep Pasricha", "Jiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203863", "iccad", 2017]], "Sudeep Pasricha": [0, ["Thermal-sensitive design and power optimization for a 3D torus-based optical NoC", ["Kang Yao", "Yaoyao Ye", "Sudeep Pasricha", "Jiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203863", "iccad", 2017]], "Jiang Xu": [0, ["Thermal-sensitive design and power optimization for a 3D torus-based optical NoC", ["Kang Yao", "Yaoyao Ye", "Sudeep Pasricha", "Jiang Xu"], "https://doi.org/10.1109/ICCAD.2017.8203863", "iccad", 2017]], "Qide Dong": [4.742497731058393e-05, ["VoCaM: Visualization oriented convolutional neural network acceleration on mobile system: Invited paper", ["Zhuwei Qin", "Zirui Xu", "Qide Dong", "Yiran Chen", "Xiang Chen"], "https://doi.org/10.1109/ICCAD.2017.8203864", "iccad", 2017]], "Xiaodao Chen": [0, ["Offshore oil spill monitoring and detection: Improving risk management for offshore petroleum cyber-physical systems: (Invited paper)", ["Xiaodao Chen", "Dongmei Zhang", "Yuewei Wang", "Lizhe Wang", "Albert Y. Zomaya", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2017.8203865", "iccad", 2017]], "Dongmei Zhang": [0, ["Offshore oil spill monitoring and detection: Improving risk management for offshore petroleum cyber-physical systems: (Invited paper)", ["Xiaodao Chen", "Dongmei Zhang", "Yuewei Wang", "Lizhe Wang", "Albert Y. Zomaya", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2017.8203865", "iccad", 2017]], "Yuewei Wang": [2.163782113484558e-07, ["Offshore oil spill monitoring and detection: Improving risk management for offshore petroleum cyber-physical systems: (Invited paper)", ["Xiaodao Chen", "Dongmei Zhang", "Yuewei Wang", "Lizhe Wang", "Albert Y. Zomaya", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2017.8203865", "iccad", 2017]], "Lizhe Wang": [2.995192573962413e-07, ["Offshore oil spill monitoring and detection: Improving risk management for offshore petroleum cyber-physical systems: (Invited paper)", ["Xiaodao Chen", "Dongmei Zhang", "Yuewei Wang", "Lizhe Wang", "Albert Y. Zomaya", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2017.8203865", "iccad", 2017]], "Albert Y. Zomaya": [0, ["Offshore oil spill monitoring and detection: Improving risk management for offshore petroleum cyber-physical systems: (Invited paper)", ["Xiaodao Chen", "Dongmei Zhang", "Yuewei Wang", "Lizhe Wang", "Albert Y. Zomaya", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2017.8203865", "iccad", 2017]], "Shiyan Hu": [0, ["Offshore oil spill monitoring and detection: Improving risk management for offshore petroleum cyber-physical systems: (Invited paper)", ["Xiaodao Chen", "Dongmei Zhang", "Yuewei Wang", "Lizhe Wang", "Albert Y. Zomaya", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2017.8203865", "iccad", 2017]], "Hongjia Li": [0, ["Deep reinforcement learning: Framework, applications, and embedded implementations: Invited paper", ["Hongjia Li", "Tianshu Wei", "Ao Ren", "Qi Zhu", "Yanzhi Wang"], "https://doi.org/10.1109/ICCAD.2017.8203866", "iccad", 2017]], "Tianshu Wei": [0, ["Deep reinforcement learning: Framework, applications, and embedded implementations: Invited paper", ["Hongjia Li", "Tianshu Wei", "Ao Ren", "Qi Zhu", "Yanzhi Wang"], "https://doi.org/10.1109/ICCAD.2017.8203866", "iccad", 2017]], "Ao Ren": [0, ["Deep reinforcement learning: Framework, applications, and embedded implementations: Invited paper", ["Hongjia Li", "Tianshu Wei", "Ao Ren", "Qi Zhu", "Yanzhi Wang"], "https://doi.org/10.1109/ICCAD.2017.8203866", "iccad", 2017]], "Qi Zhu": [0, ["Deep reinforcement learning: Framework, applications, and embedded implementations: Invited paper", ["Hongjia Li", "Tianshu Wei", "Ao Ren", "Qi Zhu", "Yanzhi Wang"], "https://doi.org/10.1109/ICCAD.2017.8203866", "iccad", 2017], ["Timing and security analysis of VANET-based intelligent transportation systems: (Invited paper)", ["Bowen Zheng", "Muhammed O. Sayin", "Chung-Wei Lin", "Shinichi Shiraishi", "Qi Zhu"], "https://doi.org/10.1109/ICCAD.2017.8203888", "iccad", 2017]], "Myung-Chul Kim": [0.9949226677417755, ["Overview of the 2017 CAD contest at ICCAD: Invited paper", ["Myung-Chul Kim", "Shih-Hsu Huang", "Rung-Bin Lin", "Shigetoshi Nakatake"], "https://doi.org/10.1109/ICCAD.2017.8203867", "iccad", 2017]], "Shih-Hsu Huang": [0, ["Overview of the 2017 CAD contest at ICCAD: Invited paper", ["Myung-Chul Kim", "Shih-Hsu Huang", "Rung-Bin Lin", "Shigetoshi Nakatake"], "https://doi.org/10.1109/ICCAD.2017.8203867", "iccad", 2017]], "Rung-Bin Lin": [0, ["Overview of the 2017 CAD contest at ICCAD: Invited paper", ["Myung-Chul Kim", "Shih-Hsu Huang", "Rung-Bin Lin", "Shigetoshi Nakatake"], "https://doi.org/10.1109/ICCAD.2017.8203867", "iccad", 2017]], "Shigetoshi Nakatake": [0, ["Overview of the 2017 CAD contest at ICCAD: Invited paper", ["Myung-Chul Kim", "Shih-Hsu Huang", "Rung-Bin Lin", "Shigetoshi Nakatake"], "https://doi.org/10.1109/ICCAD.2017.8203867", "iccad", 2017]], "Ching-Yi Huang": [0, ["ICCAD-2017 CAD contest in resource-aware patch generation", ["Ching-Yi Huang", "Chih-Jen Hsu", "Chi-An Wu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2017.8203868", "iccad", 2017]], "Chih-Jen Hsu": [0, ["ICCAD-2017 CAD contest in resource-aware patch generation", ["Ching-Yi Huang", "Chih-Jen Hsu", "Chi-An Wu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2017.8203868", "iccad", 2017]], "Chi-An Wu": [0.34672417491674423, ["ICCAD-2017 CAD contest in resource-aware patch generation", ["Ching-Yi Huang", "Chih-Jen Hsu", "Chi-An Wu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2017.8203868", "iccad", 2017]], "Kei-Yong Khoo": [0, ["ICCAD-2017 CAD contest in resource-aware patch generation", ["Ching-Yi Huang", "Chih-Jen Hsu", "Chi-An Wu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2017.8203868", "iccad", 2017]], "Kai-Shun Hu": [0, ["ICCAD-2017 CAD contest in net open location finder with obstacles: Invited paper", ["Kai-Shun Hu", "Ming-Jen Yang", "Yu-Hui Huang", "Bing-Yi Wong", "Cindy Shen"], "https://doi.org/10.1109/ICCAD.2017.8203869", "iccad", 2017]], "Ming-Jen Yang": [8.492747156196856e-06, ["ICCAD-2017 CAD contest in net open location finder with obstacles: Invited paper", ["Kai-Shun Hu", "Ming-Jen Yang", "Yu-Hui Huang", "Bing-Yi Wong", "Cindy Shen"], "https://doi.org/10.1109/ICCAD.2017.8203869", "iccad", 2017]], "Yu-Hui Huang": [0, ["ICCAD-2017 CAD contest in net open location finder with obstacles: Invited paper", ["Kai-Shun Hu", "Ming-Jen Yang", "Yu-Hui Huang", "Bing-Yi Wong", "Cindy Shen"], "https://doi.org/10.1109/ICCAD.2017.8203869", "iccad", 2017]], "Bing-Yi Wong": [0, ["ICCAD-2017 CAD contest in net open location finder with obstacles: Invited paper", ["Kai-Shun Hu", "Ming-Jen Yang", "Yu-Hui Huang", "Bing-Yi Wong", "Cindy Shen"], "https://doi.org/10.1109/ICCAD.2017.8203869", "iccad", 2017]], "Cindy Shen": [0, ["ICCAD-2017 CAD contest in net open location finder with obstacles: Invited paper", ["Kai-Shun Hu", "Ming-Jen Yang", "Yu-Hui Huang", "Bing-Yi Wong", "Cindy Shen"], "https://doi.org/10.1109/ICCAD.2017.8203869", "iccad", 2017]], "Nima Karimpour Darav": [0, ["ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks", ["Nima Karimpour Darav", "Ismail S. Bustany", "Andrew A. Kennings", "Ravi Mamidi"], "https://doi.org/10.1109/ICCAD.2017.8203870", "iccad", 2017], ["DATC RDF: Robust design flow database: Invited paper", ["Jinwook Jung", "Pei-Yu Lee", "Yan-Shiun Wu", "Nima Karimpour Darav", "Iris Hui-Ru Jiang", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li", "Gi-Joon Nam"], "https://doi.org/10.1109/ICCAD.2017.8203871", "iccad", 2017]], "Ismail S. Bustany": [0, ["ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks", ["Nima Karimpour Darav", "Ismail S. Bustany", "Andrew A. Kennings", "Ravi Mamidi"], "https://doi.org/10.1109/ICCAD.2017.8203870", "iccad", 2017]], "Andrew A. Kennings": [0, ["ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks", ["Nima Karimpour Darav", "Ismail S. Bustany", "Andrew A. Kennings", "Ravi Mamidi"], "https://doi.org/10.1109/ICCAD.2017.8203870", "iccad", 2017]], "Ravi Mamidi": [0, ["ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks", ["Nima Karimpour Darav", "Ismail S. Bustany", "Andrew A. Kennings", "Ravi Mamidi"], "https://doi.org/10.1109/ICCAD.2017.8203870", "iccad", 2017]], "Jinwook Jung": [0.9926876276731491, ["DATC RDF: Robust design flow database: Invited paper", ["Jinwook Jung", "Pei-Yu Lee", "Yan-Shiun Wu", "Nima Karimpour Darav", "Iris Hui-Ru Jiang", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li", "Gi-Joon Nam"], "https://doi.org/10.1109/ICCAD.2017.8203871", "iccad", 2017]], "Pei-Yu Lee": [1.0240674782835413e-05, ["DATC RDF: Robust design flow database: Invited paper", ["Jinwook Jung", "Pei-Yu Lee", "Yan-Shiun Wu", "Nima Karimpour Darav", "Iris Hui-Ru Jiang", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li", "Gi-Joon Nam"], "https://doi.org/10.1109/ICCAD.2017.8203871", "iccad", 2017]], "Yan-Shiun Wu": [1.4137111481460352e-08, ["DATC RDF: Robust design flow database: Invited paper", ["Jinwook Jung", "Pei-Yu Lee", "Yan-Shiun Wu", "Nima Karimpour Darav", "Iris Hui-Ru Jiang", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li", "Gi-Joon Nam"], "https://doi.org/10.1109/ICCAD.2017.8203871", "iccad", 2017]], "Iris Hui-Ru Jiang": [0, ["DATC RDF: Robust design flow database: Invited paper", ["Jinwook Jung", "Pei-Yu Lee", "Yan-Shiun Wu", "Nima Karimpour Darav", "Iris Hui-Ru Jiang", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li", "Gi-Joon Nam"], "https://doi.org/10.1109/ICCAD.2017.8203871", "iccad", 2017]], "Laleh Behjat": [0, ["DATC RDF: Robust design flow database: Invited paper", ["Jinwook Jung", "Pei-Yu Lee", "Yan-Shiun Wu", "Nima Karimpour Darav", "Iris Hui-Ru Jiang", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li", "Gi-Joon Nam"], "https://doi.org/10.1109/ICCAD.2017.8203871", "iccad", 2017]], "Yih-Lang Li": [0, ["DATC RDF: Robust design flow database: Invited paper", ["Jinwook Jung", "Pei-Yu Lee", "Yan-Shiun Wu", "Nima Karimpour Darav", "Iris Hui-Ru Jiang", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li", "Gi-Joon Nam"], "https://doi.org/10.1109/ICCAD.2017.8203871", "iccad", 2017]], "Gi-Joon Nam": [0.9842500239610672, ["DATC RDF: Robust design flow database: Invited paper", ["Jinwook Jung", "Pei-Yu Lee", "Yan-Shiun Wu", "Nima Karimpour Darav", "Iris Hui-Ru Jiang", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li", "Gi-Joon Nam"], "https://doi.org/10.1109/ICCAD.2017.8203871", "iccad", 2017]], "Yuichi Nakamura": [0, ["Novel heterogeneous computing platforms and 5G communications for IoT applications", ["Yuichi Nakamura", "Hideyuki Shimonishi", "Yuki Kobayashi", "Kozo Satoda", "Yashuhiro Matsunaga", "Dai Kanetomo"], "https://doi.org/10.1109/ICCAD.2017.8203872", "iccad", 2017]], "Hideyuki Shimonishi": [0, ["Novel heterogeneous computing platforms and 5G communications for IoT applications", ["Yuichi Nakamura", "Hideyuki Shimonishi", "Yuki Kobayashi", "Kozo Satoda", "Yashuhiro Matsunaga", "Dai Kanetomo"], "https://doi.org/10.1109/ICCAD.2017.8203872", "iccad", 2017]], "Yuki Kobayashi": [0, ["Novel heterogeneous computing platforms and 5G communications for IoT applications", ["Yuichi Nakamura", "Hideyuki Shimonishi", "Yuki Kobayashi", "Kozo Satoda", "Yashuhiro Matsunaga", "Dai Kanetomo"], "https://doi.org/10.1109/ICCAD.2017.8203872", "iccad", 2017]], "Kozo Satoda": [0, ["Novel heterogeneous computing platforms and 5G communications for IoT applications", ["Yuichi Nakamura", "Hideyuki Shimonishi", "Yuki Kobayashi", "Kozo Satoda", "Yashuhiro Matsunaga", "Dai Kanetomo"], "https://doi.org/10.1109/ICCAD.2017.8203872", "iccad", 2017]], "Yashuhiro Matsunaga": [0, ["Novel heterogeneous computing platforms and 5G communications for IoT applications", ["Yuichi Nakamura", "Hideyuki Shimonishi", "Yuki Kobayashi", "Kozo Satoda", "Yashuhiro Matsunaga", "Dai Kanetomo"], "https://doi.org/10.1109/ICCAD.2017.8203872", "iccad", 2017]], "Dai Kanetomo": [0, ["Novel heterogeneous computing platforms and 5G communications for IoT applications", ["Yuichi Nakamura", "Hideyuki Shimonishi", "Yuki Kobayashi", "Kozo Satoda", "Yashuhiro Matsunaga", "Dai Kanetomo"], "https://doi.org/10.1109/ICCAD.2017.8203872", "iccad", 2017]], "Xiaowei Xu": [0, ["Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks", ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Jinglan Liu", "Cheng Zhuo", "Xiaobo Sharon Hu", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2017.8203873", "iccad", 2017]], "Qing Lu": [0, ["Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks", ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Jinglan Liu", "Cheng Zhuo", "Xiaobo Sharon Hu", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2017.8203873", "iccad", 2017]], "Tianchen Wang": [5.951136979043259e-11, ["Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks", ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Jinglan Liu", "Cheng Zhuo", "Xiaobo Sharon Hu", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2017.8203873", "iccad", 2017]], "Jinglan Liu": [0, ["Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks", ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Jinglan Liu", "Cheng Zhuo", "Xiaobo Sharon Hu", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2017.8203873", "iccad", 2017]], "Cheng Zhuo": [0, ["Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks", ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Jinglan Liu", "Cheng Zhuo", "Xiaobo Sharon Hu", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2017.8203873", "iccad", 2017]], "Yiyu Shi": [0, ["Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks", ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Jinglan Liu", "Cheng Zhuo", "Xiaobo Sharon Hu", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2017.8203873", "iccad", 2017]], "Jinyang Li": [0, ["CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper)", ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"], "https://doi.org/10.1109/ICCAD.2017.8203874", "iccad", 2017]], "Qingwei Guo": [0, ["CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper)", ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"], "https://doi.org/10.1109/ICCAD.2017.8203874", "iccad", 2017]], "Fang Su": [0, ["CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper)", ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"], "https://doi.org/10.1109/ICCAD.2017.8203874", "iccad", 2017]], "Zhe Yuan": [0, ["CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper)", ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"], "https://doi.org/10.1109/ICCAD.2017.8203874", "iccad", 2017]], "Jinshan Yue": [0, ["CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper)", ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"], "https://doi.org/10.1109/ICCAD.2017.8203874", "iccad", 2017]], "Jingtong Hu": [0, ["CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper)", ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"], "https://doi.org/10.1109/ICCAD.2017.8203874", "iccad", 2017]], "Huazhong Yang": [4.605285113257196e-07, ["CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper)", ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"], "https://doi.org/10.1109/ICCAD.2017.8203874", "iccad", 2017]], "Yongpan Liu": [0, ["CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper)", ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"], "https://doi.org/10.1109/ICCAD.2017.8203874", "iccad", 2017]], "Elliott Delaye": [0, ["Deep learning challenges and solutions with Xilinx FPGAs", ["Elliott Delaye", "Ashish Sirasao", "Chaithanya Dudha", "Sabya Das"], "https://doi.org/10.1109/ICCAD.2017.8203877", "iccad", 2017]], "Ashish Sirasao": [0, ["Deep learning challenges and solutions with Xilinx FPGAs", ["Elliott Delaye", "Ashish Sirasao", "Chaithanya Dudha", "Sabya Das"], "https://doi.org/10.1109/ICCAD.2017.8203877", "iccad", 2017]], "Chaithanya Dudha": [0, ["Deep learning challenges and solutions with Xilinx FPGAs", ["Elliott Delaye", "Ashish Sirasao", "Chaithanya Dudha", "Sabya Das"], "https://doi.org/10.1109/ICCAD.2017.8203877", "iccad", 2017]], "Sabya Das": [0, ["Deep learning challenges and solutions with Xilinx FPGAs", ["Elliott Delaye", "Ashish Sirasao", "Chaithanya Dudha", "Sabya Das"], "https://doi.org/10.1109/ICCAD.2017.8203877", "iccad", 2017]], "Wuxi Li": [0, ["UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper)", ["Wuxi Li", "Meng Li", "Jiajun Wang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2017.8203879", "iccad", 2017]], "Meng Li": [0, ["UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper)", ["Wuxi Li", "Meng Li", "Jiajun Wang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2017.8203879", "iccad", 2017]], "Jiajun Wang": [0.0002870357857318595, ["UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper)", ["Wuxi Li", "Meng Li", "Jiajun Wang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2017.8203879", "iccad", 2017]], "David Z. Pan": [0, ["UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper)", ["Wuxi Li", "Meng Li", "Jiajun Wang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2017.8203879", "iccad", 2017]], "Chak-Wa Pui": [0, ["Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper)", ["Chak-Wa Pui", "Gengjie Chen", "Yuzhe Ma", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1109/ICCAD.2017.8203880", "iccad", 2017]], "Xun Jiao": [0, ["An assessment of vulnerability of hardware neural networks to dynamic voltage and temperature variations", ["Xun Jiao", "Mulong Luo", "Jeng-Hau Lin", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.2017.8203882", "iccad", 2017]], "Mulong Luo": [0, ["An assessment of vulnerability of hardware neural networks to dynamic voltage and temperature variations", ["Xun Jiao", "Mulong Luo", "Jeng-Hau Lin", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.2017.8203882", "iccad", 2017]], "Jeng-Hau Lin": [0, ["An assessment of vulnerability of hardware neural networks to dynamic voltage and temperature variations", ["Xun Jiao", "Mulong Luo", "Jeng-Hau Lin", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.2017.8203882", "iccad", 2017]], "Rajesh K. Gupta": [0, ["An assessment of vulnerability of hardware neural networks to dynamic voltage and temperature variations", ["Xun Jiao", "Mulong Luo", "Jeng-Hau Lin", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.2017.8203882", "iccad", 2017]], "Yu Jiang": [0, ["Dependable integrated clinical system architecture with runtime verification", ["Yu Jiang", "Mingzhe Wang", "Han Liu", "Mohammad Hosseini", "Jiaguang Sun"], "https://doi.org/10.1109/ICCAD.2017.8203883", "iccad", 2017], ["Toward safe interoperations in network connected medical cyber-physical systems using open-loop safe protocols", ["Andrew Y.-Z. Ou", "Maryam Rahmaniheris", "Yu Jiang", "Po-Liang Wu", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203884", "iccad", 2017]], "Mingzhe Wang": [5.17491702822781e-08, ["Dependable integrated clinical system architecture with runtime verification", ["Yu Jiang", "Mingzhe Wang", "Han Liu", "Mohammad Hosseini", "Jiaguang Sun"], "https://doi.org/10.1109/ICCAD.2017.8203883", "iccad", 2017]], "Han Liu": [0, ["Dependable integrated clinical system architecture with runtime verification", ["Yu Jiang", "Mingzhe Wang", "Han Liu", "Mohammad Hosseini", "Jiaguang Sun"], "https://doi.org/10.1109/ICCAD.2017.8203883", "iccad", 2017]], "Mohammad Hosseini": [0, ["Dependable integrated clinical system architecture with runtime verification", ["Yu Jiang", "Mingzhe Wang", "Han Liu", "Mohammad Hosseini", "Jiaguang Sun"], "https://doi.org/10.1109/ICCAD.2017.8203883", "iccad", 2017]], "Jiaguang Sun": [2.6582410939113288e-08, ["Dependable integrated clinical system architecture with runtime verification", ["Yu Jiang", "Mingzhe Wang", "Han Liu", "Mohammad Hosseini", "Jiaguang Sun"], "https://doi.org/10.1109/ICCAD.2017.8203883", "iccad", 2017]], "Andrew Y.-Z. Ou": [0, ["Toward safe interoperations in network connected medical cyber-physical systems using open-loop safe protocols", ["Andrew Y.-Z. Ou", "Maryam Rahmaniheris", "Yu Jiang", "Po-Liang Wu", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203884", "iccad", 2017]], "Maryam Rahmaniheris": [0, ["Toward safe interoperations in network connected medical cyber-physical systems using open-loop safe protocols", ["Andrew Y.-Z. Ou", "Maryam Rahmaniheris", "Yu Jiang", "Po-Liang Wu", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203884", "iccad", 2017]], "Po-Liang Wu": [3.7893890691975685e-07, ["Toward safe interoperations in network connected medical cyber-physical systems using open-loop safe protocols", ["Andrew Y.-Z. Ou", "Maryam Rahmaniheris", "Yu Jiang", "Po-Liang Wu", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203884", "iccad", 2017]], "Lui Sha": [0, ["Toward safe interoperations in network connected medical cyber-physical systems using open-loop safe protocols", ["Andrew Y.-Z. Ou", "Maryam Rahmaniheris", "Yu Jiang", "Po-Liang Wu", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203884", "iccad", 2017], ["Model and integrate medical resource availability into verifiably correct executable medical guidelines", ["Chunhui Guo", "Zhicheng Fu", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203885", "iccad", 2017]], "Chunhui Guo": [0, ["Model and integrate medical resource availability into verifiably correct executable medical guidelines", ["Chunhui Guo", "Zhicheng Fu", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203885", "iccad", 2017]], "Zhicheng Fu": [0, ["Model and integrate medical resource availability into verifiably correct executable medical guidelines", ["Chunhui Guo", "Zhicheng Fu", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203885", "iccad", 2017]], "Zhenyu Zhang": [0, ["Model and integrate medical resource availability into verifiably correct executable medical guidelines", ["Chunhui Guo", "Zhicheng Fu", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203885", "iccad", 2017]], "Shangping Ren": [0, ["Model and integrate medical resource availability into verifiably correct executable medical guidelines", ["Chunhui Guo", "Zhicheng Fu", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1109/ICCAD.2017.8203885", "iccad", 2017]], "Alessandra Nardi": [0, ["Functional safety methodologies for automotive applications", ["Alessandra Nardi", "Antonino Armato"], "https://doi.org/10.1109/ICCAD.2017.8203886", "iccad", 2017]], "Antonino Armato": [0, ["Functional safety methodologies for automotive applications", ["Alessandra Nardi", "Antonino Armato"], "https://doi.org/10.1109/ICCAD.2017.8203886", "iccad", 2017]], "Handi Yu": [0.004009513068012893, ["Impact of circuit-level non-idealities on vision-based autonomous driving systems", ["Handi Yu", "Changhao Yan", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1109/ICCAD.2017.8203887", "iccad", 2017]], "Changhao Yan": [0, ["Impact of circuit-level non-idealities on vision-based autonomous driving systems", ["Handi Yu", "Changhao Yan", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1109/ICCAD.2017.8203887", "iccad", 2017]], "Xuan Zeng": [0, ["Impact of circuit-level non-idealities on vision-based autonomous driving systems", ["Handi Yu", "Changhao Yan", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1109/ICCAD.2017.8203887", "iccad", 2017]], "Bowen Zheng": [0, ["Timing and security analysis of VANET-based intelligent transportation systems: (Invited paper)", ["Bowen Zheng", "Muhammed O. Sayin", "Chung-Wei Lin", "Shinichi Shiraishi", "Qi Zhu"], "https://doi.org/10.1109/ICCAD.2017.8203888", "iccad", 2017]], "Muhammed O. Sayin": [0, ["Timing and security analysis of VANET-based intelligent transportation systems: (Invited paper)", ["Bowen Zheng", "Muhammed O. Sayin", "Chung-Wei Lin", "Shinichi Shiraishi", "Qi Zhu"], "https://doi.org/10.1109/ICCAD.2017.8203888", "iccad", 2017]], "Chung-Wei Lin": [0, ["Timing and security analysis of VANET-based intelligent transportation systems: (Invited paper)", ["Bowen Zheng", "Muhammed O. Sayin", "Chung-Wei Lin", "Shinichi Shiraishi", "Qi Zhu"], "https://doi.org/10.1109/ICCAD.2017.8203888", "iccad", 2017]], "Shinichi Shiraishi": [0, ["Timing and security analysis of VANET-based intelligent transportation systems: (Invited paper)", ["Bowen Zheng", "Muhammed O. Sayin", "Chung-Wei Lin", "Shinichi Shiraishi", "Qi Zhu"], "https://doi.org/10.1109/ICCAD.2017.8203888", "iccad", 2017]], "Vinay Vashishtha": [0, ["ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper", ["Vinay Vashishtha", "Manoj Vangala", "Lawrence T. Clark"], "https://doi.org/10.1109/ICCAD.2017.8203889", "iccad", 2017]], "Manoj Vangala": [0, ["ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper", ["Vinay Vashishtha", "Manoj Vangala", "Lawrence T. Clark"], "https://doi.org/10.1109/ICCAD.2017.8203889", "iccad", 2017]], "Lawrence T. Clark": [0, ["ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper", ["Vinay Vashishtha", "Manoj Vangala", "Lawrence T. Clark"], "https://doi.org/10.1109/ICCAD.2017.8203889", "iccad", 2017]], "Xiaoqing Xu": [0, ["Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper)", ["Xiaoqing Xu", "Nishi Shah", "Andrew Evans", "Saurabh Sinha", "Brian Cline", "Greg Yeric"], "https://doi.org/10.1109/ICCAD.2017.8203890", "iccad", 2017]], "Nishi Shah": [0, ["Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper)", ["Xiaoqing Xu", "Nishi Shah", "Andrew Evans", "Saurabh Sinha", "Brian Cline", "Greg Yeric"], "https://doi.org/10.1109/ICCAD.2017.8203890", "iccad", 2017]], "Andrew Evans": [0, ["Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper)", ["Xiaoqing Xu", "Nishi Shah", "Andrew Evans", "Saurabh Sinha", "Brian Cline", "Greg Yeric"], "https://doi.org/10.1109/ICCAD.2017.8203890", "iccad", 2017]], "Saurabh Sinha": [0, ["Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper)", ["Xiaoqing Xu", "Nishi Shah", "Andrew Evans", "Saurabh Sinha", "Brian Cline", "Greg Yeric"], "https://doi.org/10.1109/ICCAD.2017.8203890", "iccad", 2017], ["Full-chip monolithic 3D IC design and power performance analysis with ASAP7 library: (Invited Paper)", ["Kyungwook Chang", "Bon Woong Ku", "Saurabh Sinha", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2017.8203891", "iccad", 2017]], "Brian Cline": [0, ["Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper)", ["Xiaoqing Xu", "Nishi Shah", "Andrew Evans", "Saurabh Sinha", "Brian Cline", "Greg Yeric"], "https://doi.org/10.1109/ICCAD.2017.8203890", "iccad", 2017]], "Greg Yeric": [0, ["Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper)", ["Xiaoqing Xu", "Nishi Shah", "Andrew Evans", "Saurabh Sinha", "Brian Cline", "Greg Yeric"], "https://doi.org/10.1109/ICCAD.2017.8203890", "iccad", 2017]], "Bon Woong Ku": [0.9984257221221924, ["Full-chip monolithic 3D IC design and power performance analysis with ASAP7 library: (Invited Paper)", ["Kyungwook Chang", "Bon Woong Ku", "Saurabh Sinha", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2017.8203891", "iccad", 2017]], "Palmer Dabbelt": [0, ["Cyclist: Accelerating hardware development", ["Jonathan Bachrach", "Albert Magyar", "Palmer Dabbelt", "Patrick Li", "Richard Lin", "Krste Asanovic"], "https://doi.org/10.1109/ICCAD.2017.8203892", "iccad", 2017]], "Krste Asanovic": [0, ["Cyclist: Accelerating hardware development", ["Jonathan Bachrach", "Albert Magyar", "Palmer Dabbelt", "Patrick Li", "Richard Lin", "Krste Asanovic"], "https://doi.org/10.1109/ICCAD.2017.8203892", "iccad", 2017]], "Keerthikumara Devarajegowda": [0, ["Python based framework for HDSLs with an underlying formal semantics: (Invited paper)", ["Keerthikumara Devarajegowda", "Johannes Schreiner", "Rainer Findenig", "Wolfgang Ecker"], "https://doi.org/10.1109/ICCAD.2017.8203893", "iccad", 2017]], "Johannes Schreiner": [0, ["Python based framework for HDSLs with an underlying formal semantics: (Invited paper)", ["Keerthikumara Devarajegowda", "Johannes Schreiner", "Rainer Findenig", "Wolfgang Ecker"], "https://doi.org/10.1109/ICCAD.2017.8203893", "iccad", 2017]], "Rainer Findenig": [0, ["Python based framework for HDSLs with an underlying formal semantics: (Invited paper)", ["Keerthikumara Devarajegowda", "Johannes Schreiner", "Rainer Findenig", "Wolfgang Ecker"], "https://doi.org/10.1109/ICCAD.2017.8203893", "iccad", 2017]], "Wolfgang Ecker": [0, ["Python based framework for HDSLs with an underlying formal semantics: (Invited paper)", ["Keerthikumara Devarajegowda", "Johannes Schreiner", "Rainer Findenig", "Wolfgang Ecker"], "https://doi.org/10.1109/ICCAD.2017.8203893", "iccad", 2017]], "Oliver Reiche": [0, ["Generating FPGA-based image processing accelerators with Hipacc: (Invited paper)", ["Oliver Reiche", "M. Akif Ozkan", "Richard Membarth", "Jurgen Teich", "Frank Hannig"], "https://doi.org/10.1109/ICCAD.2017.8203894", "iccad", 2017]], "M. Akif Ozkan": [0, ["Generating FPGA-based image processing accelerators with Hipacc: (Invited paper)", ["Oliver Reiche", "M. Akif Ozkan", "Richard Membarth", "Jurgen Teich", "Frank Hannig"], "https://doi.org/10.1109/ICCAD.2017.8203894", "iccad", 2017]], "Richard Membarth": [0, ["Generating FPGA-based image processing accelerators with Hipacc: (Invited paper)", ["Oliver Reiche", "M. Akif Ozkan", "Richard Membarth", "Jurgen Teich", "Frank Hannig"], "https://doi.org/10.1109/ICCAD.2017.8203894", "iccad", 2017]], "Jurgen Teich": [0, ["Generating FPGA-based image processing accelerators with Hipacc: (Invited paper)", ["Oliver Reiche", "M. Akif Ozkan", "Richard Membarth", "Jurgen Teich", "Frank Hannig"], "https://doi.org/10.1109/ICCAD.2017.8203894", "iccad", 2017]], "Frank Hannig": [0, ["Generating FPGA-based image processing accelerators with Hipacc: (Invited paper)", ["Oliver Reiche", "M. Akif Ozkan", "Richard Membarth", "Jurgen Teich", "Frank Hannig"], "https://doi.org/10.1109/ICCAD.2017.8203894", "iccad", 2017]], "Sandip Ray": [0, ["Transportation security in the era of autonomous vehicles: Challenges and practice", ["Sandip Ray"], "https://doi.org/10.1109/ICCAD.2017.8203895", "iccad", 2017]], "Sujit Rokka Chhetri": [0, ["Security trends and advances in manufacturing systems in the era of industry 4.0", ["Sujit Rokka Chhetri", "Nafiul Rashid", "Sina Faezi", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1109/ICCAD.2017.8203896", "iccad", 2017]], "Nafiul Rashid": [0, ["Security trends and advances in manufacturing systems in the era of industry 4.0", ["Sujit Rokka Chhetri", "Nafiul Rashid", "Sina Faezi", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1109/ICCAD.2017.8203896", "iccad", 2017]], "Sina Faezi": [0, ["Security trends and advances in manufacturing systems in the era of industry 4.0", ["Sujit Rokka Chhetri", "Nafiul Rashid", "Sina Faezi", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1109/ICCAD.2017.8203896", "iccad", 2017]], "Tri Cao": [0, ["Front-end-of-line attacks in split manufacturing", ["Yujie Wang", "Tri Cao", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1109/ICCAD.2017.8329993", "iccad", 2017]]}