--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.625(F)|    1.174(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_enter  |    0.489(R)|   -0.217(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    2.112(R)|    1.597(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    1.211(R)|    0.798(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    0.772(R)|    1.213(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    1.091(R)|    1.226(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    1.773(R)|    0.768(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    1.422(R)|    0.505(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    1.901(R)|    0.455(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    2.492(R)|    0.744(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -1.348(R)|    1.620(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |   -0.616(R)|    0.888(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -1.323(R)|    1.595(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -1.027(R)|    1.299(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -1.945(R)|    2.217(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -1.040(R)|    1.312(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -1.337(R)|    1.609(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|   -0.622(R)|    0.894(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    0.734(R)|    0.604(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    3.160(R)|   -0.365(R)|clock_27mhz_IBUFG |   0.000|
user1<24>     |    1.141(R)|   -0.869(R)|clock_27mhz_IBUFG |   0.000|
user1<25>     |    0.930(R)|   -0.658(R)|clock_27mhz_IBUFG |   0.000|
user1<26>     |    1.243(R)|   -0.971(R)|clock_27mhz_IBUFG |   0.000|
user1<27>     |    1.210(R)|   -0.938(R)|clock_27mhz_IBUFG |   0.000|
user1<28>     |    0.838(R)|   -0.566(R)|clock_27mhz_IBUFG |   0.000|
user1<29>     |    1.087(R)|   -0.815(R)|clock_27mhz_IBUFG |   0.000|
user1<30>     |    1.074(R)|   -0.802(R)|clock_27mhz_IBUFG |   0.000|
user1<31>     |    1.266(R)|   -0.994(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.179(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.547(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.678(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   19.107(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.594(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.569(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   13.855(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   13.849(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.152(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.298(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.056(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.712(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.360(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   19.411(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   13.640(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   13.823(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   14.199(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   15.068(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   13.917(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   14.283(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   15.378(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   15.046(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   13.301(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   11.402(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   10.446(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |    9.982(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |    9.462(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |    9.427(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |    9.780(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |   10.086(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |    9.753(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |   10.455(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |   10.207(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|   10.455(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   10.205(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|   10.349(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|   10.048(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|    9.885(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|   10.460(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|   10.737(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|   11.286(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   11.263(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   11.379(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   11.496(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   11.308(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   11.687(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|   10.460(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.083(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |   10.064(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.088(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.799(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.803(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |   10.099(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |    9.791(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.087(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.088(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |    9.425(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   10.986(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.478(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.484(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |   10.076(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |    9.754(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |    9.756(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.012(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    8.510(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.139(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |   14.133(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |   13.642(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |   13.577(R)|clock_27mhz_IBUFG |   0.000|
led<3>           |   12.591(R)|clock_27mhz_IBUFG |   0.000|
led<4>           |   12.223(R)|clock_27mhz_IBUFG |   0.000|
led<5>           |   11.828(R)|clock_27mhz_IBUFG |   0.000|
led<6>           |   12.401(R)|clock_27mhz_IBUFG |   0.000|
led<7>           |   11.529(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   15.595(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   18.451(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.674(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   18.693(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.962(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   19.077(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.956(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   17.089(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.755(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   20.456(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.960(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   19.476(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.867(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   20.791(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.387(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   19.813(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.706(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   14.705(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   20.388(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.289(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   20.827(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.747(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   21.521(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.218(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   21.110(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.261(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   14.836(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |   10.199|         |   14.426|    3.603|
clock_27mhz    |    2.568|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.111|         |         |         |
clock_27mhz    |   21.149|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.662|
clock_27mhz    |vga_out_pixel_clock|   11.453|
---------------+-------------------+---------+


Analysis completed Thu Dec  7 15:48:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



