INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorenzogomez/free_range_vhdl/ch7/listing_7_1.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d_ff
