// Seed: 1201381559
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  assign module_1._id_0 = 0;
  input wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd64
) (
    input tri _id_0,
    input supply1 id_1,
    output supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    output uwire id_5,
    input supply0 id_6,
    output wor id_7
);
  wire [(  1  ==?  id_0  ) : -1] id_9;
  logic [-1 : -1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  wire id_11;
endmodule
