lbl_80A387FC:
/* 80A387FC 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80A38800 00000004  7C 08 02 A6 */	mflr r0
/* 80A38804 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 80A38808 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 80A3880C 00000010  4B FF 21 6D */	bl _savegpr_26
/* 80A38810 00000014  7C 7A 1B 78 */	mr r26, r3
/* 80A38814 00000018  7C BB 2B 78 */	mr r27, r5
/* 80A38818 0000001C  3B A0 00 00 */	li r29, 0
/* 80A3881C 00000020  3B 80 00 00 */	li r28, 0
/* 80A38820 00000024  3B E0 00 00 */	li r31, 0
/* 80A38824 00000028  7C 9E 23 78 */	mr r30, r4
lbl_80A38828:
/* 80A38828 00000000  88 1E 00 00 */	lbz r0, 0(r30)
/* 80A3882C 00000004  7C 00 07 74 */	extsb r0, r0
/* 80A38830 00000008  2C 00 FF FF */	cmpwi r0, -1
/* 80A38834 0000000C  40 82 00 14 */	bne lbl_80A38848
/* 80A38838 00000010  7C 1C E8 00 */	cmpw r28, r29
/* 80A3883C 00000014  40 82 00 58 */	bne lbl_80A38894
/* 80A38840 00000018  38 60 00 04 */	li r3, 4
/* 80A38844 0000001C  48 00 00 54 */	b lbl_80A38898
lbl_80A38848:
/* 80A38848 00000000  38 7F 09 24 */	addi r3, r31, 0x924
/* 80A3884C 00000004  7C 7A 1A 14 */	add r3, r26, r3
/* 80A38850 00000008  54 00 10 3A */	slwi r0, r0, 2
/* 80A38854 0000000C  7C 9B 00 2E */	lwzx r4, r27, r0
/* 80A38858 00000010  4B FF 21 21 */	bl dComIfG_resLoad__FP30request_of_phase_process_classPCc
/* 80A3885C 00000014  2C 03 00 04 */	cmpwi r3, 4
/* 80A38860 00000018  40 82 00 08 */	bne lbl_80A38868
/* 80A38864 0000001C  3B BD 00 01 */	addi r29, r29, 1
lbl_80A38868:
/* 80A38868 00000000  2C 03 00 05 */	cmpwi r3, 5
/* 80A3886C 00000004  41 82 00 0C */	beq lbl_80A38878
/* 80A38870 00000008  2C 03 00 03 */	cmpwi r3, 3
/* 80A38874 0000000C  40 82 00 0C */	bne lbl_80A38880
lbl_80A38878:
/* 80A38878 00000000  38 60 00 05 */	li r3, 5
/* 80A3887C 00000004  48 00 00 1C */	b lbl_80A38898
lbl_80A38880:
/* 80A38880 00000000  3B 9C 00 01 */	addi r28, r28, 1
/* 80A38884 00000004  2C 1C 00 08 */	cmpwi r28, 8
/* 80A38888 00000008  3B FF 00 08 */	addi r31, r31, 8
/* 80A3888C 0000000C  3B DE 00 01 */	addi r30, r30, 1
/* 80A38890 00000010  41 80 FF 98 */	blt lbl_80A38828
lbl_80A38894:
/* 80A38894 00000000  38 60 00 00 */	li r3, 0
lbl_80A38898:
/* 80A38898 00000000  39 61 00 20 */	addi r11, r1, 0x20
/* 80A3889C 00000004  4B FF 20 DD */	bl _restgpr_26
/* 80A388A0 00000008  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80A388A4 0000000C  7C 08 03 A6 */	mtlr r0
/* 80A388A8 00000010  38 21 00 20 */	addi r1, r1, 0x20
/* 80A388AC 00000014  4E 80 00 20 */	blr 
