From cfc47c059a464379e06c38e5d55bacf0774fbf44 Mon Sep 17 00:00:00 2001
Message-Id: <cfc47c059a464379e06c38e5d55bacf0774fbf44.1423172493.git.feitong.yi@intel.com>
In-Reply-To: <18bb7324f916bffbc75e07ea0ffd3e6e68e7b6d8.1423172493.git.feitong.yi@intel.com>
References: <18bb7324f916bffbc75e07ea0ffd3e6e68e7b6d8.1423172493.git.feitong.yi@intel.com>
From: Gaurav K Singh <gaurav.k.singh@intel.com>
Date: Thu, 15 Jan 2015 20:32:09 +0530
Subject: [PATCH 23/29] MUST_REBASE [VPG]: video/adf/intel: Generalize
 register offsets
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Generalize the register offsets assigned to plane register variable,
to support PIPES B and C also. In this way we can enable any display
on amy pipeÂ .

MUST_REBASE: Since Google ADF framework is not in upstream and also
we cannot have two display drivers, other one being i915, we need to
work on i915 and ADF convergence path before it can be upstreamed

For: GMINL-4868
Change-Id: I77323b61ea5942b99ac391b428689023780e0727
Signed-off-by: Gaurav K Singh <gaurav.k.singh@intel.com>
---
 drivers/video/adf/intel/core/vlv/vlv_pri_plane.c |   14 ++++++++------
 1 file changed, 8 insertions(+), 6 deletions(-)

diff --git a/drivers/video/adf/intel/core/vlv/vlv_pri_plane.c b/drivers/video/adf/intel/core/vlv/vlv_pri_plane.c
index 0a750c4..5921062 100644
--- a/drivers/video/adf/intel/core/vlv/vlv_pri_plane.c
+++ b/drivers/video/adf/intel/core/vlv/vlv_pri_plane.c
@@ -476,23 +476,25 @@ static struct intel_plane_ops vlv_pri_ops = {
 int vlv_pri_plane_init(struct vlv_pri_plane *pplane,
 		struct intel_pipeline *pipeline, struct device *dev, u8 idx)
 {
+	struct vlv_pri_plane_context *ctx;
 	int err;
 
 	if (!pplane) {
 		dev_err(dev, "%s: struct NULL\n", __func__);
 		return -EINVAL;
 	}
-	err = init_context(&pplane->ctx, idx);
+	ctx = &pplane->ctx;
+	err = init_context(ctx, idx);
 	if (err) {
 		pr_err("%s: plane context initialization failed\n", __func__);
 		return err;
 	}
 
-	pplane->offset = DSPCNTR(idx);
-	pplane->surf_offset = DSPSURF(idx);
-	pplane->stride_offset = DSPSTRIDE(idx);
-	pplane->tiled_offset = DSPTILEOFF(idx);
-	pplane->linear_offset = DSPLINOFF(idx);
+	pplane->offset = DSPCNTR(ctx->plane);
+	pplane->surf_offset = DSPSURF(ctx->plane);
+	pplane->stride_offset = DSPSTRIDE(ctx->plane);
+	pplane->tiled_offset = DSPTILEOFF(ctx->plane);
+	pplane->linear_offset = DSPLINOFF(ctx->plane);
 
 	return intel_adf_plane_init(&pplane->base, dev, idx, &vlv_pri_caps,
 			&vlv_pri_ops, "primary_plane");
-- 
1.7.9.5

