// Seed: 1018350427
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    output wand id_3,
    output tri id_4,
    input wor id_5
);
  assign id_4 = -1;
  assign id_3 = !id_0 & id_0;
  always @(*) begin : LABEL_0
    disable id_7;
  end
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    output logic id_5,
    input tri0 id_6,
    output supply1 id_7,
    output wand id_8,
    input supply0 id_9,
    input tri id_10,
    output logic id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    output tri0 id_15,
    input supply1 id_16,
    output wire id_17,
    output wand id_18,
    output wor id_19,
    output tri id_20,
    input supply0 id_21,
    input tri id_22,
    input tri id_23,
    inout supply0 id_24,
    input uwire id_25,
    input tri id_26,
    input tri0 id_27,
    input wor id_28,
    output uwire id_29,
    input wor id_30,
    input supply0 id_31,
    output supply0 id_32,
    input wire id_33,
    input supply0 id_34,
    output wor id_35,
    input supply1 id_36,
    input wor id_37,
    input supply1 id_38,
    input wand id_39,
    output supply1 id_40,
    output wand id_41,
    output wor id_42,
    output uwire id_43,
    input wand id_44,
    input wand id_45,
    output wire id_46,
    output uwire id_47,
    input tri0 id_48,
    input tri id_49,
    input supply0 id_50,
    input wor id_51,
    output wand id_52,
    output tri1 id_53
);
  always #1 begin : LABEL_0
    id_5 <= id_51;
  end
  always @(*) begin : LABEL_1
    id_11 = id_30;
    if (-1) $signed(6);
    ;
  end
  module_0 modCall_1 (
      id_4,
      id_9,
      id_45,
      id_19,
      id_43,
      id_22
  );
  assign modCall_1.id_2 = 0;
endmodule
