ISim log file
Running: C:\Users\John Isa\Documents\VSCode\Verilogg\FSM_M_011\M_011_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/John Isa/Documents/VSCode/Verilogg/FSM_M_011/M_011_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 181 ns : File "C:/Users/John Isa/Documents/VSCode/Verilogg/FSM_M_011/M_011_tb.v" Line 68
