sims -sys=manycore -vcs_build -anycore -debug_all 
sims: ====================================================
sims:   Simulation Script for OpenPiton
sims:   Modified by Princeton University on June 9th, 2015
sims: ====================================================
sims: ====================================================
sims:   Simulation Script for OpenSPARC T1
sims:   Copyright (c) 2001-2006 Sun Microsystems, Inc.
sims:   All rights reserved.
sims: ====================================================
sims: start_time Fri Jan 10 15:15:21 EST 2020
sims: running on adroit4
sims: uname is Linux adroit4 3.10.0-1062.9.1.el7.x86_64 #1 SMP Fri Dec 6 14:55:59 EST 2019 x86_64 x86_64 x86_64 GNU/Linux
sims: version 2.0
sims: dv_root /home/kaifengx/anycore/piton
sims: model_dir /home/kaifengx/anycore/build
sims: tre_search /home/kaifengx/anycore/piton/tools/env/tools.iver
sims: using config file /home/kaifengx/anycore/piton/tools/src/sims/sims.config ()
sims: using random seed 0
network_config not specified, assuming 2dmesh configuration
x_tiles and y_tiles not defined, assuming x dimension is <= 8
num_tile not defined, assuming just one tile
Setting UART_DIV_LATCH to 0xb
sims: creating model directory /home/kaifengx/anycore/build/manycore/rel-0.1
/home/kaifengx/anycore/piton/design/chipset/axi_lite_slave_rf/rtl/Flist.axi_lite_slave_rf
/home/kaifengx/anycore/piton/design/chipset/io_ctrl/rtl/Flist.io_ctrl
/home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/Flist.components
/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/Flist.dynamic
/home/kaifengx/anycore/piton/design/chipset/io_xbar/common/rtl/Flist.common
/home/kaifengx/anycore/piton/design/chipset/io_xbar/rtl/Flist.io_xbar
/home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/Flist.noc_axilite_bridge
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.flist
/home/kaifengx/anycore/piton/verif/env/manycore/manycore.flist
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/Flist.chip_bridge
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_rcv/rtl/Flist.fpga_rcv
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/Flist.fpga_send
/home/kaifengx/anycore/piton/design/common/fpga_bridge/rtl/Flist.fpga_bridge
/home/kaifengx/anycore/piton/design/chipset/rtl/Flist.chipset
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/Flist.l2
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/sim/rtl/Flist.sim
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/Flist.dynamic
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/Flist.components
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/Flist.common
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/Flist.dynamic_node
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/Flist.dmbr
/home/kaifengx/anycore/piton/design/chip/tile/common/srams/rtl/Flist.srams_common
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/Flist.network_common
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/Flist.sw_mem_common
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/Flist.ucb_common
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/Flist.dft_common
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/Flist.dlib_common
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/Flist.clib_common
/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/Flist.sparc_common
/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/Flist.srams
/home/kaifengx/anycore/piton/design/chip/tile/sparc/mul/rtl/Flist.mul
/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register16/rtl/Flist.bw_r_irf_register16
/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register8/rtl/Flist.bw_r_irf_register8
/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/Flist.bw_r_irf_common
/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/Flist.bw_r_irf
/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/Flist.exu
/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/Flist.ffu
/home/kaifengx/anycore/piton/design/chip/tile/sparc/spu/rtl/Flist.spu
/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/Flist.tlu
/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/Flist.lsu
/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/Flist.ifu
/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/Flist.sparc_top
/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/Flist.fpu
/home/kaifengx/anycore/piton/design/chip/tile/pico/rtl/Flist.pico
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/Flist.l15
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/Flist.rtap
/home/kaifengx/anycore/piton/design/chip/tile/rtl/Flist.tile
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/Flist.jtag
/home/kaifengx/anycore/piton/design/chip/pll/rtl/Flist.pll
/home/kaifengx/anycore/piton/design/chip/rtl/Flist.chip
/home/kaifengx/anycore/piton/design/rtl/Flist.system
/home/kaifengx/anycore/piton/design/chipset/include/Flist.include
/home/kaifengx/anycore/piton/design/common/rtl/Flist.common
/home/kaifengx/anycore/piton/design/include/Flist.include
/home/kaifengx/anycore/piton/design/chip/tile/anycore/flist
sims: VCS_HOME is /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2
sims: LM_LICENSE_FILE : /usr/licensed/synopsys/hspice_L-2016.03-2/hspice/license.dat:/usr/licensed/licenses/license.synopsys.dat
sims: Building rtl model
sims: vcs -L/home/kaifengx/anycore/piton/tools/Linux/x86_64/lib -f flist -lnsl -V -lm -lc +rad -lsocket_pli -liob -lmem_pli -P $DV_ROOT/tools/pli/mem/bwmem_pli.tab -P $DV_ROOT/tools/pli/socket/bwsocket_pli.tab -P $DV_ROOT/tools/pli/iop/bwioj.tab -Xstrict=1 -notice +nospecify -sverilog -debug_all -top cmp_top +lint=all,noVCDE,noVNGS,noPCTIO-L,noPCTIO +warn=all -l compile.log 
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -fPIC -O -I/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/include \
-Mxcflags= -pipe -fPIC -I/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/include -Mldflags= \
-L/home/kaifengx/anycore/piton/tools/Linux/x86_64/lib -rdynamic -Wl,-E  -Mout=simv \
-Mamsrun="" -Mvcsaceobjs="" -Mobjects=" /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libvirsim.so \
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/liberrorinf.so /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so \
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libvfs.so -lnsl -lm -lc -lsocket_pli \
-liob -lmem_pli " -Mexternalobj= -Msaverestoreobj=/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-Mcrt0= -Mcrtn="" -Mcsrc="" -Msyslibs=-ldl -lm  -l compile.log -full64 -V -P /home/kaifengx/anycore/piton/tools/pli/mem/bwmem_pli.tab \
-P /home/kaifengx/anycore/piton/tools/pli/socket/bwsocket_pli.tab -P /home/kaifengx/anycore/piton/tools/pli/iop/bwioj.tab \
-Xstrict=1 -Xnotice=1 +nospecify -debug_access+all+bc +vpi +vcsd +memcbk +itf+/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcsdp.tab \
-debug_region+cell -top cmp_top +lint=all,noVCDE,noVNGS,noPCTIO-L,noPCTIO +warn=all \
-picarchive +rad -sverilog -gen_obj -f flist  
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Jan 10 15:15:25 2020
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.


################# <-file/-f contents> ########################
-f flist
        /home/kaifengx/anycore/build/manycore/rel-0.1/config.v
        /home/kaifengx/anycore/piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v
        /home/kaifengx/anycore/piton/design/chipset/io_ctrl/rtl/bram_map.v
        /home/kaifengx/anycore/piton/design/chipset/io_ctrl/rtl/ciop_iob.v
        /home/kaifengx/anycore/piton/design/chipset/io_ctrl/rtl/eth_top.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n_plus_3.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_bus_compare_equal.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_flip_bus.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_net_dff.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_16.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_4.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_datapath.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_top.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/rtl/io_xbar_top.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/io_xbar/rtl/io_xbar_top_wrap.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v
        /home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v
        +incdir+/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include
        +incdir+/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/chipset/include
        +incdir+/home/kaifengx/anycore/piton/verif/env/manycore/.
        /home/kaifengx/anycore/piton/verif/env/manycore/cross_module.tmp.h
        /home/kaifengx/anycore/piton/verif/env/manycore/manycore_network_mon.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/sas_intf.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/monitor.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/sas_tasks.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/pc_cmp.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/sas_task.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/l_cache_mon.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/thrfsm_mon.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/multicycle_mon.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/dmbr_mon.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/cmp_pcxandcpx.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon2.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/exu_mon.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/mask_mon.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/pc_muxsel_mon.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/nukeint_mon.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/stb_ovfl_mon.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/icache_mutex_mon.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/nc_inv_chk.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/tlu_mon.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/softint_mon.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/slam_init.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/jtag_mon.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/async_fifo_mon.tmp.v
        -v
        /home/kaifengx/anycore/piton/verif/env/manycore/iob_mon.v
        /home/kaifengx/anycore/piton/verif/env/manycore/fake_pll.v
        /home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v
        /home/kaifengx/anycore/piton/verif/env/manycore/fake_uart.v
        /home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v
        /home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v
        /home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v
        /home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v
        /home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_bridge.v
        /home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v
        /home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v
        /home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v
        /home/kaifengx/anycore/piton/design/common/fpga_bridge/rtl/fpga_bridge.v
        /home/kaifengx/anycore/piton/design/chipset/rtl/chipset.v
        /home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl_noc_power_test.v
        /home/kaifengx/anycore/piton/design/chipset/rtl/storage_addr_trans.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/rtl/storage_addr_trans_unified.tmp.v
        /home/kaifengx/anycore/piton/design/chipset/rtl/packet_filter.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_pgen.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_ecc.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_decoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_encoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_decoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_config_regs.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_priority_encoder.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16_para.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4_para.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath_para.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/bus_compare_equal.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/flip_bus.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_eight.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_five.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n_plus_3.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/net_dff.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap_para.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/credit_to_valrdy.v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/valrdy_to_credit.v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_bus_in.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_bus_out.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_flow_2buf.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_flow_spi.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_noflow.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header_sync.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header_dup.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header_ctu.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/synchronizer_asr.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/synchronizer_asr_dup.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/sync_pulse_synchronizer.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/clk_gating_latch.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/swrvr_dlib.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/mul64.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/swrvr_clib.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/u1.beh.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/common/rtl/m1.beh.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../srams/rtl/bw_r_itlb.tmp.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../srams/rtl/bw_r_dtlb.tmp.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../ifu/rtl/sparc_ifu_rndrob.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../lsu/rtl/lsu_dc_parity_gen.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_1rw_128x78.tmp.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1i_data.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1i_tag.tmp.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_data.tmp.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x152b.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_tag.tmp.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_ict.tmp.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_dct.tmp.v
        -v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_top_nospu_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_top.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register16/rtl/bw_r_irf_register16.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register8/rtl/bw_r_irf_register8.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alu.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluadder64.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluaddsub.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alulogic.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluor32.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluspr.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluzcmp64.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alu_16eql.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_byp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_byp_eccgen.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div_yreg.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div_32eql.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecc.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecc_dec.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclcomp7.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_reg.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_inc3.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rndrob.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_shft.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_nospu_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_part_add32.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_vis.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_nospu_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_incr64.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_addern_32.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_prencoder16.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_rrobin_picker.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_dec64.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_penc64.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_zcmp64.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_nospu_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_tagdp.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctldp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp1.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dcache_lfsr.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_nospu_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_cmp35.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ctr5.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errdp.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_wseldp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_sscan.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqdp.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_imd.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_incr46.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lfsr5.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par16.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par32.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par34.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swpla.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_stsm.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_rtsm.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_counter.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_lfsr.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_shiftreg.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc_core.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_rpt.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_buf.v
        /home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cfg_asi.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_add.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_add_exp_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_add_frac_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_arb.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_arb_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_buf.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl1.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl2.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl3.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl4.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_denorm_3b.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_denorm_3to1.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_denorm_frac.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_div.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_div_exp_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_div_frac_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_2b.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_3b.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_3to1.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_mul.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_mul_exp_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_mul_frac_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_out.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_out_ctl.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_out_dp.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_rptr_macros.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_rptr_groups.v
        /home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_rptr_min_global.v
        /home/kaifengx/anycore/piton/design/chip/tile/pico/rtl/picorv32.v
        /home/kaifengx/anycore/piton/design/chip/tile/pico/rtl/pico_reset.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_wrap.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_lruarray.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_mesi.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_wmt.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_cpxencoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/pcx_buffer.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/pcx_decoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3buffer.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_home_encoder.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_priority_encoder.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/pico_decoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_picoencoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/anycore_decoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v
        /home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v
        /home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap_ucb_receiver.v
        /home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap_ucb_transmitter.v
        /home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/rtl/cpx_arbitrator.v
        /home/kaifengx/anycore/piton/design/chip/tile/rtl/tile.tmp.v
        /home/kaifengx/anycore/piton/design/chip/tile/rtl/ccx_l15_transducer.v
        /home/kaifengx/anycore/piton/design/chip/tile/rtl/pico_l15_transducer.v
        /home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag.v
        /home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_interface.v
        /home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_interface_tap.v
        /home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v
        /home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v
        /home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ucb_transmitter.v
        /home/kaifengx/anycore/piton/design/chip/pll/rtl/clk_mux.v
        /home/kaifengx/anycore/piton/design/chip/pll/rtl/clk_se_to_diff.v
        /home/kaifengx/anycore/piton/design/chip/pll/rtl/pll_top.v
        /home/kaifengx/anycore/piton/design/chip/rtl/chip.tmp.v
        /home/kaifengx/anycore/piton/design/chip/rtl/synchronizer.v
        /home/kaifengx/anycore/piton/design/chip/rtl/OCI.v
        /home/kaifengx/anycore/piton/design/rtl/system.v
        /home/kaifengx/anycore/piton/design/chipset/include/mc_define.h
        /home/kaifengx/anycore/piton/design/chipset/include/uart16550_define.vh
        /home/kaifengx/anycore/piton/design/chipset/include/chipset_define.vh
        /home/kaifengx/anycore/piton/design/common/rtl/chip_rst_seq.v
        /home/kaifengx/anycore/piton/design/common/rtl/alarm_counter.v
        /home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v
        /home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v
        /home/kaifengx/anycore/piton/design/common/rtl/bram_1r1w_wrapper.v
        /home/kaifengx/anycore/piton/design/include/define.tmp.h
        /home/kaifengx/anycore/piton/design/include/l2.tmp.h
        /home/kaifengx/anycore/piton/design/include/l15.tmp.h
        /home/kaifengx/anycore/piton/design/include/lsu.tmp.h
        /home/kaifengx/anycore/piton/design/include/ifu.tmp.h
        +incdir+/home/kaifengx/anycore/piton/design/chip/tile/anycore/ISA
        +incdir+/home/kaifengx/anycore/piton/design/chip/tile/anycore/include
        +incdir+/home/kaifengx/anycore/piton/design/chip/tile/anycore/configs
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/ISA/RISCV_ISA.h
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/configs/CommonConfig.h
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/configs/RAM_Params.h
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/include/structs.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/chip_top/AnyCore_Piton.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/PerfMon.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/PowerManager.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/RegisterConsolidate.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/Core_OOO.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/ResetControl.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstBufRename.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer_Lane.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/PreDecode_RISCV.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/ppa_decode.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/Dispatch.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ldViolationPred.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/AGEN_ALU.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/AgenLsu.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Ctrl_ALU.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Demux.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Execute_Ctrl.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Execute_M.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Execute_SC.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/ExecutionPipe_Ctrl.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/ExecutionPipe_M.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/ExecutionPipe_SC.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/ForwardCheck.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Mux.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch1Fetch2.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage1.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage2.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/L1ICache.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/SelectInst.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/ppa_fetch2.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/AgeOrdering.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/Encoder.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/FreeIssueq.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueLane.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssuePartition.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQRegRead.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/PriorityEncoder.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/PriorityEncoderRR.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSR.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/Select.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectBetweenBlocks.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectBlock.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/PGIsolationCell.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/PipeLineReg.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_fg.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/CommitLoad.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/CommitStore.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUDatapath.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LoadStoreUnit.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALCTRL_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALDATA_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALNPC_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALREADY_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALVIO_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/AMT_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/BP_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/BTB_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/CTI_COMMIT_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/CTI_COUNTER_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/DEBUG_DATA_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/DEBUG_INST_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/FREELIST_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/IBUFF_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/IQFREELIST_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/IQPAYLOAD_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/LDQ_CAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/LDVIO_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/PRF_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAM_1R1W.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAM_1R2W.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAM_4R1W.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAM_8R4W.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAS_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RMT_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/STQ_CAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/STQ_FOLLOWINGLD_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/STQ_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/WAKEUP_CAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/LDQ_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/LDVIO_VLD_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/BP_RAM_GSHARE.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALEXCPT_RAM.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/CAM_PARTITIONED.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/CAM_RAM_PARTITIONED.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/CAM_RAM_STATIC_CONFIG.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/CAM_STATIC_CONFIG.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_CONFIGURABLE.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_PARTITIONED.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_PARTITIONED_NO_DECODE.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_PARTITIONED_SHARED_DECODE.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_PG_1R1W.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_PG_2R1W.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_STATIC_CONFIG.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_STATIC_CONFIG_NO_DECODE.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/Bypass_1D.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/Bypass_2D.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/Bypass_3D.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/Bypass_4D.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/PhyRegFile.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/RegRead.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/RegReadExecute.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/SupRegFile.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/PhyRegFileBytePipelined.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/Rename.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameDispatch.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameLane.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_Ctrl.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_M.sv
        /home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_SC.sv

################# <-file/-f ends> ########################

Parsing design file '/home/kaifengx/anycore/build/manycore/rel-0.1/config.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_ctrl/rtl/bram_map.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_ctrl/rtl/ciop_iob.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_ctrl/rtl/eth_top.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n.tmp.v'

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n.tmp.v, 54
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n_plus_3.tmp.v'

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n_plus_3.tmp.v, 60
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_bus_compare_equal.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_flip_bus.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/components/rtl/io_xbar_net_dff.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_16.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_16.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_4.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_4.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_datapath.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_datapath.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_top.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_top.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/rtl/io_xbar_top.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/rtl/io_xbar_top.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/rtl/io_xbar_top_wrap.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/io_xbar/rtl/io_xbar_top_wrap.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v'.
Parsing design file '/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v'.
Parsing design file '/home/kaifengx/anycore/piton/verif/env/manycore/cross_module.tmp.h'
Parsing design file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_network_mon.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_network_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_network_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_network_mon.tmp.v'.

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/manycore_network_mon.tmp.v, 208
  Null statement is used in following verilog source.
  Source info:                 repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/manycore_network_mon.tmp.v, 220
  Null statement is used in following verilog source.
  Source info:                 repeat(5)@(posedge clk);

Parsing design file '/home/kaifengx/anycore/piton/verif/env/manycore/fake_pll.v'

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/fake_pll.v, 52
  Null statement is used in following verilog source.
  Source info:     wait (rst == 1'b1);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/fake_pll.v, 53
  Null statement is used in following verilog source.
  Source info:     wait (rst == 1'b0);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/fake_pll.v, 54
  Null statement is used in following verilog source.
  Source info:     repeat(100)@(posedge ref_clk);

Parsing design file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v'.

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v, 252
  Null statement is used in following verilog source.
  Source info:     repeat(100)@(posedge core_ref_clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v, 256
  Null statement is used in following verilog source.
  Source info:     wait( pll_lock == 1'b1 );


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v, 259
  Null statement is used in following verilog source.
  Source info:     repeat(10)@(posedge `CHIP_INT_CLK);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v, 263
  Null statement is used in following verilog source.
  Source info:     repeat(100)@(posedge `CHIP_INT_CLK);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v, 270
  Null statement is used in following verilog source.
  Source info:     repeat(5000)@(posedge `CHIP_INT_CLK); // trin: supports at 
  least 512KB L2 per-tile

Parsing design file '/home/kaifengx/anycore/piton/verif/env/manycore/fake_uart.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/fake_uart.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_bridge.v'
Parsing design file '/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v'
Parsing design file '/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v'
Parsing design file '/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v'
Parsing design file '/home/kaifengx/anycore/piton/design/common/fpga_bridge/rtl/fpga_bridge.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/common/fpga_bridge/rtl/fpga_bridge.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/chipset/include/mc_define.h'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/chipset/include/chipset_define.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset.v'.

Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset.v, 619
  No type is specified for wire 'io_clk_loopback'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/chipset/include/mc_define.h'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/chipset/include/uart16550_define.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/chipset/include/chipset_define.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v'.

Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1315
  No type is specified for wire 'ariane_debug_buf_noc2_ready'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1316
  No type is specified for wire 'ariane_debug_buf_noc3_data'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1317
  No type is specified for wire 'ariane_debug_buf_noc3_valid'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1319
  No type is specified for wire 'ariane_bootrom_buf_noc2_ready'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1320
  No type is specified for wire 'ariane_bootrom_buf_noc3_data'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1321
  No type is specified for wire 'ariane_bootrom_buf_noc3_valid'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1323
  No type is specified for wire 'ariane_clint_buf_noc2_ready'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1324
  No type is specified for wire 'ariane_clint_buf_noc3_data'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1325
  No type is specified for wire 'ariane_clint_buf_noc3_valid'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1327
  No type is specified for wire 'ariane_plic_buf_noc2_ready'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1328
  No type is specified for wire 'ariane_plic_buf_noc3_data'. Default wire type
  is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1329
  No type is specified for wire 'ariane_plic_buf_noc3_valid'. Default wire 
  type is being applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl_noc_power_test.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl_noc_power_test.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl_noc_power_test.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/rtl/storage_addr_trans.tmp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/rtl/storage_addr_trans_unified.tmp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/rtl/packet_filter.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chipset/rtl/packet_filter.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v'.

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 105
  Null statement is used in following verilog source.
  Source info:     default: ;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 121
  Null statement is used in following verilog source.
  Source info:         `L2_AMO_ALU_NOP: ;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 144
  Null statement is used in following verilog source.
  Source info:         default: ;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 166
  Null statement is used in following verilog source.
  Source info:     default: ;

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_pgen.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_pgen.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_pgen.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_ecc.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_ecc.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data_ecc.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_decoder.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_decoder.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_decoder.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_encoder.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_encoder.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_encoder.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_decoder.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_decoder.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_decoder.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_config_regs.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_config_regs.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_config_regs.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_priority_encoder.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_priority_encoder.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_priority_encoder.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16_para.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16_para.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4_para.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4_para.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath_para.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath_para.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/bus_compare_equal.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/flip_bus.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_eight.v'

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_eight.v, 46
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_five.v'

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_five.v, 43
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n.tmp.v'

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n.tmp.v, 50
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n_plus_3.tmp.v'

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n_plus_3.tmp.v, 56
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/components/rtl/net_dff.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap_para.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap_para.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/dmbr_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v'.

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 547
  Null statement is used in following verilog source.
  Source info:             default:;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 702
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 719
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 735
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 752
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 768
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 785
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 801
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 818
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 834
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 850
  Null statement is used in following verilog source.
  Source info:         default:;

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/credit_to_valrdy.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/credit_to_valrdy.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/valrdy_to_credit.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_1rw_128x78.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_1rw_128x78.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1i_data.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1i_data.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1i_data.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1i_tag.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1i_tag.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1i_tag.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_data.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_data.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_data.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_tag.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_tag.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_tag.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_top_nospu_wrap.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_top.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register16/rtl/bw_r_irf_register16.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register8/rtl/bw_r_irf_register8.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alu.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluadder64.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluaddsub.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alulogic.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluor32.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluspr.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluzcmp64.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alu_16eql.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_byp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_byp_eccgen.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div_yreg.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div_yreg.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_div_32eql.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecc.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecc_dec.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclcomp7.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_reg.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_reg.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_inc3.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rndrob.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/exu/rtl/sparc_exu_shft.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_nospu_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_nospu_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_dp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_dp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_dp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_part_add32.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_vis.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_nospu_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_nospu_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_incr64.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_incr64.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_dp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_dp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_dp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_dp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_addern_32.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_addern_32.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_prencoder16.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_prencoder16.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_rrobin_picker.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_rrobin_picker.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/tlu_misctl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_dec64.tmp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_penc64.tmp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_zcmp64.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_nospu_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_nospu_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_tagdp.tmp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctldp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp1.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp1.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp1.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp1.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp1.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/lsu/rtl/lsu_dcache_lfsr.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_nospu_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_nospu_wrap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_nospu_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_cmp35.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ctr5.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errdp.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errdp.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errdp.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errdp.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_wseldp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_sscan.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqdp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqdp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqdp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_imd.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_incr46.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lfsr5.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par16.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par32.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_par34.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swpla.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_stsm.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_rtsm.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_counter.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_lfsr.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_shiftreg.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc_core.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc_core.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc_core.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/sparc.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_rpt.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_rpt.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_rpt.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_rpt.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_rpt.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_buf.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_buf.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_buf.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cpx_spc_buf.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cfg_asi.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/cfg_asi.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_add.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_add_ctl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_add_exp_dp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_add_frac_dp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_arb.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_arb_wrap.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_buf.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl1.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl2.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl3.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_cnt_lead0_lvl4.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_denorm_3b.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_denorm_3to1.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_denorm_frac.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_div.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_div_ctl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_div_exp_dp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_div_frac_dp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in_dp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_2b.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_3b.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_3to1.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_mul.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_mul_ctl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_mul_exp_dp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_mul_frac_dp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_out.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_out_ctl.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_out_dp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_rptr_macros.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_rptr_groups.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/fpu/rtl/fpu_rptr_min_global.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/pico/rtl/picorv32.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/pico/rtl/pico_reset.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_wrap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_wrap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_lruarray.tmp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_mesi.tmp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.tmp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_wmt.tmp.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_cpxencoder.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/pcx_buffer.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/pcx_buffer.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/pcx_decoder.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/pcx_decoder.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3buffer.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3buffer.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3buffer.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_home_encoder.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_home_encoder.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_home_encoder.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_priority_encoder.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_priority_encoder.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_priority_encoder.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/pico_decoder.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/pico_decoder.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_picoencoder.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/anycore_decoder.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/anycore_decoder.v'.
Parsing included file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/configs/CommonConfig.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/anycore_decoder.v'.

Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/anycore_decoder.v, 78
  No type is specified for wire 'new_load'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/anycore_decoder.v, 79
  No type is specified for wire 'new_store'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap_ucb_receiver.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap_ucb_receiver.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap_ucb_receiver.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap_ucb_transmitter.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap_ucb_transmitter.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap_ucb_transmitter.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/dmbr_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/cpx_arbitrator.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/tile.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/tile.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/dmbr_define.v'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/tile.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/tile.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/tile.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/ccx_l15_transducer.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/rtl/pico_l15_transducer.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_interface.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_interface.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_interface.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_interface_tap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_interface_tap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_interface_tap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ucb_transmitter.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ucb_transmitter.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ucb_transmitter.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/pll/rtl/clk_mux.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/pll/rtl/clk_se_to_diff.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/pll/rtl/pll_top.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/rtl/chip.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/rtl/chip.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/rtl/chip.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/design/chip/rtl/chip.tmp.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/rtl/synchronizer.v'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/rtl/OCI.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/rtl/OCI.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/rtl/system.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/rtl/system.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/kaifengx/anycore/piton/design/rtl/system.v'.
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/include/mc_define.h'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/include/uart16550_define.vh'
Parsing design file '/home/kaifengx/anycore/piton/design/chipset/include/chipset_define.vh'
Parsing design file '/home/kaifengx/anycore/piton/design/common/rtl/chip_rst_seq.v'
Parsing design file '/home/kaifengx/anycore/piton/design/common/rtl/alarm_counter.v'
Parsing design file '/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v'
Parsing design file '/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v'
Parsing design file '/home/kaifengx/anycore/piton/design/common/rtl/bram_1r1w_wrapper.v'
Parsing design file '/home/kaifengx/anycore/piton/design/include/define.tmp.h'
Parsing design file '/home/kaifengx/anycore/piton/design/include/l2.tmp.h'
Parsing design file '/home/kaifengx/anycore/piton/design/include/l15.tmp.h'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/include/l15.tmp.h'.
Parsing design file '/home/kaifengx/anycore/piton/design/include/lsu.tmp.h'
Parsing design file '/home/kaifengx/anycore/piton/design/include/ifu.tmp.h'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/ISA/RISCV_ISA.h'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/configs/CommonConfig.h'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/configs/RAM_Params.h'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/include/structs.sv'
Parsing included file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/configs/CommonConfig.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/include/structs.sv'.
Parsing included file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/ISA/RISCV_ISA.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/include/structs.sv'.
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/chip_top/AnyCore_Piton.sv'

Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chip/tile/anycore/chip_top/AnyCore_Piton.sv, 318
  No type is specified for wire 'toggleFlag_o'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/PerfMon.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/PowerManager.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/RegisterConsolidate.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/Core_OOO.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/ResetControl.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstBufRename.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer_Lane.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/PreDecode_RISCV.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/ppa_decode.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/Dispatch.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ldViolationPred.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/AGEN_ALU.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/AgenLsu.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Ctrl_ALU.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Demux.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Execute_Ctrl.sv'

Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Execute_Ctrl.sv, 128
  No type is specified for wire 'csrWrEn'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Execute_M.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Execute_SC.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/ExecutionPipe_Ctrl.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/ExecutionPipe_M.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/ExecutionPipe_SC.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/ForwardCheck.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Mux.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv'

Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 85
  No type is specified for wire 'updateIndex_o'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch1Fetch2.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage1.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage2.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/L1ICache.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/SelectInst.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/ppa_fetch2.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/AgeOrdering.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/Encoder.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/FreeIssueq.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueLane.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssuePartition.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQRegRead.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/PriorityEncoder.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/PriorityEncoderRR.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSR.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/Select.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectBetweenBlocks.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectBlock.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/PGIsolationCell.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/PipeLineReg.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_fg.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv'

Lint-[OUDPE] UDP Entries Overlap
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv, 35
  Following UDP entries overlap each other as possibly they could have exactly
  same set of input and output values.
  "/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv",
  30
  1    0    1    ?    ?    : ?: 1;
  "/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv",
  35
  ?    ?    ?    0    ?    : ?: 1;


Lint-[OUDPE] UDP Entries Overlap
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv, 37
  Following UDP entries overlap each other as possibly they could have exactly
  same set of input and output values.
  "/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv",
  36
  ?    1    1    *    ?    : 1: 1;
  "/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv",
  37
  1    ?    1    *    ?    : 1: 1;


Lint-[OUDPE] UDP Entries Overlap
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv, 38
  Following UDP entries overlap each other as possibly they could have exactly
  same set of input and output values.
  "/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv",
  31
  0    0    ?    1    ?    : ?: 0;
  "/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv",
  38
  ?    ?    0    1    ?    : ?: 0;


Lint-[OUDPE] UDP Entries Overlap
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv, 40
  Following UDP entries overlap each other as possibly they could have exactly
  same set of input and output values.
  "/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv",
  39
  ?    1    *    1    ?    : 0: 0;
  "/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv",
  40
  0    ?    *    1    ?    : 0: 0;


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv, 53
  No type is specified for wire 'n0'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv, 86
  No type is specified for wire 'ovrd'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lib/clk_gater_ul.sv, 87
  No type is specified for wire 'n0'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/CommitLoad.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/CommitStore.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUDatapath.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LoadStoreUnit.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALCTRL_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALDATA_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALNPC_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALREADY_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALVIO_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/AMT_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/BP_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/BTB_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/CTI_COMMIT_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/CTI_COUNTER_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/DEBUG_DATA_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/DEBUG_INST_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/FREELIST_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/IBUFF_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/IQFREELIST_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/IQPAYLOAD_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/LDQ_CAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/LDVIO_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/PRF_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAM_1R1W.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAM_1R2W.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAM_4R1W.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAM_8R4W.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAS_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RMT_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/STQ_CAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/STQ_FOLLOWINGLD_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/STQ_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/WAKEUP_CAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/LDQ_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/LDVIO_VLD_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/BP_RAM_GSHARE.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALEXCPT_RAM.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/CAM_PARTITIONED.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/CAM_RAM_PARTITIONED.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/CAM_RAM_STATIC_CONFIG.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/CAM_STATIC_CONFIG.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_CONFIGURABLE.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_PARTITIONED.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_PARTITIONED_NO_DECODE.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_PARTITIONED_SHARED_DECODE.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_PG_1R1W.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_PG_2R1W.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_STATIC_CONFIG.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams_configurable/RAM_STATIC_CONFIG_NO_DECODE.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/Bypass_1D.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/Bypass_2D.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/Bypass_3D.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/Bypass_4D.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/PhyRegFile.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/RegRead.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/RegReadExecute.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/SupRegFile.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/PhyRegFileBytePipelined.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/Rename.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameDispatch.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameLane.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv'

Warning-[TMBIN] Too many bits in Based Number
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 989
  The specified width is '4' bits, actually got '16' bits.
  The offending number is : '0001'.

Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_Ctrl.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_M.sv'
Parsing design file '/home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_SC.sv'
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_intf.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_intf.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_intf.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_intf.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_intf.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_intf.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/monitor.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/monitor.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/monitor.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/monitor.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_tasks.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_tasks.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_tasks.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/pc_cmp.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/pc_cmp.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/pc_cmp.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_task.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/sas_task.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/l_cache_mon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/l_cache_mon.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/thrfsm_mon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/thrfsm_mon.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/multicycle_mon.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/multicycle_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/multicycle_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/multicycle_mon.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/dmbr_mon.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/dmbr_define.v'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/dmbr_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/dmbr_mon.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/cmp_pcxandcpx.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/cmp_pcxandcpx.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/cmp_pcxandcpx.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v'.

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1259
  Null statement is used in following verilog source.
  Source info:   repeat(100) @(posedge clk);

Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon2.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon2.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon2.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon2.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/lsu_mon2.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/exu_mon.v'
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/mask_mon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/mask_mon.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/pc_muxsel_mon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/pc_muxsel_mon.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/nukeint_mon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/nukeint_mon.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/stb_ovfl_mon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/stb_ovfl_mon.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/icache_mutex_mon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/icache_mutex_mon.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/nc_inv_chk.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/nc_inv_chk.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/tlu_mon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/tlu_mon.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/softint_mon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/softint_mon.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/slam_init.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/slam_init.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/slam_init.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/slam_init.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v'.

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 237
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);

Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/jtag_mon.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/jtag_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/jtag_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/jtag_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/jtag_mon.tmp.v'.

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/jtag_mon.tmp.v, 86
  Null statement is used in following verilog source.
  Source info:                 repeat(5)@(posedge clk);

Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v'.

Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v, 245
  Null statement is used in following verilog source.
  Source info:         repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v, 350
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v, 358
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v, 366
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v, 374
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v, 392
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v, 408
  Null statement is used in following verilog source.
  Source info:         repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v, 585
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v, 600
  Null statement is used in following verilog source.
  Source info:         repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/kaifengx/anycore/piton/verif/env/manycore/l2_mon.tmp.v, 618
  Null statement is used in following verilog source.
  Source info:         repeat(5)@(posedge clk);

Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/async_fifo_mon.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/async_fifo_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/async_fifo_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/async_fifo_mon.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/async_fifo_mon.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/verif/env/manycore/iob_mon.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/iob_mon.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/iob_mon.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/verif/env/manycore/iob_mon.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_bus_in.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_bus_in.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_bus_out.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_bus_out.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_flow_2buf.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_flow_2buf.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_flow_2buf.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_flow_spi.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_flow_spi.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_flow_spi.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_noflow.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_noflow.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_noflow.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header_sync.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header_dup.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header_dup.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header_ctu.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/cluster_header_ctu.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/synchronizer_asr.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/synchronizer_asr_dup.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/sync_pulse_synchronizer.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/clk_gating_latch.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/swrvr_dlib.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/mul64.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/swrvr_clib.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/u1.beh.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/m1.beh.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../srams/rtl/bw_r_itlb.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../srams/rtl/bw_r_itlb.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../srams/rtl/bw_r_itlb.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../srams/rtl/bw_r_itlb.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../srams/rtl/bw_r_dtlb.tmp.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../srams/rtl/bw_r_dtlb.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../srams/rtl/bw_r_dtlb.tmp.v'.
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../srams/rtl/bw_r_dtlb.tmp.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../ifu/rtl/sparc_ifu_rndrob.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/rtl/../lsu/rtl/lsu_dc_parity_gen.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v'
Parsing included file '/home/kaifengx/anycore/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v'.
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.tmp.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x152b.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_ict.tmp.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_dct.tmp.v'
Parsing library file '/home/kaifengx/anycore/piton/design/chip/tile/sparc/srams/rtl/bw_r_rf32x80.v'
Top Level Modules:
       cmp_top
TimeScale is 1 ps / 1 ps

Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 277
RAS, "RAS_RAM #(.RPORT(1), .WPORT(2), .DEPTH(16), .INDEX(4), .WIDTH(64)) stack( .clk (clk),  .addr0_i (spec_tos_n),  .data0_o (stack_data_out),  .addr0wr_i ((bistEn ? bistAddrWr : spec_tos_c)),  .data0wr_i ((bistEn ? bistDataWr : stack_data_in)),  .we0_i ((bistEn ? 1'b1 : stack_we)),  .addr1wr_i (arch_tos_c),  .data1wr_i (arch_pc),  .we1_i (arch_push));"
  The above instance has fewer port connections than the module definition,
  input port 'reset' is not connected,
  input port 'recoverFlag_i' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/ExecutionPipe_M.sv, 85
ExecutionPipe_M, "RegRead regread( .clk (clkGated),  .reset (reset),  .recoverFlag_i (recoverFlag_i),  .src1Data_i (src1Data_i),  .src2Data_i (src2Data_i),  .rrPacket_i (rrPacket_i),  .exePacket_o (exePacket),  .phySrc1_o (phySrc1_o),  .phySrc2_o (phySrc2_o),  .bypassPacket_i (bypassPacket_i));"
  The above instance has fewer port connections than the module definition,
  output port 'csrRdEn_o' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/ExecutionPipe_SC.sv, 86
ExecutionPipe_SC, "RegRead regread( .clk (clkGated),  .reset (reset),  .recoverFlag_i (recoverFlag_i),  .src1Data_i (src1Data_i),  .src2Data_i (src2Data_i),  .rrPacket_i (rrPacket_i),  .exePacket_o (exePacket),  .phySrc1_o (phySrc1_o),  .phySrc2_o (phySrc2_o),  .bypassPacket_i (bypassPacket_i));"
  The above instance has fewer port connections than the module definition,
  output port 'csrRdEn_o' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 449
LSUControl, "DispatchedLoad disLoad( .dispatchReady_i (dispatchReady_i),  .lsqPacket_i (lsqPacket_i),  .ldqTail_i (ldqTail),  .ldqHead_i (ldqHead),  .lsqSize_i (lsqSize),  .ldqID_o (ldqID),  .nextLdIndex_o (nextLdIndex_o),  .newLdCount_o (newLdCount));"
  The above instance has fewer port connections than the module definition,
  output port 'newLdIndex_o' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 473
LSUControl, "DispatchedStore disStore( .dispatchReady_i (dispatchReady_i),  .lsqPacket_i (lsqPacket_i),  .stqTail_i (stqTail),  .stqHead_i (stqHead_t),  .stqCount_i (stqCount),  .lsqSize_i (lsqSize),  .newStCount_o (newStCount),  .stqID_o (stqID),  .lastStIndex_o (lastStIndex_o));"
  The above instance has fewer port connections than the module definition,
  output port 'newStIndex_o' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 117
L1DataCache, "DCache_controller dcache( .clk (clk),  .reset (reset),  .dcScratchModeEn_i (dcScratchModeEn_i),  .ldEn_i (rdEn_i),  .ldAddr_i (rdAddr_i),  .ldSize_i (ldSize_i),  .ldSign_i (ldSign_i),  .ldData_o (rdDataCache),  .ldHit_o (rdHitCache),  .stEn_i (wrEn_i),  .stAddr_i (wrAddr_i),  .stSize_i (stSize_i),  .stData_i (wrData_i),  .stHit_o (wrHitCache),  .ldMiss_o (ldMiss_o),  .stMiss_o (stMiss_o),  .dc2memLdAddr_o (dc2memLdAddr_o),  .dc2memLdValid_o (dc2memLdValid_o),  .mem2dcLdTag_i (mem2dcLdTag_i),  .mem2dcLdIndex_i (mem2dcLdIndex_i),  .mem2dcLdData_i (mem2dcLdData_i),  .mem2dcLdValid_i (mem2dcLdValid_i),  .dc2memStAddr_o (dc2memStAddr_o),  .dc2memStData_o (dc2memStData_o),  .dc2memStSize_o (dc2memStSize_o),  .dc2memStValid_o (dc2memStValid_o),  .mem2dcStCompl ... "
  The above instance has fewer port connections than the module definition,
  output port 'stbEmpty_o' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/Core_OOO.sv, 465
Core_OOO, "FetchStage1 fs1( .clk (clk),  .reset (resetLogic),  .resetRams_i (resetRams),  .resetFetch_i (resetFetch_i),  .startPC_i (startPC_i),  .ic2memReqAddr_o (ic2memReqAddr_o),  .ic2memReqValid_o (ic2memReqValid_o),  .mem2icTag_i (mem2icTag_i),  .mem2icIndex_i (mem2icIndex_i),  .mem2icData_i (mem2icData_i),  .mem2icRespValid_i (mem2icRespValid_i),  .icScratchModeEn_i (icScratchModeEn_i),  .icScratchWrAddr_i (icScratchWrAddr_i),  .icScratchWrEn_i (icScratchWrEn_i),  .icScratchWrData_i (icScratchWrData_i),  .icScratchRdData_o (icScratchRdData_o),  .stall_i ((instBufferFull | ctiQueueFull)),  .recoverFlag_i (recoverFlag),  .recoverPC_i (recoverPC),  .exceptionFlag_i (exceptionFlag),  .exceptionPC_i (exceptionPC),  .fs2RecoverFlag_i (fs2RecoverFlag),  .fs2MissedC ... "
  The above instance has fewer port connections than the module definition,
  output port 'icMiss_o' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/Core_OOO.sv, 752
Core_OOO, "InstructionBuffer instBuf( .clk (clk),  .reset (resetLogic),  .stall_i (((freeListEmpty | backEndFull) | repairFlag)),  .flush_i (((recoverFlag | exceptionFlag) | resetFetch_i)),  .commitCsr_i (commitCsr),  .decodeReady_i (decodeReady),  .ibPacket_i (ibPacket),  .instBufferFull_o (instBufferFull),  .instBufferReady_o (instBufferReady),  .renPacket_o (renPacket));"
  The above instance has fewer port connections than the module definition,
  output port 'stallForCsr_o' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/Core_OOO.sv, 1539
Core_OOO, "LSU lsu( .clk (clk),  .reset (resetLogic),  .resetRams_i (resetRams),  .dataCacheBypass_i (dataCacheBypass_i),  .dcScratchModeEn_i (dcScratchModeEn_i),  .dc2memLdAddr_o (dc2memLdAddr_o),  .dc2memLdValid_o (dc2memLdValid_o),  .mem2dcLdTag_i (mem2dcLdTag_i),  .mem2dcLdIndex_i (mem2dcLdIndex_i),  .mem2dcLdData_i (mem2dcLdData_i),  .mem2dcLdValid_i (mem2dcLdValid_i),  .dc2memStAddr_o (dc2memStAddr_o),  .dc2memStData_o (dc2memStData_o),  .dc2memStSize_o (dc2memStSize_o),  .dc2memStValid_o (dc2memStValid_o),  .mem2dcStComplete_i (mem2dcStComplete_i),  .mem2dcStStall_i (mem2dcStStall_i),  .stallStCommit_o (stallStCommit),  .dcScratchWrAddr_i (dcScratchWrAddr_i),  .dcScratchWrEn_i (dcScratchWrEn_i),  .dcScratchWrData_i (dcScratchWrData_i),  .dcScratchRdData_o ( ... "
  The above instance has fewer port connections than the module definition,
  output port 'ldMiss_o' is not connected,
  output port 'stMiss_o' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chip/tile/anycore/chip_top/AnyCore_Piton.sv, 313
AnyCore_Piton, "Core_OOO coreTop( .clk (coreClk),  .reset (reset_sync),  .resetFetch_i (resetFetch_sync),  .toggleFlag_o (toggleFlag_o),  .startPC_i (64'h0000000080000000),  .instPC_o (instPC),  .fetchReq_o (fetchReq),  .fetchRecoverFlag_o (fetchRecoverFlag),  .inst_i (inst),  .instValid_i ((instValid & (~(|cancelCurrentFetch)))),  .ldAddr_o (ldAddr),  .ldData_i (ldData),  .ldDataValid_i (ldEn),  .ldEn_o (ldEn),  .stAddr_o (stAddr),  .stData_o (stData),  .stEn_o (stEn),  .ic2memReqAddr_o (ic2memReqAddr_o),  .ic2memReqValid_o (ic2memReqValid_o),  .mem2icTag_i (mem2icTag_i),  .mem2icIndex_i (mem2icIndex_i),  .mem2icData_i (mem2icData_i),  .mem2icRespValid_i (mem2icRespValid_i),  .icScratchModeEn_i (icScratchModeEn),  .icScratchWrAddr_i (icScratchWrAddr),  .icScratchWrEn_ ... "
  The above instance has fewer port connections than the module definition,
  input port 'instException_i' is not connected,
  input port 'icFlush_i' is not connected,
  output port 'icFlushDone_o' is not connected,
  input port 'dcFlush_i' is not connected,
  output port 'dcFlushDone_o' is not connected,
  input port 'ldException_i' is not connected,
  input port 'stException_i' is not connected,
  output port 'ldStSize_o' is not connected,
  output port 'resetDone_o' is not connected,
  output port 'actualDir_o' is not connected,
  output port 'ctrlType_o' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 623
chipset_impl, "io_xbar_top_wrap io_xbar_noc2( .clk (chipset_clk),  .reset_in ((~chipset_rst_n)),  .myChipID (14'b10000000000000),  .myLocX (8'b0),  .myLocY (8'b0),  .dataIn_0 (chip_buf_xbar_noc2_data),  .validIn_0 (chip_buf_xbar_noc2_valid),  .yummyIn_0 (chip_buf_xbar_noc2_yummy),  .dataOut_0 (xbar_buf_chip_noc2_data),  .validOut_0 (xbar_buf_chip_noc2_valid),  .yummyOut_0 (xbar_buf_chip_noc2_yummy),  .dataIn_1 (mem_buf_xbar_noc2_data),  .validIn_1 (mem_buf_xbar_noc2_valid),  .yummyIn_1 (mem_buf_xbar_noc2_yummy),  .dataOut_1 (xbar_buf_mem_noc2_data),  .validOut_1 (xbar_buf_mem_noc2_valid),  .yummyOut_1 (xbar_buf_mem_noc2_yummy),  .dataIn_2 (iob_buf_xbar_noc2_data),  .validIn_2 (iob_buf_xbar_noc2_valid),  .yummyIn_2 (iob_buf_xbar_noc2_yummy),  .dataOut_2 (xbar_buf_iob_n ... "
  The above instance has fewer port connections than the module definition,
  output port 'thanksIn_3' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/rtl/system.v, 604
system, "chip chip( .slew (chip_io_slew),  .impsel1 (chip_io_impsel[0]),  .impsel2 (chip_io_impsel[1]),  .core_ref_clk (core_ref_clk),  .io_clk (io_clk),  .rst_n (chip_rst_n),  .pll_rst_n (pll_rst_n_full),  .clk_en (clk_en),  .pll_lock (pll_lock),  .pll_bypass (pll_bypass),  .pll_rangea (pll_rangea),  .clk_mux_sel (clk_mux_sel),  .jtag_clk (jtag_clk),  .jtag_rst_l (jtag_rst_n_full),  .jtag_modesel (jtag_modesel),  .jtag_datain (jtag_datain),  .jtag_dataout (jtag_dataout),  .async_mux (async_mux),  .intf_chip_data (intf_chip_data),  .intf_chip_channel (intf_chip_channel),  .intf_chip_credit_back (intf_chip_credit_back),  .chip_intf_data (chip_intf_data),  .chip_intf_channel (chip_intf_channel),  .chip_intf_credit_back (chip_intf_credit_back));"
  The above instance has fewer port connections than the module definition,
  input port 'oram_on' is not connected,
  input port 'oram_traffic_gen' is not connected,
  input port 'oram_dummy_gen' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/kaifengx/anycore/piton/design/rtl/system.v, 826
system, "chipset chipset( .chipset_clk (chipset_clk),  .io_clk (io_clk),  .rst_n (chipset_rst_n),  .piton_prsnt_n (1'b0),  .piton_ready_n (1'b0),  .intf_chip_data (intf_chip_data),  .intf_chip_channel (intf_chip_channel),  .intf_chip_credit_back (intf_chip_credit_back),  .chip_intf_data (chip_intf_data),  .chip_intf_channel (chip_intf_channel),  .chip_intf_credit_back (chip_intf_credit_back),  .sw (sw),  .leds (leds));"
  The above instance has fewer port connections than the module definition,
  output port 'chipset_prsnt_n' is not connected.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.tmp.v, 194
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 8-bit LHS target:
  Source info: count_f <= 5'b0;
  Expression: count_f


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.tmp.v, 124
  Continuous assignment width mismatch
  8 bits (lhs) versus 32 bits (rhs).
  Source info: assign count_minus_one = (count_f - 1);  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.tmp.v, 64
  Following is an unused input.
  Source info: length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.tmp.v, 486
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 2-bit LHS target:
  Source info: current_route_f <= 3'b0;
  Expression: current_route_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v, 121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: count_f <= BUFFER_SIZE;
  Expression: count_f


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 78
fake_mem_ctrl, "(buf_in_counter_f < (buf_in_mem_f[0][29:22] + 1))"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'buf_in_counter_f' of type reg [(8 - 1):0]
  with '(buf_in_mem_f[0][29:22] + 1)' of type logic [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 85
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_in_counter_next = (buf_in_counter_f + 1);
  Expression: buf_in_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_in_counter_next = 0;
  Expression: buf_in_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_in_counter_f <= 0;
  Expression: buf_in_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 114
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_in_wr_ptr_next = 0;
  Expression: buf_in_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 118
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_in_wr_ptr_next = (buf_in_wr_ptr_f + 1);
  Expression: buf_in_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 131
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_in_wr_ptr_f <= 0;
  Expression: buf_in_wr_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_in_mem_f[buf_in_wr_ptr_f] <= 0;
  Expression: buf_in_mem_f[buf_in_wr_ptr_f]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 167
fake_mem_ctrl, "(buf_in_counter_f == (buf_in_mem_f[0][29:22] + 1))"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'buf_in_counter_f' of type reg [(8 - 1):0]
  with '(buf_in_mem_f[0][29:22] + 1)' of type logic [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_out_counter_next = (buf_out_counter_f - 1);
  Expression: buf_out_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 428
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_out_counter_next = (msg_send_length + 1);
  Expression: buf_out_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 440
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_out_counter_f <= 0;
  Expression: buf_out_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 453
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_out_rd_ptr_next = 0;
  Expression: buf_out_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 457
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_out_rd_ptr_next = (buf_out_rd_ptr_f + 1);
  Expression: buf_out_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 469
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_out_rd_ptr_f <= 0;
  Expression: buf_out_rd_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 511
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[0] <= 0;
  Expression: buf_out_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 512
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[1] <= 0;
  Expression: buf_out_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 513
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[2] <= 0;
  Expression: buf_out_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 514
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[3] <= 0;
  Expression: buf_out_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 515
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[4] <= 0;
  Expression: buf_out_mem_f[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 516
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[5] <= 0;
  Expression: buf_out_mem_f[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 517
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[6] <= 0;
  Expression: buf_out_mem_f[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 518
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[7] <= 0;
  Expression: buf_out_mem_f[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 519
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[8] <= 0;
  Expression: buf_out_mem_f[8]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/common/fake_mem_ctrl.v, 544
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: noc_data_out = 0;
  Expression: noc_data_out


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/manycore_network_mon.tmp.v, 128
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: boundary_err = 0;
  Expression: boundary_err


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/manycore_network_mon.tmp.v, 213
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: boundary_err = 0;
  Expression: boundary_err


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 82
sync_fifo, "(sync_buf_counter_f == MEMSIZE)"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'sync_buf_counter_f' of type reg [ASIZE:0]
  with 'MEMSIZE' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: sync_buf_counter_next = 0;
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 97
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f + 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f - 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: sync_rd_ptr_next = 0;
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: sync_rd_ptr_next = (sync_rd_ptr_f + 1);
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: sync_wr_ptr_next = 0;
  Expression: sync_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: sync_wr_ptr_next = (sync_wr_ptr_f + 1);
  Expression: sync_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v, 182
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: channel_buffer_count <= 0;
  Expression: channel_buffer_count


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 0;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 136
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 0;
  Expression: sel_13


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 0;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: sel_123 <= 0;
  Expression: sel_123


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= 0;
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= 0;
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 148
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= (select_counter + 2'b1);
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 170
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 1;
  Expression: sel_13


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 1;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 180
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 1;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 0;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 190
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 0;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 0;
  Expression: sel_13


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: channel_buffer_count <= 0;
  Expression: channel_buffer_count


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 161
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 0;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 162
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 0;
  Expression: sel_13


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 163
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 0;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 164
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: sel_123 <= 0;
  Expression: sel_123


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 166
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= 0;
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= 0;
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 174
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= (select_counter + 2'b1);
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 196
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 1;
  Expression: sel_13


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 197
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 1;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 206
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 1;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 207
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 0;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 216
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 0;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 217
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 0;
  Expression: sel_13


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset.v, 395
  Following is an unused input.
  Source info: sw


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 72
  Following is an unused input.
  Source info: piton_ready_n


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 74
"test_start"
  Output port 'test_start' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 97
  Following is an unused input.
  Source info: chipset_intf_rdy_noc1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 101
  Following is an unused input.
  Source info: intf_chipset_data_noc1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 103
  Following is an unused input.
  Source info: intf_chipset_data_noc3


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 104
  Following is an unused input.
  Source info: intf_chipset_val_noc1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 106
  Following is an unused input.
  Source info: intf_chipset_val_noc3


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1316
  Continuous assignment width mismatch
  1 bits (lhs) versus 64 bits (rhs).
  Source info: assign ariane_debug_buf_noc3_data = 64'b0;  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1320
  Continuous assignment width mismatch
  1 bits (lhs) versus 64 bits (rhs).
  Source info: assign ariane_bootrom_buf_noc3_data = 64'b0;  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1324
  Continuous assignment width mismatch
  1 bits (lhs) versus 64 bits (rhs).
  Source info: assign ariane_clint_buf_noc3_data = 64'b0;  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chipset/rtl/chipset_impl.tmp.v, 1328
  Continuous assignment width mismatch
  1 bits (lhs) versus 64 bits (rhs).
  Source info: assign ariane_plic_buf_noc3_data = 64'b0;  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data.v, 50
  Following is an unused input.
  Source info: pdout_en


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data.v, 51
  Following is an unused input.
  Source info: deepsleep


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_data.v, 58
"pdata_out"
  Output port 'pdata_out' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir.v, 50
  Following is an unused input.
  Source info: pdout_en


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir.v, 51
  Following is an unused input.
  Source info: deepsleep


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_dir.v, 58
"pdata_out"
  Output port 'pdata_out' has never been assigned to any value.
  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 223
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = 0;
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 226
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 230
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 234
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 238
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 242
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 246
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 250
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 254
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 532
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wbg_counter_next = (wbg_counter_f + 1);
  Expression: wbg_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 537
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wbg_counter_next = (wbg_counter_f - 1);
  Expression: wbg_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 549
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wbg_counter_f <= 0;
  Expression: wbg_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 576
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: counter_mem_f[wr_index_in] <= (counter_mem_f[wr_index_in] + 1);
  Expression: counter_mem_f[wr_index_in]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 581
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: counter_mem_f[wr_index_in] <= (counter_mem_f[wr_index_in] + 1);
  Expression: counter_mem_f[wr_index_in]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_data_state_next = (data_in[29:22] - 2);
  Expression: msg_data_state_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 239
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_header_valid_in = 0;
  Expression: msg_header_valid_in


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_header_in = 0;
  Expression: msg_header_in


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 253
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_data_valid_in = 0;
  Expression: msg_data_valid_in


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 254
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_data_in = 0;
  Expression: msg_data_in


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 299
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: header_buf_counter_next = ((header_buf_counter_f + 1) - 3);
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 303
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: header_buf_counter_next = (header_buf_counter_f + 1);
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 307
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: header_buf_counter_next = (header_buf_counter_f - 3);
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 320
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: header_buf_counter_f <= 0;
  Expression: header_buf_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 332
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_rd_ptr_next = 0;
  Expression: header_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 336
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_rd_ptr_next = (header_rd_ptr_f + 3);
  Expression: header_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_wr_ptr_next = 0;
  Expression: header_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 357
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_wr_ptr_next = (header_wr_ptr_f + 1);
  Expression: header_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 374
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_rd_ptr_plus1 = (header_rd_ptr_f + 1);
  Expression: header_rd_ptr_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 375
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_rd_ptr_plus2 = (header_rd_ptr_f + 2);
  Expression: header_rd_ptr_plus2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 398
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[0] <= 0;
  Expression: header_buf_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 399
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[1] <= 0;
  Expression: header_buf_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 400
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[2] <= 0;
  Expression: header_buf_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 401
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[3] <= 0;
  Expression: header_buf_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 402
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[4] <= 0;
  Expression: header_buf_mem_f[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 403
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[5] <= 0;
  Expression: header_buf_mem_f[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 404
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[6] <= 0;
  Expression: header_buf_mem_f[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 405
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[7] <= 0;
  Expression: header_buf_mem_f[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 441
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_buf_counter_next = 0;
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 445
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_buf_counter_next = ((data_buf_counter_f + 1) - 1);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 449
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_buf_counter_next = (data_buf_counter_f + 1);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 453
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_buf_counter_next = (data_buf_counter_f - 1);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 470
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: data_rd_ptr_next = 0;
  Expression: data_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 474
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: data_rd_ptr_next = (data_rd_ptr_f + 1);
  Expression: data_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 492
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: data_wr_ptr_next = 0;
  Expression: data_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 496
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: data_wr_ptr_next = (data_wr_ptr_f + 1);
  Expression: data_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 528
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[0] <= 0;
  Expression: data_buf_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 529
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[1] <= 0;
  Expression: data_buf_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 530
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[2] <= 0;
  Expression: data_buf_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 531
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[3] <= 0;
  Expression: data_buf_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 82
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 1;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 86
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 2;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 3;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 94
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 3;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 98
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 4;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 5;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 106
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 2;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 0;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 126
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_counter_next = 0;
  Expression: buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 130
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_counter_next = ((buf_counter_f + buf_rd_flits) - 1);
  Expression: buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_counter_next = (buf_counter_f - 1);
  Expression: buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 158
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: rd_ptr_next = 0;
  Expression: rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 162
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: rd_ptr_next = (rd_ptr_f + 1);
  Expression: rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_next = 0;
  Expression: wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 185
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_next = (wr_ptr_f + buf_rd_flits);
  Expression: wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 201
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_plus1 = (wr_ptr_f + 1);
  Expression: wr_ptr_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 202
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_plus2 = (wr_ptr_f + 2);
  Expression: wr_ptr_plus2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 203
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_plus3 = (wr_ptr_f + 3);
  Expression: wr_ptr_plus3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 204
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_plus4 = (wr_ptr_f + 4);
  Expression: wr_ptr_plus4


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 210
l2_pipe1_buf_out, "(buf_counter_f <= (16 - buf_rd_flits))"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'buf_counter_f' of type reg [4:0]
  with '(16 - buf_rd_flits)' of type logic [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 226
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[0] <= 0;
  Expression: buf_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 227
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[1] <= 0;
  Expression: buf_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 228
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[2] <= 0;
  Expression: buf_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 229
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[3] <= 0;
  Expression: buf_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 230
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[4] <= 0;
  Expression: buf_mem_f[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 231
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[5] <= 0;
  Expression: buf_mem_f[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 232
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[6] <= 0;
  Expression: buf_mem_f[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 233
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[7] <= 0;
  Expression: buf_mem_f[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 234
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[8] <= 0;
  Expression: buf_mem_f[8]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 235
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[9] <= 0;
  Expression: buf_mem_f[9]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 236
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[10] <= 0;
  Expression: buf_mem_f[10]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 237
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[11] <= 0;
  Expression: buf_mem_f[11]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 238
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[12] <= 0;
  Expression: buf_mem_f[12]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 239
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[13] <= 0;
  Expression: buf_mem_f[13]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[14] <= 0;
  Expression: buf_mem_f[14]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 241
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[15] <= 0;
  Expression: buf_mem_f[15]


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 91
  Following is an unused input.
  Source info: cam_mshr_msg_type_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 92
  Following is an unused input.
  Source info: cam_mshr_l2_miss_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 93
  Following is an unused input.
  Source info: cam_mshr_data_size_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 94
  Following is an unused input.
  Source info: cam_mshr_cache_type_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 129
  Following is an unused input.
  Source info: addr_l2_aligned_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 158
  Following is an unused input.
  Source info: l2_way_state_owner_S4


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 165
  Following is an unused input.
  Source info: lsid_S4


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 171
  Following is an unused input.
  Source info: broadcast_chipid_out_S4


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 172
  Following is an unused input.
  Source info: broadcast_x_out_S4


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 173
  Following is an unused input.
  Source info: broadcast_y_out_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 968
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_S1 = 0;
  Expression: l2_miss_S1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1002
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type_S2_f <= 0;
  Expression: msg_type_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1003
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_size_S2_f <= 0;
  Expression: data_size_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1004
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cache_type_S2_f <= 0;
  Expression: cache_type_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1005
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_S2_f <= 0;
  Expression: l2_miss_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1007
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_smc_miss_S2_f <= 0;
  Expression: mshr_smc_miss_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1010
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mshr_pending_index_S2_f <= 0;
  Expression: mshr_pending_index_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1011
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: special_addr_type_S2_f <= 0;
  Expression: special_addr_type_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1012
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_data_rd_S2_f <= 0;
  Expression: msg_data_rd_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1084
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stall_before_S2_next = 0;
  Expression: stall_before_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1959
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_S2 = 1;
  Expression: l2_miss_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2185
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_load_data_subline_S2_next = (l2_load_data_subline_S2_f + 1);
  Expression: l2_load_data_subline_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2278
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type_S3_f <= 0;
  Expression: msg_type_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2279
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_size_S3_f <= 0;
  Expression: data_size_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2280
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cache_type_S3_f <= 0;
  Expression: cache_type_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2281
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_from_mshr_S3_f <= 0;
  Expression: msg_from_mshr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2282
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_load_data_subline_S3_f <= 0;
  Expression: l2_load_data_subline_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2283
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state_mesi_S3_f <= 0;
  Expression: state_mesi_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2284
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_S3_f <= 0;
  Expression: l2_miss_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2286
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_smc_miss_S3_f <= 0;
  Expression: mshr_smc_miss_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2288
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: state_wr_en_S3_f <= 0;
  Expression: state_wr_en_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2289
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_wr_data_en_S3_f <= 0;
  Expression: mshr_wr_data_en_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2290
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_wr_state_en_S3_f <= 0;
  Expression: mshr_wr_state_en_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2291
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshr_state_in_S3_f <= 0;
  Expression: mshr_state_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2292
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mshr_pending_index_S3_f <= 0;
  Expression: mshr_pending_index_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2293
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: special_addr_type_S3_f <= 0;
  Expression: special_addr_type_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2294
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_recycle_S3_f <= 0;
  Expression: req_recycle_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2400
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stall_before_S3_next = 0;
  Expression: stall_before_S3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2460
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type_S4_f <= 0;
  Expression: msg_type_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2461
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_size_S4_f <= 0;
  Expression: data_size_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2462
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cache_type_S4_f <= 0;
  Expression: cache_type_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2463
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_from_mshr_S4_f <= 0;
  Expression: msg_from_mshr_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2464
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_load_data_subline_S4_f <= 0;
  Expression: l2_load_data_subline_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2465
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state_mesi_S4_f <= 0;
  Expression: state_mesi_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2466
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_S4_f <= 0;
  Expression: l2_miss_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2468
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_smc_miss_S4_f <= 0;
  Expression: mshr_smc_miss_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2470
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: state_wr_en_S4_f <= 0;
  Expression: state_wr_en_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_wr_data_en_S4_f <= 0;
  Expression: mshr_wr_data_en_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2472
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_wr_state_en_S4_f <= 0;
  Expression: mshr_wr_state_en_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2473
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshr_state_in_S4_f <= 0;
  Expression: mshr_state_in_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2474
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mshr_pending_index_S4_f <= 0;
  Expression: mshr_pending_index_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2475
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: special_addr_type_S4_f <= 0;
  Expression: special_addr_type_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2476
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: dir_data_S4_f <= 0;
  Expression: dir_data_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2477
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_recycle_S4_f <= 0;
  Expression: req_recycle_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2629
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: smc_rd_diag_en_buf_S4_next = 0;
  Expression: smc_rd_diag_en_buf_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2630
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: smc_rd_en_buf_S4_next = 0;
  Expression: smc_rd_en_buf_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2765
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stall_before_S4_next = 0;
  Expression: stall_before_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3445
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 2;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3448
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_mshrid_S4 = mshr_wr_index_in_S4;
  Expression: msg_send_mshrid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3453
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 0;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 2;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3479
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 2;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3486
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 4;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3504
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 2;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3511
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_mshrid_S4 = mshr_wr_index_in_S4;
  Expression: msg_send_mshrid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3516
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 2;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3523
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_mshrid_S4 = mshr_wr_index_in_S4;
  Expression: msg_send_mshrid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3529
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 3;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3532
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_mshrid_S4 = mshr_wr_index_in_S4;
  Expression: msg_send_mshrid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3537
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 1;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 10;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3552
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_mshrid_S4 = mshr_wr_index_in_S4;
  Expression: msg_send_mshrid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3565
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 0;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3575
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_length_S4 = 0;
  Expression: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 4106
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dir_sharer_counter_S4_next = 1;
  Expression: dir_sharer_counter_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 4112
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dir_sharer_counter_S4_next = (dir_sharer_counter_S4_f + 1);
  Expression: dir_sharer_counter_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 4116
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dir_sharer_counter_S4_next = 1;
  Expression: dir_sharer_counter_S4_next


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 75
  Following is an unused input.
  Source info: cam_mshr_addr_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 76
  Following is an unused input.
  Source info: cam_mshr_mshrid_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 78
  Following is an unused input.
  Source info: cam_mshr_src_chipid_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 79
  Following is an unused input.
  Source info: cam_mshr_src_x_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 80
  Following is an unused input.
  Source info: cam_mshr_src_y_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 81
  Following is an unused input.
  Source info: cam_mshr_src_fbits_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 82
  Following is an unused input.
  Source info: cam_mshr_sdid_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 83
  Following is an unused input.
  Source info: cam_mshr_lsid_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 85
  Following is an unused input.
  Source info: cam_mshr_recycled_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 115
  Following is an unused input.
  Source info: valid_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 116
  Following is an unused input.
  Source info: stall_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 131
  Following is an unused input.
  Source info: msg_from_mshr_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 165
  Following is an unused input.
  Source info: stall_before_S3


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 170
  Following is an unused input.
  Source info: valid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 405
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: atomic_read_data_S1_next = 0;
  Expression: atomic_read_data_S1_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 463
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: addr_S2_f <= 0;
  Expression: addr_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 464
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: mshrid_S2_f <= 0;
  Expression: mshrid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 465
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: src_chipid_S2_f <= 0;
  Expression: src_chipid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 466
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_x_S2_f <= 0;
  Expression: src_x_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 467
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_y_S2_f <= 0;
  Expression: src_y_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 468
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: src_fbits_S2_f <= 0;
  Expression: src_fbits_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 469
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: sdid_S2_f <= 0;
  Expression: sdid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 470
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lsid_S2_f <= 0;
  Expression: lsid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshr_way_S2_f <= 0;
  Expression: mshr_way_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 472
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr_miss_lsid_S2_f <= 0;
  Expression: mshr_miss_lsid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 473
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: atomic_read_data_S2_f <= 0;
  Expression: atomic_read_data_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 474
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recycled_S2_f <= 0;
  Expression: recycled_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 525
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: tag_data_buf_S2_next = 0;
  Expression: tag_data_buf_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 566
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_buf_S2_next = 0;
  Expression: state_data_buf_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1040
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: dir_data_in_S2 = {sdid_S2_f, src_chipid_S2_f, src_y_S2_f, 
  src_x_S2_f};
  Expression: dir_data_in_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1214
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = (l2_way_state_owner_S2 + 1);
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1218
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = (l2_way_state_owner_S2 - 1);
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1222
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = 0;
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1269
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state_rb_S2 = (l2_rb_bits_S2 + 1);
  Expression: state_rb_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1409
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: addr_S3_f <= 0;
  Expression: addr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1410
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: mshrid_S3_f <= 0;
  Expression: mshrid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1411
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: src_chipid_S3_f <= 0;
  Expression: src_chipid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1412
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_x_S3_f <= 0;
  Expression: src_x_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1413
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_y_S3_f <= 0;
  Expression: src_y_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1414
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: src_fbits_S3_f <= 0;
  Expression: src_fbits_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1415
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: sdid_S3_f <= 0;
  Expression: sdid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lsid_S3_f <= 0;
  Expression: lsid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1417
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr_miss_lsid_S3_f <= 0;
  Expression: mshr_miss_lsid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1418
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: evict_addr_S3_f <= 0;
  Expression: evict_addr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1419
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_tag_hit_S3_f <= 0;
  Expression: l2_tag_hit_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1420
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_evict_S3_f <= 0;
  Expression: l2_evict_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1421
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_sel_S3_f <= 0;
  Expression: l2_way_sel_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1422
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: l2_way_state_owner_S3_f <= 0;
  Expression: l2_way_state_owner_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1423
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_state_mesi_S3_f <= 0;
  Expression: l2_way_state_mesi_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_state_vd_S3_f <= 0;
  Expression: l2_way_state_vd_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1425
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: l2_way_state_subline_S3_f <= 0;
  Expression: l2_way_state_subline_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1426
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_way_state_cache_type_S3_f <= 0;
  Expression: l2_way_state_cache_type_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1427
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_data_S3_f <= 0;
  Expression: msg_data_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1428
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_from_owner_S3_f <= 0;
  Expression: req_from_owner_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1429
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_in_S3_f <= 0;
  Expression: state_data_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1430
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_mask_in_S3_f <= 0;
  Expression: state_data_mask_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1431
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: data_addr_S3_f <= 0;
  Expression: data_addr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1432
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recycled_S3_f <= 0;
  Expression: recycled_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1433
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_clk_en_S3_f <= 0;
  Expression: data_clk_en_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1511
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: addr_S4_f <= 0;
  Expression: addr_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1512
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: mshrid_S4_f <= 0;
  Expression: mshrid_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1513
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: src_chipid_S4_f <= 0;
  Expression: src_chipid_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1514
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_x_S4_f <= 0;
  Expression: src_x_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1515
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_y_S4_f <= 0;
  Expression: src_y_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1516
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: src_fbits_S4_f <= 0;
  Expression: src_fbits_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1517
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: sdid_S4_f <= 0;
  Expression: sdid_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1518
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lsid_S4_f <= 0;
  Expression: lsid_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1519
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr_miss_lsid_S4_f <= 0;
  Expression: mshr_miss_lsid_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1520
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: evict_addr_S4_f <= 0;
  Expression: evict_addr_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1521
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_tag_hit_S4_f <= 0;
  Expression: l2_tag_hit_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1522
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_evict_S4_f <= 0;
  Expression: l2_evict_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1523
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_sel_S4_f <= 0;
  Expression: l2_way_sel_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1524
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: l2_way_state_owner_S4_f <= 0;
  Expression: l2_way_state_owner_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1525
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_state_mesi_S4_f <= 0;
  Expression: l2_way_state_mesi_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1526
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_state_vd_S4_f <= 0;
  Expression: l2_way_state_vd_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1527
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: l2_way_state_subline_S4_f <= 0;
  Expression: l2_way_state_subline_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1528
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_way_state_cache_type_S4_f <= 0;
  Expression: l2_way_state_cache_type_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1529
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_data_S4_f <= 0;
  Expression: msg_data_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1530
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_from_owner_S4_f <= 0;
  Expression: req_from_owner_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1531
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_in_S4_f <= 0;
  Expression: state_data_in_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1532
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_mask_in_S4_f <= 0;
  Expression: state_data_mask_in_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1533
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 144-bit LHS target:
  Source info: data_data_S4_f <= 0;
  Expression: data_data_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1534
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: data_addr_S4_f <= 0;
  Expression: data_addr_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1535
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recycled_S4_f <= 0;
  Expression: recycled_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1682
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: smc_rd_addr_in_buf_S4_next = 0;
  Expression: smc_rd_addr_in_buf_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1836
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 144-bit LHS target:
  Source info: data_data_buf_S4_next = 0;
  Expression: data_data_buf_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 2058
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_dst_x_S4 = 0;
  Expression: msg_send_dst_x_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 2059
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_dst_y_S4 = 0;
  Expression: msg_send_dst_y_S4


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2.v, 73
  Following is an unused input.
  Source info: dir_data_out


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 203
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_header_valid_in = 0;
  Expression: msg_header_valid_in


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 204
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_header_in = 0;
  Expression: msg_header_in


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 217
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_data_valid_in = 0;
  Expression: msg_data_valid_in


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 218
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_data_in = 0;
  Expression: msg_data_in


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 259
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_header_flits = 1;
  Expression: msg_header_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 262
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_header_flits = 3;
  Expression: msg_header_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 266
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_header_flits = 1;
  Expression: msg_header_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 274
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_buf_counter_next = 0;
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 278
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_buf_counter_next = ((header_buf_counter_f + 1) - 
  msg_header_flits);
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 282
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_buf_counter_next = (header_buf_counter_f + 1);
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 305
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: header_rd_ptr_next = 0;
  Expression: header_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 327
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: header_wr_ptr_next = 0;
  Expression: header_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 331
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: header_wr_ptr_next = (header_wr_ptr_f + 1);
  Expression: header_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 347
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: header_rd_ptr_plus1 = (header_rd_ptr_f + 1);
  Expression: header_rd_ptr_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 348
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: header_rd_ptr_plus2 = (header_rd_ptr_f + 2);
  Expression: header_rd_ptr_plus2


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 360
l2_pipe2_buf_in, "(header_buf_counter_f >= msg_header_flits)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'header_buf_counter_f' of type reg [2:0]
  with 'msg_header_flits' of type reg [1:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 382
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[0] <= 0;
  Expression: header_buf_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 383
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[1] <= 0;
  Expression: header_buf_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 384
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[2] <= 0;
  Expression: header_buf_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 385
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[3] <= 0;
  Expression: header_buf_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 421
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: data_buf_counter_next = ((data_buf_counter_f + 1) - 2);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 425
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: data_buf_counter_next = (data_buf_counter_f + 1);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 429
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: data_buf_counter_next = (data_buf_counter_f - 2);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 441
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: data_buf_counter_f <= 0;
  Expression: data_buf_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 450
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: data_rd_ptr_next = 0;
  Expression: data_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 454
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: data_rd_ptr_next = (data_rd_ptr_f + 2);
  Expression: data_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 472
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: data_wr_ptr_next = 0;
  Expression: data_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 476
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: data_wr_ptr_next = (data_wr_ptr_f + 1);
  Expression: data_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 492
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: data_rd_ptr_plus1 = (data_rd_ptr_f + 1);
  Expression: data_rd_ptr_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 512
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[0] <= 0;
  Expression: data_buf_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 513
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[1] <= 0;
  Expression: data_buf_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 514
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[2] <= 0;
  Expression: data_buf_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 515
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[3] <= 0;
  Expression: data_buf_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 516
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[4] <= 0;
  Expression: data_buf_mem_f[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 517
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[5] <= 0;
  Expression: data_buf_mem_f[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 518
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[6] <= 0;
  Expression: data_buf_mem_f[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 519
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[7] <= 0;
  Expression: data_buf_mem_f[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 520
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[8] <= 0;
  Expression: data_buf_mem_f[8]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 521
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[9] <= 0;
  Expression: data_buf_mem_f[9]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 522
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[10] <= 0;
  Expression: data_buf_mem_f[10]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 523
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[11] <= 0;
  Expression: data_buf_mem_f[11]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 524
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[12] <= 0;
  Expression: data_buf_mem_f[12]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 525
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[13] <= 0;
  Expression: data_buf_mem_f[13]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 526
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[14] <= 0;
  Expression: data_buf_mem_f[14]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 527
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[15] <= 0;
  Expression: data_buf_mem_f[15]


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 64
  Following is an unused input.
  Source info: mshr_msg_type_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 65
  Following is an unused input.
  Source info: mshr_l2_miss_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 75
  Following is an unused input.
  Source info: is_same_address_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 80
  Following is an unused input.
  Source info: l2_tag_hit_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 81
  Following is an unused input.
  Source info: l2_way_sel_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 82
  Following is an unused input.
  Source info: l2_wb_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 85
  Following is an unused input.
  Source info: l2_way_state_vd_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 87
  Following is an unused input.
  Source info: l2_way_state_cache_type_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 88
  Following is an unused input.
  Source info: addr_l2_aligned_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 93
  Following is an unused input.
  Source info: broadcast_counter_zero_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 95
  Following is an unused input.
  Source info: broadcast_chipid_out_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 96
  Following is an unused input.
  Source info: broadcast_x_out_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 97
  Following is an unused input.
  Source info: broadcast_y_out_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 373
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: smc_miss_S1 = 0;
  Expression: smc_miss_S1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 415
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type_S2_f <= 0;
  Expression: msg_type_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length_S2_f <= 0;
  Expression: msg_length_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 417
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_last_subline_S2_f <= 0;
  Expression: msg_last_subline_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 418
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_size_S2_f <= 0;
  Expression: data_size_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 419
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cache_type_S2_f <= 0;
  Expression: cache_type_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 421
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_mesi_S2_f <= 0;
  Expression: msg_mesi_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 423
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: smc_miss_S2_f <= 0;
  Expression: smc_miss_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 425
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: inv_fwd_pending_S2_f <= 0;
  Expression: inv_fwd_pending_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 470
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stall_before_S2_next = 0;
  Expression: stall_before_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 993
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_load_data_subline_S2_next = (l2_load_data_subline_S2_f + 1);
  Expression: l2_load_data_subline_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1077
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_wr_state_en_S3_f <= 0;
  Expression: mshr_wr_state_en_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1078
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshr_state_in_S3_f <= 0;
  Expression: mshr_state_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1080
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: smc_miss_S3_f <= 0;
  Expression: smc_miss_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1082
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_from_mshr_S3_f <= 0;
  Expression: msg_from_mshr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1083
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type_S3_f <= 0;
  Expression: msg_type_S3_f


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 56
  Following is an unused input.
  Source info: mshr_mshrid_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 68
  Following is an unused input.
  Source info: msg_type_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 78
  Following is an unused input.
  Source info: valid_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 79
  Following is an unused input.
  Source info: stall_S1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 90
  Following is an unused input.
  Source info: msg_type_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 92
  Following is an unused input.
  Source info: data_size_S2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 116
  Following is an unused input.
  Source info: valid_S3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 221
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mshr_rd_index_S1 = msg_mshrid_S1;
  Expression: mshr_rd_index_S1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 269
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: addr_S2_f <= 0;
  Expression: addr_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 270
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: mshrid_S2_f <= 0;
  Expression: mshrid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 271
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: src_chipid_S2_f <= 0;
  Expression: src_chipid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 272
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_x_S2_f <= 0;
  Expression: src_x_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 273
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_y_S2_f <= 0;
  Expression: src_y_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 274
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: src_fbits_S2_f <= 0;
  Expression: src_fbits_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 275
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: sdid_S2_f <= 0;
  Expression: sdid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 276
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lsid_S2_f <= 0;
  Expression: lsid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 277
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshr_way_S2_f <= 0;
  Expression: mshr_way_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 278
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_subline_id_S2_f <= 0;
  Expression: msg_subline_id_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 279
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr_miss_lsid_S2_f <= 0;
  Expression: mshr_miss_lsid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 321
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: tag_data_buf_S2_next = 0;
  Expression: tag_data_buf_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 358
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: state_data_buf_S2_next = 0;
  Expression: state_data_buf_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 362
  Width mismatch between LHS and RHS is found in assignment:
  The following 66-bit wide expression is assigned to a 104-bit LHS target:
  Source info: state_data_buf_S2_next = state_data_S2;
  Expression: state_data_buf_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 383
  Width mismatch between LHS and RHS is found in assignment:
  The following 66-bit wide expression is assigned to a 104-bit LHS target:
  Source info: state_data_trans_S2 = state_data_S2;
  Expression: state_data_trans_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 534
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_sel_S2 = 0;
  Expression: l2_way_sel_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 649
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = (l2_way_state_owner_S2 + 1);
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 653
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = (l2_way_state_owner_S2 - 1);
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 657
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = 0;
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 704
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state_rb_S2 = (l2_rb_bits_S2 + 1);
  Expression: state_rb_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 794
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: addr_S3_f <= 0;
  Expression: addr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 795
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_in_S3_f <= 0;
  Expression: state_data_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 796
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_mask_in_S3_f <= 0;
  Expression: state_data_mask_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 797
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: mshrid_S3_f <= 0;
  Expression: mshrid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 798
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr_miss_lsid_S3_f <= 0;
  Expression: mshr_miss_lsid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 830
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mshr_wr_index_S3 = mshrid_S3_f;
  Expression: mshr_wr_index_S3


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state.tmp.v, 49
  Following is an unused input.
  Source info: pdout_en


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state.tmp.v, 50
  Following is an unused input.
  Source info: deepsleep


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_state.tmp.v, 60
"pdata_out"
  Output port 'pdata_out' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag.v, 52
  Following is an unused input.
  Source info: pdout_en


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag.v, 53
  Following is an unused input.
  Source info: deepsleep


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_tag.v, 60
"pdata_out"
  Output port 'pdata_out' has never been assigned to any value.
  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v, 293
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: hit_index = 0;
  Expression: hit_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v, 465
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_hit_index = 0;
  Expression: wr_hit_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v, 572
  Width mismatch between LHS and RHS is found in assignment:
  The following 120-bit wide expression is assigned to a 30-bit LHS target:
  Source info: data_out = (smc_data[hit_index] >> (rd_offset_in * 30));
  Expression: data_out


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ctrl_reg_f <= 0;
  Expression: ctrl_reg_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 127
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l2_access_counter_reg_f <= 0;
  Expression: l2_access_counter_reg_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 150
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l2_miss_counter_reg_f <= 0;
  Expression: l2_miss_counter_reg_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: error_status_reg_f <= 0;
  Expression: error_status_reg_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 229
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: reg_data_out = 0;
  Expression: reg_data_out


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 234
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: reg_data_out = 0;
  Expression: reg_data_out


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 77
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: chipid_next = 0;
  Expression: chipid_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 78
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = 0;
  Expression: x_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_next = 0;
  Expression: y_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 91
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: chipid_next = 0;
  Expression: chipid_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = 0;
  Expression: x_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 93
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_next = 0;
  Expression: y_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 103
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: chipid_next = 0;
  Expression: chipid_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 104
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = 0;
  Expression: x_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 105
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_next = 0;
  Expression: y_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: chipid_next = (chipid_f + 1);
  Expression: chipid_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = 0;
  Expression: x_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 111
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_next = 0;
  Expression: y_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = 0;
  Expression: x_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 118
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_next = (y_f + 1);
  Expression: y_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = (x_f + 1);
  Expression: x_next


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v, 51
  Following is an unused input.
  Source info: pipe_sel


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v, 49
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v, 50
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v, 51
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v, 52
  Following is an unused input.
  Source info: SRAMID


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v, 49
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v, 50
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v, 51
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v, 52
  Following is an unused input.
  Source info: SRAMID


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v, 55
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v, 56
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v, 57
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v, 58
  Following is an unused input.
  Source info: SRAMID


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v, 49
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v, 50
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v, 51
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v, 52
  Following is an unused input.
  Source info: SRAMID


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v, 190
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 8-bit LHS target:
  Source info: count_f <= 5'b0;
  Expression: count_f


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v, 121
  Continuous assignment width mismatch
  8 bits (lhs) versus 32 bits (rhs).
  Source info: assign count_minus_one = (count_f - 1);  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v, 66
  Following is an unused input.
  Source info: length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: head_ptr_next = (head_ptr_f + 1);
  Expression: head_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: elements_in_array_next = (elements_in_array_f - 1);
  Expression: elements_in_array_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 86
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: tail_ptr_next = (tail_ptr_f + 1);
  Expression: tail_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 87
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: elements_in_array_next = (elements_in_array_f + 1);
  Expression: elements_in_array_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: head_ptr_next = (head_ptr_f + 1);
  Expression: head_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 93
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: tail_ptr_next = (tail_ptr_f + 1);
  Expression: tail_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 106
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: yummy_out_f <= 0;
  Expression: yummy_out_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 107
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: head_ptr_f <= 0;
  Expression: head_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 108
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: tail_ptr_f <= 0;
  Expression: tail_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: elements_in_array_f <= 0;
  Expression: elements_in_array_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v, 121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: count_f <= BUFFER_SIZE;
  Expression: count_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 287
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = 0;
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 308
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: curInterval = 0;
  Expression: curInterval


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 313
dmbr, "(curInterval >= (8'd9 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd9 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 317
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 9;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 319
dmbr, "(curInterval >= (8'd8 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd8 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 323
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 8;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 325
dmbr, "(curInterval >= (8'd7 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd7 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 329
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 7;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 331
dmbr, "(curInterval >= (8'd6 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd6 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 335
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 6;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 337
dmbr, "(curInterval >= (8'd5 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd5 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 341
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 5;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 343
dmbr, "(curInterval >= (8'd4 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd4 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 347
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 4;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 349
dmbr, "(curInterval >= (8'd3 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd3 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 3;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 355
dmbr, "(curInterval >= (8'd2 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd2 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 359
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 2;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 361
dmbr, "(curInterval >= (8'b1 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'b1 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 365
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 1;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 371
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 0;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 379
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'b1 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 380
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 1;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 385
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd2 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 386
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 2;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 391
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd3 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 392
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 3;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 397
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd4 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 398
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 4;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 403
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd5 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 404
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 5;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 409
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd6 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 410
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 6;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 415
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd7 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 7;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 421
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd8 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 422
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 8;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 427
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd9 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 428
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 9;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 434
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 10;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 443
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_0 = bin_used_0;
  Expression: bin_number_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 444
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_1 = bin_used_1;
  Expression: bin_number_1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 445
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_2 = bin_used_2;
  Expression: bin_number_2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 446
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_3 = bin_used_3;
  Expression: bin_number_3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 447
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_4 = bin_used_4;
  Expression: bin_number_4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 448
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_5 = bin_used_5;
  Expression: bin_number_5


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 449
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_6 = bin_used_6;
  Expression: bin_number_6


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 450
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_7 = bin_used_7;
  Expression: bin_number_7


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 451
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_8 = bin_used_8;
  Expression: bin_number_8


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 452
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_9 = bin_used_9;
  Expression: bin_number_9


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 453
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_10 = bin_used_10;
  Expression: bin_number_10


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 454
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_11 = bin_used_11;
  Expression: bin_number_11


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 455
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_12 = bin_used_12;
  Expression: bin_number_12


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 456
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_13 = bin_used_13;
  Expression: bin_number_13


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 457
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_14 = bin_used_14;
  Expression: bin_number_14


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 458
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_15 = bin_used_15;
  Expression: bin_number_15


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 483
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_0 = bin_number;
  Expression: bin_number_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 487
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_1 = bin_number;
  Expression: bin_number_1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 491
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_2 = bin_number;
  Expression: bin_number_2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 495
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_3 = bin_number;
  Expression: bin_number_3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 499
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_4 = bin_number;
  Expression: bin_number_4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 503
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_5 = bin_number;
  Expression: bin_number_5


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 507
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_6 = bin_number;
  Expression: bin_number_6


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 511
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_7 = bin_number;
  Expression: bin_number_7


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 515
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_8 = bin_number;
  Expression: bin_number_8


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 519
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_9 = bin_number;
  Expression: bin_number_9


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 523
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_10 = bin_number;
  Expression: bin_number_10


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 527
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_11 = bin_number;
  Expression: bin_number_11


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 531
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_12 = bin_number;
  Expression: bin_number_12


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 535
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_13 = bin_number;
  Expression: bin_number_13


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 539
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_14 = bin_number;
  Expression: bin_number_14


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 543
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_15 = bin_number;
  Expression: bin_number_15


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 553
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: add_bin = 0;
  Expression: add_bin


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 554
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: add_interval = 0;
  Expression: add_interval


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 624
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: add_bin = 10;
  Expression: add_bin


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 625
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: add_interval = 0;
  Expression: add_interval


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 950
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_0 <= bin_number_0;
  Expression: bin_used_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 951
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_1 <= bin_number_1;
  Expression: bin_used_1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 952
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_2 <= bin_number_2;
  Expression: bin_used_2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 953
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_3 <= bin_number_3;
  Expression: bin_used_3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 954
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_4 <= bin_number_4;
  Expression: bin_used_4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 955
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_5 <= bin_number_5;
  Expression: bin_used_5


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 956
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_6 <= bin_number_6;
  Expression: bin_used_6


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 957
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_7 <= bin_number_7;
  Expression: bin_used_7


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 958
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_8 <= bin_number_8;
  Expression: bin_used_8


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 959
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_9 <= bin_number_9;
  Expression: bin_used_9


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 960
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_10 <= bin_number_10;
  Expression: bin_used_10


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 961
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_11 <= bin_number_11;
  Expression: bin_used_11


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 962
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_12 <= bin_number_12;
  Expression: bin_used_12


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 963
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_13 <= bin_number_13;
  Expression: bin_used_13


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 964
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_14 <= bin_number_14;
  Expression: bin_used_14


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 965
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_15 <= bin_number_15;
  Expression: bin_used_15


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 995
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_0 <= 1;
  Expression: curCredit_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 996
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_1 <= 1;
  Expression: curCredit_1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 997
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_2 <= 1;
  Expression: curCredit_2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 998
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_3 <= 1;
  Expression: curCredit_3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 999
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_4 <= 1;
  Expression: curCredit_4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 1000
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_5 <= 1;
  Expression: curCredit_5


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 1001
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_6 <= 1;
  Expression: curCredit_6


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 1002
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_7 <= 1;
  Expression: curCredit_7


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 1003
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_8 <= 1;
  Expression: curCredit_8


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 1004
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_9 <= 1;
  Expression: curCredit_9


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 234
  Continuous assignment width mismatch
  9 bits (lhs) versus 32 bits (rhs).
  Source info: assign max_interval = ((10 << binScale) + 1'b1);  


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 238
dmbr, "(add_interval > max_interval)"
  A left 10-bit expression is compared to a right 9-bit expression.
  Comparing 'add_interval' of type reg [9:0]
  with 'max_interval' of type wire [(9 - 1):0].


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 262
  Continuous assignment width mismatch
  6 bits (lhs) versus 32 bits (rhs).
  Source info: assign cur_credit_minus_one = ((curCredit_mux > 0) ? 
  (curCredit_mux - 1) : curCredit_mux);  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/valrdy_to_credit.v, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: count_f <= BUFFER_SIZE;
  Expression: count_f


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/valrdy_to_credit.v, 137
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign top_bits_zero_temp = ((count_temp < 3) ? 1 : 0);  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v, 48
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_coord = 3'b0;
  Expression: x_coord


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v, 49
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_coord = 3'b0;
  Expression: y_coord


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v, 54
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_coord = 3'hx;
  Expression: x_coord


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v, 55
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_coord = 3'hx;
  Expression: y_coord


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 166
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: tmp_vals[0] = 0;
  Expression: tmp_vals[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 178
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: tmp_vals[1] = 0;
  Expression: tmp_vals[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 198
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: mshr_pipe_readres_homeid_s1[(((14 + 8) + 8) - 1):0] = 0;
  Expression: mshr_pipe_readres_homeid_s1[(((14 + 8) + 8) - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 199
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 13-bit LHS target:
  Source info: mshr_pipe_readres_control_s1[(((((((((((0 + 1) + 1) + 1) + 1) +
  3) + 1) + 2) + 1) + 1) + 1) - 1):0] = 0;
  Expression: mshr_pipe_readres_control_s1[(((((((((((0 + 1) + 1) + 1) + 1) + 
  3) + 1) + 2) + 1) + 1) + 1) - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ld_val <= 0;
  Expression: ld_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 425
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: st_val <= 0;
  Expression: st_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 426
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ifill_val <= 0;
  Expression: ifill_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 460
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ld_alloc_mask = 0;
  Expression: ld_alloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 461
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: st_alloc_mask = 0;
  Expression: st_alloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 462
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ifill_alloc_mask = 0;
  Expression: ifill_alloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 473
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ld_dealloc_mask = 0;
  Expression: ld_dealloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 474
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: st_dealloc_mask = 0;
  Expression: st_dealloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 475
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ifill_dealloc_mask = 0;
  Expression: ifill_dealloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 500
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: st_homeid[0] <= 0;
  Expression: st_homeid[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 501
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: st_homeid[1] <= 0;
  Expression: st_homeid[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 502
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ld_homeid[0] <= 0;
  Expression: ld_homeid[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 503
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ld_homeid[1] <= 0;
  Expression: ld_homeid[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 363
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: predecode_source_s1 = 0;
  Expression: predecode_source_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 410
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_st_way_array[0] = mshr_pipe_st_way_s1[((2 * 1) - 1)-:2];
  Expression: mshr_st_way_array[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 417
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_st_way_array[1] = mshr_pipe_st_way_s1[((2 * 2) - 1)-:2];
  Expression: mshr_st_way_array[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 452
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: predecode_reqtype_s1 = 0;
  Expression: predecode_reqtype_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 453
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_s1 = 0;
  Expression: predecode_address_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 454
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_plus0_s1 = 0;
  Expression: predecode_address_plus0_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 455
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_plus1_s1 = 0;
  Expression: predecode_address_plus1_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 456
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_plus2_s1 = 0;
  Expression: predecode_address_plus2_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 457
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_plus3_s1 = 0;
  Expression: predecode_address_plus3_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 458
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_is_last_inval_s1 = 0;
  Expression: predecode_is_last_inval_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 460
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: predecode_size_s1 = 0;
  Expression: predecode_size_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 461
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_threadid_s1 = 0;
  Expression: predecode_threadid_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 462
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: predecode_l1_replacement_way_s1 = 0;
  Expression: predecode_l1_replacement_way_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 463
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_non_cacheable_s1 = 0;
  Expression: predecode_non_cacheable_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 464
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_blockstore_bit_s1 = 0;
  Expression: predecode_blockstore_bit_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 465
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_blockstore_init_s1 = 0;
  Expression: predecode_blockstore_init_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 466
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_prefetch_bit_s1 = 0;
  Expression: predecode_prefetch_bit_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 468
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_l2_miss_s1 = 0;
  Expression: predecode_l2_miss_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 469
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_f4b_s1 = 0;
  Expression: predecode_f4b_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 470
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_icache_bit_s1 = 0;
  Expression: predecode_icache_bit_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_dcache_load_s1 = 0;
  Expression: predecode_dcache_load_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 472
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 0;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 473
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_dcache_noc2_store_im_s1 = 0;
  Expression: predecode_dcache_noc2_store_im_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 474
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_dcache_noc2_store_sm_s1 = 0;
  Expression: predecode_dcache_noc2_store_sm_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 475
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_noc2_inval_s1 = 0;
  Expression: predecode_noc2_inval_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 476
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: predecode_fwd_subcacheline_vector_s1 = 0;
  Expression: predecode_fwd_subcacheline_vector_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 477
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_interrupt_broadcast_s1 = 0;
  Expression: predecode_interrupt_broadcast_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 598
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_s1 = 0;
  Expression: predecode_address_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 645
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_s1 = 0;
  Expression: predecode_address_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 685
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_dcache_load_s1 = 1;
  Expression: predecode_dcache_load_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 693
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_icache_bit_s1 = 1;
  Expression: predecode_icache_bit_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 738
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 743
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 748
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 753
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 758
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 763
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 768
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 773
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 778
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 784
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 790
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 796
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 879
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_avail <= 8;
  Expression: creditman_noc1_avail


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 880
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_data_avail <= 2;
  Expression: creditman_noc1_data_avail


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 881
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_reserve <= 0;
  Expression: creditman_noc1_reserve


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 904
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_avail_next = (creditman_noc1_add2 ? 
  (creditman_noc1_avail + 2) : (creditman_noc1_add1 ? (creditman_noc1_avail + 
  1) : (creditman_noc1_minus1 ? ( ...
  Expression: creditman_noc1_avail_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 909
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_data_avail_next = (creditman_noc1_data_add1 ? 
  (creditman_noc1_data_avail + 1) : (creditman_noc1_data_add2 ? 
  (creditman_noc1_data_avail + 2) : ( ...
  Expression: creditman_noc1_data_avail_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 915
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_reserve_next = (creditman_noc1_reserve_add1 ? 
  (creditman_noc1_reserve + 1) : (creditman_noc1_reserve_minus1 ? 
  (creditman_noc1_reserve - 1) : cr ...
  Expression: creditman_noc1_reserve_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1127
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_pcx_ack_stage_s1 = 1'b0;
  Expression: decoder_pcx_ack_stage_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1128
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_noc2_ack_stage_s1 = 1'b0;
  Expression: decoder_noc2_ack_stage_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1133
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_s1_mshr_operation_s1 = 1'b0;
  Expression: decoder_s1_mshr_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1134
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_dtag_operation_s1 = 1'b0;
  Expression: decoder_dtag_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1137
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 4-bit LHS target:
  Source info: decoder_dcache_operation_s1 = 1'b0;
  Expression: decoder_dcache_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1138
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_s3_mshr_operation_s1 = 1'b0;
  Expression: decoder_s3_mshr_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1139
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_mesi_write_op_s1 = 1'b0;
  Expression: decoder_mesi_write_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1141
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_wmt_write_op_s1 = 1'b0;
  Expression: decoder_wmt_write_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1142
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_wmt_compare_op_s1 = 1'b0;
  Expression: decoder_wmt_compare_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1143
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_lruarray_write_op_s1 = 1'b0;
  Expression: decoder_lruarray_write_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1144
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 5-bit LHS target:
  Source info: decoder_cpx_operation_s1 = 1'b0;
  Expression: decoder_cpx_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1145
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 5-bit LHS target:
  Source info: decoder_noc1_operation_s1 = 1'b0;
  Expression: decoder_noc1_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1146
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 4-bit LHS target:
  Source info: decoder_noc3_operation_s1 = 1'b0;
  Expression: decoder_noc3_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1147
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 4-bit LHS target:
  Source info: decoder_csm_op_s1 = 1'b0;
  Expression: decoder_csm_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1148
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_config_op_s1 = 1'b0;
  Expression: decoder_config_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_mshr_allocation_type_s1 = 0;
  Expression: decoder_mshr_allocation_type_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1156
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_lrsc_flag_write_op_s1 = 2'b0;
  Expression: decoder_lrsc_flag_write_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1157
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_no_free_mshr_s1 = 0;
  Expression: decoder_no_free_mshr_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1159
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_hmt_op_s1 = 0;
  Expression: decoder_hmt_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1166
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_mshr_s1 = 1;
  Expression: decoder_stall_on_matched_mshr_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1233
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1234
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_mshr_s1 = 1;
  Expression: decoder_stall_on_matched_mshr_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1287
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1288
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_mshr_s1 = 1;
  Expression: decoder_stall_on_matched_mshr_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1384
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1457
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1458
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_mshr_s1 = 1;
  Expression: decoder_stall_on_matched_mshr_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1564
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1583
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1588
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1593
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1625
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1630
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1635
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1656
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1701
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1718
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1755
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1769
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1785
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1794
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1986
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dtag_val_s1 = 0;
  Expression: dtag_val_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1987
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dtag_rw_s1 = 0;
  Expression: dtag_rw_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1988
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: dtag_index_s1 = 0;
  Expression: dtag_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1989
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: dtag_write_way_s1 = 0;
  Expression: dtag_write_way_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1990
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 33-bit LHS target:
  Source info: dtag_write_tag_s1[(33 - 1):0] = 0;
  Expression: dtag_write_tag_s1[(33 - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1991
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: dtag_write_way_mask = 0;
  Expression: dtag_write_way_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2035
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mesi_read_val_s1 = 0;
  Expression: mesi_read_val_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2036
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: mesi_read_index_s1 = 0;
  Expression: mesi_read_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2056
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lrsc_flag_read_val_s1 = 0;
  Expression: lrsc_flag_read_val_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2057
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: lrsc_flag_read_index_s1 = 0;
  Expression: lrsc_flag_read_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2082
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 13-bit LHS target:
  Source info: mshr_control_bits_write_s1 = 0;
  Expression: mshr_control_bits_write_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s1_mshr_write_val_s1 = 0;
  Expression: s1_mshr_write_val_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2118
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: s1_mshr_write_type_s1 = 0;
  Expression: s1_mshr_write_type_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2119
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: s1_mshr_write_address_s1 = 0;
  Expression: s1_mshr_write_address_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 13-bit LHS target:
  Source info: s1_mshr_write_control_s1 = 0;
  Expression: s1_mshr_write_control_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: s1_mshr_write_mshrid_s1 = 0;
  Expression: s1_mshr_write_mshrid_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: write_mask_s1 = 0;
  Expression: write_mask_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2125
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s1_mshr_write_threadid_s1 = 0;
  Expression: s1_mshr_write_threadid_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2211
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: acklogic_pcx_s1 = 0;
  Expression: acklogic_pcx_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2212
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: acklogic_noc2_s1 = 0;
  Expression: acklogic_noc2_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2215
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: acklogic_pcx_s1 = 1;
  Expression: acklogic_pcx_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2217
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: acklogic_noc2_s1 = 1;
  Expression: acklogic_noc2_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2328
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: threadid_s2 <= 0;
  Expression: threadid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2329
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshrid_s2 <= 0;
  Expression: mshrid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2330
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: address_s2 <= 0;
  Expression: address_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2331
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: non_cacheable_s2 <= 0;
  Expression: non_cacheable_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2332
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: size_s2 <= 0;
  Expression: size_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2333
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: prefetch_s2 <= 0;
  Expression: prefetch_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2334
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l1_replacement_way_s2 <= 0;
  Expression: l1_replacement_way_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2335
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_s2 <= 0;
  Expression: l2_miss_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2336
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: f4b_s2 <= 0;
  Expression: f4b_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2337
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_noc2_inval_s2 <= 0;
  Expression: predecode_noc2_inval_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2338
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: predecode_fwd_subcacheline_vector_s2 <= 0;
  Expression: predecode_fwd_subcacheline_vector_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2339
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: lrsc_flag_write_op_s2 <= 0;
  Expression: lrsc_flag_write_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2340
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: blockstore_s2 <= 0;
  Expression: blockstore_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2341
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: blockstoreinit_s2 <= 0;
  Expression: blockstoreinit_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2342
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: predecode_reqtype_s2 <= 0;
  Expression: predecode_reqtype_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2343
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_dtag_operation_s2 <= 0;
  Expression: decoder_dtag_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2344
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wmt_write_op_s2 <= 0;
  Expression: wmt_write_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2345
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wmt_compare_op_s2 <= 0;
  Expression: wmt_compare_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2346
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: lruarray_write_op_s2 <= 0;
  Expression: lruarray_write_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2347
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: csm_op_s2 <= 0;
  Expression: csm_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2348
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: config_op_s2 <= 0;
  Expression: config_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2349
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_read_op_s2 <= 0;
  Expression: wmt_read_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2350
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: noc2_src_homeid_s2 <= 0;
  Expression: noc2_src_homeid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2351
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: hmt_fill_homeid_s2 <= 0;
  Expression: hmt_fill_homeid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2352
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: s3_mshr_operation_s2 <= 0;
  Expression: s3_mshr_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: cpx_operation_s2 <= 0;
  Expression: cpx_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2354
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: noc1_operation_s2 <= 0;
  Expression: noc1_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2355
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: noc3_operations_s2 <= 0;
  Expression: noc3_operations_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2356
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mesi_read_op_s2 <= 0;
  Expression: mesi_read_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2357
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mesi_write_op_s2 <= 0;
  Expression: mesi_write_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2358
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: dcache_operation_s2 <= 0;
  Expression: dcache_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2359
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s2_mshr_operation_s2 <= 0;
  Expression: s2_mshr_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2360
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: pcx_ack_stage_s2 <= 0;
  Expression: pcx_ack_stage_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2361
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc2_ack_stage_s2 <= 0;
  Expression: noc2_ack_stage_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2362
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc2_ack_state_s2 <= 0;
  Expression: noc2_ack_state_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2363
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 33-bit LHS target:
  Source info: csm_pcx_data_s2 <= 0;
  Expression: csm_pcx_data_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2364
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 33-bit LHS target:
  Source info: hmt_op_s2 <= 0;
  Expression: hmt_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2419
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: way_mshr_st_s2 = mshr_st_way_array[threadid_s2];
  Expression: way_mshr_st_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2547
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 33-bit LHS target:
  Source info: hmt_op_s2_next = decoder_hmt_op_s1;
  Expression: hmt_op_s2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2708
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: lru_way_s2 = 0;
  Expression: lru_way_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2756
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s2_mshr_val_s2 = 0;
  Expression: s2_mshr_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2757
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: s2_mshr_mshrid_s2 = 0;
  Expression: s2_mshr_mshrid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2761
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s2_mshr_val_s2 = 1;
  Expression: s2_mshr_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2793
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dcache_val_s2 = 0;
  Expression: dcache_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2794
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dcache_rw_s2 = 0;
  Expression: dcache_rw_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2795
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: dcache_index_s2 = 0;
  Expression: dcache_index_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2796
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: dcache_way_s2 = 0;
  Expression: dcache_way_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2797
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: dcache_mshr_write_mask_s2 = 0;
  Expression: dcache_mshr_write_mask_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2798
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: dcache_write_merge_mshr_noc2_s2 = 0;
  Expression: dcache_write_merge_mshr_noc2_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2799
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: dcache_source_s2 = 0;
  Expression: dcache_source_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2800
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: dcache_write_mask_s2 = 0;
  Expression: dcache_write_mask_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2801
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: dcache_write_data_s2 = 0;
  Expression: dcache_write_data_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2955
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: l15_hmt_write_data_s2[(((14 + 8) + 8) - 1):0] = 0;
  Expression: l15_hmt_write_data_s2[(((14 + 8) + 8) - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2962
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: l15_hmt_write_mask_s2 = 0;
  Expression: l15_hmt_write_mask_s2


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2963
l15_pipeline, "(hmt_op_s2 == 1'b1)"
  A left 33-bit expression is compared to a right 1-bit expression.
  Comparing 'hmt_op_s2' of type reg [(33 - 1):0]
  with '1'b1' of type bit [0:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2986
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mesi_write_val_s2 = 0;
  Expression: mesi_write_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2987
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: mesi_write_index_s2 = 0;
  Expression: mesi_write_index_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2988
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mesi_write_way_s2 = 0;
  Expression: mesi_write_way_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2989
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mesi_write_state_s2 = 0;
  Expression: mesi_write_state_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3055
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lrsc_flag_write_val_s2 = 0;
  Expression: lrsc_flag_write_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3056
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: lrsc_flag_write_index_s2 = 0;
  Expression: lrsc_flag_write_index_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3057
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: lrsc_flag_write_way_s2 = 0;
  Expression: lrsc_flag_write_way_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3058
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lrsc_flag_write_state_s2 = 0;
  Expression: lrsc_flag_write_state_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3130
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: csm_fill_data = 0;
  Expression: csm_fill_data


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3131
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: csm_req_val_s2 = 0;
  Expression: csm_req_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3132
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: csm_req_type_s2 = 0;
  Expression: csm_req_type_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3133
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: csm_req_lru_address_s2 = 0;
  Expression: csm_req_lru_address_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: csm_address_s2 = 0;
  Expression: csm_address_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3230
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_read_val_s2 = 0;
  Expression: wmt_read_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3231
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: wmt_read_index_s2 = 0;
  Expression: wmt_read_index_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3257
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: config_req_val_s2 = 0;
  Expression: config_req_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3258
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: config_req_rw_s2 = 0;
  Expression: config_req_rw_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3259
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: config_write_req_data_s2 = 0;
  Expression: config_write_req_data_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3260
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: config_req_address_s2 = 0;
  Expression: config_req_address_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3393
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpxencoder_req_staled_s3 <= 0;
  Expression: cpxencoder_req_staled_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3394
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc1encoder_req_staled_s3 <= 0;
  Expression: noc1encoder_req_staled_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3395
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3encoder_req_staled_s3 <= 0;
  Expression: noc3encoder_req_staled_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3396
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: val_s3 <= 0;
  Expression: val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3397
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lru_data_s3 <= 0;
  Expression: lru_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3398
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: tagcheck_way_s3 <= 0;
  Expression: tagcheck_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3399
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: tagcheck_state_s3 <= 0;
  Expression: tagcheck_state_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3400
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: tagcheck_lrsc_flag_s3 <= 0;
  Expression: tagcheck_lrsc_flag_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3401
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: flush_way_s3 <= 0;
  Expression: flush_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3402
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: flush_state_s3 <= 0;
  Expression: flush_state_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3403
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: lru_way_s3 <= 0;
  Expression: lru_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3404
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: lru_state_s3 <= 0;
  Expression: lru_state_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3405
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshrid_s3 <= 0;
  Expression: mshrid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3406
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: address_s3 <= 0;
  Expression: address_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3407
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: threadid_s3 <= 0;
  Expression: threadid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3408
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: non_cacheable_s3 <= 0;
  Expression: non_cacheable_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3409
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: size_s3 <= 0;
  Expression: size_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3410
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: prefetch_s3 <= 0;
  Expression: prefetch_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3411
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l1_replacement_way_s3 <= 0;
  Expression: l1_replacement_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3412
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_s3 <= 0;
  Expression: l2_miss_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3413
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: f4b_s3 <= 0;
  Expression: f4b_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3414
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: blockstore_s3 <= 0;
  Expression: blockstore_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3415
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: blockstoreinit_s3 <= 0;
  Expression: blockstoreinit_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: noc2_src_homeid_s3 <= 0;
  Expression: noc2_src_homeid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3417
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: lruarray_write_op_s3 <= 0;
  Expression: lruarray_write_op_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3418
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_noc2_inval_s3 <= 0;
  Expression: predecode_noc2_inval_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3419
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: predecode_fwd_subcacheline_vector_s3 <= 0;
  Expression: predecode_fwd_subcacheline_vector_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3420
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: predecode_reqtype_s3 <= 0;
  Expression: predecode_reqtype_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3421
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wmt_write_op_s3 <= 0;
  Expression: wmt_write_op_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3422
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wmt_compare_op_s3 <= 0;
  Expression: wmt_compare_op_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3423
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: csm_ticket_s3 <= 0;
  Expression: csm_ticket_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: s3_mshr_operation_s3 <= 0;
  Expression: s3_mshr_operation_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3425
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: cpx_operation_s3 <= 0;
  Expression: cpx_operation_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3426
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: noc1_operation_s3 <= 0;
  Expression: noc1_operation_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3427
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: noc3_operations_s3 <= 0;
  Expression: noc3_operations_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3428
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: pcx_ack_stage_s3 <= 0;
  Expression: pcx_ack_stage_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3429
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc2_ack_stage_s3 <= 0;
  Expression: noc2_ack_stage_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3430
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc2_ack_state_s3 <= 0;
  Expression: noc2_ack_state_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3431
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 29-bit LHS target:
  Source info: lru_way_tag_s3 <= 0;
  Expression: lru_way_tag_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3432
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 29-bit LHS target:
  Source info: flush_way_tag_s3 <= 0;
  Expression: flush_way_tag_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3433
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 33-bit LHS target:
  Source info: csm_pcx_data_s3 <= 0;
  Expression: csm_pcx_data_s3


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3526
l15_pipeline, "(mshr_st_way_array[0] == lru_way_s3)"
  A left 1-bit expression is compared to a right 2-bit expression.
  Comparing 'mshr_st_way_array[0]' of type reg [0:0]
  with 'lru_way_s3' of type reg [(2 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3536
l15_pipeline, "(mshr_st_way_array[1] == lru_way_s3)"
  A left 1-bit expression is compared to a right 2-bit expression.
  Comparing 'mshr_st_way_array[1]' of type reg [0:0]
  with 'lru_way_s3' of type reg [(2 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3543
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: stbuf_way_s3 = mshr_st_way_array[stbuf_compare_threadid_s3];
  Expression: stbuf_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3752
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_data_s3 = 0;
  Expression: wmt_compare_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3753
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_way_s3 = 0;
  Expression: wmt_compare_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3808
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_match_way_s3 = 0;
  Expression: wmt_compare_match_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3810
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_match_way_s3 = 0;
  Expression: wmt_compare_match_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3812
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_match_way_s3 = 1;
  Expression: wmt_compare_match_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3814
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_match_way_s3 = 2;
  Expression: wmt_compare_match_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3816
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_match_way_s3 = 3;
  Expression: wmt_compare_match_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3833
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lruarray_write_data_s3 = 0;
  Expression: lruarray_write_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3834
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lruarray_write_val_s3 = 0;
  Expression: lruarray_write_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3945
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_write_val_s3 = 0;
  Expression: wmt_write_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3946
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: wmt_write_index_s3 = 0;
  Expression: wmt_write_index_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3948
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_write_inval_val_s3 = 0;
  Expression: wmt_write_inval_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3949
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_write_update_val_s3 = 0;
  Expression: wmt_write_update_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3950
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_write_dedup_l1way_val_s3 = 0;
  Expression: wmt_write_dedup_l1way_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3952
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_write_update_way_s3 = 0;
  Expression: wmt_write_update_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3953
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_write_update_data_s3 = 0;
  Expression: wmt_write_update_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3957
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: wmt_write_inval_mask_s3 = 0;
  Expression: wmt_write_inval_mask_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3958
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: wmt_write_update_mask_s3 = 0;
  Expression: wmt_write_update_mask_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3959
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: wmt_write_dedup_mask_s3 = 0;
  Expression: wmt_write_dedup_mask_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4010
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: wmt_write_update_mask_s3[((4 * ((2 + 0) + 1)) - 1):0] = 0;
  Expression: wmt_write_update_mask_s3[((4 * ((2 + 0) + 1)) - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4054
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: wmt_write_inval_mask_s3[((4 * ((2 + 0) + 1)) - 1):0] = 0;
  Expression: wmt_write_inval_mask_s3[((4 * ((2 + 0) + 1)) - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s3_mshr_val_s3 = 0;
  Expression: s3_mshr_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4118
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: s3_mshr_write_type_s3 = 0;
  Expression: s3_mshr_write_type_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4119
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: s3_mshr_write_mshrid_s3 = 0;
  Expression: s3_mshr_write_mshrid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: s3_mshr_update_state_s3 = 0;
  Expression: s3_mshr_update_state_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: s3_mshr_update_way_s3 = 0;
  Expression: s3_mshr_update_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4199
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_req_val_s3 = 0;
  Expression: cpx_req_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4200
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: cpx_type_s3 = 0;
  Expression: cpx_type_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4201
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_invalidate_l1_s3 = 0;
  Expression: cpx_invalidate_l1_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4203
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: cpx_inval_way_s3 = 0;
  Expression: cpx_inval_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4204
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: cpx_data_source_s3 = 0;
  Expression: cpx_data_source_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4205
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_atomic_bit_s3 = 0;
  Expression: cpx_atomic_bit_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4206
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_icache_inval_s3 = 0;
  Expression: cpx_icache_inval_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4212
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_icache_inval_s3 = 1;
  Expression: cpx_icache_inval_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4218
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_invalidate_l1_s3 = 1;
  Expression: cpx_invalidate_l1_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4225
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_invalidate_l1_s3 = 1;
  Expression: cpx_invalidate_l1_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4232
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_invalidate_l1_s3 = 1;
  Expression: cpx_invalidate_l1_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4239
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_invalidate_l1_s3 = 1;
  Expression: cpx_invalidate_l1_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4276
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_atomic_bit_s3 = 1;
  Expression: cpx_atomic_bit_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4310
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_atomic_bit_s3 = 1;
  Expression: cpx_atomic_bit_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4350
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_l2miss = 0;
  Expression: l15_cpxencoder_l2miss


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4351
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l15_cpxencoder_error[1:0] = 0;
  Expression: l15_cpxencoder_error[1:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4352
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_noncacheable = 0;
  Expression: l15_cpxencoder_noncacheable


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_threadid = 0;
  Expression: l15_cpxencoder_threadid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4354
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_prefetch = 0;
  Expression: l15_cpxencoder_prefetch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4355
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_f4b = 0;
  Expression: l15_cpxencoder_f4b


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4356
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_atomic = 0;
  Expression: l15_cpxencoder_atomic


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4357
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_inval_icache_all_way = 0;
  Expression: l15_cpxencoder_inval_icache_all_way


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4358
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_inval_dcache_all_way = 0;
  Expression: l15_cpxencoder_inval_dcache_all_way


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4359
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: l15_cpxencoder_inval_address_15_4[15:4] = 0;
  Expression: l15_cpxencoder_inval_address_15_4[15:4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4360
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_cross_invalidate = 0;
  Expression: l15_cpxencoder_cross_invalidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4361
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l15_cpxencoder_cross_invalidate_way[1:0] = 0;
  Expression: l15_cpxencoder_cross_invalidate_way[1:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4362
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_inval_dcache_inval = 0;
  Expression: l15_cpxencoder_inval_dcache_inval


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4363
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_inval_icache_inval = 0;
  Expression: l15_cpxencoder_inval_icache_inval


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4364
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l15_cpxencoder_inval_way[1:0] = 0;
  Expression: l15_cpxencoder_inval_way[1:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4365
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_blockinitstore = 0;
  Expression: l15_cpxencoder_blockinitstore


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4378
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_cross_invalidate = 0;
  Expression: l15_cpxencoder_cross_invalidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4382
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_inval_icache_inval = 0;
  Expression: l15_cpxencoder_inval_icache_inval


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4387
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_cpxencoder_data_0[63:0] = 0;
  Expression: l15_cpxencoder_data_0[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4388
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_cpxencoder_data_1[63:0] = 0;
  Expression: l15_cpxencoder_data_1[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4389
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_cpxencoder_data_2[63:0] = 0;
  Expression: l15_cpxencoder_data_2[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4390
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_cpxencoder_data_3[63:0] = 0;
  Expression: l15_cpxencoder_data_3[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4430
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: expanded_hmt_homeid_s3 = 0;
  Expression: expanded_hmt_homeid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4445
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc1_req_val_s3 = 0;
  Expression: noc1_req_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4446
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: noc1_type_s3 = 0;
  Expression: noc1_type_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4447
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc1_data_source_s3 = 0;
  Expression: noc1_data_source_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4448
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc1_homeid_not_required_s3 = 0;
  Expression: noc1_homeid_not_required_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4449
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: creditman_noc1_mispredicted_s3 = 0;
  Expression: creditman_noc1_mispredicted_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4450
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: creditman_noc1_reserve_s3 = 0;
  Expression: creditman_noc1_reserve_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4451
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: l15_noc1buffer_req_address = 0;
  Expression: l15_noc1buffer_req_address


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4452
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc1_homeid_source_s3 = 0;
  Expression: noc1_homeid_source_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4459
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: creditman_noc1_mispredicted_s3 = (noc1_req_val_s3 ? 0 : 
  val_s3);
  Expression: creditman_noc1_mispredicted_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4467
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: creditman_noc1_mispredicted_s3 = (noc1_req_val_s3 ? 0 : 
  val_s3);
  Expression: creditman_noc1_mispredicted_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4475
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: creditman_noc1_mispredicted_s3 = (noc1_req_val_s3 ? 0 : 
  val_s3);
  Expression: creditman_noc1_mispredicted_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4629
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_noc1buffer_req_data_0[63:0] = 0;
  Expression: l15_noc1buffer_req_data_0[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4630
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_noc1buffer_req_data_1[63:0] = 0;
  Expression: l15_noc1buffer_req_data_1[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4647
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: l15_noc1buffer_req_homeid = 0;
  Expression: l15_noc1buffer_req_homeid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4648
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_noc1buffer_req_homeid_val = 0;
  Expression: l15_noc1buffer_req_homeid_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4659
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 30-bit LHS target:
  Source info: l15_noc1buffer_req_homeid = csm_l15_res_data_s3;
  Expression: l15_noc1buffer_req_homeid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4684
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_req_val_s3 = 0;
  Expression: noc3_req_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4685
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: noc3_type_s3 = 0;
  Expression: noc3_type_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4686
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 0;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4687
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: noc3_address_s3 = 0;
  Expression: noc3_address_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4688
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc3_homeid_source_s3 = 0;
  Expression: noc3_homeid_source_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4695
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 1;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4703
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 1;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4711
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 1;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4727
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 1;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4743
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 1;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4767
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: l15_noc3encoder_req_homeid = 0;
  Expression: l15_noc3encoder_req_homeid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_lruarray.tmp.v, 75
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: read_index_f <= 0;
  Expression: read_index_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_mesi.tmp.v, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: read_index_f <= 0;
  Expression: read_index_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.tmp.v, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: read_index_f <= 0;
  Expression: read_index_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 106
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: flit_state <= 0;
  Expression: flit_state


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 150
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: last_req_source <= 0;
  Expression: last_req_source


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 157
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_source = 0;
  Expression: req_source


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 158
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: req_type = 0;
  Expression: req_type


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 159
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_prefetch = 0;
  Expression: req_prefetch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 160
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_nc = 0;
  Expression: req_nc


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 163
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: req_data0 = 0;
  Expression: req_data0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 164
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: req_data1 = 0;
  Expression: req_data1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 165
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: req_address = 0;
  Expression: req_address


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 166
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_mshrid = 0;
  Expression: req_mshrid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: req_size = 0;
  Expression: req_size


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 168
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_dest_l2_xpos = 0;
  Expression: req_dest_l2_xpos


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 169
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_dest_l2_ypos = 0;
  Expression: req_dest_l2_ypos


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 170
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: req_dest_chipid = 0;
  Expression: req_dest_chipid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: req_csm_lsid = 0;
  Expression: req_csm_lsid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 172
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: req_csm_sdid = 0;
  Expression: req_csm_sdid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 198
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_mshrid = {noc1buffer_noc1encoder_req_threadid, 
  noc1buffer_noc1encoder_req_mshrid};
  Expression: req_mshrid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 216
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_mshrid = csm_noc1encoder_req_mshrid;
  Expression: req_mshrid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 258
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 0;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 259
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type = 0;
  Expression: msg_type


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 260
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_mesi = 0;
  Expression: msg_mesi


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 261
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_last_subline = 0;
  Expression: msg_last_subline


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 262
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_cache_type = 0;
  Expression: msg_cache_type


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 263
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: msg_subline_vector = 0;
  Expression: msg_subline_vector


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 264
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: control_raw_data_flit1 = 0;
  Expression: control_raw_data_flit1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 265
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: t1_interrupt_cpuid = 0;
  Expression: t1_interrupt_cpuid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 284
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_dest_l2_xpos_new = 0;
  Expression: msg_dest_l2_xpos_new


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 285
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_dest_l2_ypos_new = 0;
  Expression: msg_dest_l2_ypos_new


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 292
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 305
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 315
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 328
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 336
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 342
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 4;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 348
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 1;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 365
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 372
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 378
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 384
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 390
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 396
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 402
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 408
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 414
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 427
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: msg_options_1 = 0;
  Expression: msg_options_1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 428
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: msg_options_2 = 0;
  Expression: msg_options_2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 429
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: msg_options_3 = 0;
  Expression: msg_options_3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 456
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: flit[(64 - 1):0] = 0;
  Expression: flit[(64 - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 474
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: flit[15:9] = 0;
  Expression: flit[15:9]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 508
noc1encoder, "(flit_state != msg_length)"
  A left 4-bit expression is compared to a right 8-bit expression.
  Comparing 'flit_state' of type reg [(4 - 1):0]
  with 'msg_length' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 509
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: flit_state_next = (flit_state + 1);
  Expression: flit_state_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 523
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc1encoder_noc1buffer_req_ack = 0;
  Expression: noc1encoder_noc1buffer_req_ack


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 524
noc1encoder, "(flit_state == msg_length)"
  A left 4-bit expression is compared to a right 8-bit expression.
  Comparing 'flit_state' of type reg [(4 - 1):0]
  with 'msg_length' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 531
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc1encoder_csm_req_ack = 0;
  Expression: noc1encoder_csm_req_ack


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 532
noc1encoder, "(flit_state == msg_length)"
  A left 4-bit expression is compared to a right 8-bit expression.
  Comparing 'flit_state' of type reg [(4 - 1):0]
  with 'msg_length' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 542
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_dmbr_l1missIn = 0;
  Expression: l15_dmbr_l1missIn


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1encoder.v, 543
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: l15_dmbr_l1missTag = 0;
  Expression: l15_dmbr_l1missTag


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 132
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[0] <= 0;
  Expression: command_buffer[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 133
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[0] <= 0;
  Expression: command_buffer_val[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[1] <= 0;
  Expression: command_buffer[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[1] <= 0;
  Expression: command_buffer_val[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 136
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[2] <= 0;
  Expression: command_buffer[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[2] <= 0;
  Expression: command_buffer_val[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[3] <= 0;
  Expression: command_buffer[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 139
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[3] <= 0;
  Expression: command_buffer_val[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[4] <= 0;
  Expression: command_buffer[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[4] <= 0;
  Expression: command_buffer_val[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 142
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[5] <= 0;
  Expression: command_buffer[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[5] <= 0;
  Expression: command_buffer_val[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 144
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[6] <= 0;
  Expression: command_buffer[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[6] <= 0;
  Expression: command_buffer_val[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[7] <= 0;
  Expression: command_buffer[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 147
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[7] <= 0;
  Expression: command_buffer_val[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 148
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buffer[0] <= 0;
  Expression: data_buffer[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 149
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buffer[1] <= 0;
  Expression: data_buffer[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 151
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_wrindex <= 0;
  Expression: data_wrindex


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 152
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: command_wrindex <= 0;
  Expression: command_wrindex


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 153
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: command_rdindex <= 0;
  Expression: command_rdindex


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 208
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_wrindex_plus_1 = (data_wrindex + 1);
  Expression: data_wrindex_plus_1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 209
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_wrindex_plus_2 = (data_wrindex + 2);
  Expression: data_wrindex_plus_2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 229
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: command_wrindex_next = (command_wrindex + 1);
  Expression: command_wrindex_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 276
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_rdindex_plus1 = (data_rdindex + 1);
  Expression: data_rdindex_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 393
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc1buffer_l15_req_data_sent = 0;
  Expression: noc1buffer_l15_req_data_sent


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 395
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: command_rdindex_plus1 = (command_rdindex + 1);
  Expression: command_rdindex_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_noc3encoder_req_data_0_f <= 0;
  Expression: l15_noc3encoder_req_data_0_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: flit_state <= 0;
  Expression: flit_state


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 179
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 0;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 180
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type = 0;
  Expression: msg_type


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_mshrid = {l15_noc3encoder_req_threadid, 
  l15_noc3encoder_req_mshrid};
  Expression: msg_mshrid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 182
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_mesi = 0;
  Expression: msg_mesi


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 185
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_cache_type = 0;
  Expression: msg_cache_type


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 186
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: msg_subline_vector = 0;
  Expression: msg_subline_vector


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 187
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: msg_data_size = 0;
  Expression: msg_data_size


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 197
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 4;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 205
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 209
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 0;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 221
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 225
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 0;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 231
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 0;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 235
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: msg_options_1 = 0;
  Expression: msg_options_1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 236
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: msg_options_2 = 0;
  Expression: msg_options_2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 237
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: msg_options_3 = 0;
  Expression: msg_options_3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 238
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: msg_options_4 = 0;
  Expression: msg_options_4


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 255
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: flit[(64 - 1):0] = 0;
  Expression: flit[(64 - 1):0]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 328
noc3encoder, "(flit_state != msg_length)"
  A left 4-bit expression is compared to a right 8-bit expression.
  Comparing 'flit_state' of type reg [(4 - 1):0]
  with 'msg_length' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 329
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: flit_state_next = (flit_state + 1);
  Expression: flit_state_next


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3encoder.v, 340
noc3encoder, "(flit_state == msg_length)"
  A left 4-bit expression is compared to a right 8-bit expression.
  Comparing 'flit_state' of type reg [(4 - 1):0]
  with 'msg_length' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3buffer.v, 114
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l15_noc3encoder_req_threadid_buf <= 
  l15_noc3encoder_req_threadid;
  Expression: l15_noc3encoder_req_threadid_buf


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc3buffer.v, 132
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3buffer_noc3encoder_req_threadid = 
  l15_noc3encoder_req_threadid_buf;
  Expression: noc3buffer_noc3encoder_req_threadid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v, 107
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc2decoder_l15_f4b = 0;
  Expression: noc2decoder_l15_f4b


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v, 116
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: noc2decoder_l15_src_homeid = 0;
  Expression: noc2decoder_l15_src_homeid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dmbr_response_val = 0;
  Expression: dmbr_response_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v, 142
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dmbr_l2_miss = 0;
  Expression: dmbr_l2_miss


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: dmbr_l2_miss_mshrid = 0;
  Expression: dmbr_l2_miss_mshrid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v, 157
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dmbr_response_val_next = 0;
  Expression: dmbr_response_val_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v, 158
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dmbr_l2_miss_next = 0;
  Expression: dmbr_l2_miss_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/noc2decoder.v, 159
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: dmbr_l2_miss_mshrid_next = 0;
  Expression: dmbr_l2_miss_mshrid_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 68
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[0] <= 1'b0;
  Expression: buffer[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 69
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[1] <= 1'b0;
  Expression: buffer[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 70
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[2] <= 1'b0;
  Expression: buffer[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 71
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[3] <= 1'b0;
  Expression: buffer[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 72
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[4] <= 1'b0;
  Expression: buffer[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 73
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[5] <= 1'b0;
  Expression: buffer[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 74
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[6] <= 1'b0;
  Expression: buffer[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 75
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[7] <= 1'b0;
  Expression: buffer[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 76
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: index <= 0;
  Expression: index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 77
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state <= 0;
  Expression: state


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state_next = 0;
  Expression: state_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 111
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_val = 0;
  Expression: msg_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 112
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_len = 0;
  Expression: msg_len


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: index_next = (index + 1);
  Expression: index_next


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 148
simplenocbuffer, "(index == msg_len)"
  A left 3-bit expression is compared to a right 8-bit expression.
  Comparing 'index' of type reg [2:0]
  with 'msg_len' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 155
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: index_next = (index + 1);
  Expression: index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: index_next = 0;
  Expression: index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 139
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: l15_csm_clump_tile_count_s2 = 0;
  Expression: l15_csm_clump_tile_count_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: l15_csm_req_clump_id_s2 = 0;
  Expression: l15_csm_req_clump_id_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: l15_csm_chipid_s2 = 0;
  Expression: l15_csm_chipid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 155
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: l15_csm_x_s2 = 0;
  Expression: l15_csm_x_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: l15_csm_y_s2 = 0;
  Expression: l15_csm_y_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 265
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_s2 = l15_csm_req_data_s2;
  Expression: ghid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 266
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_val_s2 = (l15_csm_req_data_s2 >> ((128 / 4) - 1));
  Expression: ghid_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 270
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_s2 = (l15_csm_req_data_s2 >> (128 / 4));
  Expression: ghid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 271
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_val_s2 = (l15_csm_req_data_s2 >> (((128 / 4) * 2) - 1));
  Expression: ghid_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 275
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_s2 = (l15_csm_req_data_s2 >> ((128 / 4) * 2));
  Expression: ghid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 276
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_val_s2 = (l15_csm_req_data_s2 >> (((128 / 4) * 3) - 1));
  Expression: ghid_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 280
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_s2 = (l15_csm_req_data_s2 >> ((128 / 4) * 3));
  Expression: ghid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 281
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_val_s2 = (l15_csm_req_data_s2 >> (((128 / 4) * 4) - 1));
  Expression: ghid_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 291
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[0] <= 0;
  Expression: ghid_ticketed_cache_val[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 292
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[0] <= 0;
  Expression: ghid_ticketed_cache[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 293
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[1] <= 0;
  Expression: ghid_ticketed_cache_val[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 294
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[1] <= 0;
  Expression: ghid_ticketed_cache[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 295
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[2] <= 0;
  Expression: ghid_ticketed_cache_val[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 296
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[2] <= 0;
  Expression: ghid_ticketed_cache[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 297
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[3] <= 0;
  Expression: ghid_ticketed_cache_val[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 298
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[3] <= 0;
  Expression: ghid_ticketed_cache[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 299
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[4] <= 0;
  Expression: ghid_ticketed_cache_val[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 300
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[4] <= 0;
  Expression: ghid_ticketed_cache[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 301
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[5] <= 0;
  Expression: ghid_ticketed_cache_val[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 302
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[5] <= 0;
  Expression: ghid_ticketed_cache[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 303
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[6] <= 0;
  Expression: ghid_ticketed_cache_val[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 304
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[6] <= 0;
  Expression: ghid_ticketed_cache[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 305
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[7] <= 0;
  Expression: ghid_ticketed_cache_val[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 306
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[7] <= 0;
  Expression: ghid_ticketed_cache[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 322
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[read_index_s2] <= 0;
  Expression: ghid_ticketed_cache[read_index_s2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 371
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: l15_csm_req_address_s3 <= 0;
  Expression: l15_csm_req_address_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 372
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: l15_csm_req_clump_id_s3 <= 0;
  Expression: l15_csm_req_clump_id_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 373
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_csm_req_val_s3 <= 0;
  Expression: l15_csm_req_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 374
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: l15_csm_req_ticket_s3 <= 0;
  Expression: l15_csm_req_ticket_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 375
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: addr_in_s3 <= 0;
  Expression: addr_in_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 376
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: data_in_s3 <= 0;
  Expression: data_in_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 377
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lhid_s3 <= 0;
  Expression: lhid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 378
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: diag_en_s3 <= 0;
  Expression: diag_en_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 379
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: flush_en_s3 <= 0;
  Expression: flush_en_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 380
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rd_en_s3 <= 0;
  Expression: rd_en_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 381
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wr_en_s3 <= 0;
  Expression: wr_en_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 382
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: l15_csm_chipid_s3 <= 0;
  Expression: l15_csm_chipid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 383
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: l15_csm_x_s3 <= 0;
  Expression: l15_csm_x_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 384
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: l15_csm_y_s3 <= 0;
  Expression: l15_csm_y_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 385
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_csm_clump_sel_s3 <= 0;
  Expression: l15_csm_clump_sel_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 474
  Width mismatch between LHS and RHS is found in assignment:
  The following 30-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = data_out_s3;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 478
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = valid_out_s3;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 482
  Width mismatch between LHS and RHS is found in assignment:
  The following 14-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = tag_out_s3;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 486
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = 0;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 495
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = 0;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 503
  Width mismatch between LHS and RHS is found in assignment:
  The following 30-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = data_out_s3;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 511
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = 0;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 512
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 14-bit LHS target:
  Source info: csm_l15_res_data_s3[(((14 + 8) + 8) - 1):(8 + 8)] = 1'b0;
  Expression: csm_l15_res_data_s3[(((14 + 8) + 8) - 1):(8 + 8)]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 570
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[0] <= 0;
  Expression: ghid_ticketed_cache_addr[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 571
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[1] <= 0;
  Expression: ghid_ticketed_cache_addr[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 572
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[2] <= 0;
  Expression: ghid_ticketed_cache_addr[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 573
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[3] <= 0;
  Expression: ghid_ticketed_cache_addr[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 574
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[4] <= 0;
  Expression: ghid_ticketed_cache_addr[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 575
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[5] <= 0;
  Expression: ghid_ticketed_cache_addr[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 576
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[6] <= 0;
  Expression: ghid_ticketed_cache_addr[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 577
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[7] <= 0;
  Expression: ghid_ticketed_cache_addr[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 613
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: refill_req_buf_counter_next = 0;
  Expression: refill_req_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 621
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: refill_req_buf_counter_next = (refill_req_buf_counter + 1);
  Expression: refill_req_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 625
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: refill_req_buf_counter_next = (refill_req_buf_counter - 1);
  Expression: refill_req_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 642
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_buf_rd_ptr_next = 0;
  Expression: refill_req_buf_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 646
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_buf_rd_ptr_next = (refill_req_buf_rd_ptr + 1);
  Expression: refill_req_buf_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 663
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_buf_wr_ptr_next = 0;
  Expression: refill_req_buf_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 667
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_buf_wr_ptr_next = (refill_req_buf_wr_ptr + 1);
  Expression: refill_req_buf_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 684
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[0] <= 0;
  Expression: refill_req_addr_buf[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 685
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[0] <= 0;
  Expression: refill_req_ticket_buf[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 686
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[0] <= 0;
  Expression: refill_req_val_buf[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 687
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[1] <= 0;
  Expression: refill_req_addr_buf[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 688
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[1] <= 0;
  Expression: refill_req_ticket_buf[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 689
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[1] <= 0;
  Expression: refill_req_val_buf[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 690
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[2] <= 0;
  Expression: refill_req_addr_buf[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 691
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[2] <= 0;
  Expression: refill_req_ticket_buf[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 692
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[2] <= 0;
  Expression: refill_req_val_buf[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 693
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[3] <= 0;
  Expression: refill_req_addr_buf[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 694
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[3] <= 0;
  Expression: refill_req_ticket_buf[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 695
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[3] <= 0;
  Expression: refill_req_val_buf[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 696
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[4] <= 0;
  Expression: refill_req_addr_buf[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 697
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[4] <= 0;
  Expression: refill_req_ticket_buf[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 698
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[4] <= 0;
  Expression: refill_req_val_buf[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 699
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[5] <= 0;
  Expression: refill_req_addr_buf[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 700
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[5] <= 0;
  Expression: refill_req_ticket_buf[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 701
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[5] <= 0;
  Expression: refill_req_val_buf[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 702
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[6] <= 0;
  Expression: refill_req_addr_buf[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 703
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[6] <= 0;
  Expression: refill_req_ticket_buf[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 704
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[6] <= 0;
  Expression: refill_req_val_buf[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 705
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[7] <= 0;
  Expression: refill_req_addr_buf[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 706
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[7] <= 0;
  Expression: refill_req_ticket_buf[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 707
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[7] <= 0;
  Expression: refill_req_val_buf[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v, 293
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: hit_index = 0;
  Expression: hit_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v, 465
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_hit_index = 0;
  Expression: wr_hit_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v, 572
  Width mismatch between LHS and RHS is found in assignment:
  The following 120-bit wide expression is assigned to a 30-bit LHS target:
  Source info: data_out = (smc_data[hit_index] >> (rd_offset_in * 30));
  Expression: data_out


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v, 49
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v, 50
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v, 51
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v, 52
  Following is an unused input.
  Source info: SRAMID


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v, 49
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v, 50
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v, 51
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v, 52
  Following is an unused input.
  Source info: SRAMID


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v, 49
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v, 50
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v, 51
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v, 52
  Following is an unused input.
  Source info: SRAMID


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/anycore_decoder.v, 116
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: current_val <= 0;
  Expression: current_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/anycore_decoder.v, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: prev_val <= 0;
  Expression: prev_val


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 7
  Following is an unused input.
  Source info: l15_anycoreencoder_l2miss


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 8
  Following is an unused input.
  Source info: l15_anycoreencoder_error


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 9
  Following is an unused input.
  Source info: l15_anycoreencoder_noncacheable


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 10
  Following is an unused input.
  Source info: l15_anycoreencoder_atomic


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 11
  Following is an unused input.
  Source info: l15_anycoreencoder_threadid


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 12
  Following is an unused input.
  Source info: l15_anycoreencoder_prefetch


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 13
  Following is an unused input.
  Source info: l15_anycoreencoder_f4b


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 18
  Following is an unused input.
  Source info: l15_anycoreencoder_inval_icache_all_way


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 19
  Following is an unused input.
  Source info: l15_anycoreencoder_inval_dcache_all_way


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 21
  Following is an unused input.
  Source info: l15_anycoreencoder_inval_address_15_4


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 22
  Following is an unused input.
  Source info: l15_anycoreencoder_cross_invalidate


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 23
  Following is an unused input.
  Source info: l15_anycoreencoder_cross_invalidate_way


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 24
  Following is an unused input.
  Source info: l15_anycoreencoder_inval_dcache_inval


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 25
  Following is an unused input.
  Source info: l15_anycoreencoder_inval_icache_inval


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 26
  Following is an unused input.
  Source info: l15_anycoreencoder_inval_way


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/l15/rtl/l15_anycoreencoder.v, 27
  Following is an unused input.
  Source info: l15_anycoreencoder_blockinitstore


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 228
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: res_op <= 0;
  Expression: res_op


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 243
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_op = 0;
  Expression: req_op


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 249
  Width mismatch between LHS and RHS is found in assignment:
  The following 16-bit wide expression is assigned to a 17-bit LHS target:
  Source info: req_address_index = req_address[15:0];
  Expression: req_address_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 250
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 9-bit LHS target:
  Source info: req_address_sramid = req_address[31:24];
  Expression: req_address_sramid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 251
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 9-bit LHS target:
  Source info: req_address_bsel = req_address[23:16];
  Expression: req_address_bsel


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 252
rtap, "(req_tileid == own_tileid)"
  A left 6-bit expression is compared to a right 8-bit expression.
  Comparing 'req_tileid' of type reg [(6 - 1):0]
  with 'own_tileid' of type wire [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 258
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: res_op_next = 0;
  Expression: res_op_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 267
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sram_req_op = 0;
  Expression: sram_req_op


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sram_req_dataout = 0;
  Expression: sram_req_dataout


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 272
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_minus_1 = (state_counter - 1);
  Expression: state_counter_minus_1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 283
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sram_req_sramid_reg_next[3:0] = req_address_sramid;
  Expression: sram_req_sramid_reg_next[3:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 284
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: sram_req_bsel_reg_next[7:0] = req_address_bsel;
  Expression: sram_req_bsel_reg_next[7:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 286
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_next = 0;
  Expression: state_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 305
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_next = 1;
  Expression: state_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 323
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_next = 3;
  Expression: state_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 346
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_next = 15;
  Expression: state_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 365
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sram_req_op = 0;
  Expression: sram_req_op


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 375
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_next = 15;
  Expression: state_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rtap_arb_req_val = 0;
  Expression: rtap_arb_req_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 425
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rtap_arb_req_data[63:0] = 0;
  Expression: rtap_arb_req_data[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 426
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: rtap_arb_req_threadid[1:0] = 0;
  Expression: rtap_arb_req_threadid[1:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 428
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: judi_op_val = 0;
  Expression: judi_op_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 429
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: judi_op_threadid = 0;
  Expression: judi_op_threadid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 430
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: judi_op_id = 0;
  Expression: judi_op_id


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 431
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 94-bit LHS target:
  Source info: judi_op_data = 0;
  Expression: judi_op_data


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 433
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rtap_config_req_val = 0;
  Expression: rtap_config_req_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 434
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rtap_config_req_rw = 0;
  Expression: rtap_config_req_rw


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 435
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: rtap_config_req_address = 0;
  Expression: rtap_config_req_address


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 436
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rtap_config_write_req_data = 0;
  Expression: rtap_config_write_req_data


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 454
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: rtap_config_req_address[15:8] = req_address;
  Expression: rtap_config_req_address[15:8]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 469
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 94-bit LHS target:
  Source info: judi_op_data = req_address;
  Expression: judi_op_data


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 521
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: rtap_config_req_address[15:8] = req_address;
  Expression: rtap_config_req_address[15:8]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 562
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: res_val = 0;
  Expression: res_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 563
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: res_data = 0;
  Expression: res_data


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 569
  Width mismatch between LHS and RHS is found in assignment:
  The following 94-bit wide expression is assigned to a 128-bit LHS target:
  Source info: res_data = core_rtap_data[(94 - 1):0];
  Expression: res_data


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 575
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: res_data = sram_data_reg;
  Expression: res_data


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtap/rtl/rtap.v, 595
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: res_data = config_rtap_read_res_data;
  Expression: res_data


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v, 194
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3 <= 0;
  Expression: read_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v, 307
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 30-bit LHS target:
  Source info: {chipid_next, coreid_y_next, coreid_x_next} = req_data;
  Expression: {chipid_next, coreid_y_next, coreid_x_next}


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v, 362
  Width mismatch between LHS and RHS is found in assignment:
  The following 30-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3_next = {chipid, coreid_y, coreid_x};
  Expression: read_data_s3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v, 366
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3_next = config_csm_en;
  Expression: read_data_s3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v, 406
  Width mismatch between LHS and RHS is found in assignment:
  The following 22-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3_next = config_hmt_base;
  Expression: read_data_s3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v, 410
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3_next = system_tile_count;
  Expression: read_data_s3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/rtl/config_regs.tmp.v, 414
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3_next = home_alloc_method;
  Expression: read_data_s3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_interface.v, 265
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: ctap_reg_sel <= 0;
  Expression: ctap_reg_sel


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: data_reg <= 0;
  Expression: data_reg


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 123
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: interrupt_bit <= 0;
  Expression: interrupt_bit


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: jtag_req_val <= 0;
  Expression: jtag_req_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 125
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: capture_oram_response <= 0;
  Expression: capture_oram_response


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 149
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_reg_wr_en = 0;
  Expression: data_reg_wr_en


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 150
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: inst_wr_en = 0;
  Expression: inst_wr_en


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 151
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: addr_wr_en = 0;
  Expression: addr_wr_en


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: data_reg_next = 0;
  Expression: data_reg_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 175
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: data_reg_next = oram_ctap_res_data;
  Expression: data_reg_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 32-bit LHS target:
  Source info: jtag_req_next = jtag_ctap_data;
  Expression: jtag_req_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 187
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 32-bit LHS target:
  Source info: jtag_address_next = jtag_ctap_data;
  Expression: jtag_address_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 208
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: jtag_req_val_next = 0;
  Expression: jtag_req_val_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 232
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ctap_packet_val = 0;
  Expression: ctap_packet_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 233
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: ctap_packet = 0;
  Expression: ctap_packet


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 235
  Width mismatch between LHS and RHS is found in assignment:
  The following 16-bit wide expression is assigned to a 32-bit LHS target:
  Source info: jtag_req_misc = jtag_req[15:0];
  Expression: jtag_req_misc


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 238
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ctap_oram_req_val = 0;
  Expression: ctap_oram_req_val


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 239
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: ctap_oram_req_misc = 0;
  Expression: ctap_oram_req_misc


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ctap.v, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: capture_oram_response_next = 0;
  Expression: capture_oram_response_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v, 88
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 128-bit LHS target:
  Source info: ctap_ucb_rx_data = 4'b0;
  Expression: ctap_ucb_rx_data


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/pll/rtl/clk_mux.v, 36
  Following is an unused input.
  Source info: clk0_n


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/pll/rtl/clk_mux.v, 37
  Following is an unused input.
  Source info: clk1_p


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/pll/rtl/clk_mux.v, 38
  Following is an unused input.
  Source info: clk1_n


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/pll/rtl/clk_mux.v, 39
  Following is an unused input.
  Source info: clk2


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/pll/rtl/clk_mux.v, 41
  Following is an unused input.
  Source info: sel


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/pll/rtl/pll_top.v, 48
  Following is an unused input.
  Source info: bypass_en


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/pll/rtl/pll_top.v, 49
  Following is an unused input.
  Source info: rangeA


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/rtl/chip.tmp.v, 456
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: intf_chip_channel_inter_buf_f <= 0;
  Expression: intf_chip_channel_inter_buf_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/rtl/chip.tmp.v, 457
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: chip_intf_credit_back_inter_buf_f <= 0;
  Expression: chip_intf_credit_back_inter_buf_f


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/rtl/OCI.v, 38
  Following is an unused input.
  Source info: slew


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/rtl/OCI.v, 39
  Following is an unused input.
  Source info: impsel1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/rtl/OCI.v, 40
  Following is an unused input.
  Source info: impsel2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: g_rptr <= 0;
  Expression: g_rptr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: g_wptr <= 0;
  Expression: g_wptr


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 96
  Continuous assignment width mismatch
  4 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_wptr_next = (b_wptr + 1);  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 97
  Continuous assignment width mismatch
  4 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_rptr_next = (b_rptr + 1);  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/common/rtl/bram_1r1w_wrapper.v, 41
  Following is an unused input.
  Source info: BWA


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/common/rtl/bram_1r1w_wrapper.v, 42
  Following is an unused input.
  Source info: DINA


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1r1w_wrapper.v, 160
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1r1w_wrapper.v, 161
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1r1w_wrapper.v, 172
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/chip_top/AnyCore_Piton.sv, 33
  Following is an unused input.
  Source info: regAddr_i


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/chip_top/AnyCore_Piton.sv, 34
  Following is an unused input.
  Source info: regWrData_i


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/chip_top/AnyCore_Piton.sv, 35
  Following is an unused input.
  Source info: regWrEn_i


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/anycore/chip_top/AnyCore_Piton.sv, 36
"regRdData_o"
  Output port 'regRdData_o' has never been assigned to any value.
  


Lint-[PCWM-L] Port connection width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/chip_top/AnyCore_Piton.sv, 313
"Core_OOO coreTop( .clk (coreClk),  .reset (reset_sync),  .resetFetch_i (resetFetch_sync),  .toggleFlag_o (toggleFlag_o),  .startPC_i (64'h0000000080000000),  .instPC_o (instPC),  .fetchReq_o (fetchReq),  .fetchRecoverFlag_o (fetchRecoverFlag),  .inst_i (inst),  .instValid_i ((instValid & (~(|cancelCurrentFetch)))),  .ldAddr_o (ldAddr),  .ldData_i (ldData),  .ldDataValid_i (ldEn),  .ldEn_o (ldEn),  .stAddr_o (stAddr),  .stData_o (stData),  .stEn_o (stEn),  .ic2memReqAddr_o (ic2memReqAddr_o),  .ic2memReqValid_o (ic2memReqValid_o),  .mem2icTag_i (mem2icTag_i),  .mem2icIndex_i (mem2icIndex_i),  .mem2icData_i (mem2icData_i),  .mem2icRespValid_i (mem2icRespValid_i),  .icScratchModeEn_i (icScratchModeEn),  .icScratchWrAddr_i (icScratchWrAddr),  .icScratchWrEn_ ... "
  The following 4-bit expression is connected to 8-bit port "stEn_o" of module
  "Core_OOO", instance "coreTop".
  Expression: stEn
  The expression is from module AnyCore_Piton, instance core 


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/Core_OOO.sv, 67
  Following is an unused input.
  Source info: icFlush_i


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/Core_OOO.sv, 68
"icFlushDone_o"
  Output port 'icFlushDone_o' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/Core_OOO.sv, 155
  Following is an unused input.
  Source info: dbAddr_i


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/Core_OOO.sv, 156
  Following is an unused input.
  Source info: dbData_i


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/Core_OOO.sv, 157
  Following is an unused input.
  Source info: dbWe_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/core_top/ResetControl.sv, 112
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: rstNextCounter = (rstCounter + 1);
  Expression: rstNextCounter


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 339
DCache_controller, "(i == stbHeadOffset)"
  A left 32-bit expression is compared to a right 3-bit expression.
  Comparing 'i' of type int
  with 'stbHeadOffset' of type logic [(3 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 357
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 7-bit LHS target:
  Source info: mshr0Index <= 9'b0;
  Expression: mshr0Index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 359
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 51-bit LHS target:
  Source info: mshr0Tag <= 10'b0;
  Expression: mshr0Tag


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 443
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 3-bit LHS target:
  Source info: piton_stSize = 8'b0;
  Expression: piton_stSize


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 551
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: stbHead <= 0;
  Expression: stbHead


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 552
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: stbTail <= 0;
  Expression: stbTail


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 553
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: stbValid <= 0;
  Expression: stbValid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 580
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: stbTail_next = 0;
  Expression: stbTail_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 584
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: stbHead_next = 0;
  Expression: stbHead_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 592
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: latestMatch = 0;
  Expression: latestMatch


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 619
DCache_controller, "(i < stbHead)"
  A left 32-bit expression is compared to a right 3-bit expression.
  Comparing 'i' of type int
  with 'stbHead' of type logic [(3 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 619
DCache_controller, "(i > stbTail)"
  A left 32-bit expression is compared to a right 3-bit expression.
  Comparing 'i' of type int
  with 'stbTail' of type logic [(3 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 620
DCache_controller, "(i > stbHead)"
  A left 32-bit expression is compared to a right 3-bit expression.
  Comparing 'i' of type int
  with 'stbHead' of type logic [(3 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 620
DCache_controller, "(i < stbTail)"
  A left 32-bit expression is compared to a right 3-bit expression.
  Comparing 'i' of type int
  with 'stbTail' of type logic [(3 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 642
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: latestMatch = index;
  Expression: latestMatch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 648
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: latestPartialMatch = index;
  Expression: latestPartialMatch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 657
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: stbHitCount = 1'b0;
  Expression: stbHitCount


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dcache/DCache_controller.sv, 778
DCache_controller, "(i == stbHeadOffset)"
  A left 32-bit expression is compared to a right 3-bit expression.
  Comparing 'i' of type int
  with 'stbHeadOffset' of type logic [(3 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 103
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 271-bit LHS target:
  Source info: ibPacket1_o = 0;
  Expression: ibPacket1_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: instTarget_0 = 0;
  Expression: instTarget_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 147
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: instFU_0 = 0;
  Expression: instFU_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 148
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: instLoad_0 = 0;
  Expression: instLoad_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 149
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: instStore_0 = 0;
  Expression: instStore_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 150
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: instCSR_0 = 0;
  Expression: instCSR_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 151
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: instSkipIQ_0 = 0;
  Expression: instSkipIQ_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 152
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: instScall_0 = 0;
  Expression: instScall_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 153
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: instSbreak_0 = 0;
  Expression: instSbreak_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: instSret_0 = 0;
  Expression: instSret_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 155
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: instExceptionCause_0 = 0;
  Expression: instExceptionCause_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: instException_0 = 0;
  Expression: instException_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 158
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 7-bit LHS target:
  Source info: instLogical1_0 = {instruction[19:15], 1'b0};
  Expression: instLogical1_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 159
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 7-bit LHS target:
  Source info: instLogical2_0 = {instruction[24:20], 1'b0};
  Expression: instLogical2_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 160
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 7-bit LHS target:
  Source info: instDest_0 = {instruction[11:7], 1'b0};
  Expression: instDest_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 161
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 33-bit LHS target:
  Source info: instImmediate_0 = 0;
  Expression: instImmediate_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 207
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instDest_0[6:1] = (instruction[11:7] + 32);
  Expression: instDest_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 276
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instLogical1_0[6:1] = (instruction[19:15] + 32);
  Expression: instLogical1_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 277
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instLogical2_0[6:1] = (instruction[24:20] + 32);
  Expression: instLogical2_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 278
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instDest_0[6:1] = (instruction[11:7] + 32);
  Expression: instDest_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 287
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instLogical1_0[6:1] = (instruction[19:15] + 32);
  Expression: instLogical1_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 288
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instLogical2_0[6:1] = (instruction[24:20] + 32);
  Expression: instLogical2_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 289
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instDest_0[6:1] = instruction[11:7];
  Expression: instDest_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 298
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instLogical1_0[6:1] = (instruction[19:15] + 32);
  Expression: instLogical1_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 299
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instDest_0[6:1] = (instruction[11:7] + 32);
  Expression: instDest_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 308
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instLogical1_0[6:1] = instruction[19:15];
  Expression: instLogical1_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 309
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instDest_0[6:1] = (instruction[11:7] + 32);
  Expression: instDest_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 318
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instLogical1_0[6:1] = (instruction[19:15] + 32);
  Expression: instLogical1_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 319
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instDest_0[6:1] = instruction[11:7];
  Expression: instDest_0[6:1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode_RISCV.sv, 414
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: instDest_0 = 0;
  Expression: instDest_0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstBufRename.sv, 103
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 271-bit LHS target:
  Source info: renPacket_o[i] <= 0;
  Expression: renPacket_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstBufRename.sv, 118
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: instBufferReady_o <= 0;
  Expression: instBufferReady_o


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 111
InstructionBuffer, "(instCount > i)"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'instCount' of type reg [5:0]
  with 'i' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 161
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: dispatchedInstCount = 0;
  Expression: dispatchedInstCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 388
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: numDispatchLaneActive = 1;
  Expression: numDispatchLaneActive


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 389
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: numFetchLaneActive = 1;
  Expression: numFetchLaneActive


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 390
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ibuffSize = 32;
  Expression: ibuffSize


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: headPtr <= 0;
  Expression: headPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 417
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: tailPtr <= 0;
  Expression: tailPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 418
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instCount <= 0;
  Expression: instCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: headPtr <= 0;
  Expression: headPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 425
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: tailPtr <= 0;
  Expression: tailPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 426
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: instCount <= 0;
  Expression: instCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 431
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 5-bit LHS target:
  Source info: headPtr <= headPtr_next;
  Expression: headPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 432
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 5-bit LHS target:
  Source info: tailPtr <= tailPtr_next;
  Expression: tailPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 450
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 6-bit LHS target:
  Source info: headPtr_next = headPtr;
  Expression: headPtr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 487
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 6-bit LHS target:
  Source info: wrAddr_t[0] = tailPtr;
  Expression: wrAddr_t[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 494
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: wrAddr_t[i] = (wrAddr_t[(i - 1)] + 1);
  Expression: wrAddr_t[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 503
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 5-bit LHS target:
  Source info: wrAddr[i] = wrAddr_t[i];
  Expression: wrAddr[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 506
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 5-bit LHS target:
  Source info: wrAddr[i] = (wrAddr_t[i] - ibuffSize);
  Expression: wrAddr[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 551
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 6-bit LHS target:
  Source info: tailPtr_next = tailPtr;
  Expression: tailPtr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 613
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: rdAddr_t[i] = (headPtr + i);
  Expression: rdAddr_t[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 619
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 5-bit LHS target:
  Source info: rdAddr[i] = rdAddr_t[i];
  Expression: rdAddr[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 408
InstructionBuffer, "(instCount >= numDispatchLaneActive)"
  A left 6-bit expression is compared to a right 2-bit expression.
  Comparing 'instCount' of type reg [5:0]
  with 'numDispatchLaneActive' of type reg [1:0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 472
InstructionBuffer, "(instCount > (ibuffSize - (2 * numFetchLaneActive)))"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'instCount' of type reg [5:0]
  with '(ibuffSize - (2 * numFetchLaneActive))' of type logic [31:0].


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/InstructionBuffer.sv, 472
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign instBufferFull = ((instCount > (ibuffSize - (2 * 
  numFetchLaneActive))) ? 1 : 0);  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/PreDecode_RISCV.sv, 87
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: predNPC = 0;
  Expression: predNPC


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/PreDecode_RISCV.sv, 88
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ctrlType = 0;
  Expression: ctrlType


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/Dispatch.sv, 136
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: numDispatchLaneActive = 1;
  Expression: numDispatchLaneActive


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/Dispatch.sv, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: alSize = 192;
  Expression: alSize


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/Dispatch.sv, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: iqSize = 64;
  Expression: iqSize


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/Dispatch.sv, 139
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: lsqSize = 64;
  Expression: lsqSize


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/Dispatch.sv, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: loadCnt = 0;
  Expression: loadCnt


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/Dispatch.sv, 155
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: storeCnt = 0;
  Expression: storeCnt


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/Dispatch.sv, 210
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 3-bit LHS target:
  Source info: instTypes[i] = disPacket_i[i].fu;
  Expression: instTypes[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/Dispatch.sv, 333
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: exceptionVector = 0;
  Expression: exceptionVector


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 47
  Following is an unused input.
  Source info: recoverFlag_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 142
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipePtr_next[0] = 3'b0;
  Expression: exePipePtr_next[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipePtr_next[1] = 3'b1;
  Expression: exePipePtr_next[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 170
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipePtr_next[2] = 3'd2;
  Expression: exePipePtr_next[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 259
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipePtr_next[3] = 3'h2;
  Expression: exePipePtr_next[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 291
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: advPtr[i] = 0;
  Expression: advPtr[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 305
ExePipeScheduler, "(exePipePtr_S_t > MAX_LANE_S)"
  A left 2-bit expression is compared to a right 32-bit expression.
  Comparing 'exePipePtr_S_t' of type reg [(2 - 1):0]
  with 'MAX_LANE_S' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 307
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipePtr_S_t = 2;
  Expression: exePipePtr_S_t


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 316
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: isSimple_o[i] = 0;
  Expression: isSimple_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 317
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: isFP_o[i] = 0;
  Expression: isFP_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 377
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipePtr[0] <= 0;
  Expression: exePipePtr[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 378
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipePtr[1] <= 1;
  Expression: exePipePtr[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 379
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipePtr[2] <= 2;
  Expression: exePipePtr[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ExePipeScheduler.sv, 380
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipePtr[3] <= 2;
  Expression: exePipePtr[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/dispatch/ldViolationPred.sv, 129
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: flushCounter <= 0;
  Expression: flushCounter


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/AGEN_ALU.sv, 29
  Following is an unused input.
  Source info: data2_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/AGEN_ALU.sv, 60
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: address = 0;
  Expression: address


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/AGEN_ALU.sv, 61
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ldstSize = 0;
  Expression: ldstSize


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/AGEN_ALU.sv, 62
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: flags_o = 0;
  Expression: flags_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/AgenLsu.sv, 37
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 258-bit LHS target:
  Source info: memPacket_o <= 0;
  Expression: memPacket_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/AgenLsu.sv, 52
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 258-bit LHS target:
  Source info: memPacket_o <= 0;
  Expression: memPacket_o


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 36
"toggleFlag_o"
  Output port 'toggleFlag_o' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 43
  Following is an unused input.
  Source info: immd_i


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 44
  Following is an unused input.
  Source info: inst_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 21-bit LHS target:
  Source info: recoverFlag_reg <= 0;
  Expression: recoverFlag_reg


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 177
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 342-bit LHS target:
  Source info: wbPacket_o = 0;
  Expression: wbPacket_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 342-bit LHS target:
  Source info: wbPacket_o = 0;
  Expression: wbPacket_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 222
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result1 = 0;
  Expression: result1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 223
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result2 = 0;
  Expression: result2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 224
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result1_s = 0;
  Expression: result1_s


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 225
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result2_s = 0;
  Expression: result2_s


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 226
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: flags = 0;
  Expression: flags


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Complex_ALU.sv, 229
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: flags = 0;
  Expression: flags


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Ctrl_ALU.sv, 100
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = 0;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Ctrl_ALU.sv, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: nextPC = 0;
  Expression: nextPC


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Ctrl_ALU.sv, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: direction = 0;
  Expression: direction


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Ctrl_ALU.sv, 103
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: flags = 0;
  Expression: flags


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Ctrl_ALU.sv, 104
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csrWrData = 0;
  Expression: csrWrData


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Ctrl_ALU.sv, 105
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: csrWrAddr = 0;
  Expression: csrWrAddr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Ctrl_ALU.sv, 249
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = data2_i[(64 - 1):32];
  Expression: result


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 38
"toggleFlag_o"
  Output port 'toggleFlag_o' has never been assigned to any value.
  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 119
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = 0;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: flags = 0;
  Expression: flags


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 172
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: result[31:0] = ((data1_i & (~32'b1)) | (data2_i & 32'b1));
  Expression: result[31:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 179
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: result[31:0] = ((data1_i & (~32'b1)) | (data2_i & 32'b1));
  Expression: result[31:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 186
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: result[31:0] = (data1_i ^ (data2_i & 32'b1));
  Expression: result[31:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 205
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: result[31:0] = ((!Sflt) ? data1_i : data2_i);
  Expression: result[31:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 250
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: result[31:0] = data1_i;
  Expression: result[31:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 270
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: result[31:0] = Sfeq;
  Expression: result[31:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 277
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: result[31:0] = Sflt;
  Expression: result[31:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 284
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: result[31:0] = (Sfeq | Sflt);
  Expression: result[31:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 310
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = Si2fltL;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 317
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = Si2fltLU;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = 0;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 484
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = Dfeq;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 491
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = Dflt;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/FP_ALU.sv, 498
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = (Dfeq | Dflt);
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Mux.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 342-bit LHS target:
  Source info: output_1 = 0;
  Expression: output_1


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 38
  Following is an unused input.
  Source info: inst_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 50
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 342-bit LHS target:
  Source info: wbPacket_o = 0;
  Expression: wbPacket_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 73
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 64-bit LHS target:
  Source info: shift_amt = exePacket_i.inst[25:20];
  Expression: shift_amt


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 77
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = 0;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 78
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result_32 = 0;
  Expression: result_32


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: flags = 0;
  Expression: flags


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 133
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = (data1_i < data2_i);
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = 1'b0;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = 1'b1;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 136
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = (data1_i < data2_i);
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = (data1_i < data2_i);
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 208
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = (data1_i < sign_ex_immd);
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 209
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = 1'b0;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 210
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = 1'b1;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 211
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = (data1_i < sign_ex_immd);
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/execute/Simple_ALU.sv, 220
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: result = (data1_i < sign_ex_immd);
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: headPtr <= 0;
  Expression: headPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 111
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: commitPtr <= 0;
  Expression: commitPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 151
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: tailPtr <= 0;
  Expression: tailPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 190
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: commitCnt = 0;
  Expression: commitCnt


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 198
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ctrlCount = 0;
  Expression: ctrlCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 215
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: queueCount_t0 = 0;
  Expression: queueCount_t0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 231
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: queueCount_recover = ((commitPtr_next >= headPtr) ? 
  (commitPtr_next - headPtr) : ((32 - headPtr) + commitPtr_next));
  Expression: queueCount_recover


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 242
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: queueCount <= 0;
  Expression: queueCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 270
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: commitPtr_t[i] = (commitPtr + i);
  Expression: commitPtr_t[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_START;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 417
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: bistAddrWr <= 0;
  Expression: bistAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 434
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 435
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 441
CtrlQueue, "(bistAddrWr == (BIST_NUM_ENTRIES - 1))"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'bistAddrWr' of type logic [(BIST_SIZE_ADDR - 1):0]
  with '(BIST_NUM_ENTRIES - 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 443
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 447
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 451
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 452
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 670
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: tag[i] = (tailPtr + i);
  Expression: tag[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 671
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: ctiID[i] = 0;
  Expression: ctiID[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 675
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: ctiID[0] = 0;
  Expression: ctiID[0]


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 85
  Continuous assignment width mismatch
  1 bits (lhs) versus 11 bits (rhs).
  Source info: assign updateIndex_o = updateIndex;  


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/CtrlQueue.sv, 256
CtrlQueue, "(ctrlCount > (32 - queueCount))"
  A left 2-bit expression is compared to a right 32-bit expression.
  Comparing 'ctrlCount' of type reg [1:0]
  with '(32 - queueCount)' of type logic [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch1Fetch2.sv, 78
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: predCounter_o[i] <= 0;
  Expression: predCounter_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch1Fetch2.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 11-bit LHS target:
  Source info: predIndex_o[i] <= 0;
  Expression: predIndex_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch1Fetch2.sv, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 202-bit LHS target:
  Source info: fs2Packet_o[i] <= 0;
  Expression: fs2Packet_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch1Fetch2.sv, 96
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: fs1Ready_o <= 0;
  Expression: fs1Ready_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv, 61
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: updatePC_o <= 0;
  Expression: updatePC_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv, 62
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: updateNPC_o <= 0;
  Expression: updateNPC_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv, 63
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: updateCtrlType_o <= 0;
  Expression: updateCtrlType_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv, 64
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: updateDir_o <= 0;
  Expression: updateDir_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv, 65
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: updateCounter_o <= 0;
  Expression: updateCounter_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv, 66
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 11-bit LHS target:
  Source info: updateIndex_o <= 0;
  Expression: updateIndex_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv, 67
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: updateEn_o <= 0;
  Expression: updateEn_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv, 114
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 206-bit LHS target:
  Source info: decPacket_o[i] <= 0;
  Expression: decPacket_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/Fetch2Decode.sv, 128
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: fs2Ready_o <= 0;
  Expression: fs2Ready_o


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage1.sv, 69
  Following is an unused input.
  Source info: exceptionPC_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage1.sv, 157
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: numFetchLaneActive = 1;
  Expression: numFetchLaneActive


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage1.sv, 391
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: pushRAS = 0;
  Expression: pushRAS


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage1.sv, 394
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: popRAS = 0;
  Expression: popRAS


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage1.sv, 602
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: numValidInsts = 0;
  Expression: numValidInsts


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/L1ICache.sv, 73
  Following is an unused input.
  Source info: instValid_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/L1ICache.sv, 382
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 46-bit LHS target:
  Source info: instException_o = 0;
  Expression: instException_o


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 33
  Following is an unused input.
  Source info: pc_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: spec_tos <= 0;
  Expression: spec_tos


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 116
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: spec_tos_CP <= 0;
  Expression: spec_tos_CP


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 177
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: arch_tos_next = (arch_tos + 1);
  Expression: arch_tos_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 179
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: arch_tos_next = (arch_tos - 1);
  Expression: arch_tos_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 184
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: arch_tos_c = (arch_tos + 1);
  Expression: arch_tos_c


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: arch_tos <= 0;
  Expression: arch_tos


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 227
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_START;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 228
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bistAddrWr <= 0;
  Expression: bistAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 245
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 246
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 252
RAS, "(bistAddrWr == (BIST_NUM_ENTRIES - 1))"
  A left 4-bit expression is compared to a right 32-bit expression.
  Comparing 'bistAddrWr' of type logic [(BIST_SIZE_ADDR - 1):0]
  with '(BIST_NUM_ENTRIES - 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 254
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 258
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 262
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/RAS.sv, 263
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv, 222
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr0Index <= 9'b0;
  Expression: mshr0Index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv, 224
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 53-bit LHS target:
  Source info: mshr0Tag <= 10'b0;
  Expression: mshr0Tag


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv, 329
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 32-bit LHS target:
  Source info: inst[i] = {24'b0, cache_data_extended[((((pc_offset + i) * 32) 
  + 32) - 1)-:32]};
  Expression: inst[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv, 343
  Width mismatch between LHS and RHS is found in assignment:
  The following 424-bit wide expression is assigned to a 53-bit LHS target:
  Source info: cache_tag = tag_array[pc_index];
  Expression: cache_tag


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv, 407
  Width mismatch between LHS and RHS is found in assignment:
  The following 53-bit wide expression is assigned to a 424-bit LHS target:
  Source info: tag_array[fillIndex] <= fillTag;
  Expression: tag_array[fillIndex]


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv, 387
  Continuous assignment width mismatch
  256 bits (lhs) versus 320 bits (rhs).
  Source info: assign BIST[0] = {NOP_INST[39:0], NOP_INST[39:0], 
  NOP_INST[39:0], TOGGLE_INST_S[39:0], INIT_REG_4[39:0], INIT_REG_3[39:0], 
  INIT_REG_2[39:0], INIT_REG_1[39:0]} ...  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv, 388
  Continuous assignment width mismatch
  256 bits (lhs) versus 320 bits (rhs).
  Source info: assign BIST[1] = {ADD_INST_1[39:0], ADD_INST_2[39:0], 
  ADD_INST_1[39:0], TOGGLE_INST_S[39:0], ADD_INST_2[39:0], ADD_INST_1[39:0], 
  ADD_INST_2[39:0], ST_INST[39: ...  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv, 389
  Continuous assignment width mismatch
  256 bits (lhs) versus 320 bits (rhs).
  Source info: assign BIST[2] = {ADD_INST_3[39:0], ADD_INST_4[39:0], 
  ADD_INST_2[39:0], TOGGLE_INST_C[39:0], ADD_INST_2[39:0], ADD_INST_1[39:0], 
  LD_INST[39:0], INIT_REG_4[39: ...  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/icache/ICache_controller.sv, 390
  Continuous assignment width mismatch
  256 bits (lhs) versus 320 bits (rhs).
  Source info: assign BIST[3] = {NOP_INST[39:0], NOP_INST[39:0], 
  NOP_INST[39:0], NOP_INST[39:0], JUMP_INST[39:0], ADD_INST_1[39:0], 
  ADD_INST_1[39:0], ADD_INST_2[39:0]};  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/Encoder.sv, 48
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: s[i] = i;
  Expression: s[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/Encoder.sv, 60
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: t[i] = 0;
  Expression: t[i]


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 39
  Following is an unused input.
  Source info: numDispatchLaneActive_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 107
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: totalRequested = 0;
  Expression: totalRequested


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 114
IssueQFreeList, "(headPtr_t >= iqSize_i)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'headPtr_t' of type reg [(6 - 1):0]
  with 'iqSize_i' of type wire [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: headPtr_t = (headPtr_t - iqSize_i);
  Expression: headPtr_t


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: totalFreed = 0;
  Expression: totalFreed


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 125
IssueQFreeList, "(tailPtr_t >= iqSize_i)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'tailPtr_t' of type reg [(6 - 1):0]
  with 'iqSize_i' of type wire [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 126
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: tailPtr_t = (tailPtr_t - iqSize_i);
  Expression: tailPtr_t


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: headPtr <= 0;
  Expression: headPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 139
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: tailPtr <= 0;
  Expression: tailPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: issueQCount <= 0;
  Expression: issueQCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: headPtr <= 0;
  Expression: headPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: tailPtr <= 0;
  Expression: tailPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 147
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: issueQCount <= 0;
  Expression: issueQCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 164
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: readPtr[i] = (headPtr + i);
  Expression: readPtr[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 166
IssueQFreeList, "(readPtr[i] >= iqSize_i)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'readPtr[i]' of type reg [(6 - 1):0]
  with 'iqSize_i' of type wire [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 167
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: readPtr[i] = (readPtr[i] - iqSize_i);
  Expression: readPtr[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 178
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: writePtr[i] = (tailPtr + i);
  Expression: writePtr[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 180
IssueQFreeList, "(writePtr[i] >= iqSize_i)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'writePtr[i]' of type reg [(6 - 1):0]
  with 'iqSize_i' of type wire [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: writePtr[i] = (writePtr[i] - iqSize_i);
  Expression: writePtr[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 287
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_START;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 288
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistAddrWr <= 0;
  Expression: bistAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 289
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistDataWr <= BIST_RESET_VALUE;
  Expression: bistDataWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 293
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_RUN;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 294
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistAddrWr <= 0;
  Expression: bistAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 295
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistDataWr <= BIST_RESET_VALUE;
  Expression: bistDataWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 314
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 315
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 322
IssueQFreeList, "(bistAddrWr == (BIST_NUM_ENTRIES - 1))"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'bistAddrWr' of type logic [(BIST_SIZE_ADDR - 1):0]
  with '(BIST_NUM_ENTRIES - 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 324
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 328
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 332
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 333
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistNextDataWr = BIST_RESET_VALUE;
  Expression: bistNextDataWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 334
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQFreeList.sv, 646
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freedEntry_t[i] = 0;
  Expression: freedEntry_t[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQRegRead.sv, 72
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 286-bit LHS target:
  Source info: rrPacket_o[i] <= 0;
  Expression: rrPacket_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/PriorityEncoder.sv, 49
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mask[i] = 0;
  Expression: mask[i]


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectBetweenBlocks.sv, 24
  Following is an unused input.
  Source info: clk


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectBetweenBlocks.sv, 25
  Following is an unused input.
  Source info: reset


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 42
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 48
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b1;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 54
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000010;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 60
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000011;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 66
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000100;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 72
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000101;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 78
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000110;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 84
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000111;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001000;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 96
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001001;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001010;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 108
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001011;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 114
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001100;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 120
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001101;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 126
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001110;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 132
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001111;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010000;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 144
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010001;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 150
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010010;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010011;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 162
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010100;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 168
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010101;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 174
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010110;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 180
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010111;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 186
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011000;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 192
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011001;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 198
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011010;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 204
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011011;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 210
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011100;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 216
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011101;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 222
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011110;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 228
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011111;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 234
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 0;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 235
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: freeingScalar = 0;
  Expression: freeingScalar


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 25
  Following is an unused input.
  Source info: ldqHead_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 52
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: newLdIndex_o[i] = newLdIndex[i];
  Expression: newLdIndex_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 69
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: newLdIndex[i] = (ldqTail_i + i);
  Expression: newLdIndex[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 74
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqID_o[i] = 0;
  Expression: ldqID_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 76
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[i] = newLdIndex[0];
  Expression: nextLdIndex[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: newLdCount_o = 0;
  Expression: newLdCount_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 95
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqID_o[0] = newLdIndex[0];
  Expression: ldqID_o[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 97
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[0] = 0;
  Expression: nextLdIndex[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 98
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[1] = newLdIndex[1];
  Expression: nextLdIndex[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 99
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[2] = newLdIndex[1];
  Expression: nextLdIndex[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 100
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[3] = newLdIndex[1];
  Expression: nextLdIndex[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[4] = newLdIndex[1];
  Expression: nextLdIndex[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[5] = newLdIndex[1];
  Expression: nextLdIndex[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 103
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[6] = newLdIndex[1];
  Expression: nextLdIndex[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 104
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[7] = newLdIndex[1];
  Expression: nextLdIndex[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 4447
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[0] = newLdIndex[0];
  Expression: nextLdIndex[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 4448
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[1] = newLdIndex[0];
  Expression: nextLdIndex[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 4449
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[2] = newLdIndex[0];
  Expression: nextLdIndex[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 4450
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[3] = newLdIndex[0];
  Expression: nextLdIndex[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 4451
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[4] = newLdIndex[0];
  Expression: nextLdIndex[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 4452
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[5] = newLdIndex[0];
  Expression: nextLdIndex[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 4453
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[6] = newLdIndex[0];
  Expression: nextLdIndex[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedLoad.sv, 4454
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: nextLdIndex[7] = newLdIndex[0];
  Expression: nextLdIndex[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv, 71
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: newStIndex[i] = (stqTail_i + i);
  Expression: newStIndex[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv, 72
DispatchedStore, "(newStIndex[i] >= lsqSize_i)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'newStIndex[i]' of type reg [(6 - 1):0]
  with 'lsqSize_i' of type wire [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv, 73
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: newStIndex[i] = (newStIndex[i] - lsqSize_i);
  Expression: newStIndex[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv, 82
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lastst_t[i] = ((stqTail_i == 0) ? ((lsqSize_i + i) - 1) : 
  ((stqTail_i + i) - 1));
  Expression: lastst_t[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv, 83
DispatchedStore, "(lastst_t[i] >= lsqSize_i)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'lastst_t[i]' of type reg [(6 - 1):0]
  with 'lsqSize_i' of type wire [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv, 84
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lastst_t[i] = (lastst_t[i] - lsqSize_i);
  Expression: lastst_t[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv, 86
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: stqID_o[i] = 0;
  Expression: stqID_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: newStCount_o = 0;
  Expression: newStCount_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/DispatchedStore.sv, 109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lastStIndex[0] = 0;
  Expression: lastStIndex[0]


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 25
  Following is an unused input.
  Source info: recoverFlag_i


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 86
  Following is an unused input.
  Source info: ldDataValid_i


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 100
"ldStSize_o"
  Output port 'ldStSize_o' has never been assigned to any value.
  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 212
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rdData = 0;
  Expression: rdData


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 214
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: stData = 0;
  Expression: stData


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 215
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: stEn = 0;
  Expression: stEn


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 291
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: stData = 32'hdeadbeef;
  Expression: stData


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 292
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 8-bit LHS target:
  Source info: stEn = 4'b0;
  Expression: stEn


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 199
  Continuous assignment width mismatch
  64 bits (lhs) versus 65 bits (rhs).
  Source info: assign ldAddr_o = {1'b0, rdAddr_i[63:3], 3'b0};  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/L1DataCache.sv, 201
  Continuous assignment width mismatch
  64 bits (lhs) versus 65 bits (rhs).
  Source info: assign stAddr_o = {1'b0, wrAddr_i[63:3], 3'b0};  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 23
  Following is an unused input.
  Source info: resetRams_i


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 37
  Following is an unused input.
  Source info: dataCacheBypass_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 253
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 258-bit LHS target:
  Source info: memPacket = 0;
  Expression: memPacket


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 256
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 258-bit LHS target:
  Source info: memPacket = 'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  Expression: memPacket


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 259
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: memAccessBytes = 1;
  Expression: memAccessBytes


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 260
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: memAccessBytes = 2;
  Expression: memAccessBytes


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 261
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: memAccessBytes = 4;
  Expression: memAccessBytes


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 262
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: memAccessBytes = 4;
  Expression: memAccessBytes


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 496
LDX_path_structured, "(i >= stqHead_i)"
  A left 32-bit expression is compared to a right 6-bit expression.
  Comparing 'i' of type int
  with 'stqHead_i' of type wire [(6 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 496
LDX_path_structured, "(i <= lastSt)"
  A left 32-bit expression is compared to a right 6-bit expression.
  Comparing 'i' of type int
  with 'lastSt' of type reg [(6 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 506
LDX_path_structured, "(i <= lastSt)"
  A left 32-bit expression is compared to a right 6-bit expression.
  Comparing 'i' of type int
  with 'lastSt' of type reg [(6 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 506
LDX_path_structured, "(i >= stqHead_i)"
  A left 32-bit expression is compared to a right 6-bit expression.
  Comparing 'i' of type int
  with 'stqHead_i' of type wire [(6 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 529
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: vulnerableStVector = 0;
  Expression: vulnerableStVector


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stqHit = 0;
  Expression: stqHit


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 546
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lastMatch = 0;
  Expression: lastMatch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 547
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: partialStMatch = 0;
  Expression: partialStMatch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 548
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: disambigStall = 0;
  Expression: disambigStall


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 554
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: index = (stqHead_i + i);
  Expression: index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 750
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: stqAddrValid <= 0;
  Expression: stqAddrValid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 762
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stqAddrValid[stqHead_i] <= 0;
  Expression: stqAddrValid[stqHead_i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 785
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: lastStValid_mem <= 0;
  Expression: lastStValid_mem


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 790
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: lastStValid_mem <= 0;
  Expression: lastStValid_mem


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 867
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lastSt_mem[commitLdIndex_i[0]] <= 0;
  Expression: lastSt_mem[commitLdIndex_i[0]]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 868
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lastStValid_mem[commitLdIndex_i[0]] <= 0;
  Expression: lastStValid_mem[commitLdIndex_i[0]]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 869
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ldqPredViolate[commitLdIndex_i[0]] <= 0;
  Expression: ldqPredViolate[commitLdIndex_i[0]]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 874
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lastSt_mem[commitLdIndex_i[0]] <= 0;
  Expression: lastSt_mem[commitLdIndex_i[0]]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 875
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lastStValid_mem[commitLdIndex_i[0]] <= 0;
  Expression: lastStValid_mem[commitLdIndex_i[0]]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 876
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ldqPredViolate[commitLdIndex_i[0]] <= 0;
  Expression: ldqPredViolate[commitLdIndex_i[0]]


Warning-[SIOB] Select index out of bounds
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 878
"commitLdIndex_i[1]"
  The select index is out of declared bounds : [0:0].
  In module instance : ldx_path 
  In module : LDX_path_structured.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 878
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lastSt_mem[commitLdIndex_i[1]] <= 0;
  Expression: lastSt_mem[commitLdIndex_i[1]]


Warning-[SIOB] Select index out of bounds
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 879
"commitLdIndex_i[1]"
  The select index is out of declared bounds : [0:0].
  In module instance : ldx_path 
  In module : LDX_path_structured.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 879
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lastStValid_mem[commitLdIndex_i[1]] <= 0;
  Expression: lastStValid_mem[commitLdIndex_i[1]]


Warning-[SIOB] Select index out of bounds
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 880
"commitLdIndex_i[1]"
  The select index is out of declared bounds : [0:0].
  In module instance : ldx_path 
  In module : LDX_path_structured.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LDX_path_structured.sv, 880
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ldqPredViolate[commitLdIndex_i[1]] <= 0;
  Expression: ldqPredViolate[commitLdIndex_i[1]]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: lsqSize = 64;
  Expression: lsqSize


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 132
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lsqID_o[i] = 0;
  Expression: lsqID_o[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 172
LSUControl, "(ldqHead_t >= lsqSize)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'ldqHead_t' of type reg [(6 - 1):0]
  with 'lsqSize' of type reg [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 173
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqHead_t = (ldqHead_t - lsqSize);
  Expression: ldqHead_t


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 176
LSUControl, "(ldqHeadPlusOne_t >= lsqSize)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'ldqHeadPlusOne_t' of type reg [(6 - 1):0]
  with 'lsqSize' of type reg [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 177
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqHeadPlusOne_t = (ldqHeadPlusOne_t - lsqSize);
  Expression: ldqHeadPlusOne_t


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 180
LSUControl, "(ldqTail_t >= lsqSize)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'ldqTail_t' of type reg [(6 - 1):0]
  with 'lsqSize' of type reg [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqTail_t = (ldqTail_t - lsqSize);
  Expression: ldqTail_t


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 193
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqHead <= 0;
  Expression: ldqHead


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 194
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqHeadPlusOne <= 'b1;
  Expression: ldqHeadPlusOne


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 195
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqTail <= 0;
  Expression: ldqTail


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 196
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ldqValid <= 0;
  Expression: ldqValid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 197
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: ldqCount <= 0;
  Expression: ldqCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 202
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqHead <= 0;
  Expression: ldqHead


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 203
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqHeadPlusOne <= 'b1;
  Expression: ldqHeadPlusOne


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 204
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: ldqTail <= 0;
  Expression: ldqTail


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 205
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ldqValid <= 0;
  Expression: ldqValid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 206
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: ldqCount <= 0;
  Expression: ldqCount


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 281
LSUControl, "(stqHead_t >= lsqSize)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'stqHead_t' of type reg [(6 - 1):0]
  with 'lsqSize' of type reg [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 282
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: stqHead_t = (stqHead_t - lsqSize);
  Expression: stqHead_t


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 285
LSUControl, "(stqTail_t >= lsqSize)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'stqTail_t' of type reg [(6 - 1):0]
  with 'lsqSize' of type reg [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 286
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: stqTail_t = (stqTail_t - lsqSize);
  Expression: stqTail_t


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 307
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: stqAddrValid_on_recover = 0;
  Expression: stqAddrValid_on_recover


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 329
LSUControl, "(stqCommitPtr_t >= lsqSize)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'stqCommitPtr_t' of type reg [(6 - 1):0]
  with 'lsqSize' of type reg [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 330
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: stqCommitPtr_t = (stqCommitPtr_t - lsqSize);
  Expression: stqCommitPtr_t


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 342
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: stqHead <= 0;
  Expression: stqHead


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 343
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: stqTail <= 0;
  Expression: stqTail


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 344
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: stqCommitPtr <= 0;
  Expression: stqCommitPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 345
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: stqValid <= 0;
  Expression: stqValid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 346
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: stqCount <= 0;
  Expression: stqCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 393
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: stqCommit <= 0;
  Expression: stqCommit


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 502
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: commitLdCount_o = 0;
  Expression: commitLdCount_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 506
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: commitLdIndex_o[i] = (ldqHead + i);
  Expression: commitLdIndex_o[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 508
LSUControl, "(commitLdIndex_o[i] >= lsqSize)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'commitLdIndex_o[i]' of type reg [(6 - 1):0]
  with 'lsqSize' of type reg [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 509
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: commitLdIndex_o[i] = (commitLdIndex_o[i] - lsqSize);
  Expression: commitLdIndex_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 518
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: commitStCount = 0;
  Expression: commitStCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 522
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: commitStIndex[i] = (stqCommitPtr + i);
  Expression: commitStIndex[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 524
LSUControl, "(commitStIndex[i] >= lsqSize)"
  A left 6-bit expression is compared to a right 7-bit expression.
  Comparing 'commitStIndex[i]' of type reg [(6 - 1):0]
  with 'lsqSize' of type reg [6:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUControl.sv, 525
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: commitStIndex[i] = (commitStIndex[i] - lsqSize);
  Expression: commitStIndex[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUDatapath.sv, 180
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 258-bit LHS target:
  Source info: ldPacket = 0;
  Expression: ldPacket


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUDatapath.sv, 193
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 258-bit LHS target:
  Source info: stPacket = 0;
  Expression: stPacket


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUDatapath.sv, 205
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 342-bit LHS target:
  Source info: wbPacket_o = 0;
  Expression: wbPacket_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/LSUDatapath.sv, 206
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 41-bit LHS target:
  Source info: ldVioPacket_o = 0;
  Expression: ldVioPacket_o


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 47
  Following is an unused input.
  Source info: ldqHeadPlusOne_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 160
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_START;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 161
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistAddrWr <= 0;
  Expression: bistAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 178
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 179
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 185
STX_path_structured, "(bistAddrWr == (BIST_NUM_ENTRIES - 1))"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'bistAddrWr' of type logic [(BIST_SIZE_ADDR - 1):0]
  with '(BIST_NUM_ENTRIES - 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 187
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 195
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 196
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 502
STX_path_structured, "(i >= nextLoad)"
  A left 32-bit expression is compared to a right 6-bit expression.
  Comparing 'i' of type int
  with 'nextLoad' of type reg [(6 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 502
STX_path_structured, "(i < ldqTail_i)"
  A left 32-bit expression is compared to a right 6-bit expression.
  Comparing 'i' of type int
  with 'ldqTail_i' of type wire [(6 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 512
STX_path_structured, "(i >= nextLoad)"
  A left 32-bit expression is compared to a right 6-bit expression.
  Comparing 'i' of type int
  with 'nextLoad' of type reg [(6 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 512
STX_path_structured, "(i < ldqTail_i)"
  A left 32-bit expression is compared to a right 6-bit expression.
  Comparing 'i' of type int
  with 'ldqTail_i' of type wire [(6 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 590
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: agenLdqMatch = 0;
  Expression: agenLdqMatch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 591
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: firstMatch = 0;
  Expression: firstMatch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 592
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: violateLdValid = 0;
  Expression: violateLdValid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 593
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: violateLdALid = 0;
  Expression: violateLdALid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 605
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: index = (nextLoad + i);
  Expression: index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 607
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: index = (index - 64);
  Expression: index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 631
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 1-bit LHS target:
  Source info: commitLdCount_vec = 4'b1;
  Expression: commitLdCount_vec


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 641
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 1-bit LHS target:
  Source info: commitLdCount_vec = 4'b0;
  Expression: commitLdCount_vec


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 661
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ldqAddrValid <= 0;
  Expression: ldqAddrValid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 662
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ldqWriteBack <= 0;
  Expression: ldqWriteBack


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 667
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ldqSize[i] <= 0;
  Expression: ldqSize[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 669
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ldqPC[i] <= 0;
  Expression: ldqPC[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 677
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ldqAddrValid <= 0;
  Expression: ldqAddrValid


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 678
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ldqWriteBack <= 0;
  Expression: ldqWriteBack


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 683
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ldqSize[i] <= 0;
  Expression: ldqSize[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/lsu/STX_path_structured.sv, 685
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ldqPC[i] <= 0;
  Expression: ldqPC[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALREADY_RAM.sv, 160
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ram[i] <= 0;
  Expression: ram[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALVIO_RAM.sv, 95
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ram[i] <= 0;
  Expression: ram[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/AMT_RAM.sv, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: ram[i] <= i;
  Expression: ram[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/BP_RAM.sv, 68
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ram[i] <= 2;
  Expression: ram[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/CTI_COMMIT_RAM.sv, 85
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ram[i] <= 0;
  Expression: ram[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/CTI_COUNTER_RAM.sv, 103
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ram[i] <= 0;
  Expression: ram[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAS_RAM.sv, 69
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ram[i] <= 0;
  Expression: ram[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/RAS_RAM.sv, 70
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: checkpoint[i] <= 0;
  Expression: checkpoint[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/LDVIO_VLD_RAM.sv, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ram[i] <= 0;
  Expression: ram[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rams/ALEXCPT_RAM.sv, 99
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 46-bit LHS target:
  Source info: ram[i] <= 0;
  Expression: ram[i]


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/Bypass_1D.sv, 21
  Following is an unused input.
  Source info: clk


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/Bypass_1D.sv, 22
  Following is an unused input.
  Source info: reset


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/PhyRegFile.sv, 43
  Following is an unused input.
  Source info: debugPRFAddr_i


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/PhyRegFile.sv, 44
  Following is an unused input.
  Source info: debugPRFWrData_i


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/PhyRegFile.sv, 45
  Following is an unused input.
  Source info: debugPRFWrEn_i


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/PhyRegFile.sv, 46
"debugPRFRdData_o"
  Output port 'debugPRFRdData_o' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/RegRead.sv, 26
  Following is an unused input.
  Source info: recoverFlag_i


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/SupRegFile.sv, 177
  Continuous assignment width mismatch
  1 bits (lhs) versus 64 bits (rhs).
  Source info: assign rv64 = ((csr_status & 64'b1) ? (csr_status & 
  64'h0000000000000040) : (csr_status & 64'h0000000000000020));  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/regRead/SupRegFile.sv, 178
  Continuous assignment width mismatch
  8 bits (lhs) versus 64 bits (rhs).
  Source info: assign interrupts = (((csr_status & 64'h00000000ff000000) >> 
  24) & (csr_status >> 16));  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameDispatch.sv, 99
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 286-bit LHS target:
  Source info: disPacket_o[i] <= 0;
  Expression: disPacket_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameDispatch.sv, 114
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: renameReady_o <= 0;
  Expression: renameReady_o


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 58
  Following is an unused input.
  Source info: reset


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_START;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 155
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistAddrWr <= 0;
  Expression: bistAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bistDataWr <= BIST_RESET_VALUE;
  Expression: bistDataWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 175
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 176
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 183
RenameMapTable, "(bistAddrWr == (BIST_NUM_ENTRIES - 1))"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'bistAddrWr' of type logic [(BIST_SIZE_ADDR - 1):0]
  with '(BIST_NUM_ENTRIES - 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 185
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 189
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 193
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 194
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bistNextDataWr = BIST_RESET_VALUE;
  Expression: bistNextDataWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 195
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 448
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 9-bit LHS target:
  Source info: phyDest[i] = logDest_i[i].reg_id;
  Expression: phyDest[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 766
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dontWriteRMT[i] = 0;
  Expression: dontWriteRMT[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/RenameMapTable.sv, 774
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dontWriteRMT[i] = 1;
  Expression: dontWriteRMT[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 107
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_START;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 108
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bistAddrWr <= 0;
  Expression: bistAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bistDataWr <= BIST_RESET_VALUE;
  Expression: bistDataWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 128
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 129
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 136
SpecFreeList, "(bistAddrWr == (BIST_NUM_ENTRIES - 1))"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'bistAddrWr' of type logic [(BIST_SIZE_ADDR - 1):0]
  with '(BIST_NUM_ENTRIES - 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 142
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 147
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bistNextDataWr = BIST_RESET_VALUE;
  Expression: bistNextDataWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 148
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 266
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: numDispatchLaneActive = 1;
  Expression: numDispatchLaneActive


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 267
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: freeListSize = 192;
  Expression: freeListSize


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 287
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: freePhyReg_o[i] = 0;
  Expression: freePhyReg_o[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 305
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: readAddr_f[i] = (freeListHead + i);
  Expression: readAddr_f[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 310
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: readAddr[i] = (readAddr_f[i] - freeListSize);
  Expression: readAddr[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 315
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: readAddr[i] = readAddr_f[i];
  Expression: readAddr[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 359
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: writeAddr_f[i] = (freeListTail + i);
  Expression: writeAddr_f[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 364
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: writeAddr[i] = (writeAddr_f[i] - freeListSize);
  Expression: writeAddr[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 369
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: writeAddr[i] = writeAddr_f[i];
  Expression: writeAddr[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 379
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: freeListEmpty_o = ((freeListCnt >= {{((8 - 1) - 1) {1'b0}}, 
  numDispatchLaneActive}) ? 0 : 1);
  Expression: freeListEmpty_o


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 403
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: popNumber = 0;
  Expression: popNumber


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 413
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: pushNumber = 0;
  Expression: pushNumber


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 421
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 9-bit LHS target:
  Source info: freeListCnt_t1 = (freeListCnt + pushNumber);
  Expression: freeListCnt_t1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 426
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 9-bit LHS target:
  Source info: freelisthead = (freeListHead + popNumber);
  Expression: freelisthead


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 430
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: freeListHead_t = (freelisthead - freeListSize);
  Expression: freeListHead_t


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 432
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: freeListHead_t = freelisthead;
  Expression: freeListHead_t


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 434
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 9-bit LHS target:
  Source info: freelisttail = (freeListTail + pushNumber);
  Expression: freelisttail


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 437
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: freeListTail_t = (freelisttail - freeListSize);
  Expression: freeListTail_t


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 439
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: freeListTail_t = freelisttail;
  Expression: freeListTail_t


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 448
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: freeListCnt <= freeListSize;
  Expression: freeListCnt


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 449
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: freeListHead <= 0;
  Expression: freeListHead


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 458
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: freeListCnt <= freeListSize;
  Expression: freeListCnt


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 467
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: freeListCnt <= freeListCnt_t1;
  Expression: freeListCnt


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 473
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: freeListCnt <= freeListCnt_t2;
  Expression: freeListCnt


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 485
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: writeEn[i] = 0;
  Expression: writeEn[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 487
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: dataWr[i] = 0;
  Expression: dataWr[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 497
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 1-bit LHS target:
  Source info: writeEn = 4'b1;
  Expression: writeEn


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/rename/SpecFreeList.sv, 664
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: freeListTail <= 0;
  Expression: freeListTail


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 270
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_START;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 288
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 289
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 293
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bistNextAddrWr = (bistNextAddrWr + 1);
  Expression: bistNextAddrWr


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 295
ActiveList, "(bistAddrWr == (BIST_NUM_ENTRIES - 1))"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'bistAddrWr' of type logic [(BIST_SIZE_ADDR - 1):0]
  with '(BIST_NUM_ENTRIES - 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 297
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 301
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 305
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 306
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 809
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: numDispatchLaneActive = 1;
  Expression: numDispatchLaneActive


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 810
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: alSize = 192;
  Expression: alSize


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 848
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: tailAddr_t[i] = ({1'b0, tailPtr} + i);
  Expression: tailAddr_t[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 884
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: tailAddr[wr] = tailAddr_t[wr];
  Expression: tailAddr[wr]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 899
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: headAddr_t[i] = ({1'b0, headPtr} + i);
  Expression: headAddr_t[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 936
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: headAddr[rd] = headAddr_t[rd];
  Expression: headAddr[rd]


Warning-[SIOB] Select index out of bounds
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 972
"violateBit[1]"
  The select index is out of declared bounds : [0:0].
  In module instance : activeList 
  In module : ActiveList.


Warning-[SIOB] Select index out of bounds
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 972
"commitReady[1]"
  The select index is out of declared bounds : [0:0].
  In module instance : activeList 
  In module : ActiveList.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 989
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 1-bit LHS target:
  Source info: htifCommitMask = 4'b1;
  Expression: htifCommitMask


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1008
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: instret <= 0;
  Expression: instret


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1012
ActiveList, "((instret + totalCommit) >= INTERVAL)"
  A left 7-bit expression is compared to a right 32-bit expression.
  Comparing '(instret + totalCommit)' of type logic [6:0]
  with 'INTERVAL' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1012
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: instret <= (((instret + totalCommit) >= INTERVAL) ? 0 : 
  (instret + totalCommit));
  Expression: instret


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1022
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: totalCommit = 0;
  Expression: totalCommit


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1026
  Width mismatch between LHS and RHS is found in assignment:
  The following 46-bit wide expression is assigned to a 48-bit LHS target:
  Source info: amtPacket_o[i] = {46 {1'b0}};
  Expression: amtPacket_o[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1054
ActiveList, "(alCount > i)"
  A left 9-bit expression is compared to a right 32-bit expression.
  Comparing 'alCount' of type reg [8:0]
  with 'i' of type int.


Warning-[SIOB] Select index out of bounds
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1087
"commitReady[1]"
  The select index is out of declared bounds : [0:0].
  In module instance : activeList 
  In module : ActiveList.


Warning-[SIOB] Select index out of bounds
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1087
"violateFlag[1]"
  The select index is out of declared bounds : [0:0].
  In module instance : activeList 
  In module : ActiveList.


Lint-[IRIMW] Illegal range in memory word
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1087
  The range is illegal in memory word. 
  Expression : violateFlag[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1110
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 1-bit LHS target:
  Source info: commitVector_t1 = 4'b0;
  Expression: commitVector_t1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1119
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 1-bit LHS target:
  Source info: commitVector_t1 = 4'b1;
  Expression: commitVector_t1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: totalCommit = 1;
  Expression: totalCommit


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1141
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 1-bit LHS target:
  Source info: commitVector_t1 = 4'b0;
  Expression: commitVector_t1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1142
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: totalCommit = 0;
  Expression: totalCommit


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1179
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: dispatchedInsts = 0;
  Expression: dispatchedInsts


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1242
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: headPtr <= 0;
  Expression: headPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1244
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: alCount <= 0;
  Expression: alCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1250
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: headPtr <= 0;
  Expression: headPtr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1262
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: alCount <= 0;
  Expression: alCount


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 1264
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: alCount <= 0;
  Expression: alCount


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ActiveList.sv, 262
  Continuous assignment width mismatch
  9 bits (lhs) versus 40 bits (rhs).
  Source info: assign bistDataWr1 = ((BIST_RESET_MODE == 0) ? BIST_RESET_VALUE
  : {32'b0, bistAddrWr});  


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 53
  Following is an unused input.
  Source info: debugAMTAddr_i


Lint-[ONGS] Output never gets set
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 54
"debugAMTRdData_o"
  Output port 'debugAMTRdData_o' has never been assigned to any value.
  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 132
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_START;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 133
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistAddrWr <= 0;
  Expression: bistAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bistDataWr <= BIST_RESET_VALUE;
  Expression: bistDataWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 153
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 161
ArchMapTable, "(bistAddrWr == (BIST_NUM_ENTRIES - 1))"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'bistAddrWr' of type logic [(BIST_SIZE_ADDR - 1):0]
  with '(BIST_NUM_ENTRIES - 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 163
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 172
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bistNextDataWr = BIST_RESET_VALUE;
  Expression: bistNextDataWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 173
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 313
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: match_0_1 = 0;
  Expression: match_0_1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 314
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: match_0_2 = 0;
  Expression: match_0_2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 315
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: match_0_3 = 0;
  Expression: match_0_3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 316
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: match_1_2 = 0;
  Expression: match_1_2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 317
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: match_1_3 = 0;
  Expression: match_1_3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 318
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: match_2_3 = 0;
  Expression: match_2_3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 337
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dontWriteAMT[i] = 0;
  Expression: dontWriteAMT[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 407
ArchMapTable, "(repairCounter == (((64 + 1) - 1) / 1))"
  A left 7-bit expression is compared to a right 32-bit expression.
  Comparing 'repairCounter' of type reg [6:0]
  with '(((64 + 1) - 1) / 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 438
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: repairCounter <= 0;
  Expression: repairCounter


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 444
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: repairCounter <= 0;
  Expression: repairCounter


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 448
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: repairCounter <= (repairCounter + 1);
  Expression: repairCounter


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 463
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: segmentBase[i] = (i * (((64 + 1) - 1) / 1));
  Expression: segmentBase[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/retire/ArchMapTable.sv, 464
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: repairAddr[i] = (segmentBase[i] + repairCounter);
  Expression: repairAddr[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_Ctrl.sv, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 336-bit wide expression is assigned to a 342-bit LHS target:
  Source info: wbPacket <= {(((((((((((((32 + 64) + 8) + 6) + (8 + 1)) + 64) +
  8) + 64) + 12) + 1) + 64) + 2) + 1) + 1) {1'b0}};
  Expression: wbPacket


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_M.sv, 76
  Width mismatch between LHS and RHS is found in assignment:
  The following 336-bit wide expression is assigned to a 342-bit LHS target:
  Source info: wbPacket <= {(((((((((((((32 + 64) + 8) + 6) + (8 + 1)) + 64) +
  8) + 64) + 12) + 1) + 64) + 2) + 1) + 1) {1'b0}};
  Expression: wbPacket


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_M.sv, 77
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 41-bit LHS target:
  Source info: ldVioPacket <= {40 {1'b0}};
  Expression: ldVioPacket


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_SC.sv, 67
  Width mismatch between LHS and RHS is found in assignment:
  The following 336-bit wide expression is assigned to a 342-bit LHS target:
  Source info: wbPacket <= {(((((((((((((32 + 64) + 8) + 6) + (8 + 1)) + 64) +
  8) + 64) + 12) + 1) + 64) + 2) + 1) + 1) {1'b0}};
  Expression: wbPacket


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/writeback/Writeback_SC.sv, 77
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 342-bit LHS target:
  Source info: wbPacket <= 0;
  Expression: wbPacket


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/verif/env/manycore/monitor.tmp.v, 37
  Following is an unused input.
  Source info: cmp_gclk


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/monitor.tmp.v, 51
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: err_f = 1;
  Expression: err_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/monitor.tmp.v, 52
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: bad = 0;
  Expression: bad


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/monitor.tmp.v, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: f_time = $time;
  Expression: f_time


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/monitor.tmp.v, 82
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: err_f = 0;
  Expression: err_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 112
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 32-bit LHS target:
  Source info: pc_f = "     ";
  Expression: pc_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 113
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: inst_f = "   - ";
  Expression: inst_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 114
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: inst_s = "   - ";
  Expression: inst_s


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: inst_d = "   - ";
  Expression: inst_d


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 116
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: inst_e = "   - ";
  Expression: inst_e


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: inst_m = "   - ";
  Expression: inst_m


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 118
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: inst_w = "   - ";
  Expression: inst_w


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 119
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 6-bit LHS target:
  Source info: pc_index = 5'b0;
  Expression: pc_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 125
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spc_pipe_on = 1;
  Expression: spc_pipe_on


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 130
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spc_pipe_on = 1;
  Expression: spc_pipe_on


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1370
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: decode_inst = "call";
  Expression: decode_inst


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1381
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: br_decode = "iltrp";
  Expression: br_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1382
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: br_decode = "BPcc";
  Expression: br_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1383
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: br_decode = "Bicc";
  Expression: br_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1384
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: br_decode = "BPr";
  Expression: br_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1385
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: br_decode = "sethi";
  Expression: br_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1386
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: br_decode = "FBPfcc";
  Expression: br_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1387
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: br_decode = "FBfcc";
  Expression: br_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1388
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: br_decode = "unkn";
  Expression: br_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1397
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "add";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1398
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "and";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1399
  Width mismatch between LHS and RHS is found in assignment:
  The following 16-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "or";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1400
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "xor";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1401
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "sub";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1402
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "andn";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1403
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "orn";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1404
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "xnor";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1405
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "addc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1406
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "mulx";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1407
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "umul";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1408
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "smul";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1409
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "subc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1410
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "udivx";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1411
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "udiv";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1412
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "sdiv";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1413
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "addcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1414
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "andcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1415
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "orcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1416
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "xorcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1417
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "subcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1418
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "andncc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1419
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "orncc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1420
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "xnorcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1421
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "addccc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1422
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "unkn";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1423
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "umulcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1424
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "smulcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1425
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "subccc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1426
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "unkn";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1427
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "udivcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1428
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "sdivcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1429
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "taddcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1430
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "tsubcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1431
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "tadctv";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1432
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "tsbctv";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1433
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "mulscc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1434
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "sll";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1435
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "srl";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1436
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "sra";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1437
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "spl";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1438
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "unkn";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1439
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "rdpr";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1440
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "flushw";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1441
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "movcc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1442
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "sdivx";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1443
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "popc";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1444
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "movr";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1445
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "wryspl";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1446
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "savspl";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1447
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "wrpr";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1448
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "unkn";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1449
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "fpop1";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1450
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "fpop2";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1451
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "impdep";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1452
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "impdep";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1453
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "jmpl";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1454
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "return";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1455
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "spl";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1456
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "flush";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1457
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "save";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1458
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "restor";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1459
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "done";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1460
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: alu_decode = "unkn";
  Expression: alu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1469
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "lduw";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1470
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "ldub";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "lduh";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1472
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "ldd";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1473
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "stw";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1474
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "stb";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1475
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "sth";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1476
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "std";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1477
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "ldsw";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1478
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "ldsb";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1479
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "ldsh";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1480
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "ldx";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1481
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "err";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1482
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "ldstub";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1483
  Width mismatch between LHS and RHS is found in assignment:
  The following 24-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "stx";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1484
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 49-bit LHS target:
  Source info: lsu_decode = "swap";
  Expression: lsu_decode


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/sparc_pipe_flow.v, 1507
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: get_match_index = i;
  Expression: get_match_index


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/verif/env/manycore/dmbr_mon.tmp.v, 38
  Following is an unused input.
  Source info: clk


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/dmbr_mon.tmp.v, 61
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: used_credits0 <= (cmp_top.system.chip.tile0.dmbr_ins.l1missIn ?
  (used_credits0 + 1) : (((cmp_top.system.chip.tile0.dmbr_ins.l2responseIn & 
  (~cmp_top.system.ch ...
  Expression: used_credits0


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 76
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: enable_ifu_lsu_inv_clear = 1;
  Expression: enable_ifu_lsu_inv_clear


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 78
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: enable_ifu_lsu_inv_clear = 0;
  Expression: enable_ifu_lsu_inv_clear


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1100
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "LOAD_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1101
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "IMISS_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1102
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "STORE_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1103
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "CAS1_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1104
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "CAS2_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1105
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "SWAP_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1106
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "STRLOAD_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1107
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "STRST_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1108
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "STQ_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1109
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "INT_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1110
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "FWD_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1111
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "FWD_RPY";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1112
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "RSVD_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1113
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "FPOP1";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1114
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "FPOP2";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1115
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "ILLEGAL";
  Expression: pcx_type_str


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1147
tso_mon, "(pcx_type_d1 == 5'b01010)"
  A left 6-bit expression is compared to a right 5-bit expression.
  Comparing 'pcx_type_d1' of type logic [5:0]
  with '5'b01010' of type bit [4:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1227
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "LOAD_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1228
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "IFILL_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1229
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "INV_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1230
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "ST_ACK";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1231
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "AT_ACK";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1232
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "INT_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1233
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "TEST_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1234
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "FP_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1235
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "EVICT_REQ";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1236
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "ERR_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1237
  Width mismatch between LHS and RHS is found in assignment:
  The following 88-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "STRLOAD_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1238
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "STRST_ACK";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1239
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "FWD_RQ_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1240
  Width mismatch between LHS and RHS is found in assignment:
  The following 88-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "FWD_RPY_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1241
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "RSVD_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/tso_mon.tmp.v, 1242
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "ILLEGAL";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 70
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: out_write_index <= 0;
  Expression: out_write_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: out_buffer[i] = 0;
  Expression: out_buffer[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 99
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: out_write_index_next = (iob_buffer_val ? (out_write_index + 2) 
  : out_write_index);
  Expression: out_write_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 112
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: out_read_index <= 0;
  Expression: out_read_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 127
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: noc_out_data = 0;
  Expression: noc_out_data


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 130
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: out_read_index_next = ((noc_out_rdy && noc_out_val) ? 
  (out_read_index + 1) : out_read_index);
  Expression: out_read_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 147
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 8-bit LHS target:
  Source info: iob_buffer_flit1[49:42] = dest_x;
  Expression: iob_buffer_flit1[49:42]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 148
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 8-bit LHS target:
  Source info: iob_buffer_flit1[41:34] = dest_y;
  Expression: iob_buffer_flit1[41:34]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 165
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dest_x = 8'b0;
  Expression: dest_x


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 166
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dest_y = 8'b0;
  Expression: dest_y


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dest_x = 8'hxx;
  Expression: dest_x


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 172
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dest_y = 8'hxx;
  Expression: dest_y


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 189
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok_iob = 0;
  Expression: ok_iob


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/ciop_iob.tmp.v, 190
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 145-bit LHS target:
  Source info: fake_iob_out_data = 0;
  Expression: fake_iob_out_data


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 409
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: pcx_interrupt_dst_y = 
  cmp_top.system.chip.tile0.l15.l15.pipeline.pcxdecoder_l15_data[14:12];
  Expression: pcx_interrupt_dst_y


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 410
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: pcx_interrupt_dst_x = 
  cmp_top.system.chip.tile0.l15.l15.pipeline.pcxdecoder_l15_data[11:9];
  Expression: pcx_interrupt_dst_x


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 436
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = 0;
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 439
  Width mismatch between LHS and RHS is found in assignment:
  The following 136-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_RESERVED";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 441
  Width mismatch between LHS and RHS is found in assignment:
  The following 136-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_LOAD_FWD";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 443
  Width mismatch between LHS and RHS is found in assignment:
  The following 144-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_STORE_FWD";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 445
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_INV_FWD";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 447
  Width mismatch between LHS and RHS is found in assignment:
  The following 152-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_NODATA_ACK";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 449
  Width mismatch between LHS and RHS is found in assignment:
  The following 136-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_DATA_ACK";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 451
  Width mismatch between LHS and RHS is found in assignment:
  The following 168-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_L2_INTERRUPT";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 454
  Width mismatch between LHS and RHS is found in assignment:
  The following 176-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_UNKNOWN_ERROR";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 475
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = 0;
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 478
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "LOAD_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 480
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "INV_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 482
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "ST_ACK";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 484
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "AT_ACK";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 486
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "INT_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 488
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "TEST_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 490
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "FP_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 492
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "IFILL_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 494
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "EVICT_REQ";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 496
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "ERR_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 498
  Width mismatch between LHS and RHS is found in assignment:
  The following 88-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "STRLOAD_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 500
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "STRST_ACK";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 502
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "FWD_RQ_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 504
  Width mismatch between LHS and RHS is found in assignment:
  The following 88-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "FWD_RPY_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 506
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "RSVD_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 508
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "ATOMIC_ACK";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 510
  Width mismatch between LHS and RHS is found in assignment:
  The following 88-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "CPX_UNKNOWN";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 528
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = 0;
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 531
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_WRITEBACK_GUARD";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 533
  Width mismatch between LHS and RHS is found in assignment:
  The following 216-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_LD_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 535
  Width mismatch between LHS and RHS is found in assignment:
  The following 240-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_IFILL_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 537
  Width mismatch between LHS and RHS is found in assignment:
  The following 296-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_WRITETHROUGH_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 539
  Width mismatch between LHS and RHS is found in assignment:
  The following 280-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_ST_UPGRADE_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 541
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_ST_FILL_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 543
  Width mismatch between LHS and RHS is found in assignment:
  The following 224-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_CAS_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 545
  Width mismatch between LHS and RHS is found in assignment:
  The following 232-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_SWAP_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 547
  Width mismatch between LHS and RHS is found in assignment:
  The following 240-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_INTERRUPT_FWD";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 549
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_ADD_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 551
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_AND_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 553
  Width mismatch between LHS and RHS is found in assignment:
  The following 248-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_OR_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 555
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_XOR_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 557
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_MAX_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 559
  Width mismatch between LHS and RHS is found in assignment:
  The following 264-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_MAXU_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 561
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_MIN_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 563
  Width mismatch between LHS and RHS is found in assignment:
  The following 264-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_MINU_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 565
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "ERROR noc1";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 579
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = 0;
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 582
  Width mismatch between LHS and RHS is found in assignment:
  The following 208-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = "L15_NOC3_REQTYPE_WRITEBACK";
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 584
  Width mismatch between LHS and RHS is found in assignment:
  The following 208-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = "L15_NOC3_REQTYPE_INVAL_ACK";
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 586
  Width mismatch between LHS and RHS is found in assignment:
  The following 240-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = "L15_NOC3_REQTYPE_DOWNGRADE_ACK";
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 588
  Width mismatch between LHS and RHS is found in assignment:
  The following 264-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = "L15_NOC3_REQTYPE_ICACHE_INVAL_ACK";
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 590
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = "ERROR NOC3";
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/ucb_bus_out.v, 128
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: outdata_buf_next[(UCB_BUS_WIDTH - 1):0] = 0;
  Expression: outdata_buf_next[(UCB_BUS_WIDTH - 1):0]


Lint-[PCWM-L] Port connection width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/rtl/tile.tmp.v, 965
" AnyCore_Piton g_anycore_core.core( .clk (clk_gated),  .rst_n (rst_n_f),  .spc_grst_l (spc_grst_l),  .regAddr_i (6'b0),  .regWrData_i (64'b0),  .regWrEn_i (1'b0),  .ic2memReqAddr_o (g_anycore_core.anycore_ic2mem_reqaddr),  .ic2memReqValid_o (g_anycore_core.anycore_ic2mem_reqvalid),  .mem2icTag_i (g_anycore_core.anycore_mem2ic_tag),  .mem2icIndex_i (g_anycore_core.anycore_mem2ic_index),  .mem2icData_i (g_anycore_core.anycore_mem2ic_data),  .mem2icRespValid_i (g_anycore_core.anycore_mem2ic_respvalid),  .dc2memLdAddr_o (g_anycore_core.anycore_dc2mem_ldaddr),  .dc2memLdValid_o (g_anycore_core.anycore_dc2mem_ldvalid),  .mem2dcLdTag_i (g_anycore_core.anycore_mem2dc_ldtag),  .mem2dcLdIndex_i (g_anycore_core.anycore_mem2dc_ldindex),  .mem2dcLdData_i (g_anycore_ ... "
  The following 64-bit expression is connected to 8-bit port "regWrData_i" of 
  module "AnyCore_Piton", instance "g_anycore_core.core".
  Expression: 64'b0
  The expression is from module tile, instance tile0 


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_a = $signed(amo_operand_a);
  Expression: adder_operand_a


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 116
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_b = $signed(amo_operand_b);
  Expression: adder_operand_b


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 127
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_b = (-$signed(amo_operand_b));
  Expression: adder_operand_b


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 131
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_a = $unsigned(amo_operand_a);
  Expression: adder_operand_a


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 132
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_b = (-$unsigned(amo_operand_b));
  Expression: adder_operand_b


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 136
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_b = (-$signed(amo_operand_b));
  Expression: adder_operand_b


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_a = $unsigned(amo_operand_a);
  Expression: adder_operand_a


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_b = (-$unsigned(amo_operand_b));
  Expression: adder_operand_b


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 2-bit LHS target:
  Source info: splitter_io_msg_type_f <= (splitter_io_go ? 
  splitter_io_msg_type_next : splitter_io_msg_type_f);
  Expression: splitter_io_msg_type_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 669
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: io_splitter_arb_f <= 0;
  Expression: io_splitter_arb_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 670
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: io_splitter_ack_load_counter_f <= 0;
  Expression: io_splitter_ack_load_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 687
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: io_splitter_ack_load_counter_f <= 
  (io_splitter_ack_load_counter_f - 1);
  Expression: io_splitter_ack_load_counter_f


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 231
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_LOAD)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_LOAD' of type bit [1:0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 232
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_STORE)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_STORE' of type bit [1:0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 694
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_INVAL)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_INVAL' of type bit [1:0].


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 24
  Following is an unused input.
  Source info: reset


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 27
  Following is an unused input.
  Source info: stall_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 136
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_START;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 155
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 161
BTB, "(bistAddrWr == (BIST_NUM_ENTRIES - 1))"
  A left 10-bit expression is compared to a right 32-bit expression.
  Comparing 'bistAddrWr' of type logic [(BIST_SIZE_ADDR - 1):0]
  with '(BIST_NUM_ENTRIES - 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 163
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 172
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 526
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 117-bit LHS target:
  Source info: btbData[i] = 0;
  Expression: btbData[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 797
BTB, "(instTag[i] == btbData[i].tag)"
  A left 51-bit expression is compared to a right 50-bit expression.
  Comparing 'instTag[i]' of type reg [(SIZE_TAG - 1):0]
  with 'btbData[i].tag' of type logic [((64 - (10 + 1)) - 4):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 841
BTB, "(updateOffset == i)"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'updateOffset' of type reg [(1 - 1):0]
  with 'i' of type int.


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BTB.sv, 811
  Continuous assignment width mismatch
  50 bits (lhs) versus 51 bits (rhs).
  Source info: assign wrData.tag = updatePC_i[(64 - 1):(64 - SIZE_TAG)];  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 116
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistState <= BIST_START;
  Expression: bistState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: bistAddrWr <= 0;
  Expression: bistAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 141
BranchPrediction, "(bistAddrWr == (BIST_NUM_ENTRIES - 1))"
  A left 10-bit expression is compared to a right 32-bit expression.
  Comparing 'bistAddrWr' of type logic [(BIST_SIZE_ADDR - 1):0]
  with '(BIST_NUM_ENTRIES - 1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 147
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_RUN;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 151
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: bistNextAddrWr = 0;
  Expression: bistNextAddrWr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 152
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: bistNextState = BIST_DONE;
  Expression: bistNextState


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 207
  Width mismatch between LHS and RHS is found in assignment:
  The following 62-bit wide expression is assigned to a 11-bit LHS target:
  Source info: {instIndex[i], instOffset[i]} = (PC_i[(64 - 1):2] + i);
  Expression: {instIndex[i], instOffset[i]}


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 525
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: predCounter[i] = 0;
  Expression: predCounter[i]


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/BranchPrediction_2-bit.sv, 853
BranchPrediction, "(updateOffset == i)"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'updateOffset' of type reg [(1 - 1):0]
  with 'i' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage2.sv, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 1-bit LHS target:
  Source info: validVect = 8'b1;
  Expression: validVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/fetch/FetchStage2.sv, 269
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 1-bit LHS target:
  Source info: validCtrlVect = ((8'b1 | {{(8 - 1) {1'b0}}, branchNT}) & 8'b1);
  Expression: validCtrlVect


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode.sv, 24
  Following is an unused input.
  Source info: clk


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/decode/Decode.sv, 25
  Following is an unused input.
  Source info: reset


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 58
  Following is an unused input.
  Source info: exceptionFlag_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 162
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: numDispatchLaneActive = 1;
  Expression: numDispatchLaneActive


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 163
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: iqSize = 64;
  Expression: iqSize


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 671
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: src1MatchVect = 0;
  Expression: src1MatchVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 672
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: src2MatchVect = 0;
  Expression: src2MatchVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 733
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dispatchedSrc1RsrMatch = 0;
  Expression: dispatchedSrc1RsrMatch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 734
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dispatchedSrc2RsrMatch = 0;
  Expression: dispatchedSrc2RsrMatch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 827
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: dispatchedSrc1ValidVect = 0;
  Expression: dispatchedSrc1ValidVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 828
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: dispatchedSrc2ValidVect = 0;
  Expression: dispatchedSrc2ValidVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 927
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: src1ValidVect <= 0;
  Expression: src1ValidVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 928
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: src2ValidVect <= 0;
  Expression: src2ValidVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 932
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: src1ValidVect <= 0;
  Expression: src1ValidVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 933
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: src2ValidVect <= 0;
  Expression: src2ValidVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 959
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: freeVect = 0;
  Expression: freeVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 960
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: freedVect = 0;
  Expression: freedVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 961
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: grantedVect = 0;
  Expression: grantedVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 1070
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: iqValidVect <= 0;
  Expression: iqValidVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 1075
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: iqValidVect <= 0;
  Expression: iqValidVect


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 1524
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: phyDestVect[i] <= 0;
  Expression: phyDestVect[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 1525
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipeVect[i] <= 0;
  Expression: exePipeVect[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 1526
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ISsimple[i] <= 0;
  Expression: ISsimple[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 1533
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: phyDestVect[i] <= 0;
  Expression: phyDestVect[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 1534
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: exePipeVect[i] <= 0;
  Expression: exePipeVect[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/IssueQueue.sv, 1535
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ISsimple[i] <= 0;
  Expression: ISsimple[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/FreeIssueq.sv, 104
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: grantedEntryMatch = 0;
  Expression: grantedEntryMatch


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/FreeIssueq.sv, 105
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: freedEntryMatch = 0;
  Expression: freedEntryMatch


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/FreeIssueq.sv, 109
FreeIssueq, "(i == grantedEntry_i[j].id)"
  A left 32-bit expression is compared to a right 6-bit expression.
  Comparing 'i' of type int
  with 'grantedEntry_i[j].id' of type logic [(6 - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/FreeIssueq.sv, 110
FreeIssueq, "(i == freedEntry[j].id)"
  A left 32-bit expression is compared to a right 6-bit expression.
  Comparing 'i' of type int
  with 'freedEntry[j].id' of type logic [(6 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/FreeIssueq.sv, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: freedVector <= 0;
  Expression: freedVector


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv, 49
  Following is an unused input.
  Source info: ISsimple_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv, 74
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: LOAD_STORE.RSR0[1] <= 0;
  Expression: LOAD_STORE.RSR0[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv, 75
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: LOAD_STORE.RSR0_VALID[1] <= 0;
  Expression: LOAD_STORE.RSR0_VALID[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv, 76
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: LOAD_STORE.RSR0[0] <= 0;
  Expression: LOAD_STORE.RSR0[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv, 77
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: LOAD_STORE.RSR0_VALID[0] <= 0;
  Expression: LOAD_STORE.RSR0_VALID[0]


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv, 47
  Following is an unused input.
  Source info: reset


Lint-[UI] Unused input
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv, 49
  Following is an unused input.
  Source info: ISsimple_i


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv, 158
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: COMPLEX_PIPES.RSR[i] <= 0;
  Expression: COMPLEX_PIPES.RSR[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/RSRLane.sv, 159
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: COMPLEX_PIPES.RSR_VALID[i] <= 0;
  Expression: COMPLEX_PIPES.RSR_VALID[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: g_rptr <= 0;
  Expression: g_rptr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: g_wptr <= 0;
  Expression: g_wptr


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 96
  Continuous assignment width mismatch
  5 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_wptr_next = (b_wptr + 1);  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 97
  Continuous assignment width mismatch
  5 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_rptr_next = (b_rptr + 1);  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: g_rptr <= 0;
  Expression: g_rptr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: g_wptr <= 0;
  Expression: g_wptr


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 96
  Continuous assignment width mismatch
  5 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_wptr_next = (b_wptr + 1);  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 97
  Continuous assignment width mismatch
  5 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_rptr_next = (b_rptr + 1);  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: g_rptr <= 0;
  Expression: g_rptr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: g_wptr <= 0;
  Expression: g_wptr


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 96
  Continuous assignment width mismatch
  9 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_wptr_next = (b_wptr + 1);  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 97
  Continuous assignment width mismatch
  9 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_rptr_next = (b_rptr + 1);  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 11-bit LHS target:
  Source info: g_rptr <= 0;
  Expression: g_rptr


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 11-bit LHS target:
  Source info: g_wptr <= 0;
  Expression: g_wptr


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 96
  Continuous assignment width mismatch
  11 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_wptr_next = (b_wptr + 1);  


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/common/rtl/async_fifo.v, 97
  Continuous assignment width mismatch
  11 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_rptr_next = (b_rptr + 1);  


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 82
sync_fifo, "(sync_buf_counter_f == MEMSIZE)"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'sync_buf_counter_f' of type reg [ASIZE:0]
  with 'MEMSIZE' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = 0;
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 97
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f + 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f - 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_rd_ptr_next = 0;
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_rd_ptr_next = (sync_rd_ptr_f + 1);
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_wr_ptr_next = 0;
  Expression: sync_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_wr_ptr_next = (sync_wr_ptr_f + 1);
  Expression: sync_wr_ptr_next


Lint-[ULCO] Unequal length in comparison operator
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 82
sync_fifo, "(sync_buf_counter_f == MEMSIZE)"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'sync_buf_counter_f' of type reg [ASIZE:0]
  with 'MEMSIZE' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = 0;
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 97
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f + 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f - 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_rd_ptr_next = 0;
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_rd_ptr_next = (sync_rd_ptr_f + 1);
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_wr_ptr_next = 0;
  Expression: sync_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_wr_ptr_next = (sync_wr_ptr_f + 1);
  Expression: sync_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/valrdy_to_credit.v, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: count_f <= BUFFER_SIZE;
  Expression: count_f


Lint-[CAWM-L] Width mismatch
/home/kaifengx/anycore/piton/design/chip/tile/common/rtl/valrdy_to_credit.v, 137
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign top_bits_zero_temp = ((count_temp < 3) ? 1 : 0);  


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: head_ptr_next = (head_ptr_f + 1);
  Expression: head_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: elements_in_array_next = (elements_in_array_f - 1);
  Expression: elements_in_array_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 86
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: tail_ptr_next = (tail_ptr_f + 1);
  Expression: tail_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 87
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: elements_in_array_next = (elements_in_array_f + 1);
  Expression: elements_in_array_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: head_ptr_next = (head_ptr_f + 1);
  Expression: head_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 93
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: tail_ptr_next = (tail_ptr_f + 1);
  Expression: tail_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 106
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: yummy_out_f <= 0;
  Expression: yummy_out_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 107
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: head_ptr_f <= 0;
  Expression: head_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 108
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: tail_ptr_f <= 0;
  Expression: tail_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: elements_in_array_f <= 0;
  Expression: elements_in_array_f


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 42
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 48
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b1;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 54
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000010;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 60
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000011;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 66
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000100;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 72
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000101;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 78
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000110;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 84
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0000111;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001000;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 96
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001001;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001010;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 108
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001011;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 114
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001100;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 120
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001101;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 126
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001110;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 132
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0001111;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010000;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 144
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010001;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 150
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010010;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010011;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 162
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010100;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 168
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010101;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 174
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010110;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 180
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0010111;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 186
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011000;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 192
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011001;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 198
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011010;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 204
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011011;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 210
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011100;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 216
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011101;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 222
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011110;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 228
  Width mismatch between LHS and RHS is found in assignment:
  The following 7-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 7'b0011111;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 234
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: freeingCandidate = 0;
  Expression: freeingCandidate


Lint-[WMIA-L] Width mismatch in assignment
/home/kaifengx/anycore/piton/design/chip/tile/anycore/issue/SelectFromBlock.sv, 235
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: freeingScalar = 0;
  Expression: freeingScalar


Lint-[PORTFRC] Module port is forced
/home/kaifengx/anycore/piton/verif/env/manycore/fake_pll.v, 33
fake_pll, "clk_locked"
  Port (clk_locked) of module (fake_pll) is forced. Please refer to following 
  verilog source.
  "/home/kaifengx/anycore/piton/verif/env/manycore/fake_pll.v", 51: force 
  clk_locked = 1'b0;


Lint-[PORTFRC] Module port is forced
/home/kaifengx/anycore/piton/verif/env/manycore/fake_pll.v, 33
fake_pll, "clk_locked"
  Port (clk_locked) of module (fake_pll) is forced. Please refer to following 
  verilog source.
  "/home/kaifengx/anycore/piton/verif/env/manycore/fake_pll.v", 55: force 
  clk_locked = 1'b1;

Starting first transformation pass...
Starting second transformation pass...
Starting final transformation pass...
Starting vcs inline pass...
111 modules and 3 UDPs read.
Generating code for _VCSgd_ZVEJh
Generating code for _VCSgd_reYIK
Generating code for _VCSgd_zx98q
Generating code for _VCSgd_aa8Du
Generating code for _VCSgd_x4swd
Generating code for _VCSgd_RdFdZ
Generating code for _VCSgd_HFrA4
Generating code for _VCSgd_TefzH
Generating code for _VCSgd_gWQCM
Generating code for _VCSgd_V1n7W
Generating code for _VCSgd_e9eQd
Generating code for _VCSgd_nLsaS
Generating code for _VCSgd_aGkxT
Generating code for _VCSgd_yVnyw
Generating code for _VCSgd_imctp
Generating code for _VCSgd_wmF6J
Generating code for _VCSgd_FvFNC
Generating code for _VCSgd_LSdwh
Generating code for _VCSgd_ApNEx
Generating code for _VCSgd_gJxPc
Generating code for _VCSgd_Lb4w5
Generating code for _VCSgd_zxiEz
Generating code for _VCSgd_fKM7p
Generating code for _VCSgd_LmGpw
Generating code for _VCSgd_hcBqs
Generating code for _VCSgd_hDCkR
Generating code for _VCSgd_a8LM4
Generating code for _VCSgd_Jv4Vy
Generating code for _VCSgd_pkVs5
Generating code for _VCSgd_jB59U
Generating code for _VCSgd_uJCHU
Generating code for _VCSgd_aYUrD
Generating code for _VCSgd_iInEd
Generating code for _VCSgd_ax2zf
Generating code for _VCSgd_Z4bbj
Generating code for _VCSgd_FL2Mm
Generating code for _VCSgd_xxfjs
Generating code for _VCSgd_nMvLr
Generating code for _VCSgd_DGSHT
Generating code for _VCSgd_LIp1G
Generating code for _VCSgd_C5SaE
Generating code for _VCSgd_xv168
Generating code for _VCSgd_i4kJp
Generating code for _VCSgd_LMRs6
Generating code for _VCSgd_rdsYM
Generating code for _VCSgd_s7Izf
Generating code for _VCSgd_RJRyY
Generating code for _VCSgd_z7yAY
Generating code for _VCSgd_uqwxB
Generating code for _VCSgd_ZLhCD
Generating code for _VCSgd_tGENK
Generating code for _VCSgd_tcAR6
Generating code for _VCSgd_gMYre
Generating code for _VCSgd_dn4Tu
Generating code for _VCSgd_exMRF
Generating code for _VCSgd_NEp9r
Generating code for _VCSgd_gFt2b
Generating code for _VCSgd_QNtIG
Generating code for _VCSgd_WNuT7
Generating code for _VCSgd_q9JEM
Generating code for _VCSgd_pvR9q
Generating code for _VCSgd_H3kM6
Generating code for _VCSgd_mfv4q
Generating code for _VCSgd_ESTJR
Generating code for _VCSgd_PbWCi
Generating code for _VCSgd_AWinD
Generating code for _VCSgd_eqgfj
Generating code for _VCSgd_ZAm52
Generating code for _VCSgd_YyyMK
Generating code for _VCSgd_fHHSI
Generating code for _VCSgd_CZsME
Generating code for _VCSgd_kQw9m
Generating code for _VCSgd_yAKpQ
Generating code for _VCSgd_UuKAw
Generating code for _VCSgd_WVeGk
Generating code for _VCSgd_FUqCd
Generating code for _VCSgd_fQKsd
Generating code for _VCSgd_UiVFh
Generating code for _VCSgd_n2M1H
Generating code for _VCSgd_zvQIR
Generating code for _VCSgd_FVxzL
Generating code for _VCSgd_p6v06
Generating code for _VCSgd_gIHTr
Generating code for _VCSgd_syZPr
Generating code for _VCSgd_vq2iv
Generating code for _VCSgd_Y896x
Generating code for _VCSgd_rbF05
Generating code for _VCSgd_QM0in
Generating code for _VCSgd_WLv9w
Generating code for _VCSgd_faNDa
Generating code for _VCSgd_zCGK7
Generating code for _VCSgd_dk5ZK
Generating code for _VCSgd_n2Qdy
Generating code for _VCSgd_VAbAR
Generating code for _VCSgd_CKgiE
Generating code for _VCSgd_FbQ3C
Generating code for _VCSgd_xuPjJ
Generating code for _VCSgd_CwZpT
Generating code for _VCSgd_jgjyv
Generating code for _VCSgd_fYvGr
Generating code for _VCSgd_StL04
Generating code for _VCSgd_nf5AA
Generating code for _VCSgd_WfQ5a
Generating code for _VCSgd_b9Up5
Generating code for _VCSgd_rF6Ju
Generating code for _VCSgd_akgfZ
Generating code for _VCSgd_jqNEg
Generating code for _VCSgd_TB7Cw
Generating code for _VCSgd_ztMtA
Generating code for _VCSgd_BZrSJ
Generating code for _VCSgd_rB3QF
Generating code for _VCSgd_FnuYa
Generating code for _VCSgd_gMUca
Generating code for _VCSgd_YLsAR
Generating code for _VCSgd_iQjmf
	However, due to incremental compilation, no re-compilation is necessary.
  /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/bin/vcselab -o simv -nobanner 
( cd csrc ; make -f Makefile SNPS_VCS_TMPDIR=/tmp/vcs_20200110201524_151076 product \
)
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/home/kaifengx/anycore/piton/tools/Linux/x86_64/lib -rdynamic -Wl,-E  -Wl,-rpath=/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib -L/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib   -export-dynamic    _151787_archive_1.so _prev_archive_1.so _csrc0.so objs/udps/zTfCi.o objs/udps/fAfSr.o objs/udps/c2JdT.o  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lnuma -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs -lnsl -lm -lc -lsocket_pli -liob -lmem_pli    -lvcsnew -lsimprofile -luclinative /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: 4.432 seconds to compile + .477 seconds to elab + .301 seconds to link
sims: stop_time Fri Jan 10 15:15:30 EST 2020
