// Seed: 709867327
module module_0;
  parameter id_2 = id_2[1];
  assign module_3.type_0 = 0;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = -1;
  module_0 modCall_1 ();
  tri1 id_2 = id_1;
  assign id_1 = id_2;
endmodule
module module_3 (
    output tri0 id_0,
    output logic id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    output tri1 id_5
);
  always_comb id_1 <= -1;
  wire id_7, id_8;
  parameter id_9 = 1'd0;
  module_0 modCall_1 ();
  wire id_10;
  assign id_8 = id_7;
  assign id_5 = {(id_2)};
  wire id_11;
endmodule
