# Cache Logger - KullanÄ±m KÄ±lavuzu

## Genel BakÄ±ÅŸ

`cache_logger.sv` modÃ¼lÃ¼, memory stage'deki unified cache'e giren tÃ¼m istekleri ve dÃ¶nen cevaplarÄ± tablo formatÄ±nda loglayan bir debug aracÄ±dÄ±r.

## Ã–zellikler

### Log Edilen Bilgiler

**Request (Ä°stek):**
- â° **Time**: Ä°steÄŸin zamanÄ± (ns)
- âœ“ **Valid**: Ä°steÄŸin geÃ§erli olup olmadÄ±ÄŸÄ±
- ğŸ“ **Address**: EriÅŸilen bellek adresi (hex)
- ğŸ”„ **Operation**: READ veya WRITE
- ğŸ“ **Size**: Ä°ÅŸlem boyutu (1B, 2B, 4B)
- ğŸ“ **Write Data**: Write iÅŸlemlerinde yazÄ±lan veri (hex)
- ğŸ”“ **Uncached**: Uncached eriÅŸim flag'i

**Response (Cevap):**
- â° **Time**: CevabÄ±n zamanÄ± (ns)
- âœ“ **Valid**: CevabÄ±n geÃ§erli olup olmadÄ±ÄŸÄ±
- ğŸ¯ **Miss/Hit**: Cache miss veya hit durumu
- ğŸš¦ **Ready**: Cache'in hazÄ±r olup olmadÄ±ÄŸÄ±
- ğŸ“– **Read Data**: Read iÅŸlemlerinde okunan veri (hex)

## KullanÄ±m

### 1. Verilator ile SimÃ¼lasyon

Cache loglarÄ±nÄ± aktif etmek iÃ§in:

```bash
make verilate LOG_CACHE=1
make run:your_test LOG_CACHE=1
```

### 2. Ã–rnek Komutlar

```bash
# RISC-V ISA testlerini cache log ile Ã§alÄ±ÅŸtÄ±r
make run:rv32ui-p-add LOG_CACHE=1

# CoreMark benchmark'Ä± cache log ile Ã§alÄ±ÅŸtÄ±r
make cm_quick LOG_CACHE=1

# Ã–zel test programÄ±nÄ± cache log ile Ã§alÄ±ÅŸtÄ±r
make verilate LOG_CACHE=1
./build/obj_dir/Vceres_wrapper +firmware=your_program.hex
```

### 3. DiÄŸer Log'larla Birlikte KullanÄ±m

```bash
# Cache + Commit trace
make run:rv32ui-p-add LOG_CACHE=1 LOG_COMMIT=1

# Cache + UART + RAM logs
make run:your_test LOG_CACHE=1 LOG_UART=1 LOG_RAM=1

# TÃ¼m debug loglarÄ±
make run:your_test LOG_CACHE=1 LOG_COMMIT=1 LOG_UART=1 LOG_RAM=1 LOG_BP=1
```

## Ã‡Ä±ktÄ± FormatÄ±

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                         CACHE TRANSACTION LOG                                                         â•‘
â• â•â•â•â•â•â•â•â•â•â•¦â•â•â•â•â•â•â•â•â•â•â•â•¦â•â•â•â•â•â•â•â•â•â•â•â•â•¦â•â•â•â•â•â•â•â•â•â•¦â•â•â•â•â•â•â•â•â•â•¦â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•¦â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘  Time   â•‘    REQ    â•‘  Address   â•‘  Op     â•‘  Size   â•‘  Write Data   â•‘                RESPONSE                       â•‘
â•‘   (ns)  â•‘  Valid    â•‘   (hex)    â•‘ (R/W)   â•‘ (bytes) â•‘     (hex)     â•‘  Valid  â”‚  Miss  â”‚  Ready  â”‚   Read Data      â•‘
â• â•â•â•â•â•â•â•â•â•â•¬â•â•â•â•â•â•â•â•â•â•â•â•¬â•â•â•â•â•â•â•â•â•â•â•â•â•¬â•â•â•â•â•â•â•â•â•â•¬â•â•â•â•â•â•â•â•â•â•¬â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•¬â•â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘    1500 â•‘     1     â•‘ 0x80000000 â•‘ READ    â•‘  4B     â•‘       -       â•‘    -    â”‚   -    â”‚    -    â”‚        -         â•‘
â•‘    1520 â•‘     -     â•‘     -      â•‘    -    â•‘    -    â•‘       -       â•‘    1    â”‚  MISS  â”‚  YES   â”‚  0x00000013      â•‘
â•‘    1540 â•‘     1     â•‘ 0x80000004 â•‘ WRITE   â•‘  4B     â•‘  0xdeadbeef   â•‘    -    â”‚   -    â”‚    -    â”‚        -         â•‘
â•‘    1560 â•‘     -     â•‘     -      â•‘    -    â•‘    -    â•‘       -       â•‘    1    â”‚  HIT   â”‚  YES   â”‚  0x00000000      â•‘
â•‘    1580 â•‘     1     â•‘ 0x10000000 â•‘ READ    â•‘  1B     â•‘       -       â•‘    -    â”‚   -    â”‚    -    â”‚        -         â•‘
â•‘         â•‘           â•‘            â•‘ [UNCACHED ACCESS]                                                                  â•‘
â•‘    1600 â•‘     -     â•‘     -      â•‘    -    â•‘    -    â•‘       -       â•‘    1    â”‚  MISS  â”‚  YES   â”‚  0x000000ff      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•©â•â•â•â•â•â•â•â•â•â•â•â•©â•â•â•â•â•â•â•â•â•â•â•â•â•©â•â•â•â•â•â•â•â•â•â•©â•â•â•â•â•â•â•â•â•â•©â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•©â•â•â•â•â•â•â•â•â•â•§â•â•â•â•â•â•â•â•â•§â•â•â•â•â•â•â•â•â•â•§â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

## Implementasyon DetaylarÄ±

### Dosya KonumlarÄ±

- **Logger ModÃ¼lÃ¼**: `rtl/core/stage04_memory/cache_logger.sv`
- **Entegrasyon**: `rtl/core/stage04_memory/memory.sv` iÃ§inde instantiate edilmiÅŸ
- **Defines**: `rtl/include/ceres_defines.svh` iÃ§inde `LOG_CACHE` flag'i
- **Makefile**: `script/makefiles/sim/verilator.mk` iÃ§inde flag tanÄ±mÄ±

### Sinyaller

Logger, memory stage'den ÅŸu sinyalleri alÄ±r:

```systemverilog
input dcache_req_t cache_req_i;  // Cache'e giden istek
input dcache_res_t cache_res_i;  // Cache'den gelen cevap
```

### Performans Notu

- Logger yalnÄ±zca `LOG_CACHE=1` ile aktif edildiÄŸinde Ã§alÄ±ÅŸÄ±r
- Aktif olmadÄ±ÄŸÄ±nda synthesize edilmez (sÄ±fÄ±r overhead)
- SimÃ¼lasyon hÄ±zÄ±na minimal etki eder

## Troubleshooting

### Log Ã§Ä±ktÄ±sÄ± gÃ¶rÃ¼nmÃ¼yor

1. `LOG_CACHE=1` flag'ini kullandÄ±ÄŸÄ±nÄ±zdan emin olun
2. Verilator build'ini yeniden yapÄ±n: `make verilate LOG_CACHE=1`
3. SimÃ¼lasyon sÄ±rasÄ±nda cache eriÅŸimi olup olmadÄ±ÄŸÄ±nÄ± kontrol edin

### Log Ã§ok fazla satÄ±r Ã¼retiyor

Cache loglarÄ± oldukÃ§a verbose olabilir. Filtreleme iÃ§in:

```bash
make run:your_test LOG_CACHE=1 | grep "READ "
make run:your_test LOG_CACHE=1 | grep "WRITE"
make run:your_test LOG_CACHE=1 | grep "MISS"
```

## Ä°lgili DÃ¶kÃ¼manlar

- Memory Stage: `rtl/core/stage04_memory/memory.sv`
- Cache Implementation: `rtl/core/cache/cache.sv` veya `rtl/core/mmu/dcache.sv`
- Defines Reference: `rtl/include/ceres_defines.svh`
