# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AXI4_Stream.srcs/sources_1/new/module.vhd" \
"../../../../AXI4_Stream.srcs/sources_1/new/saturator.vhd" \
"../../../../AXI4_Stream.srcs/sources_1/new/sliding_window_adder.vhd" \
"../../../../AXI4_Stream.srcs/sim_1/new/tb_module.vhd" \

# Do not sort compile order
nosort
