{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 21:37:16 2021 " "Info: Processing started: Thu Nov 25 21:37:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MAC -c MAC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MAC -c MAC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register D_FF_k:\\G1:0:G2:reg_1\|Qout\[0\] altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|mult_atom 450.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 450.05 MHz between source register \"D_FF_k:\\G1:0:G2:reg_1\|Qout\[0\]\" and destination register \"altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|mult_atom\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.111 ns 1.111 ns 2.222 ns " "Info: fmax restricted to Clock High delay (1.111 ns) plus Clock Low delay (1.111 ns) : restricted to 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.010 ns + Longest register register " "Info: + Longest register to register delay is 2.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF_k:\\G1:0:G2:reg_1\|Qout\[0\] 1 REG DSPMULT_X12_Y4_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 16; REG Node = 'D_FF_k:\\G1:0:G2:reg_1\|Qout\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF_k:\G1:0:G2:reg_1|Qout[0] } "NODE_NAME" } } { "D_FF_k.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/D_FF_k.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.010 ns) 2.010 ns altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|mult_atom 2 REG DSPMULT_X12_Y4_N0 32 " "Info: 2: + IC(0.000 ns) + CELL(2.010 ns) = 2.010 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 32; REG Node = 'altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|mult_atom'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { D_FF_k:\G1:0:G2:reg_1|Qout[0] altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom } "NODE_NAME" } } { "db/mult_accum_1ml1.tdf" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/db/mult_accum_1ml1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.010 ns ( 100.00 % ) " "Info: Total cell delay = 2.010 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { D_FF_k:\G1:0:G2:reg_1|Qout[0] altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.010 ns" { D_FF_k:\G1:0:G2:reg_1|Qout[0] {} altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom {} } { 0.000ns 0.000ns } { 0.000ns 2.010ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.623 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 107 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.780 ns) 2.623 ns altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|mult_atom 3 REG DSPMULT_X12_Y4_N0 32 " "Info: 3: + IC(0.646 ns) + CELL(0.780 ns) = 2.623 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 32; REG Node = 'altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|mult_atom'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom } "NODE_NAME" } } { "db/mult_accum_1ml1.tdf" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/db/mult_accum_1ml1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 62.30 % ) " "Info: Total cell delay = 1.634 ns ( 62.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 37.70 % ) " "Info: Total interconnect delay = 0.989 ns ( 37.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.623 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 107 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.780 ns) 2.623 ns D_FF_k:\\G1:0:G2:reg_1\|Qout\[0\] 3 REG DSPMULT_X12_Y4_N0 16 " "Info: 3: + IC(0.646 ns) + CELL(0.780 ns) = 2.623 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 16; REG Node = 'D_FF_k:\\G1:0:G2:reg_1\|Qout\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { clk~clkctrl D_FF_k:\G1:0:G2:reg_1|Qout[0] } "NODE_NAME" } } { "D_FF_k.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/D_FF_k.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 62.30 % ) " "Info: Total cell delay = 1.634 ns ( 62.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 37.70 % ) " "Info: Total interconnect delay = 0.989 ns ( 37.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl D_FF_k:\G1:0:G2:reg_1|Qout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF_k:\G1:0:G2:reg_1|Qout[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl D_FF_k:\G1:0:G2:reg_1|Qout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF_k:\G1:0:G2:reg_1|Qout[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_FF_k.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/D_FF_k.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.050 ns + " "Info: + Micro setup delay of destination is 0.050 ns" {  } { { "db/mult_accum_1ml1.tdf" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/db/mult_accum_1ml1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { D_FF_k:\G1:0:G2:reg_1|Qout[0] altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.010 ns" { D_FF_k:\G1:0:G2:reg_1|Qout[0] {} altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom {} } { 0.000ns 0.000ns } { 0.000ns 2.010ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl D_FF_k:\G1:0:G2:reg_1|Qout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF_k:\G1:0:G2:reg_1|Qout[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|mult_atom {} } { 0.000ns } { 0.190ns } "" } } { "db/mult_accum_1ml1.tdf" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/db/mult_accum_1ml1.tdf" 38 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FF_k:\\G1:0:G2:reg_2\|Qout\[1\] B\[1\] clk 3.664 ns register " "Info: tsu for register \"D_FF_k:\\G1:0:G2:reg_2\|Qout\[1\]\" (data pin = \"B\[1\]\", clock pin = \"clk\") is 3.664 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.237 ns + Longest pin register " "Info: + Longest pin to register delay is 6.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns B\[1\] 1 PIN PIN_AB7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 1; PIN Node = 'B\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.750 ns) + CELL(0.630 ns) 6.237 ns D_FF_k:\\G1:0:G2:reg_2\|Qout\[1\] 2 REG DSPMULT_X12_Y4_N0 15 " "Info: 2: + IC(4.750 ns) + CELL(0.630 ns) = 6.237 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 15; REG Node = 'D_FF_k:\\G1:0:G2:reg_2\|Qout\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { B[1] D_FF_k:\G1:0:G2:reg_2|Qout[1] } "NODE_NAME" } } { "D_FF_k.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/D_FF_k.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.487 ns ( 23.84 % ) " "Info: Total cell delay = 1.487 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.750 ns ( 76.16 % ) " "Info: Total interconnect delay = 4.750 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.237 ns" { B[1] D_FF_k:\G1:0:G2:reg_2|Qout[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.237 ns" { B[1] {} B[1]~combout {} D_FF_k:\G1:0:G2:reg_2|Qout[1] {} } { 0.000ns 0.000ns 4.750ns } { 0.000ns 0.857ns 0.630ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.050 ns + " "Info: + Micro setup delay of destination is 0.050 ns" {  } { { "D_FF_k.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/D_FF_k.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.623 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 107 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.780 ns) 2.623 ns D_FF_k:\\G1:0:G2:reg_2\|Qout\[1\] 3 REG DSPMULT_X12_Y4_N0 15 " "Info: 3: + IC(0.646 ns) + CELL(0.780 ns) = 2.623 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 15; REG Node = 'D_FF_k:\\G1:0:G2:reg_2\|Qout\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { clk~clkctrl D_FF_k:\G1:0:G2:reg_2|Qout[1] } "NODE_NAME" } } { "D_FF_k.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/D_FF_k.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 62.30 % ) " "Info: Total cell delay = 1.634 ns ( 62.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 37.70 % ) " "Info: Total interconnect delay = 0.989 ns ( 37.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl D_FF_k:\G1:0:G2:reg_2|Qout[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF_k:\G1:0:G2:reg_2|Qout[1] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.237 ns" { B[1] D_FF_k:\G1:0:G2:reg_2|Qout[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.237 ns" { B[1] {} B[1]~combout {} D_FF_k:\G1:0:G2:reg_2|Qout[1] {} } { 0.000ns 0.000ns 4.750ns } { 0.000ns 0.857ns 0.630ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl D_FF_k:\G1:0:G2:reg_2|Qout[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF_k:\G1:0:G2:reg_2|Qout[1] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk C\[0\] altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|multout_atom 8.401 ns register " "Info: tco from clock \"clk\" to destination pin \"C\[0\]\" through register \"altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|multout_atom\" is 8.401 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.619 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 107 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.780 ns) 2.619 ns altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|multout_atom 3 REG DSPOUT_X12_Y5_N2 53 " "Info: 3: + IC(0.642 ns) + CELL(0.780 ns) = 2.619 ns; Loc. = DSPOUT_X12_Y5_N2; Fanout = 53; REG Node = 'altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|multout_atom'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom } "NODE_NAME" } } { "db/mult_accum_1ml1.tdf" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/db/mult_accum_1ml1.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 62.39 % ) " "Info: Total cell delay = 1.634 ns ( 62.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 37.61 % ) " "Info: Total interconnect delay = 0.985 ns ( 37.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { clk clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "db/mult_accum_1ml1.tdf" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/db/mult_accum_1ml1.tdf" 45 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.782 ns + Longest register pin " "Info: + Longest register to pin delay is 5.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.580 ns) 0.580 ns altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|multout_atom 1 REG DSPOUT_X12_Y5_N2 53 " "Info: 1: + IC(0.000 ns) + CELL(0.580 ns) = 0.580 ns; Loc. = DSPOUT_X12_Y5_N2; Fanout = 53; REG Node = 'altmult_accum:Add0_rtl_0\|mult_accum_1ml1:auto_generated\|multout_atom'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom } "NODE_NAME" } } { "db/mult_accum_1ml1.tdf" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/db/mult_accum_1ml1.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.210 ns) + CELL(1.992 ns) 5.782 ns C\[0\] 2 PIN PIN_A5 0 " "Info: 2: + IC(3.210 ns) + CELL(1.992 ns) = 5.782 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'C\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.202 ns" { altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom C[0] } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.572 ns ( 44.48 % ) " "Info: Total cell delay = 2.572 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.210 ns ( 55.52 % ) " "Info: Total interconnect delay = 3.210 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.782 ns" { altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom C[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.782 ns" { altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom {} C[0] {} } { 0.000ns 3.210ns } { 0.580ns 1.992ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { clk clk~clkctrl altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { clk {} clk~combout {} clk~clkctrl {} altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.782 ns" { altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom C[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.782 ns" { altmult_accum:Add0_rtl_0|mult_accum_1ml1:auto_generated|multout_atom {} C[0] {} } { 0.000ns 3.210ns } { 0.580ns 1.992ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FF_k:\\G1:0:G2:reg_1\|Qout\[7\] A\[7\] clk 0.096 ns register " "Info: th for register \"D_FF_k:\\G1:0:G2:reg_1\|Qout\[7\]\" (data pin = \"A\[7\]\", clock pin = \"clk\") is 0.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.623 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 107 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 107; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.780 ns) 2.623 ns D_FF_k:\\G1:0:G2:reg_1\|Qout\[7\] 3 REG DSPMULT_X12_Y4_N0 9 " "Info: 3: + IC(0.646 ns) + CELL(0.780 ns) = 2.623 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 9; REG Node = 'D_FF_k:\\G1:0:G2:reg_1\|Qout\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { clk~clkctrl D_FF_k:\G1:0:G2:reg_1|Qout[7] } "NODE_NAME" } } { "D_FF_k.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/D_FF_k.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 62.30 % ) " "Info: Total cell delay = 1.634 ns ( 62.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 37.70 % ) " "Info: Total interconnect delay = 0.989 ns ( 37.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl D_FF_k:\G1:0:G2:reg_1|Qout[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF_k:\G1:0:G2:reg_1|Qout[7] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.180 ns + " "Info: + Micro hold delay of destination is 0.180 ns" {  } { { "D_FF_k.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/D_FF_k.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.707 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns A\[7\] 1 PIN PIN_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'A\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "MAC.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/MAC.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.560 ns) 2.707 ns D_FF_k:\\G1:0:G2:reg_1\|Qout\[7\] 2 REG DSPMULT_X12_Y4_N0 9 " "Info: 2: + IC(1.348 ns) + CELL(0.560 ns) = 2.707 ns; Loc. = DSPMULT_X12_Y4_N0; Fanout = 9; REG Node = 'D_FF_k:\\G1:0:G2:reg_1\|Qout\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { A[7] D_FF_k:\G1:0:G2:reg_1|Qout[7] } "NODE_NAME" } } { "D_FF_k.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw2/VHDL code/D_FF_k.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 50.20 % ) " "Info: Total cell delay = 1.359 ns ( 50.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.348 ns ( 49.80 % ) " "Info: Total interconnect delay = 1.348 ns ( 49.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { A[7] D_FF_k:\G1:0:G2:reg_1|Qout[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { A[7] {} A[7]~combout {} D_FF_k:\G1:0:G2:reg_1|Qout[7] {} } { 0.000ns 0.000ns 1.348ns } { 0.000ns 0.799ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl D_FF_k:\G1:0:G2:reg_1|Qout[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF_k:\G1:0:G2:reg_1|Qout[7] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { A[7] D_FF_k:\G1:0:G2:reg_1|Qout[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.707 ns" { A[7] {} A[7]~combout {} D_FF_k:\G1:0:G2:reg_1|Qout[7] {} } { 0.000ns 0.000ns 1.348ns } { 0.000ns 0.799ns 0.560ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 21:37:16 2021 " "Info: Processing ended: Thu Nov 25 21:37:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
