
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
Command: synth_design -top processor -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20980 
WARNING: [Synth 8-2611] redeclaration of ansi port branch is not allowed [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v:20]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 453.227 ; gain = 107.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v:1]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_MEMORY_ADDR_BUS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_MEMORY_DATA_BUS_WIDTH bound to: 32 - type: integer 
	Parameter REG_FILE_ADDR_BUS_WIDTH bound to: 5 - type: integer 
	Parameter REG_FILE_DATA_BUS_WIDTH bound to: 32 - type: integer 
	Parameter INST_MEMORY_ADDR_BUS_WIDTH bound to: 16 - type: integer 
	Parameter INST_MEMORY_DATA_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'control' [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v:1]
	Parameter INSTR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'control_main_decoder' [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_main_decoder' (1#1) [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v:1]
ERROR: [Synth 8-448] named port connection 'brach' does not exist for instance 'control_main_decoder_inst' of module 'control_main_decoder' [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v:24]
ERROR: [Synth 8-448] named port connection 'alu_control' does not exist for instance 'control_main_decoder_inst' of module 'control_main_decoder' [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'alu_op' does not match port width (2) of module 'control_main_decoder' [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v:31]
INFO: [Synth 8-6157] synthesizing module 'control_alu_decoder' [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'control_alu_decoder' [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'control' [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/control.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'processor' [D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/processor.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 486.016 ; gain = 140.777
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 13:57:11 2024...
