// Seed: 2640578980
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_9 = 0;
  input wire id_1;
  bit id_4;
  always @(negedge id_3) id_4 = #1 1;
  wire id_5;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd28,
    parameter id_12 = 32'd76
) (
    output wor id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wire id_6,
    input supply0 id_7,
    input tri1 id_8,
    input wand id_9,
    inout uwire id_10,
    input wor _id_11,
    output tri1 _id_12
);
  wire id_14;
  logic [id_12 : id_11] id_15 = -1, id_16;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
