
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -215.39

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -20.16

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.16

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.56   17.94   36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.94    0.02   36.02 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.59    8.69    7.20   43.22 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.69    0.00   43.23 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.23   data arrival time
-----------------------------------------------------------------------------
                                 34.82   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.69   29.27   42.52   42.52 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.27    0.05   42.56 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.68   75.01   67.81  110.37 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.01    0.08  110.45 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.15   19.15   42.32  152.77 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.15    0.01  152.78 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.76   21.87  174.65 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.00  174.65 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.83   11.70   20.22  194.87 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.72    0.20  195.07 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.52   16.03   20.31  215.38 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.03    0.01  215.40 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.33   24.28  239.68 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.33    0.02  239.71 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.92    9.47   28.44  268.15 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.47    0.02  268.16 ^ resp_msg[13] (out)
                                268.16   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.16   data arrival time
-----------------------------------------------------------------------------
                                -20.16   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.69   29.27   42.52   42.52 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.27    0.05   42.56 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.68   75.01   67.81  110.37 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.01    0.08  110.45 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.15   19.15   42.32  152.77 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.15    0.01  152.78 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.76   21.87  174.65 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.00  174.65 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.83   11.70   20.22  194.87 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.72    0.20  195.07 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.52   16.03   20.31  215.38 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.03    0.01  215.40 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.33   24.28  239.68 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.33    0.02  239.71 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.92    9.47   28.44  268.15 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.47    0.02  268.16 ^ resp_msg[13] (out)
                                268.16   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.16   data arrival time
-----------------------------------------------------------------------------
                                -20.16   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.32e-05   5.34e-09   2.34e-04  42.1%
Combinational          1.70e-04   1.53e-04   2.17e-08   3.22e-04  57.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.76e-04   2.70e-08   5.57e-04 100.0%
                          68.4%      31.6%       0.0%
