Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Mar 15 21:17:13 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/ip2bus_error
   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/rx_statistics_vector<1>
   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/rx_statistics_vector<20>
   MGTLOS_IBUF
   MGTMOD0_IBUF
   MGTTXFAULT_IBUF


