/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  reg [8:0] celloutsig_0_2z;
  wire [19:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_15z;
  reg [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [28:0] celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_1z ? celloutsig_1_6z : celloutsig_1_9z[14];
  assign celloutsig_1_1z = !(in_data[185] ? in_data[182] : in_data[125]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z[5] | celloutsig_1_3z) & celloutsig_1_3z);
  assign celloutsig_1_12z = celloutsig_1_11z ^ celloutsig_1_2z;
  assign celloutsig_0_10z = celloutsig_0_1z ^ celloutsig_0_4z[1];
  assign celloutsig_1_15z = { celloutsig_1_9z[18:17], celloutsig_1_5z } + { celloutsig_1_5z[3:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_0_6z = in_data[24:7] + in_data[26:9];
  assign celloutsig_0_7z = celloutsig_0_3z[11:4] + { celloutsig_0_6z[11:5], celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_3z[19:10] + { celloutsig_0_6z[3], celloutsig_0_2z };
  assign celloutsig_1_8z = { in_data[161:135], celloutsig_1_1z, celloutsig_1_3z } + { celloutsig_1_0z[3:1], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z };
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_3z[8:4];
  assign celloutsig_0_4z = { in_data[30:29], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[4:3], in_data[0] };
  assign celloutsig_1_19z = in_data[179:176] == celloutsig_1_15z[4:1];
  assign celloutsig_0_15z = celloutsig_0_6z[7:5] === _00_[3:1];
  assign celloutsig_1_2z = in_data[168:166] === in_data[185:183];
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z } < { in_data[108:96], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[53] & ~(in_data[18]);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[34]);
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_0_3z = - { in_data[61:52], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_19z = | { celloutsig_0_7z[7:4], celloutsig_0_1z };
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_0z[3:1] };
  assign celloutsig_0_21z = { celloutsig_0_3z[5:2], celloutsig_0_19z, celloutsig_0_15z } << { celloutsig_0_10z, _00_ };
  assign celloutsig_1_5z = { in_data[107:105], celloutsig_1_0z } << { in_data[153:149], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z[6:0], celloutsig_0_8z } >>> { celloutsig_0_6z[14:3], _00_ };
  assign celloutsig_0_5z = { in_data[85:81], celloutsig_0_0z } - celloutsig_0_2z[6:1];
  assign celloutsig_0_20z = celloutsig_0_3z[14:0] - { celloutsig_0_14z[13:10], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[131:121], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z } - { celloutsig_1_5z[0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[100:97] ~^ in_data[169:166];
  assign celloutsig_1_10z = ~((celloutsig_1_2z & celloutsig_1_5z[0]) | celloutsig_1_8z[15]);
  assign celloutsig_0_12z = ~((celloutsig_0_5z[3] & _00_[0]) | in_data[68]);
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_18z = { celloutsig_1_9z[15:9], celloutsig_1_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_2z = { in_data[58:51], celloutsig_0_1z };
  assign { out_data[135:128], out_data[96], out_data[46:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
