{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701872668517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701872668517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 09:24:28 2023 " "Processing started: Wed Dec 06 09:24:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701872668517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872668517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FINAL -c FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off FINAL -c FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872668517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701872670456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701872670456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872686426 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872686426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872686426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver8-behavioral " "Found design unit 1: driver8-behavioral" {  } { { "driver8.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/driver8.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872686446 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver8 " "Found entity 1: driver8" {  } { { "driver8.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/driver8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872686446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872686446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701872687075 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "time_till_reaction top.vhd(61) " "VHDL Signal Declaration warning at top.vhd(61): used explicit default value for signal \"time_till_reaction\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701872687075 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxTime top.vhd(62) " "VHDL Signal Declaration warning at top.vhd(62): used explicit default value for signal \"maxTime\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(210) " "VHDL Process Statement warning at top.vhd(210): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxTime top.vhd(210) " "VHDL Process Statement warning at top.vhd(210): signal \"maxTime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(210) " "VHDL Process Statement warning at top.vhd(210): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(216) " "VHDL Process Statement warning at top.vhd(216): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(216) " "VHDL Process Statement warning at top.vhd(216): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(219) " "VHDL Process Statement warning at top.vhd(219): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(226) " "VHDL Process Statement warning at top.vhd(226): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(232) " "VHDL Process Statement warning at top.vhd(232): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(232) " "VHDL Process Statement warning at top.vhd(232): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerA top.vhd(248) " "VHDL Process Statement warning at top.vhd(248): signal \"playerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerACountWins top.vhd(250) " "VHDL Process Statement warning at top.vhd(250): signal \"playerACountWins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(251) " "VHDL Process Statement warning at top.vhd(251): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(251) " "VHDL Process Statement warning at top.vhd(251): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerB top.vhd(253) " "VHDL Process Statement warning at top.vhd(253): signal \"playerB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerBCountWins top.vhd(255) " "VHDL Process Statement warning at top.vhd(255): signal \"playerBCountWins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(256) " "VHDL Process Statement warning at top.vhd(256): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(256) " "VHDL Process Statement warning at top.vhd(256): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(259) " "VHDL Process Statement warning at top.vhd(259): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_till_reaction top.vhd(259) " "VHDL Process Statement warning at top.vhd(259): signal \"time_till_reaction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count top.vhd(273) " "VHDL Process Statement warning at top.vhd(273): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "winner top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"winner\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "winningTime top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"winningTime\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "buzzerOut top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"buzzerOut\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "playerACountWins top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"playerACountWins\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "playerBCountWins top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): inferring latch(es) for signal or variable \"playerBCountWins\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701872687085 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s5 top.vhd(201) " "Inferred latch for \"nx_state.s5\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s4 top.vhd(201) " "Inferred latch for \"nx_state.s4\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s3 top.vhd(201) " "Inferred latch for \"nx_state.s3\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s2 top.vhd(201) " "Inferred latch for \"nx_state.s2\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s1 top.vhd(201) " "Inferred latch for \"nx_state.s1\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.s0 top.vhd(201) " "Inferred latch for \"nx_state.s0\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzzerOut top.vhd(201) " "Inferred latch for \"buzzerOut\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[0\] top.vhd(201) " "Inferred latch for \"winningTime\[0\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[1\] top.vhd(201) " "Inferred latch for \"winningTime\[1\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[2\] top.vhd(201) " "Inferred latch for \"winningTime\[2\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[3\] top.vhd(201) " "Inferred latch for \"winningTime\[3\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[4\] top.vhd(201) " "Inferred latch for \"winningTime\[4\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[5\] top.vhd(201) " "Inferred latch for \"winningTime\[5\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[6\] top.vhd(201) " "Inferred latch for \"winningTime\[6\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[7\] top.vhd(201) " "Inferred latch for \"winningTime\[7\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[8\] top.vhd(201) " "Inferred latch for \"winningTime\[8\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[9\] top.vhd(201) " "Inferred latch for \"winningTime\[9\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[10\] top.vhd(201) " "Inferred latch for \"winningTime\[10\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[11\] top.vhd(201) " "Inferred latch for \"winningTime\[11\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[12\] top.vhd(201) " "Inferred latch for \"winningTime\[12\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winningTime\[13\] top.vhd(201) " "Inferred latch for \"winningTime\[13\]\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner top.vhd(201) " "Inferred latch for \"winner\" at top.vhd(201)" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872687095 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver8 driver8:display_3 " "Elaborating entity \"driver8\" for hierarchy \"driver8:display_3\"" {  } { { "top.vhd" "display_3" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872687145 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "top.vhd" "Mod0" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701872687962 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "top.vhd" "Mod1" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701872687962 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "top.vhd" "Mod2" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 148 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701872687962 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "top.vhd" "Div2" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 147 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701872687962 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "top.vhd" "Div1" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701872687962 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "top.vhd" "Div0" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701872687962 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "top.vhd" "Mod3" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 219 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701872687962 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "top.vhd" "Mod4" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 273 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701872687962 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701872687962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872688381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688381 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701872688381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872688531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872688531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872688611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872688611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/alt_u_div_p2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872688691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872688691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872688771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688771 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701872688771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872688801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688801 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701872688801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 147 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872688841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872688841 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 147 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701872688841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872688951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872688951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872689067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872689067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872689177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872689177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872689247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689247 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701872689247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872689350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872689350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872689421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872689421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872689501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872689501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872689571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689571 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701872689571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872689671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872689671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872689745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872689745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872689825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872689825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872689915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872689915 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701872689915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c5m " "Found entity 1: lpm_divide_c5m" {  } { { "db/lpm_divide_c5m.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/lpm_divide_c5m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872690015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872690015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872690087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872690087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_43f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_43f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_43f " "Found entity 1: alt_u_div_43f" {  } { { "db/alt_u_div_43f.tdf" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/db/alt_u_div_43f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872690177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872690177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 273 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872690257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872690257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872690257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872690257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701872690257 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 273 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701872690257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner\$latch " "Latch winner\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA playerA " "Ports D and ENA on the latch are fed by the same signal playerA" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzzerOut\$latch " "Latch buzzerOut\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[2\] " "Latch winningTime\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[3\] " "Latch winningTime\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[0\] " "Latch winningTime\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[1\] " "Latch winningTime\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s0_775 " "Latch nx_state.s0_775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s4_727 " "Latch nx_state.s4_727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s1_763 " "Latch nx_state.s1_763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s2_751 " "Latch nx_state.s2_751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s3_739 " "Latch nx_state.s3_739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690925 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nx_state.s5_715 " "Latch nx_state.s5_715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[16\] " "Ports D and ENA on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[13\] " "Latch winningTime\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[6\] " "Latch winningTime\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[7\] " "Latch winningTime\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[4\] " "Latch winningTime\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[5\] " "Latch winningTime\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[9\] " "Latch winningTime\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[10\] " "Latch winningTime\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[8\] " "Latch winningTime\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[12\] " "Latch winningTime\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winningTime\[11\] " "Latch winningTime\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR count\[16\] " "Ports ENA and CLR on the latch are fed by the same signal count\[16\]" {  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701872690935 ""}  } { { "top.vhd" "" { Text "C:/Users/m260516/Documents/ECE Projects/FINAL/top.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701872690935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701872701087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701872703028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872703028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1810 " "Implemented 1810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701872703870 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701872703870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1772 " "Implemented 1772 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701872703870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701872703870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701872703930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 09:25:03 2023 " "Processing ended: Wed Dec 06 09:25:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701872703930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701872703930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701872703930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872703930 ""}
