// Seed: 2310716750
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  tri0 id_4;
  id_5(
      .id_0(~id_4),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_4),
      .id_6(1),
      .id_7(!id_4 == 1),
      .id_8(id_2),
      .id_9(id_1),
      .id_10(1),
      .id_11(~id_4),
      .id_12(""),
      .id_13(id_4),
      .id_14((id_6 != id_4)),
      .id_15(id_1)
  );
endmodule
module module_1;
  assign id_1 = 1;
  wire id_3;
  module_0(
      id_3, id_1, id_1
  );
endmodule
