# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1326546.srcs/sources_1/imports/Desktop/vote.vhd"
vhdl xil_defaultlib  "../../../project_1326546.srcs/sim_1/imports/Desktop/TB.vhd"

# Do not sort compile order
nosort
