
---------- Begin Simulation Statistics ----------
final_tick                               1158476556663                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116792                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383592                       # Number of bytes of host memory used
host_op_rate                                   135954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20490.60                       # Real time elapsed on the host
host_tick_rate                                9134641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2393135666                       # Number of instructions simulated
sim_ops                                    2785775166                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.187174                       # Number of seconds simulated
sim_ticks                                187174316841                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1200244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2400487                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.242721                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        25500525                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     70360405                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       116810                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     61467370                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2549137                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2549778                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          641                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        74856375                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         3776308                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         113692902                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        102607536                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       116692                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           73337335                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      28122388                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      5603060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6572587                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    393135665                       # Number of instructions committed
system.switch_cpus.commit.committedOps      458613683                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    447988624                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.023717                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.211038                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    318010008     70.99%     70.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     52340436     11.68%     82.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     18658171      4.16%     86.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8843663      1.97%     88.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6670177      1.49%     90.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      5463073      1.22%     91.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5714217      1.28%     92.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4166491      0.93%     93.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     28122388      6.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    447988624                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      3755114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         420322207                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              96160975                       # Number of loads committed
system.switch_cpus.commit.membars             6848156                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    267881632     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     10667462      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     96160975     20.97%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     83903614     18.30%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    458613683                       # Class of committed instruction
system.switch_cpus.commit.refs              180064589                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          20895012                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           393135665                       # Number of Instructions Simulated
system.switch_cpus.committedOps             458613683                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.141741                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.141741                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     366384521                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           124                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     25177043                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      466858952                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         17857266                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          46906494                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         123628                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           455                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      17586035                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            74856375                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          49632058                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             399002626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              402415552                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          247492                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166770                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     49731543                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     31825970                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.896529                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    448857946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.047304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.416524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        360201612     80.25%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11535057      2.57%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6329565      1.41%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9249578      2.06%     86.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         10402439      2.32%     88.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4887127      1.09%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6682603      1.49%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4553045      1.01%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         35016920      7.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    448857946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       156311                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         73799496                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.054197                       # Inst execution rate
system.switch_cpus.iew.exec_refs            192049626                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           84563713                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22416959                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      97809074                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      5622557                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          970                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     85421941                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    465171473                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     107485913                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        99639                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     473186145                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         522866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      34030261                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         123628                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      34634437                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      8307585                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          204                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12314                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     10283658                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1648094                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1518325                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        12314                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15703                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       140608                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         417403204                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             462775932                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.595535                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         248578366                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.031005                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              462820941                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        564301763                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       323343410                       # number of integer regfile writes
system.switch_cpus.ipc                       0.875855                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.875855                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     270492425     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     10674648      2.26%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    107517536     22.72%     82.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     84601170     17.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      473285785                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            11345714                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023972                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          522108      4.60%      4.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          17659      0.16%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5216718     45.98%     50.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5589229     49.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      453173143                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1345129165                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    441547692                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    448377499                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          459548915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         473285785                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      5622558                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6557778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4901                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        19497                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5687770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    448857946                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.054422                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.876470                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    294075654     65.52%     65.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     48980554     10.91%     76.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     27305785      6.08%     82.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20890229      4.65%     87.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     20065274      4.47%     91.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     14932441      3.33%     94.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11758147      2.62%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5248105      1.17%     98.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5601757      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    448857946                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.054419                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       31458356                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     61650965                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     21228240                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     23364060                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      8013108                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9395882                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     97809074                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     85421941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       628164896                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       22412204                       # number of misc regfile writes
system.switch_cpus.numCycles                448859273                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       157930187                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     439936539                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3728789                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         25363017                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       21458310                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        274740                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     734702861                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      465739987                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    446644066                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          56314976                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10751881                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         123628                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      47719651                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6707517                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    557394605                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    161406485                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      6887179                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          98268952                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      5622559                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     14737324                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            885052389                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           931243071                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         14132502                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         7096287                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1200245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1200244                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2400490                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1200246                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1200227                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       460261                       # Transaction distribution
system.membus.trans_dist::CleanEvict           739981                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1200227                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1817629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1783103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3600732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3600732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    107204480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    105340288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    212544768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               212544768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1200245                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1200245    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1200245                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3608245271                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3560169469                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11254118954                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1158476556663                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1200227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       920523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1940229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              18                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1200189                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3600621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3600735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    212540032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212549760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1660545                       # Total snoops (count)
system.tol2bus.snoopTraffic                  58913408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2860790                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419552                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493487                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1660542     58.04%     58.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1200246     41.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2860790                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1768784730                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2502431595                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     77549696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          77552256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     29652224                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       29652224                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       605857                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             605877                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       231658                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            231658                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        13677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    414318040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            414331717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        13677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           13677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     158420367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           158420367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     158420367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        13677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    414318040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           572752084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    463316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1211714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000110230588                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        26754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        26754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2065350                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            437347                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     605877                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    231658                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1211754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  463316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           204296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           122868                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            43838                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            71754                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           105792                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            74190                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            44124                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            57164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            54718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            27992                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           26768                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           20682                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           43780                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           47460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          113140                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          153188                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            77824                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            79040                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             7296                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            31616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            77824                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            38912                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            7332                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           65615                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           77824                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.31                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.57                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 23163310584                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                6058770000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            45883698084                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19115.52                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37865.52                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  891303                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 420121                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.55                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.68                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1211754                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              463316                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 511332                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 511520                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  94537                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  94352                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 16431                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 16896                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 26052                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 26241                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 26697                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 26756                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 26756                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 26757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 26877                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 26940                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 26976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 26949                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 26995                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 27261                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 27057                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 26758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 27095                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 27091                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   715                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       363630                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   294.814487                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   220.050983                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   268.126685                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1771      0.49%      0.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       198800     54.67%     55.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        67343     18.52%     73.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        34226      9.41%     83.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13240      3.64%     86.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         7802      2.15%     88.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         7407      2.04%     90.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5600      1.54%     92.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        27441      7.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       363630                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        26754                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.292367                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    44.043250                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.964852                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27           25      0.09%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          960      3.59%      3.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4016     15.01%     18.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         4541     16.97%     35.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2712     10.14%     45.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         4686     17.52%     63.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2404      8.99%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1363      5.09%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2713     10.14%     87.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1277      4.77%     92.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          927      3.46%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          547      2.04%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          443      1.66%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           84      0.31%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           54      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        26754                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        26754                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.317074                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.282941                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.085877                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            9994     37.36%     37.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             274      1.02%     38.38% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           15350     57.37%     95.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             317      1.18%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             783      2.93%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              36      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        26754                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              77552256                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               29651264                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               77552256                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            29652224                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      414.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      158.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   414.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   158.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.47                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.24                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 187173895254                       # Total gap between requests
system.mem_ctrls0.avgGap                    223481.88                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     77549696                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     29651264                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 13677.090122223646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 414318039.509002566338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 158415238.267908424139                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1211714                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       463316                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1306612                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  45882391472                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4426414424942                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     32665.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37865.69                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9553769.84                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1083859140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           576081000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3482377920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         787118580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    14775330960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     68970363090                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     13794527520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      103469658210                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       552.798375                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  35216067131                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   6250140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 145708109710                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1512466200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           803894850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5169545640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1631312640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    14775330960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     77326838400                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      6757593120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      107976981810                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       576.879262                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  16865178819                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   6250140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 164058998022                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     76076800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          76079104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     29261184                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       29261184                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       594350                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             594368                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       228603                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            228603                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        12309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    406448926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            406461235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        12309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           12309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     156331192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           156331192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     156331192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        12309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    406448926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           562792427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    457206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1188700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000104978890                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        26299                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        26299                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2032620                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            431615                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     594368                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    228603                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1188736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  457206                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           195780                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           115576                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            32832                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            92418                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           102150                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            70532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            27266                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            34048                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            38930                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            29186                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           55982                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           43786                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           47424                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           42558                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          108296                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          151972                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            77824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            77842                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             6080                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            32832                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            77824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            37696                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            3648                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           65612                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           77820                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.44                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 21260962526                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5943680000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            43549762526                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17885.35                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36635.35                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  886529                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 414458                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.58                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.65                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1188736                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              457206                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 513704                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 513822                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  80660                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  80542                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 16375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 17699                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 24981                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 26125                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 26302                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 26304                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 26315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 26314                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 26301                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 26476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 26489                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 26594                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 26624                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 26359                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 26368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 26418                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 26371                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 26305                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2470                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       344927                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   305.393593                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   225.798715                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   278.378003                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1808      0.52%      0.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       183257     53.13%     53.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        63501     18.41%     72.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        36820     10.67%     82.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         8443      2.45%     85.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         8523      2.47%     87.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         6897      2.00%     89.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         6028      1.75%     91.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        29650      8.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       344927                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        26299                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.199741                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.795663                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.117802                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23           42      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         1127      4.29%      4.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         2257      8.58%     13.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1651      6.28%     19.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         2467      9.38%     28.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         3280     12.47%     41.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         5155     19.60%     60.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         3517     13.37%     74.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2199      8.36%     82.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          521      1.98%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1664      6.33%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1898      7.22%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          474      1.80%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           25      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           21      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        26299                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        26299                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.383855                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.353082                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.027828                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            8580     32.62%     32.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             766      2.91%     35.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           15707     59.72%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             773      2.94%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             470      1.79%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        26299                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              76079104                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               29259392                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               76079104                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            29261184                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      406.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      156.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   406.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   156.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.40                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.18                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 187173321879                       # Total gap between requests
system.mem_ctrls1.avgGap                    227436.11                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     76076800                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     29259392                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 12309.381110001281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 406448925.707181155682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 156321617.697449058294                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1188700                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       457206                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1462346                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  43548300180                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4434462599325                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40620.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36635.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9699047.26                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   79.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1105172040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           587412870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3699476760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         767757600                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    14775330960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     71814880830                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     11399235840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      104149266900                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       556.429262                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  28978398264                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   6250140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 151945778577                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1357606740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           721585095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4788098280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1618711560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    14775330960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     75812154600                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      8033070720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      107106557955                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       572.228924                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  20197549398                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   6250140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 160726627443                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1200207                       # number of demand (read+write) misses
system.l2.demand_misses::total                1200245                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1200207                       # number of overall misses
system.l2.overall_misses::total               1200245                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3378117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 106122440088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     106125818205                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3378117                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 106122440088                       # number of overall miss cycles
system.l2.overall_miss_latency::total    106125818205                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1200207                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1200245                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1200207                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1200245                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88897.815789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88420.114270                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88420.129394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88897.815789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88420.114270                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88420.129394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              460261                       # number of writebacks
system.l2.writebacks::total                    460261                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1200207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1200245                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1200207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1200245                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3053093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  95867964247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  95871017340                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3053093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  95867964247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  95871017340                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80344.552632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79876.191563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79876.206391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80344.552632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79876.191563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79876.206391                       # average overall mshr miss latency
system.l2.replacements                        1660545                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       460262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           460262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       460262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       460262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       739943                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        739943                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1431144                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1431144                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        79508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        79508                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1276614                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1276614                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        70923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        70923                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3378117                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3378117                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88897.815789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88897.815789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3053093                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3053093                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80344.552632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80344.552632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      1200189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1200189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 106121008944                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 106121008944                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1200189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1200189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88420.247931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88420.247931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1200189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1200189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  95866687633                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95866687633                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79876.325840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79876.325840                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     1660673                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1660673                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.889608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    92.106704                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.280388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.719584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40068353                       # Number of tag accesses
system.l2.tags.data_accesses                 40068353                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971302239822                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   187174316841                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     49632001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2051731678                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099677                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49632001                       # number of overall hits
system.cpu.icache.overall_hits::total      2051731678                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          808                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total           865                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4780905                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4780905                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4780905                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4780905                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     49632058                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2051732543                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     49632058                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2051732543                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83875.526316                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5527.057803                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83875.526316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5527.057803                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          270                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          222                       # number of writebacks
system.cpu.icache.writebacks::total               222                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3426072                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3426072                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3426072                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3426072                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90159.789474                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90159.789474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90159.789474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90159.789474                       # average overall mshr miss latency
system.cpu.icache.replacements                    222                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49632001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2051731678                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           865                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4780905                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4780905                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     49632058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2051732543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83875.526316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5527.057803                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3426072                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3426072                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90159.789474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90159.789474                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.510058                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2051732524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2425215.749409                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.643649                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.866409                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.009401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80017570023                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80017570023                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820174210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    160395124                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        980569334                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820174210                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    160395124                       # number of overall hits
system.cpu.dcache.overall_hits::total       980569334                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9039363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2581877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11621240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9039363                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2581877                       # number of overall misses
system.cpu.dcache.overall_misses::total      11621240                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 172814714175                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 172814714175                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 172814714175                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 172814714175                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829213573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    162977001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    992190574                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829213573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    162977001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    992190574                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015842                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011713                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015842                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011713                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66933.751753                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14870.591621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66933.751753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14870.591621                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10303                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               103                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   100.029126                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6372704                       # number of writebacks
system.cpu.dcache.writebacks::total           6372704                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1381688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1381688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1381688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1381688                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1200189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1200189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1200189                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1200189                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 107633669772                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 107633669772                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 107633669772                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 107633669772                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001210                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001210                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89680.600115                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89680.600115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89680.600115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89680.600115                       # average overall mshr miss latency
system.cpu.dcache.replacements               10240925                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429273055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     82094633                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       511367688                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5066664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2581805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7648469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 172808565510                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 172808565510                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434339719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     84676438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    519016157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66933.236828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22593.876697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1381634                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1381634                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1200171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1200171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 107632216110                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 107632216110                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002312                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89680.733920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89680.733920                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390901155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     78300491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      469201646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3972699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           72                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3972771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      6148665                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6148665                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394873854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     78300563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    473174417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85398.125000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.547702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1453662                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1453662                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        80759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        80759                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24189075                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5603057                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     29792132                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1611                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1629                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1673004                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1673004                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24190686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5603075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     29793761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000067                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 92944.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  1027.012891                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1657992                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1657992                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 92110.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 92110.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24190686                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5603051                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     29793737                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24190686                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5603051                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     29793737                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1158476556663                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998825                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1050396384                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10241181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.565943                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   223.363925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    32.634900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.872515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.127480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33667139485                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33667139485                       # Number of data accesses

---------- End Simulation Statistics   ----------
