Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 11 11:49:44 2025
| Host         : LAPTOP-TDOO2BO6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file best_fir_wrapper_timing_summary_routed.rpt -pb best_fir_wrapper_timing_summary_routed.pb -rpx best_fir_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : best_fir_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.743        0.000                      0                 1660        0.027        0.000                      0                 1660        4.020        0.000                       0                   739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.743        0.000                      0                 1560        0.027        0.000                      0                 1560        4.020        0.000                       0                   739  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.786        0.000                      0                  100        0.407        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 2.958ns (48.439%)  route 3.149ns (51.561%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.679     2.987    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X12Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/Q
                         net (fo=10, routed)          1.316     4.821    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__1[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     4.945 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10/O
                         net (fo=2, routed)           0.697     5.642    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.120     5.762 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.593     6.355    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/do_reg[6][1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I4_O)        0.327     6.682 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.682    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[7]_1[3]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.083    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.417 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__1/O[1]
                         net (fo=2, routed)           0.542     7.960    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/DI[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.646 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]_0[0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.760    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.094 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.094    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]_i_1_n_6
    SLICE_X7Y44          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.506    12.698    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y44          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[17]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y44          FDCE (Setup_fdce_C_D)        0.062    12.837    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[17]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 2.863ns (47.624%)  route 3.149ns (52.376%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.679     2.987    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X12Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/Q
                         net (fo=10, routed)          1.316     4.821    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__1[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     4.945 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10/O
                         net (fo=2, routed)           0.697     5.642    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.120     5.762 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.593     6.355    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/do_reg[6][1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I4_O)        0.327     6.682 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.682    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[7]_1[3]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.083    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.417 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__1/O[1]
                         net (fo=2, routed)           0.542     7.960    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/DI[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.646 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]_0[0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.760    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.999 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.999    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]_i_1_n_5
    SLICE_X7Y44          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.506    12.698    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y44          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[18]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y44          FDCE (Setup_fdce_C_D)        0.062    12.837    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[18]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.065ns (35.250%)  route 3.793ns (64.750%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.718     3.026    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.924     4.369    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y47         LUT3 (Prop_lut3_I1_O)        0.296     4.665 f  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.623     5.288    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.696     6.107    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.231 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.909     7.140    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.264 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.264    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.907 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.642     8.549    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.335     8.884 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.884    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X7Y47          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.507    12.699    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y47          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.075    12.736    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 2.847ns (47.484%)  route 3.149ns (52.516%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.679     2.987    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X12Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/Q
                         net (fo=10, routed)          1.316     4.821    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__1[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     4.945 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10/O
                         net (fo=2, routed)           0.697     5.642    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.120     5.762 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.593     6.355    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/do_reg[6][1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I4_O)        0.327     6.682 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.682    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[7]_1[3]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.083    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.417 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__1/O[1]
                         net (fo=2, routed)           0.542     7.960    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/DI[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.646 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]_0[0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.760 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.760    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.983 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.983    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]_i_1_n_7
    SLICE_X7Y44          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.506    12.698    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y44          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y44          FDCE (Setup_fdce_C_D)        0.062    12.837    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 2.844ns (47.458%)  route 3.149ns (52.542%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.679     2.987    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X12Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/Q
                         net (fo=10, routed)          1.316     4.821    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__1[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     4.945 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10/O
                         net (fo=2, routed)           0.697     5.642    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.120     5.762 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.593     6.355    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/do_reg[6][1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I4_O)        0.327     6.682 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.682    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[7]_1[3]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.083    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.417 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__1/O[1]
                         net (fo=2, routed)           0.542     7.960    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/DI[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.646 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]_0[0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.980 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.980    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_6
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.506    12.698    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[13]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.062    12.837    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[13]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 2.823ns (47.273%)  route 3.149ns (52.727%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.679     2.987    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X12Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/Q
                         net (fo=10, routed)          1.316     4.821    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__1[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     4.945 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10/O
                         net (fo=2, routed)           0.697     5.642    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.120     5.762 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.593     6.355    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/do_reg[6][1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I4_O)        0.327     6.682 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.682    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[7]_1[3]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.083    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.417 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__1/O[1]
                         net (fo=2, routed)           0.542     7.960    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/DI[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.646 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]_0[0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.959 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.959    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_4
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.506    12.698    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.062    12.837    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.848ns (31.799%)  route 3.963ns (68.201%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.718     3.026    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.924     4.369    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y47         LUT3 (Prop_lut3_I1_O)        0.296     4.665 f  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.623     5.288    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I3_O)        0.124     5.412 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.696     6.107    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.231 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.911     7.142    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.266 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.266    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.693 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.810     8.503    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.334     8.837 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.837    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X7Y47          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.507    12.699    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y47          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.075    12.736    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 2.749ns (46.611%)  route 3.149ns (53.389%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.679     2.987    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X12Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/Q
                         net (fo=10, routed)          1.316     4.821    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__1[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     4.945 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10/O
                         net (fo=2, routed)           0.697     5.642    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.120     5.762 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.593     6.355    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/do_reg[6][1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I4_O)        0.327     6.682 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.682    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[7]_1[3]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.083    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.417 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__1/O[1]
                         net (fo=2, routed)           0.542     7.960    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/DI[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.646 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]_0[0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.885 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.885    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_5
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.506    12.698    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[14]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.062    12.837    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[14]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 2.733ns (46.466%)  route 3.149ns (53.534%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.679     2.987    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X12Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/Q
                         net (fo=10, routed)          1.316     4.821    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__1[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     4.945 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10/O
                         net (fo=2, routed)           0.697     5.642    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.120     5.762 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.593     6.355    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/do_reg[6][1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I4_O)        0.327     6.682 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.682    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[7]_1[3]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.083    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.417 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__1/O[1]
                         net (fo=2, routed)           0.542     7.960    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/DI[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.646 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.646    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]_0[0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.869 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.869    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_7
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.506    12.698    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.062    12.837    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 2.599ns (45.218%)  route 3.149ns (54.782%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.679     2.987    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X12Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[5]/Q
                         net (fo=10, routed)          1.316     4.821    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__1[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     4.945 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10/O
                         net (fo=2, routed)           0.697     5.642    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_10_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.120     5.762 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.593     6.355    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/do_reg[6][1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I4_O)        0.327     6.682 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.682    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[7]_1[3]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.083    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.417 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y0__0_carry__1/O[1]
                         net (fo=2, routed)           0.542     7.960    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/DI[1]
    SLICE_X7Y42          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775     8.735 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/rom_unit/y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.735    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/O[3]
    SLICE_X7Y42          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.505    12.697    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y42          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[11]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.062    12.836    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[11]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  4.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.586     0.927    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.200     1.267    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[35]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.312 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[35]_i_1/O
                         net (fo=1, routed)           0.000     1.312    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[35]
    SLICE_X5Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.853     1.223    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.584     0.925    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.215     1.280    best_fir_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  best_fir_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.893     1.263    best_fir_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  best_fir_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    best_fir_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.436%)  route 0.217ns (60.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.584     0.925    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.217     1.282    best_fir_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  best_fir_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.893     1.263    best_fir_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  best_fir_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    best_fir_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.183ns (42.587%)  route 0.247ns (57.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.586     0.927    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/Q
                         net (fo=1, routed)           0.247     1.314    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[36]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.042     1.356 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.356    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[36]
    SLICE_X5Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.853     1.223    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.230ns (52.610%)  route 0.207ns (47.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.567     0.908    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=8, routed)           0.207     1.243    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
    SLICE_X9Y50          LUT5 (Prop_lut5_I1_O)        0.102     1.345 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.345    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[4]
    SLICE_X9Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.107     1.282    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.583     0.924    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y43          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.120    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X0Y43          SRLC32E                                      r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.851     1.221    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.054    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.584     0.925    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X4Y42          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.110     1.199    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X4Y41          SRLC32E                                      r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.852     1.222    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.227ns (52.282%)  route 0.207ns (47.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.567     0.908    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=8, routed)           0.207     1.243    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.099     1.342 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.342    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[3]
    SLICE_X9Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.227ns (52.162%)  route 0.208ns (47.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.567     0.908    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=8, routed)           0.208     1.244    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
    SLICE_X9Y50          LUT6 (Prop_lut6_I4_O)        0.099     1.343 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.343    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X9Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.584     0.925    best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.263    best_fir_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  best_fir_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.893     1.263    best_fir_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  best_fir_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    best_fir_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X4Y39     best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X4Y39     best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y41     best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y45     best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y45     best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y45     best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y45     best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y40     best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y44     best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     best_fir_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[4][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.478ns (19.803%)  route 1.936ns (80.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.681     2.989    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         1.936     5.403    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[0]_0[8]
    SLICE_X14Y39         FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.499    12.691    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X14Y39         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[4][2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X14Y39         FDCE (Recov_fdce_C_CLR)     -0.579    12.189    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[4][2]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[5][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.478ns (19.803%)  route 1.936ns (80.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.681     2.989    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         1.936     5.403    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[0]_0[8]
    SLICE_X14Y39         FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.499    12.691    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X14Y39         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[5][2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X14Y39         FDCE (Recov_fdce_C_CLR)     -0.579    12.189    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[5][2]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[6][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.478ns (19.803%)  route 1.936ns (80.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.681     2.989    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         1.936     5.403    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[0]_0[8]
    SLICE_X14Y39         FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.499    12.691    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X14Y39         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[6][2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X14Y39         FDCE (Recov_fdce_C_CLR)     -0.579    12.189    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[6][2]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[7][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.478ns (19.803%)  route 1.936ns (80.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.681     2.989    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         1.936     5.403    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[0]_0[8]
    SLICE_X14Y39         FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.499    12.691    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X14Y39         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[7][2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X14Y39         FDCE (Recov_fdce_C_CLR)     -0.579    12.189    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[7][2]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[2][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.478ns (19.839%)  route 1.931ns (80.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.681     2.989    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         1.931     5.398    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[0]_0[8]
    SLICE_X15Y39         FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.499    12.691    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X15Y39         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[2][2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.579    12.189    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[2][2]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[3][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.478ns (19.839%)  route 1.931ns (80.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.681     2.989    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         1.931     5.398    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[0]_0[8]
    SLICE_X15Y39         FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.499    12.691    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X15Y39         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[3][2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.579    12.189    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[3][2]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.478ns (20.864%)  route 1.813ns (79.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.681     2.989    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         1.813     5.280    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[0]_0[8]
    SLICE_X13Y40         FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.505    12.697    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X13Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[0][5]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.579    12.195    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.478ns (20.864%)  route 1.813ns (79.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.681     2.989    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         1.813     5.280    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[0]_0[8]
    SLICE_X13Y40         FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.505    12.697    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X13Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[1][5]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.579    12.195    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[1][5]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.478ns (20.864%)  route 1.813ns (79.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.681     2.989    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         1.813     5.280    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[0]_0[8]
    SLICE_X13Y40         FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.505    12.697    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X13Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[2][5]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.579    12.195    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[2][5]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[3][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.478ns (20.864%)  route 1.813ns (79.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.681     2.989    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         1.813     5.280    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/do_reg[0]_0[8]
    SLICE_X13Y40         FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.505    12.697    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/best_fir_aclk
    SLICE_X13Y40         FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[3][5]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y40         FDCE (Recov_fdce_C_CLR)     -0.579    12.195    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/ram_unit/RAM_reg[3][5]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  6.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.210%)  route 0.130ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.566     0.907    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         0.130     1.185    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/Q[9]
    SLICE_X7Y44          FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y44          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X7Y44          FDCE (Remov_fdce_C_CLR)     -0.145     0.778    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.210%)  route 0.130ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.566     0.907    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         0.130     1.185    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/Q[9]
    SLICE_X7Y44          FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y44          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[17]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X7Y44          FDCE (Remov_fdce_C_CLR)     -0.145     0.778    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.210%)  route 0.130ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.566     0.907    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         0.130     1.185    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/Q[9]
    SLICE_X7Y44          FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y44          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[18]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X7Y44          FDCE (Remov_fdce_C_CLR)     -0.145     0.778    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.420%)  route 0.282ns (65.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.566     0.907    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         0.282     1.336    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/Q[9]
    SLICE_X7Y43          FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X7Y43          FDCE (Remov_fdce_C_CLR)     -0.145     0.778    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.420%)  route 0.282ns (65.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.566     0.907    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         0.282     1.336    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/Q[9]
    SLICE_X7Y43          FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[13]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X7Y43          FDCE (Remov_fdce_C_CLR)     -0.145     0.778    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.420%)  route 0.282ns (65.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.566     0.907    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         0.282     1.336    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/Q[9]
    SLICE_X7Y43          FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[14]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X7Y43          FDCE (Remov_fdce_C_CLR)     -0.145     0.778    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.420%)  route 0.282ns (65.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.566     0.907    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         0.282     1.336    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/Q[9]
    SLICE_X7Y43          FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y43          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X7Y43          FDCE (Remov_fdce_C_CLR)     -0.145     0.778    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.024%)  route 0.287ns (65.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.566     0.907    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         0.287     1.341    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/Q[9]
    SLICE_X7Y42          FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.833     1.203    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y42          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[10]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X7Y42          FDCE (Remov_fdce_C_CLR)     -0.145     0.777    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.024%)  route 0.287ns (65.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.566     0.907    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         0.287     1.341    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/Q[9]
    SLICE_X7Y42          FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.833     1.203    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y42          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[11]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X7Y42          FDCE (Remov_fdce_C_CLR)     -0.145     0.777    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.024%)  route 0.287ns (65.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.566     0.907    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/best_fir_aclk
    SLICE_X6Y45          FDRE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/slv_reg0_reg[9]/Q
                         net (fo=103, routed)         0.287     1.341    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/Q[9]
    SLICE_X7Y42          FDCE                                         f  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.833     1.203    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/best_fir_aclk
    SLICE_X7Y42          FDCE                                         r  best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[8]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X7Y42          FDCE (Remov_fdce_C_CLR)     -0.145     0.777    best_fir_i/best_fir_0/U0/best_fir_v1_0_best_fir_inst/fir_instance/mac_unit/y_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.565    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 best_fir_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.124ns (7.067%)  route 1.631ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  best_fir_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.631     1.631    best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124     1.755 r  best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.755    best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y44         FDRE                                         r  best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         1.507     2.700    best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y44         FDRE                                         r  best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 best_fir_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.045ns (6.564%)  route 0.641ns (93.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  best_fir_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.641     0.641    best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.045     0.686 r  best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.686    best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y44         FDRE                                         r  best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  best_fir_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    best_fir_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  best_fir_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=739, routed)         0.834     1.204    best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y44         FDRE                                         r  best_fir_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





