{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Web Edition " "Info: Version 5.0 Build 148 04/26/2005 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 09 11:41:55 2006 " "Info: Processing started: Wed Aug 09 11:41:55 2006" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP --timing_analysis_only" {  } {  } 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 register DisplayExample:comb_720\|x\[8\] register DisplayExample:comb_720\|slowCount\[8\] 5.036 ns " "Info: Slack time is 5.036 ns for clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" between source register \"DisplayExample:comb_720\|x\[8\]\" and destination register \"DisplayExample:comb_720\|slowCount\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "201.45 MHz 4.964 ns " "Info: Fmax is 201.45 MHz (period= 4.964 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.780 ns + Largest register register " "Info: + Largest register to register requirement is 9.780 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 destination 2.682 ns + Shortest register " "Info: + Shortest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 217 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G2; Fanout = 217; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.548 ns) 2.682 ns DisplayExample:comb_720\|slowCount\[8\] 3 REG LCFF_X19_Y16_N17 4 " "Info: 3: + IC(1.059 ns) + CELL(0.548 ns) = 2.682 ns; Loc. = LCFF_X19_Y16_N17; Fanout = 4; REG Node = 'DisplayExample:comb_720\|slowCount\[8\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.607 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|slowCount[8] } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 11 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns 20.43 % " "Info: Total cell delay = 0.548 ns ( 20.43 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.134 ns 79.57 % " "Info: Total interconnect delay = 2.134 ns ( 79.57 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.682 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|slowCount[8] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.682 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|slowCount[8] } { 0.000ns 1.075ns 1.059ns } { 0.000ns 0.000ns 0.548ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 217 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G2; Fanout = 217; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.548 ns) 2.683 ns DisplayExample:comb_720\|x\[8\] 3 REG LCFF_X17_Y17_N17 5 " "Info: 3: + IC(1.060 ns) + CELL(0.548 ns) = 2.683 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 5; REG Node = 'DisplayExample:comb_720\|x\[8\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.608 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|x[8] } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 5 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns 20.42 % " "Info: Total cell delay = 0.548 ns ( 20.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns 79.58 % " "Info: Total interconnect delay = 2.135 ns ( 79.58 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.683 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|x[8] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.683 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|x[8] } { 0.000ns 1.075ns 1.060ns } { 0.000ns 0.000ns 0.548ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.682 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|slowCount[8] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.682 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|slowCount[8] } { 0.000ns 1.075ns 1.059ns } { 0.000ns 0.000ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.683 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|x[8] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.683 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|x[8] } { 0.000ns 1.075ns 1.060ns } { 0.000ns 0.000ns 0.548ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.255 ns - " "Info: - Micro clock to output delay of source is 0.255 ns" {  } { { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 5 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 11 -1 0 } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.682 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|slowCount[8] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.682 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|slowCount[8] } { 0.000ns 1.075ns 1.059ns } { 0.000ns 0.000ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.683 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|x[8] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.683 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|x[8] } { 0.000ns 1.075ns 1.060ns } { 0.000ns 0.000ns 0.548ns } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.744 ns - Longest register register " "Info: - Longest register to register delay is 4.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DisplayExample:comb_720\|x\[8\] 1 REG LCFF_X17_Y17_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 5; REG Node = 'DisplayExample:comb_720\|x\[8\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DisplayExample:comb_720|x[8] } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.428 ns) 1.186 ns DisplayExample:comb_720\|xClear~67 2 COMB LCCOMB_X18_Y17_N2 1 " "Info: 2: + IC(0.758 ns) + CELL(0.428 ns) = 1.186 ns; Loc. = LCCOMB_X18_Y17_N2; Fanout = 1; COMB Node = 'DisplayExample:comb_720\|xClear~67'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.186 ns" { DisplayExample:comb_720|x[8] DisplayExample:comb_720|xClear~67 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.280 ns) 1.906 ns DisplayExample:comb_720\|xClear~69 3 COMB LCCOMB_X18_Y17_N30 5 " "Info: 3: + IC(0.440 ns) + CELL(0.280 ns) = 1.906 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 5; COMB Node = 'DisplayExample:comb_720\|xClear~69'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.720 ns" { DisplayExample:comb_720|xClear~67 DisplayExample:comb_720|xClear~69 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.428 ns) 2.599 ns DisplayExample:comb_720\|always1~0 4 COMB LCCOMB_X18_Y17_N4 5 " "Info: 4: + IC(0.265 ns) + CELL(0.428 ns) = 2.599 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 5; COMB Node = 'DisplayExample:comb_720\|always1~0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.693 ns" { DisplayExample:comb_720|xClear~69 DisplayExample:comb_720|always1~0 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.280 ns) 3.142 ns DisplayExample:comb_720\|slowCount\[1\]~16 5 COMB LCCOMB_X18_Y17_N28 11 " "Info: 5: + IC(0.263 ns) + CELL(0.280 ns) = 3.142 ns; Loc. = LCCOMB_X18_Y17_N28; Fanout = 11; COMB Node = 'DisplayExample:comb_720\|slowCount\[1\]~16'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.543 ns" { DisplayExample:comb_720|always1~0 DisplayExample:comb_720|slowCount[1]~16 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.673 ns) 4.744 ns DisplayExample:comb_720\|slowCount\[8\] 6 REG LCFF_X19_Y16_N17 4 " "Info: 6: + IC(0.929 ns) + CELL(0.673 ns) = 4.744 ns; Loc. = LCFF_X19_Y16_N17; Fanout = 4; REG Node = 'DisplayExample:comb_720\|slowCount\[8\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.602 ns" { DisplayExample:comb_720|slowCount[1]~16 DisplayExample:comb_720|slowCount[8] } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 11 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.089 ns 44.03 % " "Info: Total cell delay = 2.089 ns ( 44.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.655 ns 55.97 % " "Info: Total interconnect delay = 2.655 ns ( 55.97 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "4.744 ns" { DisplayExample:comb_720|x[8] DisplayExample:comb_720|xClear~67 DisplayExample:comb_720|xClear~69 DisplayExample:comb_720|always1~0 DisplayExample:comb_720|slowCount[1]~16 DisplayExample:comb_720|slowCount[8] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.744 ns" { DisplayExample:comb_720|x[8] DisplayExample:comb_720|xClear~67 DisplayExample:comb_720|xClear~69 DisplayExample:comb_720|always1~0 DisplayExample:comb_720|slowCount[1]~16 DisplayExample:comb_720|slowCount[8] } { 0.000ns 0.758ns 0.440ns 0.265ns 0.263ns 0.929ns } { 0.000ns 0.428ns 0.280ns 0.428ns 0.280ns 0.673ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.682 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|slowCount[8] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.682 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|slowCount[8] } { 0.000ns 1.075ns 1.059ns } { 0.000ns 0.000ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.683 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|x[8] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.683 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|x[8] } { 0.000ns 1.075ns 1.060ns } { 0.000ns 0.000ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "4.744 ns" { DisplayExample:comb_720|x[8] DisplayExample:comb_720|xClear~67 DisplayExample:comb_720|xClear~69 DisplayExample:comb_720|always1~0 DisplayExample:comb_720|slowCount[1]~16 DisplayExample:comb_720|slowCount[8] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.744 ns" { DisplayExample:comb_720|x[8] DisplayExample:comb_720|xClear~67 DisplayExample:comb_720|xClear~69 DisplayExample:comb_720|always1~0 DisplayExample:comb_720|slowCount[1]~16 DisplayExample:comb_720|slowCount[8] } { 0.000ns 0.758ns 0.440ns 0.265ns 0.263ns 0.929ns } { 0.000ns 0.428ns 0.280ns 0.428ns 0.280ns 0.673ns } } }  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 register VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[6\] register VgaAdapter:comb_718\|Crtc:comb_5\|ycounter\[9\]~reg0 34.928 ns " "Info: Slack time is 34.928 ns for clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1\" between source register \"VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[6\]\" and destination register \"VgaAdapter:comb_718\|Crtc:comb_5\|ycounter\[9\]~reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "197.16 MHz 5.072 ns " "Info: Fmax is 197.16 MHz (period= 5.072 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.784 ns + Largest register register " "Info: + Largest register to register requirement is 39.784 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 760 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 760 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.548 ns) 2.670 ns VgaAdapter:comb_718\|Crtc:comb_5\|ycounter\[9\]~reg0 3 REG LCFF_X20_Y13_N7 4 " "Info: 3: + IC(1.047 ns) + CELL(0.548 ns) = 2.670 ns; Loc. = LCFF_X20_Y13_N7; Fanout = 4; REG Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|ycounter\[9\]~reg0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.595 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns 20.52 % " "Info: Total cell delay = 0.548 ns ( 20.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns 79.48 % " "Info: Total interconnect delay = 2.122 ns ( 79.48 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } { 0.000ns 1.075ns 1.047ns } { 0.000ns 0.000ns 0.548ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 source 2.667 ns - Longest register " "Info: - Longest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 760 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 760 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.548 ns) 2.667 ns VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[6\] 3 REG LCFF_X20_Y12_N23 7 " "Info: 3: + IC(1.044 ns) + CELL(0.548 ns) = 2.667 ns; Loc. = LCFF_X20_Y12_N23; Fanout = 7; REG Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[6\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.592 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns 20.55 % " "Info: Total cell delay = 0.548 ns ( 20.55 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns 79.45 % " "Info: Total interconnect delay = 2.119 ns ( 79.45 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] } { 0.000ns 1.075ns 1.044ns } { 0.000ns 0.000ns 0.548ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } { 0.000ns 1.075ns 1.047ns } { 0.000ns 0.000ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] } { 0.000ns 1.075ns 1.044ns } { 0.000ns 0.000ns 0.548ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.255 ns - " "Info: - Micro clock to output delay of source is 0.255 ns" {  } { { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 8 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 48 -1 0 } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } { 0.000ns 1.075ns 1.047ns } { 0.000ns 0.000ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] } { 0.000ns 1.075ns 1.044ns } { 0.000ns 0.000ns 0.548ns } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.856 ns - Longest register register " "Info: - Longest register to register delay is 4.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[6\] 1 REG LCFF_X20_Y12_N23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y12_N23; Fanout = 7; REG Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[6\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.428 ns) 1.774 ns VgaAdapter:comb_718\|Crtc:comb_5\|xcounter_clear~53 2 COMB LCCOMB_X20_Y13_N2 1 " "Info: 2: + IC(1.346 ns) + CELL(0.428 ns) = 1.774 ns; Loc. = LCCOMB_X20_Y13_N2; Fanout = 1; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|xcounter_clear~53'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.774 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~53 } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.428 ns) 2.454 ns VgaAdapter:comb_718\|Crtc:comb_5\|xcounter_clear~55 3 COMB LCCOMB_X20_Y13_N10 6 " "Info: 3: + IC(0.252 ns) + CELL(0.428 ns) = 2.454 ns; Loc. = LCCOMB_X20_Y13_N10; Fanout = 6; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|xcounter_clear~55'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.680 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~53 VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~55 } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.417 ns) 3.149 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~303 4 COMB LCCOMB_X20_Y13_N12 2 " "Info: 4: + IC(0.278 ns) + CELL(0.417 ns) = 3.149 ns; Loc. = LCCOMB_X20_Y13_N12; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~303'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.695 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~55 VgaAdapter:comb_718|Crtc:comb_5|add~303 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.304 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~305 5 COMB LCCOMB_X20_Y13_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 3.304 ns; Loc. = LCCOMB_X20_Y13_N14; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~305'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.155 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~303 VgaAdapter:comb_718|Crtc:comb_5|add~305 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 3.355 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~307 6 COMB LCCOMB_X20_Y13_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.051 ns) = 3.355 ns; Loc. = LCCOMB_X20_Y13_N16; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~307'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.051 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~305 VgaAdapter:comb_718|Crtc:comb_5|add~307 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 3.406 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~309 7 COMB LCCOMB_X20_Y13_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.051 ns) = 3.406 ns; Loc. = LCCOMB_X20_Y13_N18; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~309'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.051 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~307 VgaAdapter:comb_718|Crtc:comb_5|add~309 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 3.457 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~311 8 COMB LCCOMB_X20_Y13_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.051 ns) = 3.457 ns; Loc. = LCCOMB_X20_Y13_N20; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~311'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.051 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~309 VgaAdapter:comb_718|Crtc:comb_5|add~311 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 3.508 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~313 9 COMB LCCOMB_X20_Y13_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.051 ns) = 3.508 ns; Loc. = LCCOMB_X20_Y13_N22; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~313'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.051 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~311 VgaAdapter:comb_718|Crtc:comb_5|add~313 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 3.559 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~315 10 COMB LCCOMB_X20_Y13_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.051 ns) = 3.559 ns; Loc. = LCCOMB_X20_Y13_N24; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~315'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.051 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~313 VgaAdapter:comb_718|Crtc:comb_5|add~315 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 3.610 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~317 11 COMB LCCOMB_X20_Y13_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.051 ns) = 3.610 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~317'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.051 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~315 VgaAdapter:comb_718|Crtc:comb_5|add~317 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 3.661 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~319 12 COMB LCCOMB_X20_Y13_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.051 ns) = 3.661 ns; Loc. = LCCOMB_X20_Y13_N28; Fanout = 1; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~319'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.051 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~317 VgaAdapter:comb_718|Crtc:comb_5|add~319 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.418 ns) 4.079 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~320 13 COMB LCCOMB_X20_Y13_N30 1 " "Info: 13: + IC(0.000 ns) + CELL(0.418 ns) = 4.079 ns; Loc. = LCCOMB_X20_Y13_N30; Fanout = 1; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~320'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.418 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~319 VgaAdapter:comb_718|Crtc:comb_5|add~320 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.428 ns) 4.770 ns VgaAdapter:comb_718\|Crtc:comb_5\|ycounter~550 14 COMB LCCOMB_X20_Y13_N6 1 " "Info: 14: + IC(0.263 ns) + CELL(0.428 ns) = 4.770 ns; Loc. = LCCOMB_X20_Y13_N6; Fanout = 1; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|ycounter~550'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.691 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~320 VgaAdapter:comb_718|Crtc:comb_5|ycounter~550 } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.856 ns VgaAdapter:comb_718\|Crtc:comb_5\|ycounter\[9\]~reg0 15 REG LCFF_X20_Y13_N7 4 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.856 ns; Loc. = LCFF_X20_Y13_N7; Fanout = 4; REG Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|ycounter\[9\]~reg0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.086 ns" { VgaAdapter:comb_718|Crtc:comb_5|ycounter~550 VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.717 ns 55.95 % " "Info: Total cell delay = 2.717 ns ( 55.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.139 ns 44.05 % " "Info: Total interconnect delay = 2.139 ns ( 44.05 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "4.856 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~53 VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~55 VgaAdapter:comb_718|Crtc:comb_5|add~303 VgaAdapter:comb_718|Crtc:comb_5|add~305 VgaAdapter:comb_718|Crtc:comb_5|add~307 VgaAdapter:comb_718|Crtc:comb_5|add~309 VgaAdapter:comb_718|Crtc:comb_5|add~311 VgaAdapter:comb_718|Crtc:comb_5|add~313 VgaAdapter:comb_718|Crtc:comb_5|add~315 VgaAdapter:comb_718|Crtc:comb_5|add~317 VgaAdapter:comb_718|Crtc:comb_5|add~319 VgaAdapter:comb_718|Crtc:comb_5|add~320 VgaAdapter:comb_718|Crtc:comb_5|ycounter~550 VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.856 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~53 VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~55 VgaAdapter:comb_718|Crtc:comb_5|add~303 VgaAdapter:comb_718|Crtc:comb_5|add~305 VgaAdapter:comb_718|Crtc:comb_5|add~307 VgaAdapter:comb_718|Crtc:comb_5|add~309 VgaAdapter:comb_718|Crtc:comb_5|add~311 VgaAdapter:comb_718|Crtc:comb_5|add~313 VgaAdapter:comb_718|Crtc:comb_5|add~315 VgaAdapter:comb_718|Crtc:comb_5|add~317 VgaAdapter:comb_718|Crtc:comb_5|add~319 VgaAdapter:comb_718|Crtc:comb_5|add~320 VgaAdapter:comb_718|Crtc:comb_5|ycounter~550 VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } { 0.000ns 1.346ns 0.252ns 0.278ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.263ns 0.000ns } { 0.000ns 0.428ns 0.428ns 0.417ns 0.155ns 0.051ns 0.051ns 0.051ns 0.051ns 0.051ns 0.051ns 0.051ns 0.418ns 0.428ns 0.086ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } { 0.000ns 1.075ns 1.047ns } { 0.000ns 0.000ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] } { 0.000ns 1.075ns 1.044ns } { 0.000ns 0.000ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "4.856 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~53 VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~55 VgaAdapter:comb_718|Crtc:comb_5|add~303 VgaAdapter:comb_718|Crtc:comb_5|add~305 VgaAdapter:comb_718|Crtc:comb_5|add~307 VgaAdapter:comb_718|Crtc:comb_5|add~309 VgaAdapter:comb_718|Crtc:comb_5|add~311 VgaAdapter:comb_718|Crtc:comb_5|add~313 VgaAdapter:comb_718|Crtc:comb_5|add~315 VgaAdapter:comb_718|Crtc:comb_5|add~317 VgaAdapter:comb_718|Crtc:comb_5|add~319 VgaAdapter:comb_718|Crtc:comb_5|add~320 VgaAdapter:comb_718|Crtc:comb_5|ycounter~550 VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.856 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[6] VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~53 VgaAdapter:comb_718|Crtc:comb_5|xcounter_clear~55 VgaAdapter:comb_718|Crtc:comb_5|add~303 VgaAdapter:comb_718|Crtc:comb_5|add~305 VgaAdapter:comb_718|Crtc:comb_5|add~307 VgaAdapter:comb_718|Crtc:comb_5|add~309 VgaAdapter:comb_718|Crtc:comb_5|add~311 VgaAdapter:comb_718|Crtc:comb_5|add~313 VgaAdapter:comb_718|Crtc:comb_5|add~315 VgaAdapter:comb_718|Crtc:comb_5|add~317 VgaAdapter:comb_718|Crtc:comb_5|add~319 VgaAdapter:comb_718|Crtc:comb_5|add~320 VgaAdapter:comb_718|Crtc:comb_5|ycounter~550 VgaAdapter:comb_718|Crtc:comb_5|ycounter[9]~reg0 } { 0.000ns 1.346ns 0.252ns 0.278ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.263ns 0.000ns } { 0.000ns 0.428ns 0.428ns 0.417ns 0.155ns 0.051ns 0.051ns 0.051ns 0.051ns 0.051ns 0.051ns 0.051ns 0.418ns 0.428ns 0.086ns } } }  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "DRAM_CLK " "Info: No valid register-to-register data paths exist for clock \"DRAM_CLK\"" {  } {  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_CLK " "Info: No valid register-to-register data paths exist for clock \"VGA_CLK\"" {  } {  } 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 register DisplayExample:comb_720\|s.S0 register DisplayExample:comb_720\|s.S0 500 ps " "Info: Minimum slack time is 500 ps for clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" between source register \"DisplayExample:comb_720\|s.S0\" and destination register \"DisplayExample:comb_720\|s.S0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.415 ns + Shortest register register " "Info: + Shortest register to register delay is 0.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DisplayExample:comb_720\|s.S0 1 REG LCFF_X19_Y13_N13 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N13; Fanout = 23; REG Node = 'DisplayExample:comb_720\|s.S0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.329 ns) 0.329 ns DisplayExample:comb_720\|S.S0~47 2 COMB LCCOMB_X19_Y13_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.329 ns) = 0.329 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 1; COMB Node = 'DisplayExample:comb_720\|S.S0~47'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.329 ns" { DisplayExample:comb_720|s.S0 DisplayExample:comb_720|S.S0~47 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 0.415 ns DisplayExample:comb_720\|s.S0 3 REG LCFF_X19_Y13_N13 23 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 0.415 ns; Loc. = LCFF_X19_Y13_N13; Fanout = 23; REG Node = 'DisplayExample:comb_720\|s.S0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.086 ns" { DisplayExample:comb_720|S.S0~47 DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns 100.00 % " "Info: Total cell delay = 0.415 ns ( 100.00 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.415 ns" { DisplayExample:comb_720|s.S0 DisplayExample:comb_720|S.S0~47 DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "0.415 ns" { DisplayExample:comb_720|s.S0 DisplayExample:comb_720|S.S0~47 DisplayExample:comb_720|s.S0 } { 0.0ns 0.0ns 0.0ns } { 0.0ns 0.329ns 0.086ns } } }  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.085 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.085 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 destination 2.670 ns + Longest register " "Info: + Longest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 217 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G2; Fanout = 217; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.548 ns) 2.670 ns DisplayExample:comb_720\|s.S0 3 REG LCFF_X19_Y13_N13 23 " "Info: 3: + IC(1.047 ns) + CELL(0.548 ns) = 2.670 ns; Loc. = LCFF_X19_Y13_N13; Fanout = 23; REG Node = 'DisplayExample:comb_720\|s.S0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.595 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns 20.52 % " "Info: Total cell delay = 0.548 ns ( 20.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns 79.48 % " "Info: Total interconnect delay = 2.122 ns ( 79.48 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } { 0.0ns 1.075ns 1.047ns } { 0.0ns 0.0ns 0.548ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 source 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 217 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G2; Fanout = 217; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.548 ns) 2.670 ns DisplayExample:comb_720\|s.S0 3 REG LCFF_X19_Y13_N13 23 " "Info: 3: + IC(1.047 ns) + CELL(0.548 ns) = 2.670 ns; Loc. = LCFF_X19_Y13_N13; Fanout = 23; REG Node = 'DisplayExample:comb_720\|s.S0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.595 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns 20.52 % " "Info: Total cell delay = 0.548 ns ( 20.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns 79.48 % " "Info: Total interconnect delay = 2.122 ns ( 79.48 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } { 0.0ns 1.075ns 1.047ns } { 0.0ns 0.0ns 0.548ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } { 0.0ns 1.075ns 1.047ns } { 0.0ns 0.0ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } { 0.0ns 1.075ns 1.047ns } { 0.0ns 0.0ns 0.548ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.255 ns - " "Info: - Micro clock to output delay of source is 0.255 ns" {  } { { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.170 ns + " "Info: + Micro hold delay of destination is 0.170 ns" {  } { { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } { 0.0ns 1.075ns 1.047ns } { 0.0ns 0.0ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } { 0.0ns 1.075ns 1.047ns } { 0.0ns 0.0ns 0.548ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.415 ns" { DisplayExample:comb_720|s.S0 DisplayExample:comb_720|S.S0~47 DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "0.415 ns" { DisplayExample:comb_720|s.S0 DisplayExample:comb_720|S.S0~47 DisplayExample:comb_720|s.S0 } { 0.0ns 0.0ns 0.0ns } { 0.0ns 0.329ns 0.086ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } { 0.0ns 1.075ns 1.047ns } { 0.0ns 0.0ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S0 } { 0.0ns 1.075ns 1.047ns } { 0.0ns 0.0ns 0.548ns } } }  } 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 register VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\] register VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\] 909 ps " "Info: Minimum slack time is 909 ps for clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1\" between source register \"VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\]\" and destination register \"VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.824 ns + Shortest register register " "Info: + Shortest register to register delay is 0.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\] 1 REG LCFF_X20_Y12_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y12_N15; Fanout = 6; REG Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.428 ns) 0.738 ns VgaAdapter:comb_718\|Crtc:comb_5\|add~326 2 COMB LCCOMB_X20_Y12_N14 1 " "Info: 2: + IC(0.310 ns) + CELL(0.428 ns) = 0.738 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 1; COMB Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|add~326'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.738 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] VgaAdapter:comb_718|Crtc:comb_5|add~326 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 0.824 ns VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\] 3 REG LCFF_X20_Y12_N15 6 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 0.824 ns; Loc. = LCFF_X20_Y12_N15; Fanout = 6; REG Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.086 ns" { VgaAdapter:comb_718|Crtc:comb_5|add~326 VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.514 ns 62.38 % " "Info: Total cell delay = 0.514 ns ( 62.38 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.310 ns 37.62 % " "Info: Total interconnect delay = 0.310 ns ( 37.62 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.824 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] VgaAdapter:comb_718|Crtc:comb_5|add~326 VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "0.824 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] VgaAdapter:comb_718|Crtc:comb_5|add~326 VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } { 0.0ns 0.31ns 0.0ns } { 0.0ns 0.428ns 0.086ns } } }  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.085 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.085 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 destination 2.667 ns + Longest register " "Info: + Longest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 760 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 760 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.548 ns) 2.667 ns VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\] 3 REG LCFF_X20_Y12_N15 6 " "Info: 3: + IC(1.044 ns) + CELL(0.548 ns) = 2.667 ns; Loc. = LCFF_X20_Y12_N15; Fanout = 6; REG Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.592 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns 20.55 % " "Info: Total cell delay = 0.548 ns ( 20.55 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns 79.45 % " "Info: Total interconnect delay = 2.119 ns ( 79.45 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } { 0.0ns 1.075ns 1.044ns } { 0.0ns 0.0ns 0.548ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 source 2.667 ns - Shortest register " "Info: - Shortest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 760 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 760 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.548 ns) 2.667 ns VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\] 3 REG LCFF_X20_Y12_N15 6 " "Info: 3: + IC(1.044 ns) + CELL(0.548 ns) = 2.667 ns; Loc. = LCFF_X20_Y12_N15; Fanout = 6; REG Node = 'VgaAdapter:comb_718\|Crtc:comb_5\|xcounter\[2\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.592 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns 20.55 % " "Info: Total cell delay = 0.548 ns ( 20.55 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns 79.45 % " "Info: Total interconnect delay = 2.119 ns ( 79.45 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } { 0.0ns 1.075ns 1.044ns } { 0.0ns 0.0ns 0.548ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } { 0.0ns 1.075ns 1.044ns } { 0.0ns 0.0ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } { 0.0ns 1.075ns 1.044ns } { 0.0ns 0.0ns 0.548ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.255 ns - " "Info: - Micro clock to output delay of source is 0.255 ns" {  } { { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 8 -1 0 } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.170 ns + " "Info: + Micro hold delay of destination is 0.170 ns" {  } { { "crtc.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/crtc.v" 8 -1 0 } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } { 0.0ns 1.075ns 1.044ns } { 0.0ns 0.0ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } { 0.0ns 1.075ns 1.044ns } { 0.0ns 0.0ns 0.548ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.824 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] VgaAdapter:comb_718|Crtc:comb_5|add~326 VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "0.824 ns" { VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] VgaAdapter:comb_718|Crtc:comb_5|add~326 VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } { 0.0ns 0.31ns 0.0ns } { 0.0ns 0.428ns 0.086ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } { 0.0ns 1.075ns 1.044ns } { 0.0ns 0.0ns 0.548ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.667 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk1~clkctrl VgaAdapter:comb_718|Crtc:comb_5|xcounter[2] } { 0.0ns 1.075ns 1.044ns } { 0.0ns 0.0ns 0.548ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "DisplayExample:comb_720\|s.S1 KEY\[0\] CLOCK_50 7.453 ns register " "Info: tsu for register \"DisplayExample:comb_720\|s.S1\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 7.453 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.835 ns + Longest pin register " "Info: + Longest pin to register delay is 7.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.805 ns) 0.805 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.805 ns) = 0.805 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { KEY[0] } "NODE_NAME" } "" } } { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 177 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.516 ns) + CELL(0.428 ns) 7.749 ns DisplayExample:comb_720\|S.S1~8 2 COMB LCCOMB_X19_Y13_N26 1 " "Info: 2: + IC(6.516 ns) + CELL(0.428 ns) = 7.749 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 1; COMB Node = 'DisplayExample:comb_720\|S.S1~8'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "6.944 ns" { KEY[0] DisplayExample:comb_720|S.S1~8 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.835 ns DisplayExample:comb_720\|s.S1 3 REG LCFF_X19_Y13_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 7.835 ns; Loc. = LCFF_X19_Y13_N27; Fanout = 2; REG Node = 'DisplayExample:comb_720\|s.S1'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.086 ns" { DisplayExample:comb_720|S.S1~8 DisplayExample:comb_720|s.S1 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns 16.83 % " "Info: Total cell delay = 1.319 ns ( 16.83 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.516 ns 83.17 % " "Info: Total interconnect delay = 6.516 ns ( 83.17 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "7.835 ns" { KEY[0] DisplayExample:comb_720|S.S1~8 DisplayExample:comb_720|s.S1 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.835 ns" { KEY[0] KEY[0]~combout DisplayExample:comb_720|S.S1~8 DisplayExample:comb_720|s.S1 } { 0.000ns 0.000ns 6.516ns 0.000ns } { 0.000ns 0.805ns 0.428ns 0.086ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 -2.324 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" is -2.324 ns" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 174 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 destination 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 217 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G2; Fanout = 217; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.548 ns) 2.670 ns DisplayExample:comb_720\|s.S1 3 REG LCFF_X19_Y13_N27 2 " "Info: 3: + IC(1.047 ns) + CELL(0.548 ns) = 2.670 ns; Loc. = LCFF_X19_Y13_N27; Fanout = 2; REG Node = 'DisplayExample:comb_720\|s.S1'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.595 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S1 } "NODE_NAME" } "" } } { "DisplayExample.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DisplayExample.v" 95 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.548 ns 20.52 % " "Info: Total cell delay = 0.548 ns ( 20.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns 79.48 % " "Info: Total interconnect delay = 2.122 ns ( 79.48 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S1 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S1 } { 0.000ns 1.075ns 1.047ns } { 0.000ns 0.000ns 0.548ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "7.835 ns" { KEY[0] DisplayExample:comb_720|S.S1~8 DisplayExample:comb_720|s.S1 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.835 ns" { KEY[0] KEY[0]~combout DisplayExample:comb_720|S.S1~8 DisplayExample:comb_720|s.S1 } { 0.000ns 0.000ns 6.516ns 0.000ns } { 0.000ns 0.805ns 0.428ns 0.086ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S1 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.670 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl DisplayExample:comb_720|s.S1 } { 0.000ns 1.075ns 1.047ns } { 0.000ns 0.000ns 0.548ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_B\[7\] VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_we_reg 10.335 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_B\[7\]\" through memory \"VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_we_reg\" is 10.335 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 -2.324 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" is -2.324 ns" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 174 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 source 2.718 ns + Longest memory " "Info: + Longest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" to source memory is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 217 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G2; Fanout = 217; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.661 ns) 2.718 ns VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_we_reg 3 MEM M4K_X13_Y10 4 " "Info: 3: + IC(0.982 ns) + CELL(0.661 ns) = 2.718 ns; Loc. = M4K_X13_Y10; Fanout = 4; MEM Node = 'VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_we_reg'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.643 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg } "NODE_NAME" } "" } } { "db/altsyncram_6251.tdf" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/db/altsyncram_6251.tdf" 63 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns 24.32 % " "Info: Total cell delay = 0.661 ns ( 24.32 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.057 ns 75.68 % " "Info: Total interconnect delay = 2.057 ns ( 75.68 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.718 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.718 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg } { 0.000ns 1.075ns 0.982ns } { 0.000ns 0.000ns 0.661ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6251.tdf" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/db/altsyncram_6251.tdf" 63 2 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.732 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_we_reg 1 MEM M4K_X13_Y10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y10; Fanout = 4; MEM Node = 'VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_we_reg'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg } "NODE_NAME" } "" } } { "db/altsyncram_6251.tdf" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/db/altsyncram_6251.tdf" 63 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|q_a\[2\] 2 MEM M4K_X13_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|q_a\[2\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.993 ns" { VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|q_a[2] } "NODE_NAME" } "" } } { "db/altsyncram_6251.tdf" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/db/altsyncram_6251.tdf" 39 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.428 ns) 4.905 ns VgaAdapter:comb_718\|LineBuffer:comb_16\|readData\[2\]~148 3 COMB LCCOMB_X21_Y11_N6 1 " "Info: 3: + IC(1.484 ns) + CELL(0.428 ns) = 4.905 ns; Loc. = LCCOMB_X21_Y11_N6; Fanout = 1; COMB Node = 'VgaAdapter:comb_718\|LineBuffer:comb_16\|readData\[2\]~148'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.912 ns" { VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|q_a[2] VgaAdapter:comb_718|LineBuffer:comb_16|readData[2]~148 } "NODE_NAME" } "" } } { "LineBuffer.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/LineBuffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(2.538 ns) 9.732 ns VGA_B\[7\] 4 PIN PIN_B11 0 " "Info: 4: + IC(2.289 ns) + CELL(2.538 ns) = 9.732 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'VGA_B\[7\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "4.827 ns" { VgaAdapter:comb_718|LineBuffer:comb_16|readData[2]~148 VGA_B[7] } "NODE_NAME" } "" } } { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 272 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.959 ns 61.23 % " "Info: Total cell delay = 5.959 ns ( 61.23 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.773 ns 38.77 % " "Info: Total interconnect delay = 3.773 ns ( 38.77 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "9.732 ns" { VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|q_a[2] VgaAdapter:comb_718|LineBuffer:comb_16|readData[2]~148 VGA_B[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "9.732 ns" { VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|q_a[2] VgaAdapter:comb_718|LineBuffer:comb_16|readData[2]~148 VGA_B[7] } { 0.000ns 0.000ns 1.484ns 2.289ns } { 0.000ns 2.993ns 0.428ns 2.538ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.718 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.718 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg } { 0.000ns 1.075ns 0.982ns } { 0.000ns 0.000ns 0.661ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "9.732 ns" { VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|q_a[2] VgaAdapter:comb_718|LineBuffer:comb_16|readData[2]~148 VGA_B[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "9.732 ns" { VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_we_reg VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|q_a[2] VgaAdapter:comb_718|LineBuffer:comb_16|readData[2]~148 VGA_B[7] } { 0.000ns 0.000ns 1.484ns 2.289ns } { 0.000ns 2.993ns 0.428ns 2.538ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_datain_reg0 DRAM_DQ\[1\] CLOCK_50 -5.635 ns memory " "Info: th for memory \"VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_datain_reg0\" (data pin = \"DRAM_DQ\[1\]\", clock pin = \"CLOCK_50\") is -5.635 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 -2.324 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" is -2.324 ns" {  } { { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 174 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 destination 2.717 ns + Longest memory " "Info: + Longest clock path from clock \"VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0\" to destination memory is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 217 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G2; Fanout = 217; COMB Node = 'VgaAdapter:comb_718\|VgaPll:comb_4\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.075 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.660 ns) 2.717 ns VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_datain_reg0 3 MEM M4K_X13_Y10 1 " "Info: 3: + IC(0.982 ns) + CELL(0.660 ns) = 2.717 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "1.642 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_6251.tdf" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/db/altsyncram_6251.tdf" 63 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns 24.29 % " "Info: Total cell delay = 0.660 ns ( 24.29 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.057 ns 75.71 % " "Info: Total interconnect delay = 2.057 ns ( 75.71 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.717 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.717 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_datain_reg0 } { 0.000ns 1.075ns 0.982ns } { 0.000ns 0.000ns 0.660ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.134 ns + " "Info: + Micro hold delay of destination is 0.134 ns" {  } { { "db/altsyncram_6251.tdf" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/db/altsyncram_6251.tdf" 63 2 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.162 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[1\] 1 PIN PIN_AA2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA2; Fanout = 1; PIN Node = 'DRAM_DQ\[1\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "" { DRAM_DQ[1] } "NODE_NAME" } "" } } { "DE2_TOP.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/DE2_TOP.v" 199 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.805 ns) 0.805 ns VgaAdapter:comb_718\|SdRam:comb_47\|bufferData\[1\] 2 COMB IOC_X0_Y8_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(0.805 ns) = 0.805 ns; Loc. = IOC_X0_Y8_N2; Fanout = 2; COMB Node = 'VgaAdapter:comb_718\|SdRam:comb_47\|bufferData\[1\]'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "0.805 ns" { DRAM_DQ[1] VgaAdapter:comb_718|SdRam:comb_47|bufferData[1] } "NODE_NAME" } "" } } { "SdRam.v" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/SdRam.v" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.251 ns) + CELL(0.106 ns) 6.162 ns VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_datain_reg0 3 MEM M4K_X13_Y10 1 " "Info: 3: + IC(5.251 ns) + CELL(0.106 ns) = 6.162 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'VgaAdapter:comb_718\|LineBuffer:comb_16\|LineBufferRam:comb_90\|altsyncram:altsyncram_component\|altsyncram_6251:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "5.357 ns" { VgaAdapter:comb_718|SdRam:comb_47|bufferData[1] VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_6251.tdf" "" { Text "C:/Documents and Settings/Sam/My Documents/newvga/db/altsyncram_6251.tdf" 63 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.911 ns 14.78 % " "Info: Total cell delay = 0.911 ns ( 14.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.251 ns 85.22 % " "Info: Total interconnect delay = 5.251 ns ( 85.22 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "6.162 ns" { DRAM_DQ[1] VgaAdapter:comb_718|SdRam:comb_47|bufferData[1] VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.162 ns" { DRAM_DQ[1] VgaAdapter:comb_718|SdRam:comb_47|bufferData[1] VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_datain_reg0 } { 0.000ns 0.000ns 5.251ns } { 0.000ns 0.805ns 0.106ns } } }  } 0}  } { { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "2.717 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.717 ns" { VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0 VgaAdapter:comb_718|VgaPll:comb_4|altpll:altpll_component|_clk0~clkctrl VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_datain_reg0 } { 0.000ns 1.075ns 0.982ns } { 0.000ns 0.000ns 0.660ns } } } { "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" "" { Report "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP_cmp.qrpt" Compiler "DE2_TOP" "UNKNOWN" "V1" "C:/Documents and Settings/Sam/My Documents/newvga/db/DE2_TOP.quartus_db" { Floorplan "C:/Documents and Settings/Sam/My Documents/newvga/" "" "6.162 ns" { DRAM_DQ[1] VgaAdapter:comb_718|SdRam:comb_47|bufferData[1] VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.162 ns" { DRAM_DQ[1] VgaAdapter:comb_718|SdRam:comb_47|bufferData[1] VgaAdapter:comb_718|LineBuffer:comb_16|LineBufferRam:comb_90|altsyncram:altsyncram_component|altsyncram_6251:auto_generated|ram_block1a1~porta_datain_reg0 } { 0.000ns 0.000ns 5.251ns } { 0.000ns 0.805ns 0.106ns } } }  } 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 09 11:41:56 2006 " "Info: Processing ended: Wed Aug 09 11:41:56 2006" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
