#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb  1 04:30:52 2025
# Process ID         : 363768
# Current directory  : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig
# Command line       : vivado -mode batch -source build.tcl -nojournal
# Log file           : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/vivado.log
# Journal file       : 
# Running On         : hakam-MS-7D46
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700KF
# CPU Frequency      : 1004.628 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 16617 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20912 MB
# Available Virtual  : 16877 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "RV32RocketCoreTop"
# set project_name "RV32Rocket"
# set project_dir "./RV32Rocket"
# set project_file "$project_dir/$project_name.xpr"
# if {![file exists $project_file]} {
#     puts "Project does not exist. Creating new project..."
#     create_project $project_name $project_dir
# } else {
#     puts "Project already exists. Opening existing project..."
#    open_project $project_file
# }
Project does not exist. Creating new project...
# set_property board_part avnet-tria:ultra96v2:part0:1.3 [current_project]
WARNING: [Project 1-153] The current project device 'xc7k70tfbv676-1' does not match with the device on the 'AVNET-TRIA:ULTRA96V2:PART0:1.3' board part. A device change to match the device on 'AVNET-TRIA:ULTRA96V2:PART0:1.3' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
INFO: [Project 1-152] Project part set to zynquplus (xczu3eg-sbva484-1-i)
# set lib_dir [file normalize "./chipyard.fpga.arty100t.Arty100THarness.RV32RocketArty100TConfig/gen-collateral"]
# set constraints_dir [file normalize "./constraints"]
# set fp [open "$lib_dir/../chipyard.fpga.arty100t.Arty100THarness.RV32RocketArty100TConfig.vsrcs.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "$line"
# }
# read_xdc "${constraints_dir}/constraints.xdc"
# update_compile_order -fileset sources_1
# create_bd_design BD
Wrote  : </home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd> 
# open_bd_design "BD"
# update_compile_order -fileset sources_1
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps_e_0
# endgroup
# set_property -dict [list \
#   CONFIG.PSU__SAXIGP2__DATA_WIDTH {64} \
#   CONFIG.PSU__SAXIGP6__DATA_WIDTH {64} \
#   CONFIG.PSU__USE__M_AXI_GP2 {0} \
#   CONFIG.PSU__USE__S_AXI_GP2 {1} \
#   CONFIG.PSU__USE__S_AXI_GP6 {1} \
# ] [get_bd_cells zynq_ultra_ps_e_0]
# set_property file_type Verilog [get_files RV32RocketCoreTop.v]
# set_property top RV32RocketCoreTop [get_filesets sources_1]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# create_bd_cell -type module -reference RV32RocketCoreTop core
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MMIO' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MMIO' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MEM' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MEM' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_io' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MEM_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MMIO_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_tap' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_uncore' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MEM_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI_MEM'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MMIO_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI_MMIO'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'M_AXI_MEM_ACLK': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'M_AXI_MMIO_ACLK': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'clock_tap': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_uncore' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clock_uncore' has no FREQ_HZ parameter.
# set bdFile [file normalize "BD.bd"]
WARNING: [Vivado 12-818] No files matched '/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/BD.bd'
# make_wrapper -top -fileset sources_1 -files [get_files $bdFile]
# puts "Wrapper generated and set as top module: BD_wrapper"
Wrapper generated and set as top module: BD_wrapper
# save_project_as ./RV32Rocket/RV32Rocket.xpr
ERROR: [Coretcl 2-101] Project '/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.xpr' is already open.
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 04:31:03 2025...
