INFO: [HLS 200-10] Running '/home/ubuntu/xilinx_install/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host '192.33.93.235' (Linux_x86_64 version 5.8.0-63-generic) on Tue Apr 18 17:09:24 CEST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ubuntu/arm-cca/gitlab/fpga/LS_v2'
Sourcing Tcl script '/home/ubuntu/arm-cca/gitlab/fpga/LS_v2/LS/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/ubuntu/arm-cca/gitlab/fpga/LS_v2/LS/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project LS 
INFO: [HLS 200-10] Opening project '/home/ubuntu/arm-cca/gitlab/fpga/LS_v2/LS'.
INFO: [HLS 200-1510] Running: set_top ls_chol 
INFO: [HLS 200-1510] Running: add_files ap_lib.h 
INFO: [HLS 200-10] Adding design file 'ap_lib.h' to the project
INFO: [HLS 200-1510] Running: add_files ls_chol.cpp -cflags -I/opt/Xilinx/Vivado_HLS/2016.4/include/hls/linear_algebra -I/opt/Xilinx/Vivado_HLS/2016.4/include/hls_linear_algebra.h -csimflags -I/opt/Xilinx/Vivado_HLS/2016.4/include/hls/linear_algebra -I/opt/Xilinx/Vivado_HLS/2016.4/include/hls_linear_algebra.h 
INFO: [HLS 200-10] Adding design file 'ls_chol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ls_chol.h 
INFO: [HLS 200-10] Adding design file 'ls_chol.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ls_chol_tb.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'ls_chol_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/ubuntu/arm-cca/gitlab/fpga/LS_v2/LS/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -compiler gcc -quiet 
Running Dispatch Server on port: 44913
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../ls_chol_tb.cpp in debug mode
cc1plus: warning: /opt/Xilinx/Vivado_HLS/2016.4/include/hls_linear_algebra.h: not a directory
In file included from /opt/Xilinx/Vivado_HLS/2016.4/include/hls_linear_algebra.h:43,
                 from ../../../../ap_lib.h:14,
                 from ../../../../ls_chol.h:5,
                 from ../../../../ls_chol_tb.cpp:13:
/opt/Xilinx/Vivado_HLS/2016.4/include/hls/linear_algebra/hls_matrix_multiply.h:62:10: fatal error: hls/linear_algebra/utils/x_hls_complex.h: No such file or directory
 #include "hls/linear_algebra/utils/x_hls_complex.h"
          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
make: *** [csim.mk:78: obj/ls_chol_tb.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.12 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
4
    while executing
"source /home/ubuntu/arm-cca/gitlab/fpga/LS_v2/LS/solution1/csim.tcl"
    invoked from within
"hls::main /home/ubuntu/arm-cca/gitlab/fpga/LS_v2/LS/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 2.33 seconds. Total CPU system time: 0.6 seconds. Total elapsed time: 12.79 seconds; peak allocated memory: 757.059 MB.
