
20_DHT11_prj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e60  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08005000  08005000  00006000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005110  08005110  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  08005110  08005110  00006110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005118  08005118  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005118  08005118  00006118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800511c  0800511c  0000611c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005120  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b0  20000068  08005188  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08005188  00007318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f1eb  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002738  00000000  00000000  00016283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  000189c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8c  00000000  00000000  00019770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018014  00000000  00000000  0001a1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011aba  00000000  00000000  00032210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090156  00000000  00000000  00043cca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3e20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040e8  00000000  00000000  000d3e64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  000d7f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004fe8 	.word	0x08004fe8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004fe8 	.word	0x08004fe8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <delay_us>:

#include "delay_us.h"


void delay_us(uint16_t us)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 800058a:	4b09      	ldr	r3, [pc, #36]	@ (80005b0 <delay_us+0x30>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	2200      	movs	r2, #0
 8000590:	625a      	str	r2, [r3, #36]	@ 0x24
	while((__HAL_TIM_GET_COUNTER(&htim11))<us);
 8000592:	bf00      	nop
 8000594:	4b06      	ldr	r3, [pc, #24]	@ (80005b0 <delay_us+0x30>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800059a:	88fb      	ldrh	r3, [r7, #6]
 800059c:	429a      	cmp	r2, r3
 800059e:	d3f9      	bcc.n	8000594 <delay_us+0x14>
}
 80005a0:	bf00      	nop
 80005a2:	bf00      	nop
 80005a4:	370c      	adds	r7, #12
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	20000090 	.word	0x20000090

080005b4 <dht11Init>:
#include "dht.h"
#include "tim.h"
#include <stdint.h>

void dht11Init(DHT11 *dht, GPIO_TypeDef *port, uint16_t Pin)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	4613      	mov	r3, r2
 80005c0:	80fb      	strh	r3, [r7, #6]
	dht->port = port; //포트 설정
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	68ba      	ldr	r2, [r7, #8]
 80005c6:	601a      	str	r2, [r3, #0]
	dht->Pin = Pin; //핀설정
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	88fa      	ldrh	r2, [r7, #6]
 80005cc:	809a      	strh	r2, [r3, #4]
}
 80005ce:	bf00      	nop
 80005d0:	3714      	adds	r7, #20
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr

080005da <dht11GpioMode>:

//DHT11 GPIO Mode 함수 설정
void dht11GpioMode(DHT11 *dht, uint8_t mode) {
 80005da:	b580      	push	{r7, lr}
 80005dc:	b088      	sub	sp, #32
 80005de:	af00      	add	r7, sp, #0
 80005e0:	6078      	str	r0, [r7, #4]
 80005e2:	460b      	mov	r3, r1
 80005e4:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 }; //GPio 구조체 변수 선언 및 초기화
 80005e6:	f107 030c 	add.w	r3, r7, #12
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

	if (mode == OUTPUT)
 80005f6:	78fb      	ldrb	r3, [r7, #3]
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d111      	bne.n	8000620 <dht11GpioMode+0x46>
	{
		//출력 모드(복사해온거임 gpio.c에서)
		GPIO_InitStruct.Pin = dht->Pin; //핀으로 넣어준다.
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	889b      	ldrh	r3, [r3, #4]
 8000600:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000602:	2301      	movs	r3, #1
 8000604:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000606:	2300      	movs	r3, #0
 8000608:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800060a:	2302      	movs	r3, #2
 800060c:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f107 020c 	add.w	r2, r7, #12
 8000616:	4611      	mov	r1, r2
 8000618:	4618      	mov	r0, r3
 800061a:	f001 fa9d 	bl	8001b58 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = dht->Pin;
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
	}
}
 800061e:	e011      	b.n	8000644 <dht11GpioMode+0x6a>
	} else if (mode == INPUT) {
 8000620:	78fb      	ldrb	r3, [r7, #3]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d10e      	bne.n	8000644 <dht11GpioMode+0x6a>
		GPIO_InitStruct.Pin = dht->Pin;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	889b      	ldrh	r3, [r3, #4]
 800062a:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800062c:	2300      	movs	r3, #0
 800062e:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f107 020c 	add.w	r2, r7, #12
 800063c:	4611      	mov	r1, r2
 800063e:	4618      	mov	r0, r3
 8000640:	f001 fa8a 	bl	8001b58 <HAL_GPIO_Init>
}
 8000644:	bf00      	nop
 8000646:	3720      	adds	r7, #32
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <dht11Read>:
uint8_t dht11Read(DHT11 *dht) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b090      	sub	sp, #64	@ 0x40
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	bool ret = true; //기본 반환 설정
 8000654:	2301      	movs	r3, #1
 8000656:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	uint16_t timeTick = 0;	//시간 측정 변수 선언 및 초기화
 800065a:	2300      	movs	r3, #0
 800065c:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint8_t pulse[40] = {0}; //40비트 데이터 저장
 800065e:	2300      	movs	r3, #0
 8000660:	60bb      	str	r3, [r7, #8]
 8000662:	f107 030c 	add.w	r3, r7, #12
 8000666:	2224      	movs	r2, #36	@ 0x24
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f003 fd82 	bl	8004174 <memset>
	//온/습도 데이터 변수 선언 및 초기화
	uint8_t humValue1 = 0, humValue2 = 0;
 8000670:	2300      	movs	r3, #0
 8000672:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000676:	2300      	movs	r3, #0
 8000678:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t tempValue1 = 0, tempValue2 = 0;
 800067c:	2300      	movs	r3, #0
 800067e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8000682:	2300      	movs	r3, #0
 8000684:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t parityValue = 0;
 8000688:	2300      	movs	r3, #0
 800068a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	//타어머 시작
	HAL_TIM_Base_Start(&htim11);
 800068e:	48a4      	ldr	r0, [pc, #656]	@ (8000920 <dht11Read+0x2d4>)
 8000690:	f002 f900 	bl	8002894 <HAL_TIM_Base_Start>

	//통신 시작 신호 전송
	dht11GpioMode(dht, OUTPUT);	//gpio를 출력으로 선언
 8000694:	2101      	movs	r1, #1
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	f7ff ff9f 	bl	80005da <dht11GpioMode>
	HAL_GPIO_WritePin(dht->port, dht->Pin, 0);  //로우
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	6818      	ldr	r0, [r3, #0]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	889b      	ldrh	r3, [r3, #4]
 80006a4:	2200      	movs	r2, #0
 80006a6:	4619      	mov	r1, r3
 80006a8:	f001 fbf2 	bl	8001e90 <HAL_GPIO_WritePin>
	HAL_Delay(20);		//적어도 18ms 이상 대기
 80006ac:	2014      	movs	r0, #20
 80006ae:	f000 fda1 	bl	80011f4 <HAL_Delay>
	HAL_GPIO_WritePin(dht->port, dht->Pin, 1);	//하이
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	6818      	ldr	r0, [r3, #0]
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	889b      	ldrh	r3, [r3, #4]
 80006ba:	2201      	movs	r2, #1
 80006bc:	4619      	mov	r1, r3
 80006be:	f001 fbe7 	bl	8001e90 <HAL_GPIO_WritePin>
	delay_us(20);
 80006c2:	2014      	movs	r0, #20
 80006c4:	f7ff ff5c 	bl	8000580 <delay_us>
	dht11GpioMode(dht, INPUT);		//input 모드로 전환
 80006c8:	2100      	movs	r1, #0
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f7ff ff85 	bl	80005da <dht11GpioMode>

	//DHT11의 응답 신호 대기
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 80006d0:	4b93      	ldr	r3, [pc, #588]	@ (8000920 <dht11Read+0x2d4>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2200      	movs	r2, #0
 80006d6:	625a      	str	r2, [r3, #36]	@ 0x24
	while (HAL_GPIO_ReadPin(dht->port, dht->Pin) == GPIO_PIN_RESET) {
 80006d8:	e008      	b.n	80006ec <dht11Read+0xa0>
		if (__HAL_TIM_GET_COUNTER(&htim11) > 100) //타임아웃 체크
 80006da:	4b91      	ldr	r3, [pc, #580]	@ (8000920 <dht11Read+0x2d4>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006e0:	2b64      	cmp	r3, #100	@ 0x64
 80006e2:	d903      	bls.n	80006ec <dht11Read+0xa0>
				{
			printf("Low Signal Time out\n\r");
 80006e4:	488f      	ldr	r0, [pc, #572]	@ (8000924 <dht11Read+0x2d8>)
 80006e6:	f003 fbdd 	bl	8003ea4 <iprintf>
			break;
 80006ea:	e00a      	b.n	8000702 <dht11Read+0xb6>
	while (HAL_GPIO_ReadPin(dht->port, dht->Pin) == GPIO_PIN_RESET) {
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	889b      	ldrh	r3, [r3, #4]
 80006f4:	4619      	mov	r1, r3
 80006f6:	4610      	mov	r0, r2
 80006f8:	f001 fbb2 	bl	8001e60 <HAL_GPIO_ReadPin>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d0eb      	beq.n	80006da <dht11Read+0x8e>
		}
	}

	__HAL_TIM_SET_COUNTER(&htim11, 0);
 8000702:	4b87      	ldr	r3, [pc, #540]	@ (8000920 <dht11Read+0x2d4>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	2200      	movs	r2, #0
 8000708:	625a      	str	r2, [r3, #36]	@ 0x24
	while (HAL_GPIO_ReadPin(dht->port, dht->Pin) == GPIO_PIN_SET) {
 800070a:	e008      	b.n	800071e <dht11Read+0xd2>
		if (__HAL_TIM_GET_COUNTER(&htim11) > 100) //타임아웃 체크
 800070c:	4b84      	ldr	r3, [pc, #528]	@ (8000920 <dht11Read+0x2d4>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000712:	2b64      	cmp	r3, #100	@ 0x64
 8000714:	d903      	bls.n	800071e <dht11Read+0xd2>
				{
			printf("High Signal Time out\n\r");
 8000716:	4884      	ldr	r0, [pc, #528]	@ (8000928 <dht11Read+0x2dc>)
 8000718:	f003 fbc4 	bl	8003ea4 <iprintf>
			break;
 800071c:	e00a      	b.n	8000734 <dht11Read+0xe8>
	while (HAL_GPIO_ReadPin(dht->port, dht->Pin) == GPIO_PIN_SET) {
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	889b      	ldrh	r3, [r3, #4]
 8000726:	4619      	mov	r1, r3
 8000728:	4610      	mov	r0, r2
 800072a:	f001 fb99 	bl	8001e60 <HAL_GPIO_ReadPin>
 800072e:	4603      	mov	r3, r0
 8000730:	2b01      	cmp	r3, #1
 8000732:	d0eb      	beq.n	800070c <dht11Read+0xc0>
		}
	}
	for (uint8_t i = 0; i < 40; i++) {
 8000734:	2300      	movs	r3, #0
 8000736:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 800073a:	e03f      	b.n	80007bc <dht11Read+0x170>
	    // LOW 상태 대기
	    while (HAL_GPIO_ReadPin(dht->port, dht->Pin) == GPIO_PIN_RESET);
 800073c:	bf00      	nop
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	889b      	ldrh	r3, [r3, #4]
 8000746:	4619      	mov	r1, r3
 8000748:	4610      	mov	r0, r2
 800074a:	f001 fb89 	bl	8001e60 <HAL_GPIO_ReadPin>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d0f4      	beq.n	800073e <dht11Read+0xf2>

	    // 타이머 카운터 초기화
	    __HAL_TIM_SET_COUNTER(&htim11, 0);
 8000754:	4b72      	ldr	r3, [pc, #456]	@ (8000920 <dht11Read+0x2d4>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2200      	movs	r2, #0
 800075a:	625a      	str	r2, [r3, #36]	@ 0x24

	    // HIGH 상태 대기
	    while (HAL_GPIO_ReadPin(dht->port, dht->Pin) == GPIO_PIN_SET) {
 800075c:	e01e      	b.n	800079c <dht11Read+0x150>
	        // 타이머 값 저장
	        timeTick = __HAL_TIM_GET_COUNTER(&htim11);
 800075e:	4b70      	ldr	r3, [pc, #448]	@ (8000920 <dht11Read+0x2d4>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000764:	867b      	strh	r3, [r7, #50]	@ 0x32

	        // 신호 길이 판별
	        if (timeTick > 20 && timeTick < 30) { // 26 ~ 28 us -> 0
 8000766:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000768:	2b14      	cmp	r3, #20
 800076a:	d90a      	bls.n	8000782 <dht11Read+0x136>
 800076c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800076e:	2b1d      	cmp	r3, #29
 8000770:	d807      	bhi.n	8000782 <dht11Read+0x136>
	            pulse[i] = 0;
 8000772:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000776:	3340      	adds	r3, #64	@ 0x40
 8000778:	443b      	add	r3, r7
 800077a:	2200      	movs	r2, #0
 800077c:	f803 2c38 	strb.w	r2, [r3, #-56]
 8000780:	e00c      	b.n	800079c <dht11Read+0x150>
	        } else if (timeTick > 65 && timeTick < 85) { // 70 ~ 75 us -> 1
 8000782:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000784:	2b41      	cmp	r3, #65	@ 0x41
 8000786:	d909      	bls.n	800079c <dht11Read+0x150>
 8000788:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800078a:	2b54      	cmp	r3, #84	@ 0x54
 800078c:	d806      	bhi.n	800079c <dht11Read+0x150>
	            pulse[i] = 1;
 800078e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000792:	3340      	adds	r3, #64	@ 0x40
 8000794:	443b      	add	r3, r7
 8000796:	2201      	movs	r2, #1
 8000798:	f803 2c38 	strb.w	r2, [r3, #-56]
	    while (HAL_GPIO_ReadPin(dht->port, dht->Pin) == GPIO_PIN_SET) {
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	889b      	ldrh	r3, [r3, #4]
 80007a4:	4619      	mov	r1, r3
 80007a6:	4610      	mov	r0, r2
 80007a8:	f001 fb5a 	bl	8001e60 <HAL_GPIO_ReadPin>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d0d5      	beq.n	800075e <dht11Read+0x112>
	for (uint8_t i = 0; i < 40; i++) {
 80007b2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80007b6:	3301      	adds	r3, #1
 80007b8:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 80007bc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80007c0:	2b27      	cmp	r3, #39	@ 0x27
 80007c2:	d9bb      	bls.n	800073c <dht11Read+0xf0>
	        }
	    }
	}

	HAL_TIM_Base_Stop(&htim11);
 80007c4:	4856      	ldr	r0, [pc, #344]	@ (8000920 <dht11Read+0x2d4>)
 80007c6:	f002 f8bf 	bl	8002948 <HAL_TIM_Base_Stop>

	//온습도 데이터 처리
	for (uint8_t i = 0; i < 8; i++) {humValue1 = (humValue1 << 1) + pulse[i];} // 습도 상위 8비트
 80007ca:	2300      	movs	r3, #0
 80007cc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 80007d0:	e011      	b.n	80007f6 <dht11Read+0x1aa>
 80007d2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80007de:	3340      	adds	r3, #64	@ 0x40
 80007e0:	443b      	add	r3, r7
 80007e2:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80007e6:	4413      	add	r3, r2
 80007e8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80007ec:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80007f0:	3301      	adds	r3, #1
 80007f2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 80007f6:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80007fa:	2b07      	cmp	r3, #7
 80007fc:	d9e9      	bls.n	80007d2 <dht11Read+0x186>
	for (uint8_t i = 8; i < 16; i++) {humValue2 = (humValue2 << 1) + pulse[i];} // 습도 상위 8비트
 80007fe:	2308      	movs	r3, #8
 8000800:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000804:	e011      	b.n	800082a <dht11Read+0x1de>
 8000806:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	b2da      	uxtb	r2, r3
 800080e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000812:	3340      	adds	r3, #64	@ 0x40
 8000814:	443b      	add	r3, r7
 8000816:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 800081a:	4413      	add	r3, r2
 800081c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8000820:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000824:	3301      	adds	r3, #1
 8000826:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800082a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800082e:	2b0f      	cmp	r3, #15
 8000830:	d9e9      	bls.n	8000806 <dht11Read+0x1ba>
	for (uint8_t i = 16; i < 24; i++) {tempValue1 = (tempValue1 << 1) + pulse[i];} // 온도 상위 8비트}
 8000832:	2310      	movs	r3, #16
 8000834:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8000838:	e011      	b.n	800085e <dht11Read+0x212>
 800083a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800083e:	005b      	lsls	r3, r3, #1
 8000840:	b2da      	uxtb	r2, r3
 8000842:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000846:	3340      	adds	r3, #64	@ 0x40
 8000848:	443b      	add	r3, r7
 800084a:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 800084e:	4413      	add	r3, r2
 8000850:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8000854:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000858:	3301      	adds	r3, #1
 800085a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800085e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000862:	2b17      	cmp	r3, #23
 8000864:	d9e9      	bls.n	800083a <dht11Read+0x1ee>
	for (uint8_t i = 24; i < 32; i++) {tempValue2 = (tempValue2 << 1) + pulse[i];} // 온도 하위 8비트}
 8000866:	2318      	movs	r3, #24
 8000868:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800086c:	e011      	b.n	8000892 <dht11Read+0x246>
 800086e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	b2da      	uxtb	r2, r3
 8000876:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800087a:	3340      	adds	r3, #64	@ 0x40
 800087c:	443b      	add	r3, r7
 800087e:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8000882:	4413      	add	r3, r2
 8000884:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8000888:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800088c:	3301      	adds	r3, #1
 800088e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8000892:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000896:	2b1f      	cmp	r3, #31
 8000898:	d9e9      	bls.n	800086e <dht11Read+0x222>
	for (uint8_t i = 32; i < 40; i++) {parityValue = (parityValue << 1) + pulse[i];} // 체크섬 계산}
 800089a:	2320      	movs	r3, #32
 800089c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 80008a0:	e011      	b.n	80008c6 <dht11Read+0x27a>
 80008a2:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	b2da      	uxtb	r2, r3
 80008aa:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80008ae:	3340      	adds	r3, #64	@ 0x40
 80008b0:	443b      	add	r3, r7
 80008b2:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80008b6:	4413      	add	r3, r2
 80008b8:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 80008bc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80008c0:	3301      	adds	r3, #1
 80008c2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 80008c6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80008ca:	2b27      	cmp	r3, #39	@ 0x27
 80008cc:	d9e9      	bls.n	80008a2 <dht11Read+0x256>

	//구조체 온습도 값 저장
	dht->temperature = tempValue1;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80008d4:	719a      	strb	r2, [r3, #6]
	dht->humidity = humValue1;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80008dc:	71da      	strb	r2, [r3, #7]

	//데이터 무결설 검증

	uint8_t checkSum = humValue1 + humValue2 + tempValue1 + tempValue2;
 80008de:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80008e2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80008e6:	4413      	add	r3, r2
 80008e8:	b2da      	uxtb	r2, r3
 80008ea:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80008ee:	4413      	add	r3, r2
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80008f6:	4413      	add	r3, r2
 80008f8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	if(checkSum != parityValue)
 80008fc:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8000900:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000904:	429a      	cmp	r2, r3
 8000906:	d005      	beq.n	8000914 <dht11Read+0x2c8>
	{
		printf("checksum Error\n\r");
 8000908:	4808      	ldr	r0, [pc, #32]	@ (800092c <dht11Read+0x2e0>)
 800090a:	f003 facb 	bl	8003ea4 <iprintf>
		ret = false;
 800090e:	2300      	movs	r3, #0
 8000910:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	}
	return ret;
 8000914:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
		}
 8000918:	4618      	mov	r0, r3
 800091a:	3740      	adds	r7, #64	@ 0x40
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20000090 	.word	0x20000090
 8000924:	08005000 	.word	0x08005000
 8000928:	08005018 	.word	0x08005018
 800092c:	08005030 	.word	0x08005030

08000930 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	607b      	str	r3, [r7, #4]
 800093a:	4b0c      	ldr	r3, [pc, #48]	@ (800096c <MX_DMA_Init+0x3c>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	4a0b      	ldr	r2, [pc, #44]	@ (800096c <MX_DMA_Init+0x3c>)
 8000940:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000944:	6313      	str	r3, [r2, #48]	@ 0x30
 8000946:	4b09      	ldr	r3, [pc, #36]	@ (800096c <MX_DMA_Init+0x3c>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000952:	2200      	movs	r2, #0
 8000954:	2100      	movs	r1, #0
 8000956:	2010      	movs	r0, #16
 8000958:	f000 fd4b 	bl	80013f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800095c:	2010      	movs	r0, #16
 800095e:	f000 fd64 	bl	800142a <HAL_NVIC_EnableIRQ>

}
 8000962:	bf00      	nop
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40023800 	.word	0x40023800

08000970 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b088      	sub	sp, #32
 8000974:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000976:	f107 030c 	add.w	r3, r7, #12
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
 8000980:	609a      	str	r2, [r3, #8]
 8000982:	60da      	str	r2, [r3, #12]
 8000984:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	60bb      	str	r3, [r7, #8]
 800098a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a08 <MX_GPIO_Init+0x98>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098e:	4a1e      	ldr	r2, [pc, #120]	@ (8000a08 <MX_GPIO_Init+0x98>)
 8000990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000994:	6313      	str	r3, [r2, #48]	@ 0x30
 8000996:	4b1c      	ldr	r3, [pc, #112]	@ (8000a08 <MX_GPIO_Init+0x98>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800099e:	60bb      	str	r3, [r7, #8]
 80009a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	607b      	str	r3, [r7, #4]
 80009a6:	4b18      	ldr	r3, [pc, #96]	@ (8000a08 <MX_GPIO_Init+0x98>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	4a17      	ldr	r2, [pc, #92]	@ (8000a08 <MX_GPIO_Init+0x98>)
 80009ac:	f043 0301 	orr.w	r3, r3, #1
 80009b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b2:	4b15      	ldr	r3, [pc, #84]	@ (8000a08 <MX_GPIO_Init+0x98>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	607b      	str	r3, [r7, #4]
 80009bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	603b      	str	r3, [r7, #0]
 80009c2:	4b11      	ldr	r3, [pc, #68]	@ (8000a08 <MX_GPIO_Init+0x98>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a10      	ldr	r2, [pc, #64]	@ (8000a08 <MX_GPIO_Init+0x98>)
 80009c8:	f043 0304 	orr.w	r3, r3, #4
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000a08 <MX_GPIO_Init+0x98>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0304 	and.w	r3, r3, #4
 80009d6:	603b      	str	r3, [r7, #0]
 80009d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80009da:	2200      	movs	r2, #0
 80009dc:	2110      	movs	r1, #16
 80009de:	480b      	ldr	r0, [pc, #44]	@ (8000a0c <MX_GPIO_Init+0x9c>)
 80009e0:	f001 fa56 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80009e4:	2310      	movs	r3, #16
 80009e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e8:	2301      	movs	r3, #1
 80009ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009f0:	2302      	movs	r3, #2
 80009f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f4:	f107 030c 	add.w	r3, r7, #12
 80009f8:	4619      	mov	r1, r3
 80009fa:	4804      	ldr	r0, [pc, #16]	@ (8000a0c <MX_GPIO_Init+0x9c>)
 80009fc:	f001 f8ac 	bl	8001b58 <HAL_GPIO_Init>

}
 8000a00:	bf00      	nop
 8000a02:	3720      	adds	r7, #32
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	40023800 	.word	0x40023800
 8000a0c:	40020800 	.word	0x40020800

08000a10 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000a18:	1d39      	adds	r1, r7, #4
 8000a1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a1e:	2201      	movs	r2, #1
 8000a20:	4803      	ldr	r0, [pc, #12]	@ (8000a30 <__io_putchar+0x20>)
 8000a22:	f002 f9cb 	bl	8002dbc <HAL_UART_Transmit>

  return ch;
 8000a26:	687b      	ldr	r3, [r7, #4]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3708      	adds	r7, #8
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	20000120 	.word	0x20000120

08000a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08e      	sub	sp, #56	@ 0x38
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a3a:	f000 fb69 	bl	8001110 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a3e:	f000 f84d 	bl	8000adc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a42:	f7ff ff95 	bl	8000970 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a46:	f7ff ff73 	bl	8000930 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000a4a:	f000 fa57 	bl	8000efc <MX_USART2_UART_Init>
  MX_TIM11_Init();
 8000a4e:	f000 f9df 	bl	8000e10 <MX_TIM11_Init>
  MX_USART1_UART_Init();
 8000a52:	f000 fa29 	bl	8000ea8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  dht11Init(&dht, GPIOC, GPIO_PIN_4); // DHT11 센서 초기화
 8000a56:	2210      	movs	r2, #16
 8000a58:	4919      	ldr	r1, [pc, #100]	@ (8000ac0 <main+0x8c>)
 8000a5a:	481a      	ldr	r0, [pc, #104]	@ (8000ac4 <main+0x90>)
 8000a5c:	f7ff fdaa 	bl	80005b4 <dht11Init>
  printf("System Initialized\r\n");
 8000a60:	4819      	ldr	r0, [pc, #100]	@ (8000ac8 <main+0x94>)
 8000a62:	f003 fa87 	bl	8003f74 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // DHT11 데이터 읽기
    if (dht11Read(&dht)) // 성공적으로 읽으면 true 반환
 8000a66:	4817      	ldr	r0, [pc, #92]	@ (8000ac4 <main+0x90>)
 8000a68:	f7ff fdf0 	bl	800064c <dht11Read>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d01e      	beq.n	8000ab0 <main+0x7c>
    {
      // UART2 (디버그용)으로 출력
      printf("Temperature: %d C, Humidity: %d %%\r\n", dht.temperature, dht.humidity);
 8000a72:	4b14      	ldr	r3, [pc, #80]	@ (8000ac4 <main+0x90>)
 8000a74:	799b      	ldrb	r3, [r3, #6]
 8000a76:	4619      	mov	r1, r3
 8000a78:	4b12      	ldr	r3, [pc, #72]	@ (8000ac4 <main+0x90>)
 8000a7a:	79db      	ldrb	r3, [r3, #7]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4813      	ldr	r0, [pc, #76]	@ (8000acc <main+0x98>)
 8000a80:	f003 fa10 	bl	8003ea4 <iprintf>

      // UART1 (블루투스용)으로 전송
      char buffer[50];
      sprintf(buffer, "Temp: %d C, Hum: %d %%\r\n", dht.temperature, dht.humidity);
 8000a84:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac4 <main+0x90>)
 8000a86:	799b      	ldrb	r3, [r3, #6]
 8000a88:	461a      	mov	r2, r3
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <main+0x90>)
 8000a8c:	79db      	ldrb	r3, [r3, #7]
 8000a8e:	1d38      	adds	r0, r7, #4
 8000a90:	490f      	ldr	r1, [pc, #60]	@ (8000ad0 <main+0x9c>)
 8000a92:	f003 fa77 	bl	8003f84 <siprintf>
      HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f7ff fba1 	bl	80001e0 <strlen>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	b29a      	uxth	r2, r3
 8000aa2:	1d39      	adds	r1, r7, #4
 8000aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa8:	480a      	ldr	r0, [pc, #40]	@ (8000ad4 <main+0xa0>)
 8000aaa:	f002 f987 	bl	8002dbc <HAL_UART_Transmit>
 8000aae:	e002      	b.n	8000ab6 <main+0x82>
    }
    else
    {
      // DHT11 데이터 읽기 실패 메시지 출력
      printf("Failed to read data from DHT11\r\n");
 8000ab0:	4809      	ldr	r0, [pc, #36]	@ (8000ad8 <main+0xa4>)
 8000ab2:	f003 fa5f 	bl	8003f74 <puts>
    }

    HAL_Delay(2000); // 2초 대기
 8000ab6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000aba:	f000 fb9b 	bl	80011f4 <HAL_Delay>
    if (dht11Read(&dht)) // 성공적으로 읽으면 true 반환
 8000abe:	e7d2      	b.n	8000a66 <main+0x32>
 8000ac0:	40020800 	.word	0x40020800
 8000ac4:	20000084 	.word	0x20000084
 8000ac8:	08005044 	.word	0x08005044
 8000acc:	08005058 	.word	0x08005058
 8000ad0:	08005080 	.word	0x08005080
 8000ad4:	200000d8 	.word	0x200000d8
 8000ad8:	0800509c 	.word	0x0800509c

08000adc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b094      	sub	sp, #80	@ 0x50
 8000ae0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ae2:	f107 0320 	add.w	r3, r7, #32
 8000ae6:	2230      	movs	r2, #48	@ 0x30
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4618      	mov	r0, r3
 8000aec:	f003 fb42 	bl	8004174 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000af0:	f107 030c 	add.w	r3, r7, #12
 8000af4:	2200      	movs	r2, #0
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	605a      	str	r2, [r3, #4]
 8000afa:	609a      	str	r2, [r3, #8]
 8000afc:	60da      	str	r2, [r3, #12]
 8000afe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b00:	2300      	movs	r3, #0
 8000b02:	60bb      	str	r3, [r7, #8]
 8000b04:	4b27      	ldr	r3, [pc, #156]	@ (8000ba4 <SystemClock_Config+0xc8>)
 8000b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b08:	4a26      	ldr	r2, [pc, #152]	@ (8000ba4 <SystemClock_Config+0xc8>)
 8000b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b10:	4b24      	ldr	r3, [pc, #144]	@ (8000ba4 <SystemClock_Config+0xc8>)
 8000b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b18:	60bb      	str	r3, [r7, #8]
 8000b1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	4b21      	ldr	r3, [pc, #132]	@ (8000ba8 <SystemClock_Config+0xcc>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a20      	ldr	r2, [pc, #128]	@ (8000ba8 <SystemClock_Config+0xcc>)
 8000b26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b2a:	6013      	str	r3, [r2, #0]
 8000b2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba8 <SystemClock_Config+0xcc>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b34:	607b      	str	r3, [r7, #4]
 8000b36:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b3c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b40:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b42:	2302      	movs	r3, #2
 8000b44:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b46:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b4c:	2304      	movs	r3, #4
 8000b4e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000b50:	2364      	movs	r3, #100	@ 0x64
 8000b52:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b54:	2302      	movs	r3, #2
 8000b56:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b58:	2304      	movs	r3, #4
 8000b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b5c:	f107 0320 	add.w	r3, r7, #32
 8000b60:	4618      	mov	r0, r3
 8000b62:	f001 f9af 	bl	8001ec4 <HAL_RCC_OscConfig>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b6c:	f000 f81e 	bl	8000bac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b70:	230f      	movs	r3, #15
 8000b72:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b74:	2302      	movs	r3, #2
 8000b76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b80:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b82:	2300      	movs	r3, #0
 8000b84:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b86:	f107 030c 	add.w	r3, r7, #12
 8000b8a:	2103      	movs	r1, #3
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f001 fc11 	bl	80023b4 <HAL_RCC_ClockConfig>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000b98:	f000 f808 	bl	8000bac <Error_Handler>
  }
}
 8000b9c:	bf00      	nop
 8000b9e:	3750      	adds	r7, #80	@ 0x50
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40023800 	.word	0x40023800
 8000ba8:	40007000 	.word	0x40007000

08000bac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bb0:	b672      	cpsid	i
}
 8000bb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <Error_Handler+0x8>

08000bb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	607b      	str	r3, [r7, #4]
 8000bc2:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <HAL_MspInit+0x4c>)
 8000bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bc6:	4a0f      	ldr	r2, [pc, #60]	@ (8000c04 <HAL_MspInit+0x4c>)
 8000bc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bce:	4b0d      	ldr	r3, [pc, #52]	@ (8000c04 <HAL_MspInit+0x4c>)
 8000bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	603b      	str	r3, [r7, #0]
 8000bde:	4b09      	ldr	r3, [pc, #36]	@ (8000c04 <HAL_MspInit+0x4c>)
 8000be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be2:	4a08      	ldr	r2, [pc, #32]	@ (8000c04 <HAL_MspInit+0x4c>)
 8000be4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000be8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bea:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <HAL_MspInit+0x4c>)
 8000bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bf2:	603b      	str	r3, [r7, #0]
 8000bf4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	40023800 	.word	0x40023800

08000c08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <NMI_Handler+0x4>

08000c10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <HardFault_Handler+0x4>

08000c18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <MemManage_Handler+0x4>

08000c20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <BusFault_Handler+0x4>

08000c28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <UsageFault_Handler+0x4>

08000c30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr

08000c5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c5e:	f000 faa9 	bl	80011b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
	...

08000c68 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000c6c:	4802      	ldr	r0, [pc, #8]	@ (8000c78 <DMA1_Stream5_IRQHandler+0x10>)
 8000c6e:	f000 fd37 	bl	80016e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20000168 	.word	0x20000168

08000c7c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000c80:	4802      	ldr	r0, [pc, #8]	@ (8000c8c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000c82:	f001 fe88 	bl	8002996 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000090 	.word	0x20000090

08000c90 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c94:	4802      	ldr	r0, [pc, #8]	@ (8000ca0 <USART1_IRQHandler+0x10>)
 8000c96:	f002 f91d 	bl	8002ed4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	200000d8 	.word	0x200000d8

08000ca4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	60f8      	str	r0, [r7, #12]
 8000cac:	60b9      	str	r1, [r7, #8]
 8000cae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	e00a      	b.n	8000ccc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cb6:	f3af 8000 	nop.w
 8000cba:	4601      	mov	r1, r0
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	1c5a      	adds	r2, r3, #1
 8000cc0:	60ba      	str	r2, [r7, #8]
 8000cc2:	b2ca      	uxtb	r2, r1
 8000cc4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	3301      	adds	r3, #1
 8000cca:	617b      	str	r3, [r7, #20]
 8000ccc:	697a      	ldr	r2, [r7, #20]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	dbf0      	blt.n	8000cb6 <_read+0x12>
  }

  return len;
 8000cd4:	687b      	ldr	r3, [r7, #4]
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3718      	adds	r7, #24
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b086      	sub	sp, #24
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	60f8      	str	r0, [r7, #12]
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
 8000cee:	e009      	b.n	8000d04 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	1c5a      	adds	r2, r3, #1
 8000cf4:	60ba      	str	r2, [r7, #8]
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fe89 	bl	8000a10 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	3301      	adds	r3, #1
 8000d02:	617b      	str	r3, [r7, #20]
 8000d04:	697a      	ldr	r2, [r7, #20]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	dbf1      	blt.n	8000cf0 <_write+0x12>
  }
  return len;
 8000d0c:	687b      	ldr	r3, [r7, #4]
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3718      	adds	r7, #24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <_close>:

int _close(int file)
{
 8000d16:	b480      	push	{r7}
 8000d18:	b083      	sub	sp, #12
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	b083      	sub	sp, #12
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
 8000d36:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d3e:	605a      	str	r2, [r3, #4]
  return 0;
 8000d40:	2300      	movs	r3, #0
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <_isatty>:

int _isatty(int file)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	b083      	sub	sp, #12
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d56:	2301      	movs	r3, #1
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr

08000d64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	60b9      	str	r1, [r7, #8]
 8000d6e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d70:	2300      	movs	r3, #0
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3714      	adds	r7, #20
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
	...

08000d80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d88:	4a14      	ldr	r2, [pc, #80]	@ (8000ddc <_sbrk+0x5c>)
 8000d8a:	4b15      	ldr	r3, [pc, #84]	@ (8000de0 <_sbrk+0x60>)
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d94:	4b13      	ldr	r3, [pc, #76]	@ (8000de4 <_sbrk+0x64>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d102      	bne.n	8000da2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d9c:	4b11      	ldr	r3, [pc, #68]	@ (8000de4 <_sbrk+0x64>)
 8000d9e:	4a12      	ldr	r2, [pc, #72]	@ (8000de8 <_sbrk+0x68>)
 8000da0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000da2:	4b10      	ldr	r3, [pc, #64]	@ (8000de4 <_sbrk+0x64>)
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4413      	add	r3, r2
 8000daa:	693a      	ldr	r2, [r7, #16]
 8000dac:	429a      	cmp	r2, r3
 8000dae:	d207      	bcs.n	8000dc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000db0:	f003 fa2e 	bl	8004210 <__errno>
 8000db4:	4603      	mov	r3, r0
 8000db6:	220c      	movs	r2, #12
 8000db8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dba:	f04f 33ff 	mov.w	r3, #4294967295
 8000dbe:	e009      	b.n	8000dd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dc0:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <_sbrk+0x64>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dc6:	4b07      	ldr	r3, [pc, #28]	@ (8000de4 <_sbrk+0x64>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4413      	add	r3, r2
 8000dce:	4a05      	ldr	r2, [pc, #20]	@ (8000de4 <_sbrk+0x64>)
 8000dd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dd2:	68fb      	ldr	r3, [r7, #12]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3718      	adds	r7, #24
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20020000 	.word	0x20020000
 8000de0:	00000400 	.word	0x00000400
 8000de4:	2000008c 	.word	0x2000008c
 8000de8:	20000318 	.word	0x20000318

08000dec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000df0:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <SystemInit+0x20>)
 8000df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000df6:	4a05      	ldr	r2, [pc, #20]	@ (8000e0c <SystemInit+0x20>)
 8000df8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000e14:	4b0e      	ldr	r3, [pc, #56]	@ (8000e50 <MX_TIM11_Init+0x40>)
 8000e16:	4a0f      	ldr	r2, [pc, #60]	@ (8000e54 <MX_TIM11_Init+0x44>)
 8000e18:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 8000e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e50 <MX_TIM11_Init+0x40>)
 8000e1c:	2263      	movs	r2, #99	@ 0x63
 8000e1e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e20:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <MX_TIM11_Init+0x40>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8000e26:	4b0a      	ldr	r3, [pc, #40]	@ (8000e50 <MX_TIM11_Init+0x40>)
 8000e28:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e2c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e2e:	4b08      	ldr	r3, [pc, #32]	@ (8000e50 <MX_TIM11_Init+0x40>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e34:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <MX_TIM11_Init+0x40>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000e3a:	4805      	ldr	r0, [pc, #20]	@ (8000e50 <MX_TIM11_Init+0x40>)
 8000e3c:	f001 fcda 	bl	80027f4 <HAL_TIM_Base_Init>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8000e46:	f7ff feb1 	bl	8000bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000090 	.word	0x20000090
 8000e54:	40014800 	.word	0x40014800

08000e58 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea0 <HAL_TIM_Base_MspInit+0x48>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d115      	bne.n	8000e96 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea4 <HAL_TIM_Base_MspInit+0x4c>)
 8000e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e72:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea4 <HAL_TIM_Base_MspInit+0x4c>)
 8000e74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea4 <HAL_TIM_Base_MspInit+0x4c>)
 8000e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]

    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2100      	movs	r1, #0
 8000e8a:	201a      	movs	r0, #26
 8000e8c:	f000 fab1 	bl	80013f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000e90:	201a      	movs	r0, #26
 8000e92:	f000 faca 	bl	800142a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8000e96:	bf00      	nop
 8000e98:	3710      	adds	r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40014800 	.word	0x40014800
 8000ea4:	40023800 	.word	0x40023800

08000ea8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000eac:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <MX_USART1_UART_Init+0x4c>)
 8000eae:	4a12      	ldr	r2, [pc, #72]	@ (8000ef8 <MX_USART1_UART_Init+0x50>)
 8000eb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000eb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ef4 <MX_USART1_UART_Init+0x4c>)
 8000eb4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000eb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000eba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef4 <MX_USART1_UART_Init+0x4c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <MX_USART1_UART_Init+0x4c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef4 <MX_USART1_UART_Init+0x4c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ecc:	4b09      	ldr	r3, [pc, #36]	@ (8000ef4 <MX_USART1_UART_Init+0x4c>)
 8000ece:	220c      	movs	r2, #12
 8000ed0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ed2:	4b08      	ldr	r3, [pc, #32]	@ (8000ef4 <MX_USART1_UART_Init+0x4c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ed8:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <MX_USART1_UART_Init+0x4c>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ede:	4805      	ldr	r0, [pc, #20]	@ (8000ef4 <MX_USART1_UART_Init+0x4c>)
 8000ee0:	f001 ff1c 	bl	8002d1c <HAL_UART_Init>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000eea:	f7ff fe5f 	bl	8000bac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	200000d8 	.word	0x200000d8
 8000ef8:	40011000 	.word	0x40011000

08000efc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f00:	4b11      	ldr	r3, [pc, #68]	@ (8000f48 <MX_USART2_UART_Init+0x4c>)
 8000f02:	4a12      	ldr	r2, [pc, #72]	@ (8000f4c <MX_USART2_UART_Init+0x50>)
 8000f04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f06:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <MX_USART2_UART_Init+0x4c>)
 8000f08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f48 <MX_USART2_UART_Init+0x4c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f14:	4b0c      	ldr	r3, [pc, #48]	@ (8000f48 <MX_USART2_UART_Init+0x4c>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f48 <MX_USART2_UART_Init+0x4c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f20:	4b09      	ldr	r3, [pc, #36]	@ (8000f48 <MX_USART2_UART_Init+0x4c>)
 8000f22:	220c      	movs	r2, #12
 8000f24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f26:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <MX_USART2_UART_Init+0x4c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f2c:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <MX_USART2_UART_Init+0x4c>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f32:	4805      	ldr	r0, [pc, #20]	@ (8000f48 <MX_USART2_UART_Init+0x4c>)
 8000f34:	f001 fef2 	bl	8002d1c <HAL_UART_Init>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f3e:	f7ff fe35 	bl	8000bac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000120 	.word	0x20000120
 8000f4c:	40004400 	.word	0x40004400

08000f50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b08c      	sub	sp, #48	@ 0x30
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f58:	f107 031c 	add.w	r3, r7, #28
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	60da      	str	r2, [r3, #12]
 8000f66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a4d      	ldr	r2, [pc, #308]	@ (80010a4 <HAL_UART_MspInit+0x154>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d135      	bne.n	8000fde <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	61bb      	str	r3, [r7, #24]
 8000f76:	4b4c      	ldr	r3, [pc, #304]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 8000f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f7a:	4a4b      	ldr	r2, [pc, #300]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 8000f7c:	f043 0310 	orr.w	r3, r3, #16
 8000f80:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f82:	4b49      	ldr	r3, [pc, #292]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 8000f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f86:	f003 0310 	and.w	r3, r3, #16
 8000f8a:	61bb      	str	r3, [r7, #24]
 8000f8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	617b      	str	r3, [r7, #20]
 8000f92:	4b45      	ldr	r3, [pc, #276]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	4a44      	ldr	r2, [pc, #272]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9e:	4b42      	ldr	r3, [pc, #264]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	617b      	str	r3, [r7, #20]
 8000fa8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000faa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000fae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fbc:	2307      	movs	r3, #7
 8000fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc0:	f107 031c 	add.w	r3, r7, #28
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4839      	ldr	r0, [pc, #228]	@ (80010ac <HAL_UART_MspInit+0x15c>)
 8000fc8:	f000 fdc6 	bl	8001b58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2100      	movs	r1, #0
 8000fd0:	2025      	movs	r0, #37	@ 0x25
 8000fd2:	f000 fa0e 	bl	80013f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000fd6:	2025      	movs	r0, #37	@ 0x25
 8000fd8:	f000 fa27 	bl	800142a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000fdc:	e05e      	b.n	800109c <HAL_UART_MspInit+0x14c>
  else if(uartHandle->Instance==USART2)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a33      	ldr	r2, [pc, #204]	@ (80010b0 <HAL_UART_MspInit+0x160>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d159      	bne.n	800109c <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fe8:	2300      	movs	r3, #0
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	4b2e      	ldr	r3, [pc, #184]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff0:	4a2d      	ldr	r2, [pc, #180]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 8000ff2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ff6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff8:	4b2b      	ldr	r3, [pc, #172]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001000:	613b      	str	r3, [r7, #16]
 8001002:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001004:	2300      	movs	r3, #0
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	4b27      	ldr	r3, [pc, #156]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 800100a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100c:	4a26      	ldr	r2, [pc, #152]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 800100e:	f043 0301 	orr.w	r3, r3, #1
 8001012:	6313      	str	r3, [r2, #48]	@ 0x30
 8001014:	4b24      	ldr	r3, [pc, #144]	@ (80010a8 <HAL_UART_MspInit+0x158>)
 8001016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001018:	f003 0301 	and.w	r3, r3, #1
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001020:	230c      	movs	r3, #12
 8001022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001024:	2302      	movs	r3, #2
 8001026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102c:	2303      	movs	r3, #3
 800102e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001030:	2307      	movs	r3, #7
 8001032:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001034:	f107 031c 	add.w	r3, r7, #28
 8001038:	4619      	mov	r1, r3
 800103a:	481c      	ldr	r0, [pc, #112]	@ (80010ac <HAL_UART_MspInit+0x15c>)
 800103c:	f000 fd8c 	bl	8001b58 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001040:	4b1c      	ldr	r3, [pc, #112]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 8001042:	4a1d      	ldr	r2, [pc, #116]	@ (80010b8 <HAL_UART_MspInit+0x168>)
 8001044:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001046:	4b1b      	ldr	r3, [pc, #108]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 8001048:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800104c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800104e:	4b19      	ldr	r3, [pc, #100]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001054:	4b17      	ldr	r3, [pc, #92]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 8001056:	2200      	movs	r2, #0
 8001058:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800105a:	4b16      	ldr	r3, [pc, #88]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 800105c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001060:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001062:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 8001064:	2200      	movs	r2, #0
 8001066:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001068:	4b12      	ldr	r3, [pc, #72]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 800106a:	2200      	movs	r2, #0
 800106c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800106e:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 8001070:	2200      	movs	r2, #0
 8001072:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001074:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 8001076:	2200      	movs	r2, #0
 8001078:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800107a:	4b0e      	ldr	r3, [pc, #56]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 800107c:	2200      	movs	r2, #0
 800107e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001080:	480c      	ldr	r0, [pc, #48]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 8001082:	f000 f9ed 	bl	8001460 <HAL_DMA_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <HAL_UART_MspInit+0x140>
      Error_Handler();
 800108c:	f7ff fd8e 	bl	8000bac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a08      	ldr	r2, [pc, #32]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 8001094:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001096:	4a07      	ldr	r2, [pc, #28]	@ (80010b4 <HAL_UART_MspInit+0x164>)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800109c:	bf00      	nop
 800109e:	3730      	adds	r7, #48	@ 0x30
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40011000 	.word	0x40011000
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40020000 	.word	0x40020000
 80010b0:	40004400 	.word	0x40004400
 80010b4:	20000168 	.word	0x20000168
 80010b8:	40026088 	.word	0x40026088

080010bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80010bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010c0:	f7ff fe94 	bl	8000dec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010c4:	480c      	ldr	r0, [pc, #48]	@ (80010f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010c6:	490d      	ldr	r1, [pc, #52]	@ (80010fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001100 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010cc:	e002      	b.n	80010d4 <LoopCopyDataInit>

080010ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010d2:	3304      	adds	r3, #4

080010d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010d8:	d3f9      	bcc.n	80010ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010da:	4a0a      	ldr	r2, [pc, #40]	@ (8001104 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001108 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010e0:	e001      	b.n	80010e6 <LoopFillZerobss>

080010e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010e4:	3204      	adds	r2, #4

080010e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010e8:	d3fb      	bcc.n	80010e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010ea:	f003 f897 	bl	800421c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010ee:	f7ff fca1 	bl	8000a34 <main>
  bx  lr    
 80010f2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80010f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010fc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001100:	08005120 	.word	0x08005120
  ldr r2, =_sbss
 8001104:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001108:	20000318 	.word	0x20000318

0800110c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800110c:	e7fe      	b.n	800110c <ADC_IRQHandler>
	...

08001110 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001114:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <HAL_Init+0x40>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a0d      	ldr	r2, [pc, #52]	@ (8001150 <HAL_Init+0x40>)
 800111a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800111e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001120:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <HAL_Init+0x40>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a0a      	ldr	r2, [pc, #40]	@ (8001150 <HAL_Init+0x40>)
 8001126:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800112a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <HAL_Init+0x40>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a07      	ldr	r2, [pc, #28]	@ (8001150 <HAL_Init+0x40>)
 8001132:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001136:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001138:	2003      	movs	r0, #3
 800113a:	f000 f94f 	bl	80013dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800113e:	200f      	movs	r0, #15
 8001140:	f000 f808 	bl	8001154 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001144:	f7ff fd38 	bl	8000bb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40023c00 	.word	0x40023c00

08001154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800115c:	4b12      	ldr	r3, [pc, #72]	@ (80011a8 <HAL_InitTick+0x54>)
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <HAL_InitTick+0x58>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	4619      	mov	r1, r3
 8001166:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800116a:	fbb3 f3f1 	udiv	r3, r3, r1
 800116e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001172:	4618      	mov	r0, r3
 8001174:	f000 f967 	bl	8001446 <HAL_SYSTICK_Config>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e00e      	b.n	80011a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b0f      	cmp	r3, #15
 8001186:	d80a      	bhi.n	800119e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001188:	2200      	movs	r2, #0
 800118a:	6879      	ldr	r1, [r7, #4]
 800118c:	f04f 30ff 	mov.w	r0, #4294967295
 8001190:	f000 f92f 	bl	80013f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001194:	4a06      	ldr	r2, [pc, #24]	@ (80011b0 <HAL_InitTick+0x5c>)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800119a:	2300      	movs	r3, #0
 800119c:	e000      	b.n	80011a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	20000000 	.word	0x20000000
 80011ac:	20000008 	.word	0x20000008
 80011b0:	20000004 	.word	0x20000004

080011b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <HAL_IncTick+0x20>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <HAL_IncTick+0x24>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4413      	add	r3, r2
 80011c4:	4a04      	ldr	r2, [pc, #16]	@ (80011d8 <HAL_IncTick+0x24>)
 80011c6:	6013      	str	r3, [r2, #0]
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	20000008 	.word	0x20000008
 80011d8:	200001c8 	.word	0x200001c8

080011dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  return uwTick;
 80011e0:	4b03      	ldr	r3, [pc, #12]	@ (80011f0 <HAL_GetTick+0x14>)
 80011e2:	681b      	ldr	r3, [r3, #0]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	200001c8 	.word	0x200001c8

080011f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011fc:	f7ff ffee 	bl	80011dc <HAL_GetTick>
 8001200:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800120c:	d005      	beq.n	800121a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800120e:	4b0a      	ldr	r3, [pc, #40]	@ (8001238 <HAL_Delay+0x44>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	461a      	mov	r2, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	4413      	add	r3, r2
 8001218:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800121a:	bf00      	nop
 800121c:	f7ff ffde 	bl	80011dc <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	68fa      	ldr	r2, [r7, #12]
 8001228:	429a      	cmp	r2, r3
 800122a:	d8f7      	bhi.n	800121c <HAL_Delay+0x28>
  {
  }
}
 800122c:	bf00      	nop
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000008 	.word	0x20000008

0800123c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800123c:	b480      	push	{r7}
 800123e:	b085      	sub	sp, #20
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800124c:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <__NVIC_SetPriorityGrouping+0x44>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001252:	68ba      	ldr	r2, [r7, #8]
 8001254:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001258:	4013      	ands	r3, r2
 800125a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001264:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001268:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800126c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800126e:	4a04      	ldr	r2, [pc, #16]	@ (8001280 <__NVIC_SetPriorityGrouping+0x44>)
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	60d3      	str	r3, [r2, #12]
}
 8001274:	bf00      	nop
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001288:	4b04      	ldr	r3, [pc, #16]	@ (800129c <__NVIC_GetPriorityGrouping+0x18>)
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	0a1b      	lsrs	r3, r3, #8
 800128e:	f003 0307 	and.w	r3, r3, #7
}
 8001292:	4618      	mov	r0, r3
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	e000ed00 	.word	0xe000ed00

080012a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	db0b      	blt.n	80012ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	f003 021f 	and.w	r2, r3, #31
 80012b8:	4907      	ldr	r1, [pc, #28]	@ (80012d8 <__NVIC_EnableIRQ+0x38>)
 80012ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012be:	095b      	lsrs	r3, r3, #5
 80012c0:	2001      	movs	r0, #1
 80012c2:	fa00 f202 	lsl.w	r2, r0, r2
 80012c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	e000e100 	.word	0xe000e100

080012dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	6039      	str	r1, [r7, #0]
 80012e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	db0a      	blt.n	8001306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	490c      	ldr	r1, [pc, #48]	@ (8001328 <__NVIC_SetPriority+0x4c>)
 80012f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fa:	0112      	lsls	r2, r2, #4
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	440b      	add	r3, r1
 8001300:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001304:	e00a      	b.n	800131c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4908      	ldr	r1, [pc, #32]	@ (800132c <__NVIC_SetPriority+0x50>)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	f003 030f 	and.w	r3, r3, #15
 8001312:	3b04      	subs	r3, #4
 8001314:	0112      	lsls	r2, r2, #4
 8001316:	b2d2      	uxtb	r2, r2
 8001318:	440b      	add	r3, r1
 800131a:	761a      	strb	r2, [r3, #24]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	e000e100 	.word	0xe000e100
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001330:	b480      	push	{r7}
 8001332:	b089      	sub	sp, #36	@ 0x24
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	f1c3 0307 	rsb	r3, r3, #7
 800134a:	2b04      	cmp	r3, #4
 800134c:	bf28      	it	cs
 800134e:	2304      	movcs	r3, #4
 8001350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3304      	adds	r3, #4
 8001356:	2b06      	cmp	r3, #6
 8001358:	d902      	bls.n	8001360 <NVIC_EncodePriority+0x30>
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	3b03      	subs	r3, #3
 800135e:	e000      	b.n	8001362 <NVIC_EncodePriority+0x32>
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001364:	f04f 32ff 	mov.w	r2, #4294967295
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	43da      	mvns	r2, r3
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	401a      	ands	r2, r3
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001378:	f04f 31ff 	mov.w	r1, #4294967295
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	fa01 f303 	lsl.w	r3, r1, r3
 8001382:	43d9      	mvns	r1, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	4313      	orrs	r3, r2
         );
}
 800138a:	4618      	mov	r0, r3
 800138c:	3724      	adds	r7, #36	@ 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3b01      	subs	r3, #1
 80013a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013a8:	d301      	bcc.n	80013ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013aa:	2301      	movs	r3, #1
 80013ac:	e00f      	b.n	80013ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ae:	4a0a      	ldr	r2, [pc, #40]	@ (80013d8 <SysTick_Config+0x40>)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3b01      	subs	r3, #1
 80013b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013b6:	210f      	movs	r1, #15
 80013b8:	f04f 30ff 	mov.w	r0, #4294967295
 80013bc:	f7ff ff8e 	bl	80012dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <SysTick_Config+0x40>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013c6:	4b04      	ldr	r3, [pc, #16]	@ (80013d8 <SysTick_Config+0x40>)
 80013c8:	2207      	movs	r2, #7
 80013ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	e000e010 	.word	0xe000e010

080013dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff ff29 	bl	800123c <__NVIC_SetPriorityGrouping>
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b086      	sub	sp, #24
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	4603      	mov	r3, r0
 80013fa:	60b9      	str	r1, [r7, #8]
 80013fc:	607a      	str	r2, [r7, #4]
 80013fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001404:	f7ff ff3e 	bl	8001284 <__NVIC_GetPriorityGrouping>
 8001408:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	68b9      	ldr	r1, [r7, #8]
 800140e:	6978      	ldr	r0, [r7, #20]
 8001410:	f7ff ff8e 	bl	8001330 <NVIC_EncodePriority>
 8001414:	4602      	mov	r2, r0
 8001416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800141a:	4611      	mov	r1, r2
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff ff5d 	bl	80012dc <__NVIC_SetPriority>
}
 8001422:	bf00      	nop
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b082      	sub	sp, #8
 800142e:	af00      	add	r7, sp, #0
 8001430:	4603      	mov	r3, r0
 8001432:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff ff31 	bl	80012a0 <__NVIC_EnableIRQ>
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b082      	sub	sp, #8
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f7ff ffa2 	bl	8001398 <SysTick_Config>
 8001454:	4603      	mov	r3, r0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001468:	2300      	movs	r3, #0
 800146a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800146c:	f7ff feb6 	bl	80011dc <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d101      	bne.n	800147c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e099      	b.n	80015b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2202      	movs	r2, #2
 8001480:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2200      	movs	r2, #0
 8001488:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f022 0201 	bic.w	r2, r2, #1
 800149a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800149c:	e00f      	b.n	80014be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800149e:	f7ff fe9d 	bl	80011dc <HAL_GetTick>
 80014a2:	4602      	mov	r2, r0
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	2b05      	cmp	r3, #5
 80014aa:	d908      	bls.n	80014be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2220      	movs	r2, #32
 80014b0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2203      	movs	r2, #3
 80014b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e078      	b.n	80015b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0301 	and.w	r3, r3, #1
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1e8      	bne.n	800149e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80014d4:	697a      	ldr	r2, [r7, #20]
 80014d6:	4b38      	ldr	r3, [pc, #224]	@ (80015b8 <HAL_DMA_Init+0x158>)
 80014d8:	4013      	ands	r3, r2
 80014da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80014ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	691b      	ldr	r3, [r3, #16]
 80014f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001502:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6a1b      	ldr	r3, [r3, #32]
 8001508:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800150a:	697a      	ldr	r2, [r7, #20]
 800150c:	4313      	orrs	r3, r2
 800150e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001514:	2b04      	cmp	r3, #4
 8001516:	d107      	bne.n	8001528 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001520:	4313      	orrs	r3, r2
 8001522:	697a      	ldr	r2, [r7, #20]
 8001524:	4313      	orrs	r3, r2
 8001526:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	f023 0307 	bic.w	r3, r3, #7
 800153e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	4313      	orrs	r3, r2
 8001548:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800154e:	2b04      	cmp	r3, #4
 8001550:	d117      	bne.n	8001582 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	4313      	orrs	r3, r2
 800155a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001560:	2b00      	cmp	r3, #0
 8001562:	d00e      	beq.n	8001582 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f000 fa7b 	bl	8001a60 <DMA_CheckFifoParam>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d008      	beq.n	8001582 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2240      	movs	r2, #64	@ 0x40
 8001574:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2201      	movs	r2, #1
 800157a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800157e:	2301      	movs	r3, #1
 8001580:	e016      	b.n	80015b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f000 fa32 	bl	80019f4 <DMA_CalcBaseAndBitshift>
 8001590:	4603      	mov	r3, r0
 8001592:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001598:	223f      	movs	r2, #63	@ 0x3f
 800159a:	409a      	lsls	r2, r3
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2201      	movs	r2, #1
 80015aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80015ae:	2300      	movs	r3, #0
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3718      	adds	r7, #24
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	f010803f 	.word	0xf010803f

080015bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015c8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80015ca:	f7ff fe07 	bl	80011dc <HAL_GetTick>
 80015ce:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d008      	beq.n	80015ee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2280      	movs	r2, #128	@ 0x80
 80015e0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e052      	b.n	8001694 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f022 0216 	bic.w	r2, r2, #22
 80015fc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	695a      	ldr	r2, [r3, #20]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800160c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001612:	2b00      	cmp	r3, #0
 8001614:	d103      	bne.n	800161e <HAL_DMA_Abort+0x62>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800161a:	2b00      	cmp	r3, #0
 800161c:	d007      	beq.n	800162e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f022 0208 	bic.w	r2, r2, #8
 800162c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f022 0201 	bic.w	r2, r2, #1
 800163c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800163e:	e013      	b.n	8001668 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001640:	f7ff fdcc 	bl	80011dc <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b05      	cmp	r3, #5
 800164c:	d90c      	bls.n	8001668 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2220      	movs	r2, #32
 8001652:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2203      	movs	r2, #3
 8001658:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2200      	movs	r2, #0
 8001660:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e015      	b.n	8001694 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1e4      	bne.n	8001640 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800167a:	223f      	movs	r2, #63	@ 0x3f
 800167c:	409a      	lsls	r2, r3
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2201      	movs	r2, #1
 8001686:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2200      	movs	r2, #0
 800168e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001692:	2300      	movs	r3, #0
}
 8001694:	4618      	mov	r0, r3
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d004      	beq.n	80016ba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2280      	movs	r2, #128	@ 0x80
 80016b4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e00c      	b.n	80016d4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2205      	movs	r2, #5
 80016be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f022 0201 	bic.w	r2, r2, #1
 80016d0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80016ec:	4b8e      	ldr	r3, [pc, #568]	@ (8001928 <HAL_DMA_IRQHandler+0x248>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a8e      	ldr	r2, [pc, #568]	@ (800192c <HAL_DMA_IRQHandler+0x24c>)
 80016f2:	fba2 2303 	umull	r2, r3, r2, r3
 80016f6:	0a9b      	lsrs	r3, r3, #10
 80016f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800170a:	2208      	movs	r2, #8
 800170c:	409a      	lsls	r2, r3
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	4013      	ands	r3, r2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d01a      	beq.n	800174c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0304 	and.w	r3, r3, #4
 8001720:	2b00      	cmp	r3, #0
 8001722:	d013      	beq.n	800174c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0204 	bic.w	r2, r2, #4
 8001732:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001738:	2208      	movs	r2, #8
 800173a:	409a      	lsls	r2, r3
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001744:	f043 0201 	orr.w	r2, r3, #1
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001750:	2201      	movs	r2, #1
 8001752:	409a      	lsls	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	4013      	ands	r3, r2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d012      	beq.n	8001782 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	695b      	ldr	r3, [r3, #20]
 8001762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001766:	2b00      	cmp	r3, #0
 8001768:	d00b      	beq.n	8001782 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800176e:	2201      	movs	r2, #1
 8001770:	409a      	lsls	r2, r3
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800177a:	f043 0202 	orr.w	r2, r3, #2
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001786:	2204      	movs	r2, #4
 8001788:	409a      	lsls	r2, r3
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	4013      	ands	r3, r2
 800178e:	2b00      	cmp	r3, #0
 8001790:	d012      	beq.n	80017b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0302 	and.w	r3, r3, #2
 800179c:	2b00      	cmp	r3, #0
 800179e:	d00b      	beq.n	80017b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017a4:	2204      	movs	r2, #4
 80017a6:	409a      	lsls	r2, r3
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017b0:	f043 0204 	orr.w	r2, r3, #4
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017bc:	2210      	movs	r2, #16
 80017be:	409a      	lsls	r2, r3
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4013      	ands	r3, r2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d043      	beq.n	8001850 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0308 	and.w	r3, r3, #8
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d03c      	beq.n	8001850 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017da:	2210      	movs	r2, #16
 80017dc:	409a      	lsls	r2, r3
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d018      	beq.n	8001822 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d108      	bne.n	8001810 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001802:	2b00      	cmp	r3, #0
 8001804:	d024      	beq.n	8001850 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	4798      	blx	r3
 800180e:	e01f      	b.n	8001850 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001814:	2b00      	cmp	r3, #0
 8001816:	d01b      	beq.n	8001850 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	4798      	blx	r3
 8001820:	e016      	b.n	8001850 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800182c:	2b00      	cmp	r3, #0
 800182e:	d107      	bne.n	8001840 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f022 0208 	bic.w	r2, r2, #8
 800183e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001844:	2b00      	cmp	r3, #0
 8001846:	d003      	beq.n	8001850 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001854:	2220      	movs	r2, #32
 8001856:	409a      	lsls	r2, r3
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	4013      	ands	r3, r2
 800185c:	2b00      	cmp	r3, #0
 800185e:	f000 808f 	beq.w	8001980 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0310 	and.w	r3, r3, #16
 800186c:	2b00      	cmp	r3, #0
 800186e:	f000 8087 	beq.w	8001980 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001876:	2220      	movs	r2, #32
 8001878:	409a      	lsls	r2, r3
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b05      	cmp	r3, #5
 8001888:	d136      	bne.n	80018f8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f022 0216 	bic.w	r2, r2, #22
 8001898:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	695a      	ldr	r2, [r3, #20]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018a8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d103      	bne.n	80018ba <HAL_DMA_IRQHandler+0x1da>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d007      	beq.n	80018ca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f022 0208 	bic.w	r2, r2, #8
 80018c8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ce:	223f      	movs	r2, #63	@ 0x3f
 80018d0:	409a      	lsls	r2, r3
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2201      	movs	r2, #1
 80018da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d07e      	beq.n	80019ec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	4798      	blx	r3
        }
        return;
 80018f6:	e079      	b.n	80019ec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d01d      	beq.n	8001942 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d10d      	bne.n	8001930 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001918:	2b00      	cmp	r3, #0
 800191a:	d031      	beq.n	8001980 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	4798      	blx	r3
 8001924:	e02c      	b.n	8001980 <HAL_DMA_IRQHandler+0x2a0>
 8001926:	bf00      	nop
 8001928:	20000000 	.word	0x20000000
 800192c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001934:	2b00      	cmp	r3, #0
 8001936:	d023      	beq.n	8001980 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	4798      	blx	r3
 8001940:	e01e      	b.n	8001980 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800194c:	2b00      	cmp	r3, #0
 800194e:	d10f      	bne.n	8001970 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f022 0210 	bic.w	r2, r2, #16
 800195e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001974:	2b00      	cmp	r3, #0
 8001976:	d003      	beq.n	8001980 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001984:	2b00      	cmp	r3, #0
 8001986:	d032      	beq.n	80019ee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800198c:	f003 0301 	and.w	r3, r3, #1
 8001990:	2b00      	cmp	r3, #0
 8001992:	d022      	beq.n	80019da <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2205      	movs	r2, #5
 8001998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f022 0201 	bic.w	r2, r2, #1
 80019aa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	3301      	adds	r3, #1
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	697a      	ldr	r2, [r7, #20]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d307      	bcc.n	80019c8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1f2      	bne.n	80019ac <HAL_DMA_IRQHandler+0x2cc>
 80019c6:	e000      	b.n	80019ca <HAL_DMA_IRQHandler+0x2ea>
          break;
 80019c8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2201      	movs	r2, #1
 80019ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d005      	beq.n	80019ee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	4798      	blx	r3
 80019ea:	e000      	b.n	80019ee <HAL_DMA_IRQHandler+0x30e>
        return;
 80019ec:	bf00      	nop
    }
  }
}
 80019ee:	3718      	adds	r7, #24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	3b10      	subs	r3, #16
 8001a04:	4a14      	ldr	r2, [pc, #80]	@ (8001a58 <DMA_CalcBaseAndBitshift+0x64>)
 8001a06:	fba2 2303 	umull	r2, r3, r2, r3
 8001a0a:	091b      	lsrs	r3, r3, #4
 8001a0c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001a0e:	4a13      	ldr	r2, [pc, #76]	@ (8001a5c <DMA_CalcBaseAndBitshift+0x68>)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	4413      	add	r3, r2
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2b03      	cmp	r3, #3
 8001a20:	d909      	bls.n	8001a36 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001a2a:	f023 0303 	bic.w	r3, r3, #3
 8001a2e:	1d1a      	adds	r2, r3, #4
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a34:	e007      	b.n	8001a46 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001a3e:	f023 0303 	bic.w	r3, r3, #3
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3714      	adds	r7, #20
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	aaaaaaab 	.word	0xaaaaaaab
 8001a5c:	080050d4 	.word	0x080050d4

08001a60 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a70:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	699b      	ldr	r3, [r3, #24]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d11f      	bne.n	8001aba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2b03      	cmp	r3, #3
 8001a7e:	d856      	bhi.n	8001b2e <DMA_CheckFifoParam+0xce>
 8001a80:	a201      	add	r2, pc, #4	@ (adr r2, 8001a88 <DMA_CheckFifoParam+0x28>)
 8001a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a86:	bf00      	nop
 8001a88:	08001a99 	.word	0x08001a99
 8001a8c:	08001aab 	.word	0x08001aab
 8001a90:	08001a99 	.word	0x08001a99
 8001a94:	08001b2f 	.word	0x08001b2f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d046      	beq.n	8001b32 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001aa8:	e043      	b.n	8001b32 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ab2:	d140      	bne.n	8001b36 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ab8:	e03d      	b.n	8001b36 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ac2:	d121      	bne.n	8001b08 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	2b03      	cmp	r3, #3
 8001ac8:	d837      	bhi.n	8001b3a <DMA_CheckFifoParam+0xda>
 8001aca:	a201      	add	r2, pc, #4	@ (adr r2, 8001ad0 <DMA_CheckFifoParam+0x70>)
 8001acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad0:	08001ae1 	.word	0x08001ae1
 8001ad4:	08001ae7 	.word	0x08001ae7
 8001ad8:	08001ae1 	.word	0x08001ae1
 8001adc:	08001af9 	.word	0x08001af9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8001ae4:	e030      	b.n	8001b48 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d025      	beq.n	8001b3e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001af6:	e022      	b.n	8001b3e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001afc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001b00:	d11f      	bne.n	8001b42 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001b06:	e01c      	b.n	8001b42 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d903      	bls.n	8001b16 <DMA_CheckFifoParam+0xb6>
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	2b03      	cmp	r3, #3
 8001b12:	d003      	beq.n	8001b1c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001b14:	e018      	b.n	8001b48 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	73fb      	strb	r3, [r7, #15]
      break;
 8001b1a:	e015      	b.n	8001b48 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d00e      	beq.n	8001b46 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	73fb      	strb	r3, [r7, #15]
      break;
 8001b2c:	e00b      	b.n	8001b46 <DMA_CheckFifoParam+0xe6>
      break;
 8001b2e:	bf00      	nop
 8001b30:	e00a      	b.n	8001b48 <DMA_CheckFifoParam+0xe8>
      break;
 8001b32:	bf00      	nop
 8001b34:	e008      	b.n	8001b48 <DMA_CheckFifoParam+0xe8>
      break;
 8001b36:	bf00      	nop
 8001b38:	e006      	b.n	8001b48 <DMA_CheckFifoParam+0xe8>
      break;
 8001b3a:	bf00      	nop
 8001b3c:	e004      	b.n	8001b48 <DMA_CheckFifoParam+0xe8>
      break;
 8001b3e:	bf00      	nop
 8001b40:	e002      	b.n	8001b48 <DMA_CheckFifoParam+0xe8>
      break;   
 8001b42:	bf00      	nop
 8001b44:	e000      	b.n	8001b48 <DMA_CheckFifoParam+0xe8>
      break;
 8001b46:	bf00      	nop
    }
  } 
  
  return status; 
 8001b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3714      	adds	r7, #20
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop

08001b58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b089      	sub	sp, #36	@ 0x24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61fb      	str	r3, [r7, #28]
 8001b72:	e159      	b.n	8001e28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b74:	2201      	movs	r2, #1
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	4013      	ands	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	f040 8148 	bne.w	8001e22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d005      	beq.n	8001baa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d130      	bne.n	8001c0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	2203      	movs	r2, #3
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	68da      	ldr	r2, [r3, #12]
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001be0:	2201      	movs	r2, #1
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	4013      	ands	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	091b      	lsrs	r3, r3, #4
 8001bf6:	f003 0201 	and.w	r2, r3, #1
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 0303 	and.w	r3, r3, #3
 8001c14:	2b03      	cmp	r3, #3
 8001c16:	d017      	beq.n	8001c48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	2203      	movs	r2, #3
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f003 0303 	and.w	r3, r3, #3
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d123      	bne.n	8001c9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	08da      	lsrs	r2, r3, #3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	3208      	adds	r2, #8
 8001c5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	f003 0307 	and.w	r3, r3, #7
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	220f      	movs	r2, #15
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	43db      	mvns	r3, r3
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	4013      	ands	r3, r2
 8001c76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	691a      	ldr	r2, [r3, #16]
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	08da      	lsrs	r2, r3, #3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	3208      	adds	r2, #8
 8001c96:	69b9      	ldr	r1, [r7, #24]
 8001c98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	2203      	movs	r2, #3
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	43db      	mvns	r3, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f003 0203 	and.w	r2, r3, #3
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	f000 80a2 	beq.w	8001e22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	4b57      	ldr	r3, [pc, #348]	@ (8001e40 <HAL_GPIO_Init+0x2e8>)
 8001ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce6:	4a56      	ldr	r2, [pc, #344]	@ (8001e40 <HAL_GPIO_Init+0x2e8>)
 8001ce8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cee:	4b54      	ldr	r3, [pc, #336]	@ (8001e40 <HAL_GPIO_Init+0x2e8>)
 8001cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cfa:	4a52      	ldr	r2, [pc, #328]	@ (8001e44 <HAL_GPIO_Init+0x2ec>)
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	089b      	lsrs	r3, r3, #2
 8001d00:	3302      	adds	r3, #2
 8001d02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	f003 0303 	and.w	r3, r3, #3
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	220f      	movs	r2, #15
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43db      	mvns	r3, r3
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a49      	ldr	r2, [pc, #292]	@ (8001e48 <HAL_GPIO_Init+0x2f0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d019      	beq.n	8001d5a <HAL_GPIO_Init+0x202>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a48      	ldr	r2, [pc, #288]	@ (8001e4c <HAL_GPIO_Init+0x2f4>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d013      	beq.n	8001d56 <HAL_GPIO_Init+0x1fe>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a47      	ldr	r2, [pc, #284]	@ (8001e50 <HAL_GPIO_Init+0x2f8>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d00d      	beq.n	8001d52 <HAL_GPIO_Init+0x1fa>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a46      	ldr	r2, [pc, #280]	@ (8001e54 <HAL_GPIO_Init+0x2fc>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d007      	beq.n	8001d4e <HAL_GPIO_Init+0x1f6>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a45      	ldr	r2, [pc, #276]	@ (8001e58 <HAL_GPIO_Init+0x300>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d101      	bne.n	8001d4a <HAL_GPIO_Init+0x1f2>
 8001d46:	2304      	movs	r3, #4
 8001d48:	e008      	b.n	8001d5c <HAL_GPIO_Init+0x204>
 8001d4a:	2307      	movs	r3, #7
 8001d4c:	e006      	b.n	8001d5c <HAL_GPIO_Init+0x204>
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e004      	b.n	8001d5c <HAL_GPIO_Init+0x204>
 8001d52:	2302      	movs	r3, #2
 8001d54:	e002      	b.n	8001d5c <HAL_GPIO_Init+0x204>
 8001d56:	2301      	movs	r3, #1
 8001d58:	e000      	b.n	8001d5c <HAL_GPIO_Init+0x204>
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	69fa      	ldr	r2, [r7, #28]
 8001d5e:	f002 0203 	and.w	r2, r2, #3
 8001d62:	0092      	lsls	r2, r2, #2
 8001d64:	4093      	lsls	r3, r2
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d6c:	4935      	ldr	r1, [pc, #212]	@ (8001e44 <HAL_GPIO_Init+0x2ec>)
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	089b      	lsrs	r3, r3, #2
 8001d72:	3302      	adds	r3, #2
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d7a:	4b38      	ldr	r3, [pc, #224]	@ (8001e5c <HAL_GPIO_Init+0x304>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	43db      	mvns	r3, r3
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	4013      	ands	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d9e:	4a2f      	ldr	r2, [pc, #188]	@ (8001e5c <HAL_GPIO_Init+0x304>)
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001da4:	4b2d      	ldr	r3, [pc, #180]	@ (8001e5c <HAL_GPIO_Init+0x304>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	43db      	mvns	r3, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4013      	ands	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d003      	beq.n	8001dc8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dc8:	4a24      	ldr	r2, [pc, #144]	@ (8001e5c <HAL_GPIO_Init+0x304>)
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dce:	4b23      	ldr	r3, [pc, #140]	@ (8001e5c <HAL_GPIO_Init+0x304>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001df2:	4a1a      	ldr	r2, [pc, #104]	@ (8001e5c <HAL_GPIO_Init+0x304>)
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001df8:	4b18      	ldr	r3, [pc, #96]	@ (8001e5c <HAL_GPIO_Init+0x304>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	43db      	mvns	r3, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4013      	ands	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d003      	beq.n	8001e1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e1c:	4a0f      	ldr	r2, [pc, #60]	@ (8001e5c <HAL_GPIO_Init+0x304>)
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	3301      	adds	r3, #1
 8001e26:	61fb      	str	r3, [r7, #28]
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	2b0f      	cmp	r3, #15
 8001e2c:	f67f aea2 	bls.w	8001b74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e30:	bf00      	nop
 8001e32:	bf00      	nop
 8001e34:	3724      	adds	r7, #36	@ 0x24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800
 8001e44:	40013800 	.word	0x40013800
 8001e48:	40020000 	.word	0x40020000
 8001e4c:	40020400 	.word	0x40020400
 8001e50:	40020800 	.word	0x40020800
 8001e54:	40020c00 	.word	0x40020c00
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	40013c00 	.word	0x40013c00

08001e60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	691a      	ldr	r2, [r3, #16]
 8001e70:	887b      	ldrh	r3, [r7, #2]
 8001e72:	4013      	ands	r3, r2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d002      	beq.n	8001e7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	73fb      	strb	r3, [r7, #15]
 8001e7c:	e001      	b.n	8001e82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	807b      	strh	r3, [r7, #2]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ea0:	787b      	ldrb	r3, [r7, #1]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ea6:	887a      	ldrh	r2, [r7, #2]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001eac:	e003      	b.n	8001eb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eae:	887b      	ldrh	r3, [r7, #2]
 8001eb0:	041a      	lsls	r2, r3, #16
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	619a      	str	r2, [r3, #24]
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
	...

08001ec4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e267      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d075      	beq.n	8001fce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ee2:	4b88      	ldr	r3, [pc, #544]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	f003 030c 	and.w	r3, r3, #12
 8001eea:	2b04      	cmp	r3, #4
 8001eec:	d00c      	beq.n	8001f08 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eee:	4b85      	ldr	r3, [pc, #532]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ef6:	2b08      	cmp	r3, #8
 8001ef8:	d112      	bne.n	8001f20 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001efa:	4b82      	ldr	r3, [pc, #520]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f06:	d10b      	bne.n	8001f20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f08:	4b7e      	ldr	r3, [pc, #504]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d05b      	beq.n	8001fcc <HAL_RCC_OscConfig+0x108>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d157      	bne.n	8001fcc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e242      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f28:	d106      	bne.n	8001f38 <HAL_RCC_OscConfig+0x74>
 8001f2a:	4b76      	ldr	r3, [pc, #472]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a75      	ldr	r2, [pc, #468]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f34:	6013      	str	r3, [r2, #0]
 8001f36:	e01d      	b.n	8001f74 <HAL_RCC_OscConfig+0xb0>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f40:	d10c      	bne.n	8001f5c <HAL_RCC_OscConfig+0x98>
 8001f42:	4b70      	ldr	r3, [pc, #448]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a6f      	ldr	r2, [pc, #444]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	4b6d      	ldr	r3, [pc, #436]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a6c      	ldr	r2, [pc, #432]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f58:	6013      	str	r3, [r2, #0]
 8001f5a:	e00b      	b.n	8001f74 <HAL_RCC_OscConfig+0xb0>
 8001f5c:	4b69      	ldr	r3, [pc, #420]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a68      	ldr	r2, [pc, #416]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f66:	6013      	str	r3, [r2, #0]
 8001f68:	4b66      	ldr	r3, [pc, #408]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a65      	ldr	r2, [pc, #404]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d013      	beq.n	8001fa4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7c:	f7ff f92e 	bl	80011dc <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f84:	f7ff f92a 	bl	80011dc <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b64      	cmp	r3, #100	@ 0x64
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e207      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f96:	4b5b      	ldr	r3, [pc, #364]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d0f0      	beq.n	8001f84 <HAL_RCC_OscConfig+0xc0>
 8001fa2:	e014      	b.n	8001fce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa4:	f7ff f91a 	bl	80011dc <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fac:	f7ff f916 	bl	80011dc <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b64      	cmp	r3, #100	@ 0x64
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e1f3      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fbe:	4b51      	ldr	r3, [pc, #324]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1f0      	bne.n	8001fac <HAL_RCC_OscConfig+0xe8>
 8001fca:	e000      	b.n	8001fce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d063      	beq.n	80020a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fda:	4b4a      	ldr	r3, [pc, #296]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00b      	beq.n	8001ffe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fe6:	4b47      	ldr	r3, [pc, #284]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fee:	2b08      	cmp	r3, #8
 8001ff0:	d11c      	bne.n	800202c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ff2:	4b44      	ldr	r3, [pc, #272]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d116      	bne.n	800202c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ffe:	4b41      	ldr	r3, [pc, #260]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d005      	beq.n	8002016 <HAL_RCC_OscConfig+0x152>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d001      	beq.n	8002016 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e1c7      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002016:	4b3b      	ldr	r3, [pc, #236]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	4937      	ldr	r1, [pc, #220]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8002026:	4313      	orrs	r3, r2
 8002028:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800202a:	e03a      	b.n	80020a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d020      	beq.n	8002076 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002034:	4b34      	ldr	r3, [pc, #208]	@ (8002108 <HAL_RCC_OscConfig+0x244>)
 8002036:	2201      	movs	r2, #1
 8002038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203a:	f7ff f8cf 	bl	80011dc <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002042:	f7ff f8cb 	bl	80011dc <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e1a8      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002054:	4b2b      	ldr	r3, [pc, #172]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0f0      	beq.n	8002042 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002060:	4b28      	ldr	r3, [pc, #160]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	00db      	lsls	r3, r3, #3
 800206e:	4925      	ldr	r1, [pc, #148]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8002070:	4313      	orrs	r3, r2
 8002072:	600b      	str	r3, [r1, #0]
 8002074:	e015      	b.n	80020a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002076:	4b24      	ldr	r3, [pc, #144]	@ (8002108 <HAL_RCC_OscConfig+0x244>)
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800207c:	f7ff f8ae 	bl	80011dc <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002084:	f7ff f8aa 	bl	80011dc <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e187      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002096:	4b1b      	ldr	r3, [pc, #108]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1f0      	bne.n	8002084 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d036      	beq.n	800211c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d016      	beq.n	80020e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020b6:	4b15      	ldr	r3, [pc, #84]	@ (800210c <HAL_RCC_OscConfig+0x248>)
 80020b8:	2201      	movs	r2, #1
 80020ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020bc:	f7ff f88e 	bl	80011dc <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020c4:	f7ff f88a 	bl	80011dc <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e167      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002104 <HAL_RCC_OscConfig+0x240>)
 80020d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d0f0      	beq.n	80020c4 <HAL_RCC_OscConfig+0x200>
 80020e2:	e01b      	b.n	800211c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020e4:	4b09      	ldr	r3, [pc, #36]	@ (800210c <HAL_RCC_OscConfig+0x248>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ea:	f7ff f877 	bl	80011dc <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020f0:	e00e      	b.n	8002110 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020f2:	f7ff f873 	bl	80011dc <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d907      	bls.n	8002110 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e150      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
 8002104:	40023800 	.word	0x40023800
 8002108:	42470000 	.word	0x42470000
 800210c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002110:	4b88      	ldr	r3, [pc, #544]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 8002112:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1ea      	bne.n	80020f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0304 	and.w	r3, r3, #4
 8002124:	2b00      	cmp	r3, #0
 8002126:	f000 8097 	beq.w	8002258 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800212a:	2300      	movs	r3, #0
 800212c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800212e:	4b81      	ldr	r3, [pc, #516]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 8002130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10f      	bne.n	800215a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60bb      	str	r3, [r7, #8]
 800213e:	4b7d      	ldr	r3, [pc, #500]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	4a7c      	ldr	r2, [pc, #496]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 8002144:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002148:	6413      	str	r3, [r2, #64]	@ 0x40
 800214a:	4b7a      	ldr	r3, [pc, #488]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002152:	60bb      	str	r3, [r7, #8]
 8002154:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002156:	2301      	movs	r3, #1
 8002158:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800215a:	4b77      	ldr	r3, [pc, #476]	@ (8002338 <HAL_RCC_OscConfig+0x474>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002162:	2b00      	cmp	r3, #0
 8002164:	d118      	bne.n	8002198 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002166:	4b74      	ldr	r3, [pc, #464]	@ (8002338 <HAL_RCC_OscConfig+0x474>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a73      	ldr	r2, [pc, #460]	@ (8002338 <HAL_RCC_OscConfig+0x474>)
 800216c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002170:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002172:	f7ff f833 	bl	80011dc <HAL_GetTick>
 8002176:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002178:	e008      	b.n	800218c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800217a:	f7ff f82f 	bl	80011dc <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	2b02      	cmp	r3, #2
 8002186:	d901      	bls.n	800218c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e10c      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800218c:	4b6a      	ldr	r3, [pc, #424]	@ (8002338 <HAL_RCC_OscConfig+0x474>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0f0      	beq.n	800217a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d106      	bne.n	80021ae <HAL_RCC_OscConfig+0x2ea>
 80021a0:	4b64      	ldr	r3, [pc, #400]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80021a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a4:	4a63      	ldr	r2, [pc, #396]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80021a6:	f043 0301 	orr.w	r3, r3, #1
 80021aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ac:	e01c      	b.n	80021e8 <HAL_RCC_OscConfig+0x324>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	2b05      	cmp	r3, #5
 80021b4:	d10c      	bne.n	80021d0 <HAL_RCC_OscConfig+0x30c>
 80021b6:	4b5f      	ldr	r3, [pc, #380]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80021b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ba:	4a5e      	ldr	r2, [pc, #376]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80021bc:	f043 0304 	orr.w	r3, r3, #4
 80021c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80021c2:	4b5c      	ldr	r3, [pc, #368]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80021c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021c6:	4a5b      	ldr	r2, [pc, #364]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80021c8:	f043 0301 	orr.w	r3, r3, #1
 80021cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ce:	e00b      	b.n	80021e8 <HAL_RCC_OscConfig+0x324>
 80021d0:	4b58      	ldr	r3, [pc, #352]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80021d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d4:	4a57      	ldr	r2, [pc, #348]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80021d6:	f023 0301 	bic.w	r3, r3, #1
 80021da:	6713      	str	r3, [r2, #112]	@ 0x70
 80021dc:	4b55      	ldr	r3, [pc, #340]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80021de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e0:	4a54      	ldr	r2, [pc, #336]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80021e2:	f023 0304 	bic.w	r3, r3, #4
 80021e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d015      	beq.n	800221c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f0:	f7fe fff4 	bl	80011dc <HAL_GetTick>
 80021f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f6:	e00a      	b.n	800220e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021f8:	f7fe fff0 	bl	80011dc <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002206:	4293      	cmp	r3, r2
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e0cb      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800220e:	4b49      	ldr	r3, [pc, #292]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 8002210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d0ee      	beq.n	80021f8 <HAL_RCC_OscConfig+0x334>
 800221a:	e014      	b.n	8002246 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800221c:	f7fe ffde 	bl	80011dc <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002222:	e00a      	b.n	800223a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002224:	f7fe ffda 	bl	80011dc <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002232:	4293      	cmp	r3, r2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e0b5      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800223a:	4b3e      	ldr	r3, [pc, #248]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 800223c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1ee      	bne.n	8002224 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002246:	7dfb      	ldrb	r3, [r7, #23]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d105      	bne.n	8002258 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800224c:	4b39      	ldr	r3, [pc, #228]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 800224e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002250:	4a38      	ldr	r2, [pc, #224]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 8002252:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002256:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	2b00      	cmp	r3, #0
 800225e:	f000 80a1 	beq.w	80023a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002262:	4b34      	ldr	r3, [pc, #208]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 030c 	and.w	r3, r3, #12
 800226a:	2b08      	cmp	r3, #8
 800226c:	d05c      	beq.n	8002328 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	2b02      	cmp	r3, #2
 8002274:	d141      	bne.n	80022fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002276:	4b31      	ldr	r3, [pc, #196]	@ (800233c <HAL_RCC_OscConfig+0x478>)
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227c:	f7fe ffae 	bl	80011dc <HAL_GetTick>
 8002280:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002282:	e008      	b.n	8002296 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002284:	f7fe ffaa 	bl	80011dc <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	2b02      	cmp	r3, #2
 8002290:	d901      	bls.n	8002296 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e087      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002296:	4b27      	ldr	r3, [pc, #156]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d1f0      	bne.n	8002284 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69da      	ldr	r2, [r3, #28]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b0:	019b      	lsls	r3, r3, #6
 80022b2:	431a      	orrs	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b8:	085b      	lsrs	r3, r3, #1
 80022ba:	3b01      	subs	r3, #1
 80022bc:	041b      	lsls	r3, r3, #16
 80022be:	431a      	orrs	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c4:	061b      	lsls	r3, r3, #24
 80022c6:	491b      	ldr	r1, [pc, #108]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022cc:	4b1b      	ldr	r3, [pc, #108]	@ (800233c <HAL_RCC_OscConfig+0x478>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d2:	f7fe ff83 	bl	80011dc <HAL_GetTick>
 80022d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022da:	f7fe ff7f 	bl	80011dc <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e05c      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ec:	4b11      	ldr	r3, [pc, #68]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0f0      	beq.n	80022da <HAL_RCC_OscConfig+0x416>
 80022f8:	e054      	b.n	80023a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022fa:	4b10      	ldr	r3, [pc, #64]	@ (800233c <HAL_RCC_OscConfig+0x478>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002300:	f7fe ff6c 	bl	80011dc <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002308:	f7fe ff68 	bl	80011dc <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b02      	cmp	r3, #2
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e045      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800231a:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <HAL_RCC_OscConfig+0x470>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1f0      	bne.n	8002308 <HAL_RCC_OscConfig+0x444>
 8002326:	e03d      	b.n	80023a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d107      	bne.n	8002340 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e038      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
 8002334:	40023800 	.word	0x40023800
 8002338:	40007000 	.word	0x40007000
 800233c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002340:	4b1b      	ldr	r3, [pc, #108]	@ (80023b0 <HAL_RCC_OscConfig+0x4ec>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	2b01      	cmp	r3, #1
 800234c:	d028      	beq.n	80023a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002358:	429a      	cmp	r2, r3
 800235a:	d121      	bne.n	80023a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002366:	429a      	cmp	r2, r3
 8002368:	d11a      	bne.n	80023a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800236a:	68fa      	ldr	r2, [r7, #12]
 800236c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002370:	4013      	ands	r3, r2
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002376:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002378:	4293      	cmp	r3, r2
 800237a:	d111      	bne.n	80023a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002386:	085b      	lsrs	r3, r3, #1
 8002388:	3b01      	subs	r3, #1
 800238a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800238c:	429a      	cmp	r2, r3
 800238e:	d107      	bne.n	80023a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800239a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800239c:	429a      	cmp	r2, r3
 800239e:	d001      	beq.n	80023a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e000      	b.n	80023a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3718      	adds	r7, #24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40023800 	.word	0x40023800

080023b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d101      	bne.n	80023c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e0cc      	b.n	8002562 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023c8:	4b68      	ldr	r3, [pc, #416]	@ (800256c <HAL_RCC_ClockConfig+0x1b8>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0307 	and.w	r3, r3, #7
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d90c      	bls.n	80023f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d6:	4b65      	ldr	r3, [pc, #404]	@ (800256c <HAL_RCC_ClockConfig+0x1b8>)
 80023d8:	683a      	ldr	r2, [r7, #0]
 80023da:	b2d2      	uxtb	r2, r2
 80023dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023de:	4b63      	ldr	r3, [pc, #396]	@ (800256c <HAL_RCC_ClockConfig+0x1b8>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	683a      	ldr	r2, [r7, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d001      	beq.n	80023f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e0b8      	b.n	8002562 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d020      	beq.n	800243e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0304 	and.w	r3, r3, #4
 8002404:	2b00      	cmp	r3, #0
 8002406:	d005      	beq.n	8002414 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002408:	4b59      	ldr	r3, [pc, #356]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	4a58      	ldr	r2, [pc, #352]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 800240e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002412:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0308 	and.w	r3, r3, #8
 800241c:	2b00      	cmp	r3, #0
 800241e:	d005      	beq.n	800242c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002420:	4b53      	ldr	r3, [pc, #332]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	4a52      	ldr	r2, [pc, #328]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800242a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800242c:	4b50      	ldr	r3, [pc, #320]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	494d      	ldr	r1, [pc, #308]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 800243a:	4313      	orrs	r3, r2
 800243c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	2b00      	cmp	r3, #0
 8002448:	d044      	beq.n	80024d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d107      	bne.n	8002462 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002452:	4b47      	ldr	r3, [pc, #284]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d119      	bne.n	8002492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e07f      	b.n	8002562 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b02      	cmp	r3, #2
 8002468:	d003      	beq.n	8002472 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800246e:	2b03      	cmp	r3, #3
 8002470:	d107      	bne.n	8002482 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002472:	4b3f      	ldr	r3, [pc, #252]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d109      	bne.n	8002492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e06f      	b.n	8002562 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002482:	4b3b      	ldr	r3, [pc, #236]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e067      	b.n	8002562 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002492:	4b37      	ldr	r3, [pc, #220]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f023 0203 	bic.w	r2, r3, #3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	4934      	ldr	r1, [pc, #208]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024a4:	f7fe fe9a 	bl	80011dc <HAL_GetTick>
 80024a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024aa:	e00a      	b.n	80024c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ac:	f7fe fe96 	bl	80011dc <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e04f      	b.n	8002562 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 020c 	and.w	r2, r3, #12
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d1eb      	bne.n	80024ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024d4:	4b25      	ldr	r3, [pc, #148]	@ (800256c <HAL_RCC_ClockConfig+0x1b8>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0307 	and.w	r3, r3, #7
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d20c      	bcs.n	80024fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e2:	4b22      	ldr	r3, [pc, #136]	@ (800256c <HAL_RCC_ClockConfig+0x1b8>)
 80024e4:	683a      	ldr	r2, [r7, #0]
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ea:	4b20      	ldr	r3, [pc, #128]	@ (800256c <HAL_RCC_ClockConfig+0x1b8>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	683a      	ldr	r2, [r7, #0]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d001      	beq.n	80024fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e032      	b.n	8002562 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0304 	and.w	r3, r3, #4
 8002504:	2b00      	cmp	r3, #0
 8002506:	d008      	beq.n	800251a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002508:	4b19      	ldr	r3, [pc, #100]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	4916      	ldr	r1, [pc, #88]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 8002516:	4313      	orrs	r3, r2
 8002518:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0308 	and.w	r3, r3, #8
 8002522:	2b00      	cmp	r3, #0
 8002524:	d009      	beq.n	800253a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002526:	4b12      	ldr	r3, [pc, #72]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	691b      	ldr	r3, [r3, #16]
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	490e      	ldr	r1, [pc, #56]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 8002536:	4313      	orrs	r3, r2
 8002538:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800253a:	f000 f821 	bl	8002580 <HAL_RCC_GetSysClockFreq>
 800253e:	4602      	mov	r2, r0
 8002540:	4b0b      	ldr	r3, [pc, #44]	@ (8002570 <HAL_RCC_ClockConfig+0x1bc>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	091b      	lsrs	r3, r3, #4
 8002546:	f003 030f 	and.w	r3, r3, #15
 800254a:	490a      	ldr	r1, [pc, #40]	@ (8002574 <HAL_RCC_ClockConfig+0x1c0>)
 800254c:	5ccb      	ldrb	r3, [r1, r3]
 800254e:	fa22 f303 	lsr.w	r3, r2, r3
 8002552:	4a09      	ldr	r2, [pc, #36]	@ (8002578 <HAL_RCC_ClockConfig+0x1c4>)
 8002554:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002556:	4b09      	ldr	r3, [pc, #36]	@ (800257c <HAL_RCC_ClockConfig+0x1c8>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f7fe fdfa 	bl	8001154 <HAL_InitTick>

  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40023c00 	.word	0x40023c00
 8002570:	40023800 	.word	0x40023800
 8002574:	080050bc 	.word	0x080050bc
 8002578:	20000000 	.word	0x20000000
 800257c:	20000004 	.word	0x20000004

08002580 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002580:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002584:	b094      	sub	sp, #80	@ 0x50
 8002586:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002588:	2300      	movs	r3, #0
 800258a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800258c:	2300      	movs	r3, #0
 800258e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002590:	2300      	movs	r3, #0
 8002592:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002598:	4b79      	ldr	r3, [pc, #484]	@ (8002780 <HAL_RCC_GetSysClockFreq+0x200>)
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f003 030c 	and.w	r3, r3, #12
 80025a0:	2b08      	cmp	r3, #8
 80025a2:	d00d      	beq.n	80025c0 <HAL_RCC_GetSysClockFreq+0x40>
 80025a4:	2b08      	cmp	r3, #8
 80025a6:	f200 80e1 	bhi.w	800276c <HAL_RCC_GetSysClockFreq+0x1ec>
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d002      	beq.n	80025b4 <HAL_RCC_GetSysClockFreq+0x34>
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	d003      	beq.n	80025ba <HAL_RCC_GetSysClockFreq+0x3a>
 80025b2:	e0db      	b.n	800276c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025b4:	4b73      	ldr	r3, [pc, #460]	@ (8002784 <HAL_RCC_GetSysClockFreq+0x204>)
 80025b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025b8:	e0db      	b.n	8002772 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025ba:	4b73      	ldr	r3, [pc, #460]	@ (8002788 <HAL_RCC_GetSysClockFreq+0x208>)
 80025bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025be:	e0d8      	b.n	8002772 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025c0:	4b6f      	ldr	r3, [pc, #444]	@ (8002780 <HAL_RCC_GetSysClockFreq+0x200>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025ca:	4b6d      	ldr	r3, [pc, #436]	@ (8002780 <HAL_RCC_GetSysClockFreq+0x200>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d063      	beq.n	800269e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025d6:	4b6a      	ldr	r3, [pc, #424]	@ (8002780 <HAL_RCC_GetSysClockFreq+0x200>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	099b      	lsrs	r3, r3, #6
 80025dc:	2200      	movs	r2, #0
 80025de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80025e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80025ea:	2300      	movs	r3, #0
 80025ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80025ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80025f2:	4622      	mov	r2, r4
 80025f4:	462b      	mov	r3, r5
 80025f6:	f04f 0000 	mov.w	r0, #0
 80025fa:	f04f 0100 	mov.w	r1, #0
 80025fe:	0159      	lsls	r1, r3, #5
 8002600:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002604:	0150      	lsls	r0, r2, #5
 8002606:	4602      	mov	r2, r0
 8002608:	460b      	mov	r3, r1
 800260a:	4621      	mov	r1, r4
 800260c:	1a51      	subs	r1, r2, r1
 800260e:	6139      	str	r1, [r7, #16]
 8002610:	4629      	mov	r1, r5
 8002612:	eb63 0301 	sbc.w	r3, r3, r1
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	f04f 0200 	mov.w	r2, #0
 800261c:	f04f 0300 	mov.w	r3, #0
 8002620:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002624:	4659      	mov	r1, fp
 8002626:	018b      	lsls	r3, r1, #6
 8002628:	4651      	mov	r1, sl
 800262a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800262e:	4651      	mov	r1, sl
 8002630:	018a      	lsls	r2, r1, #6
 8002632:	4651      	mov	r1, sl
 8002634:	ebb2 0801 	subs.w	r8, r2, r1
 8002638:	4659      	mov	r1, fp
 800263a:	eb63 0901 	sbc.w	r9, r3, r1
 800263e:	f04f 0200 	mov.w	r2, #0
 8002642:	f04f 0300 	mov.w	r3, #0
 8002646:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800264a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800264e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002652:	4690      	mov	r8, r2
 8002654:	4699      	mov	r9, r3
 8002656:	4623      	mov	r3, r4
 8002658:	eb18 0303 	adds.w	r3, r8, r3
 800265c:	60bb      	str	r3, [r7, #8]
 800265e:	462b      	mov	r3, r5
 8002660:	eb49 0303 	adc.w	r3, r9, r3
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	f04f 0200 	mov.w	r2, #0
 800266a:	f04f 0300 	mov.w	r3, #0
 800266e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002672:	4629      	mov	r1, r5
 8002674:	024b      	lsls	r3, r1, #9
 8002676:	4621      	mov	r1, r4
 8002678:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800267c:	4621      	mov	r1, r4
 800267e:	024a      	lsls	r2, r1, #9
 8002680:	4610      	mov	r0, r2
 8002682:	4619      	mov	r1, r3
 8002684:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002686:	2200      	movs	r2, #0
 8002688:	62bb      	str	r3, [r7, #40]	@ 0x28
 800268a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800268c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002690:	f7fd fdfe 	bl	8000290 <__aeabi_uldivmod>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4613      	mov	r3, r2
 800269a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800269c:	e058      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800269e:	4b38      	ldr	r3, [pc, #224]	@ (8002780 <HAL_RCC_GetSysClockFreq+0x200>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	099b      	lsrs	r3, r3, #6
 80026a4:	2200      	movs	r2, #0
 80026a6:	4618      	mov	r0, r3
 80026a8:	4611      	mov	r1, r2
 80026aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026ae:	623b      	str	r3, [r7, #32]
 80026b0:	2300      	movs	r3, #0
 80026b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80026b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026b8:	4642      	mov	r2, r8
 80026ba:	464b      	mov	r3, r9
 80026bc:	f04f 0000 	mov.w	r0, #0
 80026c0:	f04f 0100 	mov.w	r1, #0
 80026c4:	0159      	lsls	r1, r3, #5
 80026c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026ca:	0150      	lsls	r0, r2, #5
 80026cc:	4602      	mov	r2, r0
 80026ce:	460b      	mov	r3, r1
 80026d0:	4641      	mov	r1, r8
 80026d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80026d6:	4649      	mov	r1, r9
 80026d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80026dc:	f04f 0200 	mov.w	r2, #0
 80026e0:	f04f 0300 	mov.w	r3, #0
 80026e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80026e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80026ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80026f0:	ebb2 040a 	subs.w	r4, r2, sl
 80026f4:	eb63 050b 	sbc.w	r5, r3, fp
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	f04f 0300 	mov.w	r3, #0
 8002700:	00eb      	lsls	r3, r5, #3
 8002702:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002706:	00e2      	lsls	r2, r4, #3
 8002708:	4614      	mov	r4, r2
 800270a:	461d      	mov	r5, r3
 800270c:	4643      	mov	r3, r8
 800270e:	18e3      	adds	r3, r4, r3
 8002710:	603b      	str	r3, [r7, #0]
 8002712:	464b      	mov	r3, r9
 8002714:	eb45 0303 	adc.w	r3, r5, r3
 8002718:	607b      	str	r3, [r7, #4]
 800271a:	f04f 0200 	mov.w	r2, #0
 800271e:	f04f 0300 	mov.w	r3, #0
 8002722:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002726:	4629      	mov	r1, r5
 8002728:	028b      	lsls	r3, r1, #10
 800272a:	4621      	mov	r1, r4
 800272c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002730:	4621      	mov	r1, r4
 8002732:	028a      	lsls	r2, r1, #10
 8002734:	4610      	mov	r0, r2
 8002736:	4619      	mov	r1, r3
 8002738:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800273a:	2200      	movs	r2, #0
 800273c:	61bb      	str	r3, [r7, #24]
 800273e:	61fa      	str	r2, [r7, #28]
 8002740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002744:	f7fd fda4 	bl	8000290 <__aeabi_uldivmod>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	4613      	mov	r3, r2
 800274e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002750:	4b0b      	ldr	r3, [pc, #44]	@ (8002780 <HAL_RCC_GetSysClockFreq+0x200>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	0c1b      	lsrs	r3, r3, #16
 8002756:	f003 0303 	and.w	r3, r3, #3
 800275a:	3301      	adds	r3, #1
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002760:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002762:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002764:	fbb2 f3f3 	udiv	r3, r2, r3
 8002768:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800276a:	e002      	b.n	8002772 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800276c:	4b05      	ldr	r3, [pc, #20]	@ (8002784 <HAL_RCC_GetSysClockFreq+0x204>)
 800276e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002770:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002772:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002774:	4618      	mov	r0, r3
 8002776:	3750      	adds	r7, #80	@ 0x50
 8002778:	46bd      	mov	sp, r7
 800277a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800277e:	bf00      	nop
 8002780:	40023800 	.word	0x40023800
 8002784:	00f42400 	.word	0x00f42400
 8002788:	007a1200 	.word	0x007a1200

0800278c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002790:	4b03      	ldr	r3, [pc, #12]	@ (80027a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002792:	681b      	ldr	r3, [r3, #0]
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	20000000 	.word	0x20000000

080027a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027a8:	f7ff fff0 	bl	800278c <HAL_RCC_GetHCLKFreq>
 80027ac:	4602      	mov	r2, r0
 80027ae:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	0a9b      	lsrs	r3, r3, #10
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	4903      	ldr	r1, [pc, #12]	@ (80027c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027ba:	5ccb      	ldrb	r3, [r1, r3]
 80027bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40023800 	.word	0x40023800
 80027c8:	080050cc 	.word	0x080050cc

080027cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027d0:	f7ff ffdc 	bl	800278c <HAL_RCC_GetHCLKFreq>
 80027d4:	4602      	mov	r2, r0
 80027d6:	4b05      	ldr	r3, [pc, #20]	@ (80027ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	0b5b      	lsrs	r3, r3, #13
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	4903      	ldr	r1, [pc, #12]	@ (80027f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027e2:	5ccb      	ldrb	r3, [r1, r3]
 80027e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40023800 	.word	0x40023800
 80027f0:	080050cc 	.word	0x080050cc

080027f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e041      	b.n	800288a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d106      	bne.n	8002820 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7fe fb1c 	bl	8000e58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2202      	movs	r2, #2
 8002824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	3304      	adds	r3, #4
 8002830:	4619      	mov	r1, r3
 8002832:	4610      	mov	r0, r2
 8002834:	f000 f9d2 	bl	8002bdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
	...

08002894 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d001      	beq.n	80028ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e03c      	b.n	8002926 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2202      	movs	r2, #2
 80028b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a1e      	ldr	r2, [pc, #120]	@ (8002934 <HAL_TIM_Base_Start+0xa0>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d018      	beq.n	80028f0 <HAL_TIM_Base_Start+0x5c>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028c6:	d013      	beq.n	80028f0 <HAL_TIM_Base_Start+0x5c>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002938 <HAL_TIM_Base_Start+0xa4>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d00e      	beq.n	80028f0 <HAL_TIM_Base_Start+0x5c>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a19      	ldr	r2, [pc, #100]	@ (800293c <HAL_TIM_Base_Start+0xa8>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d009      	beq.n	80028f0 <HAL_TIM_Base_Start+0x5c>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a17      	ldr	r2, [pc, #92]	@ (8002940 <HAL_TIM_Base_Start+0xac>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d004      	beq.n	80028f0 <HAL_TIM_Base_Start+0x5c>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a16      	ldr	r2, [pc, #88]	@ (8002944 <HAL_TIM_Base_Start+0xb0>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d111      	bne.n	8002914 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2b06      	cmp	r3, #6
 8002900:	d010      	beq.n	8002924 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f042 0201 	orr.w	r2, r2, #1
 8002910:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002912:	e007      	b.n	8002924 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f042 0201 	orr.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	40010000 	.word	0x40010000
 8002938:	40000400 	.word	0x40000400
 800293c:	40000800 	.word	0x40000800
 8002940:	40000c00 	.word	0x40000c00
 8002944:	40014000 	.word	0x40014000

08002948 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6a1a      	ldr	r2, [r3, #32]
 8002956:	f241 1311 	movw	r3, #4369	@ 0x1111
 800295a:	4013      	ands	r3, r2
 800295c:	2b00      	cmp	r3, #0
 800295e:	d10f      	bne.n	8002980 <HAL_TIM_Base_Stop+0x38>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6a1a      	ldr	r2, [r3, #32]
 8002966:	f240 4344 	movw	r3, #1092	@ 0x444
 800296a:	4013      	ands	r3, r2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d107      	bne.n	8002980 <HAL_TIM_Base_Stop+0x38>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f022 0201 	bic.w	r2, r2, #1
 800297e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2201      	movs	r2, #1
 8002984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b084      	sub	sp, #16
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d020      	beq.n	80029fa <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d01b      	beq.n	80029fa <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f06f 0202 	mvn.w	r2, #2
 80029ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	f003 0303 	and.w	r3, r3, #3
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d003      	beq.n	80029e8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 f8dc 	bl	8002b9e <HAL_TIM_IC_CaptureCallback>
 80029e6:	e005      	b.n	80029f4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f000 f8ce 	bl	8002b8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f8df 	bl	8002bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d020      	beq.n	8002a46 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f003 0304 	and.w	r3, r3, #4
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d01b      	beq.n	8002a46 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f06f 0204 	mvn.w	r2, #4
 8002a16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d003      	beq.n	8002a34 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f000 f8b6 	bl	8002b9e <HAL_TIM_IC_CaptureCallback>
 8002a32:	e005      	b.n	8002a40 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 f8a8 	bl	8002b8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f8b9 	bl	8002bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	f003 0308 	and.w	r3, r3, #8
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d020      	beq.n	8002a92 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f003 0308 	and.w	r3, r3, #8
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d01b      	beq.n	8002a92 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f06f 0208 	mvn.w	r2, #8
 8002a62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2204      	movs	r2, #4
 8002a68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	f003 0303 	and.w	r3, r3, #3
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d003      	beq.n	8002a80 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 f890 	bl	8002b9e <HAL_TIM_IC_CaptureCallback>
 8002a7e:	e005      	b.n	8002a8c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 f882 	bl	8002b8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f893 	bl	8002bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	f003 0310 	and.w	r3, r3, #16
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d020      	beq.n	8002ade <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f003 0310 	and.w	r3, r3, #16
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d01b      	beq.n	8002ade <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f06f 0210 	mvn.w	r2, #16
 8002aae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2208      	movs	r2, #8
 8002ab4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	69db      	ldr	r3, [r3, #28]
 8002abc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d003      	beq.n	8002acc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 f86a 	bl	8002b9e <HAL_TIM_IC_CaptureCallback>
 8002aca:	e005      	b.n	8002ad8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 f85c 	bl	8002b8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f86d 	bl	8002bb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d00c      	beq.n	8002b02 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d007      	beq.n	8002b02 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f06f 0201 	mvn.w	r2, #1
 8002afa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f83a 	bl	8002b76 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d00c      	beq.n	8002b26 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d007      	beq.n	8002b26 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002b1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 f8f1 	bl	8002d08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00c      	beq.n	8002b4a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d007      	beq.n	8002b4a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002b42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f83e 	bl	8002bc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	f003 0320 	and.w	r3, r3, #32
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00c      	beq.n	8002b6e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f003 0320 	and.w	r3, r3, #32
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d007      	beq.n	8002b6e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f06f 0220 	mvn.w	r2, #32
 8002b66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f000 f8c3 	bl	8002cf4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b6e:	bf00      	nop
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b083      	sub	sp, #12
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr

08002bb2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b083      	sub	sp, #12
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002bba:	bf00      	nop
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr

08002bc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	b083      	sub	sp, #12
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002bce:	bf00      	nop
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
	...

08002bdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b085      	sub	sp, #20
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a3a      	ldr	r2, [pc, #232]	@ (8002cd8 <TIM_Base_SetConfig+0xfc>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d00f      	beq.n	8002c14 <TIM_Base_SetConfig+0x38>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bfa:	d00b      	beq.n	8002c14 <TIM_Base_SetConfig+0x38>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a37      	ldr	r2, [pc, #220]	@ (8002cdc <TIM_Base_SetConfig+0x100>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d007      	beq.n	8002c14 <TIM_Base_SetConfig+0x38>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a36      	ldr	r2, [pc, #216]	@ (8002ce0 <TIM_Base_SetConfig+0x104>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d003      	beq.n	8002c14 <TIM_Base_SetConfig+0x38>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a35      	ldr	r2, [pc, #212]	@ (8002ce4 <TIM_Base_SetConfig+0x108>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d108      	bne.n	8002c26 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a2b      	ldr	r2, [pc, #172]	@ (8002cd8 <TIM_Base_SetConfig+0xfc>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d01b      	beq.n	8002c66 <TIM_Base_SetConfig+0x8a>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c34:	d017      	beq.n	8002c66 <TIM_Base_SetConfig+0x8a>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a28      	ldr	r2, [pc, #160]	@ (8002cdc <TIM_Base_SetConfig+0x100>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d013      	beq.n	8002c66 <TIM_Base_SetConfig+0x8a>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a27      	ldr	r2, [pc, #156]	@ (8002ce0 <TIM_Base_SetConfig+0x104>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d00f      	beq.n	8002c66 <TIM_Base_SetConfig+0x8a>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a26      	ldr	r2, [pc, #152]	@ (8002ce4 <TIM_Base_SetConfig+0x108>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d00b      	beq.n	8002c66 <TIM_Base_SetConfig+0x8a>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a25      	ldr	r2, [pc, #148]	@ (8002ce8 <TIM_Base_SetConfig+0x10c>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d007      	beq.n	8002c66 <TIM_Base_SetConfig+0x8a>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a24      	ldr	r2, [pc, #144]	@ (8002cec <TIM_Base_SetConfig+0x110>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d003      	beq.n	8002c66 <TIM_Base_SetConfig+0x8a>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a23      	ldr	r2, [pc, #140]	@ (8002cf0 <TIM_Base_SetConfig+0x114>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d108      	bne.n	8002c78 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8002cd8 <TIM_Base_SetConfig+0xfc>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d103      	bne.n	8002cac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	691a      	ldr	r2, [r3, #16]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d105      	bne.n	8002cca <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	f023 0201 	bic.w	r2, r3, #1
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	611a      	str	r2, [r3, #16]
  }
}
 8002cca:	bf00      	nop
 8002ccc:	3714      	adds	r7, #20
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	40010000 	.word	0x40010000
 8002cdc:	40000400 	.word	0x40000400
 8002ce0:	40000800 	.word	0x40000800
 8002ce4:	40000c00 	.word	0x40000c00
 8002ce8:	40014000 	.word	0x40014000
 8002cec:	40014400 	.word	0x40014400
 8002cf0:	40014800 	.word	0x40014800

08002cf4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d10:	bf00      	nop
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e042      	b.n	8002db4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d106      	bne.n	8002d48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f7fe f904 	bl	8000f50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2224      	movs	r2, #36	@ 0x24
 8002d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68da      	ldr	r2, [r3, #12]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f000 fd69 	bl	8003838 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	691a      	ldr	r2, [r3, #16]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	695a      	ldr	r2, [r3, #20]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	68da      	ldr	r2, [r3, #12]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2220      	movs	r2, #32
 8002da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b08a      	sub	sp, #40	@ 0x28
 8002dc0:	af02      	add	r7, sp, #8
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	603b      	str	r3, [r7, #0]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	2b20      	cmp	r3, #32
 8002dda:	d175      	bne.n	8002ec8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d002      	beq.n	8002de8 <HAL_UART_Transmit+0x2c>
 8002de2:	88fb      	ldrh	r3, [r7, #6]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d101      	bne.n	8002dec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e06e      	b.n	8002eca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2221      	movs	r2, #33	@ 0x21
 8002df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dfa:	f7fe f9ef 	bl	80011dc <HAL_GetTick>
 8002dfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	88fa      	ldrh	r2, [r7, #6]
 8002e04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	88fa      	ldrh	r2, [r7, #6]
 8002e0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e14:	d108      	bne.n	8002e28 <HAL_UART_Transmit+0x6c>
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	691b      	ldr	r3, [r3, #16]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d104      	bne.n	8002e28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	61bb      	str	r3, [r7, #24]
 8002e26:	e003      	b.n	8002e30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e30:	e02e      	b.n	8002e90 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	9300      	str	r3, [sp, #0]
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	2180      	movs	r1, #128	@ 0x80
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f000 fb05 	bl	800344c <UART_WaitOnFlagUntilTimeout>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d005      	beq.n	8002e54 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e03a      	b.n	8002eca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10b      	bne.n	8002e72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	881b      	ldrh	r3, [r3, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	3302      	adds	r3, #2
 8002e6e:	61bb      	str	r3, [r7, #24]
 8002e70:	e007      	b.n	8002e82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	781a      	ldrb	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1cb      	bne.n	8002e32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	9300      	str	r3, [sp, #0]
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	2140      	movs	r1, #64	@ 0x40
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 fad1 	bl	800344c <UART_WaitOnFlagUntilTimeout>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d005      	beq.n	8002ebc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e006      	b.n	8002eca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	e000      	b.n	8002eca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002ec8:	2302      	movs	r3, #2
  }
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3720      	adds	r7, #32
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
	...

08002ed4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b0ba      	sub	sp, #232	@ 0xe8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	695b      	ldr	r3, [r3, #20]
 8002ef6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002f00:	2300      	movs	r3, #0
 8002f02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002f12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10f      	bne.n	8002f3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f1e:	f003 0320 	and.w	r3, r3, #32
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d009      	beq.n	8002f3a <HAL_UART_IRQHandler+0x66>
 8002f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f2a:	f003 0320 	and.w	r3, r3, #32
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 fbc2 	bl	80036bc <UART_Receive_IT>
      return;
 8002f38:	e25b      	b.n	80033f2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002f3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	f000 80de 	beq.w	8003100 <HAL_UART_IRQHandler+0x22c>
 8002f44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f48:	f003 0301 	and.w	r3, r3, #1
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d106      	bne.n	8002f5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f54:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f000 80d1 	beq.w	8003100 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00b      	beq.n	8002f82 <HAL_UART_IRQHandler+0xae>
 8002f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d005      	beq.n	8002f82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7a:	f043 0201 	orr.w	r2, r3, #1
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f86:	f003 0304 	and.w	r3, r3, #4
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00b      	beq.n	8002fa6 <HAL_UART_IRQHandler+0xd2>
 8002f8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d005      	beq.n	8002fa6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9e:	f043 0202 	orr.w	r2, r3, #2
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00b      	beq.n	8002fca <HAL_UART_IRQHandler+0xf6>
 8002fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d005      	beq.n	8002fca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc2:	f043 0204 	orr.w	r2, r3, #4
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fce:	f003 0308 	and.w	r3, r3, #8
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d011      	beq.n	8002ffa <HAL_UART_IRQHandler+0x126>
 8002fd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002fda:	f003 0320 	and.w	r3, r3, #32
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d105      	bne.n	8002fee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002fe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d005      	beq.n	8002ffa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff2:	f043 0208 	orr.w	r2, r3, #8
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f000 81f2 	beq.w	80033e8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003008:	f003 0320 	and.w	r3, r3, #32
 800300c:	2b00      	cmp	r3, #0
 800300e:	d008      	beq.n	8003022 <HAL_UART_IRQHandler+0x14e>
 8003010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003014:	f003 0320 	and.w	r3, r3, #32
 8003018:	2b00      	cmp	r3, #0
 800301a:	d002      	beq.n	8003022 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f000 fb4d 	bl	80036bc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800302c:	2b40      	cmp	r3, #64	@ 0x40
 800302e:	bf0c      	ite	eq
 8003030:	2301      	moveq	r3, #1
 8003032:	2300      	movne	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303e:	f003 0308 	and.w	r3, r3, #8
 8003042:	2b00      	cmp	r3, #0
 8003044:	d103      	bne.n	800304e <HAL_UART_IRQHandler+0x17a>
 8003046:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800304a:	2b00      	cmp	r3, #0
 800304c:	d04f      	beq.n	80030ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 fa55 	bl	80034fe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800305e:	2b40      	cmp	r3, #64	@ 0x40
 8003060:	d141      	bne.n	80030e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	3314      	adds	r3, #20
 8003068:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003070:	e853 3f00 	ldrex	r3, [r3]
 8003074:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003078:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800307c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003080:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	3314      	adds	r3, #20
 800308a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800308e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003092:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003096:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800309a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800309e:	e841 2300 	strex	r3, r2, [r1]
 80030a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80030a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1d9      	bne.n	8003062 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d013      	beq.n	80030de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ba:	4a7e      	ldr	r2, [pc, #504]	@ (80032b4 <HAL_UART_IRQHandler+0x3e0>)
 80030bc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7fe faea 	bl	800169c <HAL_DMA_Abort_IT>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d016      	beq.n	80030fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80030d8:	4610      	mov	r0, r2
 80030da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030dc:	e00e      	b.n	80030fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f99e 	bl	8003420 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030e4:	e00a      	b.n	80030fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 f99a 	bl	8003420 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030ec:	e006      	b.n	80030fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	f000 f996 	bl	8003420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80030fa:	e175      	b.n	80033e8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030fc:	bf00      	nop
    return;
 80030fe:	e173      	b.n	80033e8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003104:	2b01      	cmp	r3, #1
 8003106:	f040 814f 	bne.w	80033a8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800310a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800310e:	f003 0310 	and.w	r3, r3, #16
 8003112:	2b00      	cmp	r3, #0
 8003114:	f000 8148 	beq.w	80033a8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800311c:	f003 0310 	and.w	r3, r3, #16
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 8141 	beq.w	80033a8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003126:	2300      	movs	r3, #0
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	60bb      	str	r3, [r7, #8]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	60bb      	str	r3, [r7, #8]
 800313a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003146:	2b40      	cmp	r3, #64	@ 0x40
 8003148:	f040 80b6 	bne.w	80032b8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003158:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 8145 	beq.w	80033ec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003166:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800316a:	429a      	cmp	r2, r3
 800316c:	f080 813e 	bcs.w	80033ec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003176:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800317c:	69db      	ldr	r3, [r3, #28]
 800317e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003182:	f000 8088 	beq.w	8003296 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	330c      	adds	r3, #12
 800318c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003190:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003194:	e853 3f00 	ldrex	r3, [r3]
 8003198:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800319c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80031a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	330c      	adds	r3, #12
 80031ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80031b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80031b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80031be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80031c2:	e841 2300 	strex	r3, r2, [r1]
 80031c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80031ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1d9      	bne.n	8003186 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	3314      	adds	r3, #20
 80031d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031dc:	e853 3f00 	ldrex	r3, [r3]
 80031e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80031e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031e4:	f023 0301 	bic.w	r3, r3, #1
 80031e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	3314      	adds	r3, #20
 80031f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80031f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80031fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80031fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003202:	e841 2300 	strex	r3, r2, [r1]
 8003206:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003208:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1e1      	bne.n	80031d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	3314      	adds	r3, #20
 8003214:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003216:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003218:	e853 3f00 	ldrex	r3, [r3]
 800321c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800321e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	3314      	adds	r3, #20
 800322e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003232:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003234:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003236:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003238:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800323a:	e841 2300 	strex	r3, r2, [r1]
 800323e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003240:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003242:	2b00      	cmp	r3, #0
 8003244:	d1e3      	bne.n	800320e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2220      	movs	r2, #32
 800324a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	330c      	adds	r3, #12
 800325a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800325c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800325e:	e853 3f00 	ldrex	r3, [r3]
 8003262:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003264:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003266:	f023 0310 	bic.w	r3, r3, #16
 800326a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	330c      	adds	r3, #12
 8003274:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003278:	65ba      	str	r2, [r7, #88]	@ 0x58
 800327a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800327e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003280:	e841 2300 	strex	r3, r2, [r1]
 8003284:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003286:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003288:	2b00      	cmp	r3, #0
 800328a:	d1e3      	bne.n	8003254 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003290:	4618      	mov	r0, r3
 8003292:	f7fe f993 	bl	80015bc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2202      	movs	r2, #2
 800329a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	4619      	mov	r1, r3
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 f8c1 	bl	8003434 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80032b2:	e09b      	b.n	80033ec <HAL_UART_IRQHandler+0x518>
 80032b4:	080035c5 	.word	0x080035c5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f000 808e 	beq.w	80033f0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80032d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 8089 	beq.w	80033f0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	330c      	adds	r3, #12
 80032e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032e8:	e853 3f00 	ldrex	r3, [r3]
 80032ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80032ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	330c      	adds	r3, #12
 80032fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003302:	647a      	str	r2, [r7, #68]	@ 0x44
 8003304:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003306:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003308:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800330a:	e841 2300 	strex	r3, r2, [r1]
 800330e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1e3      	bne.n	80032de <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	3314      	adds	r3, #20
 800331c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800331e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003320:	e853 3f00 	ldrex	r3, [r3]
 8003324:	623b      	str	r3, [r7, #32]
   return(result);
 8003326:	6a3b      	ldr	r3, [r7, #32]
 8003328:	f023 0301 	bic.w	r3, r3, #1
 800332c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	3314      	adds	r3, #20
 8003336:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800333a:	633a      	str	r2, [r7, #48]	@ 0x30
 800333c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800333e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003342:	e841 2300 	strex	r3, r2, [r1]
 8003346:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1e3      	bne.n	8003316 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2220      	movs	r2, #32
 8003352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	330c      	adds	r3, #12
 8003362:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	e853 3f00 	ldrex	r3, [r3]
 800336a:	60fb      	str	r3, [r7, #12]
   return(result);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f023 0310 	bic.w	r3, r3, #16
 8003372:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	330c      	adds	r3, #12
 800337c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003380:	61fa      	str	r2, [r7, #28]
 8003382:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003384:	69b9      	ldr	r1, [r7, #24]
 8003386:	69fa      	ldr	r2, [r7, #28]
 8003388:	e841 2300 	strex	r3, r2, [r1]
 800338c:	617b      	str	r3, [r7, #20]
   return(result);
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1e3      	bne.n	800335c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2202      	movs	r2, #2
 8003398:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800339a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800339e:	4619      	mov	r1, r3
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f000 f847 	bl	8003434 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80033a6:	e023      	b.n	80033f0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80033a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d009      	beq.n	80033c8 <HAL_UART_IRQHandler+0x4f4>
 80033b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f000 f913 	bl	80035ec <UART_Transmit_IT>
    return;
 80033c6:	e014      	b.n	80033f2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80033c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00e      	beq.n	80033f2 <HAL_UART_IRQHandler+0x51e>
 80033d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d008      	beq.n	80033f2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f000 f953 	bl	800368c <UART_EndTransmit_IT>
    return;
 80033e6:	e004      	b.n	80033f2 <HAL_UART_IRQHandler+0x51e>
    return;
 80033e8:	bf00      	nop
 80033ea:	e002      	b.n	80033f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80033ec:	bf00      	nop
 80033ee:	e000      	b.n	80033f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80033f0:	bf00      	nop
  }
}
 80033f2:	37e8      	adds	r7, #232	@ 0xe8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	460b      	mov	r3, r1
 800343e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	4613      	mov	r3, r2
 800345a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800345c:	e03b      	b.n	80034d6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345e:	6a3b      	ldr	r3, [r7, #32]
 8003460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003464:	d037      	beq.n	80034d6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003466:	f7fd feb9 	bl	80011dc <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	6a3a      	ldr	r2, [r7, #32]
 8003472:	429a      	cmp	r2, r3
 8003474:	d302      	bcc.n	800347c <UART_WaitOnFlagUntilTimeout+0x30>
 8003476:	6a3b      	ldr	r3, [r7, #32]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e03a      	b.n	80034f6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	f003 0304 	and.w	r3, r3, #4
 800348a:	2b00      	cmp	r3, #0
 800348c:	d023      	beq.n	80034d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	2b80      	cmp	r3, #128	@ 0x80
 8003492:	d020      	beq.n	80034d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	2b40      	cmp	r3, #64	@ 0x40
 8003498:	d01d      	beq.n	80034d6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0308 	and.w	r3, r3, #8
 80034a4:	2b08      	cmp	r3, #8
 80034a6:	d116      	bne.n	80034d6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80034a8:	2300      	movs	r3, #0
 80034aa:	617b      	str	r3, [r7, #20]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	617b      	str	r3, [r7, #20]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	617b      	str	r3, [r7, #20]
 80034bc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 f81d 	bl	80034fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2208      	movs	r2, #8
 80034c8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e00f      	b.n	80034f6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	4013      	ands	r3, r2
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	bf0c      	ite	eq
 80034e6:	2301      	moveq	r3, #1
 80034e8:	2300      	movne	r3, #0
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	461a      	mov	r2, r3
 80034ee:	79fb      	ldrb	r3, [r7, #7]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d0b4      	beq.n	800345e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3718      	adds	r7, #24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034fe:	b480      	push	{r7}
 8003500:	b095      	sub	sp, #84	@ 0x54
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	330c      	adds	r3, #12
 800350c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800350e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003510:	e853 3f00 	ldrex	r3, [r3]
 8003514:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003518:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800351c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	330c      	adds	r3, #12
 8003524:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003526:	643a      	str	r2, [r7, #64]	@ 0x40
 8003528:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800352a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800352c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800352e:	e841 2300 	strex	r3, r2, [r1]
 8003532:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1e5      	bne.n	8003506 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	3314      	adds	r3, #20
 8003540:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003542:	6a3b      	ldr	r3, [r7, #32]
 8003544:	e853 3f00 	ldrex	r3, [r3]
 8003548:	61fb      	str	r3, [r7, #28]
   return(result);
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	f023 0301 	bic.w	r3, r3, #1
 8003550:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	3314      	adds	r3, #20
 8003558:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800355a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800355c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003560:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003562:	e841 2300 	strex	r3, r2, [r1]
 8003566:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1e5      	bne.n	800353a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003572:	2b01      	cmp	r3, #1
 8003574:	d119      	bne.n	80035aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	330c      	adds	r3, #12
 800357c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	e853 3f00 	ldrex	r3, [r3]
 8003584:	60bb      	str	r3, [r7, #8]
   return(result);
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	f023 0310 	bic.w	r3, r3, #16
 800358c:	647b      	str	r3, [r7, #68]	@ 0x44
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	330c      	adds	r3, #12
 8003594:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003596:	61ba      	str	r2, [r7, #24]
 8003598:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800359a:	6979      	ldr	r1, [r7, #20]
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	e841 2300 	strex	r3, r2, [r1]
 80035a2:	613b      	str	r3, [r7, #16]
   return(result);
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1e5      	bne.n	8003576 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2220      	movs	r2, #32
 80035ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80035b8:	bf00      	nop
 80035ba:	3754      	adds	r7, #84	@ 0x54
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f7ff ff1e 	bl	8003420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80035e4:	bf00      	nop
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	2b21      	cmp	r3, #33	@ 0x21
 80035fe:	d13e      	bne.n	800367e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003608:	d114      	bne.n	8003634 <UART_Transmit_IT+0x48>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d110      	bne.n	8003634 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	461a      	mov	r2, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003626:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	1c9a      	adds	r2, r3, #2
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	621a      	str	r2, [r3, #32]
 8003632:	e008      	b.n	8003646 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a1b      	ldr	r3, [r3, #32]
 8003638:	1c59      	adds	r1, r3, #1
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	6211      	str	r1, [r2, #32]
 800363e:	781a      	ldrb	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800364a:	b29b      	uxth	r3, r3
 800364c:	3b01      	subs	r3, #1
 800364e:	b29b      	uxth	r3, r3
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	4619      	mov	r1, r3
 8003654:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10f      	bne.n	800367a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68da      	ldr	r2, [r3, #12]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003668:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68da      	ldr	r2, [r3, #12]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003678:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800367a:	2300      	movs	r3, #0
 800367c:	e000      	b.n	8003680 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800367e:	2302      	movs	r3, #2
  }
}
 8003680:	4618      	mov	r0, r3
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036a2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2220      	movs	r2, #32
 80036a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7ff fea3 	bl	80033f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08c      	sub	sp, #48	@ 0x30
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2b22      	cmp	r3, #34	@ 0x22
 80036ce:	f040 80ae 	bne.w	800382e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036da:	d117      	bne.n	800370c <UART_Receive_IT+0x50>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d113      	bne.n	800370c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80036e4:	2300      	movs	r3, #0
 80036e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ec:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003704:	1c9a      	adds	r2, r3, #2
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	629a      	str	r2, [r3, #40]	@ 0x28
 800370a:	e026      	b.n	800375a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003710:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003712:	2300      	movs	r3, #0
 8003714:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800371e:	d007      	beq.n	8003730 <UART_Receive_IT+0x74>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10a      	bne.n	800373e <UART_Receive_IT+0x82>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	691b      	ldr	r3, [r3, #16]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d106      	bne.n	800373e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	b2da      	uxtb	r2, r3
 8003738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800373a:	701a      	strb	r2, [r3, #0]
 800373c:	e008      	b.n	8003750 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	b2db      	uxtb	r3, r3
 8003746:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800374a:	b2da      	uxtb	r2, r3
 800374c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800374e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800375e:	b29b      	uxth	r3, r3
 8003760:	3b01      	subs	r3, #1
 8003762:	b29b      	uxth	r3, r3
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	4619      	mov	r1, r3
 8003768:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800376a:	2b00      	cmp	r3, #0
 800376c:	d15d      	bne.n	800382a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68da      	ldr	r2, [r3, #12]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 0220 	bic.w	r2, r2, #32
 800377c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800378c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	695a      	ldr	r2, [r3, #20]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0201 	bic.w	r2, r2, #1
 800379c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2220      	movs	r2, #32
 80037a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d135      	bne.n	8003820 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	330c      	adds	r3, #12
 80037c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	e853 3f00 	ldrex	r3, [r3]
 80037c8:	613b      	str	r3, [r7, #16]
   return(result);
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	f023 0310 	bic.w	r3, r3, #16
 80037d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	330c      	adds	r3, #12
 80037d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037da:	623a      	str	r2, [r7, #32]
 80037dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037de:	69f9      	ldr	r1, [r7, #28]
 80037e0:	6a3a      	ldr	r2, [r7, #32]
 80037e2:	e841 2300 	strex	r3, r2, [r1]
 80037e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1e5      	bne.n	80037ba <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0310 	and.w	r3, r3, #16
 80037f8:	2b10      	cmp	r3, #16
 80037fa:	d10a      	bne.n	8003812 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037fc:	2300      	movs	r3, #0
 80037fe:	60fb      	str	r3, [r7, #12]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	60fb      	str	r3, [r7, #12]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	60fb      	str	r3, [r7, #12]
 8003810:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003816:	4619      	mov	r1, r3
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f7ff fe0b 	bl	8003434 <HAL_UARTEx_RxEventCallback>
 800381e:	e002      	b.n	8003826 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f7ff fdf3 	bl	800340c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003826:	2300      	movs	r3, #0
 8003828:	e002      	b.n	8003830 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800382a:	2300      	movs	r3, #0
 800382c:	e000      	b.n	8003830 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800382e:	2302      	movs	r3, #2
  }
}
 8003830:	4618      	mov	r0, r3
 8003832:	3730      	adds	r7, #48	@ 0x30
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003838:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800383c:	b0c0      	sub	sp, #256	@ 0x100
 800383e:	af00      	add	r7, sp, #0
 8003840:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	691b      	ldr	r3, [r3, #16]
 800384c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003854:	68d9      	ldr	r1, [r3, #12]
 8003856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	ea40 0301 	orr.w	r3, r0, r1
 8003860:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	431a      	orrs	r2, r3
 8003870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	431a      	orrs	r2, r3
 8003878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	4313      	orrs	r3, r2
 8003880:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003890:	f021 010c 	bic.w	r1, r1, #12
 8003894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800389e:	430b      	orrs	r3, r1
 80038a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80038ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038b2:	6999      	ldr	r1, [r3, #24]
 80038b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	ea40 0301 	orr.w	r3, r0, r1
 80038be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80038c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	4b8f      	ldr	r3, [pc, #572]	@ (8003b04 <UART_SetConfig+0x2cc>)
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d005      	beq.n	80038d8 <UART_SetConfig+0xa0>
 80038cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	4b8d      	ldr	r3, [pc, #564]	@ (8003b08 <UART_SetConfig+0x2d0>)
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d104      	bne.n	80038e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80038d8:	f7fe ff78 	bl	80027cc <HAL_RCC_GetPCLK2Freq>
 80038dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80038e0:	e003      	b.n	80038ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80038e2:	f7fe ff5f 	bl	80027a4 <HAL_RCC_GetPCLK1Freq>
 80038e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ee:	69db      	ldr	r3, [r3, #28]
 80038f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038f4:	f040 810c 	bne.w	8003b10 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80038f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038fc:	2200      	movs	r2, #0
 80038fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003902:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003906:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800390a:	4622      	mov	r2, r4
 800390c:	462b      	mov	r3, r5
 800390e:	1891      	adds	r1, r2, r2
 8003910:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003912:	415b      	adcs	r3, r3
 8003914:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003916:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800391a:	4621      	mov	r1, r4
 800391c:	eb12 0801 	adds.w	r8, r2, r1
 8003920:	4629      	mov	r1, r5
 8003922:	eb43 0901 	adc.w	r9, r3, r1
 8003926:	f04f 0200 	mov.w	r2, #0
 800392a:	f04f 0300 	mov.w	r3, #0
 800392e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003932:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003936:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800393a:	4690      	mov	r8, r2
 800393c:	4699      	mov	r9, r3
 800393e:	4623      	mov	r3, r4
 8003940:	eb18 0303 	adds.w	r3, r8, r3
 8003944:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003948:	462b      	mov	r3, r5
 800394a:	eb49 0303 	adc.w	r3, r9, r3
 800394e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800395e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003962:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003966:	460b      	mov	r3, r1
 8003968:	18db      	adds	r3, r3, r3
 800396a:	653b      	str	r3, [r7, #80]	@ 0x50
 800396c:	4613      	mov	r3, r2
 800396e:	eb42 0303 	adc.w	r3, r2, r3
 8003972:	657b      	str	r3, [r7, #84]	@ 0x54
 8003974:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003978:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800397c:	f7fc fc88 	bl	8000290 <__aeabi_uldivmod>
 8003980:	4602      	mov	r2, r0
 8003982:	460b      	mov	r3, r1
 8003984:	4b61      	ldr	r3, [pc, #388]	@ (8003b0c <UART_SetConfig+0x2d4>)
 8003986:	fba3 2302 	umull	r2, r3, r3, r2
 800398a:	095b      	lsrs	r3, r3, #5
 800398c:	011c      	lsls	r4, r3, #4
 800398e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003992:	2200      	movs	r2, #0
 8003994:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003998:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800399c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80039a0:	4642      	mov	r2, r8
 80039a2:	464b      	mov	r3, r9
 80039a4:	1891      	adds	r1, r2, r2
 80039a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80039a8:	415b      	adcs	r3, r3
 80039aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80039b0:	4641      	mov	r1, r8
 80039b2:	eb12 0a01 	adds.w	sl, r2, r1
 80039b6:	4649      	mov	r1, r9
 80039b8:	eb43 0b01 	adc.w	fp, r3, r1
 80039bc:	f04f 0200 	mov.w	r2, #0
 80039c0:	f04f 0300 	mov.w	r3, #0
 80039c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80039c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80039cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039d0:	4692      	mov	sl, r2
 80039d2:	469b      	mov	fp, r3
 80039d4:	4643      	mov	r3, r8
 80039d6:	eb1a 0303 	adds.w	r3, sl, r3
 80039da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80039de:	464b      	mov	r3, r9
 80039e0:	eb4b 0303 	adc.w	r3, fp, r3
 80039e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80039e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80039f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80039fc:	460b      	mov	r3, r1
 80039fe:	18db      	adds	r3, r3, r3
 8003a00:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a02:	4613      	mov	r3, r2
 8003a04:	eb42 0303 	adc.w	r3, r2, r3
 8003a08:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003a0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003a12:	f7fc fc3d 	bl	8000290 <__aeabi_uldivmod>
 8003a16:	4602      	mov	r2, r0
 8003a18:	460b      	mov	r3, r1
 8003a1a:	4611      	mov	r1, r2
 8003a1c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b0c <UART_SetConfig+0x2d4>)
 8003a1e:	fba3 2301 	umull	r2, r3, r3, r1
 8003a22:	095b      	lsrs	r3, r3, #5
 8003a24:	2264      	movs	r2, #100	@ 0x64
 8003a26:	fb02 f303 	mul.w	r3, r2, r3
 8003a2a:	1acb      	subs	r3, r1, r3
 8003a2c:	00db      	lsls	r3, r3, #3
 8003a2e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003a32:	4b36      	ldr	r3, [pc, #216]	@ (8003b0c <UART_SetConfig+0x2d4>)
 8003a34:	fba3 2302 	umull	r2, r3, r3, r2
 8003a38:	095b      	lsrs	r3, r3, #5
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003a40:	441c      	add	r4, r3
 8003a42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a46:	2200      	movs	r2, #0
 8003a48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a4c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003a50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003a54:	4642      	mov	r2, r8
 8003a56:	464b      	mov	r3, r9
 8003a58:	1891      	adds	r1, r2, r2
 8003a5a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003a5c:	415b      	adcs	r3, r3
 8003a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003a64:	4641      	mov	r1, r8
 8003a66:	1851      	adds	r1, r2, r1
 8003a68:	6339      	str	r1, [r7, #48]	@ 0x30
 8003a6a:	4649      	mov	r1, r9
 8003a6c:	414b      	adcs	r3, r1
 8003a6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a70:	f04f 0200 	mov.w	r2, #0
 8003a74:	f04f 0300 	mov.w	r3, #0
 8003a78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003a7c:	4659      	mov	r1, fp
 8003a7e:	00cb      	lsls	r3, r1, #3
 8003a80:	4651      	mov	r1, sl
 8003a82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a86:	4651      	mov	r1, sl
 8003a88:	00ca      	lsls	r2, r1, #3
 8003a8a:	4610      	mov	r0, r2
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	4603      	mov	r3, r0
 8003a90:	4642      	mov	r2, r8
 8003a92:	189b      	adds	r3, r3, r2
 8003a94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a98:	464b      	mov	r3, r9
 8003a9a:	460a      	mov	r2, r1
 8003a9c:	eb42 0303 	adc.w	r3, r2, r3
 8003aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ab0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003ab4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ab8:	460b      	mov	r3, r1
 8003aba:	18db      	adds	r3, r3, r3
 8003abc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003abe:	4613      	mov	r3, r2
 8003ac0:	eb42 0303 	adc.w	r3, r2, r3
 8003ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ac6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003aca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003ace:	f7fc fbdf 	bl	8000290 <__aeabi_uldivmod>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8003b0c <UART_SetConfig+0x2d4>)
 8003ad8:	fba3 1302 	umull	r1, r3, r3, r2
 8003adc:	095b      	lsrs	r3, r3, #5
 8003ade:	2164      	movs	r1, #100	@ 0x64
 8003ae0:	fb01 f303 	mul.w	r3, r1, r3
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	3332      	adds	r3, #50	@ 0x32
 8003aea:	4a08      	ldr	r2, [pc, #32]	@ (8003b0c <UART_SetConfig+0x2d4>)
 8003aec:	fba2 2303 	umull	r2, r3, r2, r3
 8003af0:	095b      	lsrs	r3, r3, #5
 8003af2:	f003 0207 	and.w	r2, r3, #7
 8003af6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4422      	add	r2, r4
 8003afe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b00:	e106      	b.n	8003d10 <UART_SetConfig+0x4d8>
 8003b02:	bf00      	nop
 8003b04:	40011000 	.word	0x40011000
 8003b08:	40011400 	.word	0x40011400
 8003b0c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b14:	2200      	movs	r2, #0
 8003b16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b1a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003b1e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003b22:	4642      	mov	r2, r8
 8003b24:	464b      	mov	r3, r9
 8003b26:	1891      	adds	r1, r2, r2
 8003b28:	6239      	str	r1, [r7, #32]
 8003b2a:	415b      	adcs	r3, r3
 8003b2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b32:	4641      	mov	r1, r8
 8003b34:	1854      	adds	r4, r2, r1
 8003b36:	4649      	mov	r1, r9
 8003b38:	eb43 0501 	adc.w	r5, r3, r1
 8003b3c:	f04f 0200 	mov.w	r2, #0
 8003b40:	f04f 0300 	mov.w	r3, #0
 8003b44:	00eb      	lsls	r3, r5, #3
 8003b46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b4a:	00e2      	lsls	r2, r4, #3
 8003b4c:	4614      	mov	r4, r2
 8003b4e:	461d      	mov	r5, r3
 8003b50:	4643      	mov	r3, r8
 8003b52:	18e3      	adds	r3, r4, r3
 8003b54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b58:	464b      	mov	r3, r9
 8003b5a:	eb45 0303 	adc.w	r3, r5, r3
 8003b5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b6e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003b72:	f04f 0200 	mov.w	r2, #0
 8003b76:	f04f 0300 	mov.w	r3, #0
 8003b7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003b7e:	4629      	mov	r1, r5
 8003b80:	008b      	lsls	r3, r1, #2
 8003b82:	4621      	mov	r1, r4
 8003b84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b88:	4621      	mov	r1, r4
 8003b8a:	008a      	lsls	r2, r1, #2
 8003b8c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003b90:	f7fc fb7e 	bl	8000290 <__aeabi_uldivmod>
 8003b94:	4602      	mov	r2, r0
 8003b96:	460b      	mov	r3, r1
 8003b98:	4b60      	ldr	r3, [pc, #384]	@ (8003d1c <UART_SetConfig+0x4e4>)
 8003b9a:	fba3 2302 	umull	r2, r3, r3, r2
 8003b9e:	095b      	lsrs	r3, r3, #5
 8003ba0:	011c      	lsls	r4, r3, #4
 8003ba2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003bac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003bb0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003bb4:	4642      	mov	r2, r8
 8003bb6:	464b      	mov	r3, r9
 8003bb8:	1891      	adds	r1, r2, r2
 8003bba:	61b9      	str	r1, [r7, #24]
 8003bbc:	415b      	adcs	r3, r3
 8003bbe:	61fb      	str	r3, [r7, #28]
 8003bc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bc4:	4641      	mov	r1, r8
 8003bc6:	1851      	adds	r1, r2, r1
 8003bc8:	6139      	str	r1, [r7, #16]
 8003bca:	4649      	mov	r1, r9
 8003bcc:	414b      	adcs	r3, r1
 8003bce:	617b      	str	r3, [r7, #20]
 8003bd0:	f04f 0200 	mov.w	r2, #0
 8003bd4:	f04f 0300 	mov.w	r3, #0
 8003bd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003bdc:	4659      	mov	r1, fp
 8003bde:	00cb      	lsls	r3, r1, #3
 8003be0:	4651      	mov	r1, sl
 8003be2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003be6:	4651      	mov	r1, sl
 8003be8:	00ca      	lsls	r2, r1, #3
 8003bea:	4610      	mov	r0, r2
 8003bec:	4619      	mov	r1, r3
 8003bee:	4603      	mov	r3, r0
 8003bf0:	4642      	mov	r2, r8
 8003bf2:	189b      	adds	r3, r3, r2
 8003bf4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003bf8:	464b      	mov	r3, r9
 8003bfa:	460a      	mov	r2, r1
 8003bfc:	eb42 0303 	adc.w	r3, r2, r3
 8003c00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c0e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003c10:	f04f 0200 	mov.w	r2, #0
 8003c14:	f04f 0300 	mov.w	r3, #0
 8003c18:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003c1c:	4649      	mov	r1, r9
 8003c1e:	008b      	lsls	r3, r1, #2
 8003c20:	4641      	mov	r1, r8
 8003c22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c26:	4641      	mov	r1, r8
 8003c28:	008a      	lsls	r2, r1, #2
 8003c2a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003c2e:	f7fc fb2f 	bl	8000290 <__aeabi_uldivmod>
 8003c32:	4602      	mov	r2, r0
 8003c34:	460b      	mov	r3, r1
 8003c36:	4611      	mov	r1, r2
 8003c38:	4b38      	ldr	r3, [pc, #224]	@ (8003d1c <UART_SetConfig+0x4e4>)
 8003c3a:	fba3 2301 	umull	r2, r3, r3, r1
 8003c3e:	095b      	lsrs	r3, r3, #5
 8003c40:	2264      	movs	r2, #100	@ 0x64
 8003c42:	fb02 f303 	mul.w	r3, r2, r3
 8003c46:	1acb      	subs	r3, r1, r3
 8003c48:	011b      	lsls	r3, r3, #4
 8003c4a:	3332      	adds	r3, #50	@ 0x32
 8003c4c:	4a33      	ldr	r2, [pc, #204]	@ (8003d1c <UART_SetConfig+0x4e4>)
 8003c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c52:	095b      	lsrs	r3, r3, #5
 8003c54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c58:	441c      	add	r4, r3
 8003c5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c5e:	2200      	movs	r2, #0
 8003c60:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c62:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c64:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003c68:	4642      	mov	r2, r8
 8003c6a:	464b      	mov	r3, r9
 8003c6c:	1891      	adds	r1, r2, r2
 8003c6e:	60b9      	str	r1, [r7, #8]
 8003c70:	415b      	adcs	r3, r3
 8003c72:	60fb      	str	r3, [r7, #12]
 8003c74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c78:	4641      	mov	r1, r8
 8003c7a:	1851      	adds	r1, r2, r1
 8003c7c:	6039      	str	r1, [r7, #0]
 8003c7e:	4649      	mov	r1, r9
 8003c80:	414b      	adcs	r3, r1
 8003c82:	607b      	str	r3, [r7, #4]
 8003c84:	f04f 0200 	mov.w	r2, #0
 8003c88:	f04f 0300 	mov.w	r3, #0
 8003c8c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003c90:	4659      	mov	r1, fp
 8003c92:	00cb      	lsls	r3, r1, #3
 8003c94:	4651      	mov	r1, sl
 8003c96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c9a:	4651      	mov	r1, sl
 8003c9c:	00ca      	lsls	r2, r1, #3
 8003c9e:	4610      	mov	r0, r2
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	4642      	mov	r2, r8
 8003ca6:	189b      	adds	r3, r3, r2
 8003ca8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003caa:	464b      	mov	r3, r9
 8003cac:	460a      	mov	r2, r1
 8003cae:	eb42 0303 	adc.w	r3, r2, r3
 8003cb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	663b      	str	r3, [r7, #96]	@ 0x60
 8003cbe:	667a      	str	r2, [r7, #100]	@ 0x64
 8003cc0:	f04f 0200 	mov.w	r2, #0
 8003cc4:	f04f 0300 	mov.w	r3, #0
 8003cc8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ccc:	4649      	mov	r1, r9
 8003cce:	008b      	lsls	r3, r1, #2
 8003cd0:	4641      	mov	r1, r8
 8003cd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003cd6:	4641      	mov	r1, r8
 8003cd8:	008a      	lsls	r2, r1, #2
 8003cda:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003cde:	f7fc fad7 	bl	8000290 <__aeabi_uldivmod>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8003d1c <UART_SetConfig+0x4e4>)
 8003ce8:	fba3 1302 	umull	r1, r3, r3, r2
 8003cec:	095b      	lsrs	r3, r3, #5
 8003cee:	2164      	movs	r1, #100	@ 0x64
 8003cf0:	fb01 f303 	mul.w	r3, r1, r3
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	011b      	lsls	r3, r3, #4
 8003cf8:	3332      	adds	r3, #50	@ 0x32
 8003cfa:	4a08      	ldr	r2, [pc, #32]	@ (8003d1c <UART_SetConfig+0x4e4>)
 8003cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8003d00:	095b      	lsrs	r3, r3, #5
 8003d02:	f003 020f 	and.w	r2, r3, #15
 8003d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4422      	add	r2, r4
 8003d0e:	609a      	str	r2, [r3, #8]
}
 8003d10:	bf00      	nop
 8003d12:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003d16:	46bd      	mov	sp, r7
 8003d18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d1c:	51eb851f 	.word	0x51eb851f

08003d20 <std>:
 8003d20:	2300      	movs	r3, #0
 8003d22:	b510      	push	{r4, lr}
 8003d24:	4604      	mov	r4, r0
 8003d26:	e9c0 3300 	strd	r3, r3, [r0]
 8003d2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d2e:	6083      	str	r3, [r0, #8]
 8003d30:	8181      	strh	r1, [r0, #12]
 8003d32:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d34:	81c2      	strh	r2, [r0, #14]
 8003d36:	6183      	str	r3, [r0, #24]
 8003d38:	4619      	mov	r1, r3
 8003d3a:	2208      	movs	r2, #8
 8003d3c:	305c      	adds	r0, #92	@ 0x5c
 8003d3e:	f000 fa19 	bl	8004174 <memset>
 8003d42:	4b0d      	ldr	r3, [pc, #52]	@ (8003d78 <std+0x58>)
 8003d44:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d46:	4b0d      	ldr	r3, [pc, #52]	@ (8003d7c <std+0x5c>)
 8003d48:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d80 <std+0x60>)
 8003d4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d84 <std+0x64>)
 8003d50:	6323      	str	r3, [r4, #48]	@ 0x30
 8003d52:	4b0d      	ldr	r3, [pc, #52]	@ (8003d88 <std+0x68>)
 8003d54:	6224      	str	r4, [r4, #32]
 8003d56:	429c      	cmp	r4, r3
 8003d58:	d006      	beq.n	8003d68 <std+0x48>
 8003d5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003d5e:	4294      	cmp	r4, r2
 8003d60:	d002      	beq.n	8003d68 <std+0x48>
 8003d62:	33d0      	adds	r3, #208	@ 0xd0
 8003d64:	429c      	cmp	r4, r3
 8003d66:	d105      	bne.n	8003d74 <std+0x54>
 8003d68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003d6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d70:	f000 ba78 	b.w	8004264 <__retarget_lock_init_recursive>
 8003d74:	bd10      	pop	{r4, pc}
 8003d76:	bf00      	nop
 8003d78:	08003fc5 	.word	0x08003fc5
 8003d7c:	08003fe7 	.word	0x08003fe7
 8003d80:	0800401f 	.word	0x0800401f
 8003d84:	08004043 	.word	0x08004043
 8003d88:	200001cc 	.word	0x200001cc

08003d8c <stdio_exit_handler>:
 8003d8c:	4a02      	ldr	r2, [pc, #8]	@ (8003d98 <stdio_exit_handler+0xc>)
 8003d8e:	4903      	ldr	r1, [pc, #12]	@ (8003d9c <stdio_exit_handler+0x10>)
 8003d90:	4803      	ldr	r0, [pc, #12]	@ (8003da0 <stdio_exit_handler+0x14>)
 8003d92:	f000 b869 	b.w	8003e68 <_fwalk_sglue>
 8003d96:	bf00      	nop
 8003d98:	2000000c 	.word	0x2000000c
 8003d9c:	08004db5 	.word	0x08004db5
 8003da0:	2000001c 	.word	0x2000001c

08003da4 <cleanup_stdio>:
 8003da4:	6841      	ldr	r1, [r0, #4]
 8003da6:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd8 <cleanup_stdio+0x34>)
 8003da8:	4299      	cmp	r1, r3
 8003daa:	b510      	push	{r4, lr}
 8003dac:	4604      	mov	r4, r0
 8003dae:	d001      	beq.n	8003db4 <cleanup_stdio+0x10>
 8003db0:	f001 f800 	bl	8004db4 <_fflush_r>
 8003db4:	68a1      	ldr	r1, [r4, #8]
 8003db6:	4b09      	ldr	r3, [pc, #36]	@ (8003ddc <cleanup_stdio+0x38>)
 8003db8:	4299      	cmp	r1, r3
 8003dba:	d002      	beq.n	8003dc2 <cleanup_stdio+0x1e>
 8003dbc:	4620      	mov	r0, r4
 8003dbe:	f000 fff9 	bl	8004db4 <_fflush_r>
 8003dc2:	68e1      	ldr	r1, [r4, #12]
 8003dc4:	4b06      	ldr	r3, [pc, #24]	@ (8003de0 <cleanup_stdio+0x3c>)
 8003dc6:	4299      	cmp	r1, r3
 8003dc8:	d004      	beq.n	8003dd4 <cleanup_stdio+0x30>
 8003dca:	4620      	mov	r0, r4
 8003dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003dd0:	f000 bff0 	b.w	8004db4 <_fflush_r>
 8003dd4:	bd10      	pop	{r4, pc}
 8003dd6:	bf00      	nop
 8003dd8:	200001cc 	.word	0x200001cc
 8003ddc:	20000234 	.word	0x20000234
 8003de0:	2000029c 	.word	0x2000029c

08003de4 <global_stdio_init.part.0>:
 8003de4:	b510      	push	{r4, lr}
 8003de6:	4b0b      	ldr	r3, [pc, #44]	@ (8003e14 <global_stdio_init.part.0+0x30>)
 8003de8:	4c0b      	ldr	r4, [pc, #44]	@ (8003e18 <global_stdio_init.part.0+0x34>)
 8003dea:	4a0c      	ldr	r2, [pc, #48]	@ (8003e1c <global_stdio_init.part.0+0x38>)
 8003dec:	601a      	str	r2, [r3, #0]
 8003dee:	4620      	mov	r0, r4
 8003df0:	2200      	movs	r2, #0
 8003df2:	2104      	movs	r1, #4
 8003df4:	f7ff ff94 	bl	8003d20 <std>
 8003df8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	2109      	movs	r1, #9
 8003e00:	f7ff ff8e 	bl	8003d20 <std>
 8003e04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003e08:	2202      	movs	r2, #2
 8003e0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e0e:	2112      	movs	r1, #18
 8003e10:	f7ff bf86 	b.w	8003d20 <std>
 8003e14:	20000304 	.word	0x20000304
 8003e18:	200001cc 	.word	0x200001cc
 8003e1c:	08003d8d 	.word	0x08003d8d

08003e20 <__sfp_lock_acquire>:
 8003e20:	4801      	ldr	r0, [pc, #4]	@ (8003e28 <__sfp_lock_acquire+0x8>)
 8003e22:	f000 ba20 	b.w	8004266 <__retarget_lock_acquire_recursive>
 8003e26:	bf00      	nop
 8003e28:	2000030d 	.word	0x2000030d

08003e2c <__sfp_lock_release>:
 8003e2c:	4801      	ldr	r0, [pc, #4]	@ (8003e34 <__sfp_lock_release+0x8>)
 8003e2e:	f000 ba1b 	b.w	8004268 <__retarget_lock_release_recursive>
 8003e32:	bf00      	nop
 8003e34:	2000030d 	.word	0x2000030d

08003e38 <__sinit>:
 8003e38:	b510      	push	{r4, lr}
 8003e3a:	4604      	mov	r4, r0
 8003e3c:	f7ff fff0 	bl	8003e20 <__sfp_lock_acquire>
 8003e40:	6a23      	ldr	r3, [r4, #32]
 8003e42:	b11b      	cbz	r3, 8003e4c <__sinit+0x14>
 8003e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e48:	f7ff bff0 	b.w	8003e2c <__sfp_lock_release>
 8003e4c:	4b04      	ldr	r3, [pc, #16]	@ (8003e60 <__sinit+0x28>)
 8003e4e:	6223      	str	r3, [r4, #32]
 8003e50:	4b04      	ldr	r3, [pc, #16]	@ (8003e64 <__sinit+0x2c>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d1f5      	bne.n	8003e44 <__sinit+0xc>
 8003e58:	f7ff ffc4 	bl	8003de4 <global_stdio_init.part.0>
 8003e5c:	e7f2      	b.n	8003e44 <__sinit+0xc>
 8003e5e:	bf00      	nop
 8003e60:	08003da5 	.word	0x08003da5
 8003e64:	20000304 	.word	0x20000304

08003e68 <_fwalk_sglue>:
 8003e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e6c:	4607      	mov	r7, r0
 8003e6e:	4688      	mov	r8, r1
 8003e70:	4614      	mov	r4, r2
 8003e72:	2600      	movs	r6, #0
 8003e74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e78:	f1b9 0901 	subs.w	r9, r9, #1
 8003e7c:	d505      	bpl.n	8003e8a <_fwalk_sglue+0x22>
 8003e7e:	6824      	ldr	r4, [r4, #0]
 8003e80:	2c00      	cmp	r4, #0
 8003e82:	d1f7      	bne.n	8003e74 <_fwalk_sglue+0xc>
 8003e84:	4630      	mov	r0, r6
 8003e86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e8a:	89ab      	ldrh	r3, [r5, #12]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d907      	bls.n	8003ea0 <_fwalk_sglue+0x38>
 8003e90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003e94:	3301      	adds	r3, #1
 8003e96:	d003      	beq.n	8003ea0 <_fwalk_sglue+0x38>
 8003e98:	4629      	mov	r1, r5
 8003e9a:	4638      	mov	r0, r7
 8003e9c:	47c0      	blx	r8
 8003e9e:	4306      	orrs	r6, r0
 8003ea0:	3568      	adds	r5, #104	@ 0x68
 8003ea2:	e7e9      	b.n	8003e78 <_fwalk_sglue+0x10>

08003ea4 <iprintf>:
 8003ea4:	b40f      	push	{r0, r1, r2, r3}
 8003ea6:	b507      	push	{r0, r1, r2, lr}
 8003ea8:	4906      	ldr	r1, [pc, #24]	@ (8003ec4 <iprintf+0x20>)
 8003eaa:	ab04      	add	r3, sp, #16
 8003eac:	6808      	ldr	r0, [r1, #0]
 8003eae:	f853 2b04 	ldr.w	r2, [r3], #4
 8003eb2:	6881      	ldr	r1, [r0, #8]
 8003eb4:	9301      	str	r3, [sp, #4]
 8003eb6:	f000 fc53 	bl	8004760 <_vfiprintf_r>
 8003eba:	b003      	add	sp, #12
 8003ebc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ec0:	b004      	add	sp, #16
 8003ec2:	4770      	bx	lr
 8003ec4:	20000018 	.word	0x20000018

08003ec8 <_puts_r>:
 8003ec8:	6a03      	ldr	r3, [r0, #32]
 8003eca:	b570      	push	{r4, r5, r6, lr}
 8003ecc:	6884      	ldr	r4, [r0, #8]
 8003ece:	4605      	mov	r5, r0
 8003ed0:	460e      	mov	r6, r1
 8003ed2:	b90b      	cbnz	r3, 8003ed8 <_puts_r+0x10>
 8003ed4:	f7ff ffb0 	bl	8003e38 <__sinit>
 8003ed8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003eda:	07db      	lsls	r3, r3, #31
 8003edc:	d405      	bmi.n	8003eea <_puts_r+0x22>
 8003ede:	89a3      	ldrh	r3, [r4, #12]
 8003ee0:	0598      	lsls	r0, r3, #22
 8003ee2:	d402      	bmi.n	8003eea <_puts_r+0x22>
 8003ee4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ee6:	f000 f9be 	bl	8004266 <__retarget_lock_acquire_recursive>
 8003eea:	89a3      	ldrh	r3, [r4, #12]
 8003eec:	0719      	lsls	r1, r3, #28
 8003eee:	d502      	bpl.n	8003ef6 <_puts_r+0x2e>
 8003ef0:	6923      	ldr	r3, [r4, #16]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d135      	bne.n	8003f62 <_puts_r+0x9a>
 8003ef6:	4621      	mov	r1, r4
 8003ef8:	4628      	mov	r0, r5
 8003efa:	f000 f8e5 	bl	80040c8 <__swsetup_r>
 8003efe:	b380      	cbz	r0, 8003f62 <_puts_r+0x9a>
 8003f00:	f04f 35ff 	mov.w	r5, #4294967295
 8003f04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f06:	07da      	lsls	r2, r3, #31
 8003f08:	d405      	bmi.n	8003f16 <_puts_r+0x4e>
 8003f0a:	89a3      	ldrh	r3, [r4, #12]
 8003f0c:	059b      	lsls	r3, r3, #22
 8003f0e:	d402      	bmi.n	8003f16 <_puts_r+0x4e>
 8003f10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f12:	f000 f9a9 	bl	8004268 <__retarget_lock_release_recursive>
 8003f16:	4628      	mov	r0, r5
 8003f18:	bd70      	pop	{r4, r5, r6, pc}
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	da04      	bge.n	8003f28 <_puts_r+0x60>
 8003f1e:	69a2      	ldr	r2, [r4, #24]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	dc17      	bgt.n	8003f54 <_puts_r+0x8c>
 8003f24:	290a      	cmp	r1, #10
 8003f26:	d015      	beq.n	8003f54 <_puts_r+0x8c>
 8003f28:	6823      	ldr	r3, [r4, #0]
 8003f2a:	1c5a      	adds	r2, r3, #1
 8003f2c:	6022      	str	r2, [r4, #0]
 8003f2e:	7019      	strb	r1, [r3, #0]
 8003f30:	68a3      	ldr	r3, [r4, #8]
 8003f32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003f36:	3b01      	subs	r3, #1
 8003f38:	60a3      	str	r3, [r4, #8]
 8003f3a:	2900      	cmp	r1, #0
 8003f3c:	d1ed      	bne.n	8003f1a <_puts_r+0x52>
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	da11      	bge.n	8003f66 <_puts_r+0x9e>
 8003f42:	4622      	mov	r2, r4
 8003f44:	210a      	movs	r1, #10
 8003f46:	4628      	mov	r0, r5
 8003f48:	f000 f87f 	bl	800404a <__swbuf_r>
 8003f4c:	3001      	adds	r0, #1
 8003f4e:	d0d7      	beq.n	8003f00 <_puts_r+0x38>
 8003f50:	250a      	movs	r5, #10
 8003f52:	e7d7      	b.n	8003f04 <_puts_r+0x3c>
 8003f54:	4622      	mov	r2, r4
 8003f56:	4628      	mov	r0, r5
 8003f58:	f000 f877 	bl	800404a <__swbuf_r>
 8003f5c:	3001      	adds	r0, #1
 8003f5e:	d1e7      	bne.n	8003f30 <_puts_r+0x68>
 8003f60:	e7ce      	b.n	8003f00 <_puts_r+0x38>
 8003f62:	3e01      	subs	r6, #1
 8003f64:	e7e4      	b.n	8003f30 <_puts_r+0x68>
 8003f66:	6823      	ldr	r3, [r4, #0]
 8003f68:	1c5a      	adds	r2, r3, #1
 8003f6a:	6022      	str	r2, [r4, #0]
 8003f6c:	220a      	movs	r2, #10
 8003f6e:	701a      	strb	r2, [r3, #0]
 8003f70:	e7ee      	b.n	8003f50 <_puts_r+0x88>
	...

08003f74 <puts>:
 8003f74:	4b02      	ldr	r3, [pc, #8]	@ (8003f80 <puts+0xc>)
 8003f76:	4601      	mov	r1, r0
 8003f78:	6818      	ldr	r0, [r3, #0]
 8003f7a:	f7ff bfa5 	b.w	8003ec8 <_puts_r>
 8003f7e:	bf00      	nop
 8003f80:	20000018 	.word	0x20000018

08003f84 <siprintf>:
 8003f84:	b40e      	push	{r1, r2, r3}
 8003f86:	b500      	push	{lr}
 8003f88:	b09c      	sub	sp, #112	@ 0x70
 8003f8a:	ab1d      	add	r3, sp, #116	@ 0x74
 8003f8c:	9002      	str	r0, [sp, #8]
 8003f8e:	9006      	str	r0, [sp, #24]
 8003f90:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003f94:	4809      	ldr	r0, [pc, #36]	@ (8003fbc <siprintf+0x38>)
 8003f96:	9107      	str	r1, [sp, #28]
 8003f98:	9104      	str	r1, [sp, #16]
 8003f9a:	4909      	ldr	r1, [pc, #36]	@ (8003fc0 <siprintf+0x3c>)
 8003f9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fa0:	9105      	str	r1, [sp, #20]
 8003fa2:	6800      	ldr	r0, [r0, #0]
 8003fa4:	9301      	str	r3, [sp, #4]
 8003fa6:	a902      	add	r1, sp, #8
 8003fa8:	f000 fab4 	bl	8004514 <_svfiprintf_r>
 8003fac:	9b02      	ldr	r3, [sp, #8]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	701a      	strb	r2, [r3, #0]
 8003fb2:	b01c      	add	sp, #112	@ 0x70
 8003fb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003fb8:	b003      	add	sp, #12
 8003fba:	4770      	bx	lr
 8003fbc:	20000018 	.word	0x20000018
 8003fc0:	ffff0208 	.word	0xffff0208

08003fc4 <__sread>:
 8003fc4:	b510      	push	{r4, lr}
 8003fc6:	460c      	mov	r4, r1
 8003fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fcc:	f000 f8fc 	bl	80041c8 <_read_r>
 8003fd0:	2800      	cmp	r0, #0
 8003fd2:	bfab      	itete	ge
 8003fd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003fd6:	89a3      	ldrhlt	r3, [r4, #12]
 8003fd8:	181b      	addge	r3, r3, r0
 8003fda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003fde:	bfac      	ite	ge
 8003fe0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003fe2:	81a3      	strhlt	r3, [r4, #12]
 8003fe4:	bd10      	pop	{r4, pc}

08003fe6 <__swrite>:
 8003fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fea:	461f      	mov	r7, r3
 8003fec:	898b      	ldrh	r3, [r1, #12]
 8003fee:	05db      	lsls	r3, r3, #23
 8003ff0:	4605      	mov	r5, r0
 8003ff2:	460c      	mov	r4, r1
 8003ff4:	4616      	mov	r6, r2
 8003ff6:	d505      	bpl.n	8004004 <__swrite+0x1e>
 8003ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	2200      	movs	r2, #0
 8004000:	f000 f8d0 	bl	80041a4 <_lseek_r>
 8004004:	89a3      	ldrh	r3, [r4, #12]
 8004006:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800400a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800400e:	81a3      	strh	r3, [r4, #12]
 8004010:	4632      	mov	r2, r6
 8004012:	463b      	mov	r3, r7
 8004014:	4628      	mov	r0, r5
 8004016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800401a:	f000 b8e7 	b.w	80041ec <_write_r>

0800401e <__sseek>:
 800401e:	b510      	push	{r4, lr}
 8004020:	460c      	mov	r4, r1
 8004022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004026:	f000 f8bd 	bl	80041a4 <_lseek_r>
 800402a:	1c43      	adds	r3, r0, #1
 800402c:	89a3      	ldrh	r3, [r4, #12]
 800402e:	bf15      	itete	ne
 8004030:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004032:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004036:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800403a:	81a3      	strheq	r3, [r4, #12]
 800403c:	bf18      	it	ne
 800403e:	81a3      	strhne	r3, [r4, #12]
 8004040:	bd10      	pop	{r4, pc}

08004042 <__sclose>:
 8004042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004046:	f000 b89d 	b.w	8004184 <_close_r>

0800404a <__swbuf_r>:
 800404a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800404c:	460e      	mov	r6, r1
 800404e:	4614      	mov	r4, r2
 8004050:	4605      	mov	r5, r0
 8004052:	b118      	cbz	r0, 800405c <__swbuf_r+0x12>
 8004054:	6a03      	ldr	r3, [r0, #32]
 8004056:	b90b      	cbnz	r3, 800405c <__swbuf_r+0x12>
 8004058:	f7ff feee 	bl	8003e38 <__sinit>
 800405c:	69a3      	ldr	r3, [r4, #24]
 800405e:	60a3      	str	r3, [r4, #8]
 8004060:	89a3      	ldrh	r3, [r4, #12]
 8004062:	071a      	lsls	r2, r3, #28
 8004064:	d501      	bpl.n	800406a <__swbuf_r+0x20>
 8004066:	6923      	ldr	r3, [r4, #16]
 8004068:	b943      	cbnz	r3, 800407c <__swbuf_r+0x32>
 800406a:	4621      	mov	r1, r4
 800406c:	4628      	mov	r0, r5
 800406e:	f000 f82b 	bl	80040c8 <__swsetup_r>
 8004072:	b118      	cbz	r0, 800407c <__swbuf_r+0x32>
 8004074:	f04f 37ff 	mov.w	r7, #4294967295
 8004078:	4638      	mov	r0, r7
 800407a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800407c:	6823      	ldr	r3, [r4, #0]
 800407e:	6922      	ldr	r2, [r4, #16]
 8004080:	1a98      	subs	r0, r3, r2
 8004082:	6963      	ldr	r3, [r4, #20]
 8004084:	b2f6      	uxtb	r6, r6
 8004086:	4283      	cmp	r3, r0
 8004088:	4637      	mov	r7, r6
 800408a:	dc05      	bgt.n	8004098 <__swbuf_r+0x4e>
 800408c:	4621      	mov	r1, r4
 800408e:	4628      	mov	r0, r5
 8004090:	f000 fe90 	bl	8004db4 <_fflush_r>
 8004094:	2800      	cmp	r0, #0
 8004096:	d1ed      	bne.n	8004074 <__swbuf_r+0x2a>
 8004098:	68a3      	ldr	r3, [r4, #8]
 800409a:	3b01      	subs	r3, #1
 800409c:	60a3      	str	r3, [r4, #8]
 800409e:	6823      	ldr	r3, [r4, #0]
 80040a0:	1c5a      	adds	r2, r3, #1
 80040a2:	6022      	str	r2, [r4, #0]
 80040a4:	701e      	strb	r6, [r3, #0]
 80040a6:	6962      	ldr	r2, [r4, #20]
 80040a8:	1c43      	adds	r3, r0, #1
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d004      	beq.n	80040b8 <__swbuf_r+0x6e>
 80040ae:	89a3      	ldrh	r3, [r4, #12]
 80040b0:	07db      	lsls	r3, r3, #31
 80040b2:	d5e1      	bpl.n	8004078 <__swbuf_r+0x2e>
 80040b4:	2e0a      	cmp	r6, #10
 80040b6:	d1df      	bne.n	8004078 <__swbuf_r+0x2e>
 80040b8:	4621      	mov	r1, r4
 80040ba:	4628      	mov	r0, r5
 80040bc:	f000 fe7a 	bl	8004db4 <_fflush_r>
 80040c0:	2800      	cmp	r0, #0
 80040c2:	d0d9      	beq.n	8004078 <__swbuf_r+0x2e>
 80040c4:	e7d6      	b.n	8004074 <__swbuf_r+0x2a>
	...

080040c8 <__swsetup_r>:
 80040c8:	b538      	push	{r3, r4, r5, lr}
 80040ca:	4b29      	ldr	r3, [pc, #164]	@ (8004170 <__swsetup_r+0xa8>)
 80040cc:	4605      	mov	r5, r0
 80040ce:	6818      	ldr	r0, [r3, #0]
 80040d0:	460c      	mov	r4, r1
 80040d2:	b118      	cbz	r0, 80040dc <__swsetup_r+0x14>
 80040d4:	6a03      	ldr	r3, [r0, #32]
 80040d6:	b90b      	cbnz	r3, 80040dc <__swsetup_r+0x14>
 80040d8:	f7ff feae 	bl	8003e38 <__sinit>
 80040dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040e0:	0719      	lsls	r1, r3, #28
 80040e2:	d422      	bmi.n	800412a <__swsetup_r+0x62>
 80040e4:	06da      	lsls	r2, r3, #27
 80040e6:	d407      	bmi.n	80040f8 <__swsetup_r+0x30>
 80040e8:	2209      	movs	r2, #9
 80040ea:	602a      	str	r2, [r5, #0]
 80040ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040f0:	81a3      	strh	r3, [r4, #12]
 80040f2:	f04f 30ff 	mov.w	r0, #4294967295
 80040f6:	e033      	b.n	8004160 <__swsetup_r+0x98>
 80040f8:	0758      	lsls	r0, r3, #29
 80040fa:	d512      	bpl.n	8004122 <__swsetup_r+0x5a>
 80040fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040fe:	b141      	cbz	r1, 8004112 <__swsetup_r+0x4a>
 8004100:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004104:	4299      	cmp	r1, r3
 8004106:	d002      	beq.n	800410e <__swsetup_r+0x46>
 8004108:	4628      	mov	r0, r5
 800410a:	f000 f8af 	bl	800426c <_free_r>
 800410e:	2300      	movs	r3, #0
 8004110:	6363      	str	r3, [r4, #52]	@ 0x34
 8004112:	89a3      	ldrh	r3, [r4, #12]
 8004114:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004118:	81a3      	strh	r3, [r4, #12]
 800411a:	2300      	movs	r3, #0
 800411c:	6063      	str	r3, [r4, #4]
 800411e:	6923      	ldr	r3, [r4, #16]
 8004120:	6023      	str	r3, [r4, #0]
 8004122:	89a3      	ldrh	r3, [r4, #12]
 8004124:	f043 0308 	orr.w	r3, r3, #8
 8004128:	81a3      	strh	r3, [r4, #12]
 800412a:	6923      	ldr	r3, [r4, #16]
 800412c:	b94b      	cbnz	r3, 8004142 <__swsetup_r+0x7a>
 800412e:	89a3      	ldrh	r3, [r4, #12]
 8004130:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004138:	d003      	beq.n	8004142 <__swsetup_r+0x7a>
 800413a:	4621      	mov	r1, r4
 800413c:	4628      	mov	r0, r5
 800413e:	f000 fe87 	bl	8004e50 <__smakebuf_r>
 8004142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004146:	f013 0201 	ands.w	r2, r3, #1
 800414a:	d00a      	beq.n	8004162 <__swsetup_r+0x9a>
 800414c:	2200      	movs	r2, #0
 800414e:	60a2      	str	r2, [r4, #8]
 8004150:	6962      	ldr	r2, [r4, #20]
 8004152:	4252      	negs	r2, r2
 8004154:	61a2      	str	r2, [r4, #24]
 8004156:	6922      	ldr	r2, [r4, #16]
 8004158:	b942      	cbnz	r2, 800416c <__swsetup_r+0xa4>
 800415a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800415e:	d1c5      	bne.n	80040ec <__swsetup_r+0x24>
 8004160:	bd38      	pop	{r3, r4, r5, pc}
 8004162:	0799      	lsls	r1, r3, #30
 8004164:	bf58      	it	pl
 8004166:	6962      	ldrpl	r2, [r4, #20]
 8004168:	60a2      	str	r2, [r4, #8]
 800416a:	e7f4      	b.n	8004156 <__swsetup_r+0x8e>
 800416c:	2000      	movs	r0, #0
 800416e:	e7f7      	b.n	8004160 <__swsetup_r+0x98>
 8004170:	20000018 	.word	0x20000018

08004174 <memset>:
 8004174:	4402      	add	r2, r0
 8004176:	4603      	mov	r3, r0
 8004178:	4293      	cmp	r3, r2
 800417a:	d100      	bne.n	800417e <memset+0xa>
 800417c:	4770      	bx	lr
 800417e:	f803 1b01 	strb.w	r1, [r3], #1
 8004182:	e7f9      	b.n	8004178 <memset+0x4>

08004184 <_close_r>:
 8004184:	b538      	push	{r3, r4, r5, lr}
 8004186:	4d06      	ldr	r5, [pc, #24]	@ (80041a0 <_close_r+0x1c>)
 8004188:	2300      	movs	r3, #0
 800418a:	4604      	mov	r4, r0
 800418c:	4608      	mov	r0, r1
 800418e:	602b      	str	r3, [r5, #0]
 8004190:	f7fc fdc1 	bl	8000d16 <_close>
 8004194:	1c43      	adds	r3, r0, #1
 8004196:	d102      	bne.n	800419e <_close_r+0x1a>
 8004198:	682b      	ldr	r3, [r5, #0]
 800419a:	b103      	cbz	r3, 800419e <_close_r+0x1a>
 800419c:	6023      	str	r3, [r4, #0]
 800419e:	bd38      	pop	{r3, r4, r5, pc}
 80041a0:	20000308 	.word	0x20000308

080041a4 <_lseek_r>:
 80041a4:	b538      	push	{r3, r4, r5, lr}
 80041a6:	4d07      	ldr	r5, [pc, #28]	@ (80041c4 <_lseek_r+0x20>)
 80041a8:	4604      	mov	r4, r0
 80041aa:	4608      	mov	r0, r1
 80041ac:	4611      	mov	r1, r2
 80041ae:	2200      	movs	r2, #0
 80041b0:	602a      	str	r2, [r5, #0]
 80041b2:	461a      	mov	r2, r3
 80041b4:	f7fc fdd6 	bl	8000d64 <_lseek>
 80041b8:	1c43      	adds	r3, r0, #1
 80041ba:	d102      	bne.n	80041c2 <_lseek_r+0x1e>
 80041bc:	682b      	ldr	r3, [r5, #0]
 80041be:	b103      	cbz	r3, 80041c2 <_lseek_r+0x1e>
 80041c0:	6023      	str	r3, [r4, #0]
 80041c2:	bd38      	pop	{r3, r4, r5, pc}
 80041c4:	20000308 	.word	0x20000308

080041c8 <_read_r>:
 80041c8:	b538      	push	{r3, r4, r5, lr}
 80041ca:	4d07      	ldr	r5, [pc, #28]	@ (80041e8 <_read_r+0x20>)
 80041cc:	4604      	mov	r4, r0
 80041ce:	4608      	mov	r0, r1
 80041d0:	4611      	mov	r1, r2
 80041d2:	2200      	movs	r2, #0
 80041d4:	602a      	str	r2, [r5, #0]
 80041d6:	461a      	mov	r2, r3
 80041d8:	f7fc fd64 	bl	8000ca4 <_read>
 80041dc:	1c43      	adds	r3, r0, #1
 80041de:	d102      	bne.n	80041e6 <_read_r+0x1e>
 80041e0:	682b      	ldr	r3, [r5, #0]
 80041e2:	b103      	cbz	r3, 80041e6 <_read_r+0x1e>
 80041e4:	6023      	str	r3, [r4, #0]
 80041e6:	bd38      	pop	{r3, r4, r5, pc}
 80041e8:	20000308 	.word	0x20000308

080041ec <_write_r>:
 80041ec:	b538      	push	{r3, r4, r5, lr}
 80041ee:	4d07      	ldr	r5, [pc, #28]	@ (800420c <_write_r+0x20>)
 80041f0:	4604      	mov	r4, r0
 80041f2:	4608      	mov	r0, r1
 80041f4:	4611      	mov	r1, r2
 80041f6:	2200      	movs	r2, #0
 80041f8:	602a      	str	r2, [r5, #0]
 80041fa:	461a      	mov	r2, r3
 80041fc:	f7fc fd6f 	bl	8000cde <_write>
 8004200:	1c43      	adds	r3, r0, #1
 8004202:	d102      	bne.n	800420a <_write_r+0x1e>
 8004204:	682b      	ldr	r3, [r5, #0]
 8004206:	b103      	cbz	r3, 800420a <_write_r+0x1e>
 8004208:	6023      	str	r3, [r4, #0]
 800420a:	bd38      	pop	{r3, r4, r5, pc}
 800420c:	20000308 	.word	0x20000308

08004210 <__errno>:
 8004210:	4b01      	ldr	r3, [pc, #4]	@ (8004218 <__errno+0x8>)
 8004212:	6818      	ldr	r0, [r3, #0]
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	20000018 	.word	0x20000018

0800421c <__libc_init_array>:
 800421c:	b570      	push	{r4, r5, r6, lr}
 800421e:	4d0d      	ldr	r5, [pc, #52]	@ (8004254 <__libc_init_array+0x38>)
 8004220:	4c0d      	ldr	r4, [pc, #52]	@ (8004258 <__libc_init_array+0x3c>)
 8004222:	1b64      	subs	r4, r4, r5
 8004224:	10a4      	asrs	r4, r4, #2
 8004226:	2600      	movs	r6, #0
 8004228:	42a6      	cmp	r6, r4
 800422a:	d109      	bne.n	8004240 <__libc_init_array+0x24>
 800422c:	4d0b      	ldr	r5, [pc, #44]	@ (800425c <__libc_init_array+0x40>)
 800422e:	4c0c      	ldr	r4, [pc, #48]	@ (8004260 <__libc_init_array+0x44>)
 8004230:	f000 feda 	bl	8004fe8 <_init>
 8004234:	1b64      	subs	r4, r4, r5
 8004236:	10a4      	asrs	r4, r4, #2
 8004238:	2600      	movs	r6, #0
 800423a:	42a6      	cmp	r6, r4
 800423c:	d105      	bne.n	800424a <__libc_init_array+0x2e>
 800423e:	bd70      	pop	{r4, r5, r6, pc}
 8004240:	f855 3b04 	ldr.w	r3, [r5], #4
 8004244:	4798      	blx	r3
 8004246:	3601      	adds	r6, #1
 8004248:	e7ee      	b.n	8004228 <__libc_init_array+0xc>
 800424a:	f855 3b04 	ldr.w	r3, [r5], #4
 800424e:	4798      	blx	r3
 8004250:	3601      	adds	r6, #1
 8004252:	e7f2      	b.n	800423a <__libc_init_array+0x1e>
 8004254:	08005118 	.word	0x08005118
 8004258:	08005118 	.word	0x08005118
 800425c:	08005118 	.word	0x08005118
 8004260:	0800511c 	.word	0x0800511c

08004264 <__retarget_lock_init_recursive>:
 8004264:	4770      	bx	lr

08004266 <__retarget_lock_acquire_recursive>:
 8004266:	4770      	bx	lr

08004268 <__retarget_lock_release_recursive>:
 8004268:	4770      	bx	lr
	...

0800426c <_free_r>:
 800426c:	b538      	push	{r3, r4, r5, lr}
 800426e:	4605      	mov	r5, r0
 8004270:	2900      	cmp	r1, #0
 8004272:	d041      	beq.n	80042f8 <_free_r+0x8c>
 8004274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004278:	1f0c      	subs	r4, r1, #4
 800427a:	2b00      	cmp	r3, #0
 800427c:	bfb8      	it	lt
 800427e:	18e4      	addlt	r4, r4, r3
 8004280:	f000 f8e0 	bl	8004444 <__malloc_lock>
 8004284:	4a1d      	ldr	r2, [pc, #116]	@ (80042fc <_free_r+0x90>)
 8004286:	6813      	ldr	r3, [r2, #0]
 8004288:	b933      	cbnz	r3, 8004298 <_free_r+0x2c>
 800428a:	6063      	str	r3, [r4, #4]
 800428c:	6014      	str	r4, [r2, #0]
 800428e:	4628      	mov	r0, r5
 8004290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004294:	f000 b8dc 	b.w	8004450 <__malloc_unlock>
 8004298:	42a3      	cmp	r3, r4
 800429a:	d908      	bls.n	80042ae <_free_r+0x42>
 800429c:	6820      	ldr	r0, [r4, #0]
 800429e:	1821      	adds	r1, r4, r0
 80042a0:	428b      	cmp	r3, r1
 80042a2:	bf01      	itttt	eq
 80042a4:	6819      	ldreq	r1, [r3, #0]
 80042a6:	685b      	ldreq	r3, [r3, #4]
 80042a8:	1809      	addeq	r1, r1, r0
 80042aa:	6021      	streq	r1, [r4, #0]
 80042ac:	e7ed      	b.n	800428a <_free_r+0x1e>
 80042ae:	461a      	mov	r2, r3
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	b10b      	cbz	r3, 80042b8 <_free_r+0x4c>
 80042b4:	42a3      	cmp	r3, r4
 80042b6:	d9fa      	bls.n	80042ae <_free_r+0x42>
 80042b8:	6811      	ldr	r1, [r2, #0]
 80042ba:	1850      	adds	r0, r2, r1
 80042bc:	42a0      	cmp	r0, r4
 80042be:	d10b      	bne.n	80042d8 <_free_r+0x6c>
 80042c0:	6820      	ldr	r0, [r4, #0]
 80042c2:	4401      	add	r1, r0
 80042c4:	1850      	adds	r0, r2, r1
 80042c6:	4283      	cmp	r3, r0
 80042c8:	6011      	str	r1, [r2, #0]
 80042ca:	d1e0      	bne.n	800428e <_free_r+0x22>
 80042cc:	6818      	ldr	r0, [r3, #0]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	6053      	str	r3, [r2, #4]
 80042d2:	4408      	add	r0, r1
 80042d4:	6010      	str	r0, [r2, #0]
 80042d6:	e7da      	b.n	800428e <_free_r+0x22>
 80042d8:	d902      	bls.n	80042e0 <_free_r+0x74>
 80042da:	230c      	movs	r3, #12
 80042dc:	602b      	str	r3, [r5, #0]
 80042de:	e7d6      	b.n	800428e <_free_r+0x22>
 80042e0:	6820      	ldr	r0, [r4, #0]
 80042e2:	1821      	adds	r1, r4, r0
 80042e4:	428b      	cmp	r3, r1
 80042e6:	bf04      	itt	eq
 80042e8:	6819      	ldreq	r1, [r3, #0]
 80042ea:	685b      	ldreq	r3, [r3, #4]
 80042ec:	6063      	str	r3, [r4, #4]
 80042ee:	bf04      	itt	eq
 80042f0:	1809      	addeq	r1, r1, r0
 80042f2:	6021      	streq	r1, [r4, #0]
 80042f4:	6054      	str	r4, [r2, #4]
 80042f6:	e7ca      	b.n	800428e <_free_r+0x22>
 80042f8:	bd38      	pop	{r3, r4, r5, pc}
 80042fa:	bf00      	nop
 80042fc:	20000314 	.word	0x20000314

08004300 <sbrk_aligned>:
 8004300:	b570      	push	{r4, r5, r6, lr}
 8004302:	4e0f      	ldr	r6, [pc, #60]	@ (8004340 <sbrk_aligned+0x40>)
 8004304:	460c      	mov	r4, r1
 8004306:	6831      	ldr	r1, [r6, #0]
 8004308:	4605      	mov	r5, r0
 800430a:	b911      	cbnz	r1, 8004312 <sbrk_aligned+0x12>
 800430c:	f000 fe18 	bl	8004f40 <_sbrk_r>
 8004310:	6030      	str	r0, [r6, #0]
 8004312:	4621      	mov	r1, r4
 8004314:	4628      	mov	r0, r5
 8004316:	f000 fe13 	bl	8004f40 <_sbrk_r>
 800431a:	1c43      	adds	r3, r0, #1
 800431c:	d103      	bne.n	8004326 <sbrk_aligned+0x26>
 800431e:	f04f 34ff 	mov.w	r4, #4294967295
 8004322:	4620      	mov	r0, r4
 8004324:	bd70      	pop	{r4, r5, r6, pc}
 8004326:	1cc4      	adds	r4, r0, #3
 8004328:	f024 0403 	bic.w	r4, r4, #3
 800432c:	42a0      	cmp	r0, r4
 800432e:	d0f8      	beq.n	8004322 <sbrk_aligned+0x22>
 8004330:	1a21      	subs	r1, r4, r0
 8004332:	4628      	mov	r0, r5
 8004334:	f000 fe04 	bl	8004f40 <_sbrk_r>
 8004338:	3001      	adds	r0, #1
 800433a:	d1f2      	bne.n	8004322 <sbrk_aligned+0x22>
 800433c:	e7ef      	b.n	800431e <sbrk_aligned+0x1e>
 800433e:	bf00      	nop
 8004340:	20000310 	.word	0x20000310

08004344 <_malloc_r>:
 8004344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004348:	1ccd      	adds	r5, r1, #3
 800434a:	f025 0503 	bic.w	r5, r5, #3
 800434e:	3508      	adds	r5, #8
 8004350:	2d0c      	cmp	r5, #12
 8004352:	bf38      	it	cc
 8004354:	250c      	movcc	r5, #12
 8004356:	2d00      	cmp	r5, #0
 8004358:	4606      	mov	r6, r0
 800435a:	db01      	blt.n	8004360 <_malloc_r+0x1c>
 800435c:	42a9      	cmp	r1, r5
 800435e:	d904      	bls.n	800436a <_malloc_r+0x26>
 8004360:	230c      	movs	r3, #12
 8004362:	6033      	str	r3, [r6, #0]
 8004364:	2000      	movs	r0, #0
 8004366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800436a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004440 <_malloc_r+0xfc>
 800436e:	f000 f869 	bl	8004444 <__malloc_lock>
 8004372:	f8d8 3000 	ldr.w	r3, [r8]
 8004376:	461c      	mov	r4, r3
 8004378:	bb44      	cbnz	r4, 80043cc <_malloc_r+0x88>
 800437a:	4629      	mov	r1, r5
 800437c:	4630      	mov	r0, r6
 800437e:	f7ff ffbf 	bl	8004300 <sbrk_aligned>
 8004382:	1c43      	adds	r3, r0, #1
 8004384:	4604      	mov	r4, r0
 8004386:	d158      	bne.n	800443a <_malloc_r+0xf6>
 8004388:	f8d8 4000 	ldr.w	r4, [r8]
 800438c:	4627      	mov	r7, r4
 800438e:	2f00      	cmp	r7, #0
 8004390:	d143      	bne.n	800441a <_malloc_r+0xd6>
 8004392:	2c00      	cmp	r4, #0
 8004394:	d04b      	beq.n	800442e <_malloc_r+0xea>
 8004396:	6823      	ldr	r3, [r4, #0]
 8004398:	4639      	mov	r1, r7
 800439a:	4630      	mov	r0, r6
 800439c:	eb04 0903 	add.w	r9, r4, r3
 80043a0:	f000 fdce 	bl	8004f40 <_sbrk_r>
 80043a4:	4581      	cmp	r9, r0
 80043a6:	d142      	bne.n	800442e <_malloc_r+0xea>
 80043a8:	6821      	ldr	r1, [r4, #0]
 80043aa:	1a6d      	subs	r5, r5, r1
 80043ac:	4629      	mov	r1, r5
 80043ae:	4630      	mov	r0, r6
 80043b0:	f7ff ffa6 	bl	8004300 <sbrk_aligned>
 80043b4:	3001      	adds	r0, #1
 80043b6:	d03a      	beq.n	800442e <_malloc_r+0xea>
 80043b8:	6823      	ldr	r3, [r4, #0]
 80043ba:	442b      	add	r3, r5
 80043bc:	6023      	str	r3, [r4, #0]
 80043be:	f8d8 3000 	ldr.w	r3, [r8]
 80043c2:	685a      	ldr	r2, [r3, #4]
 80043c4:	bb62      	cbnz	r2, 8004420 <_malloc_r+0xdc>
 80043c6:	f8c8 7000 	str.w	r7, [r8]
 80043ca:	e00f      	b.n	80043ec <_malloc_r+0xa8>
 80043cc:	6822      	ldr	r2, [r4, #0]
 80043ce:	1b52      	subs	r2, r2, r5
 80043d0:	d420      	bmi.n	8004414 <_malloc_r+0xd0>
 80043d2:	2a0b      	cmp	r2, #11
 80043d4:	d917      	bls.n	8004406 <_malloc_r+0xc2>
 80043d6:	1961      	adds	r1, r4, r5
 80043d8:	42a3      	cmp	r3, r4
 80043da:	6025      	str	r5, [r4, #0]
 80043dc:	bf18      	it	ne
 80043de:	6059      	strne	r1, [r3, #4]
 80043e0:	6863      	ldr	r3, [r4, #4]
 80043e2:	bf08      	it	eq
 80043e4:	f8c8 1000 	streq.w	r1, [r8]
 80043e8:	5162      	str	r2, [r4, r5]
 80043ea:	604b      	str	r3, [r1, #4]
 80043ec:	4630      	mov	r0, r6
 80043ee:	f000 f82f 	bl	8004450 <__malloc_unlock>
 80043f2:	f104 000b 	add.w	r0, r4, #11
 80043f6:	1d23      	adds	r3, r4, #4
 80043f8:	f020 0007 	bic.w	r0, r0, #7
 80043fc:	1ac2      	subs	r2, r0, r3
 80043fe:	bf1c      	itt	ne
 8004400:	1a1b      	subne	r3, r3, r0
 8004402:	50a3      	strne	r3, [r4, r2]
 8004404:	e7af      	b.n	8004366 <_malloc_r+0x22>
 8004406:	6862      	ldr	r2, [r4, #4]
 8004408:	42a3      	cmp	r3, r4
 800440a:	bf0c      	ite	eq
 800440c:	f8c8 2000 	streq.w	r2, [r8]
 8004410:	605a      	strne	r2, [r3, #4]
 8004412:	e7eb      	b.n	80043ec <_malloc_r+0xa8>
 8004414:	4623      	mov	r3, r4
 8004416:	6864      	ldr	r4, [r4, #4]
 8004418:	e7ae      	b.n	8004378 <_malloc_r+0x34>
 800441a:	463c      	mov	r4, r7
 800441c:	687f      	ldr	r7, [r7, #4]
 800441e:	e7b6      	b.n	800438e <_malloc_r+0x4a>
 8004420:	461a      	mov	r2, r3
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	42a3      	cmp	r3, r4
 8004426:	d1fb      	bne.n	8004420 <_malloc_r+0xdc>
 8004428:	2300      	movs	r3, #0
 800442a:	6053      	str	r3, [r2, #4]
 800442c:	e7de      	b.n	80043ec <_malloc_r+0xa8>
 800442e:	230c      	movs	r3, #12
 8004430:	6033      	str	r3, [r6, #0]
 8004432:	4630      	mov	r0, r6
 8004434:	f000 f80c 	bl	8004450 <__malloc_unlock>
 8004438:	e794      	b.n	8004364 <_malloc_r+0x20>
 800443a:	6005      	str	r5, [r0, #0]
 800443c:	e7d6      	b.n	80043ec <_malloc_r+0xa8>
 800443e:	bf00      	nop
 8004440:	20000314 	.word	0x20000314

08004444 <__malloc_lock>:
 8004444:	4801      	ldr	r0, [pc, #4]	@ (800444c <__malloc_lock+0x8>)
 8004446:	f7ff bf0e 	b.w	8004266 <__retarget_lock_acquire_recursive>
 800444a:	bf00      	nop
 800444c:	2000030c 	.word	0x2000030c

08004450 <__malloc_unlock>:
 8004450:	4801      	ldr	r0, [pc, #4]	@ (8004458 <__malloc_unlock+0x8>)
 8004452:	f7ff bf09 	b.w	8004268 <__retarget_lock_release_recursive>
 8004456:	bf00      	nop
 8004458:	2000030c 	.word	0x2000030c

0800445c <__ssputs_r>:
 800445c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004460:	688e      	ldr	r6, [r1, #8]
 8004462:	461f      	mov	r7, r3
 8004464:	42be      	cmp	r6, r7
 8004466:	680b      	ldr	r3, [r1, #0]
 8004468:	4682      	mov	sl, r0
 800446a:	460c      	mov	r4, r1
 800446c:	4690      	mov	r8, r2
 800446e:	d82d      	bhi.n	80044cc <__ssputs_r+0x70>
 8004470:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004474:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004478:	d026      	beq.n	80044c8 <__ssputs_r+0x6c>
 800447a:	6965      	ldr	r5, [r4, #20]
 800447c:	6909      	ldr	r1, [r1, #16]
 800447e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004482:	eba3 0901 	sub.w	r9, r3, r1
 8004486:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800448a:	1c7b      	adds	r3, r7, #1
 800448c:	444b      	add	r3, r9
 800448e:	106d      	asrs	r5, r5, #1
 8004490:	429d      	cmp	r5, r3
 8004492:	bf38      	it	cc
 8004494:	461d      	movcc	r5, r3
 8004496:	0553      	lsls	r3, r2, #21
 8004498:	d527      	bpl.n	80044ea <__ssputs_r+0x8e>
 800449a:	4629      	mov	r1, r5
 800449c:	f7ff ff52 	bl	8004344 <_malloc_r>
 80044a0:	4606      	mov	r6, r0
 80044a2:	b360      	cbz	r0, 80044fe <__ssputs_r+0xa2>
 80044a4:	6921      	ldr	r1, [r4, #16]
 80044a6:	464a      	mov	r2, r9
 80044a8:	f000 fd5a 	bl	8004f60 <memcpy>
 80044ac:	89a3      	ldrh	r3, [r4, #12]
 80044ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80044b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044b6:	81a3      	strh	r3, [r4, #12]
 80044b8:	6126      	str	r6, [r4, #16]
 80044ba:	6165      	str	r5, [r4, #20]
 80044bc:	444e      	add	r6, r9
 80044be:	eba5 0509 	sub.w	r5, r5, r9
 80044c2:	6026      	str	r6, [r4, #0]
 80044c4:	60a5      	str	r5, [r4, #8]
 80044c6:	463e      	mov	r6, r7
 80044c8:	42be      	cmp	r6, r7
 80044ca:	d900      	bls.n	80044ce <__ssputs_r+0x72>
 80044cc:	463e      	mov	r6, r7
 80044ce:	6820      	ldr	r0, [r4, #0]
 80044d0:	4632      	mov	r2, r6
 80044d2:	4641      	mov	r1, r8
 80044d4:	f000 fcf8 	bl	8004ec8 <memmove>
 80044d8:	68a3      	ldr	r3, [r4, #8]
 80044da:	1b9b      	subs	r3, r3, r6
 80044dc:	60a3      	str	r3, [r4, #8]
 80044de:	6823      	ldr	r3, [r4, #0]
 80044e0:	4433      	add	r3, r6
 80044e2:	6023      	str	r3, [r4, #0]
 80044e4:	2000      	movs	r0, #0
 80044e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044ea:	462a      	mov	r2, r5
 80044ec:	f000 fd46 	bl	8004f7c <_realloc_r>
 80044f0:	4606      	mov	r6, r0
 80044f2:	2800      	cmp	r0, #0
 80044f4:	d1e0      	bne.n	80044b8 <__ssputs_r+0x5c>
 80044f6:	6921      	ldr	r1, [r4, #16]
 80044f8:	4650      	mov	r0, sl
 80044fa:	f7ff feb7 	bl	800426c <_free_r>
 80044fe:	230c      	movs	r3, #12
 8004500:	f8ca 3000 	str.w	r3, [sl]
 8004504:	89a3      	ldrh	r3, [r4, #12]
 8004506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800450a:	81a3      	strh	r3, [r4, #12]
 800450c:	f04f 30ff 	mov.w	r0, #4294967295
 8004510:	e7e9      	b.n	80044e6 <__ssputs_r+0x8a>
	...

08004514 <_svfiprintf_r>:
 8004514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004518:	4698      	mov	r8, r3
 800451a:	898b      	ldrh	r3, [r1, #12]
 800451c:	061b      	lsls	r3, r3, #24
 800451e:	b09d      	sub	sp, #116	@ 0x74
 8004520:	4607      	mov	r7, r0
 8004522:	460d      	mov	r5, r1
 8004524:	4614      	mov	r4, r2
 8004526:	d510      	bpl.n	800454a <_svfiprintf_r+0x36>
 8004528:	690b      	ldr	r3, [r1, #16]
 800452a:	b973      	cbnz	r3, 800454a <_svfiprintf_r+0x36>
 800452c:	2140      	movs	r1, #64	@ 0x40
 800452e:	f7ff ff09 	bl	8004344 <_malloc_r>
 8004532:	6028      	str	r0, [r5, #0]
 8004534:	6128      	str	r0, [r5, #16]
 8004536:	b930      	cbnz	r0, 8004546 <_svfiprintf_r+0x32>
 8004538:	230c      	movs	r3, #12
 800453a:	603b      	str	r3, [r7, #0]
 800453c:	f04f 30ff 	mov.w	r0, #4294967295
 8004540:	b01d      	add	sp, #116	@ 0x74
 8004542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004546:	2340      	movs	r3, #64	@ 0x40
 8004548:	616b      	str	r3, [r5, #20]
 800454a:	2300      	movs	r3, #0
 800454c:	9309      	str	r3, [sp, #36]	@ 0x24
 800454e:	2320      	movs	r3, #32
 8004550:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004554:	f8cd 800c 	str.w	r8, [sp, #12]
 8004558:	2330      	movs	r3, #48	@ 0x30
 800455a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80046f8 <_svfiprintf_r+0x1e4>
 800455e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004562:	f04f 0901 	mov.w	r9, #1
 8004566:	4623      	mov	r3, r4
 8004568:	469a      	mov	sl, r3
 800456a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800456e:	b10a      	cbz	r2, 8004574 <_svfiprintf_r+0x60>
 8004570:	2a25      	cmp	r2, #37	@ 0x25
 8004572:	d1f9      	bne.n	8004568 <_svfiprintf_r+0x54>
 8004574:	ebba 0b04 	subs.w	fp, sl, r4
 8004578:	d00b      	beq.n	8004592 <_svfiprintf_r+0x7e>
 800457a:	465b      	mov	r3, fp
 800457c:	4622      	mov	r2, r4
 800457e:	4629      	mov	r1, r5
 8004580:	4638      	mov	r0, r7
 8004582:	f7ff ff6b 	bl	800445c <__ssputs_r>
 8004586:	3001      	adds	r0, #1
 8004588:	f000 80a7 	beq.w	80046da <_svfiprintf_r+0x1c6>
 800458c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800458e:	445a      	add	r2, fp
 8004590:	9209      	str	r2, [sp, #36]	@ 0x24
 8004592:	f89a 3000 	ldrb.w	r3, [sl]
 8004596:	2b00      	cmp	r3, #0
 8004598:	f000 809f 	beq.w	80046da <_svfiprintf_r+0x1c6>
 800459c:	2300      	movs	r3, #0
 800459e:	f04f 32ff 	mov.w	r2, #4294967295
 80045a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045a6:	f10a 0a01 	add.w	sl, sl, #1
 80045aa:	9304      	str	r3, [sp, #16]
 80045ac:	9307      	str	r3, [sp, #28]
 80045ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80045b4:	4654      	mov	r4, sl
 80045b6:	2205      	movs	r2, #5
 80045b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045bc:	484e      	ldr	r0, [pc, #312]	@ (80046f8 <_svfiprintf_r+0x1e4>)
 80045be:	f7fb fe17 	bl	80001f0 <memchr>
 80045c2:	9a04      	ldr	r2, [sp, #16]
 80045c4:	b9d8      	cbnz	r0, 80045fe <_svfiprintf_r+0xea>
 80045c6:	06d0      	lsls	r0, r2, #27
 80045c8:	bf44      	itt	mi
 80045ca:	2320      	movmi	r3, #32
 80045cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045d0:	0711      	lsls	r1, r2, #28
 80045d2:	bf44      	itt	mi
 80045d4:	232b      	movmi	r3, #43	@ 0x2b
 80045d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045da:	f89a 3000 	ldrb.w	r3, [sl]
 80045de:	2b2a      	cmp	r3, #42	@ 0x2a
 80045e0:	d015      	beq.n	800460e <_svfiprintf_r+0xfa>
 80045e2:	9a07      	ldr	r2, [sp, #28]
 80045e4:	4654      	mov	r4, sl
 80045e6:	2000      	movs	r0, #0
 80045e8:	f04f 0c0a 	mov.w	ip, #10
 80045ec:	4621      	mov	r1, r4
 80045ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045f2:	3b30      	subs	r3, #48	@ 0x30
 80045f4:	2b09      	cmp	r3, #9
 80045f6:	d94b      	bls.n	8004690 <_svfiprintf_r+0x17c>
 80045f8:	b1b0      	cbz	r0, 8004628 <_svfiprintf_r+0x114>
 80045fa:	9207      	str	r2, [sp, #28]
 80045fc:	e014      	b.n	8004628 <_svfiprintf_r+0x114>
 80045fe:	eba0 0308 	sub.w	r3, r0, r8
 8004602:	fa09 f303 	lsl.w	r3, r9, r3
 8004606:	4313      	orrs	r3, r2
 8004608:	9304      	str	r3, [sp, #16]
 800460a:	46a2      	mov	sl, r4
 800460c:	e7d2      	b.n	80045b4 <_svfiprintf_r+0xa0>
 800460e:	9b03      	ldr	r3, [sp, #12]
 8004610:	1d19      	adds	r1, r3, #4
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	9103      	str	r1, [sp, #12]
 8004616:	2b00      	cmp	r3, #0
 8004618:	bfbb      	ittet	lt
 800461a:	425b      	neglt	r3, r3
 800461c:	f042 0202 	orrlt.w	r2, r2, #2
 8004620:	9307      	strge	r3, [sp, #28]
 8004622:	9307      	strlt	r3, [sp, #28]
 8004624:	bfb8      	it	lt
 8004626:	9204      	strlt	r2, [sp, #16]
 8004628:	7823      	ldrb	r3, [r4, #0]
 800462a:	2b2e      	cmp	r3, #46	@ 0x2e
 800462c:	d10a      	bne.n	8004644 <_svfiprintf_r+0x130>
 800462e:	7863      	ldrb	r3, [r4, #1]
 8004630:	2b2a      	cmp	r3, #42	@ 0x2a
 8004632:	d132      	bne.n	800469a <_svfiprintf_r+0x186>
 8004634:	9b03      	ldr	r3, [sp, #12]
 8004636:	1d1a      	adds	r2, r3, #4
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	9203      	str	r2, [sp, #12]
 800463c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004640:	3402      	adds	r4, #2
 8004642:	9305      	str	r3, [sp, #20]
 8004644:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004708 <_svfiprintf_r+0x1f4>
 8004648:	7821      	ldrb	r1, [r4, #0]
 800464a:	2203      	movs	r2, #3
 800464c:	4650      	mov	r0, sl
 800464e:	f7fb fdcf 	bl	80001f0 <memchr>
 8004652:	b138      	cbz	r0, 8004664 <_svfiprintf_r+0x150>
 8004654:	9b04      	ldr	r3, [sp, #16]
 8004656:	eba0 000a 	sub.w	r0, r0, sl
 800465a:	2240      	movs	r2, #64	@ 0x40
 800465c:	4082      	lsls	r2, r0
 800465e:	4313      	orrs	r3, r2
 8004660:	3401      	adds	r4, #1
 8004662:	9304      	str	r3, [sp, #16]
 8004664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004668:	4824      	ldr	r0, [pc, #144]	@ (80046fc <_svfiprintf_r+0x1e8>)
 800466a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800466e:	2206      	movs	r2, #6
 8004670:	f7fb fdbe 	bl	80001f0 <memchr>
 8004674:	2800      	cmp	r0, #0
 8004676:	d036      	beq.n	80046e6 <_svfiprintf_r+0x1d2>
 8004678:	4b21      	ldr	r3, [pc, #132]	@ (8004700 <_svfiprintf_r+0x1ec>)
 800467a:	bb1b      	cbnz	r3, 80046c4 <_svfiprintf_r+0x1b0>
 800467c:	9b03      	ldr	r3, [sp, #12]
 800467e:	3307      	adds	r3, #7
 8004680:	f023 0307 	bic.w	r3, r3, #7
 8004684:	3308      	adds	r3, #8
 8004686:	9303      	str	r3, [sp, #12]
 8004688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800468a:	4433      	add	r3, r6
 800468c:	9309      	str	r3, [sp, #36]	@ 0x24
 800468e:	e76a      	b.n	8004566 <_svfiprintf_r+0x52>
 8004690:	fb0c 3202 	mla	r2, ip, r2, r3
 8004694:	460c      	mov	r4, r1
 8004696:	2001      	movs	r0, #1
 8004698:	e7a8      	b.n	80045ec <_svfiprintf_r+0xd8>
 800469a:	2300      	movs	r3, #0
 800469c:	3401      	adds	r4, #1
 800469e:	9305      	str	r3, [sp, #20]
 80046a0:	4619      	mov	r1, r3
 80046a2:	f04f 0c0a 	mov.w	ip, #10
 80046a6:	4620      	mov	r0, r4
 80046a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046ac:	3a30      	subs	r2, #48	@ 0x30
 80046ae:	2a09      	cmp	r2, #9
 80046b0:	d903      	bls.n	80046ba <_svfiprintf_r+0x1a6>
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d0c6      	beq.n	8004644 <_svfiprintf_r+0x130>
 80046b6:	9105      	str	r1, [sp, #20]
 80046b8:	e7c4      	b.n	8004644 <_svfiprintf_r+0x130>
 80046ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80046be:	4604      	mov	r4, r0
 80046c0:	2301      	movs	r3, #1
 80046c2:	e7f0      	b.n	80046a6 <_svfiprintf_r+0x192>
 80046c4:	ab03      	add	r3, sp, #12
 80046c6:	9300      	str	r3, [sp, #0]
 80046c8:	462a      	mov	r2, r5
 80046ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004704 <_svfiprintf_r+0x1f0>)
 80046cc:	a904      	add	r1, sp, #16
 80046ce:	4638      	mov	r0, r7
 80046d0:	f3af 8000 	nop.w
 80046d4:	1c42      	adds	r2, r0, #1
 80046d6:	4606      	mov	r6, r0
 80046d8:	d1d6      	bne.n	8004688 <_svfiprintf_r+0x174>
 80046da:	89ab      	ldrh	r3, [r5, #12]
 80046dc:	065b      	lsls	r3, r3, #25
 80046de:	f53f af2d 	bmi.w	800453c <_svfiprintf_r+0x28>
 80046e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80046e4:	e72c      	b.n	8004540 <_svfiprintf_r+0x2c>
 80046e6:	ab03      	add	r3, sp, #12
 80046e8:	9300      	str	r3, [sp, #0]
 80046ea:	462a      	mov	r2, r5
 80046ec:	4b05      	ldr	r3, [pc, #20]	@ (8004704 <_svfiprintf_r+0x1f0>)
 80046ee:	a904      	add	r1, sp, #16
 80046f0:	4638      	mov	r0, r7
 80046f2:	f000 f9bb 	bl	8004a6c <_printf_i>
 80046f6:	e7ed      	b.n	80046d4 <_svfiprintf_r+0x1c0>
 80046f8:	080050dc 	.word	0x080050dc
 80046fc:	080050e6 	.word	0x080050e6
 8004700:	00000000 	.word	0x00000000
 8004704:	0800445d 	.word	0x0800445d
 8004708:	080050e2 	.word	0x080050e2

0800470c <__sfputc_r>:
 800470c:	6893      	ldr	r3, [r2, #8]
 800470e:	3b01      	subs	r3, #1
 8004710:	2b00      	cmp	r3, #0
 8004712:	b410      	push	{r4}
 8004714:	6093      	str	r3, [r2, #8]
 8004716:	da08      	bge.n	800472a <__sfputc_r+0x1e>
 8004718:	6994      	ldr	r4, [r2, #24]
 800471a:	42a3      	cmp	r3, r4
 800471c:	db01      	blt.n	8004722 <__sfputc_r+0x16>
 800471e:	290a      	cmp	r1, #10
 8004720:	d103      	bne.n	800472a <__sfputc_r+0x1e>
 8004722:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004726:	f7ff bc90 	b.w	800404a <__swbuf_r>
 800472a:	6813      	ldr	r3, [r2, #0]
 800472c:	1c58      	adds	r0, r3, #1
 800472e:	6010      	str	r0, [r2, #0]
 8004730:	7019      	strb	r1, [r3, #0]
 8004732:	4608      	mov	r0, r1
 8004734:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004738:	4770      	bx	lr

0800473a <__sfputs_r>:
 800473a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800473c:	4606      	mov	r6, r0
 800473e:	460f      	mov	r7, r1
 8004740:	4614      	mov	r4, r2
 8004742:	18d5      	adds	r5, r2, r3
 8004744:	42ac      	cmp	r4, r5
 8004746:	d101      	bne.n	800474c <__sfputs_r+0x12>
 8004748:	2000      	movs	r0, #0
 800474a:	e007      	b.n	800475c <__sfputs_r+0x22>
 800474c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004750:	463a      	mov	r2, r7
 8004752:	4630      	mov	r0, r6
 8004754:	f7ff ffda 	bl	800470c <__sfputc_r>
 8004758:	1c43      	adds	r3, r0, #1
 800475a:	d1f3      	bne.n	8004744 <__sfputs_r+0xa>
 800475c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004760 <_vfiprintf_r>:
 8004760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004764:	460d      	mov	r5, r1
 8004766:	b09d      	sub	sp, #116	@ 0x74
 8004768:	4614      	mov	r4, r2
 800476a:	4698      	mov	r8, r3
 800476c:	4606      	mov	r6, r0
 800476e:	b118      	cbz	r0, 8004778 <_vfiprintf_r+0x18>
 8004770:	6a03      	ldr	r3, [r0, #32]
 8004772:	b90b      	cbnz	r3, 8004778 <_vfiprintf_r+0x18>
 8004774:	f7ff fb60 	bl	8003e38 <__sinit>
 8004778:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800477a:	07d9      	lsls	r1, r3, #31
 800477c:	d405      	bmi.n	800478a <_vfiprintf_r+0x2a>
 800477e:	89ab      	ldrh	r3, [r5, #12]
 8004780:	059a      	lsls	r2, r3, #22
 8004782:	d402      	bmi.n	800478a <_vfiprintf_r+0x2a>
 8004784:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004786:	f7ff fd6e 	bl	8004266 <__retarget_lock_acquire_recursive>
 800478a:	89ab      	ldrh	r3, [r5, #12]
 800478c:	071b      	lsls	r3, r3, #28
 800478e:	d501      	bpl.n	8004794 <_vfiprintf_r+0x34>
 8004790:	692b      	ldr	r3, [r5, #16]
 8004792:	b99b      	cbnz	r3, 80047bc <_vfiprintf_r+0x5c>
 8004794:	4629      	mov	r1, r5
 8004796:	4630      	mov	r0, r6
 8004798:	f7ff fc96 	bl	80040c8 <__swsetup_r>
 800479c:	b170      	cbz	r0, 80047bc <_vfiprintf_r+0x5c>
 800479e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80047a0:	07dc      	lsls	r4, r3, #31
 80047a2:	d504      	bpl.n	80047ae <_vfiprintf_r+0x4e>
 80047a4:	f04f 30ff 	mov.w	r0, #4294967295
 80047a8:	b01d      	add	sp, #116	@ 0x74
 80047aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047ae:	89ab      	ldrh	r3, [r5, #12]
 80047b0:	0598      	lsls	r0, r3, #22
 80047b2:	d4f7      	bmi.n	80047a4 <_vfiprintf_r+0x44>
 80047b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80047b6:	f7ff fd57 	bl	8004268 <__retarget_lock_release_recursive>
 80047ba:	e7f3      	b.n	80047a4 <_vfiprintf_r+0x44>
 80047bc:	2300      	movs	r3, #0
 80047be:	9309      	str	r3, [sp, #36]	@ 0x24
 80047c0:	2320      	movs	r3, #32
 80047c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80047c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80047ca:	2330      	movs	r3, #48	@ 0x30
 80047cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800497c <_vfiprintf_r+0x21c>
 80047d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80047d4:	f04f 0901 	mov.w	r9, #1
 80047d8:	4623      	mov	r3, r4
 80047da:	469a      	mov	sl, r3
 80047dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047e0:	b10a      	cbz	r2, 80047e6 <_vfiprintf_r+0x86>
 80047e2:	2a25      	cmp	r2, #37	@ 0x25
 80047e4:	d1f9      	bne.n	80047da <_vfiprintf_r+0x7a>
 80047e6:	ebba 0b04 	subs.w	fp, sl, r4
 80047ea:	d00b      	beq.n	8004804 <_vfiprintf_r+0xa4>
 80047ec:	465b      	mov	r3, fp
 80047ee:	4622      	mov	r2, r4
 80047f0:	4629      	mov	r1, r5
 80047f2:	4630      	mov	r0, r6
 80047f4:	f7ff ffa1 	bl	800473a <__sfputs_r>
 80047f8:	3001      	adds	r0, #1
 80047fa:	f000 80a7 	beq.w	800494c <_vfiprintf_r+0x1ec>
 80047fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004800:	445a      	add	r2, fp
 8004802:	9209      	str	r2, [sp, #36]	@ 0x24
 8004804:	f89a 3000 	ldrb.w	r3, [sl]
 8004808:	2b00      	cmp	r3, #0
 800480a:	f000 809f 	beq.w	800494c <_vfiprintf_r+0x1ec>
 800480e:	2300      	movs	r3, #0
 8004810:	f04f 32ff 	mov.w	r2, #4294967295
 8004814:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004818:	f10a 0a01 	add.w	sl, sl, #1
 800481c:	9304      	str	r3, [sp, #16]
 800481e:	9307      	str	r3, [sp, #28]
 8004820:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004824:	931a      	str	r3, [sp, #104]	@ 0x68
 8004826:	4654      	mov	r4, sl
 8004828:	2205      	movs	r2, #5
 800482a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800482e:	4853      	ldr	r0, [pc, #332]	@ (800497c <_vfiprintf_r+0x21c>)
 8004830:	f7fb fcde 	bl	80001f0 <memchr>
 8004834:	9a04      	ldr	r2, [sp, #16]
 8004836:	b9d8      	cbnz	r0, 8004870 <_vfiprintf_r+0x110>
 8004838:	06d1      	lsls	r1, r2, #27
 800483a:	bf44      	itt	mi
 800483c:	2320      	movmi	r3, #32
 800483e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004842:	0713      	lsls	r3, r2, #28
 8004844:	bf44      	itt	mi
 8004846:	232b      	movmi	r3, #43	@ 0x2b
 8004848:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800484c:	f89a 3000 	ldrb.w	r3, [sl]
 8004850:	2b2a      	cmp	r3, #42	@ 0x2a
 8004852:	d015      	beq.n	8004880 <_vfiprintf_r+0x120>
 8004854:	9a07      	ldr	r2, [sp, #28]
 8004856:	4654      	mov	r4, sl
 8004858:	2000      	movs	r0, #0
 800485a:	f04f 0c0a 	mov.w	ip, #10
 800485e:	4621      	mov	r1, r4
 8004860:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004864:	3b30      	subs	r3, #48	@ 0x30
 8004866:	2b09      	cmp	r3, #9
 8004868:	d94b      	bls.n	8004902 <_vfiprintf_r+0x1a2>
 800486a:	b1b0      	cbz	r0, 800489a <_vfiprintf_r+0x13a>
 800486c:	9207      	str	r2, [sp, #28]
 800486e:	e014      	b.n	800489a <_vfiprintf_r+0x13a>
 8004870:	eba0 0308 	sub.w	r3, r0, r8
 8004874:	fa09 f303 	lsl.w	r3, r9, r3
 8004878:	4313      	orrs	r3, r2
 800487a:	9304      	str	r3, [sp, #16]
 800487c:	46a2      	mov	sl, r4
 800487e:	e7d2      	b.n	8004826 <_vfiprintf_r+0xc6>
 8004880:	9b03      	ldr	r3, [sp, #12]
 8004882:	1d19      	adds	r1, r3, #4
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	9103      	str	r1, [sp, #12]
 8004888:	2b00      	cmp	r3, #0
 800488a:	bfbb      	ittet	lt
 800488c:	425b      	neglt	r3, r3
 800488e:	f042 0202 	orrlt.w	r2, r2, #2
 8004892:	9307      	strge	r3, [sp, #28]
 8004894:	9307      	strlt	r3, [sp, #28]
 8004896:	bfb8      	it	lt
 8004898:	9204      	strlt	r2, [sp, #16]
 800489a:	7823      	ldrb	r3, [r4, #0]
 800489c:	2b2e      	cmp	r3, #46	@ 0x2e
 800489e:	d10a      	bne.n	80048b6 <_vfiprintf_r+0x156>
 80048a0:	7863      	ldrb	r3, [r4, #1]
 80048a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80048a4:	d132      	bne.n	800490c <_vfiprintf_r+0x1ac>
 80048a6:	9b03      	ldr	r3, [sp, #12]
 80048a8:	1d1a      	adds	r2, r3, #4
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	9203      	str	r2, [sp, #12]
 80048ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80048b2:	3402      	adds	r4, #2
 80048b4:	9305      	str	r3, [sp, #20]
 80048b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800498c <_vfiprintf_r+0x22c>
 80048ba:	7821      	ldrb	r1, [r4, #0]
 80048bc:	2203      	movs	r2, #3
 80048be:	4650      	mov	r0, sl
 80048c0:	f7fb fc96 	bl	80001f0 <memchr>
 80048c4:	b138      	cbz	r0, 80048d6 <_vfiprintf_r+0x176>
 80048c6:	9b04      	ldr	r3, [sp, #16]
 80048c8:	eba0 000a 	sub.w	r0, r0, sl
 80048cc:	2240      	movs	r2, #64	@ 0x40
 80048ce:	4082      	lsls	r2, r0
 80048d0:	4313      	orrs	r3, r2
 80048d2:	3401      	adds	r4, #1
 80048d4:	9304      	str	r3, [sp, #16]
 80048d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048da:	4829      	ldr	r0, [pc, #164]	@ (8004980 <_vfiprintf_r+0x220>)
 80048dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80048e0:	2206      	movs	r2, #6
 80048e2:	f7fb fc85 	bl	80001f0 <memchr>
 80048e6:	2800      	cmp	r0, #0
 80048e8:	d03f      	beq.n	800496a <_vfiprintf_r+0x20a>
 80048ea:	4b26      	ldr	r3, [pc, #152]	@ (8004984 <_vfiprintf_r+0x224>)
 80048ec:	bb1b      	cbnz	r3, 8004936 <_vfiprintf_r+0x1d6>
 80048ee:	9b03      	ldr	r3, [sp, #12]
 80048f0:	3307      	adds	r3, #7
 80048f2:	f023 0307 	bic.w	r3, r3, #7
 80048f6:	3308      	adds	r3, #8
 80048f8:	9303      	str	r3, [sp, #12]
 80048fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048fc:	443b      	add	r3, r7
 80048fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8004900:	e76a      	b.n	80047d8 <_vfiprintf_r+0x78>
 8004902:	fb0c 3202 	mla	r2, ip, r2, r3
 8004906:	460c      	mov	r4, r1
 8004908:	2001      	movs	r0, #1
 800490a:	e7a8      	b.n	800485e <_vfiprintf_r+0xfe>
 800490c:	2300      	movs	r3, #0
 800490e:	3401      	adds	r4, #1
 8004910:	9305      	str	r3, [sp, #20]
 8004912:	4619      	mov	r1, r3
 8004914:	f04f 0c0a 	mov.w	ip, #10
 8004918:	4620      	mov	r0, r4
 800491a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800491e:	3a30      	subs	r2, #48	@ 0x30
 8004920:	2a09      	cmp	r2, #9
 8004922:	d903      	bls.n	800492c <_vfiprintf_r+0x1cc>
 8004924:	2b00      	cmp	r3, #0
 8004926:	d0c6      	beq.n	80048b6 <_vfiprintf_r+0x156>
 8004928:	9105      	str	r1, [sp, #20]
 800492a:	e7c4      	b.n	80048b6 <_vfiprintf_r+0x156>
 800492c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004930:	4604      	mov	r4, r0
 8004932:	2301      	movs	r3, #1
 8004934:	e7f0      	b.n	8004918 <_vfiprintf_r+0x1b8>
 8004936:	ab03      	add	r3, sp, #12
 8004938:	9300      	str	r3, [sp, #0]
 800493a:	462a      	mov	r2, r5
 800493c:	4b12      	ldr	r3, [pc, #72]	@ (8004988 <_vfiprintf_r+0x228>)
 800493e:	a904      	add	r1, sp, #16
 8004940:	4630      	mov	r0, r6
 8004942:	f3af 8000 	nop.w
 8004946:	4607      	mov	r7, r0
 8004948:	1c78      	adds	r0, r7, #1
 800494a:	d1d6      	bne.n	80048fa <_vfiprintf_r+0x19a>
 800494c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800494e:	07d9      	lsls	r1, r3, #31
 8004950:	d405      	bmi.n	800495e <_vfiprintf_r+0x1fe>
 8004952:	89ab      	ldrh	r3, [r5, #12]
 8004954:	059a      	lsls	r2, r3, #22
 8004956:	d402      	bmi.n	800495e <_vfiprintf_r+0x1fe>
 8004958:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800495a:	f7ff fc85 	bl	8004268 <__retarget_lock_release_recursive>
 800495e:	89ab      	ldrh	r3, [r5, #12]
 8004960:	065b      	lsls	r3, r3, #25
 8004962:	f53f af1f 	bmi.w	80047a4 <_vfiprintf_r+0x44>
 8004966:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004968:	e71e      	b.n	80047a8 <_vfiprintf_r+0x48>
 800496a:	ab03      	add	r3, sp, #12
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	462a      	mov	r2, r5
 8004970:	4b05      	ldr	r3, [pc, #20]	@ (8004988 <_vfiprintf_r+0x228>)
 8004972:	a904      	add	r1, sp, #16
 8004974:	4630      	mov	r0, r6
 8004976:	f000 f879 	bl	8004a6c <_printf_i>
 800497a:	e7e4      	b.n	8004946 <_vfiprintf_r+0x1e6>
 800497c:	080050dc 	.word	0x080050dc
 8004980:	080050e6 	.word	0x080050e6
 8004984:	00000000 	.word	0x00000000
 8004988:	0800473b 	.word	0x0800473b
 800498c:	080050e2 	.word	0x080050e2

08004990 <_printf_common>:
 8004990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004994:	4616      	mov	r6, r2
 8004996:	4698      	mov	r8, r3
 8004998:	688a      	ldr	r2, [r1, #8]
 800499a:	690b      	ldr	r3, [r1, #16]
 800499c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80049a0:	4293      	cmp	r3, r2
 80049a2:	bfb8      	it	lt
 80049a4:	4613      	movlt	r3, r2
 80049a6:	6033      	str	r3, [r6, #0]
 80049a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80049ac:	4607      	mov	r7, r0
 80049ae:	460c      	mov	r4, r1
 80049b0:	b10a      	cbz	r2, 80049b6 <_printf_common+0x26>
 80049b2:	3301      	adds	r3, #1
 80049b4:	6033      	str	r3, [r6, #0]
 80049b6:	6823      	ldr	r3, [r4, #0]
 80049b8:	0699      	lsls	r1, r3, #26
 80049ba:	bf42      	ittt	mi
 80049bc:	6833      	ldrmi	r3, [r6, #0]
 80049be:	3302      	addmi	r3, #2
 80049c0:	6033      	strmi	r3, [r6, #0]
 80049c2:	6825      	ldr	r5, [r4, #0]
 80049c4:	f015 0506 	ands.w	r5, r5, #6
 80049c8:	d106      	bne.n	80049d8 <_printf_common+0x48>
 80049ca:	f104 0a19 	add.w	sl, r4, #25
 80049ce:	68e3      	ldr	r3, [r4, #12]
 80049d0:	6832      	ldr	r2, [r6, #0]
 80049d2:	1a9b      	subs	r3, r3, r2
 80049d4:	42ab      	cmp	r3, r5
 80049d6:	dc26      	bgt.n	8004a26 <_printf_common+0x96>
 80049d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80049dc:	6822      	ldr	r2, [r4, #0]
 80049de:	3b00      	subs	r3, #0
 80049e0:	bf18      	it	ne
 80049e2:	2301      	movne	r3, #1
 80049e4:	0692      	lsls	r2, r2, #26
 80049e6:	d42b      	bmi.n	8004a40 <_printf_common+0xb0>
 80049e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80049ec:	4641      	mov	r1, r8
 80049ee:	4638      	mov	r0, r7
 80049f0:	47c8      	blx	r9
 80049f2:	3001      	adds	r0, #1
 80049f4:	d01e      	beq.n	8004a34 <_printf_common+0xa4>
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	6922      	ldr	r2, [r4, #16]
 80049fa:	f003 0306 	and.w	r3, r3, #6
 80049fe:	2b04      	cmp	r3, #4
 8004a00:	bf02      	ittt	eq
 8004a02:	68e5      	ldreq	r5, [r4, #12]
 8004a04:	6833      	ldreq	r3, [r6, #0]
 8004a06:	1aed      	subeq	r5, r5, r3
 8004a08:	68a3      	ldr	r3, [r4, #8]
 8004a0a:	bf0c      	ite	eq
 8004a0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a10:	2500      	movne	r5, #0
 8004a12:	4293      	cmp	r3, r2
 8004a14:	bfc4      	itt	gt
 8004a16:	1a9b      	subgt	r3, r3, r2
 8004a18:	18ed      	addgt	r5, r5, r3
 8004a1a:	2600      	movs	r6, #0
 8004a1c:	341a      	adds	r4, #26
 8004a1e:	42b5      	cmp	r5, r6
 8004a20:	d11a      	bne.n	8004a58 <_printf_common+0xc8>
 8004a22:	2000      	movs	r0, #0
 8004a24:	e008      	b.n	8004a38 <_printf_common+0xa8>
 8004a26:	2301      	movs	r3, #1
 8004a28:	4652      	mov	r2, sl
 8004a2a:	4641      	mov	r1, r8
 8004a2c:	4638      	mov	r0, r7
 8004a2e:	47c8      	blx	r9
 8004a30:	3001      	adds	r0, #1
 8004a32:	d103      	bne.n	8004a3c <_printf_common+0xac>
 8004a34:	f04f 30ff 	mov.w	r0, #4294967295
 8004a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a3c:	3501      	adds	r5, #1
 8004a3e:	e7c6      	b.n	80049ce <_printf_common+0x3e>
 8004a40:	18e1      	adds	r1, r4, r3
 8004a42:	1c5a      	adds	r2, r3, #1
 8004a44:	2030      	movs	r0, #48	@ 0x30
 8004a46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004a4a:	4422      	add	r2, r4
 8004a4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004a50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004a54:	3302      	adds	r3, #2
 8004a56:	e7c7      	b.n	80049e8 <_printf_common+0x58>
 8004a58:	2301      	movs	r3, #1
 8004a5a:	4622      	mov	r2, r4
 8004a5c:	4641      	mov	r1, r8
 8004a5e:	4638      	mov	r0, r7
 8004a60:	47c8      	blx	r9
 8004a62:	3001      	adds	r0, #1
 8004a64:	d0e6      	beq.n	8004a34 <_printf_common+0xa4>
 8004a66:	3601      	adds	r6, #1
 8004a68:	e7d9      	b.n	8004a1e <_printf_common+0x8e>
	...

08004a6c <_printf_i>:
 8004a6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a70:	7e0f      	ldrb	r7, [r1, #24]
 8004a72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004a74:	2f78      	cmp	r7, #120	@ 0x78
 8004a76:	4691      	mov	r9, r2
 8004a78:	4680      	mov	r8, r0
 8004a7a:	460c      	mov	r4, r1
 8004a7c:	469a      	mov	sl, r3
 8004a7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004a82:	d807      	bhi.n	8004a94 <_printf_i+0x28>
 8004a84:	2f62      	cmp	r7, #98	@ 0x62
 8004a86:	d80a      	bhi.n	8004a9e <_printf_i+0x32>
 8004a88:	2f00      	cmp	r7, #0
 8004a8a:	f000 80d2 	beq.w	8004c32 <_printf_i+0x1c6>
 8004a8e:	2f58      	cmp	r7, #88	@ 0x58
 8004a90:	f000 80b9 	beq.w	8004c06 <_printf_i+0x19a>
 8004a94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a9c:	e03a      	b.n	8004b14 <_printf_i+0xa8>
 8004a9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004aa2:	2b15      	cmp	r3, #21
 8004aa4:	d8f6      	bhi.n	8004a94 <_printf_i+0x28>
 8004aa6:	a101      	add	r1, pc, #4	@ (adr r1, 8004aac <_printf_i+0x40>)
 8004aa8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004aac:	08004b05 	.word	0x08004b05
 8004ab0:	08004b19 	.word	0x08004b19
 8004ab4:	08004a95 	.word	0x08004a95
 8004ab8:	08004a95 	.word	0x08004a95
 8004abc:	08004a95 	.word	0x08004a95
 8004ac0:	08004a95 	.word	0x08004a95
 8004ac4:	08004b19 	.word	0x08004b19
 8004ac8:	08004a95 	.word	0x08004a95
 8004acc:	08004a95 	.word	0x08004a95
 8004ad0:	08004a95 	.word	0x08004a95
 8004ad4:	08004a95 	.word	0x08004a95
 8004ad8:	08004c19 	.word	0x08004c19
 8004adc:	08004b43 	.word	0x08004b43
 8004ae0:	08004bd3 	.word	0x08004bd3
 8004ae4:	08004a95 	.word	0x08004a95
 8004ae8:	08004a95 	.word	0x08004a95
 8004aec:	08004c3b 	.word	0x08004c3b
 8004af0:	08004a95 	.word	0x08004a95
 8004af4:	08004b43 	.word	0x08004b43
 8004af8:	08004a95 	.word	0x08004a95
 8004afc:	08004a95 	.word	0x08004a95
 8004b00:	08004bdb 	.word	0x08004bdb
 8004b04:	6833      	ldr	r3, [r6, #0]
 8004b06:	1d1a      	adds	r2, r3, #4
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6032      	str	r2, [r6, #0]
 8004b0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004b14:	2301      	movs	r3, #1
 8004b16:	e09d      	b.n	8004c54 <_printf_i+0x1e8>
 8004b18:	6833      	ldr	r3, [r6, #0]
 8004b1a:	6820      	ldr	r0, [r4, #0]
 8004b1c:	1d19      	adds	r1, r3, #4
 8004b1e:	6031      	str	r1, [r6, #0]
 8004b20:	0606      	lsls	r6, r0, #24
 8004b22:	d501      	bpl.n	8004b28 <_printf_i+0xbc>
 8004b24:	681d      	ldr	r5, [r3, #0]
 8004b26:	e003      	b.n	8004b30 <_printf_i+0xc4>
 8004b28:	0645      	lsls	r5, r0, #25
 8004b2a:	d5fb      	bpl.n	8004b24 <_printf_i+0xb8>
 8004b2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004b30:	2d00      	cmp	r5, #0
 8004b32:	da03      	bge.n	8004b3c <_printf_i+0xd0>
 8004b34:	232d      	movs	r3, #45	@ 0x2d
 8004b36:	426d      	negs	r5, r5
 8004b38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b3c:	4859      	ldr	r0, [pc, #356]	@ (8004ca4 <_printf_i+0x238>)
 8004b3e:	230a      	movs	r3, #10
 8004b40:	e011      	b.n	8004b66 <_printf_i+0xfa>
 8004b42:	6821      	ldr	r1, [r4, #0]
 8004b44:	6833      	ldr	r3, [r6, #0]
 8004b46:	0608      	lsls	r0, r1, #24
 8004b48:	f853 5b04 	ldr.w	r5, [r3], #4
 8004b4c:	d402      	bmi.n	8004b54 <_printf_i+0xe8>
 8004b4e:	0649      	lsls	r1, r1, #25
 8004b50:	bf48      	it	mi
 8004b52:	b2ad      	uxthmi	r5, r5
 8004b54:	2f6f      	cmp	r7, #111	@ 0x6f
 8004b56:	4853      	ldr	r0, [pc, #332]	@ (8004ca4 <_printf_i+0x238>)
 8004b58:	6033      	str	r3, [r6, #0]
 8004b5a:	bf14      	ite	ne
 8004b5c:	230a      	movne	r3, #10
 8004b5e:	2308      	moveq	r3, #8
 8004b60:	2100      	movs	r1, #0
 8004b62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004b66:	6866      	ldr	r6, [r4, #4]
 8004b68:	60a6      	str	r6, [r4, #8]
 8004b6a:	2e00      	cmp	r6, #0
 8004b6c:	bfa2      	ittt	ge
 8004b6e:	6821      	ldrge	r1, [r4, #0]
 8004b70:	f021 0104 	bicge.w	r1, r1, #4
 8004b74:	6021      	strge	r1, [r4, #0]
 8004b76:	b90d      	cbnz	r5, 8004b7c <_printf_i+0x110>
 8004b78:	2e00      	cmp	r6, #0
 8004b7a:	d04b      	beq.n	8004c14 <_printf_i+0x1a8>
 8004b7c:	4616      	mov	r6, r2
 8004b7e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b82:	fb03 5711 	mls	r7, r3, r1, r5
 8004b86:	5dc7      	ldrb	r7, [r0, r7]
 8004b88:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b8c:	462f      	mov	r7, r5
 8004b8e:	42bb      	cmp	r3, r7
 8004b90:	460d      	mov	r5, r1
 8004b92:	d9f4      	bls.n	8004b7e <_printf_i+0x112>
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d10b      	bne.n	8004bb0 <_printf_i+0x144>
 8004b98:	6823      	ldr	r3, [r4, #0]
 8004b9a:	07df      	lsls	r7, r3, #31
 8004b9c:	d508      	bpl.n	8004bb0 <_printf_i+0x144>
 8004b9e:	6923      	ldr	r3, [r4, #16]
 8004ba0:	6861      	ldr	r1, [r4, #4]
 8004ba2:	4299      	cmp	r1, r3
 8004ba4:	bfde      	ittt	le
 8004ba6:	2330      	movle	r3, #48	@ 0x30
 8004ba8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004bac:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004bb0:	1b92      	subs	r2, r2, r6
 8004bb2:	6122      	str	r2, [r4, #16]
 8004bb4:	f8cd a000 	str.w	sl, [sp]
 8004bb8:	464b      	mov	r3, r9
 8004bba:	aa03      	add	r2, sp, #12
 8004bbc:	4621      	mov	r1, r4
 8004bbe:	4640      	mov	r0, r8
 8004bc0:	f7ff fee6 	bl	8004990 <_printf_common>
 8004bc4:	3001      	adds	r0, #1
 8004bc6:	d14a      	bne.n	8004c5e <_printf_i+0x1f2>
 8004bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bcc:	b004      	add	sp, #16
 8004bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bd2:	6823      	ldr	r3, [r4, #0]
 8004bd4:	f043 0320 	orr.w	r3, r3, #32
 8004bd8:	6023      	str	r3, [r4, #0]
 8004bda:	4833      	ldr	r0, [pc, #204]	@ (8004ca8 <_printf_i+0x23c>)
 8004bdc:	2778      	movs	r7, #120	@ 0x78
 8004bde:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	6831      	ldr	r1, [r6, #0]
 8004be6:	061f      	lsls	r7, r3, #24
 8004be8:	f851 5b04 	ldr.w	r5, [r1], #4
 8004bec:	d402      	bmi.n	8004bf4 <_printf_i+0x188>
 8004bee:	065f      	lsls	r7, r3, #25
 8004bf0:	bf48      	it	mi
 8004bf2:	b2ad      	uxthmi	r5, r5
 8004bf4:	6031      	str	r1, [r6, #0]
 8004bf6:	07d9      	lsls	r1, r3, #31
 8004bf8:	bf44      	itt	mi
 8004bfa:	f043 0320 	orrmi.w	r3, r3, #32
 8004bfe:	6023      	strmi	r3, [r4, #0]
 8004c00:	b11d      	cbz	r5, 8004c0a <_printf_i+0x19e>
 8004c02:	2310      	movs	r3, #16
 8004c04:	e7ac      	b.n	8004b60 <_printf_i+0xf4>
 8004c06:	4827      	ldr	r0, [pc, #156]	@ (8004ca4 <_printf_i+0x238>)
 8004c08:	e7e9      	b.n	8004bde <_printf_i+0x172>
 8004c0a:	6823      	ldr	r3, [r4, #0]
 8004c0c:	f023 0320 	bic.w	r3, r3, #32
 8004c10:	6023      	str	r3, [r4, #0]
 8004c12:	e7f6      	b.n	8004c02 <_printf_i+0x196>
 8004c14:	4616      	mov	r6, r2
 8004c16:	e7bd      	b.n	8004b94 <_printf_i+0x128>
 8004c18:	6833      	ldr	r3, [r6, #0]
 8004c1a:	6825      	ldr	r5, [r4, #0]
 8004c1c:	6961      	ldr	r1, [r4, #20]
 8004c1e:	1d18      	adds	r0, r3, #4
 8004c20:	6030      	str	r0, [r6, #0]
 8004c22:	062e      	lsls	r6, r5, #24
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	d501      	bpl.n	8004c2c <_printf_i+0x1c0>
 8004c28:	6019      	str	r1, [r3, #0]
 8004c2a:	e002      	b.n	8004c32 <_printf_i+0x1c6>
 8004c2c:	0668      	lsls	r0, r5, #25
 8004c2e:	d5fb      	bpl.n	8004c28 <_printf_i+0x1bc>
 8004c30:	8019      	strh	r1, [r3, #0]
 8004c32:	2300      	movs	r3, #0
 8004c34:	6123      	str	r3, [r4, #16]
 8004c36:	4616      	mov	r6, r2
 8004c38:	e7bc      	b.n	8004bb4 <_printf_i+0x148>
 8004c3a:	6833      	ldr	r3, [r6, #0]
 8004c3c:	1d1a      	adds	r2, r3, #4
 8004c3e:	6032      	str	r2, [r6, #0]
 8004c40:	681e      	ldr	r6, [r3, #0]
 8004c42:	6862      	ldr	r2, [r4, #4]
 8004c44:	2100      	movs	r1, #0
 8004c46:	4630      	mov	r0, r6
 8004c48:	f7fb fad2 	bl	80001f0 <memchr>
 8004c4c:	b108      	cbz	r0, 8004c52 <_printf_i+0x1e6>
 8004c4e:	1b80      	subs	r0, r0, r6
 8004c50:	6060      	str	r0, [r4, #4]
 8004c52:	6863      	ldr	r3, [r4, #4]
 8004c54:	6123      	str	r3, [r4, #16]
 8004c56:	2300      	movs	r3, #0
 8004c58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c5c:	e7aa      	b.n	8004bb4 <_printf_i+0x148>
 8004c5e:	6923      	ldr	r3, [r4, #16]
 8004c60:	4632      	mov	r2, r6
 8004c62:	4649      	mov	r1, r9
 8004c64:	4640      	mov	r0, r8
 8004c66:	47d0      	blx	sl
 8004c68:	3001      	adds	r0, #1
 8004c6a:	d0ad      	beq.n	8004bc8 <_printf_i+0x15c>
 8004c6c:	6823      	ldr	r3, [r4, #0]
 8004c6e:	079b      	lsls	r3, r3, #30
 8004c70:	d413      	bmi.n	8004c9a <_printf_i+0x22e>
 8004c72:	68e0      	ldr	r0, [r4, #12]
 8004c74:	9b03      	ldr	r3, [sp, #12]
 8004c76:	4298      	cmp	r0, r3
 8004c78:	bfb8      	it	lt
 8004c7a:	4618      	movlt	r0, r3
 8004c7c:	e7a6      	b.n	8004bcc <_printf_i+0x160>
 8004c7e:	2301      	movs	r3, #1
 8004c80:	4632      	mov	r2, r6
 8004c82:	4649      	mov	r1, r9
 8004c84:	4640      	mov	r0, r8
 8004c86:	47d0      	blx	sl
 8004c88:	3001      	adds	r0, #1
 8004c8a:	d09d      	beq.n	8004bc8 <_printf_i+0x15c>
 8004c8c:	3501      	adds	r5, #1
 8004c8e:	68e3      	ldr	r3, [r4, #12]
 8004c90:	9903      	ldr	r1, [sp, #12]
 8004c92:	1a5b      	subs	r3, r3, r1
 8004c94:	42ab      	cmp	r3, r5
 8004c96:	dcf2      	bgt.n	8004c7e <_printf_i+0x212>
 8004c98:	e7eb      	b.n	8004c72 <_printf_i+0x206>
 8004c9a:	2500      	movs	r5, #0
 8004c9c:	f104 0619 	add.w	r6, r4, #25
 8004ca0:	e7f5      	b.n	8004c8e <_printf_i+0x222>
 8004ca2:	bf00      	nop
 8004ca4:	080050ed 	.word	0x080050ed
 8004ca8:	080050fe 	.word	0x080050fe

08004cac <__sflush_r>:
 8004cac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cb4:	0716      	lsls	r6, r2, #28
 8004cb6:	4605      	mov	r5, r0
 8004cb8:	460c      	mov	r4, r1
 8004cba:	d454      	bmi.n	8004d66 <__sflush_r+0xba>
 8004cbc:	684b      	ldr	r3, [r1, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	dc02      	bgt.n	8004cc8 <__sflush_r+0x1c>
 8004cc2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	dd48      	ble.n	8004d5a <__sflush_r+0xae>
 8004cc8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004cca:	2e00      	cmp	r6, #0
 8004ccc:	d045      	beq.n	8004d5a <__sflush_r+0xae>
 8004cce:	2300      	movs	r3, #0
 8004cd0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004cd4:	682f      	ldr	r7, [r5, #0]
 8004cd6:	6a21      	ldr	r1, [r4, #32]
 8004cd8:	602b      	str	r3, [r5, #0]
 8004cda:	d030      	beq.n	8004d3e <__sflush_r+0x92>
 8004cdc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004cde:	89a3      	ldrh	r3, [r4, #12]
 8004ce0:	0759      	lsls	r1, r3, #29
 8004ce2:	d505      	bpl.n	8004cf0 <__sflush_r+0x44>
 8004ce4:	6863      	ldr	r3, [r4, #4]
 8004ce6:	1ad2      	subs	r2, r2, r3
 8004ce8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004cea:	b10b      	cbz	r3, 8004cf0 <__sflush_r+0x44>
 8004cec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004cee:	1ad2      	subs	r2, r2, r3
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004cf4:	6a21      	ldr	r1, [r4, #32]
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	47b0      	blx	r6
 8004cfa:	1c43      	adds	r3, r0, #1
 8004cfc:	89a3      	ldrh	r3, [r4, #12]
 8004cfe:	d106      	bne.n	8004d0e <__sflush_r+0x62>
 8004d00:	6829      	ldr	r1, [r5, #0]
 8004d02:	291d      	cmp	r1, #29
 8004d04:	d82b      	bhi.n	8004d5e <__sflush_r+0xb2>
 8004d06:	4a2a      	ldr	r2, [pc, #168]	@ (8004db0 <__sflush_r+0x104>)
 8004d08:	410a      	asrs	r2, r1
 8004d0a:	07d6      	lsls	r6, r2, #31
 8004d0c:	d427      	bmi.n	8004d5e <__sflush_r+0xb2>
 8004d0e:	2200      	movs	r2, #0
 8004d10:	6062      	str	r2, [r4, #4]
 8004d12:	04d9      	lsls	r1, r3, #19
 8004d14:	6922      	ldr	r2, [r4, #16]
 8004d16:	6022      	str	r2, [r4, #0]
 8004d18:	d504      	bpl.n	8004d24 <__sflush_r+0x78>
 8004d1a:	1c42      	adds	r2, r0, #1
 8004d1c:	d101      	bne.n	8004d22 <__sflush_r+0x76>
 8004d1e:	682b      	ldr	r3, [r5, #0]
 8004d20:	b903      	cbnz	r3, 8004d24 <__sflush_r+0x78>
 8004d22:	6560      	str	r0, [r4, #84]	@ 0x54
 8004d24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d26:	602f      	str	r7, [r5, #0]
 8004d28:	b1b9      	cbz	r1, 8004d5a <__sflush_r+0xae>
 8004d2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d2e:	4299      	cmp	r1, r3
 8004d30:	d002      	beq.n	8004d38 <__sflush_r+0x8c>
 8004d32:	4628      	mov	r0, r5
 8004d34:	f7ff fa9a 	bl	800426c <_free_r>
 8004d38:	2300      	movs	r3, #0
 8004d3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d3c:	e00d      	b.n	8004d5a <__sflush_r+0xae>
 8004d3e:	2301      	movs	r3, #1
 8004d40:	4628      	mov	r0, r5
 8004d42:	47b0      	blx	r6
 8004d44:	4602      	mov	r2, r0
 8004d46:	1c50      	adds	r0, r2, #1
 8004d48:	d1c9      	bne.n	8004cde <__sflush_r+0x32>
 8004d4a:	682b      	ldr	r3, [r5, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d0c6      	beq.n	8004cde <__sflush_r+0x32>
 8004d50:	2b1d      	cmp	r3, #29
 8004d52:	d001      	beq.n	8004d58 <__sflush_r+0xac>
 8004d54:	2b16      	cmp	r3, #22
 8004d56:	d11e      	bne.n	8004d96 <__sflush_r+0xea>
 8004d58:	602f      	str	r7, [r5, #0]
 8004d5a:	2000      	movs	r0, #0
 8004d5c:	e022      	b.n	8004da4 <__sflush_r+0xf8>
 8004d5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d62:	b21b      	sxth	r3, r3
 8004d64:	e01b      	b.n	8004d9e <__sflush_r+0xf2>
 8004d66:	690f      	ldr	r7, [r1, #16]
 8004d68:	2f00      	cmp	r7, #0
 8004d6a:	d0f6      	beq.n	8004d5a <__sflush_r+0xae>
 8004d6c:	0793      	lsls	r3, r2, #30
 8004d6e:	680e      	ldr	r6, [r1, #0]
 8004d70:	bf08      	it	eq
 8004d72:	694b      	ldreq	r3, [r1, #20]
 8004d74:	600f      	str	r7, [r1, #0]
 8004d76:	bf18      	it	ne
 8004d78:	2300      	movne	r3, #0
 8004d7a:	eba6 0807 	sub.w	r8, r6, r7
 8004d7e:	608b      	str	r3, [r1, #8]
 8004d80:	f1b8 0f00 	cmp.w	r8, #0
 8004d84:	dde9      	ble.n	8004d5a <__sflush_r+0xae>
 8004d86:	6a21      	ldr	r1, [r4, #32]
 8004d88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004d8a:	4643      	mov	r3, r8
 8004d8c:	463a      	mov	r2, r7
 8004d8e:	4628      	mov	r0, r5
 8004d90:	47b0      	blx	r6
 8004d92:	2800      	cmp	r0, #0
 8004d94:	dc08      	bgt.n	8004da8 <__sflush_r+0xfc>
 8004d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d9e:	81a3      	strh	r3, [r4, #12]
 8004da0:	f04f 30ff 	mov.w	r0, #4294967295
 8004da4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004da8:	4407      	add	r7, r0
 8004daa:	eba8 0800 	sub.w	r8, r8, r0
 8004dae:	e7e7      	b.n	8004d80 <__sflush_r+0xd4>
 8004db0:	dfbffffe 	.word	0xdfbffffe

08004db4 <_fflush_r>:
 8004db4:	b538      	push	{r3, r4, r5, lr}
 8004db6:	690b      	ldr	r3, [r1, #16]
 8004db8:	4605      	mov	r5, r0
 8004dba:	460c      	mov	r4, r1
 8004dbc:	b913      	cbnz	r3, 8004dc4 <_fflush_r+0x10>
 8004dbe:	2500      	movs	r5, #0
 8004dc0:	4628      	mov	r0, r5
 8004dc2:	bd38      	pop	{r3, r4, r5, pc}
 8004dc4:	b118      	cbz	r0, 8004dce <_fflush_r+0x1a>
 8004dc6:	6a03      	ldr	r3, [r0, #32]
 8004dc8:	b90b      	cbnz	r3, 8004dce <_fflush_r+0x1a>
 8004dca:	f7ff f835 	bl	8003e38 <__sinit>
 8004dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d0f3      	beq.n	8004dbe <_fflush_r+0xa>
 8004dd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004dd8:	07d0      	lsls	r0, r2, #31
 8004dda:	d404      	bmi.n	8004de6 <_fflush_r+0x32>
 8004ddc:	0599      	lsls	r1, r3, #22
 8004dde:	d402      	bmi.n	8004de6 <_fflush_r+0x32>
 8004de0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004de2:	f7ff fa40 	bl	8004266 <__retarget_lock_acquire_recursive>
 8004de6:	4628      	mov	r0, r5
 8004de8:	4621      	mov	r1, r4
 8004dea:	f7ff ff5f 	bl	8004cac <__sflush_r>
 8004dee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004df0:	07da      	lsls	r2, r3, #31
 8004df2:	4605      	mov	r5, r0
 8004df4:	d4e4      	bmi.n	8004dc0 <_fflush_r+0xc>
 8004df6:	89a3      	ldrh	r3, [r4, #12]
 8004df8:	059b      	lsls	r3, r3, #22
 8004dfa:	d4e1      	bmi.n	8004dc0 <_fflush_r+0xc>
 8004dfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dfe:	f7ff fa33 	bl	8004268 <__retarget_lock_release_recursive>
 8004e02:	e7dd      	b.n	8004dc0 <_fflush_r+0xc>

08004e04 <__swhatbuf_r>:
 8004e04:	b570      	push	{r4, r5, r6, lr}
 8004e06:	460c      	mov	r4, r1
 8004e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e0c:	2900      	cmp	r1, #0
 8004e0e:	b096      	sub	sp, #88	@ 0x58
 8004e10:	4615      	mov	r5, r2
 8004e12:	461e      	mov	r6, r3
 8004e14:	da0d      	bge.n	8004e32 <__swhatbuf_r+0x2e>
 8004e16:	89a3      	ldrh	r3, [r4, #12]
 8004e18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004e1c:	f04f 0100 	mov.w	r1, #0
 8004e20:	bf14      	ite	ne
 8004e22:	2340      	movne	r3, #64	@ 0x40
 8004e24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004e28:	2000      	movs	r0, #0
 8004e2a:	6031      	str	r1, [r6, #0]
 8004e2c:	602b      	str	r3, [r5, #0]
 8004e2e:	b016      	add	sp, #88	@ 0x58
 8004e30:	bd70      	pop	{r4, r5, r6, pc}
 8004e32:	466a      	mov	r2, sp
 8004e34:	f000 f862 	bl	8004efc <_fstat_r>
 8004e38:	2800      	cmp	r0, #0
 8004e3a:	dbec      	blt.n	8004e16 <__swhatbuf_r+0x12>
 8004e3c:	9901      	ldr	r1, [sp, #4]
 8004e3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004e42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004e46:	4259      	negs	r1, r3
 8004e48:	4159      	adcs	r1, r3
 8004e4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e4e:	e7eb      	b.n	8004e28 <__swhatbuf_r+0x24>

08004e50 <__smakebuf_r>:
 8004e50:	898b      	ldrh	r3, [r1, #12]
 8004e52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e54:	079d      	lsls	r5, r3, #30
 8004e56:	4606      	mov	r6, r0
 8004e58:	460c      	mov	r4, r1
 8004e5a:	d507      	bpl.n	8004e6c <__smakebuf_r+0x1c>
 8004e5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004e60:	6023      	str	r3, [r4, #0]
 8004e62:	6123      	str	r3, [r4, #16]
 8004e64:	2301      	movs	r3, #1
 8004e66:	6163      	str	r3, [r4, #20]
 8004e68:	b003      	add	sp, #12
 8004e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e6c:	ab01      	add	r3, sp, #4
 8004e6e:	466a      	mov	r2, sp
 8004e70:	f7ff ffc8 	bl	8004e04 <__swhatbuf_r>
 8004e74:	9f00      	ldr	r7, [sp, #0]
 8004e76:	4605      	mov	r5, r0
 8004e78:	4639      	mov	r1, r7
 8004e7a:	4630      	mov	r0, r6
 8004e7c:	f7ff fa62 	bl	8004344 <_malloc_r>
 8004e80:	b948      	cbnz	r0, 8004e96 <__smakebuf_r+0x46>
 8004e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e86:	059a      	lsls	r2, r3, #22
 8004e88:	d4ee      	bmi.n	8004e68 <__smakebuf_r+0x18>
 8004e8a:	f023 0303 	bic.w	r3, r3, #3
 8004e8e:	f043 0302 	orr.w	r3, r3, #2
 8004e92:	81a3      	strh	r3, [r4, #12]
 8004e94:	e7e2      	b.n	8004e5c <__smakebuf_r+0xc>
 8004e96:	89a3      	ldrh	r3, [r4, #12]
 8004e98:	6020      	str	r0, [r4, #0]
 8004e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e9e:	81a3      	strh	r3, [r4, #12]
 8004ea0:	9b01      	ldr	r3, [sp, #4]
 8004ea2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004ea6:	b15b      	cbz	r3, 8004ec0 <__smakebuf_r+0x70>
 8004ea8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004eac:	4630      	mov	r0, r6
 8004eae:	f000 f837 	bl	8004f20 <_isatty_r>
 8004eb2:	b128      	cbz	r0, 8004ec0 <__smakebuf_r+0x70>
 8004eb4:	89a3      	ldrh	r3, [r4, #12]
 8004eb6:	f023 0303 	bic.w	r3, r3, #3
 8004eba:	f043 0301 	orr.w	r3, r3, #1
 8004ebe:	81a3      	strh	r3, [r4, #12]
 8004ec0:	89a3      	ldrh	r3, [r4, #12]
 8004ec2:	431d      	orrs	r5, r3
 8004ec4:	81a5      	strh	r5, [r4, #12]
 8004ec6:	e7cf      	b.n	8004e68 <__smakebuf_r+0x18>

08004ec8 <memmove>:
 8004ec8:	4288      	cmp	r0, r1
 8004eca:	b510      	push	{r4, lr}
 8004ecc:	eb01 0402 	add.w	r4, r1, r2
 8004ed0:	d902      	bls.n	8004ed8 <memmove+0x10>
 8004ed2:	4284      	cmp	r4, r0
 8004ed4:	4623      	mov	r3, r4
 8004ed6:	d807      	bhi.n	8004ee8 <memmove+0x20>
 8004ed8:	1e43      	subs	r3, r0, #1
 8004eda:	42a1      	cmp	r1, r4
 8004edc:	d008      	beq.n	8004ef0 <memmove+0x28>
 8004ede:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ee2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ee6:	e7f8      	b.n	8004eda <memmove+0x12>
 8004ee8:	4402      	add	r2, r0
 8004eea:	4601      	mov	r1, r0
 8004eec:	428a      	cmp	r2, r1
 8004eee:	d100      	bne.n	8004ef2 <memmove+0x2a>
 8004ef0:	bd10      	pop	{r4, pc}
 8004ef2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004ef6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004efa:	e7f7      	b.n	8004eec <memmove+0x24>

08004efc <_fstat_r>:
 8004efc:	b538      	push	{r3, r4, r5, lr}
 8004efe:	4d07      	ldr	r5, [pc, #28]	@ (8004f1c <_fstat_r+0x20>)
 8004f00:	2300      	movs	r3, #0
 8004f02:	4604      	mov	r4, r0
 8004f04:	4608      	mov	r0, r1
 8004f06:	4611      	mov	r1, r2
 8004f08:	602b      	str	r3, [r5, #0]
 8004f0a:	f7fb ff10 	bl	8000d2e <_fstat>
 8004f0e:	1c43      	adds	r3, r0, #1
 8004f10:	d102      	bne.n	8004f18 <_fstat_r+0x1c>
 8004f12:	682b      	ldr	r3, [r5, #0]
 8004f14:	b103      	cbz	r3, 8004f18 <_fstat_r+0x1c>
 8004f16:	6023      	str	r3, [r4, #0]
 8004f18:	bd38      	pop	{r3, r4, r5, pc}
 8004f1a:	bf00      	nop
 8004f1c:	20000308 	.word	0x20000308

08004f20 <_isatty_r>:
 8004f20:	b538      	push	{r3, r4, r5, lr}
 8004f22:	4d06      	ldr	r5, [pc, #24]	@ (8004f3c <_isatty_r+0x1c>)
 8004f24:	2300      	movs	r3, #0
 8004f26:	4604      	mov	r4, r0
 8004f28:	4608      	mov	r0, r1
 8004f2a:	602b      	str	r3, [r5, #0]
 8004f2c:	f7fb ff0f 	bl	8000d4e <_isatty>
 8004f30:	1c43      	adds	r3, r0, #1
 8004f32:	d102      	bne.n	8004f3a <_isatty_r+0x1a>
 8004f34:	682b      	ldr	r3, [r5, #0]
 8004f36:	b103      	cbz	r3, 8004f3a <_isatty_r+0x1a>
 8004f38:	6023      	str	r3, [r4, #0]
 8004f3a:	bd38      	pop	{r3, r4, r5, pc}
 8004f3c:	20000308 	.word	0x20000308

08004f40 <_sbrk_r>:
 8004f40:	b538      	push	{r3, r4, r5, lr}
 8004f42:	4d06      	ldr	r5, [pc, #24]	@ (8004f5c <_sbrk_r+0x1c>)
 8004f44:	2300      	movs	r3, #0
 8004f46:	4604      	mov	r4, r0
 8004f48:	4608      	mov	r0, r1
 8004f4a:	602b      	str	r3, [r5, #0]
 8004f4c:	f7fb ff18 	bl	8000d80 <_sbrk>
 8004f50:	1c43      	adds	r3, r0, #1
 8004f52:	d102      	bne.n	8004f5a <_sbrk_r+0x1a>
 8004f54:	682b      	ldr	r3, [r5, #0]
 8004f56:	b103      	cbz	r3, 8004f5a <_sbrk_r+0x1a>
 8004f58:	6023      	str	r3, [r4, #0]
 8004f5a:	bd38      	pop	{r3, r4, r5, pc}
 8004f5c:	20000308 	.word	0x20000308

08004f60 <memcpy>:
 8004f60:	440a      	add	r2, r1
 8004f62:	4291      	cmp	r1, r2
 8004f64:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f68:	d100      	bne.n	8004f6c <memcpy+0xc>
 8004f6a:	4770      	bx	lr
 8004f6c:	b510      	push	{r4, lr}
 8004f6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f76:	4291      	cmp	r1, r2
 8004f78:	d1f9      	bne.n	8004f6e <memcpy+0xe>
 8004f7a:	bd10      	pop	{r4, pc}

08004f7c <_realloc_r>:
 8004f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f80:	4680      	mov	r8, r0
 8004f82:	4615      	mov	r5, r2
 8004f84:	460c      	mov	r4, r1
 8004f86:	b921      	cbnz	r1, 8004f92 <_realloc_r+0x16>
 8004f88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f8c:	4611      	mov	r1, r2
 8004f8e:	f7ff b9d9 	b.w	8004344 <_malloc_r>
 8004f92:	b92a      	cbnz	r2, 8004fa0 <_realloc_r+0x24>
 8004f94:	f7ff f96a 	bl	800426c <_free_r>
 8004f98:	2400      	movs	r4, #0
 8004f9a:	4620      	mov	r0, r4
 8004f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fa0:	f000 f81a 	bl	8004fd8 <_malloc_usable_size_r>
 8004fa4:	4285      	cmp	r5, r0
 8004fa6:	4606      	mov	r6, r0
 8004fa8:	d802      	bhi.n	8004fb0 <_realloc_r+0x34>
 8004faa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004fae:	d8f4      	bhi.n	8004f9a <_realloc_r+0x1e>
 8004fb0:	4629      	mov	r1, r5
 8004fb2:	4640      	mov	r0, r8
 8004fb4:	f7ff f9c6 	bl	8004344 <_malloc_r>
 8004fb8:	4607      	mov	r7, r0
 8004fba:	2800      	cmp	r0, #0
 8004fbc:	d0ec      	beq.n	8004f98 <_realloc_r+0x1c>
 8004fbe:	42b5      	cmp	r5, r6
 8004fc0:	462a      	mov	r2, r5
 8004fc2:	4621      	mov	r1, r4
 8004fc4:	bf28      	it	cs
 8004fc6:	4632      	movcs	r2, r6
 8004fc8:	f7ff ffca 	bl	8004f60 <memcpy>
 8004fcc:	4621      	mov	r1, r4
 8004fce:	4640      	mov	r0, r8
 8004fd0:	f7ff f94c 	bl	800426c <_free_r>
 8004fd4:	463c      	mov	r4, r7
 8004fd6:	e7e0      	b.n	8004f9a <_realloc_r+0x1e>

08004fd8 <_malloc_usable_size_r>:
 8004fd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fdc:	1f18      	subs	r0, r3, #4
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	bfbc      	itt	lt
 8004fe2:	580b      	ldrlt	r3, [r1, r0]
 8004fe4:	18c0      	addlt	r0, r0, r3
 8004fe6:	4770      	bx	lr

08004fe8 <_init>:
 8004fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fea:	bf00      	nop
 8004fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fee:	bc08      	pop	{r3}
 8004ff0:	469e      	mov	lr, r3
 8004ff2:	4770      	bx	lr

08004ff4 <_fini>:
 8004ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff6:	bf00      	nop
 8004ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ffa:	bc08      	pop	{r3}
 8004ffc:	469e      	mov	lr, r3
 8004ffe:	4770      	bx	lr
