library ieee;
use ieee.std_logic_1164.all;

entity fa is
  port (
    input1    : in  std_logic;
    input2    : in  std_logic;
    carry_in  : in  std_logic;
    sum       : out std_logic;
    carry_out : out std_logic);
end fa;

architecture BHV of fa is
begin 
  sum <= (input1 xor input2) xor carry_in;
  carry_out <= (A and B) or (carry_in and (input1 xor input2));
end BHV;