# ECEA_HDLTP
Regarding HDL and Verilog Projects.

# Week 1
I am choosing my stream of language as Verilog.

# Week 2
Used a behavioural logic to  designa 2 but full adder.

# Week 3 
Using three designing levels namely :
Behavioural
Structural and
Data Flow ,the 2bit adder was constructed and the results were verified using GTK wave.
