Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Thu Nov 24 10:55:11 2022
| Host         : julious-Inspiron-14-3467 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    71 |
|    Minimum number of control sets                        |    71 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   146 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    71 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           68 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             317 |          127 |
| Yes          | No                    | No                     |            1043 |          359 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             370 |          115 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                                     Enable Signal                                    |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG          | serial_tx_rs232phytx_next_value_ce1                                                  | int_rst                                                                                |                1 |              1 |
|  clk_IBUF_BUFG          | VexRiscv/_zz_iBus_rsp_valid                                                          | VexRiscv/dataCache_1/reset0                                                            |                1 |              3 |
|  clk_IBUF_BUFG          | uart_rx_fifo_syncfifo_re                                                             | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[0][0]                                | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | uart_rx_fifo_wrport_we__0                                                            | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[2]_2[0]                              | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[0]_0[0]                              | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                           | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[30]_0                |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_4[0]                               | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg[0]                                 | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[2]_0[0]                              | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | rx_tick                                                                              | p_10_in                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | tx_tick                                                                              | tx_phase[31]_i_1_n_0                                                                   |                1 |              4 |
|  clk_IBUF_BUFG          | uart_tx_fifo_syncfifo_re                                                             | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          |                                                                                      | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[12]_2 |                2 |              4 |
|  Top_teclado/div_T/S[0] | Top_teclado/lec_F/E[0]                                                               |                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/E[0]                                                 | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[2]_1[0]                              | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[2][0]                                | int_rst                                                                                |                1 |              4 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[3][0]                        | int_rst                                                                                |                2 |              5 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1032                                 |                                                                                        |                2 |              5 |
|  clk_IBUF_BUFG          | uart_rx_fifo_level0[4]_i_1_n_0                                                       | int_rst                                                                                |                3 |              5 |
|  clk_IBUF_BUFG          | ce                                                                                   | int_rst                                                                                |                2 |              6 |
|  clk_IBUF_BUFG          |                                                                                      | VexRiscv/dataCache_1/SR[0]                                                             |                3 |              6 |
|  clk_IBUF_BUFG          | tx_data1_in0                                                                         |                                                                                        |                1 |              7 |
|  clk_IBUF_BUFG          |                                                                                      | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                  |                4 |              7 |
|  clk_IBUF_BUFG          |                                                                                      | counter[14]_i_1_n_0                                                                    |                3 |              7 |
|  clk_IBUF_BUFG          | rx_data_rs232phyrx_next_value_ce1                                                    |                                                                                        |                3 |              8 |
|  clk_IBUF_BUFG          | uart_tx_fifo_syncfifo_re                                                             |                                                                                        |                2 |              8 |
|  clk_IBUF_BUFG          | uart_rx_fifo_syncfifo_re                                                             |                                                                                        |                2 |              8 |
|  Top_teclado/div_T/S[0] | Top_teclado/teclado/cod[7]_i_1_n_0                                                   |                                                                                        |                2 |              8 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                               | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                 |                4 |              8 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                           | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351                             |                2 |              8 |
|  clk_IBUF_BUFG          |                                                                                      | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[12]   |                3 |              8 |
|  Top_teclado/div_T/S[0] |                                                                                      |                                                                                        |                3 |              9 |
|  clk_IBUF_BUFG          |                                                                                      | VexRiscv/IBusCachedPlugin_cache/_zz_dBus_cmd_ready_reg[1]_0                            |                4 |              9 |
|  clk_IBUF_BUFG          | uart_rx_fifo_wrport_we__0                                                            |                                                                                        |                2 |             16 |
|  clk_IBUF_BUFG          |                                                                                      | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[11]_0                           |                8 |             16 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_4[0]                               |                                                                                        |                2 |             16 |
|  clk_IBUF_BUFG          | sel                                                                                  | VexRiscv/IBusCachedPlugin_cache/int_rst_reg                                            |                5 |             20 |
|  clk_IBUF_BUFG          |                                                                                      | VexRiscv/dataCache_1/reset0                                                            |               14 |             24 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                       |                                                                                        |                8 |             27 |
|  clk_IBUF_BUFG          |                                                                                      | VexRiscv/IBusCachedPlugin_cache/count_reg_0_sn_1                                       |               14 |             29 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/E[0]                                                            |                                                                                        |                7 |             30 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                |                                                                                        |                9 |             30 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                  | VexRiscv/dataCache_1/reset0                                                            |               16 |             30 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_i_1_n_0                                |                                                                                        |                6 |             30 |
|  clk_IBUF_BUFG          |                                                                                      | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[12]_0 |               11 |             32 |
|  clk_IBUF_BUFG          |                                                                                      | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[11]_0 |               12 |             32 |
|  clk_IBUF_BUFG          | timer_update_value_re                                                                | int_rst                                                                                |                6 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/memory_DivPlugin_div_result                                                 |                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/CsrPlugin_hadException                                                      |                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr |                                                                                        |               19 |             32 |
|  clk_IBUF_BUFG          |                                                                                      | tx_phase[31]_i_1_n_0                                                                   |                8 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/memory_DivPlugin_rs1[31]                                                    | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                            |                5 |             32 |
|  clk_IBUF_BUFG          |                                                                                      | p_10_in                                                                                |                8 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                              |                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/decode_to_execute_IS_CSR_reg[0]                                 |                                                                                        |               25 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/interface7_bank_bus_dat_r[31]_i_1_0[0]               | int_rst                                                                                |               15 |             32 |
|  clk_IBUF_BUFG          | bus_errors                                                                           | int_rst                                                                                |                8 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_0[0]                               | int_rst                                                                                |                9 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_1[0]                               | int_rst                                                                                |               11 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                               | VexRiscv/dataCache_1/reset0                                                            |               10 |             32 |
|  clk_IBUF_BUFG          | VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg_0                          |                                                                                        |               23 |             64 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1_io_mem_cmd_ready                                                |                                                                                        |               17 |             70 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                        |                                                                                        |               20 |             70 |
|  clk_IBUF_BUFG          |                                                                                      | int_rst                                                                                |               33 |             79 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/when_CsrPlugin_l922_3                                           |                                                                                        |               54 |            140 |
|  clk_IBUF_BUFG          |                                                                                      |                                                                                        |               65 |            155 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                           |                                                                                        |               65 |            158 |
|  clk_IBUF_BUFG          | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                          |                                                                                        |               69 |            216 |
+-------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+


