--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Nov 17 21:14:41 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     electricalClock
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            836 items scored, 836 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.944ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \tm/mLRec1_1587__i2  (from clk_c +)
   Destination:    FD1P3AX    D              \tm/mLRec1_1587__i3  (to clk_c +)

   Delay:                  13.784ns  (28.3% logic, 71.7% route), 8 logic levels.

 Constraint Details:

     13.784ns data_path \tm/mLRec1_1587__i2 to \tm/mLRec1_1587__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.944ns

 Path Details: \tm/mLRec1_1587__i2 to \tm/mLRec1_1587__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \tm/mLRec1_1587__i2 (from clk_c)
Route        15   e 1.869                                  mL[2]
LUT4        ---     0.493              B to Z              \tm/i6167_2_lut_rep_145
Route         3   e 1.258                                  \tm/n7648
LUT4        ---     0.493              D to Z              \tm/i3_4_lut
Route         3   e 1.258                                  \tm/n2989
LUT4        ---     0.493              C to Z              \tm/i1_2_lut_rep_114_3_lut
Route         1   e 0.941                                  \tm/n7617
LUT4        ---     0.493              D to Z              \tm/i1_4_lut_adj_18
Route         8   e 1.540                                  \tm/n1022
LUT4        ---     0.493              C to Z              \tm/i4980_4_lut
Route         2   e 1.141                                  \tm/n5667
LUT4        ---     0.493              C to Z              \tm/i5144_4_lut_3_lut_4_lut
Route         1   e 0.941                                  \tm/n6_adj_379
LUT4        ---     0.493              D to Z              \tm/i2_4_lut_adj_17
Route         1   e 0.941                                  \tm/n6119
                  --------
                   13.784  (28.3% logic, 71.7% route), 8 logic levels.


Error:  The following path violates requirements by 8.944ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \tm/mLRec1_1587__i2  (from clk_c +)
   Destination:    FD1P3AX    D              \tm/mLRec1_1587__i3  (to clk_c +)

   Delay:                  13.784ns  (28.3% logic, 71.7% route), 8 logic levels.

 Constraint Details:

     13.784ns data_path \tm/mLRec1_1587__i2 to \tm/mLRec1_1587__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.944ns

 Path Details: \tm/mLRec1_1587__i2 to \tm/mLRec1_1587__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \tm/mLRec1_1587__i2 (from clk_c)
Route        15   e 1.869                                  mL[2]
LUT4        ---     0.493              B to Z              \tm/i6167_2_lut_rep_145
Route         3   e 1.258                                  \tm/n7648
LUT4        ---     0.493              D to Z              \tm/i3_4_lut
Route         3   e 1.258                                  \tm/n2989
LUT4        ---     0.493              C to Z              \tm/i1_2_lut_rep_114_3_lut
Route         1   e 0.941                                  \tm/n7617
LUT4        ---     0.493              D to Z              \tm/i1_4_lut_adj_18
Route         8   e 1.540                                  \tm/n1022
LUT4        ---     0.493              A to Z              \tm/n1022_bdd_4_lut
Route         2   e 1.141                                  \tm/n4_adj_394
LUT4        ---     0.493              D to Z              \tm/i5144_4_lut_3_lut_4_lut
Route         1   e 0.941                                  \tm/n6_adj_379
LUT4        ---     0.493              D to Z              \tm/i2_4_lut_adj_17
Route         1   e 0.941                                  \tm/n6119
                  --------
                   13.784  (28.3% logic, 71.7% route), 8 logic levels.


Error:  The following path violates requirements by 8.936ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \tm/mLRec1_1587__i1  (from clk_c +)
   Destination:    FD1P3AX    D              \tm/mLRec1_1587__i3  (to clk_c +)

   Delay:                  13.776ns  (28.3% logic, 71.7% route), 8 logic levels.

 Constraint Details:

     13.776ns data_path \tm/mLRec1_1587__i1 to \tm/mLRec1_1587__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.936ns

 Path Details: \tm/mLRec1_1587__i1 to \tm/mLRec1_1587__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \tm/mLRec1_1587__i1 (from clk_c)
Route        13   e 1.861                                  mL[1]
LUT4        ---     0.493              A to Z              \tm/i6167_2_lut_rep_145
Route         3   e 1.258                                  \tm/n7648
LUT4        ---     0.493              D to Z              \tm/i3_4_lut
Route         3   e 1.258                                  \tm/n2989
LUT4        ---     0.493              C to Z              \tm/i1_2_lut_rep_114_3_lut
Route         1   e 0.941                                  \tm/n7617
LUT4        ---     0.493              D to Z              \tm/i1_4_lut_adj_18
Route         8   e 1.540                                  \tm/n1022
LUT4        ---     0.493              C to Z              \tm/i4980_4_lut
Route         2   e 1.141                                  \tm/n5667
LUT4        ---     0.493              C to Z              \tm/i5144_4_lut_3_lut_4_lut
Route         1   e 0.941                                  \tm/n6_adj_379
LUT4        ---     0.493              D to Z              \tm/i2_4_lut_adj_17
Route         1   e 0.941                                  \tm/n6119
                  --------
                   13.776  (28.3% logic, 71.7% route), 8 logic levels.

Warning: 13.944 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    13.944 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\tm/n1039                               |       8|     168|     20.10%
                                        |        |        |
\tm/n257                                |      11|     153|     18.30%
                                        |        |        |
\tm/n1022                               |       8|     152|     18.18%
                                        |        |        |
\tm/n7610                               |       4|     150|     17.94%
                                        |        |        |
\tm/n2989                               |       3|     120|     14.35%
                                        |        |        |
\tm/n6118                               |       1|     116|     13.88%
                                        |        |        |
\dt/din_N_365                           |       1|     106|     12.68%
                                        |        |        |
\tm/n7656                               |       1|     100|     11.96%
                                        |        |        |
\tm/n6119                               |       1|      94|     11.24%
                                        |        |        |
\tm/n6_adj_386                          |       1|      90|     10.77%
                                        |        |        |
\tm/n992                                |       5|      90|     10.77%
                                        |        |        |
act_of_re[0]                            |       5|      90|     10.77%
                                        |        |        |
act_of_re[31]                           |       5|      90|     10.77%
                                        |        |        |
\tm/n3008                               |       3|      88|     10.53%
                                        |        |        |
\tm/n16                                 |       1|      84|     10.05%
                                        |        |        |
\tm/n977                                |       6|      84|     10.05%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 836  Score: 5211233

Constraints cover  12567 paths, 982 nets, and 2507 connections (98.6% coverage)


Peak memory: 90300416 bytes, TRCE: 3313664 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 
