# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 19:11:18  September 08, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		rk_wxeda_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #



# Project-Wide Assignments
# ========================
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:22:05  JUNE 17, 2011"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY reports
set_global_assignment -name VERILOG_FILE src/hvsync_generator.v
set_global_assignment -name VERILOG_FILE src/soundcodec.v
set_global_assignment -name VERILOG_FILE src/rk_wxeda.v
set_global_assignment -name VERILOG_FILE src/k580wg75.v
set_global_assignment -name VERILOG_FILE src/k580wm80a.v
set_global_assignment -name VERILOG_FILE src/k580wt57.v
set_global_assignment -name VERILOG_FILE src/k580ww55.v
set_global_assignment -name VERILOG_FILE src/rk_kbd.v
set_global_assignment -name VERILOG_FILE src/rk_video.v
set_global_assignment -name QIP_FILE src/biossd.qip
set_global_assignment -name QIP_FILE src/font.qip
set_global_assignment -name VERILOG_FILE src/SDRAM_Controller.v
set_global_assignment -name QIP_FILE src/rambuffer.qip

# Pin & Location Assignments
# ==========================
set_location_assignment PIN_90 -to KEY[0]
set_location_assignment PIN_91 -to KEY[1]
set_location_assignment PIN_88 -to KEY[2]
set_location_assignment PIN_89 -to KEY[3]
set_location_assignment PIN_120 -to VGA_R[0]
set_location_assignment PIN_121 -to VGA_R[1]
set_location_assignment PIN_124 -to VGA_R[2]
set_location_assignment PIN_125 -to VGA_R[3]
set_location_assignment PIN_111 -to VGA_G[0]
set_location_assignment PIN_112 -to VGA_G[1]
set_location_assignment PIN_113 -to VGA_G[2]
set_location_assignment PIN_114 -to VGA_G[3]
set_location_assignment PIN_103 -to VGA_B[0]
set_location_assignment PIN_104 -to VGA_B[1]
set_location_assignment PIN_105 -to VGA_B[2]
set_location_assignment PIN_106 -to VGA_B[3]
set_location_assignment PIN_100 -to VGA_HS
set_location_assignment PIN_101 -to VGA_VS
set_location_assignment PIN_77 -to DRAM_ADDR[0]
set_location_assignment PIN_80 -to DRAM_ADDR[1]
set_location_assignment PIN_83 -to DRAM_ADDR[2]
set_location_assignment PIN_84 -to DRAM_ADDR[3]
set_location_assignment PIN_72 -to DRAM_ADDR[4]
set_location_assignment PIN_71 -to DRAM_ADDR[5]
set_location_assignment PIN_70 -to DRAM_ADDR[6]
set_location_assignment PIN_69 -to DRAM_ADDR[7]
set_location_assignment PIN_68 -to DRAM_ADDR[8]
set_location_assignment PIN_67 -to DRAM_ADDR[9]
set_location_assignment PIN_76 -to DRAM_ADDR[10]
set_location_assignment PIN_66 -to DRAM_ADDR[11]
set_location_assignment PIN_73 -to DRAM_BA_0
set_location_assignment PIN_75 -to DRAM_BA_1
set_location_assignment PIN_44 -to DRAM_CAS_N
set_location_assignment PIN_64 -to DRAM_CKE
set_location_assignment PIN_60 -to DRAM_CLK
set_location_assignment PIN_74 -to DRAM_CS_N
set_location_assignment PIN_30 -to DRAM_DQ[0]
set_location_assignment PIN_28 -to DRAM_DQ[1]
set_location_assignment PIN_32 -to DRAM_DQ[2]
set_location_assignment PIN_31 -to DRAM_DQ[3]
set_location_assignment PIN_33 -to DRAM_DQ[4]
set_location_assignment PIN_34 -to DRAM_DQ[5]
set_location_assignment PIN_38 -to DRAM_DQ[6]
set_location_assignment PIN_39 -to DRAM_DQ[7]
set_location_assignment PIN_58 -to DRAM_DQ[8]
set_location_assignment PIN_55 -to DRAM_DQ[9]
set_location_assignment PIN_54 -to DRAM_DQ[10]
set_location_assignment PIN_53 -to DRAM_DQ[11]
set_location_assignment PIN_52 -to DRAM_DQ[12]
set_location_assignment PIN_51 -to DRAM_DQ[13]
set_location_assignment PIN_50 -to DRAM_DQ[14]
set_location_assignment PIN_49 -to DRAM_DQ[15]
set_location_assignment PIN_42 -to DRAM_LDQM
set_location_assignment PIN_46 -to DRAM_RAS_N
set_location_assignment PIN_59 -to DRAM_UDQM
set_location_assignment PIN_43 -to DRAM_WE_N
set_location_assignment PIN_99 -to PS2_CLK
set_location_assignment PIN_98 -to PS2_DAT
set_location_assignment PIN_87 -to UART_RXD
set_location_assignment PIN_86 -to UART_TXD
set_location_assignment PIN_1 -to SD_CLK
set_location_assignment PIN_2 -to SD_CMD
set_location_assignment PIN_141 -to SD_DAT
set_location_assignment PIN_3 -to SD_DAT3
set_location_assignment PIN_126 -to VGA_R[4]
set_location_assignment PIN_115 -to VGA_G[4]
set_location_assignment PIN_110 -to VGA_B[4]
set_location_assignment PIN_119 -to VGA_G[5]
set_location_assignment PIN_85 -to BEEP
set_location_assignment PIN_65 -to DRAM_ADDR[12]
set_location_assignment PIN_24 -to clk48mhz

# Classic Timing Assignments
# ==========================
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name TOP_LEVEL_ENTITY rk_wxeda
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"

# SignalTap II Assignments
# ========================
#set_global_assignment -name ENABLE_SIGNALTAP ON
#set_global_assignment -name USE_SIGNALTAP_FILE src/stp1.stp

# Power Estimation Assignments
# ============================
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"

# start EDA_TOOL_SETTINGS(eda_blast_fpga)
# ---------------------------------------

	# Analysis & Synthesis Assignments
	# ================================
	set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga

# end EDA_TOOL_SETTINGS(eda_blast_fpga)
# -------------------------------------

# --------------------
# start ENTITY(rk_wxeda)

	# start LOGICLOCK_REGION(Root Region)
	# -----------------------------------

		# LogicLock Region Assignments
		# ============================
		set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
		set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"

	# end LOGICLOCK_REGION(Root Region)
	# ---------------------------------

	# start DESIGN_PARTITION(Top)
	# ---------------------------

		# Incremental Compilation Assignments
		# ===================================
		set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
		set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
		set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top

	# end DESIGN_PARTITION(Top)
	# -------------------------

# end ENTITY(rk_wxeda)
# ------------------
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
