#! /nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/bin/vvp -v
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x3861f730 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x38731f20_0 .net "DataAdr", 31 0, v0x3871e380_0;  1 drivers
v0x38732110_0 .net "MemWrite", 0 0, L_0x38734f30;  1 drivers
v0x387321d0_0 .net "WriteData", 31 0, v0x3872b040_0;  1 drivers
v0x38732270_0 .var "clk", 0 0;
v0x38732310_0 .var "reset", 0 0;
S_0x3860a540 .scope module, "pipelined" "top" 2 7, 3 1 0, S_0x3861f730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteDataM";
    .port_info 3 /OUTPUT 32 "DataAdrM";
    .port_info 4 /OUTPUT 1 "MemWriteM";
v0x38731730_0 .net "DataAdrM", 31 0, v0x3871e380_0;  alias, 1 drivers
v0x38731810_0 .net "InstrF", 31 0, L_0x3874ad00;  1 drivers
v0x38731960_0 .net "MemWriteM", 0 0, L_0x38734f30;  alias, 1 drivers
v0x38731a00_0 .net "PCF", 31 0, v0x38725130_0;  1 drivers
v0x38731aa0_0 .net "ReadDataM", 31 0, L_0x3874af50;  1 drivers
v0x38731bf0_0 .net "WriteDataM", 31 0, v0x3872b040_0;  alias, 1 drivers
v0x38731d40_0 .net "clk", 0 0, v0x38732270_0;  1 drivers
v0x38731de0_0 .net "reset", 0 0, v0x38732310_0;  1 drivers
S_0x3860bfc0 .scope module, "DataMem" "DataMemory" 3 45, 4 1 0, S_0x3860a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0x3874af50 .functor BUFZ 32, L_0x3874ad70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x386d34b0 .array "RAM", 0 2097151, 31 0;
v0x386d35b0_0 .net *"_ivl_0", 31 0, L_0x3874ad70;  1 drivers
v0x386d1d70_0 .net *"_ivl_3", 20 0, L_0x3874ae10;  1 drivers
v0x386d1e40_0 .net *"_ivl_4", 22 0, L_0x3874aeb0;  1 drivers
L_0x74db0b065450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x386d4da0_0 .net *"_ivl_7", 1 0, L_0x74db0b065450;  1 drivers
v0x386d4ea0_0 .net "address", 31 0, v0x3871e380_0;  alias, 1 drivers
v0x3860bd30_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38711a30_0 .net "read_data", 31 0, L_0x3874af50;  alias, 1 drivers
v0x38711b10_0 .net "we", 0 0, L_0x38734f30;  alias, 1 drivers
v0x38711bd0_0 .net "write_data", 31 0, v0x3872b040_0;  alias, 1 drivers
E_0x3866c220 .event posedge, v0x3860bd30_0;
L_0x3874ad70 .array/port v0x386d34b0, L_0x3874aeb0;
L_0x3874ae10 .part v0x3871e380_0, 2, 21;
L_0x3874aeb0 .concat [ 21 2 0 0], L_0x3874ae10, L_0x74db0b065450;
S_0x38711d50 .scope module, "InstrMem" "InstructionMemory" 3 36, 5 1 0, S_0x3860a540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x3874ad00 .functor BUFZ 32, L_0x3874ab20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x38711f00 .array "RAM", 0 2097151, 31 0;
v0x38711fe0_0 .net *"_ivl_0", 31 0, L_0x3874ab20;  1 drivers
v0x387120c0_0 .net *"_ivl_3", 20 0, L_0x3874abc0;  1 drivers
v0x38712180_0 .net *"_ivl_4", 22 0, L_0x3874ac60;  1 drivers
L_0x74db0b065408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x38712260_0 .net *"_ivl_7", 1 0, L_0x74db0b065408;  1 drivers
v0x38712390_0 .net "address", 31 0, v0x38725130_0;  alias, 1 drivers
v0x38712470_0 .net "instruction", 31 0, L_0x3874ad00;  alias, 1 drivers
L_0x3874ab20 .array/port v0x38711f00, L_0x3874ac60;
L_0x3874abc0 .part v0x38725130_0, 2, 21;
L_0x3874ac60 .concat [ 21 2 0 0], L_0x3874abc0, L_0x74db0b065408;
S_0x387125b0 .scope module, "arm" "arm" 3 21, 6 1 0, S_0x3860a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCF";
    .port_info 3 /INPUT 32 "InstrF";
    .port_info 4 /OUTPUT 1 "MemWriteM";
    .port_info 5 /OUTPUT 32 "ALUOutM";
    .port_info 6 /OUTPUT 32 "WriteDataM";
    .port_info 7 /INPUT 32 "ReadDataM";
P_0x38712790 .param/l "ALUCONTROL_WIDTH" 0 6 11, +C4<00000000000000000000000000000101>;
v0x3872e700_0 .net "ALUControlE", 4 0, L_0x38733800;  1 drivers
v0x3872fdc0_0 .net "ALUFlagsE", 3 0, L_0x387499a0;  1 drivers
v0x3872fe80_0 .net "ALUOutM", 31 0, v0x3871e380_0;  alias, 1 drivers
v0x3872ff20_0 .net "ALUSrcE", 0 0, L_0x38733760;  1 drivers
v0x3872ffc0_0 .net "BranchTakenE", 0 0, L_0x38734920;  1 drivers
v0x387300f0_0 .net "FlushD", 0 0, L_0x3874a8d0;  1 drivers
v0x38730190_0 .net "FlushE", 0 0, L_0x3874a6d0;  1 drivers
v0x38730230_0 .net "ForwardAE", 1 0, v0x3872ec70_0;  1 drivers
v0x387302f0_0 .net "ForwardBE", 1 0, v0x3872ed60_0;  1 drivers
v0x38730440_0 .net "ImmSrcD", 1 0, L_0x38732450;  1 drivers
v0x38730500_0 .net "InstrD", 31 0, v0x38721640_0;  1 drivers
v0x387305c0_0 .net "InstrF", 31 0, L_0x3874ad00;  alias, 1 drivers
v0x38730680_0 .net "Match_12D_E", 0 0, L_0x3874a3f0;  1 drivers
v0x38730720_0 .net "Match_1E_M", 0 0, L_0x38749bd0;  1 drivers
v0x387307c0_0 .net "Match_1E_W", 0 0, L_0x38749c70;  1 drivers
v0x38730860_0 .net "Match_2E_M", 0 0, L_0x38749da0;  1 drivers
v0x38730900_0 .net "Match_2E_W", 0 0, L_0x38749f60;  1 drivers
v0x387309a0_0 .net "MemWriteM", 0 0, L_0x38734f30;  alias, 1 drivers
v0x38730a90_0 .net "MemtoRegE", 0 0, L_0x38733580;  1 drivers
v0x38730b80_0 .net "MemtoRegW", 0 0, L_0x38735570;  1 drivers
v0x38730c20_0 .net "PCF", 31 0, v0x38725130_0;  alias, 1 drivers
v0x38730ce0_0 .net "PCSrcW", 0 0, L_0x38735830;  1 drivers
v0x38730e10_0 .net "PCWrPendingF", 0 0, L_0x38735a90;  1 drivers
v0x38730eb0_0 .net "ReadDataM", 31 0, L_0x3874af50;  alias, 1 drivers
v0x38730f70_0 .net "RegSrcD", 1 0, L_0x387323b0;  1 drivers
v0x38731030_0 .net "RegWriteM", 0 0, L_0x38735190;  1 drivers
v0x38731120_0 .net "RegWriteW", 0 0, L_0x38735790;  1 drivers
v0x38731250_0 .net "StallD", 0 0, L_0x3874a4d0;  1 drivers
v0x387312f0_0 .net "StallF", 0 0, L_0x3874a540;  1 drivers
v0x387313e0_0 .net "WriteDataM", 31 0, v0x3872b040_0;  alias, 1 drivers
v0x387314a0_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38731540_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
L_0x38735b50 .part v0x38721640_0, 12, 20;
S_0x38712950 .scope module, "Control_unit" "controller" 6 39, 7 1 0, S_0x387125b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "InstrD";
    .port_info 3 /INPUT 4 "ALUFlagsE";
    .port_info 4 /OUTPUT 2 "RegSrcD";
    .port_info 5 /OUTPUT 2 "ImmSrcD";
    .port_info 6 /OUTPUT 1 "ALUSrcE";
    .port_info 7 /OUTPUT 1 "BranchTakenE";
    .port_info 8 /OUTPUT 5 "ALUControlE";
    .port_info 9 /OUTPUT 1 "MemWriteM";
    .port_info 10 /OUTPUT 1 "MemtoRegW";
    .port_info 11 /OUTPUT 1 "PCSrcW";
    .port_info 12 /OUTPUT 1 "RegWriteW";
    .port_info 13 /OUTPUT 1 "RegWriteM";
    .port_info 14 /OUTPUT 1 "MemtoRegE";
    .port_info 15 /OUTPUT 1 "PCWrPendingF";
    .port_info 16 /INPUT 1 "FlushE";
P_0x38712b30 .param/l "ALUCONTROL_WIDTH" 0 7 20, +C4<00000000000000000000000000000101>;
L_0x38732d80 .functor AND 1, L_0x38732c80, L_0x38732750, C4<1>, C4<1>;
L_0x38732df0 .functor OR 1, L_0x38732d80, L_0x387328d0, C4<0>, C4<0>;
L_0x38734920 .functor AND 1, L_0x387331a0, v0x38713290_0, C4<1>, C4<1>;
L_0x38734a70 .functor AND 1, L_0x387333b0, v0x38713290_0, C4<1>, C4<1>;
L_0x38734ae0 .functor AND 1, L_0x38733290, v0x38713290_0, C4<1>, C4<1>;
L_0x38734be0 .functor AND 1, L_0x38733450, v0x38713290_0, C4<1>, C4<1>;
L_0x387359d0 .functor OR 1, L_0x38732df0, L_0x38733450, C4<0>, C4<0>;
L_0x38735a90 .functor OR 1, L_0x387359d0, L_0x38735230, C4<0>, C4<0>;
v0x38717000_0 .var "ALUControlD", 4 0;
v0x38717100_0 .net "ALUControlE", 4 0, L_0x38733800;  alias, 1 drivers
v0x387171e0_0 .net "ALUFlagsE", 3 0, L_0x387499a0;  alias, 1 drivers
v0x387172b0_0 .net "ALUOpD", 0 0, L_0x38732970;  1 drivers
v0x38717350_0 .net "ALUSrcD", 0 0, L_0x38732580;  1 drivers
v0x38717460_0 .net "ALUSrcE", 0 0, L_0x38733760;  alias, 1 drivers
v0x38717520_0 .net "BranchD", 0 0, L_0x387328d0;  1 drivers
v0x387175e0_0 .net "BranchE", 0 0, L_0x387331a0;  1 drivers
v0x387176a0_0 .net "BranchTakenE", 0 0, L_0x38734920;  alias, 1 drivers
v0x38717760_0 .net "CondE", 3 0, v0x38714930_0;  1 drivers
v0x38717820_0 .net "CondExE", 0 0, v0x38713290_0;  1 drivers
v0x387178c0_0 .var "FlagWriteD", 1 0;
v0x38717980_0 .net "FlagWriteE", 1 0, L_0x38733040;  1 drivers
v0x38717a40_0 .net "FlagsE", 3 0, v0x38715010_0;  1 drivers
v0x38717b30_0 .net "FlagsNextE", 3 0, L_0x38734350;  1 drivers
v0x38717c40_0 .net "FlushE", 0 0, L_0x3874a6d0;  alias, 1 drivers
v0x38717ce0_0 .net "ImmSrcD", 1 0, L_0x38732450;  alias, 1 drivers
v0x38717da0_0 .net "InstrD", 31 12, L_0x38735b50;  1 drivers
v0x38717e80_0 .net "MemWriteD", 0 0, L_0x387327f0;  1 drivers
v0x38717f40_0 .net "MemWriteE", 0 0, L_0x38733290;  1 drivers
v0x38718000_0 .net "MemWriteGatedE", 0 0, L_0x38734ae0;  1 drivers
v0x387180c0_0 .net "MemWriteM", 0 0, L_0x38734f30;  alias, 1 drivers
v0x38718160_0 .net "MemtoRegD", 0 0, L_0x38732620;  1 drivers
v0x38718200_0 .net "MemtoRegE", 0 0, L_0x38733580;  alias, 1 drivers
v0x387182c0_0 .net "MemtoRegM", 0 0, L_0x38734fd0;  1 drivers
v0x38718380_0 .net "MemtoRegW", 0 0, L_0x38735570;  alias, 1 drivers
v0x38718440_0 .net "PCSrcD", 0 0, L_0x38732df0;  1 drivers
v0x38718500_0 .net "PCSrcE", 0 0, L_0x38733450;  1 drivers
v0x387185c0_0 .net "PCSrcGatedE", 0 0, L_0x38734be0;  1 drivers
v0x38718680_0 .net "PCSrcM", 0 0, L_0x38735230;  1 drivers
v0x38718740_0 .net "PCSrcW", 0 0, L_0x38735830;  alias, 1 drivers
v0x38718800_0 .net "PCWrPendingF", 0 0, L_0x38735a90;  alias, 1 drivers
v0x387188c0_0 .net "RegSrcD", 1 0, L_0x387323b0;  alias, 1 drivers
v0x38718bb0_0 .net "RegWriteD", 0 0, L_0x38732750;  1 drivers
v0x38718c70_0 .net "RegWriteE", 0 0, L_0x387333b0;  1 drivers
v0x38718d30_0 .net "RegWriteGatedE", 0 0, L_0x38734a70;  1 drivers
v0x38718df0_0 .net "RegWriteM", 0 0, L_0x38735190;  alias, 1 drivers
v0x38718eb0_0 .net "RegWriteW", 0 0, L_0x38735790;  alias, 1 drivers
v0x38718f70_0 .net *"_ivl_10", 9 0, v0x38719530_0;  1 drivers
v0x38719050_0 .net *"_ivl_12", 3 0, L_0x38732be0;  1 drivers
L_0x74db0b065018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x38719130_0 .net/2u *"_ivl_13", 3 0, L_0x74db0b065018;  1 drivers
v0x38719210_0 .net *"_ivl_15", 0 0, L_0x38732c80;  1 drivers
v0x387192d0_0 .net *"_ivl_17", 0 0, L_0x38732d80;  1 drivers
v0x387193b0_0 .net *"_ivl_60", 0 0, L_0x387359d0;  1 drivers
v0x38719490_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38719530_0 .var "controlsD", 9 0;
v0x38719610_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
E_0x3866bdb0 .event anyedge, v0x387172b0_0, v0x38717da0_0, v0x38717000_0;
E_0x386303c0 .event anyedge, v0x38717da0_0;
L_0x387323b0 .part v0x38719530_0, 8, 2;
L_0x38732450 .part v0x38719530_0, 6, 2;
L_0x38732580 .part v0x38719530_0, 5, 1;
L_0x38732620 .part v0x38719530_0, 4, 1;
L_0x38732750 .part v0x38719530_0, 3, 1;
L_0x387327f0 .part v0x38719530_0, 2, 1;
L_0x387328d0 .part v0x38719530_0, 1, 1;
L_0x38732970 .part v0x38719530_0, 0, 1;
L_0x38732be0 .part L_0x38735b50, 0, 4;
L_0x38732c80 .cmp/eq 4, L_0x38732be0, L_0x74db0b065018;
LS_0x38732eb0_0_0 .concat [ 1 1 1 1], L_0x38732620, L_0x38732df0, L_0x38732750, L_0x387327f0;
LS_0x38732eb0_0_4 .concat [ 1 2 0 0], L_0x387328d0, v0x387178c0_0;
L_0x38732eb0 .concat [ 4 3 0 0], LS_0x38732eb0_0_0, LS_0x38732eb0_0_4;
L_0x38733040 .part v0x387158c0_0, 5, 2;
L_0x387331a0 .part v0x387158c0_0, 4, 1;
L_0x38733290 .part v0x387158c0_0, 3, 1;
L_0x387333b0 .part v0x387158c0_0, 2, 1;
L_0x38733450 .part v0x387158c0_0, 1, 1;
L_0x38733580 .part v0x387158c0_0, 0, 1;
L_0x38733620 .concat [ 5 1 0 0], v0x38717000_0, L_0x38732580;
L_0x38733760 .part v0x38716050_0, 5, 1;
L_0x38733800 .part v0x38716050_0, 0, 5;
L_0x387336c0 .part L_0x38735b50, 16, 4;
L_0x38734ca0 .concat [ 1 1 1 1], L_0x38734be0, L_0x38734a70, L_0x38733580, L_0x38734ae0;
L_0x38734f30 .part v0x387166f0_0, 3, 1;
L_0x38734fd0 .part v0x387166f0_0, 2, 1;
L_0x38735190 .part v0x387166f0_0, 1, 1;
L_0x38735230 .part v0x387166f0_0, 0, 1;
L_0x38735440 .concat [ 1 1 1 0], L_0x38735230, L_0x38735190, L_0x38734fd0;
L_0x38735570 .part v0x38716dc0_0, 2, 1;
L_0x38735790 .part v0x38716dc0_0, 1, 1;
L_0x38735830 .part v0x38716dc0_0, 0, 1;
S_0x38712db0 .scope module, "Cond" "conditional" 7 109, 8 1 0, S_0x38712950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /INPUT 4 "ALUFlags";
    .port_info 3 /INPUT 2 "FlagsWrite";
    .port_info 4 /OUTPUT 1 "CondEx";
    .port_info 5 /OUTPUT 4 "FlagsNext";
L_0x38733130 .functor BUFZ 4, v0x38715010_0, C4<0000>, C4<0000>, C4<0000>;
L_0x38733d40 .functor XNOR 1, L_0x387339e0, L_0x38733c10, C4<0>, C4<0>;
L_0x38733ea0 .functor AND 1, L_0x38733e00, v0x38713290_0, C4<1>, C4<1>;
L_0x38734570 .functor AND 1, L_0x38734440, v0x38713290_0, C4<1>, C4<1>;
v0x387130b0_0 .net "ALUFlags", 3 0, L_0x387499a0;  alias, 1 drivers
v0x387131b0_0 .net "Cond", 3 0, v0x38714930_0;  alias, 1 drivers
v0x38713290_0 .var "CondEx", 0 0;
v0x38713330_0 .net "Flags", 3 0, v0x38715010_0;  alias, 1 drivers
v0x38713410_0 .net "FlagsNext", 3 0, L_0x38734350;  alias, 1 drivers
v0x38713540_0 .net "FlagsWrite", 1 0, L_0x38733040;  alias, 1 drivers
v0x38713620_0 .net *"_ivl_12", 0 0, L_0x38733e00;  1 drivers
v0x38713700_0 .net *"_ivl_13", 0 0, L_0x38733ea0;  1 drivers
v0x387137e0_0 .net *"_ivl_16", 1 0, L_0x38733fb0;  1 drivers
v0x38713950_0 .net *"_ivl_18", 1 0, L_0x38734090;  1 drivers
v0x38713a30_0 .net *"_ivl_19", 1 0, L_0x387341c0;  1 drivers
v0x38713b10_0 .net *"_ivl_25", 0 0, L_0x38734440;  1 drivers
v0x38713bf0_0 .net *"_ivl_26", 0 0, L_0x38734570;  1 drivers
v0x38713cd0_0 .net *"_ivl_29", 1 0, L_0x387345e0;  1 drivers
v0x38713db0_0 .net *"_ivl_31", 1 0, L_0x38734680;  1 drivers
v0x38713e90_0 .net *"_ivl_32", 1 0, L_0x38734790;  1 drivers
v0x38713f70_0 .net *"_ivl_6", 3 0, L_0x38733130;  1 drivers
v0x38714050_0 .net "carry", 0 0, L_0x38733b70;  1 drivers
v0x38714110_0 .net "ge", 0 0, L_0x38733d40;  1 drivers
v0x387141d0_0 .net "neg", 0 0, L_0x387339e0;  1 drivers
v0x38714290_0 .net "overflow", 0 0, L_0x38733c10;  1 drivers
v0x38714350_0 .net "zero", 0 0, L_0x38733a80;  1 drivers
E_0x38707270/0 .event anyedge, v0x387131b0_0, v0x38714350_0, v0x38714050_0, v0x387141d0_0;
E_0x38707270/1 .event anyedge, v0x38714290_0, v0x38714110_0;
E_0x38707270 .event/or E_0x38707270/0, E_0x38707270/1;
L_0x387339e0 .part L_0x38733130, 3, 1;
L_0x38733a80 .part L_0x38733130, 2, 1;
L_0x38733b70 .part L_0x38733130, 1, 1;
L_0x38733c10 .part L_0x38733130, 0, 1;
L_0x38733e00 .part L_0x38733040, 1, 1;
L_0x38733fb0 .part L_0x387499a0, 2, 2;
L_0x38734090 .part v0x38715010_0, 2, 2;
L_0x387341c0 .functor MUXZ 2, L_0x38734090, L_0x38733fb0, L_0x38733ea0, C4<>;
L_0x38734350 .concat8 [ 2 2 0 0], L_0x38734790, L_0x387341c0;
L_0x38734440 .part L_0x38733040, 0, 1;
L_0x387345e0 .part L_0x387499a0, 0, 2;
L_0x38734680 .part v0x38715010_0, 0, 2;
L_0x38734790 .functor MUXZ 2, L_0x38734680, L_0x387345e0, L_0x38734570, C4<>;
S_0x38714510 .scope module, "condregE" "registro_flanco_positivo" 7 95, 9 66 0, S_0x38712950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x387146c0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x38714780_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38714870_0 .net "d", 3 0, L_0x387336c0;  1 drivers
v0x38714930_0 .var "q", 3 0;
v0x38714a30_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
E_0x387072b0 .event posedge, v0x38714a30_0, v0x3860bd30_0;
S_0x38714b80 .scope module, "flagsreg" "registro_flanco_positivo" 7 103, 9 66 0, S_0x38712950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x38714d60 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x38714e60_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38714f50_0 .net "d", 3 0, L_0x38734350;  alias, 1 drivers
v0x38715010_0 .var "q", 3 0;
v0x38715110_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x38715230 .scope module, "flushedregsE" "registro_flanco_positivo_habilitacion_limpieza" 7 77, 9 25 0, S_0x38712950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 7 "d";
    .port_info 5 /OUTPUT 7 "q";
P_0x38715410 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000000111>;
v0x38715590_0 .net "clear", 0 0, L_0x3874a6d0;  alias, 1 drivers
v0x38715670_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38715730_0 .net "d", 6 0, L_0x38732eb0;  1 drivers
L_0x74db0b065060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x38715800_0 .net "en", 0 0, L_0x74db0b065060;  1 drivers
v0x387158c0_0 .var "q", 6 0;
v0x387159f0_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x38715be0 .scope module, "regsE" "registro_flanco_positivo" 7 87, 9 66 0, S_0x38712950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "d";
    .port_info 3 /OUTPUT 6 "q";
P_0x38715e10 .param/l "WIDTH" 0 9 72, +C4<000000000000000000000000000000110>;
v0x38715eb0_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38715f70_0 .net "d", 5 0, L_0x38733620;  1 drivers
v0x38716050_0 .var "q", 5 0;
v0x38716110_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x38716260 .scope module, "regs_M" "registro_flanco_positivo" 7 127, 9 66 0, S_0x38712950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x387163f0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x38716550_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38716610_0 .net "d", 3 0, L_0x38734ca0;  1 drivers
v0x387166f0_0 .var "q", 3 0;
v0x387167e0_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x38716930 .scope module, "regs_W" "registro_flanco_positivo" 7 135, 9 66 0, S_0x38712950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
P_0x38716ac0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000011>;
v0x38716c20_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38716ce0_0 .net "d", 2 0, L_0x38735440;  1 drivers
v0x38716dc0_0 .var "q", 2 0;
v0x38716eb0_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x387198d0 .scope module, "Data_path" "datapath" 6 60, 10 1 0, S_0x387125b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrcD";
    .port_info 3 /INPUT 2 "ImmSrcD";
    .port_info 4 /INPUT 1 "ALUSrcE";
    .port_info 5 /INPUT 1 "BranchTakenE";
    .port_info 6 /INPUT 5 "ALUControlE";
    .port_info 7 /INPUT 1 "MemtoRegW";
    .port_info 8 /INPUT 1 "PCSrcW";
    .port_info 9 /INPUT 1 "RegWriteW";
    .port_info 10 /OUTPUT 32 "PCF";
    .port_info 11 /INPUT 32 "InstrF";
    .port_info 12 /OUTPUT 32 "InstrD";
    .port_info 13 /OUTPUT 32 "ALUOutM";
    .port_info 14 /OUTPUT 32 "WriteDataM";
    .port_info 15 /INPUT 32 "ReadDataM";
    .port_info 16 /OUTPUT 4 "ALUFlagsE";
    .port_info 17 /OUTPUT 1 "Match_1E_M";
    .port_info 18 /OUTPUT 1 "Match_1E_W";
    .port_info 19 /OUTPUT 1 "Match_2E_M";
    .port_info 20 /OUTPUT 1 "Match_2E_W";
    .port_info 21 /OUTPUT 1 "Match_12D_E";
    .port_info 22 /INPUT 2 "ForwardAE";
    .port_info 23 /INPUT 2 "ForwardBE";
    .port_info 24 /INPUT 1 "StallF";
    .port_info 25 /INPUT 1 "StallD";
    .port_info 26 /INPUT 1 "FlushD";
P_0x38719ad0 .param/l "ALUCONTROL_WIDTH" 0 10 33, +C4<00000000000000000000000000000101>;
L_0x38736510 .functor NOT 1, L_0x3874a540, C4<0>, C4<0>, C4<0>;
L_0x38736620 .functor BUFZ 32, L_0x38736580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x38746730 .functor NOT 1, L_0x3874a4d0, C4<0>, C4<0>, C4<0>;
L_0x3874a3f0 .functor OR 1, L_0x3874a090, L_0x3874a240, C4<0>, C4<0>;
v0x3872b240_0 .net "ALUControlE", 4 0, L_0x38733800;  alias, 1 drivers
v0x3872b370_0 .net "ALUFlagsE", 3 0, L_0x387499a0;  alias, 1 drivers
v0x3872b430_0 .net "ALUOutM", 31 0, v0x3871e380_0;  alias, 1 drivers
v0x3872b4d0_0 .net "ALUOutW", 31 0, v0x3871dd00_0;  1 drivers
v0x3872b5e0_0 .net "ALUResultE", 31 0, v0x3871a0d0_0;  1 drivers
v0x3872b6f0_0 .net "ALUSrcE", 0 0, L_0x38733760;  alias, 1 drivers
v0x3872b7e0_0 .net "BranchTakenE", 0 0, L_0x38734920;  alias, 1 drivers
v0x3872b8d0_0 .net "ExtImmD", 31 0, v0x38720610_0;  1 drivers
v0x3872b9e0_0 .net "ExtImmE", 31 0, v0x38720d80_0;  1 drivers
v0x3872baa0_0 .net "FlushD", 0 0, L_0x3874a8d0;  alias, 1 drivers
v0x3872bb40_0 .net "ForwardAE", 1 0, v0x3872ec70_0;  alias, 1 drivers
v0x3872bbe0_0 .net "ForwardBE", 1 0, v0x3872ed60_0;  alias, 1 drivers
v0x3872bc80_0 .net "ImmSrcD", 1 0, L_0x38732450;  alias, 1 drivers
v0x3872bd70_0 .net "InstrD", 31 0, v0x38721640_0;  alias, 1 drivers
v0x3872be30_0 .net "InstrF", 31 0, L_0x3874ad00;  alias, 1 drivers
v0x3872bf20_0 .net "Match_12D_E", 0 0, L_0x3874a3f0;  alias, 1 drivers
v0x3872bfe0_0 .net "Match_1D_E", 0 0, L_0x3874a090;  1 drivers
v0x3872c080_0 .net "Match_1E_M", 0 0, L_0x38749bd0;  alias, 1 drivers
v0x3872c120_0 .net "Match_1E_W", 0 0, L_0x38749c70;  alias, 1 drivers
v0x3872c1c0_0 .net "Match_2D_E", 0 0, L_0x3874a240;  1 drivers
v0x3872c260_0 .net "Match_2E_M", 0 0, L_0x38749da0;  alias, 1 drivers
v0x3872c300_0 .net "Match_2E_W", 0 0, L_0x38749f60;  alias, 1 drivers
v0x3872c3d0_0 .net "MemtoRegW", 0 0, L_0x38735570;  alias, 1 drivers
v0x3872c4c0_0 .net "PCF", 31 0, v0x38725130_0;  alias, 1 drivers
v0x3872c560_0 .net "PCPlus4F", 31 0, L_0x38736580;  1 drivers
v0x3872c650_0 .net "PCPlus8D", 31 0, L_0x38736620;  1 drivers
v0x3872c6f0_0 .net "PCSrcW", 0 0, L_0x38735830;  alias, 1 drivers
v0x3872c7e0_0 .net "PCnext1F", 31 0, L_0x387362b0;  1 drivers
v0x3872c8d0_0 .net "PCnextF", 31 0, L_0x38736350;  1 drivers
v0x3872c9c0_0 .net "RA1D", 3 0, L_0x38735bf0;  1 drivers
v0x3872ca60_0 .net "RA1E", 3 0, v0x38725f80_0;  1 drivers
v0x3872cb00_0 .net "RA2D", 3 0, L_0x38735f90;  1 drivers
v0x3872cc50_0 .net "RA2E", 3 0, v0x38726dc0_0;  1 drivers
v0x3872cf20_0 .net "ReadDataM", 31 0, L_0x3874af50;  alias, 1 drivers
v0x3872cfe0_0 .net "ReadDataW", 31 0, v0x387284a0_0;  1 drivers
v0x3872d0a0_0 .net "RegSrcD", 1 0, L_0x387323b0;  alias, 1 drivers
v0x3872d160_0 .net "RegWriteW", 0 0, L_0x38735790;  alias, 1 drivers
v0x3872d250_0 .net "ResultW", 31 0, L_0x38749b30;  1 drivers
v0x3872d2f0_0 .net "SrcAE", 31 0, L_0x38747530;  1 drivers
v0x3872d400_0 .net "SrcBE", 31 0, L_0x38747af0;  1 drivers
v0x3872d510_0 .net "StallD", 0 0, L_0x3874a4d0;  alias, 1 drivers
v0x3872d5d0_0 .net "StallF", 0 0, L_0x3874a540;  alias, 1 drivers
v0x3872d690_0 .net "WA3E", 3 0, v0x38729b70_0;  1 drivers
v0x3872d7e0_0 .net "WA3M", 3 0, v0x3872a250_0;  1 drivers
v0x3872d930_0 .net "WA3W", 3 0, v0x3872a930_0;  1 drivers
v0x3872da80_0 .net "WriteDataE", 31 0, L_0x387479d0;  1 drivers
v0x3872db40_0 .net "WriteDataM", 31 0, v0x3872b040_0;  alias, 1 drivers
v0x3872dc00_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x3872dca0_0 .net "rd1D", 31 0, L_0x38746a20;  1 drivers
v0x3872dd60_0 .net "rd1E", 31 0, v0x387276e0_0;  1 drivers
v0x3872de20_0 .net "rd2D", 31 0, L_0x38746ea0;  1 drivers
v0x3872df30_0 .net "rd2E", 31 0, v0x38727dc0_0;  1 drivers
v0x3872e040_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
L_0x38735c90 .part v0x38721640_0, 16, 4;
L_0x38735e10 .part L_0x387323b0, 0, 1;
L_0x38736030 .part v0x38721640_0, 0, 4;
L_0x387360d0 .part v0x38721640_0, 12, 4;
L_0x387361c0 .part L_0x387323b0, 1, 1;
L_0x387470c0 .part v0x38721640_0, 0, 24;
L_0x387471a0 .part v0x38721640_0, 12, 4;
S_0x38719ba0 .scope module, "ALU" "alu" 10 252, 11 1 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "Flags";
P_0x38719d80 .param/l "ALUCONTROL_WIDTH" 0 11 9, +C4<00000000000000000000000000000101>;
L_0x38747c30 .functor NOT 32, L_0x38747af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x74db0b065378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x387481a0 .functor XNOR 1, L_0x38748850, L_0x74db0b065378, C4<0>, C4<0>;
L_0x38748aa0 .functor AND 1, L_0x387481a0, L_0x38748940, C4<1>, C4<1>;
L_0x74db0b0653c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x38748d60 .functor XNOR 1, L_0x38748bb0, L_0x74db0b0653c0, C4<0>, C4<0>;
L_0x38748a30 .functor XOR 1, L_0x38748ea0, L_0x38748fc0, C4<0>, C4<0>;
L_0x38749230 .functor XOR 1, L_0x38748a30, L_0x38749100, C4<0>, C4<0>;
L_0x38749380 .functor NOT 1, L_0x38749230, C4<0>, C4<0>, C4<0>;
L_0x38749440 .functor AND 1, L_0x38748d60, L_0x38749380, C4<1>, C4<1>;
L_0x38749780 .functor XOR 1, L_0x387495a0, L_0x38749640, C4<0>, C4<0>;
L_0x38749890 .functor AND 1, L_0x38749440, L_0x38749780, C4<1>, C4<1>;
v0x38719ed0_0 .net "ALUControl", 4 0, L_0x38733800;  alias, 1 drivers
v0x38719fe0_0 .net "Flags", 3 0, L_0x387499a0;  alias, 1 drivers
v0x3871a0d0_0 .var "Result", 31 0;
v0x3871a190_0 .net *"_ivl_1", 0 0, L_0x38747b90;  1 drivers
v0x3871a270_0 .net *"_ivl_10", 32 0, L_0x38747fe0;  1 drivers
L_0x74db0b0652a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x3871a3a0_0 .net *"_ivl_13", 0 0, L_0x74db0b0652a0;  1 drivers
v0x3871a480_0 .net *"_ivl_14", 32 0, L_0x38748100;  1 drivers
v0x3871a560_0 .net *"_ivl_17", 0 0, L_0x387482b0;  1 drivers
v0x3871a640_0 .net *"_ivl_18", 32 0, L_0x38748390;  1 drivers
v0x3871a720_0 .net *"_ivl_2", 31 0, L_0x38747c30;  1 drivers
L_0x74db0b0652e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x3871a800_0 .net *"_ivl_21", 31 0, L_0x74db0b0652e8;  1 drivers
L_0x74db0b065330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x3871a8e0_0 .net/2u *"_ivl_26", 31 0, L_0x74db0b065330;  1 drivers
v0x3871a9c0_0 .net *"_ivl_31", 0 0, L_0x38748850;  1 drivers
v0x3871aaa0_0 .net/2u *"_ivl_32", 0 0, L_0x74db0b065378;  1 drivers
v0x3871ab80_0 .net *"_ivl_34", 0 0, L_0x387481a0;  1 drivers
v0x3871ac40_0 .net *"_ivl_37", 0 0, L_0x38748940;  1 drivers
v0x3871ad20_0 .net *"_ivl_41", 0 0, L_0x38748bb0;  1 drivers
v0x3871ae00_0 .net/2u *"_ivl_42", 0 0, L_0x74db0b0653c0;  1 drivers
v0x3871aee0_0 .net *"_ivl_44", 0 0, L_0x38748d60;  1 drivers
v0x3871afa0_0 .net *"_ivl_47", 0 0, L_0x38748ea0;  1 drivers
v0x3871b080_0 .net *"_ivl_49", 0 0, L_0x38748fc0;  1 drivers
v0x3871b160_0 .net *"_ivl_50", 0 0, L_0x38748a30;  1 drivers
v0x3871b240_0 .net *"_ivl_53", 0 0, L_0x38749100;  1 drivers
v0x3871b320_0 .net *"_ivl_54", 0 0, L_0x38749230;  1 drivers
v0x3871b400_0 .net *"_ivl_56", 0 0, L_0x38749380;  1 drivers
v0x3871b4e0_0 .net *"_ivl_58", 0 0, L_0x38749440;  1 drivers
v0x3871b5c0_0 .net *"_ivl_6", 32 0, L_0x38747e20;  1 drivers
v0x3871b6a0_0 .net *"_ivl_61", 0 0, L_0x387495a0;  1 drivers
v0x3871b780_0 .net *"_ivl_63", 0 0, L_0x38749640;  1 drivers
v0x3871b860_0 .net *"_ivl_64", 0 0, L_0x38749780;  1 drivers
L_0x74db0b065258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x3871b940_0 .net *"_ivl_9", 0 0, L_0x74db0b065258;  1 drivers
v0x3871ba20_0 .net "a", 31 0, L_0x38747530;  alias, 1 drivers
v0x3871bb00_0 .net "b", 31 0, L_0x38747af0;  alias, 1 drivers
v0x3871bdf0_0 .net "carry", 0 0, L_0x38748aa0;  1 drivers
v0x3871beb0_0 .net "condinvb", 31 0, L_0x38747d30;  1 drivers
v0x3871bf90_0 .net "neg", 0 0, L_0x38748660;  1 drivers
v0x3871c050_0 .net "overflow", 0 0, L_0x38749890;  1 drivers
v0x3871c110_0 .net "sum", 32 0, L_0x387484d0;  1 drivers
v0x3871c1f0_0 .net "zero", 0 0, L_0x38748700;  1 drivers
E_0x387154b0 .event anyedge, v0x38717100_0, v0x3871c110_0, v0x3871ba20_0, v0x3871bb00_0;
L_0x38747b90 .part L_0x38733800, 0, 1;
L_0x38747d30 .functor MUXZ 32, L_0x38747af0, L_0x38747c30, L_0x38747b90, C4<>;
L_0x38747e20 .concat [ 32 1 0 0], L_0x38747530, L_0x74db0b065258;
L_0x38747fe0 .concat [ 32 1 0 0], L_0x38747d30, L_0x74db0b0652a0;
L_0x38748100 .arith/sum 33, L_0x38747e20, L_0x38747fe0;
L_0x387482b0 .part L_0x38733800, 0, 1;
L_0x38748390 .concat [ 1 32 0 0], L_0x387482b0, L_0x74db0b0652e8;
L_0x387484d0 .arith/sum 33, L_0x38748100, L_0x38748390;
L_0x38748660 .part v0x3871a0d0_0, 31, 1;
L_0x38748700 .cmp/eq 32, v0x3871a0d0_0, L_0x74db0b065330;
L_0x38748850 .part L_0x38733800, 1, 1;
L_0x38748940 .part L_0x387484d0, 32, 1;
L_0x38748bb0 .part L_0x38733800, 1, 1;
L_0x38748ea0 .part L_0x38747530, 31, 1;
L_0x38748fc0 .part L_0x38747af0, 31, 1;
L_0x38749100 .part L_0x38733800, 0, 1;
L_0x387495a0 .part L_0x38747530, 31, 1;
L_0x38749640 .part L_0x387484d0, 31, 1;
L_0x387499a0 .concat [ 1 1 1 1], L_0x38749890, L_0x38748aa0, L_0x38748700, L_0x38748660;
S_0x3871c350 .scope module, "Registros" "regfile" 10 142, 12 3 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x3871c5b0 .array "Registros", 0 14, 31 0;
L_0x74db0b065138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x3871c690_0 .net/2u *"_ivl_0", 3 0, L_0x74db0b065138;  1 drivers
L_0x74db0b0651c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x3871c770_0 .net/2u *"_ivl_12", 3 0, L_0x74db0b0651c8;  1 drivers
v0x3871c830_0 .net *"_ivl_14", 0 0, L_0x38746b90;  1 drivers
v0x3871c8f0_0 .net *"_ivl_16", 31 0, L_0x38746c80;  1 drivers
v0x3871ca20_0 .net *"_ivl_18", 5 0, L_0x38746d60;  1 drivers
v0x3871cb00_0 .net *"_ivl_2", 0 0, L_0x387467a0;  1 drivers
L_0x74db0b065210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x3871cbc0_0 .net *"_ivl_21", 1 0, L_0x74db0b065210;  1 drivers
v0x3871cca0_0 .net *"_ivl_4", 31 0, L_0x38746840;  1 drivers
v0x3871cd80_0 .net *"_ivl_6", 5 0, L_0x387468e0;  1 drivers
L_0x74db0b065180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x3871ce60_0 .net *"_ivl_9", 1 0, L_0x74db0b065180;  1 drivers
v0x3871cf40_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x3871cfe0_0 .net "r15", 31 0, L_0x38736620;  alias, 1 drivers
v0x3871d0c0_0 .net "ra1", 3 0, L_0x38735bf0;  alias, 1 drivers
v0x3871d1a0_0 .net "ra2", 3 0, L_0x38735f90;  alias, 1 drivers
v0x3871d280_0 .net "rd1", 31 0, L_0x38746a20;  alias, 1 drivers
v0x3871d360_0 .net "rd2", 31 0, L_0x38746ea0;  alias, 1 drivers
v0x3871d550_0 .net "wa3", 3 0, v0x3872a930_0;  alias, 1 drivers
v0x3871d630_0 .net "wd3", 31 0, L_0x38749b30;  alias, 1 drivers
v0x3871d710_0 .net "we3", 0 0, L_0x38735790;  alias, 1 drivers
E_0x3871c550 .event negedge, v0x3860bd30_0;
L_0x387467a0 .cmp/eq 4, L_0x38735bf0, L_0x74db0b065138;
L_0x38746840 .array/port v0x3871c5b0, L_0x387468e0;
L_0x387468e0 .concat [ 4 2 0 0], L_0x38735bf0, L_0x74db0b065180;
L_0x38746a20 .functor MUXZ 32, L_0x38746840, L_0x38736620, L_0x387467a0, C4<>;
L_0x38746b90 .cmp/eq 4, L_0x38735f90, L_0x74db0b0651c8;
L_0x38746c80 .array/port v0x3871c5b0, L_0x38746d60;
L_0x38746d60 .concat [ 4 2 0 0], L_0x38735f90, L_0x74db0b065210;
L_0x38746ea0 .functor MUXZ 32, L_0x38746c80, L_0x38736620, L_0x38746b90, C4<>;
S_0x3871d8b0 .scope module, "alu_out_reg" "registro_flanco_positivo" 10 293, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x3871da70 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x3871db70_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x3871dc10_0 .net "d", 31 0, v0x3871e380_0;  alias, 1 drivers
v0x3871dd00_0 .var "q", 31 0;
v0x3871ddd0_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x3871df20 .scope module, "alu_res_reg" "registro_flanco_positivo" 10 263, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x3871e100 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x3871e1d0_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x3871e290_0 .net "d", 31 0, v0x3871a0d0_0;  alias, 1 drivers
v0x3871e380_0 .var "q", 31 0;
v0x3871e4a0_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x3871e6b0 .scope module, "branch_mux" "mux2" 10 102, 9 82 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x3871e8e0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x3871e9f0_0 .net "d0", 31 0, L_0x387362b0;  alias, 1 drivers
v0x3871eaf0_0 .net "d1", 31 0, v0x3871a0d0_0;  alias, 1 drivers
v0x3871ec00_0 .net "s", 0 0, L_0x38734920;  alias, 1 drivers
v0x3871ecd0_0 .net "y", 31 0, L_0x38736350;  alias, 1 drivers
L_0x38736350 .functor MUXZ 32, L_0x387362b0, v0x3871a0d0_0, L_0x38734920, C4<>;
S_0x3871ee20 .scope module, "by_pass1_mux" "mux3" 10 224, 9 96 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x3871f000 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x3871f0d0_0 .net *"_ivl_1", 0 0, L_0x38747350;  1 drivers
v0x3871f1d0_0 .net *"_ivl_3", 0 0, L_0x387473f0;  1 drivers
v0x3871f2b0_0 .net *"_ivl_4", 31 0, L_0x38747490;  1 drivers
v0x3871f3a0_0 .net "d0", 31 0, v0x387276e0_0;  alias, 1 drivers
v0x3871f480_0 .net "d1", 31 0, L_0x38749b30;  alias, 1 drivers
v0x3871f590_0 .net "d2", 31 0, v0x3871e380_0;  alias, 1 drivers
v0x3871f630_0 .net "s", 1 0, v0x3872ec70_0;  alias, 1 drivers
v0x3871f710_0 .net "y", 31 0, L_0x38747530;  alias, 1 drivers
L_0x38747350 .part v0x3872ec70_0, 1, 1;
L_0x387473f0 .part v0x3872ec70_0, 0, 1;
L_0x38747490 .functor MUXZ 32, v0x387276e0_0, L_0x38749b30, L_0x387473f0, C4<>;
L_0x38747530 .functor MUXZ 32, L_0x38747490, v0x3871e380_0, L_0x38747350, C4<>;
S_0x3871f8b0 .scope module, "by_pass2_mux" "mux3" 10 233, 9 96 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x3871fa90 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x3871fb60_0 .net *"_ivl_1", 0 0, L_0x38747650;  1 drivers
v0x3871fc60_0 .net *"_ivl_3", 0 0, L_0x38747780;  1 drivers
v0x3871fd40_0 .net *"_ivl_4", 31 0, L_0x38747820;  1 drivers
v0x3871fe30_0 .net "d0", 31 0, v0x38727dc0_0;  alias, 1 drivers
v0x3871ff10_0 .net "d1", 31 0, L_0x38749b30;  alias, 1 drivers
v0x38720070_0 .net "d2", 31 0, v0x3871e380_0;  alias, 1 drivers
v0x38720130_0 .net "s", 1 0, v0x3872ed60_0;  alias, 1 drivers
v0x38720210_0 .net "y", 31 0, L_0x387479d0;  alias, 1 drivers
L_0x38747650 .part v0x3872ed60_0, 1, 1;
L_0x38747780 .part v0x3872ed60_0, 0, 1;
L_0x38747820 .functor MUXZ 32, v0x38727dc0_0, L_0x38749b30, L_0x38747780, C4<>;
L_0x387479d0 .functor MUXZ 32, L_0x38747820, v0x3871e380_0, L_0x38747650, C4<>;
S_0x38720390 .scope module, "extender" "extend" 10 153, 13 1 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x38720610_0 .var "ExtImm", 31 0;
v0x38720710_0 .net "ImmSrc", 1 0, L_0x38732450;  alias, 1 drivers
v0x387207d0_0 .net "Instr", 23 0, L_0x387470c0;  1 drivers
E_0x38720590 .event anyedge, v0x38717ce0_0, v0x387207d0_0;
S_0x387208f0 .scope module, "imm_reg" "registro_flanco_positivo" 10 182, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x3871e890 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x38720bf0_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38720c90_0 .net "d", 31 0, v0x38720610_0;  alias, 1 drivers
v0x38720d80_0 .var "q", 31 0;
v0x38720e50_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x38720fa0 .scope module, "instr_reg" "registro_flanco_positivo_habilitacion_limpieza" 10 134, 9 25 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0x38721180 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000100000>;
v0x38721300_0 .net "clear", 0 0, L_0x3874a8d0;  alias, 1 drivers
v0x387213e0_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x387214a0_0 .net "d", 31 0, L_0x3874ad00;  alias, 1 drivers
v0x387215a0_0 .net "en", 0 0, L_0x38746730;  1 drivers
v0x38721640_0 .var "q", 31 0;
v0x38721750_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x387218f0 .scope module, "m0" "comparador_igualdad" 10 334, 9 13 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x38721ad0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x38721be0_0 .net "a", 3 0, v0x3872a250_0;  alias, 1 drivers
v0x38721ce0_0 .net "b", 3 0, v0x38725f80_0;  alias, 1 drivers
v0x38721dc0_0 .net "y", 0 0, L_0x38749bd0;  alias, 1 drivers
L_0x38749bd0 .cmp/eq 4, v0x3872a250_0, v0x38725f80_0;
S_0x38721f10 .scope module, "m1" "comparador_igualdad" 10 344, 9 13 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x387220f0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x38722210_0 .net "a", 3 0, v0x3872a930_0;  alias, 1 drivers
v0x38722320_0 .net "b", 3 0, v0x38725f80_0;  alias, 1 drivers
v0x387223f0_0 .net "y", 0 0, L_0x38749c70;  alias, 1 drivers
L_0x38749c70 .cmp/eq 4, v0x3872a930_0, v0x38725f80_0;
S_0x38722520 .scope module, "m2" "comparador_igualdad" 10 354, 9 13 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x38722700 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x38722820_0 .net "a", 3 0, v0x3872a250_0;  alias, 1 drivers
v0x38722930_0 .net "b", 3 0, v0x38726dc0_0;  alias, 1 drivers
v0x387229f0_0 .net "y", 0 0, L_0x38749da0;  alias, 1 drivers
L_0x38749da0 .cmp/eq 4, v0x3872a250_0, v0x38726dc0_0;
S_0x38722b40 .scope module, "m3" "comparador_igualdad" 10 364, 9 13 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x38722d20 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x38722e40_0 .net "a", 3 0, v0x3872a930_0;  alias, 1 drivers
v0x38722f70_0 .net "b", 3 0, v0x38726dc0_0;  alias, 1 drivers
v0x38723030_0 .net "y", 0 0, L_0x38749f60;  alias, 1 drivers
L_0x38749f60 .cmp/eq 4, v0x3872a930_0, v0x38726dc0_0;
S_0x38723160 .scope module, "m4a" "comparador_igualdad" 10 374, 9 13 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x38723340 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x38723460_0 .net "a", 3 0, v0x38729b70_0;  alias, 1 drivers
v0x38723560_0 .net "b", 3 0, L_0x38735bf0;  alias, 1 drivers
v0x38723650_0 .net "y", 0 0, L_0x3874a090;  alias, 1 drivers
L_0x3874a090 .cmp/eq 4, v0x38729b70_0, L_0x38735bf0;
S_0x38723780 .scope module, "m4b" "comparador_igualdad" 10 384, 9 13 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x38723960 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x38723a80_0 .net "a", 3 0, v0x38729b70_0;  alias, 1 drivers
v0x38723b90_0 .net "b", 3 0, L_0x38735f90;  alias, 1 drivers
v0x38723c60_0 .net "y", 0 0, L_0x3874a240;  alias, 1 drivers
L_0x3874a240 .cmp/eq 4, v0x38729b70_0, L_0x38735f90;
S_0x38723d90 .scope module, "pc_add" "adder" 10 123, 9 1 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x38724080 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0x387241a0_0 .net "a", 31 0, v0x38725130_0;  alias, 1 drivers
L_0x74db0b0650f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x387242b0_0 .net "b", 31 0, L_0x74db0b0650f0;  1 drivers
v0x38724370_0 .net "y", 31 0, L_0x38736580;  alias, 1 drivers
L_0x38736580 .arith/sum 32, v0x38725130_0, L_0x74db0b0650f0;
S_0x387244e0 .scope module, "pc_next_mux" "mux2" 10 91, 9 82 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x387246c0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x38724830_0 .net "d0", 31 0, L_0x38736580;  alias, 1 drivers
v0x38724920_0 .net "d1", 31 0, L_0x38749b30;  alias, 1 drivers
v0x387249c0_0 .net "s", 0 0, L_0x38735830;  alias, 1 drivers
v0x38724ac0_0 .net "y", 31 0, L_0x387362b0;  alias, 1 drivers
L_0x387362b0 .functor MUXZ 32, L_0x38736580, L_0x38749b30, L_0x38735830, C4<>;
S_0x38724c00 .scope module, "pc_reg_Stalls" "registro_flanco_positivo_habilitacion" 10 113, 9 48 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x38724de0 .param/l "WIDTH" 0 9 55, +C4<00000000000000000000000000100000>;
v0x38724eb0_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38724f70_0 .net "d", 31 0, L_0x38736350;  alias, 1 drivers
v0x38725060_0 .net "en", 0 0, L_0x38736510;  1 drivers
v0x38725130_0 .var "q", 31 0;
v0x38725220_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x387253b0 .scope module, "ra1_mux" "mux2" 10 69, 9 82 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x38725590 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x387256a0_0 .net "d0", 3 0, L_0x38735c90;  1 drivers
L_0x74db0b0650a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x387257a0_0 .net "d1", 3 0, L_0x74db0b0650a8;  1 drivers
v0x38725880_0 .net "s", 0 0, L_0x38735e10;  1 drivers
v0x38725950_0 .net "y", 3 0, L_0x38735bf0;  alias, 1 drivers
L_0x38735bf0 .functor MUXZ 4, L_0x38735c90, L_0x74db0b0650a8, L_0x38735e10, C4<>;
S_0x38725ae0 .scope module, "ra1_reg" "registro_flanco_positivo" 10 202, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x38725cc0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x38725e00_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38725ec0_0 .net "d", 3 0, L_0x38735bf0;  alias, 1 drivers
v0x38725f80_0 .var "q", 3 0;
v0x387260a0_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x387261c0 .scope module, "ra2_mux" "mux2" 10 80, 9 82 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x387263a0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x387264e0_0 .net "d0", 3 0, L_0x38736030;  1 drivers
v0x387265e0_0 .net "d1", 3 0, L_0x387360d0;  1 drivers
v0x387266c0_0 .net "s", 0 0, L_0x387361c0;  1 drivers
v0x38726790_0 .net "y", 3 0, L_0x38735f90;  alias, 1 drivers
L_0x38735f90 .functor MUXZ 4, L_0x38736030, L_0x387360d0, L_0x387361c0, C4<>;
S_0x38726920 .scope module, "ra2_reg" "registro_flanco_positivo" 10 212, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x38726b00 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x38726c40_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38726d00_0 .net "d", 3 0, L_0x38735f90;  alias, 1 drivers
v0x38726dc0_0 .var "q", 3 0;
v0x38726ee0_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x38727000 .scope module, "rd1_reg" "registro_flanco_positivo" 10 162, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x387271e0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x38727320_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x387275f0_0 .net "d", 31 0, L_0x38746a20;  alias, 1 drivers
v0x387276e0_0 .var "q", 31 0;
v0x387277e0_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x387278f0 .scope module, "rd2_reg" "registro_flanco_positivo" 10 172, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x38727ad0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x38727c10_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38727cd0_0 .net "d", 31 0, L_0x38746ea0;  alias, 1 drivers
v0x38727dc0_0 .var "q", 31 0;
v0x38727ec0_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x38727fd0 .scope module, "rd_reg" "registro_flanco_positivo" 10 303, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x387281b0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x387282f0_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x387283b0_0 .net "d", 31 0, L_0x3874af50;  alias, 1 drivers
v0x387284a0_0 .var "q", 31 0;
v0x38728570_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x387288d0 .scope module, "res_mux" "mux2" 10 323, 9 82 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x38728ab0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x38728bf0_0 .net "d0", 31 0, v0x3871dd00_0;  alias, 1 drivers
v0x38728d00_0 .net "d1", 31 0, v0x387284a0_0;  alias, 1 drivers
v0x38728dd0_0 .net "s", 0 0, L_0x38735570;  alias, 1 drivers
v0x38728ed0_0 .net "y", 31 0, L_0x38749b30;  alias, 1 drivers
L_0x38749b30 .functor MUXZ 32, v0x3871dd00_0, v0x387284a0_0, L_0x38735570, C4<>;
S_0x38728fe0 .scope module, "srcb_mux" "mux2" 10 245, 9 82 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x38729170 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x387292b0_0 .net "d0", 31 0, L_0x387479d0;  alias, 1 drivers
v0x387293c0_0 .net "d1", 31 0, v0x38720d80_0;  alias, 1 drivers
v0x38729490_0 .net "s", 0 0, L_0x38733760;  alias, 1 drivers
v0x38729590_0 .net "y", 31 0, L_0x38747af0;  alias, 1 drivers
L_0x38747af0 .functor MUXZ 32, L_0x387479d0, v0x38720d80_0, L_0x38733760, C4<>;
S_0x387296b0 .scope module, "wa3e_reg" "registro_flanco_positivo" 10 192, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x38729890 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x387299d0_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x38729a90_0 .net "d", 3 0, L_0x387471a0;  1 drivers
v0x38729b70_0 .var "q", 3 0;
v0x38729c90_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x38729db0 .scope module, "wa3m_reg" "registro_flanco_positivo" 10 283, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x38729f90 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x3872a0d0_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x3872a190_0 .net "d", 3 0, v0x38729b70_0;  alias, 1 drivers
v0x3872a250_0 .var "q", 3 0;
v0x3872a370_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x3872a490 .scope module, "wa3w_reg" "registro_flanco_positivo" 10 313, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x3872a670 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x3872a7b0_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x3872a870_0 .net "d", 3 0, v0x3872a250_0;  alias, 1 drivers
v0x3872a930_0 .var "q", 3 0;
v0x3872aa00_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x3872ab50 .scope module, "wd_reg" "registro_flanco_positivo" 10 273, 9 66 0, S_0x387198d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x3872ad30 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x3872ae70_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x3872af30_0 .net "d", 31 0, L_0x387479d0;  alias, 1 drivers
v0x3872b040_0 .var "q", 31 0;
v0x3872b110_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
S_0x3872e520 .scope module, "Hazard_unit" "hazardUnit" 6 94, 14 1 0, S_0x387125b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Match_1E_M";
    .port_info 3 /INPUT 1 "Match_1E_W";
    .port_info 4 /INPUT 1 "Match_2E_M";
    .port_info 5 /INPUT 1 "Match_2E_W";
    .port_info 6 /INPUT 1 "Match_12D_E";
    .port_info 7 /INPUT 1 "RegWriteM";
    .port_info 8 /INPUT 1 "RegWriteW";
    .port_info 9 /INPUT 1 "BranchTakenE";
    .port_info 10 /INPUT 1 "MemtoRegE";
    .port_info 11 /INPUT 1 "PCWrPendingF";
    .port_info 12 /INPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 2 "ForwardAE";
    .port_info 14 /OUTPUT 2 "ForwardBE";
    .port_info 15 /OUTPUT 1 "StallF";
    .port_info 16 /OUTPUT 1 "StallD";
    .port_info 17 /OUTPUT 1 "FlushD";
    .port_info 18 /OUTPUT 1 "FlushE";
L_0x3874a460 .functor AND 1, L_0x3874a3f0, L_0x38733580, C4<1>, C4<1>;
L_0x3874a4d0 .functor BUFZ 1, L_0x3874a460, C4<0>, C4<0>, C4<0>;
L_0x3874a540 .functor OR 1, L_0x3874a460, L_0x38735a90, C4<0>, C4<0>;
L_0x3874a6d0 .functor OR 1, L_0x3874a460, L_0x38734920, C4<0>, C4<0>;
L_0x3874a860 .functor OR 1, L_0x38735a90, L_0x38735830, C4<0>, C4<0>;
L_0x3874a8d0 .functor OR 1, L_0x3874a860, L_0x38734920, C4<0>, C4<0>;
v0x3872e9b0_0 .net "BranchTakenE", 0 0, L_0x38734920;  alias, 1 drivers
v0x3872ea70_0 .net "FlushD", 0 0, L_0x3874a8d0;  alias, 1 drivers
v0x3872eb80_0 .net "FlushE", 0 0, L_0x3874a6d0;  alias, 1 drivers
v0x3872ec70_0 .var "ForwardAE", 1 0;
v0x3872ed60_0 .var "ForwardBE", 1 0;
v0x3872eea0_0 .net "Match_12D_E", 0 0, L_0x3874a3f0;  alias, 1 drivers
v0x3872ef40_0 .net "Match_1E_M", 0 0, L_0x38749bd0;  alias, 1 drivers
v0x3872f030_0 .net "Match_1E_W", 0 0, L_0x38749c70;  alias, 1 drivers
v0x3872f120_0 .net "Match_2E_M", 0 0, L_0x38749da0;  alias, 1 drivers
v0x3872f250_0 .net "Match_2E_W", 0 0, L_0x38749f60;  alias, 1 drivers
v0x3872f340_0 .net "MemtoRegE", 0 0, L_0x38733580;  alias, 1 drivers
v0x3872f3e0_0 .net "PCSrcW", 0 0, L_0x38735830;  alias, 1 drivers
v0x3872f480_0 .net "PCWrPendingF", 0 0, L_0x38735a90;  alias, 1 drivers
v0x3872f520_0 .net "RegWriteM", 0 0, L_0x38735190;  alias, 1 drivers
v0x3872f5c0_0 .net "RegWriteW", 0 0, L_0x38735790;  alias, 1 drivers
v0x3872f660_0 .net "StallD", 0 0, L_0x3874a4d0;  alias, 1 drivers
v0x3872f700_0 .net "StallF", 0 0, L_0x3874a540;  alias, 1 drivers
v0x3872f7a0_0 .net *"_ivl_8", 0 0, L_0x3874a860;  1 drivers
v0x3872f840_0 .net "clk", 0 0, v0x38732270_0;  alias, 1 drivers
v0x3872f8e0_0 .net "ldrStallD", 0 0, L_0x3874a460;  1 drivers
v0x3872f980_0 .net "reset", 0 0, v0x38732310_0;  alias, 1 drivers
v0x3872fa20_0 .var "temp", 0 0;
E_0x38721220/0 .event anyedge, v0x38721dc0_0, v0x38718df0_0, v0x387223f0_0, v0x38718eb0_0;
E_0x38721220/1 .event anyedge, v0x387229f0_0, v0x38723030_0;
E_0x38721220 .event/or E_0x38721220/0, E_0x38721220/1;
    .scope S_0x38715230;
T_0 ;
    %wait E_0x387072b0;
    %load/vec4 v0x387159f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x387158c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x38715800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x38715590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x387158c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x38715730_0;
    %assign/vec4 v0x387158c0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x38715be0;
T_1 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38716110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x38716050_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x38715f70_0;
    %assign/vec4 v0x38716050_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x38714510;
T_2 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38714a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x38714930_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x38714870_0;
    %assign/vec4 v0x38714930_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x38714b80;
T_3 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38715110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x38715010_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x38714f50_0;
    %assign/vec4 v0x38715010_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x38712db0;
T_4 ;
    %wait E_0x38707270;
    %load/vec4 v0x387131b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x38714350_0;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x38714350_0;
    %inv;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x38714050_0;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x38714050_0;
    %inv;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x387141d0_0;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x387141d0_0;
    %inv;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x38714290_0;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x38714290_0;
    %inv;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x38714050_0;
    %load/vec4 v0x38714350_0;
    %inv;
    %and;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x38714050_0;
    %load/vec4 v0x38714350_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x38714110_0;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x38714110_0;
    %inv;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x38714350_0;
    %inv;
    %load/vec4 v0x38714110_0;
    %and;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x38714350_0;
    %inv;
    %load/vec4 v0x38714110_0;
    %and;
    %inv;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x38713290_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x38716260;
T_5 ;
    %wait E_0x387072b0;
    %load/vec4 v0x387167e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x387166f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x38716610_0;
    %assign/vec4 v0x387166f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x38716930;
T_6 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38716eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x38716dc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x38716ce0_0;
    %assign/vec4 v0x38716dc0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x38712950;
T_7 ;
    %wait E_0x386303c0;
    %load/vec4 v0x38717da0_0;
    %parti/s 2, 14, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x38719530_0, 0, 10;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x38717da0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x38719530_0, 0, 10;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x38719530_0, 0, 10;
T_7.6 ;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x38717da0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x38719530_0, 0, 10;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x38719530_0, 0, 10;
T_7.8 ;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x38719530_0, 0, 10;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x38712950;
T_8 ;
    %wait E_0x3866bdb0;
    %load/vec4 v0x387172b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x38717da0_0;
    %parti/s 4, 9, 5;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x38717000_0, 0, 5;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x38717000_0, 0, 5;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x38717000_0, 0, 5;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x38717000_0, 0, 5;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x38717000_0, 0, 5;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x38717da0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x387178c0_0, 4, 1;
    %load/vec4 v0x38717da0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x38717000_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x38717000_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x387178c0_0, 4, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x38717000_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x387178c0_0, 0, 2;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x38724c00;
T_9 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38725220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x38725130_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x38725060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x38724f70_0;
    %assign/vec4 v0x38725130_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x38720fa0;
T_10 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38721750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x38721640_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x387215a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x38721300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x38721640_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x387214a0_0;
    %assign/vec4 v0x38721640_0, 0;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x3871c350;
T_11 ;
    %wait E_0x3871c550;
    %load/vec4 v0x3871d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x3871d630_0;
    %load/vec4 v0x3871d550_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x3871c5b0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x38720390;
T_12 ;
    %wait E_0x38720590;
    %load/vec4 v0x38720710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x38720610_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x387207d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x38720610_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x387207d0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x38720610_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x387207d0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x387207d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x38720610_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x38727000;
T_13 ;
    %wait E_0x387072b0;
    %load/vec4 v0x387277e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x387276e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x387275f0_0;
    %assign/vec4 v0x387276e0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x387278f0;
T_14 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38727ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x38727dc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x38727cd0_0;
    %assign/vec4 v0x38727dc0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x387208f0;
T_15 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38720e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x38720d80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x38720c90_0;
    %assign/vec4 v0x38720d80_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x387296b0;
T_16 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38729c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x38729b70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x38729a90_0;
    %assign/vec4 v0x38729b70_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x38725ae0;
T_17 ;
    %wait E_0x387072b0;
    %load/vec4 v0x387260a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x38725f80_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x38725ec0_0;
    %assign/vec4 v0x38725f80_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x38726920;
T_18 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38726ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x38726dc0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x38726d00_0;
    %assign/vec4 v0x38726dc0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x38719ba0;
T_19 ;
    %wait E_0x387154b0;
    %load/vec4 v0x38719ed0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_19.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_19.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_19.2, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x3871a0d0_0, 0, 32;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x3871c110_0;
    %pad/u 32;
    %store/vec4 v0x3871a0d0_0, 0, 32;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x3871ba20_0;
    %load/vec4 v0x3871bb00_0;
    %and;
    %store/vec4 v0x3871a0d0_0, 0, 32;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x3871ba20_0;
    %load/vec4 v0x3871bb00_0;
    %or;
    %store/vec4 v0x3871a0d0_0, 0, 32;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x3871df20;
T_20 ;
    %wait E_0x387072b0;
    %load/vec4 v0x3871e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x3871e380_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x3871e290_0;
    %assign/vec4 v0x3871e380_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x3872ab50;
T_21 ;
    %wait E_0x387072b0;
    %load/vec4 v0x3872b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x3872b040_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x3872af30_0;
    %assign/vec4 v0x3872b040_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x38729db0;
T_22 ;
    %wait E_0x387072b0;
    %load/vec4 v0x3872a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x3872a250_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x3872a190_0;
    %assign/vec4 v0x3872a250_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x3871d8b0;
T_23 ;
    %wait E_0x387072b0;
    %load/vec4 v0x3871ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x3871dd00_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x3871dc10_0;
    %assign/vec4 v0x3871dd00_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x38727fd0;
T_24 ;
    %wait E_0x387072b0;
    %load/vec4 v0x38728570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x387284a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x387283b0_0;
    %assign/vec4 v0x387284a0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x3872a490;
T_25 ;
    %wait E_0x387072b0;
    %load/vec4 v0x3872aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x3872a930_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x3872a870_0;
    %assign/vec4 v0x3872a930_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x3872e520;
T_26 ;
    %wait E_0x38721220;
    %load/vec4 v0x3872ef40_0;
    %load/vec4 v0x3872f520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x3872ec70_0, 0, 2;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x3872f030_0;
    %load/vec4 v0x3872f5c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x3872ec70_0, 0, 2;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x3872ec70_0, 0, 2;
T_26.3 ;
T_26.1 ;
    %load/vec4 v0x3872f120_0;
    %load/vec4 v0x3872f520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x3872ed60_0, 0, 2;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x3872f250_0;
    %load/vec4 v0x3872f5c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x3872ed60_0, 0, 2;
    %jmp T_26.7;
T_26.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x3872ed60_0, 0, 2;
T_26.7 ;
T_26.5 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x3872e520;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3872fa20_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x38711d50;
T_28 ;
    %vpi_call 5 10 "$readmemh", "memfile.dat", v0x38711f00 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x3860bfc0;
T_29 ;
    %vpi_call 4 9 "$readmemh", "memfile.dat", v0x386d34b0 {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x3860bfc0;
T_30 ;
    %wait E_0x3866c220;
    %load/vec4 v0x38711b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x38711bd0_0;
    %load/vec4 v0x386d4ea0_0;
    %parti/s 21, 2, 3;
    %pad/u 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x386d34b0, 0, 4;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x3861f730;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x38732310_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x38732310_0, 0;
    %end;
    .thread T_31;
    .scope S_0x3861f730;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x38732270_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x38732270_0, 0;
    %delay 5, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x3861f730;
T_33 ;
    %wait E_0x3871c550;
    %load/vec4 v0x38732110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x38731f20_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x387321d0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %vpi_call 2 28 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 29 "$stop" {0 0 0};
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x38731f20_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_33.4, 6;
    %vpi_call 2 31 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 32 "$stop" {0 0 0};
T_33.4 ;
T_33.3 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "arm.v";
    "controller.v";
    "conditional.v";
    "estructuras_varias.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
    "extend.v";
    "hazard.v";
