# TODO: constrain these when they are converted?
# "# Differential clock only needs one constraint" said a random makefile
# create_clock -name CLK_IN1_P -period 24.950 [get_ports CLK_IN1_P]
# set_propagated_clock CLK_IN1_P
# set_input_jitter CLK_IN1_P 0.2495
# 100MHz PCIE_CLK0_115_N
# 100MHz PCIE_CLK0_115_P
# 100MHz PCIE_CLK0_116_N
# 100MHz PCIE_CLK0_116_P
# 250MHz PCIE_CLK1_116_N
# 250MHz PCIE_CLK1_116_P


set_property PACKAGE_PIN R7     [get_ports {pci_rx_n[0]}]
set_property PACKAGE_PIN R8     [get_ports {pci_rx_p[0]}]
set_property PACKAGE_PIN L7     [get_ports {pci_rx_n[1]}]
set_property PACKAGE_PIN L8     [get_ports {pci_rx_p[1]}]
set_property PACKAGE_PIN N7     [get_ports {pci_rx_n[2]}]
set_property PACKAGE_PIN N8     [get_ports {pci_rx_p[2]}]
set_property PACKAGE_PIN M5     [get_ports {pci_rx_n[3]}]
set_property PACKAGE_PIN M6     [get_ports {pci_rx_p[3]}]
set_property PACKAGE_PIN P5     [get_ports {pci_rx_n[4]}]
set_property PACKAGE_PIN P6     [get_ports {pci_rx_p[4]}]
set_property PACKAGE_PIN R3     [get_ports {pci_rx_n[5]}]
set_property PACKAGE_PIN R4     [get_ports {pci_rx_p[5]}]
set_property PACKAGE_PIN T5     [get_ports {pci_rx_n[6]}]
set_property PACKAGE_PIN T6     [get_ports {pci_rx_p[6]}]
set_property PACKAGE_PIN V5     [get_ports {pci_rx_n[7]}]
set_property PACKAGE_PIN V6     [get_ports {pci_rx_p[7]}]
set_property PACKAGE_PIN W3     [get_ports {pci_tx_n[0]}]
set_property PACKAGE_PIN W4     [get_ports {pci_tx_p[0]}]
set_property PACKAGE_PIN Y5     [get_ports {pci_tx_n[1]}]
set_property PACKAGE_PIN Y6     [get_ports {pci_tx_p[1]}]
set_property PACKAGE_PIN AA3    [get_ports {pci_tx_n[2]}]
set_property PACKAGE_PIN AA4    [get_ports {pci_tx_p[2]}]
set_property PACKAGE_PIN L3     [get_ports {pci_tx_n[3]}]
set_property PACKAGE_PIN L4     [get_ports {pci_tx_p[3]}]
set_property PACKAGE_PIN M1     [get_ports {pci_tx_n[4]}]
set_property PACKAGE_PIN M2     [get_ports {pci_tx_p[4]}]
set_property PACKAGE_PIN N3     [get_ports {pci_tx_n[5]}]
set_property PACKAGE_PIN N4     [get_ports {pci_tx_p[5]}]
set_property PACKAGE_PIN P1     [get_ports {pci_tx_n[6]}]
set_property PACKAGE_PIN P2     [get_ports {pci_tx_p[6]}]
set_property PACKAGE_PIN T1     [get_ports {pci_tx_n[7]}]
set_property PACKAGE_PIN T2     [get_ports {pci_tx_p[7]}]
set_property PACKAGE_PIN AA21   [get_ports {pci_perst_n}]
set_property PACKAGE_PIN Y21    [get_ports {pci_wake_n}]
set_property PACKAGE_PIN Y16    [get_ports {ddr3_dq_io[0]}]
set_property PACKAGE_PIN AA17   [get_ports {ddr3_dq_io[1]}]
set_property PACKAGE_PIN AB15   [get_ports {ddr3_dq_io[2]}]
set_property PACKAGE_PIN AC14   [get_ports {ddr3_dq_io[3]}]
set_property PACKAGE_PIN Y15    [get_ports {ddr3_dq_io[4]}]
set_property PACKAGE_PIN AA16   [get_ports {ddr3_dq_io[5]}]
set_property PACKAGE_PIN AD14   [get_ports {ddr3_dq_io[6]}]
set_property PACKAGE_PIN AE15   [get_ports {ddr3_dq_io[7]}]
set_property PACKAGE_PIN AF17   [get_ports {ddr3_dq_io[8]}]
set_property PACKAGE_PIN AG18   [get_ports {ddr3_dq_io[9]}]
set_property PACKAGE_PIN AJ19   [get_ports {ddr3_dq_io[10]}]
set_property PACKAGE_PIN AH19   [get_ports {ddr3_dq_io[11]}]
set_property PACKAGE_PIN AD19   [get_ports {ddr3_dq_io[12]}]
set_property PACKAGE_PIN AE19   [get_ports {ddr3_dq_io[13]}]
set_property PACKAGE_PIN AG19   [get_ports {ddr3_dq_io[14]}]
set_property PACKAGE_PIN AK19   [get_ports {ddr3_dq_io[15]}]
set_property PACKAGE_PIN AH17   [get_ports {ddr3_dq_io[16]}]
set_property PACKAGE_PIN AE16   [get_ports {ddr3_dq_io[17]}]
set_property PACKAGE_PIN AG15   [get_ports {ddr3_dq_io[18]}]
set_property PACKAGE_PIN AH15   [get_ports {ddr3_dq_io[19]}]
set_property PACKAGE_PIN AJ17   [get_ports {ddr3_dq_io[20]}]
set_property PACKAGE_PIN AK16   [get_ports {ddr3_dq_io[21]}]
set_property PACKAGE_PIN AG14   [get_ports {ddr3_dq_io[22]}]
set_property PACKAGE_PIN AK15   [get_ports {ddr3_dq_io[23]}]
set_property PACKAGE_PIN AE18   [get_ports {ddr3_dq_io[24]}]
set_property PACKAGE_PIN AD18   [get_ports {ddr3_dq_io[25]}]
set_property PACKAGE_PIN AD16   [get_ports {ddr3_dq_io[26]}]
set_property PACKAGE_PIN AB18   [get_ports {ddr3_dq_io[27]}]
set_property PACKAGE_PIN AC19   [get_ports {ddr3_dq_io[28]}]
set_property PACKAGE_PIN AB17   [get_ports {ddr3_dq_io[29]}]
set_property PACKAGE_PIN AB19   [get_ports {ddr3_dq_io[30]}]
set_property PACKAGE_PIN AA18   [get_ports {ddr3_dq_io[31]}]
set_property PACKAGE_PIN AJ8    [get_ports {ddr3_dq_io[32]}]
set_property PACKAGE_PIN AF8    [get_ports {ddr3_dq_io[33]}]
set_property PACKAGE_PIN AJ6    [get_ports {ddr3_dq_io[34]}]
set_property PACKAGE_PIN AK5    [get_ports {ddr3_dq_io[35]}]
set_property PACKAGE_PIN AK8    [get_ports {ddr3_dq_io[36]}]
set_property PACKAGE_PIN AK6    [get_ports {ddr3_dq_io[37]}]
set_property PACKAGE_PIN AF7    [get_ports {ddr3_dq_io[38]}]
set_property PACKAGE_PIN AK4    [get_ports {ddr3_dq_io[39]}]
set_property PACKAGE_PIN AH6    [get_ports {ddr3_dq_io[40]}]
set_property PACKAGE_PIN AH5    [get_ports {ddr3_dq_io[41]}]
set_property PACKAGE_PIN AJ2    [get_ports {ddr3_dq_io[42]}]
set_property PACKAGE_PIN AK1    [get_ports {ddr3_dq_io[43]}]
set_property PACKAGE_PIN AJ4    [get_ports {ddr3_dq_io[44]}]
set_property PACKAGE_PIN AH2    [get_ports {ddr3_dq_io[45]}]
set_property PACKAGE_PIN AJ1    [get_ports {ddr3_dq_io[46]}]
set_property PACKAGE_PIN AJ3    [get_ports {ddr3_dq_io[47]}]
set_property PACKAGE_PIN AF5    [get_ports {ddr3_dq_io[48]}]
set_property PACKAGE_PIN AF3    [get_ports {ddr3_dq_io[49]}]
set_property PACKAGE_PIN AF1    [get_ports {ddr3_dq_io[50]}]
set_property PACKAGE_PIN AE3    [get_ports {ddr3_dq_io[51]}]
set_property PACKAGE_PIN AF6    [get_ports {ddr3_dq_io[52]}]
set_property PACKAGE_PIN AF2    [get_ports {ddr3_dq_io[53]}]
set_property PACKAGE_PIN AE4    [get_ports {ddr3_dq_io[54]}]
set_property PACKAGE_PIN AE5    [get_ports {ddr3_dq_io[55]}]
set_property PACKAGE_PIN AE6    [get_ports {ddr3_dq_io[56]}]
set_property PACKAGE_PIN AD6    [get_ports {ddr3_dq_io[57]}]
set_property PACKAGE_PIN AC5    [get_ports {ddr3_dq_io[58]}]
set_property PACKAGE_PIN AC2    [get_ports {ddr3_dq_io[59]}]
set_property PACKAGE_PIN AD4    [get_ports {ddr3_dq_io[60]}]
set_property PACKAGE_PIN AD3    [get_ports {ddr3_dq_io[61]}]
set_property PACKAGE_PIN AC1    [get_ports {ddr3_dq_io[62]}]
set_property PACKAGE_PIN AC7    [get_ports {ddr3_dq_io[63]}]
set_property PACKAGE_PIN AJ9    [get_ports {ddr3_addr_o[0]}]
set_property PACKAGE_PIN AH11   [get_ports {ddr3_addr_o[1]}]
set_property PACKAGE_PIN AG10   [get_ports {ddr3_addr_o[2]}]
set_property PACKAGE_PIN AJ11   [get_ports {ddr3_addr_o[3]}]
set_property PACKAGE_PIN AH10   [get_ports {ddr3_addr_o[4]}]
set_property PACKAGE_PIN AH12   [get_ports {ddr3_addr_o[5]}]
set_property PACKAGE_PIN AF11   [get_ports {ddr3_addr_o[6]}]
set_property PACKAGE_PIN AE11   [get_ports {ddr3_addr_o[7]}]
set_property PACKAGE_PIN AJ12   [get_ports {ddr3_addr_o[8]}]
set_property PACKAGE_PIN AG13   [get_ports {ddr3_addr_o[9]}]
set_property PACKAGE_PIN AE10   [get_ports {ddr3_addr_o[10]}]
set_property PACKAGE_PIN AG12   [get_ports {ddr3_addr_o[11]}]
set_property PACKAGE_PIN AJ13   [get_ports {ddr3_addr_o[12]}]
set_property PACKAGE_PIN AD9    [get_ports {ddr3_addr_o[13]}]
set_property PACKAGE_PIN AK13   [get_ports {ddr3_addr_o[14]}]
set_property PACKAGE_PIN AF12   [get_ports {ddr3_addr_o[15]}]
set_property PACKAGE_PIN AF10   [get_ports {ddr3_ba_o[0]}]
set_property PACKAGE_PIN AH9    [get_ports {ddr3_ba_o[1]}]
set_property PACKAGE_PIN AE13   [get_ports {ddr3_ba_o[2]}]
set_property PACKAGE_PIN AG9    [get_ports {ddr3_ras_n_o}]
set_property PACKAGE_PIN AC10   [get_ports {ddr3_cas_n_o}]
set_property PACKAGE_PIN AK10   [get_ports {ddr3_we_n_o}]
set_property PACKAGE_PIN AK14   [get_ports {ddr3_rst_n_o}]
set_property PACKAGE_PIN AC12   [get_ports {ddr3_cke_o[0]}]
set_property PACKAGE_PIN AC11   [get_ports {ddr3_cke_o[1]}]
set_property PACKAGE_PIN AE8    [get_ports {ddr3_odt_o[0]}]
set_property PACKAGE_PIN AD8    [get_ports {ddr3_odt_o[1]}]
set_property PACKAGE_PIN AE9    [get_ports {ddr3_cs_n_o[0]}]
set_property PACKAGE_PIN AK9    [get_ports {ddr3_cs_n_o[1]}]
set_property PACKAGE_PIN AA15   [get_ports {ddr3_dm_o[0]}]
set_property PACKAGE_PIN AF18   [get_ports {ddr3_dm_o[1]}]
set_property PACKAGE_PIN AF15   [get_ports {ddr3_dm_o[2]}]
set_property PACKAGE_PIN AD17   [get_ports {ddr3_dm_o[3]}]
set_property PACKAGE_PIN AG7    [get_ports {ddr3_dm_o[4]}]
set_property PACKAGE_PIN AH4    [get_ports {ddr3_dm_o[5]}]
set_property PACKAGE_PIN AE1    [get_ports {ddr3_dm_o[6]}]
set_property PACKAGE_PIN AC4    [get_ports {ddr3_dm_o[7]}]
set_property PACKAGE_PIN AD12   [get_ports {ddr3_refclk_i_p}]
set_property PACKAGE_PIN AD11   [get_ports {ddr3_refclk_i_n}]
set_property PACKAGE_PIN Y20    [get_ports {ddr3_i2c_sda}]
set_property PACKAGE_PIN AA20   [get_ports {ddr3_i2c_scl}]
set_property PACKAGE_PIN AK11   [get_ports {ddr3_event_o}]
set_property PACKAGE_PIN AC15   [get_ports {ddr3_dqs_n_io[0]}]
set_property PACKAGE_PIN AK18   [get_ports {ddr3_dqs_n_io[1]}]
set_property PACKAGE_PIN AJ16   [get_ports {ddr3_dqs_n_io[2]}]
set_property PACKAGE_PIN Y18    [get_ports {ddr3_dqs_n_io[3]}]
set_property PACKAGE_PIN AJ7    [get_ports {ddr3_dqs_n_io[4]}]
set_property PACKAGE_PIN AH1    [get_ports {ddr3_dqs_n_io[5]}]
set_property PACKAGE_PIN AG3    [get_ports {ddr3_dqs_n_io[6]}]
set_property PACKAGE_PIN AD1    [get_ports {ddr3_dqs_n_io[7]}]
set_property PACKAGE_PIN AC16   [get_ports {ddr3_dqs_p_io[0]}]
set_property PACKAGE_PIN AJ18   [get_ports {ddr3_dqs_p_io[1]}]
set_property PACKAGE_PIN AH16   [get_ports {ddr3_dqs_p_io[2]}]
set_property PACKAGE_PIN Y19    [get_ports {ddr3_dqs_p_io[3]}]
set_property PACKAGE_PIN AH7    [get_ports {ddr3_dqs_p_io[4]}]
set_property PACKAGE_PIN AG2    [get_ports {ddr3_dqs_p_io[5]}]
set_property PACKAGE_PIN AG4    [get_ports {ddr3_dqs_p_io[6]}]
set_property PACKAGE_PIN AD2    [get_ports {ddr3_dqs_p_io[7]}]
set_property PACKAGE_PIN AB9    [get_ports {ddr3_ck_p_o[0]}]
set_property PACKAGE_PIN AC9    [get_ports {ddr3_ck_n_o[0]}]
set_property PACKAGE_PIN AH14   [get_ports {ddr3_ck_p_o[1]}]
set_property PACKAGE_PIN AJ14   [get_ports {ddr3_ck_n_o[1]}]
set_property PACKAGE_PIN AC25   [get_ports {usb_peri_pwr}]
set_property PACKAGE_PIN AC22   [get_ports {uart_rst}]
set_property PACKAGE_PIN AE25   [get_ports {uart_suspend}]
set_property PACKAGE_PIN AC24   [get_ports {uart_ri}]
set_property PACKAGE_PIN AD24   [get_ports {uart_dcd}]
set_property PACKAGE_PIN AD22   [get_ports {uart_dtr}]
set_property PACKAGE_PIN AF25   [get_ports {uart_dsr}]
set_property PACKAGE_PIN AF23   [get_ports {uart_rxd}]
set_property PACKAGE_PIN AE23   [get_ports {uart_txd}]
set_property PACKAGE_PIN AG25   [get_ports {uart_rts}]
set_property PACKAGE_PIN AG24   [get_ports {uart_cts}]
set_property PACKAGE_PIN AJ22   [get_ports {fpga_user_led0}]
set_property PACKAGE_PIN AH22   [get_ports {fpga_user_led1}]
set_property PACKAGE_PIN AG22   [get_ports {fpga_user_led2}]
set_property PACKAGE_PIN AF21   [get_ports {fpga_user_led3}]
set_property PACKAGE_PIN AD21   [get_ports {fpga_user_led4}]
set_property PACKAGE_PIN AH25   [get_ports {fpga_user_led5}]
set_property PACKAGE_PIN AH24   [get_ports {fpga_user_led6}]
set_property PACKAGE_PIN AE21   [get_ports {fpga_user_led7}]
set_property PACKAGE_PIN AK25   [get_ports {fpga_user_io0}]
set_property PACKAGE_PIN AJ24   [get_ports {fpga_user_io1}]
set_property PACKAGE_PIN AK24   [get_ports {fpga_user_io2}]
set_property PACKAGE_PIN AJ23   [get_ports {fpga_user_io3}]
set_property PACKAGE_PIN AK23   [get_ports {fpga_user_io4}]
set_property PACKAGE_PIN AJ21   [get_ports {fpga_user_io5}]
set_property PACKAGE_PIN AK21   [get_ports {fpga_user_io6}]
set_property PACKAGE_PIN AK20   [get_ports {fpga_user_io7}]
set_property PACKAGE_PIN J24    [get_ports {fpga_user_sw0}]
set_property PACKAGE_PIN J23    [get_ports {fpga_user_sw1}]
set_property PACKAGE_PIN L22    [get_ports {fpga_user_sw2}]
set_property PACKAGE_PIN L23    [get_ports {fpga_user_sw3}]
set_property PACKAGE_PIN M19    [get_ports {fpga_user_pb}]
