<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_TB.BTR_FTEST</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_TB.BTR_FTEST'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_TB.BTR_FTEST')">CTU_CAN_FD_TB.BTR_FTEST</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.68</td>
<td class="s9 cl rt"><a href="mod310.html#Line" > 92.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/test/main_tb/feature_tests/btr_ftest.vhd')">/home/oille/Downloads/ctucanfd_ip_core/test/main_tb/feature_tests/btr_ftest.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_TB.BTR_FTEST'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod310.html" >CTU_CAN_FD_TB.BTR_FTEST</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>41</td><td>38</td><td>92.68</td></tr>
<tr class="s9"><td class="lf">VHDL_PROCEDURE</td><td>137</td><td>41</td><td>38</td><td>92.68</td></tr>
</table>
<pre class="code"><br clear=all>
136                             -----------------------------------------------------------------------
137        1/1                  info_m(&quot;Step 1&quot;);
138                     
139        1/1                  CAN_turn_controller(false, DUT_NODE, chn);
140        1/1                  CAN_turn_controller(false, TEST_NODE, chn);
141                     
142        1/1                  CAN_generate_random_bit_timing(bus_timing, chn);
143                             
144                             -----------------------------------------------------------------------
145                             -- Configure delay of TX -&gt; RX so that for any generated bit-rate, it
146                             -- is not too high! Otherwise, roundtrip will be too high and Node will
147                             -- not manage to receive ACK in time!
148                             -- Before sample point, whole roundtrip must be made (and 2 more clock
149                             -- cycles due to input delay!). Lets take the delay as one third of
150                             -- TSEG1. Roundtrip will take two thirds and we should be safe!
151                             -----------------------------------------------------------------------
152        1/1                  tx_delay := (((1 + bus_timing.prop_nbt + bus_timing.ph1_nbt) *
153                                            bus_timing.tq_nbt) / 3) * 10 ns;
154        1/1                  info_m(&quot;TX delay is: &quot; &amp; time'image(tx_delay));
155        1/1                  ftr_tb_set_tran_delay(tx_delay, DUT_NODE, chn);
156        1/1                  ftr_tb_set_tran_delay(tx_delay, TEST_NODE, chn);
157                     
158                             -- Pre-calculate expected number of clock cycles after all corrections!
159        1/1                  clock_per_bit := (1 + bus_timing.prop_nbt + bus_timing.ph1_nbt +
160                                               bus_timing.ph2_nbt) * bus_timing.tq_nbt;
161                     
162        1/1                  CAN_configure_timing(bus_timing, DUT_NODE, chn);
163        1/1                  CAN_configure_timing(bus_timing, TEST_NODE, chn);
164                     
165        1/1                  CAN_turn_controller(true, DUT_NODE, chn);
166        1/1                  CAN_turn_controller(true, TEST_NODE, chn);
167                     
168        1/1                  CAN_wait_bus_on(DUT_NODE, chn);
169        1/1                  CAN_wait_bus_on(TEST_NODE, chn);
170                     
171        1/1                  info_m(&quot;CAN bus nominal bit-rate:&quot;);
172        1/1                  info_m(&quot;PROP: &quot; &amp; integer'image(bus_timing.prop_nbt));
173        1/1                  info_m(&quot;PH1: &quot; &amp; integer'image(bus_timing.ph1_nbt));
174        1/1                  info_m(&quot;PH2: &quot; &amp; integer'image(bus_timing.ph2_nbt));
175        1/1                  info_m(&quot;SJW: &quot; &amp; integer'image(bus_timing.sjw_nbt));
176                     
177                             -----------------------------------------------------------------------
178                             -- @2. Wait until sample point in DUT and measure number of clock
179                             --     cycles till next sample point. Check that it corresponds to
180                             --     pre-computed value!
181                             -----------------------------------------------------------------------
182        1/1                  info_m(&quot;Step 2&quot;);
183                     
184        1/1                  CAN_wait_sample_point(DUT_NODE, chn, false);
185        1/1                  t_meas_start := now;
186        1/1                  CAN_wait_sample_point(DUT_NODE, chn, false);
187        1/1                  t_meas_stop := now;
188                     
189        1/1                  clk_agent_get_period(chn, clk_sys_period);
190                     
191        1/1                  clock_meas := ((t_meas_stop - t_meas_start) / clk_sys_period);
192                     
193        1/1                  check_m(clock_per_bit = clock_meas,
194                                 &quot; Expected clock per bit: &quot; &amp; integer'image(clock_per_bit) &amp;
195                                 &quot; Measured clock per bit: &quot; &amp; integer'image(clock_meas));
196                     
197                             -----------------------------------------------------------------------
198                             -- @3. Send frame by DUT and wait until it is sent. Read frame from
199                             --     Test node and check they are matching.
200                             -----------------------------------------------------------------------
201        1/1                  info_m(&quot;Step 3&quot;);
202                             
203                             -- Shorten length of generated frame to max 4 data bytes! The thing is
204                             -- that if generated bit rate is too low, and data field length too
205                             -- high, test run time explodes! It has no sense to test long data fields
206                             -- on any bit-rate since its functionality should not depend on it!
207        1/1                  CAN_generate_frame(CAN_frame_1);
208        1/1                  info_m(&quot;Generated frame&quot;);
209        1/1                  CAN_frame_1.frame_format := NORMAL_CAN;
210                     
211        1/1                  if (CAN_frame_1.data_length &gt; 4) then
212        <font color = "red">0/1     ==>              CAN_frame_1.data_length := 4;</font>
213        <font color = "red">0/1     ==>              decode_length(CAN_frame_1.data_length, CAN_frame_1.dlc);</font>
214        <font color = "red">0/1     ==>              decode_dlc_rx_buff(CAN_frame_1.dlc, CAN_frame_1.rwcnt);</font>
215                             end if;
216                     
217                             -- Force frame type to CAN 2.0 since we are measuring nominal bit rate!
218        1/1                  CAN_send_frame(CAN_frame_1, 1, DUT_NODE, chn, frame_sent);
219        1/1                  CAN_wait_frame_sent(TEST_NODE, chn);
220        1/1                  CAN_read_frame(CAN_frame_2, TEST_NODE, chn);
221                     
222        1/1                  CAN_compare_frames(CAN_frame_1, CAN_frame_2, false, frames_equal);
223        1/1                  check_m(frames_equal, &quot;TX/RX frame equal!&quot;);
</pre>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_CTU_CAN_FD_TB.BTR_FTEST">
    <li>
      <a href="#Line">Line</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
