{
  "module_name": "dcore0_tpc0_cfg_masks.h",
  "hash_id": "14bff4ba1d1526cb57adc4a9c0af32f5f3a1d0cfcefb91f740ae70bea5e27ecf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_cfg_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_TPC0_CFG_MASKS_H_\n#define ASIC_REG_DCORE0_TPC0_CFG_MASKS_H_\n\n \n\n \n#define DCORE0_TPC0_CFG_TPC_COUNT_V_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_COUNT_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_TPC_ID_V_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_ID_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_STALL_ON_ERR_V_SHIFT 0\n#define DCORE0_TPC0_CFG_STALL_ON_ERR_V_MASK 0x1\n\n \n#define DCORE0_TPC0_CFG_CLK_EN_LBW_CFG_DIS_SHIFT 0\n#define DCORE0_TPC0_CFG_CLK_EN_LBW_CFG_DIS_MASK 0x1\n#define DCORE0_TPC0_CFG_CLK_EN_DBG_CFG_DIS_SHIFT 4\n#define DCORE0_TPC0_CFG_CLK_EN_DBG_CFG_DIS_MASK 0x10\n\n \n#define DCORE0_TPC0_CFG_IQ_RL_EN_V_SHIFT 0\n#define DCORE0_TPC0_CFG_IQ_RL_EN_V_MASK 0x1\n\n \n#define DCORE0_TPC0_CFG_IQ_RL_SAT_V_SHIFT 0\n#define DCORE0_TPC0_CFG_IQ_RL_SAT_V_MASK 0xFF\n\n \n#define DCORE0_TPC0_CFG_IQ_RL_RST_TOKEN_V_SHIFT 0\n#define DCORE0_TPC0_CFG_IQ_RL_RST_TOKEN_V_MASK 0xFF\n\n \n#define DCORE0_TPC0_CFG_IQ_RL_TIMEOUT_V_SHIFT 0\n#define DCORE0_TPC0_CFG_IQ_RL_TIMEOUT_V_MASK 0xFF\n\n \n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_2_PHY_BASE_ADD_LO_SHIFT 0\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_2_PHY_BASE_ADD_LO_MASK 0xFFFFFF\n\n \n#define DCORE0_TPC0_CFG_IQ_LBW_CLK_EN_V_SHIFT 0\n#define DCORE0_TPC0_CFG_IQ_LBW_CLK_EN_V_MASK 0x1\n\n \n#define DCORE0_TPC0_CFG_TPC_LOCK_VALUE_VALUE_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_LOCK_VALUE_VALUE_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_TPC_LOCK_LOCK_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_LOCK_LOCK_MASK 0x1\n\n \n#define DCORE0_TPC0_CFG_CGU_SB_TSB_DISABLE_SHIFT 0\n#define DCORE0_TPC0_CFG_CGU_SB_TSB_DISABLE_MASK 0x1\n\n \n#define DCORE0_TPC0_CFG_CGU_CNT_DCACHE_DISABLE_SHIFT 0\n#define DCORE0_TPC0_CFG_CGU_CNT_DCACHE_DISABLE_MASK 0x1\n#define DCORE0_TPC0_CFG_CGU_CNT_WQ_DISABLE_SHIFT 1\n#define DCORE0_TPC0_CFG_CGU_CNT_WQ_DISABLE_MASK 0x2\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_0_DISABLE_SHIFT 2\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_0_DISABLE_MASK 0x4\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_1_DISABLE_SHIFT 3\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_1_DISABLE_MASK 0x8\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_2_DISABLE_SHIFT 4\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_2_DISABLE_MASK 0x10\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_3_DISABLE_SHIFT 5\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_3_DISABLE_MASK 0x20\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_4_DISABLE_SHIFT 6\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_4_DISABLE_MASK 0x40\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_0_DISABLE_SHIFT 7\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_0_DISABLE_MASK 0x80\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_1_DISABLE_SHIFT 8\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_1_DISABLE_MASK 0x100\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_2_DISABLE_SHIFT 9\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_2_DISABLE_MASK 0x200\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_3_DISABLE_SHIFT 10\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_3_DISABLE_MASK 0x400\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_4_DISABLE_SHIFT 11\n#define DCORE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_4_DISABLE_MASK 0x800\n#define DCORE0_TPC0_CFG_CGU_CNT_MSAC_DISABLE_SHIFT 12\n#define DCORE0_TPC0_CFG_CGU_CNT_MSAC_DISABLE_MASK 0x1000\n#define DCORE0_TPC0_CFG_CGU_CNT_CONV_DISABLE_SHIFT 13\n#define DCORE0_TPC0_CFG_CGU_CNT_CONV_DISABLE_MASK 0x2000\n#define DCORE0_TPC0_CFG_CGU_CNT_NEARBYINT_DISABLE_SHIFT 14\n#define DCORE0_TPC0_CFG_CGU_CNT_NEARBYINT_DISABLE_MASK 0x4000\n#define DCORE0_TPC0_CFG_CGU_CNT_CMP_DISABLE_SHIFT 15\n#define DCORE0_TPC0_CFG_CGU_CNT_CMP_DISABLE_MASK 0x8000\n#define DCORE0_TPC0_CFG_CGU_CNT_FP_MAC_DISABLE_SHIFT 16\n#define DCORE0_TPC0_CFG_CGU_CNT_FP_MAC_DISABLE_MASK 0x10000\n#define DCORE0_TPC0_CFG_CGU_CNT_SOPS_SRC_A_D2_DISABLE_SHIFT 17\n#define DCORE0_TPC0_CFG_CGU_CNT_SOPS_SRC_A_D2_DISABLE_MASK 0x20000\n#define DCORE0_TPC0_CFG_CGU_CNT_SOPS_SRC_B_D2_DISABLE_SHIFT 18\n#define DCORE0_TPC0_CFG_CGU_CNT_SOPS_SRC_B_D2_DISABLE_MASK 0x40000\n#define DCORE0_TPC0_CFG_CGU_CNT_SOPS_SRC_E_D2_DISABLE_SHIFT 19\n#define DCORE0_TPC0_CFG_CGU_CNT_SOPS_SRC_E_D2_DISABLE_MASK 0x80000\n#define DCORE0_TPC0_CFG_CGU_CNT_SOPS_FMA_SRC_C_E1_DISABLE_SHIFT 20\n#define DCORE0_TPC0_CFG_CGU_CNT_SOPS_FMA_SRC_C_E1_DISABLE_MASK 0x100000\n#define DCORE0_TPC0_CFG_CGU_CNT_LD_SOPS_SRC_A_D2_DISABLE_SHIFT 21\n#define DCORE0_TPC0_CFG_CGU_CNT_LD_SOPS_SRC_A_D2_DISABLE_MASK 0x200000\n#define DCORE0_TPC0_CFG_CGU_CNT_ST_SOPS_SRC_A_D2_DISABLE_SHIFT 22\n#define DCORE0_TPC0_CFG_CGU_CNT_ST_SOPS_SRC_A_D2_DISABLE_MASK 0x400000\n#define DCORE0_TPC0_CFG_CGU_CNT_FP_ADDSUB_DISABLE_SHIFT 23\n#define DCORE0_TPC0_CFG_CGU_CNT_FP_ADDSUB_DISABLE_MASK 0x800000\n\n \n#define DCORE0_TPC0_CFG_CGU_CPE_NEARBYINT_DISABLE_SHIFT 0\n#define DCORE0_TPC0_CFG_CGU_CPE_NEARBYINT_DISABLE_MASK 0x1\n#define DCORE0_TPC0_CFG_CGU_CPE_SOPS_SRC_A_DISABLE_SHIFT 1\n#define DCORE0_TPC0_CFG_CGU_CPE_SOPS_SRC_A_DISABLE_MASK 0x2\n#define DCORE0_TPC0_CFG_CGU_CPE_SOPS_SRC_B_DISABLE_SHIFT 2\n#define DCORE0_TPC0_CFG_CGU_CPE_SOPS_SRC_B_DISABLE_MASK 0x4\n#define DCORE0_TPC0_CFG_CGU_CPE_SOPS_SRC_E_DISABLE_SHIFT 3\n#define DCORE0_TPC0_CFG_CGU_CPE_SOPS_SRC_E_DISABLE_MASK 0x8\n#define DCORE0_TPC0_CFG_CGU_CPE_SOPS_SRC_D_DISABLE_SHIFT 4\n#define DCORE0_TPC0_CFG_CGU_CPE_SOPS_SRC_D_DISABLE_MASK 0x10\n#define DCORE0_TPC0_CFG_CGU_CPE_SOPS_SRC_C_DISABLE_SHIFT 5\n#define DCORE0_TPC0_CFG_CGU_CPE_SOPS_SRC_C_DISABLE_MASK 0x20\n#define DCORE0_TPC0_CFG_CGU_CPE_LD_SOPS_SRC_A_DISABLE_SHIFT 6\n#define DCORE0_TPC0_CFG_CGU_CPE_LD_SOPS_SRC_A_DISABLE_MASK 0x40\n#define DCORE0_TPC0_CFG_CGU_CPE_MSAC_DISABLE_SHIFT 7\n#define DCORE0_TPC0_CFG_CGU_CPE_MSAC_DISABLE_MASK 0x80\n#define DCORE0_TPC0_CFG_CGU_CPE_ADDSUB_DISABLE_SHIFT 8\n#define DCORE0_TPC0_CFG_CGU_CPE_ADDSUB_DISABLE_MASK 0x100\n#define DCORE0_TPC0_CFG_CGU_CPE_SHIFT_DISABLE_SHIFT 9\n#define DCORE0_TPC0_CFG_CGU_CPE_SHIFT_DISABLE_MASK 0x200\n#define DCORE0_TPC0_CFG_CGU_CPE_GLE_DISABLE_SHIFT 10\n#define DCORE0_TPC0_CFG_CGU_CPE_GLE_DISABLE_MASK 0x400\n#define DCORE0_TPC0_CFG_CGU_CPE_CMP_DISABLE_SHIFT 11\n#define DCORE0_TPC0_CFG_CGU_CPE_CMP_DISABLE_MASK 0x800\n#define DCORE0_TPC0_CFG_CGU_CPE_CONV_DISABLE_SHIFT 12\n#define DCORE0_TPC0_CFG_CGU_CPE_CONV_DISABLE_MASK 0x1000\n#define DCORE0_TPC0_CFG_CGU_CPE_SB_DISABLE_SHIFT 13\n#define DCORE0_TPC0_CFG_CGU_CPE_SB_DISABLE_MASK 0x2000\n#define DCORE0_TPC0_CFG_CGU_CPE_TBUF_DISABLE_SHIFT 14\n#define DCORE0_TPC0_CFG_CGU_CPE_TBUF_DISABLE_MASK 0x4000\n#define DCORE0_TPC0_CFG_CGU_CPE_ST_G_DISABLE_SHIFT 15\n#define DCORE0_TPC0_CFG_CGU_CPE_ST_G_DISABLE_MASK 0x8000\n#define DCORE0_TPC0_CFG_CGU_CPE_FP_MAC_0_DISABLE_SHIFT 16\n#define DCORE0_TPC0_CFG_CGU_CPE_FP_MAC_0_DISABLE_MASK 0x10000\n#define DCORE0_TPC0_CFG_CGU_CPE_FP_MAC_1_DISABLE_SHIFT 17\n#define DCORE0_TPC0_CFG_CGU_CPE_FP_MAC_1_DISABLE_MASK 0x20000\n#define DCORE0_TPC0_CFG_CGU_CPE_FP_ADDSUB_DISABLE_SHIFT 18\n#define DCORE0_TPC0_CFG_CGU_CPE_FP_ADDSUB_DISABLE_MASK 0x40000\n#define DCORE0_TPC0_CFG_CGU_CPE_ST_SOPS_SRC_C_DISABLE_SHIFT 19\n#define DCORE0_TPC0_CFG_CGU_CPE_ST_SOPS_SRC_C_DISABLE_MASK 0x80000\n\n \n#define DCORE0_TPC0_CFG_FP16_FTZ_IN_MODE_SHIFT 0\n#define DCORE0_TPC0_CFG_FP16_FTZ_IN_MODE_MASK 0x1\n\n \n#define DCORE0_TPC0_CFG_DCACHE_CFG_G_PREF_DIS_SHIFT 0\n#define DCORE0_TPC0_CFG_DCACHE_CFG_G_PREF_DIS_MASK 0x1\n#define DCORE0_TPC0_CFG_DCACHE_CFG_G_PREF_VLD_CLR_SHIFT 1\n#define DCORE0_TPC0_CFG_DCACHE_CFG_G_PREF_VLD_CLR_MASK 0x2\n#define DCORE0_TPC0_CFG_DCACHE_CFG_HALT_FLUSH_SHIFT 2\n#define DCORE0_TPC0_CFG_DCACHE_CFG_HALT_FLUSH_MASK 0x4\n#define DCORE0_TPC0_CFG_DCACHE_CFG_DEALIGN_DIS_SHIFT 3\n#define DCORE0_TPC0_CFG_DCACHE_CFG_DEALIGN_DIS_MASK 0x8\n\n \n#define DCORE0_TPC0_CFG_E2E_CRDT_TOP_FORCE_EN_SHIFT 0\n#define DCORE0_TPC0_CFG_E2E_CRDT_TOP_FORCE_EN_MASK 0x1\n#define DCORE0_TPC0_CFG_E2E_CRDT_TOP_Y_X_FORCE_SHIFT 4\n#define DCORE0_TPC0_CFG_E2E_CRDT_TOP_Y_X_FORCE_MASK 0x1FF0\n\n \n#define DCORE0_TPC0_CFG_TPC_DCACHE_L0CD_VAL_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_DCACHE_L0CD_VAL_MASK 0x1\n\n \n#define DCORE0_TPC0_CFG_TPC_SB_L0CD_VAL_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_SB_L0CD_VAL_MASK 0x1\n\n \n#define DCORE0_TPC0_CFG_CONV_ROUND_CSR_MODE_SHIFT 0\n#define DCORE0_TPC0_CFG_CONV_ROUND_CSR_MODE_MASK 0x7\n\n \n#define DCORE0_TPC0_CFG_TSB_OCCUPANCY_V_SHIFT 0\n#define DCORE0_TPC0_CFG_TSB_OCCUPANCY_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_ARB_QNT_HBW_WEIGHT_AR_SHIFT 0\n#define DCORE0_TPC0_CFG_ARB_QNT_HBW_WEIGHT_AR_MASK 0xFFF\n#define DCORE0_TPC0_CFG_ARB_QNT_HBW_WEIGHT_AW_SHIFT 12\n#define DCORE0_TPC0_CFG_ARB_QNT_HBW_WEIGHT_AW_MASK 0xFF000\n\n \n#define DCORE0_TPC0_CFG_ARB_QNT_LBW_WEIGHT_AW_SHIFT 0\n#define DCORE0_TPC0_CFG_ARB_QNT_LBW_WEIGHT_AW_MASK 0xFF\n#define DCORE0_TPC0_CFG_ARB_QNT_LBW_WEIGHT_AR_SHIFT 8\n#define DCORE0_TPC0_CFG_ARB_QNT_LBW_WEIGHT_AR_MASK 0xFF00\n\n \n#define DCORE0_TPC0_CFG_ARB_CNT_HBW_WEIGHT_AR_SHIFT 0\n#define DCORE0_TPC0_CFG_ARB_CNT_HBW_WEIGHT_AR_MASK 0xFFF\n#define DCORE0_TPC0_CFG_ARB_CNT_HBW_WEIGHT_AW_SHIFT 12\n#define DCORE0_TPC0_CFG_ARB_CNT_HBW_WEIGHT_AW_MASK 0xFFF000\n\n \n#define DCORE0_TPC0_CFG_ARB_CNT_LBW_WEIGHT_AR_SHIFT 0\n#define DCORE0_TPC0_CFG_ARB_CNT_LBW_WEIGHT_AR_MASK 0xFF\n#define DCORE0_TPC0_CFG_ARB_CNT_LBW_WEIGHT_AW_SHIFT 8\n#define DCORE0_TPC0_CFG_ARB_CNT_LBW_WEIGHT_AW_MASK 0xFFF00\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC32_BASE2_ADDR_LO_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC32_BASE2_ADDR_LO_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC32_BASE2_ADDR_HI_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC32_BASE2_ADDR_HI_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC64_BASE2_ADDR_LO_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC64_BASE2_ADDR_LO_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC64_BASE2_ADDR_HI_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC64_BASE2_ADDR_HI_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC128_BASE2_ADDR_LO_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC128_BASE2_ADDR_LO_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC128_BASE2_ADDR_HI_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC128_BASE2_ADDR_HI_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC256_BASE2_ADDR_LO_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC256_BASE2_ADDR_LO_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC256_BASE2_ADDR_HI_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC256_BASE2_ADDR_HI_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_SPE_LFSR_POLYNOM_V_SHIFT 0\n#define DCORE0_TPC0_CFG_SPE_LFSR_POLYNOM_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_GLBL_EN_SHIFT 0\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_GLBL_EN_MASK 0x1\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_GLBL_DEFAULT_MEMORY_TYPE_SHIFT 4\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_GLBL_DEFAULT_MEMORY_TYPE_MASK 0x10\n\n \n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_VALID_SHIFT 0\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_VALID_MASK 0x1\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_MEMORY_TYPE_SHIFT 4\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_MEMORY_TYPE_MASK 0x10\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_PHY_BASE_ADD_SHIFT 8\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_PHY_BASE_ADD_MASK 0xFFFF00\n\n \n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_LO_V_SHIFT 0\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_LO_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_HI_V_SHIFT 0\n#define DCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_HI_V_MASK 0xFF\n\n \n#define DCORE0_TPC0_CFG_FP8_143_BIAS_BIAS_143_SHIFT 0\n#define DCORE0_TPC0_CFG_FP8_143_BIAS_BIAS_143_MASK 0xF\n\n \n#define DCORE0_TPC0_CFG_ROUND_CSR_MODE_SHIFT 0\n#define DCORE0_TPC0_CFG_ROUND_CSR_MODE_MASK 0x7\n\n \n#define DCORE0_TPC0_CFG_HB_PROT_AWPROT_SHIFT 0\n#define DCORE0_TPC0_CFG_HB_PROT_AWPROT_MASK 0x7\n#define DCORE0_TPC0_CFG_HB_PROT_ARPROT_SHIFT 3\n#define DCORE0_TPC0_CFG_HB_PROT_ARPROT_MASK 0x38\n\n \n#define DCORE0_TPC0_CFG_LB_PROT_AWPROT_SHIFT 0\n#define DCORE0_TPC0_CFG_LB_PROT_AWPROT_MASK 0x7\n#define DCORE0_TPC0_CFG_LB_PROT_ARPROT_SHIFT 3\n#define DCORE0_TPC0_CFG_LB_PROT_ARPROT_MASK 0x38\n\n \n#define DCORE0_TPC0_CFG_SEMAPHORE_V_SHIFT 0\n#define DCORE0_TPC0_CFG_SEMAPHORE_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_VFLAGS_V_SHIFT 0\n#define DCORE0_TPC0_CFG_VFLAGS_V_MASK 0x7F\n\n \n#define DCORE0_TPC0_CFG_SFLAGS_V_SHIFT 0\n#define DCORE0_TPC0_CFG_SFLAGS_V_MASK 0x7F\n\n \n#define DCORE0_TPC0_CFG_LFSR_POLYNOM_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LFSR_POLYNOM_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT 1\n#define DCORE0_TPC0_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK 0x2\n#define DCORE0_TPC0_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT 2\n#define DCORE0_TPC0_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK 0x4\n#define DCORE0_TPC0_CFG_STATUS_IQ_EMPTY_SHIFT 3\n#define DCORE0_TPC0_CFG_STATUS_IQ_EMPTY_MASK 0x8\n#define DCORE0_TPC0_CFG_STATUS_SB_EMPTY_SHIFT 5\n#define DCORE0_TPC0_CFG_STATUS_SB_EMPTY_MASK 0x20\n#define DCORE0_TPC0_CFG_STATUS_QM_IDLE_SHIFT 6\n#define DCORE0_TPC0_CFG_STATUS_QM_IDLE_MASK 0x40\n#define DCORE0_TPC0_CFG_STATUS_QM_RDY_SHIFT 7\n#define DCORE0_TPC0_CFG_STATUS_QM_RDY_MASK 0x80\n\n \n#define DCORE0_TPC0_CFG_CFG_BASE_ADDRESS_HIGH_V_SHIFT 0\n#define DCORE0_TPC0_CFG_CFG_BASE_ADDRESS_HIGH_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_CFG_SUBTRACT_VALUE_V_SHIFT 0\n#define DCORE0_TPC0_CFG_CFG_SUBTRACT_VALUE_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_SM_BASE_ADDRESS_HIGH_V_SHIFT 0\n#define DCORE0_TPC0_CFG_SM_BASE_ADDRESS_HIGH_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_TPC_CMD_ICACHE_INVALIDATE_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_CMD_ICACHE_INVALIDATE_MASK 0x1\n#define DCORE0_TPC0_CFG_TPC_CMD_DCACHE_INVALIDATE_SHIFT 1\n#define DCORE0_TPC0_CFG_TPC_CMD_DCACHE_INVALIDATE_MASK 0x2\n#define DCORE0_TPC0_CFG_TPC_CMD_LCACHE_INVALIDATE_SHIFT 2\n#define DCORE0_TPC0_CFG_TPC_CMD_LCACHE_INVALIDATE_MASK 0x4\n#define DCORE0_TPC0_CFG_TPC_CMD_TCACHE_INVALIDATE_SHIFT 3\n#define DCORE0_TPC0_CFG_TPC_CMD_TCACHE_INVALIDATE_MASK 0x8\n#define DCORE0_TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT 4\n#define DCORE0_TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_MASK 0x10\n#define DCORE0_TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT 5\n#define DCORE0_TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_MASK 0x20\n#define DCORE0_TPC0_CFG_TPC_CMD_QMAN_STOP_SHIFT 6\n#define DCORE0_TPC0_CFG_TPC_CMD_QMAN_STOP_MASK 0x40\n\n \n#define DCORE0_TPC0_CFG_TPC_EXECUTE_V_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_EXECUTE_V_MASK 0x1\n\n \n#define DCORE0_TPC0_CFG_TPC_STALL_V_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_STALL_V_MASK 0x1\n\n \n#define DCORE0_TPC0_CFG_ICACHE_BASE_ADDERESS_LOW_V_SHIFT 0\n#define DCORE0_TPC0_CFG_ICACHE_BASE_ADDERESS_LOW_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH_V_SHIFT 0\n#define DCORE0_TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_RD_RATE_LIMIT_ENABLE_SHIFT 0\n#define DCORE0_TPC0_CFG_RD_RATE_LIMIT_ENABLE_MASK 0x1\n#define DCORE0_TPC0_CFG_RD_RATE_LIMIT_SATURATION_SHIFT 1\n#define DCORE0_TPC0_CFG_RD_RATE_LIMIT_SATURATION_MASK 0x1FE\n#define DCORE0_TPC0_CFG_RD_RATE_LIMIT_TIMEOUT_SHIFT 9\n#define DCORE0_TPC0_CFG_RD_RATE_LIMIT_TIMEOUT_MASK 0x1FE00\n\n \n#define DCORE0_TPC0_CFG_WR_RATE_LIMIT_ENABLE_SHIFT 0\n#define DCORE0_TPC0_CFG_WR_RATE_LIMIT_ENABLE_MASK 0x1\n#define DCORE0_TPC0_CFG_WR_RATE_LIMIT_SATURATION_SHIFT 1\n#define DCORE0_TPC0_CFG_WR_RATE_LIMIT_SATURATION_MASK 0x1FE\n#define DCORE0_TPC0_CFG_WR_RATE_LIMIT_TIMEOUT_SHIFT 9\n#define DCORE0_TPC0_CFG_WR_RATE_LIMIT_TIMEOUT_MASK 0x1FE00\n\n \n#define DCORE0_TPC0_CFG_MSS_CONFIG_AWCACHE_SHIFT 0\n#define DCORE0_TPC0_CFG_MSS_CONFIG_AWCACHE_MASK 0xF\n#define DCORE0_TPC0_CFG_MSS_CONFIG_ARCACHE_SHIFT 4\n#define DCORE0_TPC0_CFG_MSS_CONFIG_ARCACHE_MASK 0xF0\n#define DCORE0_TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT 8\n#define DCORE0_TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK 0x300\n#define DCORE0_TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT 10\n#define DCORE0_TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK 0x400\n#define DCORE0_TPC0_CFG_MSS_CONFIG_DCACHE_PREFETCH_DIS_SHIFT 11\n#define DCORE0_TPC0_CFG_MSS_CONFIG_DCACHE_PREFETCH_DIS_MASK 0x800\n\n \n#define DCORE0_TPC0_CFG_TPC_INTR_CAUSE_CAUSE_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_INTR_CAUSE_CAUSE_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_TPC_INTR_MASK_MASK_SHIFT 0\n#define DCORE0_TPC0_CFG_TPC_INTR_MASK_MASK_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_WQ_CREDITS_ST_G_SHIFT 0\n#define DCORE0_TPC0_CFG_WQ_CREDITS_ST_G_MASK 0xF\n#define DCORE0_TPC0_CFG_WQ_CREDITS_KERNEL_FIFO_SHIFT 4\n#define DCORE0_TPC0_CFG_WQ_CREDITS_KERNEL_FIFO_MASK 0x70\n\n \n#define DCORE0_TPC0_CFG_OPCODE_EXEC_SPU_OP_SHIFT 0\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_SPU_OP_MASK 0x7F\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_SPU_EN_SHIFT 7\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_SPU_EN_MASK 0x80\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_VPU_OP_SHIFT 8\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_VPU_OP_MASK 0x7F00\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_VPU_EN_SHIFT 15\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_VPU_EN_MASK 0x8000\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_LD_OP_SHIFT 16\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_LD_OP_MASK 0x7F0000\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_LD_EN_SHIFT 23\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_LD_EN_MASK 0x800000\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_ST_OP_SHIFT 24\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_ST_OP_MASK 0x7F000000\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_ST_EN_SHIFT 31\n#define DCORE0_TPC0_CFG_OPCODE_EXEC_ST_EN_MASK 0x80000000\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC32_BASE_ADDR_LO_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC32_BASE_ADDR_LO_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC32_BASE_ADDR_HI_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC32_BASE_ADDR_HI_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC64_BASE_ADDR_LO_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC64_BASE_ADDR_LO_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC64_BASE_ADDR_HI_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC64_BASE_ADDR_HI_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC128_BASE_ADDR_LO_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC128_BASE_ADDR_LO_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC128_BASE_ADDR_HI_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC128_BASE_ADDR_HI_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC256_BASE_ADDR_LO_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC256_BASE_ADDR_LO_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_LUT_FUNC256_BASE_ADDR_HI_V_SHIFT 0\n#define DCORE0_TPC0_CFG_LUT_FUNC256_BASE_ADDR_HI_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_TSB_CFG_MAX_SIZE_DATA_SHIFT 0\n#define DCORE0_TPC0_CFG_TSB_CFG_MAX_SIZE_DATA_MASK 0xFFFF\n#define DCORE0_TPC0_CFG_TSB_CFG_MAX_SIZE_MD_SHIFT 16\n#define DCORE0_TPC0_CFG_TSB_CFG_MAX_SIZE_MD_MASK 0xFFFF0000\n\n \n#define DCORE0_TPC0_CFG_TSB_CFG_CACHE_DISABLE_SHIFT 0\n#define DCORE0_TPC0_CFG_TSB_CFG_CACHE_DISABLE_MASK 0x1\n#define DCORE0_TPC0_CFG_TSB_CFG_MAX_OS_SHIFT 1\n#define DCORE0_TPC0_CFG_TSB_CFG_MAX_OS_MASK 0x1FFFE\n#define DCORE0_TPC0_CFG_TSB_CFG_ENABLE_CGATE_SHIFT 17\n#define DCORE0_TPC0_CFG_TSB_CFG_ENABLE_CGATE_MASK 0x20000\n\n \n#define DCORE0_TPC0_CFG_TSB_INFLIGHT_CNTR_V_SHIFT 0\n#define DCORE0_TPC0_CFG_TSB_INFLIGHT_CNTR_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_WQ_INFLIGHT_CNTR_HBW_SHIFT 0\n#define DCORE0_TPC0_CFG_WQ_INFLIGHT_CNTR_HBW_MASK 0xFFFF\n#define DCORE0_TPC0_CFG_WQ_INFLIGHT_CNTR_LBW_SHIFT 16\n#define DCORE0_TPC0_CFG_WQ_INFLIGHT_CNTR_LBW_MASK 0x1FF0000\n\n \n#define DCORE0_TPC0_CFG_WQ_LBW_TOTAL_CNTR_V_SHIFT 0\n#define DCORE0_TPC0_CFG_WQ_LBW_TOTAL_CNTR_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_WQ_HBW_TOTAL_CNTR_V_SHIFT 0\n#define DCORE0_TPC0_CFG_WQ_HBW_TOTAL_CNTR_V_MASK 0xFFFFFFFF\n\n \n#define DCORE0_TPC0_CFG_IRQ_OCCOUPY_CNTR_V_SHIFT 0\n#define DCORE0_TPC0_CFG_IRQ_OCCOUPY_CNTR_V_MASK 0xFFFFFFFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}