
optiboot_attiny48.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00000fda  000002ee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000025a  00000d80  00000d80  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  00001ffe  00001ffe  000002ee  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .stab         000009cc  00000000  00000000  000002f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000372  00000000  00000000  00000cbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000012  00000000  00000000  0000102e  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00000d80 <pre_main>:
/* everything that needs to run VERY early */
void pre_main(void) {
  // Allow convenient way of calling do_spm function - jump table, so
  //   entry to this function will always be here, independent of
  //   compilation, features etc
  asm volatile (
 d80:	01 c0       	rjmp	.+2      	; 0xd84 <main>
 d82:	22 c1       	rjmp	.+580    	; 0xfc8 <do_spm>

00000d84 <main>:
 d84:	11 24       	eor	r1, r1
 d86:	84 b7       	in	r24, 0x34	; 52
 d88:	88 23       	and	r24, r24
 d8a:	71 f0       	breq	.+28     	; 0xda8 <main+0x24>
 d8c:	98 2f       	mov	r25, r24
 d8e:	9a 70       	andi	r25, 0x0A	; 10
 d90:	92 30       	cpi	r25, 0x02	; 2
 d92:	51 f0       	breq	.+20     	; 0xda8 <main+0x24>
 d94:	81 ff       	sbrs	r24, 1
 d96:	02 c0       	rjmp	.+4      	; 0xd9c <main+0x18>
 d98:	97 ef       	ldi	r25, 0xF7	; 247
 d9a:	94 bf       	out	0x34, r25	; 52
 d9c:	28 2e       	mov	r2, r24
 d9e:	80 e0       	ldi	r24, 0x00	; 0
 da0:	fe d0       	rcall	.+508    	; 0xf9e <watchdogConfig>
 da2:	e1 e1       	ldi	r30, 0x11	; 17
 da4:	ff 27       	eor	r31, r31
 da6:	09 94       	ijmp
 da8:	85 e0       	ldi	r24, 0x05	; 5
 daa:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__EEPROM_REGION_LENGTH__+0x7f0081>
 dae:	8e e0       	ldi	r24, 0x0E	; 14
 db0:	f6 d0       	rcall	.+492    	; 0xf9e <watchdogConfig>
 db2:	25 9a       	sbi	0x04, 5	; 4
 db4:	56 9a       	sbi	0x0a, 6	; 10
 db6:	86 e0       	ldi	r24, 0x06	; 6
 db8:	2c e0       	ldi	r18, 0x0C	; 12
 dba:	3f ef       	ldi	r19, 0xFF	; 255
 dbc:	91 e0       	ldi	r25, 0x01	; 1
 dbe:	30 93 85 00 	sts	0x0085, r19	; 0x800085 <__EEPROM_REGION_LENGTH__+0x7f0085>
 dc2:	20 93 84 00 	sts	0x0084, r18	; 0x800084 <__EEPROM_REGION_LENGTH__+0x7f0084>
 dc6:	96 bb       	out	0x16, r25	; 22
 dc8:	b0 9b       	sbis	0x16, 0	; 22
 dca:	fe cf       	rjmp	.-4      	; 0xdc8 <main+0x44>
 dcc:	1d 9a       	sbi	0x03, 5	; 3
 dce:	a8 95       	wdr
 dd0:	81 50       	subi	r24, 0x01	; 1
 dd2:	a9 f7       	brne	.-22     	; 0xdbe <main+0x3a>
 dd4:	93 e0       	ldi	r25, 0x03	; 3
 dd6:	d9 2e       	mov	r13, r25
 dd8:	cc 24       	eor	r12, r12
 dda:	c3 94       	inc	r12
 ddc:	25 e0       	ldi	r18, 0x05	; 5
 dde:	92 2e       	mov	r9, r18
 de0:	3f eb       	ldi	r19, 0xBF	; 191
 de2:	e3 2e       	mov	r14, r19
 de4:	36 e0       	ldi	r19, 0x06	; 6
 de6:	f3 2e       	mov	r15, r19
 de8:	8f 2d       	mov	r24, r15
 dea:	80 6c       	ori	r24, 0xC0	; 192
 dec:	88 2e       	mov	r8, r24
 dee:	c3 d0       	rcall	.+390    	; 0xf76 <getch>
 df0:	81 34       	cpi	r24, 0x41	; 65
 df2:	71 f4       	brne	.+28     	; 0xe10 <main+0x8c>
 df4:	c0 d0       	rcall	.+384    	; 0xf76 <getch>
 df6:	18 2f       	mov	r17, r24
 df8:	d8 d0       	rcall	.+432    	; 0xfaa <verifySpace>
 dfa:	82 e0       	ldi	r24, 0x02	; 2
 dfc:	12 38       	cpi	r17, 0x82	; 130
 dfe:	21 f0       	breq	.+8      	; 0xe08 <main+0x84>
 e00:	88 e0       	ldi	r24, 0x08	; 8
 e02:	11 38       	cpi	r17, 0x81	; 129
 e04:	09 f0       	breq	.+2      	; 0xe08 <main+0x84>
 e06:	83 e0       	ldi	r24, 0x03	; 3
 e08:	a7 d0       	rcall	.+334    	; 0xf58 <putch>
 e0a:	80 e1       	ldi	r24, 0x10	; 16
 e0c:	a5 d0       	rcall	.+330    	; 0xf58 <putch>
 e0e:	ef cf       	rjmp	.-34     	; 0xdee <main+0x6a>
 e10:	82 34       	cpi	r24, 0x42	; 66
 e12:	19 f4       	brne	.+6      	; 0xe1a <main+0x96>
 e14:	84 e1       	ldi	r24, 0x14	; 20
 e16:	d1 d0       	rcall	.+418    	; 0xfba <getNch>
 e18:	f8 cf       	rjmp	.-16     	; 0xe0a <main+0x86>
 e1a:	85 34       	cpi	r24, 0x45	; 69
 e1c:	11 f4       	brne	.+4      	; 0xe22 <main+0x9e>
 e1e:	85 e0       	ldi	r24, 0x05	; 5
 e20:	fa cf       	rjmp	.-12     	; 0xe16 <main+0x92>
 e22:	85 35       	cpi	r24, 0x55	; 85
 e24:	41 f4       	brne	.+16     	; 0xe36 <main+0xb2>
 e26:	a7 d0       	rcall	.+334    	; 0xf76 <getch>
 e28:	c8 2f       	mov	r28, r24
 e2a:	a5 d0       	rcall	.+330    	; 0xf76 <getch>
 e2c:	d8 2f       	mov	r29, r24
 e2e:	cc 0f       	add	r28, r28
 e30:	dd 1f       	adc	r29, r29
 e32:	bb d0       	rcall	.+374    	; 0xfaa <verifySpace>
 e34:	ea cf       	rjmp	.-44     	; 0xe0a <main+0x86>
 e36:	86 35       	cpi	r24, 0x56	; 86
 e38:	21 f4       	brne	.+8      	; 0xe42 <main+0xbe>
 e3a:	84 e0       	ldi	r24, 0x04	; 4
 e3c:	be d0       	rcall	.+380    	; 0xfba <getNch>
 e3e:	80 e0       	ldi	r24, 0x00	; 0
 e40:	e3 cf       	rjmp	.-58     	; 0xe08 <main+0x84>
 e42:	84 36       	cpi	r24, 0x64	; 100
 e44:	09 f0       	breq	.+2      	; 0xe48 <main+0xc4>
 e46:	50 c0       	rjmp	.+160    	; 0xee8 <main+0x164>
 e48:	96 d0       	rcall	.+300    	; 0xf76 <getch>
 e4a:	95 d0       	rcall	.+298    	; 0xf76 <getch>
 e4c:	78 2e       	mov	r7, r24
 e4e:	93 d0       	rcall	.+294    	; 0xf76 <getch>
 e50:	68 2e       	mov	r6, r24
 e52:	00 e0       	ldi	r16, 0x00	; 0
 e54:	11 e0       	ldi	r17, 0x01	; 1
 e56:	58 01       	movw	r10, r16
 e58:	0f 5f       	subi	r16, 0xFF	; 255
 e5a:	1f 4f       	sbci	r17, 0xFF	; 255
 e5c:	8c d0       	rcall	.+280    	; 0xf76 <getch>
 e5e:	f5 01       	movw	r30, r10
 e60:	80 83       	st	Z, r24
 e62:	70 12       	cpse	r7, r16
 e64:	f8 cf       	rjmp	.-16     	; 0xe56 <main+0xd2>
 e66:	a1 d0       	rcall	.+322    	; 0xfaa <verifySpace>
 e68:	20 97       	sbiw	r28, 0x00	; 0
 e6a:	f9 f4       	brne	.+62     	; 0xeaa <main+0x126>
 e6c:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <_edata>
 e70:	90 93 84 01 	sts	0x0184, r25	; 0x800184 <_edata+0x84>
 e74:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <_edata+0x1>
 e78:	80 93 85 01 	sts	0x0185, r24	; 0x800185 <_edata+0x85>
 e7c:	e0 92 00 01 	sts	0x0100, r14	; 0x800100 <_edata>
 e80:	80 92 01 01 	sts	0x0101, r8	; 0x800101 <_edata+0x1>
 e84:	40 91 22 01 	lds	r20, 0x0122	; 0x800122 <_edata+0x22>
 e88:	40 93 86 01 	sts	0x0186, r20	; 0x800186 <_edata+0x86>
 e8c:	40 91 23 01 	lds	r20, 0x0123	; 0x800123 <_edata+0x23>
 e90:	40 93 87 01 	sts	0x0187, r20	; 0x800187 <_edata+0x87>
 e94:	29 2f       	mov	r18, r25
 e96:	38 2f       	mov	r19, r24
 e98:	21 51       	subi	r18, 0x11	; 17
 e9a:	31 09       	sbc	r19, r1
 e9c:	20 93 22 01 	sts	0x0122, r18	; 0x800122 <_edata+0x22>
 ea0:	83 2f       	mov	r24, r19
 ea2:	8f 70       	andi	r24, 0x0F	; 15
 ea4:	80 6c       	ori	r24, 0xC0	; 192
 ea6:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <_edata+0x23>
 eaa:	f5 e4       	ldi	r31, 0x45	; 69
 eac:	6f 12       	cpse	r6, r31
 eae:	01 c0       	rjmp	.+2      	; 0xeb2 <main+0x12e>
 eb0:	ff cf       	rjmp	.-2      	; 0xeb0 <main+0x12c>
 eb2:	fe 01       	movw	r30, r28
 eb4:	d7 be       	out	0x37, r13	; 55
 eb6:	e8 95       	spm
 eb8:	07 b6       	in	r0, 0x37	; 55
 eba:	00 fc       	sbrc	r0, 0
 ebc:	fd cf       	rjmp	.-6      	; 0xeb8 <main+0x134>
 ebe:	fe 01       	movw	r30, r28
 ec0:	80 e0       	ldi	r24, 0x00	; 0
 ec2:	91 e0       	ldi	r25, 0x01	; 1
 ec4:	dc 01       	movw	r26, r24
 ec6:	02 96       	adiw	r24, 0x02	; 2
 ec8:	2d 91       	ld	r18, X+
 eca:	3c 91       	ld	r19, X
 ecc:	09 01       	movw	r0, r18
 ece:	c7 be       	out	0x37, r12	; 55
 ed0:	e8 95       	spm
 ed2:	11 24       	eor	r1, r1
 ed4:	32 96       	adiw	r30, 0x02	; 2
 ed6:	78 12       	cpse	r7, r24
 ed8:	f5 cf       	rjmp	.-22     	; 0xec4 <main+0x140>
 eda:	fe 01       	movw	r30, r28
 edc:	97 be       	out	0x37, r9	; 55
 ede:	e8 95       	spm
 ee0:	07 b6       	in	r0, 0x37	; 55
 ee2:	00 fc       	sbrc	r0, 0
 ee4:	fd cf       	rjmp	.-6      	; 0xee0 <main+0x15c>
 ee6:	91 cf       	rjmp	.-222    	; 0xe0a <main+0x86>
 ee8:	84 37       	cpi	r24, 0x74	; 116
 eea:	39 f5       	brne	.+78     	; 0xf3a <main+0x1b6>
 eec:	44 d0       	rcall	.+136    	; 0xf76 <getch>
 eee:	43 d0       	rcall	.+134    	; 0xf76 <getch>
 ef0:	b8 2e       	mov	r11, r24
 ef2:	41 d0       	rcall	.+130    	; 0xf76 <getch>
 ef4:	5a d0       	rcall	.+180    	; 0xfaa <verifySpace>
 ef6:	8e 01       	movw	r16, r28
 ef8:	bc 0e       	add	r11, r28
 efa:	01 15       	cp	r16, r1
 efc:	11 05       	cpc	r17, r1
 efe:	41 f4       	brne	.+16     	; 0xf10 <main+0x18c>
 f00:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <_edata+0x84>
 f04:	29 d0       	rcall	.+82     	; 0xf58 <putch>
 f06:	0f 5f       	subi	r16, 0xFF	; 255
 f08:	1f 4f       	sbci	r17, 0xFF	; 255
 f0a:	b0 12       	cpse	r11, r16
 f0c:	f6 cf       	rjmp	.-20     	; 0xefa <main+0x176>
 f0e:	7d cf       	rjmp	.-262    	; 0xe0a <main+0x86>
 f10:	01 30       	cpi	r16, 0x01	; 1
 f12:	11 05       	cpc	r17, r1
 f14:	19 f4       	brne	.+6      	; 0xf1c <main+0x198>
 f16:	80 91 85 01 	lds	r24, 0x0185	; 0x800185 <_edata+0x85>
 f1a:	f4 cf       	rjmp	.-24     	; 0xf04 <main+0x180>
 f1c:	02 32       	cpi	r16, 0x22	; 34
 f1e:	11 05       	cpc	r17, r1
 f20:	19 f4       	brne	.+6      	; 0xf28 <main+0x1a4>
 f22:	80 91 86 01 	lds	r24, 0x0186	; 0x800186 <_edata+0x86>
 f26:	ee cf       	rjmp	.-36     	; 0xf04 <main+0x180>
 f28:	03 32       	cpi	r16, 0x23	; 35
 f2a:	11 05       	cpc	r17, r1
 f2c:	19 f4       	brne	.+6      	; 0xf34 <main+0x1b0>
 f2e:	80 91 87 01 	lds	r24, 0x0187	; 0x800187 <_edata+0x87>
 f32:	e8 cf       	rjmp	.-48     	; 0xf04 <main+0x180>
 f34:	f8 01       	movw	r30, r16
 f36:	84 91       	lpm	r24, Z
 f38:	e5 cf       	rjmp	.-54     	; 0xf04 <main+0x180>
 f3a:	85 37       	cpi	r24, 0x75	; 117
 f3c:	39 f4       	brne	.+14     	; 0xf4c <main+0x1c8>
 f3e:	35 d0       	rcall	.+106    	; 0xfaa <verifySpace>
 f40:	8e e1       	ldi	r24, 0x1E	; 30
 f42:	0a d0       	rcall	.+20     	; 0xf58 <putch>
 f44:	82 e9       	ldi	r24, 0x92	; 146
 f46:	08 d0       	rcall	.+16     	; 0xf58 <putch>
 f48:	89 e0       	ldi	r24, 0x09	; 9
 f4a:	5e cf       	rjmp	.-324    	; 0xe08 <main+0x84>
 f4c:	81 35       	cpi	r24, 0x51	; 81
 f4e:	09 f0       	breq	.+2      	; 0xf52 <main+0x1ce>
 f50:	70 cf       	rjmp	.-288    	; 0xe32 <main+0xae>
 f52:	88 e0       	ldi	r24, 0x08	; 8
 f54:	24 d0       	rcall	.+72     	; 0xf9e <watchdogConfig>
 f56:	6d cf       	rjmp	.-294    	; 0xe32 <main+0xae>

00000f58 <putch>:
  RS485_PORT &= ~_BV(RS485_BIT);
  #else
  RS485_PORT |= _BV(RS485_BIT);
  #endif
#endif
  __asm__ __volatile__ (
 f58:	2a e0       	ldi	r18, 0x0A	; 10
 f5a:	30 e0       	ldi	r19, 0x00	; 0
 f5c:	80 95       	com	r24
 f5e:	08 94       	sec
 f60:	10 f4       	brcc	.+4      	; 0xf66 <putch+0xe>
 f62:	5e 98       	cbi	0x0b, 6	; 11
 f64:	02 c0       	rjmp	.+4      	; 0xf6a <putch+0x12>
 f66:	5e 9a       	sbi	0x0b, 6	; 11
 f68:	00 00       	nop
 f6a:	15 d0       	rcall	.+42     	; 0xf96 <uartDelay>
 f6c:	14 d0       	rcall	.+40     	; 0xf96 <uartDelay>
 f6e:	86 95       	lsr	r24
 f70:	2a 95       	dec	r18
 f72:	b1 f7       	brne	.-20     	; 0xf60 <putch+0x8>
  #else
  RS485_PORT &= ~_BV(RS485_BIT);
  #endif
#endif
#endif // SOFT_UART
}
 f74:	08 95       	ret

00000f76 <getch>:
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
 f76:	a8 95       	wdr
  __asm__ __volatile__ (
 f78:	29 e0       	ldi	r18, 0x09	; 9
 f7a:	30 e0       	ldi	r19, 0x00	; 0
 f7c:	4f 99       	sbic	0x09, 7	; 9
 f7e:	fe cf       	rjmp	.-4      	; 0xf7c <getch+0x6>
 f80:	0a d0       	rcall	.+20     	; 0xf96 <uartDelay>
 f82:	09 d0       	rcall	.+18     	; 0xf96 <uartDelay>
 f84:	08 d0       	rcall	.+16     	; 0xf96 <uartDelay>
 f86:	88 94       	clc
 f88:	4f 99       	sbic	0x09, 7	; 9
 f8a:	08 94       	sec
 f8c:	2a 95       	dec	r18
 f8e:	11 f0       	breq	.+4      	; 0xf94 <getch+0x1e>
 f90:	87 95       	ror	r24
 f92:	f7 cf       	rjmp	.-18     	; 0xf82 <getch+0xc>
}
 f94:	08 95       	ret

00000f96 <uartDelay>:
  __asm__ __volatile__ (
 f96:	92 e4       	ldi	r25, 0x42	; 66
 f98:	9a 95       	dec	r25
 f9a:	f1 f7       	brne	.-4      	; 0xf98 <uartDelay+0x2>
 f9c:	08 95       	ret

00000f9e <watchdogConfig>:
}

void watchdogConfig(uint8_t x) {
#ifdef WDCE //does it have a Watchdog Change Enable?
#ifdef WDTCSR
  WDTCSR = _BV(WDCE) | _BV(WDE);
 f9e:	e0 e6       	ldi	r30, 0x60	; 96
 fa0:	f0 e0       	ldi	r31, 0x00	; 0
 fa2:	98 e1       	ldi	r25, 0x18	; 24
 fa4:	90 83       	st	Z, r25
#else //then it must be one of those newfangled ones that use CCP
  CCP=0xD8; //so write this magic number to CCP
#endif

#ifdef WDTCSR
  WDTCSR = x;
 fa6:	80 83       	st	Z, r24
#else
  WDTCR= x;
#endif
}
 fa8:	08 95       	ret

00000faa <verifySpace>:
  if (getch() != CRC_EOP) {
 faa:	e5 df       	rcall	.-54     	; 0xf76 <getch>
 fac:	80 32       	cpi	r24, 0x20	; 32
 fae:	19 f0       	breq	.+6      	; 0xfb6 <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
 fb0:	88 e0       	ldi	r24, 0x08	; 8
 fb2:	f5 df       	rcall	.-22     	; 0xf9e <watchdogConfig>
 fb4:	ff cf       	rjmp	.-2      	; 0xfb4 <verifySpace+0xa>
  putch(STK_INSYNC);
 fb6:	84 e1       	ldi	r24, 0x14	; 20
 fb8:	cf cf       	rjmp	.-98     	; 0xf58 <putch>

00000fba <getNch>:
void getNch(uint8_t count) {
 fba:	cf 93       	push	r28
 fbc:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
 fbe:	db df       	rcall	.-74     	; 0xf76 <getch>
 fc0:	c1 50       	subi	r28, 0x01	; 1
 fc2:	e9 f7       	brne	.-6      	; 0xfbe <getNch+0x4>
}
 fc4:	cf 91       	pop	r28
  verifySpace();
 fc6:	f1 cf       	rjmp	.-30     	; 0xfaa <verifySpace>

00000fc8 <do_spm>:
 *   data=0 in WRITE
 */
static void do_spm(uint16_t address, uint8_t command, uint16_t data)  __attribute__ ((used));
static void do_spm(uint16_t address, uint8_t command, uint16_t data) {
  // Do spm stuff
  asm volatile (
 fc8:	fc 01       	movw	r30, r24
 fca:	0a 01       	movw	r0, r20
 fcc:	67 bf       	out	0x37, r22	; 55
 fce:	e8 95       	spm
 fd0:	11 24       	eor	r1, r1
    );

  // wait for spm to complete
  //   it doesn't have much sense for __BOOT_PAGE_FILL,
  //   but it doesn't hurt and saves some bytes on 'if'
  boot_spm_busy_wait();
 fd2:	07 b6       	in	r0, 0x37	; 55
 fd4:	00 fc       	sbrc	r0, 0
 fd6:	fd cf       	rjmp	.-6      	; 0xfd2 <do_spm+0xa>
  if ((command & (_BV(PGWRT)|_BV(PGERS))) && (data == 0) ) {
    // Reenable read access to flash
    __boot_rww_enable_short();
  }
#endif
}
 fd8:	08 95       	ret
