saradc_ctrl
^^^^^^^^^^^

.. _table_saradc_ctrl:
.. table:: saradc_ctrl, Offset Address: 0x004
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | reg_saradc_en        | RWS   | when re_saradc_en is   |      |
	|      |                      |       | set , saradc start to  |      |
	|      |                      |       | measure the channels   |      |
	|      |                      |       | enabled in             |      |
	|      |                      |       | reg_saradc_sel         |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | reg_saradc_sel       | R/W   | select channel (1~3)   | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_status
^^^^^^^^^^^^^

.. _table_saradc_status:
.. table:: saradc_status, Offset Address: 0x008
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | sta_saradc_busy      | RO    | busy rise when         |      |
	|      |                      |       | re_saradc_en is set    |      |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | sta_saradc_ch_busy   | RO    | per channel busy       |      |
	|      |                      |       | status                 |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 19:16| sta_saradc_st        | RO    | fsm status for debug   |      |
	+------+----------------------+-------+------------------------+------+
	| 24:20| sta_saradc_cycle     | RO    | sample cycle for debug |      |
	+------+----------------------+-------+------------------------+------+
	| 31:25| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_cyc_set
^^^^^^^^^^^^^^
.. _table_saradc_cyc_set:
.. table:: saradc_cyc_set, Offset Address: 0x00c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 4:0  | reg\                 | R/W   | saradc startup cycle = | 0xF  |
	|      | _saradc_cyc_settling |       | 1 +                    |      |
	|      |                      |       | r\                     |      |
	|      |                      |       | eg_saradc_cyc_settling |      |
	|      |                      |       | , default is 16 cycle  |      |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_saradc_cyc_samp  | R/W   | saradc sample window = | 0x3  |
	|      |                      |       | 1 +                    |      |
	|      |                      |       | reg_saradc_cyc_samp ,  |      |
	|      |                      |       | default is 4 cycle     |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| r\                   | R/W   | saradc clock divider , | 0x1  |
	|      | eg_saradc_cyc_clkdiv |       | freq =                 |      |
	|      |                      |       | ip_clk/(1+clk_div) ,   |      |
	|      |                      |       | default is 25M/2 =     |      |
	|      |                      |       | 12.5M = 80ns           |      |
	+------+----------------------+-------+------------------------+------+
	| 19:16| reg_saradc_cyc_comp  | R/W   | saradc compare cycle = | 0xB  |
	|      |                      |       | 1+ reg_saradc_cyc_comp |      |
	|      |                      |       | , default is 12 cycle  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:20| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_ch1_result
^^^^^^^^^^^^^^^^^
.. _table_saradc_ch1_result:
.. table:: saradc_ch1_result, Offset Address: 0x014
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | s\                   | RO    | ch1 measure result     |      |
	|      | ta_saradc_ch1_result |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | sta_saradc_ch1_valid | RO    | ch1 measure result is  |      |
	|      |                      |       | valid.                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | The valid status will  |      |
	|      |                      |       | be cleared when this   |      |
	|      |                      |       | channel is             |      |
	|      |                      |       | re-triggered to        |      |
	|      |                      |       | remeasure,             |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_ch2_result
^^^^^^^^^^^^^^^^^
.. _table_saradc_ch2_result:
.. table:: saradc_ch2_result, Offset Address: 0x018
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | s\                   | RO    | ch2 measure result     |      |
	|      | ta_saradc_ch2_result |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | sta_saradc_ch2_valid | RO    | ch2 measure result is  |      |
	|      |                      |       | valid.                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | The valid status will  |      |
	|      |                      |       | be cleared when this   |      |
	|      |                      |       | channel is             |      |
	|      |                      |       | re-triggered to        |      |
	|      |                      |       | remeasure,             |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_ch3_result
^^^^^^^^^^^^^^^^^
.. _table_saradc_ch3_result:
.. table:: saradc_ch3_result, Offset Address: 0x01c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 11:0 | s\                   | RO    | ch3 measure result     |      |
	|      | ta_saradc_ch3_result |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15   | sta_saradc_ch3_valid | RO    | ch3 measure result is  |      |
	|      |                      |       | valid.                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | The valid status will  |      |
	|      |                      |       | be cleared when this   |      |
	|      |                      |       | channel is             |      |
	|      |                      |       | re-triggered to        |      |
	|      |                      |       | remeasure,             |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_intr_en
^^^^^^^^^^^^^^
.. _table_saradc_intr_en:
.. table:: saradc_intr_en, Offset Address: 0x020
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | sta_saradc_intr_en   | R/W   | interrupt enable       | 0x0  |
	|      |                      |       | (mask)                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:1 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_intr_clr
^^^^^^^^^^^^^^^

.. _table_saradc_intr_clr:
.. table:: saradc_intr_clr, Offset Address: 0x024
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | sta_saradc_intr_clr  | RWC   | interrupt clear        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:1 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_intr_sta
^^^^^^^^^^^^^^^
.. _table_saradc_intr_sta:
.. table:: saradc_intr_sta, Offset Address: 0x028
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | sta_saradc_intr_sta  | RO    | interrup masked status |      |
	|      |                      |       |                        |      |
	|      |                      |       | [0]: all channels      |      |
	|      |                      |       | measurenment in this   |      |
	|      |                      |       | time is finished       |      |
	+------+----------------------+-------+------------------------+------+
	| 31:1 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_intr_raw
^^^^^^^^^^^^^^^

.. _table_saradc_intr_raw:
.. table:: saradc_intr_raw, Offset Address: 0x02c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0    | sta_saradc_intr_raw  | RO    | interrupt raw status   |      |
	|      |                      |       |                        |      |
	|      |                      |       | [0]: all channels      |      |
	|      |                      |       | measurenment in this   |      |
	|      |                      |       | time is finished       |      |
	+------+----------------------+-------+------------------------+------+
	| 31:1 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_test
^^^^^^^^^^^

.. _table_saradc_test:
.. table:: saradc_test, Offset Address: 0x030
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 0:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_saradc_vrefsel   | RW    | 1'b0:internal          |  0   |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1:external(from     |      |
	|      |                      |       | VDD18A)                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:3 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

saradc_trim
^^^^^^^^^^^

.. _table_saradc_trim:
.. table:: saradc_trim, Offset Address: 0x034
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 | Access| Description            | Reset|
	+======+======================+=======+========================+======+
	| 3:0  | reg_saradc_trim      | RW    | bit[0:2]: The larger   | 0x0  |
	|      |                      |       | the value, the smaller |      |
	|      |                      |       | the vref, and the      |      |
	|      |                      |       | larger the reading.    |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit[3]: reverse,       |      |
	|      |                      |       | from b1000 to b0111    |      |
	|      |                      |       | vref decreases         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
