// Seed: 1424480585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_5;
  assign id_4 = id_4;
  initial @(posedge id_4) id_2 = id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4
    , id_14,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri id_8,
    output supply1 id_9,
    output tri id_10
    , id_15,
    output uwire id_11,
    output wire id_12
);
  assign id_9 = 1;
  module_0(
      id_14, id_15, id_15, id_14, id_14
  );
endmodule
