

================================================================
== Vitis HLS Report for 'lab3_z2'
================================================================
* Date:           Tue Nov 22 19:16:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab3_z2
* Solution:       ex_sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  8.00 ns|  6.514 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387|  0.131 ms|  0.131 ms|  16388|  16388|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |    16385|    16385|         4|          2|          1|  8192|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   109|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    76|    -|
|Register         |        -|   -|    130|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|    130|   185|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     2|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_159_p2      |         +|   0|  0|  23|          16|           1|
    |add_ln7_fu_114_p2       |         +|   0|  0|  21|          14|           1|
    |ap_condition_120        |       and|   0|  0|   2|           1|           1|
    |ap_condition_212        |       and|   0|  0|   2|           1|           1|
    |ap_condition_91         |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_138_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln7_fu_108_p2      |      icmp|   0|  0|  12|          14|          15|
    |reuse_select_fu_152_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 109|         113|         102|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   14|         28|
    |i_fu_56                  |   9|          2|   14|         28|
    |reuse_addr_reg_fu_48     |   9|          2|   64|        128|
    |reuse_reg_fu_52          |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  76|         17|  112|        225|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln10_reg_210             |  16|   0|   16|          0|
    |addr_cmp_reg_205             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_56                      |  14|   0|   14|          0|
    |icmp_ln7_reg_190             |   1|   0|    1|          0|
    |out_ar_addr_reg_199          |  13|   0|   13|          0|
    |reuse_addr_reg_fu_48         |  64|   0|   64|          0|
    |reuse_reg_fu_52              |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 130|   0|  130|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|inA_ar_address0    |  out|   13|   ap_memory|        inA_ar|         array|
|inA_ar_ce0         |  out|    1|   ap_memory|        inA_ar|         array|
|inA_ar_q0          |   in|   16|   ap_memory|        inA_ar|         array|
|out_ar_address0    |  out|   13|   ap_memory|        out_ar|         array|
|out_ar_ce0         |  out|    1|   ap_memory|        out_ar|         array|
|out_ar_we0         |  out|    1|   ap_memory|        out_ar|         array|
|out_ar_d0          |  out|   16|   ap_memory|        out_ar|         array|
|out_ar_address1    |  out|   13|   ap_memory|        out_ar|         array|
|out_ar_ce1         |  out|    1|   ap_memory|        out_ar|         array|
|out_ar_q1          |   in|   16|   ap_memory|        out_ar|         array|
+-------------------+-----+-----+------------+--------------+--------------+

