Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ea34ea2155fd45959512d6f67a94eaa6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'color' [/home/it/Desktop/sv_projects/VGA/project_1/project_1.srcs/sources_1/new/Top.sv:29]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'color' [/home/it/Desktop/sv_projects/VGA/project_1/project_1.srcs/sources_1/new/Top.sv:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'x' [/home/it/Desktop/vga-core-main/vga_core.sv:27]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 10 for port 'y' [/home/it/Desktop/vga-core-main/vga_core.sv:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'write_address' [/home/it/Desktop/vga-core-main/vga_core.sv:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'read_address' [/home/it/Desktop/vga-core-main/vga_core.sv:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter1(bits=8)
Compiling module xil_defaultlib.Counter1(bits=7)
Compiling module xil_defaultlib.VGA
Compiling module xil_defaultlib.vga_controller_default
Compiling module xil_defaultlib.video_memory(MEM_INIT_FILE="defa...
Compiling module xil_defaultlib.vga_core
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
