begin block
  name transpFIFO_1_1_32_32_2_I60_J128_R2_C3_placedRouted
  pblocks 1
  clocks 1
  inputs 36
  outputs 34

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X201Y898:SLICE_X205Y899
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 7
    type input clock local
    maxdelay 0.000
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Empty_reg/C SLICE_X202Y898 SLICE_X202Y898/CLK1
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Full_reg/C SLICE_X202Y898 SLICE_X202Y898/CLK2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Head_reg[0]/C SLICE_X202Y899 SLICE_X202Y899/CLK2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Tail_reg[0]/C SLICE_X202Y899 SLICE_X202Y899/CLK2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMA/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMA_D1/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMB/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMB_D1/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMC/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMC_D1/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMD/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMD_D1/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAME/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAME_D1/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMF/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMF_D1/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMG/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMG_D1/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMH/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMH_D1/CLK SLICE_X205Y899 SLICE_X205Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMA/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMA_D1/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMB/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMB_D1/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMC/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMC_D1/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMD/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMD_D1/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAME/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAME_D1/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMF/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMF_D1/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMG/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMG_D1/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMH/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMH_D1/CLK SLICE_X201Y899 SLICE_X201Y899/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMA/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMA_D1/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMB/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMB_D1/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMC/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMC_D1/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMD/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMD_D1/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAME/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAME_D1/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMF/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMF_D1/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMG/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMG_D1/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMH/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMH_D1/CLK SLICE_X201Y898 SLICE_X201Y898/LCLK
    end connections
  end input
  begin input
    name dataInArray_0[0]
    netname dataInArray_0_net[0]
    numprims 0
    type input signal
    maxdelay 0.164
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][0]_INST_0/I1 SLICE_X204Y899 SLICE_X204Y899/H3
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMA/I SLICE_X205Y899 SLICE_X205Y899/A_I
    end connections
  end input
  begin input
    name dataInArray_0[10]
    netname dataInArray_0_net[10]
    numprims 0
    type input signal
    maxdelay 0.147
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][10]_INST_0/I1 SLICE_X204Y899 SLICE_X204Y899/D2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMF/I SLICE_X205Y899 SLICE_X205Y899/F_I
    end connections
  end input
  begin input
    name dataInArray_0[11]
    netname dataInArray_0_net[11]
    numprims 0
    type input signal
    maxdelay 0.149
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][11]_INST_0/I1 SLICE_X204Y899 SLICE_X204Y899/H2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMF_D1/I SLICE_X205Y899 SLICE_X205Y899/FX
    end connections
  end input
  begin input
    name dataInArray_0[12]
    netname dataInArray_0_net[12]
    numprims 0
    type input signal
    maxdelay 0.110
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][12]_INST_0/I1 SLICE_X204Y899 SLICE_X204Y899/D5
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMG/I SLICE_X205Y899 SLICE_X205Y899/G_I
    end connections
  end input
  begin input
    name dataInArray_0[13]
    netname dataInArray_0_net[13]
    numprims 0
    type input signal
    maxdelay 0.064
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][13]_INST_0/I1 SLICE_X202Y898 SLICE_X202Y898/A5
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMG_D1/I SLICE_X205Y899 SLICE_X205Y899/GX
    end connections
  end input
  begin input
    name dataInArray_0[14]
    netname dataInArray_0_net[14]
    numprims 0
    type input signal
    maxdelay 0.174
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][14]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/D1
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMA/I SLICE_X201Y899 SLICE_X201Y899/A_I
    end connections
  end input
  begin input
    name dataInArray_0[15]
    netname dataInArray_0_net[15]
    numprims 0
    type input signal
    maxdelay 0.170
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][15]_INST_0/I1 SLICE_X202Y898 SLICE_X202Y898/A3
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMA_D1/I SLICE_X201Y899 SLICE_X201Y899/AX
    end connections
  end input
  begin input
    name dataInArray_0[16]
    netname dataInArray_0_net[16]
    numprims 0
    type input signal
    maxdelay 0.110
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][16]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/D5
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMB/I SLICE_X201Y899 SLICE_X201Y899/B_I
    end connections
  end input
  begin input
    name dataInArray_0[17]
    netname dataInArray_0_net[17]
    numprims 0
    type input signal
    maxdelay 0.116
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][17]_INST_0/I1 SLICE_X203Y899 SLICE_X203Y899/D3
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMB_D1/I SLICE_X201Y899 SLICE_X201Y899/BX
    end connections
  end input
  begin input
    name dataInArray_0[18]
    netname dataInArray_0_net[18]
    numprims 0
    type input signal
    maxdelay 0.063
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][18]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/C5
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMC/I SLICE_X201Y899 SLICE_X201Y899/C_I
    end connections
  end input
  begin input
    name dataInArray_0[19]
    netname dataInArray_0_net[19]
    numprims 0
    type input signal
    maxdelay 0.153
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][19]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/C4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMC_D1/I SLICE_X201Y899 SLICE_X201Y899/CX
    end connections
  end input
  begin input
    name dataInArray_0[1]
    netname dataInArray_0_net[1]
    numprims 0
    type input signal
    maxdelay 0.110
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][1]_INST_0/I1 SLICE_X203Y899 SLICE_X203Y899/D5
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMA_D1/I SLICE_X205Y899 SLICE_X205Y899/AX
    end connections
  end input
  begin input
    name dataInArray_0[20]
    netname dataInArray_0_net[20]
    numprims 0
    type input signal
    maxdelay 0.149
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][20]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/B2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMD/I SLICE_X201Y899 SLICE_X201Y899/D_I
    end connections
  end input
  begin input
    name dataInArray_0[21]
    netname dataInArray_0_net[21]
    numprims 0
    type input signal
    maxdelay 0.235
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][21]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/B1
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMD_D1/I SLICE_X201Y899 SLICE_X201Y899/DX
    end connections
  end input
  begin input
    name dataInArray_0[22]
    netname dataInArray_0_net[22]
    numprims 0
    type input signal
    maxdelay 0.064
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][22]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/H5
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAME/I SLICE_X201Y899 SLICE_X201Y899/E_I
    end connections
  end input
  begin input
    name dataInArray_0[23]
    netname dataInArray_0_net[23]
    numprims 0
    type input signal
    maxdelay 0.194
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][23]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/H2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAME_D1/I SLICE_X201Y899 SLICE_X201Y899/EX
    end connections
  end input
  begin input
    name dataInArray_0[24]
    netname dataInArray_0_net[24]
    numprims 0
    type input signal
    maxdelay 0.147
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][24]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/G2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMF/I SLICE_X201Y899 SLICE_X201Y899/F_I
    end connections
  end input
  begin input
    name dataInArray_0[25]
    netname dataInArray_0_net[25]
    numprims 0
    type input signal
    maxdelay 0.152
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][25]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/G4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMF_D1/I SLICE_X201Y899 SLICE_X201Y899/FX
    end connections
  end input
  begin input
    name dataInArray_0[26]
    netname dataInArray_0_net[26]
    numprims 0
    type input signal
    maxdelay 0.098
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][26]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/F4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMG/I SLICE_X201Y899 SLICE_X201Y899/G_I
    end connections
  end input
  begin input
    name dataInArray_0[27]
    netname dataInArray_0_net[27]
    numprims 0
    type input signal
    maxdelay 0.126
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][27]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/F5
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_14_27/RAMG_D1/I SLICE_X201Y899 SLICE_X201Y899/GX
    end connections
  end input
  begin input
    name dataInArray_0[28]
    netname dataInArray_0_net[28]
    numprims 0
    type input signal
    maxdelay 0.098
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][28]_INST_0/I1 SLICE_X202Y898 SLICE_X202Y898/F4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMA/I SLICE_X201Y898 SLICE_X201Y898/A_I
    end connections
  end input
  begin input
    name dataInArray_0[29]
    netname dataInArray_0_net[29]
    numprims 0
    type input signal
    maxdelay 0.126
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][29]_INST_0/I1 SLICE_X202Y898 SLICE_X202Y898/F5
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMA_D1/I SLICE_X201Y898 SLICE_X201Y898/AX
    end connections
  end input
  begin input
    name dataInArray_0[2]
    netname dataInArray_0_net[2]
    numprims 0
    type input signal
    maxdelay 0.100
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][2]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/A4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMB/I SLICE_X205Y899 SLICE_X205Y899/B_I
    end connections
  end input
  begin input
    name dataInArray_0[30]
    netname dataInArray_0_net[30]
    numprims 0
    type input signal
    maxdelay 0.202
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][30]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/A2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMB/I SLICE_X201Y898 SLICE_X201Y898/B_I
    end connections
  end input
  begin input
    name dataInArray_0[31]
    netname dataInArray_0_net[31]
    numprims 0
    type input signal
    maxdelay 0.100
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][31]_INST_0/I1 SLICE_X203Y899 SLICE_X203Y899/H4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31/RAMB_D1/I SLICE_X201Y898 SLICE_X201Y898/BX
    end connections
  end input
  begin input
    name dataInArray_0[3]
    netname dataInArray_0_net[3]
    numprims 0
    type input signal
    maxdelay 0.174
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][3]_INST_0/I1 SLICE_X204Y899 SLICE_X204Y899/C1
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMB_D1/I SLICE_X205Y899 SLICE_X205Y899/BX
    end connections
  end input
  begin input
    name dataInArray_0[4]
    netname dataInArray_0_net[4]
    numprims 0
    type input signal
    maxdelay 0.200
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][4]_INST_0/I1 SLICE_X204Y899 SLICE_X204Y899/C2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMC/I SLICE_X205Y899 SLICE_X205Y899/C_I
    end connections
  end input
  begin input
    name dataInArray_0[5]
    netname dataInArray_0_net[5]
    numprims 0
    type input signal
    maxdelay 0.194
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][5]_INST_0/I1 SLICE_X203Y899 SLICE_X203Y899/H2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMC_D1/I SLICE_X205Y899 SLICE_X205Y899/CX
    end connections
  end input
  begin input
    name dataInArray_0[6]
    netname dataInArray_0_net[6]
    numprims 0
    type input signal
    maxdelay 0.177
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][6]_INST_0/I1 SLICE_X204Y899 SLICE_X204Y899/B1
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMD/I SLICE_X205Y899 SLICE_X205Y899/D_I
    end connections
  end input
  begin input
    name dataInArray_0[7]
    netname dataInArray_0_net[7]
    numprims 0
    type input signal
    maxdelay 0.160
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][7]_INST_0/I1 SLICE_X204Y899 SLICE_X204Y899/B4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAMD_D1/I SLICE_X205Y899 SLICE_X205Y899/DX
    end connections
  end input
  begin input
    name dataInArray_0[8]
    netname dataInArray_0_net[8]
    numprims 0
    type input signal
    maxdelay 0.178
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][8]_INST_0/I1 SLICE_X204Y899 SLICE_X204Y899/A1
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAME/I SLICE_X205Y899 SLICE_X205Y899/E_I
    end connections
  end input
  begin input
    name dataInArray_0[9]
    netname dataInArray_0_net[9]
    numprims 0
    type input signal
    maxdelay 0.155
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][9]_INST_0/I1 SLICE_X204Y899 SLICE_X204Y899/A4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_0_13/RAME_D1/I SLICE_X205Y899 SLICE_X205Y899/EX
    end connections
  end input
  begin input
    name nReadyArray_0
    netname nReadyArray_0_net
    numprims 0
    type input signal
    maxdelay 1.000
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo_i_1/I1 SLICE_X202Y898 SLICE_X202Y898/E2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/readyArray[0]_INST_0/I1 SLICE_X202Y899 SLICE_X202Y899/E1
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31_i_1/I0 SLICE_X202Y898 SLICE_X202Y898/B4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Tail[0]_i_1/I0 SLICE_X202Y898 SLICE_X202Y898/G4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/readyArray[0]_INST_0/I0 SLICE_X202Y898 SLICE_X202Y898/B4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Empty_i_1/I1 SLICE_X202Y898 SLICE_X202Y898/D1
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Head[0]_i_1/I1 SLICE_X202Y898 SLICE_X202Y898/C5
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Empty_i_2/I2 SLICE_X202Y898 SLICE_X202Y898/G4
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Full_i_1/I5 SLICE_X202Y898 SLICE_X202Y898/H3
    end connections
  end input
  begin input
    name pValidArray_0
    netname pValidArray_0_net
    numprims 0
    type input signal
    maxdelay 1.028
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo_i_1/I0 SLICE_X202Y898 SLICE_X202Y898/E1
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/validArray[0]_INST_0/I0 SLICE_X202Y898 SLICE_X202Y898/E1
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 5
    type input signal
    maxdelay 0.522
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Memory_reg_0_1_28_31_i_1/I3 SLICE_X202Y898 SLICE_X202Y898/B5
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Empty_i_1/I5 SLICE_X202Y898 SLICE_X202Y898/D6
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Full_reg/R SLICE_X202Y898 SLICE_X202Y898/SRST2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Head_reg[0]/R SLICE_X202Y899 SLICE_X202Y899/SRST2
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/fifo/Tail_reg[0]/R SLICE_X202Y899 SLICE_X202Y899/SRST2
    end connections
  end input

  begin output
    name dataOutArray_0[0]
    netname dataOutArray_0_net[0]
    numprims 0
    type output signal
    maxdelay 1.037
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][0]_INST_0/O SLICE_X204Y899 SLICE_X204Y899/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[10]
    netname dataOutArray_0_net[10]
    numprims 0
    type output signal
    maxdelay 1.055
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][10]_INST_0/O SLICE_X204Y899 SLICE_X204Y899/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[11]
    netname dataOutArray_0_net[11]
    numprims 0
    type output signal
    maxdelay 1.025
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][11]_INST_0/O SLICE_X204Y899 SLICE_X204Y899/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[12]
    netname dataOutArray_0_net[12]
    numprims 0
    type output signal
    maxdelay 1.068
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][12]_INST_0/O SLICE_X204Y899 SLICE_X204Y899/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[13]
    netname dataOutArray_0_net[13]
    numprims 0
    type output signal
    maxdelay 1.036
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][13]_INST_0/O SLICE_X202Y898 SLICE_X202Y898/A_O
    end connections
  end output
  begin output
    name dataOutArray_0[14]
    netname dataOutArray_0_net[14]
    numprims 0
    type output signal
    maxdelay 1.057
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][14]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[15]
    netname dataOutArray_0_net[15]
    numprims 0
    type output signal
    maxdelay 0.937
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][15]_INST_0/O SLICE_X202Y898 SLICE_X202Y898/AMUX
    end connections
  end output
  begin output
    name dataOutArray_0[16]
    netname dataOutArray_0_net[16]
    numprims 0
    type output signal
    maxdelay 0.844
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][16]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[17]
    netname dataOutArray_0_net[17]
    numprims 0
    type output signal
    maxdelay 0.823
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][17]_INST_0/O SLICE_X203Y899 SLICE_X203Y899/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[18]
    netname dataOutArray_0_net[18]
    numprims 0
    type output signal
    maxdelay 1.177
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][18]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[19]
    netname dataOutArray_0_net[19]
    numprims 0
    type output signal
    maxdelay 1.561
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][19]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[1]
    netname dataOutArray_0_net[1]
    numprims 0
    type output signal
    maxdelay 1.182
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][1]_INST_0/O SLICE_X203Y899 SLICE_X203Y899/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[20]
    netname dataOutArray_0_net[20]
    numprims 0
    type output signal
    maxdelay 1.270
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][20]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/B_O
    end connections
  end output
  begin output
    name dataOutArray_0[21]
    netname dataOutArray_0_net[21]
    numprims 0
    type output signal
    maxdelay 1.179
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][21]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/BMUX
    end connections
  end output
  begin output
    name dataOutArray_0[22]
    netname dataOutArray_0_net[22]
    numprims 0
    type output signal
    maxdelay 1.105
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][22]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[23]
    netname dataOutArray_0_net[23]
    numprims 0
    type output signal
    maxdelay 1.023
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][23]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[24]
    netname dataOutArray_0_net[24]
    numprims 0
    type output signal
    maxdelay 1.069
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][24]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/G_O
    end connections
  end output
  begin output
    name dataOutArray_0[25]
    netname dataOutArray_0_net[25]
    numprims 0
    type output signal
    maxdelay 0.882
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][25]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/GMUX
    end connections
  end output
  begin output
    name dataOutArray_0[26]
    netname dataOutArray_0_net[26]
    numprims 0
    type output signal
    maxdelay 1.038
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][26]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/F_O
    end connections
  end output
  begin output
    name dataOutArray_0[27]
    netname dataOutArray_0_net[27]
    numprims 0
    type output signal
    maxdelay 1.063
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][27]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/FMUX
    end connections
  end output
  begin output
    name dataOutArray_0[28]
    netname dataOutArray_0_net[28]
    numprims 0
    type output signal
    maxdelay 0.831
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][28]_INST_0/O SLICE_X202Y898 SLICE_X202Y898/F_O
    end connections
  end output
  begin output
    name dataOutArray_0[29]
    netname dataOutArray_0_net[29]
    numprims 0
    type output signal
    maxdelay 0.804
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][29]_INST_0/O SLICE_X202Y898 SLICE_X202Y898/FMUX
    end connections
  end output
  begin output
    name dataOutArray_0[2]
    netname dataOutArray_0_net[2]
    numprims 0
    type output signal
    maxdelay 1.185
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][2]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/A_O
    end connections
  end output
  begin output
    name dataOutArray_0[30]
    netname dataOutArray_0_net[30]
    numprims 0
    type output signal
    maxdelay 1.080
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][30]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/AMUX
    end connections
  end output
  begin output
    name dataOutArray_0[31]
    netname dataOutArray_0_net[31]
    numprims 0
    type output signal
    maxdelay 0.764
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][31]_INST_0/O SLICE_X203Y899 SLICE_X203Y899/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[3]
    netname dataOutArray_0_net[3]
    numprims 0
    type output signal
    maxdelay 0.922
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][3]_INST_0/O SLICE_X204Y899 SLICE_X204Y899/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[4]
    netname dataOutArray_0_net[4]
    numprims 0
    type output signal
    maxdelay 1.275
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][4]_INST_0/O SLICE_X204Y899 SLICE_X204Y899/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[5]
    netname dataOutArray_0_net[5]
    numprims 0
    type output signal
    maxdelay 1.037
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][5]_INST_0/O SLICE_X203Y899 SLICE_X203Y899/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[6]
    netname dataOutArray_0_net[6]
    numprims 0
    type output signal
    maxdelay 1.133
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][6]_INST_0/O SLICE_X204Y899 SLICE_X204Y899/B_O
    end connections
  end output
  begin output
    name dataOutArray_0[7]
    netname dataOutArray_0_net[7]
    numprims 0
    type output signal
    maxdelay 1.216
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][7]_INST_0/O SLICE_X204Y899 SLICE_X204Y899/BMUX
    end connections
  end output
  begin output
    name dataOutArray_0[8]
    netname dataOutArray_0_net[8]
    numprims 0
    type output signal
    maxdelay 1.154
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][8]_INST_0/O SLICE_X204Y899 SLICE_X204Y899/A_O
    end connections
  end output
  begin output
    name dataOutArray_0[9]
    netname dataOutArray_0_net[9]
    numprims 0
    type output signal
    maxdelay 1.280
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/dataOutArray[0][9]_INST_0/O SLICE_X204Y899 SLICE_X204Y899/AMUX
    end connections
  end output
  begin output
    name readyArray_0
    netname readyArray_0_net
    numprims 0
    type output signal
    maxdelay 0.551
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/readyArray[0]_INST_0/O SLICE_X202Y899 SLICE_X202Y899/EMUX SLICE_X202Y899/E_O
    end connections
  end output
  begin output
    name validArray_0
    netname validArray_0_net
    numprims 0
    type output signal
    maxdelay 0.505
    begin connections
      pin transpFIFO_1_1_32_32_2_I60_J128_R2_C3_cell/transpFIFO/validArray[0]_INST_0/O SLICE_X202Y898 SLICE_X202Y898/E_O
    end connections
  end output

end block
