$date
	Tue Feb 21 12:13:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lsr_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
0#
0"
bx !
$end
#10
b0 !
b0 %
1#
1"
#20
0#
0"
#30
1#
1"
#40
0#
0"
#50
1#
1"
#60
0#
0"
#70
1#
1"
#80
0#
0"
#90
1#
1"
#100
0#
0"
#110
1#
1"
#120
0#
0"
#130
1#
1"
#140
0#
0"
#150
1#
1"
#160
0#
0"
#170
1#
1"
#180
0#
0"
#190
1#
1"
#200
0#
0"
