AMD. 2013. AMD Opteron 6000 Series Platform. http://www.amd.com/US/PRODUCTS/SERVER/PROCESSORS/6000-SERIES-PLATFORM/Pages/6000-series-platform.aspx.
Shirish Bahirat , Sudeep Pasricha, Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629453]
S. Bahirat and S. Pasricha. 2012. A particle swarm optimization approach for synthesizing application-specific hybrid photonic networks-on-chip. In Proceedings of the 13th International Symposium on Quality Electronic Design. 78--83.
Kaustav Banerjee , Amit Mehrotra , Alberto Sangiovanni-Vincentelli , Chenming Hu, On thermal effects in deep sub-micron VLSI interconnects, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.885-891, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310093]
Nick Barrow-Williams , Christian Fensch , Simon Moore, A communication characterisation of Splash-2 and Parsec, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.86-97, October 04-06, 2009[doi>10.1109/IISWC.2009.5306792]
Sandro Bartolini , Paolo Grani, A Simple On-Chip Optical Interconnection for Improving Performance of Coherency Traffic in CMPs, Proceedings of the 2012 15th Euromicro Conference on Digital System Design, p.312-318, September 05-08, 2012[doi>10.1109/DSD.2012.13]
Sandro Bartolini , Paolo Grani, Co-tuning of a hybrid electronic-optical network for reducing energy consumption in embedded CMPs, Proceedings of the First International Workshop on Many-core Embedded Systems, p.9-16, June 24-24, 2013, Tel-Aviv, Israel[doi>10.1145/2489068.2489070]
C. Batten, A. Joshi, V. Stojanovic, and K. Asanovic. 2012. Designing chip-level nanophotonic interconnection networks. IEEE J. Emerging Sel. Top. Circuits Syst. 2, 2.
Aleksandr Biberman and Keren Bergman. 2012. Optical interconnection networks for high-performance computing systems. Rep. Prog. Phys. 75, 4, 046402.
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]
M. BriÃ¨re , B. Girodias , Y. Bouchebaba , G. Nicolescu , F. Mieyeville , F. Gaffiot , I. O'Connor, System level assessment of an optical NoC in an MPSoC platform, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Johnnie Chan and Keren Bergman. 2012. Photonic interconnection network architectures using wavelength-selective spatial routing for chip-scale communications. J. Opt. Commun. Netw. 4, 3, 189--201.
Hossein Falaki , Ratul Mahajan , Srikanth Kandula , Dimitrios Lymberopoulos , Ramesh Govindan , Deborah Estrin, Diversity in smartphone usage, Proceedings of the 8th international conference on Mobile systems, applications, and services, June 15-18, 2010, San Francisco, California, USA[doi>10.1145/1814433.1814453]
Hubertus Franke, Matthew Kirkwood, and Rusty Russell. 2002. Fuss, futexes and furwocks: Fast user-level locking in Linux. In Proceedings of the Ottawa Linux Summit.
J. W. Goodman, F. J. Leonberger, S. Y. Kung, and R. A. Athale. 1984. Optical interconnections for VLSI systems. Proc. IEEE 72, 850--866.
Gilbert Hendry , Shoaib Kamil , Aleksandr Biberman , Johnnie Chan , Benjamin G. Lee , Marghoob Mohiyuddin , Ankit Jain , Keren Bergman , Luca P. Carloni , John Kubiatowicz , Leonid Oliker , John Shalf, Analysis of photonic networks for a chip multiprocessor using scientific applications, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.104-113, May 10-13, 2009[doi>10.1109/NOCS.2009.5071458]
ITRS. 2011. International Technology Roadmap for Semiconductors - Interconnection.
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: A Power-Area Simulator for Interconnection Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.191-196, January 2012[doi>10.1109/TVLSI.2010.2091686]
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, ACM SIGPLAN Notices, v.37 n.10, October 2002[doi>10.1145/605432.605420]
Somayyeh Koohi , Alireza Shafaei , Shaahin Hessabi, An Optical Wavelength Switching Architecture for a High-Performance Low-Power Photonic NoC, Proceedings of the 2011 IEEE Workshops of International Conference on Advanced Information Networking and Applications, p.1-6, March 22-25, 2011[doi>10.1109/WAINA.2011.23]
George Kurian , Jason E. Miller , James Psota , Jonathan Eastep , Jifeng Liu , Jurgen Michel , Lionel C. Kimerling , Anant Agarwal, ATAC: a 1000-core cache-coherent processor with on-chip optical network, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854332]
S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, and P. Paulin. 2011. Optical ring network-on-chip (ORNoC): Architecture and design methodology. In Proceedings of the Design, Automation Test in Europe Conference and Exhibition. 1--6.
Zheng Li , Jie Wu , Li Shang , Alan R. Mickelson , Manish Vachharajani , Dejan Filipovic , Wounjhang Park , Yihe Sun, A high-performance low-power nanophotonic on-chip network, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594305]
Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]
Ian O'Connor and Frederic Gaffiot. 2004. On-chip optical interconnect for low-power. In Ultra-Low Power Electronics and Design, E. Macii (Ed.), Kluwer, Dordrecht.
Ian O'Connor , Dries Van Thourhout , Alberto Scandurra, Wavelength division multiplexed photonic layer on CMOS, Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop, p.33-36, January 25-25, 2012, Paris, France[doi>10.1145/2107763.2107772]
Yan Pan, J. Kim, and G. Memik. 2010. FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar. In Proceedings of the IEEE 16th International Symposium onHigh Performance Computer Architecture (HPCA). 1--12.
Yan Pan , Prabhat Kumar , John Kim , Gokhan Memik , Yu Zhang , Alok Choudhary, Firefly: illuminating future network-on-chip with nanophotonics, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555808]
Sudeep Pasricha , Shirish Bahirat, OPAL: a multi-layer hybrid photonic NoC for 3D ICs, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.345-350, January 25-28, 2011, Yokohama, Japan
Michele Petracca , Benjamin G. Lee , Keren Bergman , Luca P. Carloni, Design Exploration of Optical Interconnection Networks for Chip Multiprocessors, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.31-40, August 26-28, 2008[doi>10.1109/HOTI.2008.20]
Alberto Ros, Manuel E. Acacio, and Jos M. Garca. 2008. Scalable directory organization for tiled CMP architectures. In Proceedings of the International Conference on Computer Design (CDES'08). 112--118.
Samsung. 2013. Samsung Exynos 5 Octa. http://www.samsung.com.
Ayse Yasemin Seydim. 1998. Wormhole routing in parallel computers. Tech. Rep., Southern Methodist University.
Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]
C. Smythe. 1999. ISO 8802/5 token ring local-area networks. Electron. Commun. Engineering J. 11, 4, 195--207.
Chen Sun , Chia-Hsin Owen Chen , George Kurian , Lan Wei , Jason Miller , Anant Agarwal , Li-Shiuan Peh , Vladimir Stojanovic, DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.201-210, May 09-11, 2012[doi>10.1109/NOCS.2012.31]
S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. 2008. An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS. IEEE J. Solid-State Circuits 43, 1, 29--41.
Dana Vantrease , Nathan Binkert , Robert Schreiber , Mikko H. Lipasti, Light speed arbitration and flow control for nanophotonic interconnects, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669152]
Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, ACM SIGARCH Computer Architecture News, v.36 n.3, p.153-164, June 2008[doi>10.1145/1394608.1382135]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, ACM SIGARCH Computer Architecture News, v.23 n.2, p.24-36, May 1995[doi>10.1145/225830.223990]
Yi Xu , Yu Du , Youtao Zhang , Jun Yang, A composite and scalable cache coherence protocol for large scale CMPs, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995941]
Xuezhe Zheng et al. 2011. Ultra-efficient 10Gb/s hybrid integrated silicon photonic transmitter and receiver. Opt. Express 19, 6, 5172--5186.
