module Top_Level_ModelSim_v_t;
	reg clock_50_t;
	reg WR_t;
	reg clear_t;
	reg MW_t;
	reg MA_t;
	reg IR_L_t;
	reg Cin_t;
	reg [2:0] AA_t;
	reg [2:0] BA_t;
	reg [2:0] DA_t;
	reg [4:0] FS_t;
	reg [15:0] k_t;
	reg [4:0 MD_t;
	reg [1:0]PS_t;
	reg [1:0] SS_t;
	wire Cout_t;
	wire Z_t;
	wire N_t;
	wire [15:0] R0_t;
	wire [15:0] R1_t;
	wire [15:0] R2_t;
	wire [15:0] R3_t;
	wire [15:0] R4_t;
	wire [15:0] R5_t;
	wire [15:0] R6_t;
	wire [15:0] R7_t;
	
	Top_Level_ModelSim_v dut(
	.clock_50(clock_50_t),
	.WR(WR_t),
	.clear(clear_t),
	.MW(MW_t),
	.MA(MA_t),
	.IR_L(IR_L_t),
	.Cin(Cin_t),
	.AA(AA_t),
	.BA(BA_t),
	.DA(DA_t),
	.FS(FS_t),
	.k(k_t),
	.MD(MD_t),
	.PS(PS_t),
	.SS(SS_t),
	.Cout(Cout_t),
	.Z(Z_t),
	.N(N_t),
	.R0(R0_t),
	.R1(R1_t),
	.R2(R2_t),
	.R3(R3_t),
	.R4(R4_t),
	.R5(R5_t),
	.R6(R6_t),
	.R7(R7_t)
	);
	
	initial begin
		clock_50_t <= 1'b0;
		reset <= 1'b1;
		forever
		#10 clock = ~clock;
	end 