/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [29:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[41] | in_data[31]) & in_data[28]);
  assign celloutsig_1_1z = ~((in_data[121] | in_data[164]) & in_data[120]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[137]) & celloutsig_1_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | in_data[166]) & celloutsig_1_3z[25]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z | in_data[190]) & celloutsig_1_4z);
  assign celloutsig_1_6z = ~((in_data[116] | celloutsig_1_3z[10]) & celloutsig_1_5z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_6z) & celloutsig_1_1z);
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_6z) & celloutsig_1_4z);
  assign celloutsig_0_3z = ~((in_data[59] | celloutsig_0_0z) & in_data[79]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z | celloutsig_1_3z[5]) & celloutsig_1_4z);
  assign celloutsig_1_10z = ~((celloutsig_1_8z | in_data[160]) & celloutsig_1_2z);
  assign celloutsig_1_11z = ~((in_data[107] | celloutsig_1_6z) & celloutsig_1_3z[12]);
  assign celloutsig_1_14z = ~((celloutsig_1_0z | celloutsig_1_9z) & in_data[144]);
  assign celloutsig_1_15z = ~((celloutsig_1_9z | celloutsig_1_4z) & celloutsig_1_8z);
  assign celloutsig_1_16z = ~((celloutsig_1_11z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_17z = ~((celloutsig_1_16z | celloutsig_1_14z) & celloutsig_1_10z);
  assign celloutsig_1_18z = ~((celloutsig_1_2z | celloutsig_1_16z) & celloutsig_1_7z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_1_19z = ~((celloutsig_1_14z | celloutsig_1_17z) & celloutsig_1_15z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_3z) & celloutsig_0_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_2z) & celloutsig_0_5z);
  assign celloutsig_0_7z = ~((celloutsig_0_4z | in_data[70]) & in_data[13]);
  assign celloutsig_0_9z = ~((celloutsig_0_5z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_7z) & celloutsig_0_5z);
  assign celloutsig_0_11z = ~((celloutsig_0_7z | celloutsig_0_0z) & celloutsig_0_7z);
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[57]) & in_data[74]);
  assign celloutsig_0_13z = ~((celloutsig_0_3z | celloutsig_0_1z) & celloutsig_0_6z);
  assign celloutsig_0_14z = ~((celloutsig_0_13z | celloutsig_0_4z) & celloutsig_0_9z);
  assign celloutsig_0_17z = ~((celloutsig_0_3z | celloutsig_0_3z) & celloutsig_0_3z);
  assign celloutsig_0_20z = ~((in_data[66] | celloutsig_0_17z) & in_data[73]);
  assign celloutsig_0_22z = ~((celloutsig_0_9z | celloutsig_0_16z[7]) & celloutsig_0_12z);
  assign celloutsig_0_2z = ~((in_data[43] | in_data[70]) & celloutsig_0_0z);
  assign celloutsig_0_23z = ~((celloutsig_0_14z | celloutsig_0_1z) & celloutsig_0_20z);
  assign celloutsig_1_0z = ~((in_data[171] | in_data[98]) & in_data[110]);
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 30'h00000000;
    else if (!clkin_data[0]) celloutsig_1_3z = { in_data[123:99], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 15'h0000;
    else if (celloutsig_1_18z) celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
