
;; Function __td_ta_lookup_th_unique (__td_ta_lookup_th_unique, funcdef_no=46, decl_uid=8770, cgraph_uid=47, symbol_order=49)

Partition 0: size 216 align 16
	regs	howto
Partition 1: size 8 align 8
	addr

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25

;; Generating RTL for gimple basic block 26

;; Generating RTL for gimple basic block 27

;; Generating RTL for gimple basic block 28

;; Generating RTL for gimple basic block 29

;; Generating RTL for gimple basic block 30

;; Generating RTL for gimple basic block 31

;; Generating RTL for gimple basic block 32

;; Generating RTL for gimple basic block 33

;; Generating RTL for gimple basic block 34

;; Generating RTL for gimple basic block 35
Edge 5->16 redirected to 40
Edge 19->32 redirected to 41
Edge 22->32 redirected to 42
Edge 24->32 redirected to 43
Edge 27->32 redirected to 44
Edge 29->32 redirected to 45
Purged edges from bb 48


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 54 from 18 to 21.
Edge 10->44 redirected to 45
Edge 11->44 redirected to 45
Redirecting jump 101 from 18 to 21.
Redirecting jump 277 from 18 to 21.
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Forwarding edge 19->20 to 43 failed.
Forwarding edge 23->24 to 38 failed.
Forwarding edge 30->31 to 37 failed.
Forwarding edge 35->36 to 37 failed.
Removing jump 238.
deleting block 44
Redirecting jump 254 from 20 to 43.
Forwarding edge 46->47 to 13 failed.


try_optimize_cfg iteration 2

Merging block 20 into block 19...
Merged blocks 19 and 20.
Merged 19 and 20 without moving.
Forwarding edge 23->24 to 38 failed.
Forwarding edge 30->31 to 37 failed.
Deleted label in block 31.
Forwarding edge 35->36 to 37 failed.
Forwarding edge 46->47 to 13 failed.


try_optimize_cfg iteration 3

Forwarding edge 23->24 to 38 failed.
Forwarding edge 30->31 to 37 failed.
Forwarding edge 35->36 to 37 failed.
Forwarding edge 46->47 to 13 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 17 NOTE_INSN_DELETED)
(note 17 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 17 3 2 (set (reg/v/f:DI 139 [ ta_arg ])
        (reg:DI 5 di [ ta_arg ])) td_ta_map_lwp2thr.c:28 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 140 [ lwpid ])
        (reg:SI 4 si [ lwpid ])) td_ta_map_lwp2thr.c:28 -1
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 141 [ th ])
        (reg:DI 1 dx [ th ])) td_ta_map_lwp2thr.c:28 -1
     (nil))
(note 5 4 19 2 NOTE_INSN_FUNCTION_BEG)
(insn 19 5 20 2 (set (reg:SI 88 [ D.8941 ])
        (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 664 [0x298])) [5 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto+0 S4 A64])) td_ta_map_lwp2thr.c:35 -1
     (nil))
(insn 20 19 21 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88 [ D.8941 ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:35 -1
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) td_ta_map_lwp2thr.c:35 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 121)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (parallel [
            (set (reg:DI 142)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:40 -1
     (nil))
(insn 24 23 25 4 (set (reg:DI 143)
        (mem/f:DI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_10(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:40 -1
     (nil))
(insn 25 24 26 4 (set (reg:DI 2 cx)
        (reg:DI 142)) td_ta_map_lwp2thr.c:40 -1
     (nil))
(insn 26 25 27 4 (set (reg:SI 1 dx)
        (const_int 63 [0x3f])) td_ta_map_lwp2thr.c:40 -1
     (nil))
(insn 27 26 28 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2abd5eb74870 *.LC0>)) td_ta_map_lwp2thr.c:40 -1
     (nil))
(insn 28 27 29 4 (set (reg:DI 5 di)
        (reg:DI 143)) td_ta_map_lwp2thr.c:40 -1
     (nil))
(call_insn 29 28 30 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2abd5eb3b000 td_mod_lookup>) [0 td_mod_lookup S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:40 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2abd5eb3b000 td_mod_lookup>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 30 29 31 4 (set (reg/v:SI 90 [ err ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:40 -1
     (nil))
(insn 31 30 32 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ err ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:41 -1
     (nil))
(jump_insn 32 31 33 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) td_ta_map_lwp2thr.c:41 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 56)
(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 5 (parallel [
            (set (reg:DI 144 [ D.8943 ])
                (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                    (const_int 668 [0x29c])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:44 -1
     (nil))
(insn 35 34 36 5 (set (reg:DI 145)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -224 [0xffffffffffffff20])) [2 howto+0 S8 A128])) td_ta_map_lwp2thr.c:43 -1
     (nil))
(insn 36 35 37 5 (set (reg:DI 146)
        (mem/f:DI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_10(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:43 -1
     (nil))
(insn 37 36 38 5 (set (reg:DI 2 cx)
        (const_int 4 [0x4])) td_ta_map_lwp2thr.c:43 -1
     (nil))
(insn 38 37 39 5 (set (reg:DI 1 dx)
        (reg:DI 144 [ D.8943 ])) td_ta_map_lwp2thr.c:43 -1
     (nil))
(insn 39 38 40 5 (set (reg:DI 4 si)
        (reg:DI 145)) td_ta_map_lwp2thr.c:43 -1
     (nil))
(insn 40 39 41 5 (set (reg:DI 5 di)
        (reg:DI 146)) td_ta_map_lwp2thr.c:43 -1
     (nil))
(call_insn 41 40 42 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_pdread") [flags 0x41]  <function_decl 0x2abd5e8fc0d8 ps_pdread>) [0 ps_pdread S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:43 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_pdread") [flags 0x41]  <function_decl 0x2abd5e8fc0d8 ps_pdread>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 42 41 43 5 (set (reg/v:SI 94 [ err ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:43 -1
     (nil))
(insn 43 42 44 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ err ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:46 -1
     (nil))
(jump_insn 44 43 45 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) td_ta_map_lwp2thr.c:46 -1
     (int_list:REG_BR_PROB 3900 (nil))
 -> 116)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 6 (set (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 664 [0x298])) [5 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto+0 S4 A64])
        (const_int 3 [0x3])) td_ta_map_lwp2thr.c:48 -1
     (nil))
(insn 47 46 48 6 (set (reg:SI 95 [ D.8945 ])
        (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 668 [0x29c])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.const_thread_area+0 S4 A32])) td_ta_map_lwp2thr.c:49 -1
     (nil))
(insn 48 47 49 6 (parallel [
            (set (reg:SI 147 [ D.8945 ])
                (and:SI (reg:SI 95 [ D.8945 ])
                    (const_int -16777216 [0xffffffffff000000])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:49 -1
     (nil))
(insn 49 48 50 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 147 [ D.8945 ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:49 -1
     (nil))
(jump_insn 50 49 51 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 280)
            (pc))) td_ta_map_lwp2thr.c:49 612 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 280)
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 7 (set (reg:SI 111 [ D.8945 ])
        (bswap:SI (reg:SI 95 [ D.8945 ]))) ../sysdeps/x86/bits/byteswap.h:47 -1
     (nil))
(insn 53 52 6 7 (set (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 668 [0x29c])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.const_thread_area+0 S4 A32])
        (reg:SI 111 [ D.8945 ])) td_ta_map_lwp2thr.c:51 -1
     (nil))
(insn 6 53 54 7 (set (reg:SI 88 [ D.8941 ])
        (const_int 3 [0x3])) td_ta_map_lwp2thr.c:51 -1
     (nil))
(jump_insn 54 6 55 7 (set (pc)
        (label_ref:DI 121)) td_ta_map_lwp2thr.c:51 654 {jump}
     (nil)
 -> 121)
(barrier 55 54 56)
(code_label 56 55 57 8 3 "" [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 8 (parallel [
            (set (reg:DI 148)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:58 -1
     (nil))
(insn 59 58 60 8 (set (reg:DI 149)
        (mem/f:DI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_10(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:58 -1
     (nil))
(insn 60 59 61 8 (set (reg:DI 2 cx)
        (reg:DI 148)) td_ta_map_lwp2thr.c:58 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 1 dx)
        (const_int 64 [0x40])) td_ta_map_lwp2thr.c:58 -1
     (nil))
(insn 62 61 63 8 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2abd5eb74870 *.LC0>)) td_ta_map_lwp2thr.c:58 -1
     (nil))
(insn 63 62 64 8 (set (reg:DI 5 di)
        (reg:DI 149)) td_ta_map_lwp2thr.c:58 -1
     (nil))
(call_insn 64 63 65 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2abd5eb3b000 td_mod_lookup>) [0 td_mod_lookup S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:58 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2abd5eb3b000 td_mod_lookup>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 65 64 66 8 (set (reg/v:SI 99 [ err ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:58 -1
     (nil))
(insn 66 65 67 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 99 [ err ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:59 -1
     (nil))
(jump_insn 67 66 68 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 72)
            (pc))) td_ta_map_lwp2thr.c:59 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 72)
(note 68 67 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 9 (set (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 664 [0x298])) [5 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto+0 S4 A64])
        (const_int 1 [0x1])) td_ta_map_lwp2thr.c:60 -1
     (nil))
(jump_insn 70 69 71 9 (set (pc)
        (label_ref 256)) -1
     (nil)
 -> 256)
(barrier 71 70 72)
(code_label 72 71 73 10 6 "" [1 uses])
(note 73 72 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 99 [ err ])
            (const_int 5 [0x5]))) td_ta_map_lwp2thr.c:61 -1
     (nil))
(jump_insn 75 74 76 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 251)
            (pc))) td_ta_map_lwp2thr.c:61 612 {*jcc_1}
     (int_list:REG_BR_PROB 8629 (nil))
 -> 251)
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (parallel [
            (set (reg:DI 150)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:63 -1
     (nil))
(insn 78 77 79 11 (set (reg:DI 151)
        (mem/f:DI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_10(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:63 -1
     (nil))
(insn 79 78 80 11 (set (reg:DI 2 cx)
        (reg:DI 150)) td_ta_map_lwp2thr.c:63 -1
     (nil))
(insn 80 79 81 11 (set (reg:SI 1 dx)
        (const_int 66 [0x42])) td_ta_map_lwp2thr.c:63 -1
     (nil))
(insn 81 80 82 11 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2abd5eb74870 *.LC0>)) td_ta_map_lwp2thr.c:63 -1
     (nil))
(insn 82 81 83 11 (set (reg:DI 5 di)
        (reg:DI 151)) td_ta_map_lwp2thr.c:63 -1
     (nil))
(call_insn 83 82 84 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2abd5eb3b000 td_mod_lookup>) [0 td_mod_lookup S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:63 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2abd5eb3b000 td_mod_lookup>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 84 83 85 11 (set (reg/v:SI 101 [ err ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:63 -1
     (nil))
(insn 85 84 86 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 101 [ err ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:66 -1
     (nil))
(jump_insn 86 85 87 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 251)
            (pc))) td_ta_map_lwp2thr.c:66 612 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 251)
(note 87 86 88 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 12 (set (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 664 [0x298])) [5 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto+0 S4 A64])
        (const_int 2 [0x2])) td_ta_map_lwp2thr.c:67 -1
     (nil))
(jump_insn 89 88 90 12 (set (pc)
        (label_ref 256)) td_ta_map_lwp2thr.c:67 -1
     (nil)
 -> 256)
(barrier 90 89 269)
(code_label 269 90 91 13 20 "" [1 uses])
(note 91 269 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 93 13 (set (reg:SI 106 [ D.8945 ])
        (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 668 [0x29c])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.reg+0 S4 A32])) td_ta_map_lwp2thr.c:98 -1
     (nil))
(insn 93 92 94 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 106 [ D.8945 ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:98 -1
     (nil))
(jump_insn 94 93 95 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 251)
            (pc))) td_ta_map_lwp2thr.c:98 -1
     (int_list:REG_BR_PROB 3900 (nil))
 -> 251)
(note 95 94 96 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 14 (parallel [
            (set (reg:SI 152 [ D.8945 ])
                (and:SI (reg:SI 106 [ D.8945 ])
                    (const_int -16777216 [0xffffffffff000000])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:100 -1
     (nil))
(insn 97 96 98 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 152 [ D.8945 ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:100 -1
     (nil))
(jump_insn 98 97 99 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) td_ta_map_lwp2thr.c:100 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 103)
(note 99 98 100 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 100 99 101 15 (set (reg:SI 88 [ D.8941 ])
        (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 664 [0x298])) [5 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto+0 S4 A64])) -1
     (nil))
(jump_insn 101 100 102 15 (set (pc)
        (label_ref:DI 121)) 654 {jump}
     (nil)
 -> 121)
(barrier 102 101 103)
(code_label 103 102 104 16 10 "" [1 uses])
(note 104 103 105 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 16 (set (reg:SI 153)
        (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 676 [0x2a4])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.reg+8 S4 A32])) ../sysdeps/x86/bits/byteswap.h:47 -1
     (nil))
(insn 106 105 107 16 (set (reg:SI 97 [ D.8945 ])
        (bswap:SI (reg:SI 153))) ../sysdeps/x86/bits/byteswap.h:47 -1
     (expr_list:REG_EQUAL (bswap:SI (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                    (const_int 676 [0x2a4])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.reg+8 S4 A32]))
        (nil)))
(insn 107 106 108 16 (set (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 676 [0x2a4])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.reg+8 S4 A32])
        (reg:SI 97 [ D.8945 ])) td_ta_map_lwp2thr.c:105 -1
     (nil))
(insn 108 107 109 16 (set (reg:SI 154)
        (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 672 [0x2a0])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.reg+4 S4 A64])) ../sysdeps/x86/bits/byteswap.h:47 -1
     (nil))
(insn 109 108 110 16 (set (reg:SI 109 [ D.8945 ])
        (bswap:SI (reg:SI 154))) ../sysdeps/x86/bits/byteswap.h:47 -1
     (expr_list:REG_EQUAL (bswap:SI (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                    (const_int 672 [0x2a0])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.reg+4 S4 A64]))
        (nil)))
(insn 110 109 111 16 (set (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 672 [0x2a0])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.reg+4 S4 A64])
        (reg:SI 109 [ D.8945 ])) td_ta_map_lwp2thr.c:107 -1
     (nil))
(insn 111 110 277 16 (set (reg:SI 88 [ D.8941 ])
        (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 664 [0x298])) [5 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto+0 S4 A64])) -1
     (nil))
(jump_insn 277 111 278 16 (set (pc)
        (label_ref:DI 121)) 654 {jump}
     (nil)
 -> 121)
(barrier 278 277 280)
(code_label 280 278 279 17 21 "" [1 uses])
(note 279 280 7 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 7 279 114 17 (set (reg:SI 88 [ D.8941 ])
        (const_int 3 [0x3])) -1
     (nil))
(jump_insn 114 7 115 17 (set (pc)
        (label_ref 121)) -1
     (nil)
 -> 121)
(barrier 115 114 116)
(code_label 116 115 117 19 4 "" [2 uses])
(note 117 116 8 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 8 117 119 19 (set (reg:SI 87 [ D.8940 ])
        (const_int 1 [0x1])) td_ta_map_lwp2thr.c:47 -1
     (nil))
(jump_insn 119 8 120 19 (set (pc)
        (label_ref 244)) td_ta_map_lwp2thr.c:47 -1
     (nil)
 -> 244)
(barrier 120 119 121)
(code_label 121 120 122 21 2 "" [5 uses])
(note 122 121 123 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 123 122 124 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88 [ D.8941 ])
            (const_int 2 [0x2]))) td_ta_map_lwp2thr.c:112 -1
     (nil))
(jump_insn 124 123 301 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 193)
            (pc))) td_ta_map_lwp2thr.c:112 -1
     (int_list:REG_BR_PROB 2500 (nil))
 -> 193)
(note 301 124 125 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 125 301 126 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88 [ D.8941 ])
            (const_int 3 [0x3]))) td_ta_map_lwp2thr.c:112 -1
     (nil))
(jump_insn 126 125 302 22 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) td_ta_map_lwp2thr.c:112 -1
     (int_list:REG_BR_PROB 3333 (nil))
 -> 171)
(note 302 126 127 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 127 302 128 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88 [ D.8941 ])
            (const_int 1 [0x1]))) td_ta_map_lwp2thr.c:112 -1
     (nil))
(jump_insn 128 127 303 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 131)
            (pc))) td_ta_map_lwp2thr.c:112 -1
     (int_list:REG_BR_PROB 3333 (nil))
 -> 131)
(note 303 128 129 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(jump_insn 129 303 130 24 (set (pc)
        (label_ref:DI 284)) td_ta_map_lwp2thr.c:112 654 {jump}
     (nil)
 -> 284)
(barrier 130 129 131)
(code_label 131 130 132 25 14 "" [1 uses])
(note 132 131 133 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 133 132 134 25 (parallel [
            (set (reg:DI 155)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:119 -1
     (nil))
(insn 134 133 135 25 (set (reg:DI 156)
        (mem/f:DI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_10(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:119 -1
     (nil))
(insn 135 134 136 25 (set (reg:DI 1 dx)
        (reg:DI 155)) td_ta_map_lwp2thr.c:119 -1
     (nil))
(insn 136 135 137 25 (set (reg:SI 4 si)
        (reg/v:SI 140 [ lwpid ])) td_ta_map_lwp2thr.c:119 -1
     (nil))
(insn 137 136 138 25 (set (reg:DI 5 di)
        (reg:DI 156)) td_ta_map_lwp2thr.c:119 -1
     (nil))
(call_insn 138 137 139 25 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_lgetregs") [flags 0x41]  <function_decl 0x2abd5e8fc438 ps_lgetregs>) [0 ps_lgetregs S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:119 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_lgetregs") [flags 0x41]  <function_decl 0x2abd5e8fc438 ps_lgetregs>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 139 138 140 25 (set (reg:SI 113 [ D.8947 ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:119 -1
     (nil))
(insn 140 139 141 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 113 [ D.8947 ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:119 -1
     (nil))
(jump_insn 141 140 187 25 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) td_ta_map_lwp2thr.c:119 -1
     (int_list:REG_BR_PROB 3898 (nil))
 -> 145)
(code_label 187 141 142 26 17 "" [3 uses])
(note 142 187 11 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 11 142 143 26 (set (reg:SI 87 [ D.8940 ])
        (const_int 1 [0x1])) td_ta_map_lwp2thr.c:120 -1
     (nil))
(jump_insn 143 11 144 26 (set (pc)
        (label_ref 244)) -1
     (nil)
 -> 244)
(barrier 144 143 145)
(code_label 145 144 146 27 15 "" [1 uses])
(note 146 145 147 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 147 146 148 27 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -232 [0xffffffffffffff18])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:121 -1
     (nil))
(insn 148 147 149 27 (parallel [
            (set (reg:DI 158)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:121 -1
     (nil))
(insn 149 148 150 27 (parallel [
            (set (reg:DI 159 [ D.8946 ])
                (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                    (const_int 668 [0x29c])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:121 -1
     (nil))
(insn 150 149 151 27 (set (reg:DI 38 r9)
        (reg:DI 157)) td_ta_map_lwp2thr.c:121 -1
     (nil))
(insn 151 150 152 27 (set (reg:DI 37 r8)
        (reg:DI 158)) td_ta_map_lwp2thr.c:121 -1
     (nil))
(insn 152 151 153 27 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_ta_map_lwp2thr.c:121 -1
     (nil))
(insn 153 152 154 27 (set (reg:SI 1 dx)
        (const_int -1 [0xffffffffffffffff])) td_ta_map_lwp2thr.c:121 -1
     (nil))
(insn 154 153 155 27 (set (reg:DI 4 si)
        (reg:DI 159 [ D.8946 ])) td_ta_map_lwp2thr.c:121 -1
     (nil))
(insn 155 154 156 27 (set (reg:DI 5 di)
        (reg/v/f:DI 139 [ ta_arg ])) td_ta_map_lwp2thr.c:121 -1
     (nil))
(call_insn 156 155 157 27 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_fetch_value_local") [flags 0x43]  <function_decl 0x2abd5eb3b288 _td_fetch_value_local>) [0 _td_fetch_value_local S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:121 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_fetch_value_local") [flags 0x43]  <function_decl 0x2abd5eb3b288 _td_fetch_value_local>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 157 156 158 27 (set (reg/v:SI 115 [ terr ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:121 -1
     (nil))
(insn 158 157 159 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 115 [ terr ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:123 -1
     (nil))
(jump_insn 159 158 160 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 288)
            (pc))) td_ta_map_lwp2thr.c:123 612 {*jcc_1}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 288)
(note 160 159 161 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 161 160 162 28 (set (reg:SI 161)
        (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 672 [0x2a0])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.reg+4 S4 A64])) td_ta_map_lwp2thr.c:128 -1
     (nil))
(insn 162 161 166 28 (set (reg:DI 160 [ D.8949 ])
        (sign_extend:DI (reg:SI 161))) td_ta_map_lwp2thr.c:128 -1
     (nil))
(insn 166 162 167 28 (set (reg/f:DI 165)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -232 [0xffffffffffffff18])) [2 addr+0 S8 A64])) td_ta_map_lwp2thr.c:128 -1
     (nil))
(insn 167 166 168 28 (parallel [
            (set (reg:DI 164 [ D.8944 ])
                (plus:DI (reg:DI 160 [ D.8949 ])
                    (reg/f:DI 165)))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:128 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -232 [0xffffffffffffff18])) [2 addr+0 S8 A64])
            (reg:DI 160 [ D.8949 ]))
        (nil)))
(insn 168 167 169 28 (set (mem/f:DI (plus:DI (reg/v/f:DI 141 [ th ])
                (const_int 8 [0x8])) [2 th_62(D)->th_unique+0 S8 A64])
        (reg:DI 164 [ D.8944 ])) td_ta_map_lwp2thr.c:128 -1
     (nil))
(jump_insn 169 168 170 28 (set (pc)
        (label_ref 241)) td_ta_map_lwp2thr.c:129 -1
     (nil)
 -> 241)
(barrier 170 169 171)
(code_label 171 170 172 29 13 "" [1 uses])
(note 172 171 173 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 29 (set (reg:DI 167)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref/i:DI ("ps_get_thread_area") [flags 0x41]  <function_decl 0x2abd5e8fc870 ps_get_thread_area>)
                    ] UNSPEC_GOTPCREL)) [9  S8 A8])) td_ta_map_lwp2thr.c:134 -1
     (nil))
(insn 174 173 175 29 (set (reg/f:DI 166)
        (reg:DI 167)) td_ta_map_lwp2thr.c:134 -1
     (expr_list:REG_EQUAL (symbol_ref/i:DI ("ps_get_thread_area") [flags 0x41]  <function_decl 0x2abd5e8fc870 ps_get_thread_area>)
        (nil)))
(insn 175 174 176 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 166)
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:134 -1
     (nil))
(jump_insn 176 175 177 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 292)
            (pc))) td_ta_map_lwp2thr.c:134 612 {*jcc_1}
     (int_list:REG_BR_PROB 4673 (nil))
 -> 292)
(note 177 176 178 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 178 177 179 30 (parallel [
            (set (reg:DI 168 [ D.8950 ])
                (plus:DI (reg/v/f:DI 141 [ th ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:138 -1
     (nil))
(insn 179 178 180 30 (set (reg:SI 169)
        (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 668 [0x29c])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.const_thread_area+0 S4 A32])) td_ta_map_lwp2thr.c:138 -1
     (nil))
(insn 180 179 181 30 (set (reg:DI 170)
        (mem/f:DI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_10(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:138 -1
     (nil))
(insn 181 180 182 30 (set (reg:DI 2 cx)
        (reg:DI 168 [ D.8950 ])) td_ta_map_lwp2thr.c:138 -1
     (nil))
(insn 182 181 183 30 (set (reg:SI 1 dx)
        (reg:SI 169)) td_ta_map_lwp2thr.c:138 -1
     (nil))
(insn 183 182 184 30 (set (reg:SI 4 si)
        (reg/v:SI 140 [ lwpid ])) td_ta_map_lwp2thr.c:138 -1
     (nil))
(insn 184 183 185 30 (set (reg:DI 5 di)
        (reg:DI 170)) td_ta_map_lwp2thr.c:138 -1
     (nil))
(call_insn 185 184 186 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("ps_get_thread_area") [flags 0x41]  <function_decl 0x2abd5e8fc870 ps_get_thread_area>) [0 ps_get_thread_area S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:138 -1
     (expr_list:REG_CALL_DECL (symbol_ref/i:DI ("ps_get_thread_area") [flags 0x41]  <function_decl 0x2abd5e8fc870 ps_get_thread_area>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 186 185 188 30 (set (reg:SI 125 [ D.8947 ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:138 -1
     (nil))
(insn 188 186 189 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 125 [ D.8947 ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:138 -1
     (nil))
(jump_insn 189 188 190 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 187)
            (pc))) td_ta_map_lwp2thr.c:138 -1
     (int_list:REG_BR_PROB 3900 (nil))
 -> 187)
(note 190 189 191 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(jump_insn 191 190 192 31 (set (pc)
        (label_ref 241)) -1
     (nil)
 -> 241)
(barrier 192 191 193)
(code_label 193 192 194 32 12 "" [1 uses])
(note 194 193 195 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 195 194 196 32 (set (reg:DI 172)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref/i:DI ("ps_get_thread_area") [flags 0x41]  <function_decl 0x2abd5e8fc870 ps_get_thread_area>)
                    ] UNSPEC_GOTPCREL)) [9  S8 A8])) td_ta_map_lwp2thr.c:145 -1
     (nil))
(insn 196 195 197 32 (set (reg/f:DI 171)
        (reg:DI 172)) td_ta_map_lwp2thr.c:145 -1
     (expr_list:REG_EQUAL (symbol_ref/i:DI ("ps_get_thread_area") [flags 0x41]  <function_decl 0x2abd5e8fc870 ps_get_thread_area>)
        (nil)))
(insn 197 196 198 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 171)
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:145 -1
     (nil))
(jump_insn 198 197 199 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 296)
            (pc))) td_ta_map_lwp2thr.c:145 612 {*jcc_1}
     (int_list:REG_BR_PROB 4673 (nil))
 -> 296)
(note 199 198 200 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 201 33 (parallel [
            (set (reg:DI 173)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:149 -1
     (nil))
(insn 201 200 202 33 (set (reg:DI 174)
        (mem/f:DI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_10(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:149 -1
     (nil))
(insn 202 201 203 33 (set (reg:DI 1 dx)
        (reg:DI 173)) td_ta_map_lwp2thr.c:149 -1
     (nil))
(insn 203 202 204 33 (set (reg:SI 4 si)
        (reg/v:SI 140 [ lwpid ])) td_ta_map_lwp2thr.c:149 -1
     (nil))
(insn 204 203 205 33 (set (reg:DI 5 di)
        (reg:DI 174)) td_ta_map_lwp2thr.c:149 -1
     (nil))
(call_insn 205 204 206 33 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_lgetregs") [flags 0x41]  <function_decl 0x2abd5e8fc438 ps_lgetregs>) [0 ps_lgetregs S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:149 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_lgetregs") [flags 0x41]  <function_decl 0x2abd5e8fc438 ps_lgetregs>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 206 205 207 33 (set (reg:SI 127 [ D.8947 ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:149 -1
     (nil))
(insn 207 206 208 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 127 [ D.8947 ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:149 -1
     (nil))
(jump_insn 208 207 209 33 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 187)
            (pc))) td_ta_map_lwp2thr.c:149 -1
     (int_list:REG_BR_PROB 6102 (nil))
 -> 187)
(note 209 208 210 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 210 209 211 34 (parallel [
            (set (reg:DI 175)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -232 [0xffffffffffffff18])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:151 -1
     (nil))
(insn 211 210 212 34 (parallel [
            (set (reg:DI 176)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:151 -1
     (nil))
(insn 212 211 213 34 (parallel [
            (set (reg:DI 177 [ D.8946 ])
                (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                    (const_int 668 [0x29c])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:151 -1
     (nil))
(insn 213 212 214 34 (set (reg:DI 38 r9)
        (reg:DI 175)) td_ta_map_lwp2thr.c:151 -1
     (nil))
(insn 214 213 215 34 (set (reg:DI 37 r8)
        (reg:DI 176)) td_ta_map_lwp2thr.c:151 -1
     (nil))
(insn 215 214 216 34 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_ta_map_lwp2thr.c:151 -1
     (nil))
(insn 216 215 217 34 (set (reg:SI 1 dx)
        (const_int -1 [0xffffffffffffffff])) td_ta_map_lwp2thr.c:151 -1
     (nil))
(insn 217 216 218 34 (set (reg:DI 4 si)
        (reg:DI 177 [ D.8946 ])) td_ta_map_lwp2thr.c:151 -1
     (nil))
(insn 218 217 219 34 (set (reg:DI 5 di)
        (reg/v/f:DI 139 [ ta_arg ])) td_ta_map_lwp2thr.c:151 -1
     (nil))
(call_insn 219 218 220 34 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_fetch_value_local") [flags 0x43]  <function_decl 0x2abd5eb3b288 _td_fetch_value_local>) [0 _td_fetch_value_local S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:151 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_fetch_value_local") [flags 0x43]  <function_decl 0x2abd5eb3b288 _td_fetch_value_local>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 220 219 221 34 (set (reg/v:SI 129 [ terr ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:151 -1
     (nil))
(insn 221 220 222 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 129 [ terr ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:153 -1
     (nil))
(jump_insn 222 221 223 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 300)
            (pc))) td_ta_map_lwp2thr.c:153 612 {*jcc_1}
     (int_list:REG_BR_PROB 6102 (nil))
 -> 300)
(note 223 222 224 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 224 223 225 35 (parallel [
            (set (reg:DI 178 [ D.8950 ])
                (plus:DI (reg/v/f:DI 141 [ th ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:156 -1
     (nil))
(insn 225 224 226 35 (set (reg:SI 179)
        (mem:SI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 672 [0x2a0])) [0 MEM[(struct td_thragent_t *)ta_arg_10(D)].ta_howto_data.reg_thread_area+4 S4 A64])) td_ta_map_lwp2thr.c:156 -1
     (nil))
(insn 226 225 227 35 (set (reg/f:DI 181)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -232 [0xffffffffffffff18])) [2 addr+0 S8 A64])) td_ta_map_lwp2thr.c:156 -1
     (nil))
(insn 227 226 228 35 (parallel [
            (set (reg:DI 180 [ D.8951 ])
                (ashiftrt:DI (reg/f:DI 181)
                    (subreg:QI (reg:SI 179) 0)))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:156 -1
     (expr_list:REG_EQUAL (ashiftrt:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -232 [0xffffffffffffff18])) [2 addr+0 S8 A64])
            (subreg:QI (reg:SI 179) 0))
        (nil)))
(insn 228 227 229 35 (set (reg:DI 182)
        (mem/f:DI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_10(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:156 -1
     (nil))
(insn 229 228 230 35 (set (reg:DI 2 cx)
        (reg:DI 178 [ D.8950 ])) td_ta_map_lwp2thr.c:156 -1
     (nil))
(insn 230 229 231 35 (set (reg:SI 1 dx)
        (subreg:SI (reg:DI 180 [ D.8951 ]) 0)) td_ta_map_lwp2thr.c:156 -1
     (nil))
(insn 231 230 232 35 (set (reg:SI 4 si)
        (reg/v:SI 140 [ lwpid ])) td_ta_map_lwp2thr.c:156 -1
     (nil))
(insn 232 231 233 35 (set (reg:DI 5 di)
        (reg:DI 182)) td_ta_map_lwp2thr.c:156 -1
     (nil))
(call_insn 233 232 234 35 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref/i:DI ("ps_get_thread_area") [flags 0x41]  <function_decl 0x2abd5e8fc870 ps_get_thread_area>) [0 ps_get_thread_area S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:156 -1
     (expr_list:REG_CALL_DECL (symbol_ref/i:DI ("ps_get_thread_area") [flags 0x41]  <function_decl 0x2abd5e8fc870 ps_get_thread_area>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 234 233 235 35 (set (reg:SI 137 [ D.8947 ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:156 -1
     (nil))
(insn 235 234 236 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 137 [ D.8947 ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:156 -1
     (nil))
(jump_insn 236 235 240 35 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 187)
            (pc))) td_ta_map_lwp2thr.c:156 -1
     (int_list:REG_BR_PROB 3900 (nil))
 -> 187)
(note 240 236 241 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(code_label 241 240 242 37 16 "" [2 uses])
(note 242 241 243 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 243 242 14 37 (set (mem/f:DI (reg/v/f:DI 141 [ th ]) [2 th_62(D)->th_ta_p+0 S8 A64])
        (reg/v/f:DI 139 [ ta_arg ])) td_ta_map_lwp2thr.c:166 -1
     (nil))
(insn 14 243 281 37 (set (reg:SI 87 [ D.8940 ])
        (const_int 0 [0])) td_ta_map_lwp2thr.c:168 -1
     (nil))
(jump_insn 281 14 282 37 (set (pc)
        (label_ref 244)) td_ta_map_lwp2thr.c:168 -1
     (nil)
 -> 244)
(barrier 282 281 284)
(code_label 284 282 283 38 22 "" [1 uses])
(note 283 284 10 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 10 283 285 38 (set (reg:SI 87 [ D.8940 ])
        (const_int 15 [0xf])) td_ta_map_lwp2thr.c:115 -1
     (nil))
(jump_insn 285 10 286 38 (set (pc)
        (label_ref 244)) -1
     (nil)
 -> 244)
(barrier 286 285 288)
(code_label 288 286 287 39 23 "" [1 uses])
(note 287 288 12 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 12 287 289 39 (set (reg:SI 87 [ D.8940 ])
        (reg/v:SI 115 [ terr ])) -1
     (nil))
(jump_insn 289 12 290 39 (set (pc)
        (label_ref 244)) -1
     (nil)
 -> 244)
(barrier 290 289 292)
(code_label 292 290 291 40 24 "" [1 uses])
(note 291 292 16 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 16 291 293 40 (set (reg:SI 87 [ D.8940 ])
        (const_int 14 [0xe])) td_ta_map_lwp2thr.c:135 -1
     (nil))
(jump_insn 293 16 294 40 (set (pc)
        (label_ref 244)) -1
     (nil)
 -> 244)
(barrier 294 293 296)
(code_label 296 294 295 41 25 "" [1 uses])
(note 295 296 13 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 13 295 297 41 (set (reg:SI 87 [ D.8940 ])
        (const_int 14 [0xe])) td_ta_map_lwp2thr.c:135 -1
     (nil))
(jump_insn 297 13 298 41 (set (pc)
        (label_ref 244)) -1
     (nil)
 -> 244)
(barrier 298 297 300)
(code_label 300 298 299 42 26 "" [1 uses])
(note 299 300 15 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 15 299 244 42 (set (reg:SI 87 [ D.8940 ])
        (reg/v:SI 129 [ terr ])) -1
     (nil))
(code_label 244 15 245 43 11 "" [8 uses])
(note 245 244 246 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 246 245 247 43 (set (reg:SI 138 [ <retval> ])
        (reg:SI 87 [ D.8940 ])) -1
     (nil))
(jump_insn 247 246 248 43 (set (pc)
        (label_ref 273)) -1
     (nil)
 -> 273)
(barrier 248 247 251)
(code_label 251 248 252 45 9 "" [3 uses])
(note 252 251 9 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 9 252 254 45 (set (reg:SI 87 [ D.8940 ])
        (const_int 15 [0xf])) td_ta_map_lwp2thr.c:91 -1
     (nil))
(jump_insn 254 9 255 45 (set (pc)
        (label_ref:DI 244)) 654 {jump}
     (nil)
 -> 244)
(barrier 255 254 256)
(code_label 256 255 257 46 7 "" [2 uses])
(note 257 256 258 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 258 257 259 46 (parallel [
            (set (reg:DI 184 [ D.8946 ])
                (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                    (const_int 668 [0x29c])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:95 -1
     (nil))
(insn 259 258 260 46 (set (reg:DI 185)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -224 [0xffffffffffffff20])) [2 howto+0 S8 A128])) td_ta_map_lwp2thr.c:94 -1
     (nil))
(insn 260 259 261 46 (set (reg:DI 186)
        (mem/f:DI (plus:DI (reg/v/f:DI 139 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_10(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:94 -1
     (nil))
(insn 261 260 262 46 (set (reg:DI 2 cx)
        (const_int 12 [0xc])) td_ta_map_lwp2thr.c:94 -1
     (nil))
(insn 262 261 263 46 (set (reg:DI 1 dx)
        (reg:DI 184 [ D.8946 ])) td_ta_map_lwp2thr.c:94 -1
     (nil))
(insn 263 262 264 46 (set (reg:DI 4 si)
        (reg:DI 185)) td_ta_map_lwp2thr.c:94 -1
     (nil))
(insn 264 263 265 46 (set (reg:DI 5 di)
        (reg:DI 186)) td_ta_map_lwp2thr.c:94 -1
     (nil))
(call_insn 265 264 266 46 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_pdread") [flags 0x41]  <function_decl 0x2abd5e8fc0d8 ps_pdread>) [0 ps_pdread S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:94 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_pdread") [flags 0x41]  <function_decl 0x2abd5e8fc0d8 ps_pdread>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 266 265 267 46 (set (reg/v:SI 105 [ err ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:94 -1
     (nil))
(insn 267 266 268 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 105 [ err ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:96 -1
     (nil))
(jump_insn 268 267 272 46 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) td_ta_map_lwp2thr.c:96 -1
     (int_list:REG_BR_PROB 3900 (nil))
 -> 116)
(note 272 268 270 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(jump_insn 270 272 271 47 (set (pc)
        (label_ref 269)) -1
     (nil)
 -> 269)
(barrier 271 270 273)
(code_label 273 271 276 48 1 "" [1 uses])
(note 276 273 274 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 274 276 275 48 (set (reg/i:SI 0 ax)
        (reg:SI 138 [ <retval> ])) td_ta_map_lwp2thr.c:169 -1
     (nil))
(insn 275 274 0 48 (use (reg/i:SI 0 ax)) td_ta_map_lwp2thr.c:169 -1
     (nil))

;; Function td_ta_map_lwp2thr (td_ta_map_lwp2thr, funcdef_no=47, decl_uid=5880, cgraph_uid=48, symbol_order=50)

Partition 0: size 8 align 8
	list

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18
Edge 4->17 redirected to 25
Edge 12->17 redirected to 26


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 6->7 to 10 failed.
Forwarding edge 24->25 to 13 failed.


try_optimize_cfg iteration 2

Forwarding edge 6->7 to 10 failed.
Forwarding edge 24->25 to 13 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 100 [ ta_arg ])
        (reg:DI 5 di [ ta_arg ])) td_ta_map_lwp2thr.c:174 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 101 [ lwpid ])
        (reg:SI 4 si [ lwpid ])) td_ta_map_lwp2thr.c:174 -1
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 102 [ th ])
        (reg:DI 1 dx [ th ])) td_ta_map_lwp2thr.c:174 -1
     (nil))
(note 5 4 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 5 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("__td_debug") [flags 0x42]  <var_decl 0x2abd5eb22240 __td_debug>) [4 __td_debug+0 S4 A32])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:177 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) td_ta_map_lwp2thr.c:177 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 20)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg:DI 1 dx)
        (const_int 18 [0x12])) td_ta_map_lwp2thr.c:177 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2abd5eba9a20 *.LC2>)) td_ta_map_lwp2thr.c:177 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 5 di)
        (const_int 2 [0x2])) td_ta_map_lwp2thr.c:177 -1
     (nil))
(call_insn 19 18 20 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2abd5e892288 write>) [0 write S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:177 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2abd5e892288 write>)
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(code_label 20 19 21 5 44 "" [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 5 (set (reg/f:DI 103)
        (symbol_ref:DI ("__td_agent_list") [flags 0x42]  <var_decl 0x2abd5eb223f0 __td_agent_list>)) thread_dbP.h:135 -1
     (nil))
(insn 23 22 24 5 (set (reg/v/f:DI 98 [ runp ])
        (mem/f/c:DI (reg/f:DI 103) [2 __td_agent_list.next+0 S8 A64])) thread_dbP.h:135 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 104)
        (symbol_ref:DI ("__td_agent_list") [flags 0x42]  <var_decl 0x2abd5eb223f0 __td_agent_list>)) thread_dbP.h:135 -1
     (nil))
(insn 25 24 26 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 98 [ runp ])
            (reg:DI 104))) thread_dbP.h:135 -1
     (nil))
(jump_insn 26 25 27 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 127)
            (pc))) thread_dbP.h:135 612 {*jcc_1}
     (int_list:REG_BR_PROB 450 (nil))
 -> 127)
(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 100 [ ta_arg ])
            (reg/v/f:DI 98 [ runp ]))) thread_dbP.h:136 -1
     (nil))
(jump_insn 29 28 32 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) thread_dbP.h:136 -1
     (int_list:REG_BR_PROB 450 (nil))
 -> 110)
(note 32 29 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 30 32 31 7 (set (pc)
        (label_ref 39)) thread_dbP.h:136 -1
     (nil)
 -> 39)
(barrier 31 30 44)
(code_label 44 31 33 8 49 "" [1 uses])
(note 33 44 34 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 100 [ ta_arg ])
            (reg/v/f:DI 98 [ runp ]))) thread_dbP.h:136 -1
     (nil))
(jump_insn 35 34 38 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) thread_dbP.h:136 -1
     (int_list:REG_BR_PROB 450 (nil))
 -> 110)
(note 38 35 36 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 36 38 37 9 (set (pc)
        (label_ref 41)) thread_dbP.h:136 -1
     (nil)
 -> 41)
(barrier 37 36 39)
(code_label 39 37 40 10 47 "" [1 uses])
(note 40 39 41 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(code_label 41 40 42 11 48 "" [1 uses])
(note 42 41 43 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 45 11 (set (reg/v/f:DI 98 [ runp ])
        (mem/f:DI (reg/v/f:DI 98 [ runp ]) [2 runp_37->next+0 S8 A64])) thread_dbP.h:135 -1
     (nil))
(insn 45 43 46 11 (set (reg:DI 105)
        (symbol_ref:DI ("__td_agent_list") [flags 0x42]  <var_decl 0x2abd5eb223f0 __td_agent_list>)) thread_dbP.h:135 -1
     (nil))
(insn 46 45 47 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 98 [ runp ])
            (reg:DI 105))) thread_dbP.h:135 -1
     (nil))
(jump_insn 47 46 50 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) thread_dbP.h:135 -1
     (int_list:REG_BR_PROB 9550 (nil))
 -> 44)
(note 50 47 6 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 6 50 48 12 (set (reg:SI 87 [ D.8956 ])
        (const_int 8 [0x8])) td_ta_map_lwp2thr.c:181 -1
     (nil))
(jump_insn 48 6 49 12 (set (pc)
        (label_ref 105)) thread_dbP.h:135 -1
     (nil)
 -> 105)
(barrier 49 48 116)
(code_label 116 49 51 13 54 "" [1 uses])
(note 51 116 52 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 13 (parallel [
            (set (reg:DI 106 [ D.8959 ])
                (plus:DI (reg/v/f:DI 100 [ ta_arg ])
                    (const_int 264 [0x108])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:190 -1
     (nil))
(insn 53 52 54 13 (set (reg:DI 107)
        (mem/f:DI (plus:DI (reg/v/f:DI 100 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_7(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:190 -1
     (nil))
(insn 54 53 55 13 (set (reg:DI 2 cx)
        (reg:DI 106 [ D.8959 ])) td_ta_map_lwp2thr.c:190 -1
     (nil))
(insn 55 54 56 13 (set (reg:SI 1 dx)
        (const_int 23 [0x17])) td_ta_map_lwp2thr.c:190 -1
     (nil))
(insn 56 55 57 13 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2abd5eb74870 *.LC0>)) td_ta_map_lwp2thr.c:190 -1
     (nil))
(insn 57 56 58 13 (set (reg:DI 5 di)
        (reg:DI 107)) td_ta_map_lwp2thr.c:190 -1
     (nil))
(call_insn 58 57 59 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2abd5eb3b000 td_mod_lookup>) [0 td_mod_lookup S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:190 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2abd5eb3b000 td_mod_lookup>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 59 58 60 13 (set (reg:SI 92 [ D.8961 ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:190 -1
     (nil))
(insn 60 59 61 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ D.8961 ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:190 -1
     (nil))
(jump_insn 61 60 90 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) td_ta_map_lwp2thr.c:190 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 65)
(code_label 90 61 62 14 52 "" [1 uses])
(note 62 90 7 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 7 62 63 14 (set (reg:SI 87 [ D.8956 ])
        (const_int 1 [0x1])) td_ta_map_lwp2thr.c:181 -1
     (nil))
(jump_insn 63 7 64 14 (set (pc)
        (label_ref 105)) -1
     (nil)
 -> 105)
(barrier 64 63 65)
(code_label 65 64 66 15 50 "" [1 uses])
(note 66 65 67 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 113 15 (set (reg/f:DI 89 [ D.8958 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 100 [ ta_arg ])
                (const_int 264 [0x108])) [2 MEM[(struct td_thragent_t *)ta_arg_7(D)].ta_addr___stack_user+0 S8 A64])) -1
     (nil))
(code_label 113 67 68 16 53 "" [1 uses])
(note 68 113 69 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 16 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [2 list+0 S8 A64])
        (reg/f:DI 89 [ D.8958 ])) td_ta_map_lwp2thr.c:190 -1
     (nil))
(insn 70 69 71 16 (parallel [
            (set (reg:DI 108)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:194 -1
     (nil))
(insn 71 70 72 16 (parallel [
            (set (reg:DI 109 [ D.8962 ])
                (plus:DI (reg/v/f:DI 100 [ ta_arg ])
                    (const_int 188 [0xbc])))
            (clobber (reg:CC 17 flags))
        ]) td_ta_map_lwp2thr.c:194 -1
     (nil))
(insn 72 71 73 16 (set (reg:DI 38 r9)
        (reg:DI 108)) td_ta_map_lwp2thr.c:194 -1
     (nil))
(insn 73 72 74 16 (set (reg:DI 37 r8)
        (reg/f:DI 89 [ D.8958 ])) td_ta_map_lwp2thr.c:194 -1
     (nil))
(insn 74 73 75 16 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_ta_map_lwp2thr.c:194 -1
     (nil))
(insn 75 74 76 16 (set (reg:SI 1 dx)
        (const_int 15 [0xf])) td_ta_map_lwp2thr.c:194 -1
     (nil))
(insn 76 75 77 16 (set (reg:DI 4 si)
        (reg:DI 109 [ D.8962 ])) td_ta_map_lwp2thr.c:194 -1
     (nil))
(insn 77 76 78 16 (set (reg:DI 5 di)
        (reg/v/f:DI 100 [ ta_arg ])) td_ta_map_lwp2thr.c:194 -1
     (nil))
(call_insn 78 77 79 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2abd5eb3b1b0 _td_fetch_value>) [0 _td_fetch_value S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:194 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2abd5eb3b1b0 _td_fetch_value>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 79 78 80 16 (set (reg/v:SI 94 [ err ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:194 -1
     (nil))
(insn 80 79 81 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ err ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:195 -1
     (nil))
(jump_insn 81 80 82 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 131)
            (pc))) td_ta_map_lwp2thr.c:195 612 {*jcc_1}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 131)
(note 82 81 83 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 84 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [2 list+0 S8 A64])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:198 -1
     (nil))
(jump_insn 84 83 85 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 98)
            (pc))) td_ta_map_lwp2thr.c:198 -1
     (int_list:REG_BR_PROB 8500 (nil))
 -> 98)
(note 85 84 86 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 86 85 87 18 (set (reg:DI 110)
        (mem/f:DI (plus:DI (reg/v/f:DI 100 [ ta_arg ])
                (const_int 16 [0x10])) [2 MEM[(struct td_thragent_t *)ta_arg_7(D)].ph+0 S8 A64])) td_ta_map_lwp2thr.c:200 -1
     (nil))
(insn 87 86 88 18 (set (reg:DI 5 di)
        (reg:DI 110)) td_ta_map_lwp2thr.c:200 -1
     (nil))
(call_insn 88 87 89 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_getpid") [flags 0x41]  <function_decl 0x2abd5e8fc798 ps_getpid>) [0 ps_getpid S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:200 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_getpid") [flags 0x41]  <function_decl 0x2abd5e8fc798 ps_getpid>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 89 88 91 18 (set (reg:SI 97 [ D.8957 ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:200 -1
     (nil))
(insn 91 89 92 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 97 [ D.8957 ])
            (reg/v:SI 101 [ lwpid ]))) td_ta_map_lwp2thr.c:200 -1
     (nil))
(jump_insn 92 91 93 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) td_ta_map_lwp2thr.c:200 -1
     (int_list:REG_BR_PROB 7200 (nil))
 -> 90)
(note 93 92 94 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 19 (set (mem/f:DI (reg/v/f:DI 102 [ th ]) [2 th_28(D)->th_ta_p+0 S8 A64])
        (reg/v/f:DI 100 [ ta_arg ])) td_ta_map_lwp2thr.c:202 -1
     (nil))
(insn 95 94 9 19 (set (mem/f:DI (plus:DI (reg/v/f:DI 102 [ th ])
                (const_int 8 [0x8])) [2 th_28(D)->th_unique+0 S8 A64])
        (const_int 0 [0])) td_ta_map_lwp2thr.c:203 -1
     (nil))
(insn 9 95 96 19 (set (reg:SI 87 [ D.8956 ])
        (const_int 0 [0])) td_ta_map_lwp2thr.c:204 -1
     (nil))
(jump_insn 96 9 97 19 (set (pc)
        (label_ref 105)) td_ta_map_lwp2thr.c:204 -1
     (nil)
 -> 105)
(barrier 97 96 98)
(code_label 98 97 99 20 51 "" [1 uses])
(note 99 98 100 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 100 99 101 20 (set (reg:DI 1 dx)
        (reg/v/f:DI 102 [ th ])) td_ta_map_lwp2thr.c:207 -1
     (nil))
(insn 101 100 102 20 (set (reg:SI 4 si)
        (reg/v:SI 101 [ lwpid ])) td_ta_map_lwp2thr.c:207 -1
     (nil))
(insn 102 101 103 20 (set (reg:DI 5 di)
        (reg/v/f:DI 100 [ ta_arg ])) td_ta_map_lwp2thr.c:207 -1
     (nil))
(call_insn 103 102 104 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__td_ta_lookup_th_unique") [flags 0x1]  <function_decl 0x2abd5eb3b5e8 __td_ta_lookup_th_unique>) [0 __td_ta_lookup_th_unique S1 A8])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:207 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__td_ta_lookup_th_unique") [flags 0x1]  <function_decl 0x2abd5eb3b5e8 __td_ta_lookup_th_unique>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 104 103 124 20 (set (reg:SI 87 [ D.8956 ])
        (reg:SI 0 ax)) td_ta_map_lwp2thr.c:207 -1
     (nil))
(jump_insn 124 104 125 20 (set (pc)
        (label_ref 105)) td_ta_map_lwp2thr.c:207 -1
     (nil)
 -> 105)
(barrier 125 124 127)
(code_label 127 125 126 21 55 "" [1 uses])
(note 126 127 10 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 10 126 128 21 (set (reg:SI 87 [ D.8956 ])
        (const_int 8 [0x8])) td_ta_map_lwp2thr.c:181 -1
     (nil))
(jump_insn 128 10 129 21 (set (pc)
        (label_ref 105)) -1
     (nil)
 -> 105)
(barrier 129 128 131)
(code_label 131 129 130 22 56 "" [1 uses])
(note 130 131 8 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 8 130 105 22 (set (reg:SI 87 [ D.8956 ])
        (reg/v:SI 94 [ err ])) -1
     (nil))
(code_label 105 8 106 23 45 "" [5 uses])
(note 106 105 107 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 23 (set (reg:SI 99 [ <retval> ])
        (reg:SI 87 [ D.8956 ])) -1
     (nil))
(jump_insn 108 107 109 23 (set (pc)
        (label_ref 120)) -1
     (nil)
 -> 120)
(barrier 109 108 110)
(code_label 110 109 111 24 46 "" [2 uses])
(note 111 110 112 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 114 24 (set (reg/f:DI 89 [ D.8958 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 100 [ ta_arg ])
                (const_int 264 [0x108])) [2 MEM[(struct td_thragent_t *)ta_arg_7(D)].ta_addr___stack_user+0 S8 A64])) td_ta_map_lwp2thr.c:190 -1
     (nil))
(insn 114 112 115 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 89 [ D.8958 ])
            (const_int 0 [0]))) td_ta_map_lwp2thr.c:190 -1
     (nil))
(jump_insn 115 114 119 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) td_ta_map_lwp2thr.c:190 -1
     (int_list:REG_BR_PROB 9328 (nil))
 -> 113)
(note 119 115 117 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(jump_insn 117 119 118 25 (set (pc)
        (label_ref 116)) -1
     (nil)
 -> 116)
(barrier 118 117 120)
(code_label 120 118 123 26 43 "" [1 uses])
(note 123 120 121 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 121 123 122 26 (set (reg/i:SI 0 ax)
        (reg:SI 99 [ <retval> ])) td_ta_map_lwp2thr.c:208 -1
     (nil))
(insn 122 121 0 26 (use (reg/i:SI 0 ax)) td_ta_map_lwp2thr.c:208 -1
     (nil))
