
<!DOCTYPE html>
<html lang="zh">
<head>
  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="HandheldFriendly" content="True" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="robots" content="index, follow" />

  <link href="https://fonts.googleapis.com/css?family=Source+Code+Pro|Source+Sans+Pro:300,400,400i,700" rel="stylesheet">

    <link rel="stylesheet/less" type="text/css" href="http://guqian110.github.io/theme/stylesheet/style.less">
    <script src="//cdnjs.cloudflare.com/ajax/libs/less.js/2.5.1/less.min.js" type="text/javascript"></script>

  <link rel="stylesheet" type="text/css" href="http://guqian110.github.io/theme/pygments/monokai.min.css">
  <link rel="stylesheet" type="text/css" href="http://guqian110.github.io/theme/font-awesome/css/font-awesome.min.css">


    <link href="http://guqian110.github.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="Qian's Blog Atom">


    <link rel="shortcut icon" href="images/favicon.png" type="image/x-icon">
    <link rel="icon" href="images/favicon.png" type="image/x-icon">


    <!-- Chrome, Firefox OS and Opera -->
    <meta name="theme-color" content="#333333">
    <!-- Windows Phone -->
    <meta name="msapplication-navbutton-color" content="#333333">
    <!-- iOS Safari -->
    <meta name="apple-mobile-web-app-capable" content="yes">
    <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
    <!-- Microsoft EDGE -->
    <meta name="msapplication-TileColor" content="#333333">

<meta name="author" content="Qian Gu" />
<meta name="description" content="总结 FPGA 中的脉冲边沿检测方法" />
<meta name="keywords" content="pulse edge detection">

<meta property="og:site_name" content="Qian's Blog"/>
<meta property="og:title" content="脉冲边沿检测"/>
<meta property="og:description" content="总结 FPGA 中的脉冲边沿检测方法"/>
<meta property="og:locale" content="zh_CN"/>
<meta property="og:url" content="http://guqian110.github.io/posts/ic/pulse_edge_detection.html"/>
<meta property="og:type" content="article"/>
<meta property="article:published_time" content="2014-04-08 18:33:00+08:00"/>
<meta property="article:modified_time" content=""/>
<meta property="article:author" content="http://guqian110.github.io/author/qian-gu.html">
<meta property="article:section" content="IC"/>
<meta property="article:tag" content="pulse edge detection"/>
<meta property="og:image" content="images/logo.png">

  <title>Qian's Blog &ndash; 脉冲边沿检测</title>

</head>
<body>
  <aside>
    <div>
      <a href="http://guqian110.github.io">
        <img src="images/logo.png" alt="Flex" title="Flex">
      </a>
      <h1><a href="http://guqian110.github.io">Flex</a></h1>

<p>The minimalist Pelican theme</p>

      <ul class="social">
        <li><a class="sc-Github" href="https://github.com/guqian1110" target="_blank"><i class="fa fa-Github"></i></a></li>
        <li><a class="sc-rss" href="/blog/feeds/all.atom.xml" target="_blank"><i class="fa fa-rss"></i></a></li>
      </ul>
    </div>


  </aside>
  <main>

    <nav>
      <a href="http://guqian110.github.io">Home</a>

      <a href="/archives.html">Archives</a>
      <a href="/categories.html">Categories</a>
      <a href="/tags.html">Tags</a>

      <a href="http://guqian110.github.io/feeds/all.atom.xml">Atom</a>

    </nav>

<article class="single">
  <header>
      
    <h1 id="pulse_edge_detection">脉冲边沿检测</h1>
    <p>
      Posted on 2014-04-d 18:33 in <a href="http://guqian110.github.io/category/ic.html">IC</a>

    </p>
  </header>


  <div>
    <p>脉冲边沿检测是 FPGA 设计中经常用到的方法，本文总结一下其原理和实现代码，可以将其加入我们自己的代码库中，以备以后使用 。</p>
<p><br></p>
<h2>脉冲边沿检测原理</h2>
<hr>
<p><img alt="pulse" src="/images/learning-fpga-pulse-edge-detection/pulse.jpg"></p>
<p>如图，任何一个脉冲既有上升沿也有下降沿，系统的时钟周期一定要比脉冲宽度小，而且越小越好，即频率越高越好 。</p>
<p><strong>脉冲边沿的特点就是：边沿两侧的电平发生了变化 。</strong> 利用这一点，我们就可以设计出检测边沿的方法 。</p>
<p><strong>操作方法：</strong> 建立 2 个寄存器，形成二级寄存器，在时钟触发中，首先把数据送入第一个寄存器中，然后在下一个时钟上沿到来时，将第一个寄存器中的数据存入第二个寄存器，也就是说第二个寄存器中的数据始终比第一个寄存器晚一个周期，即晚一个数据 。根据系统时钟检测，如果前后进来的信号发生了变化，可以用异或运算，异或结果为1，说明电平发生了变化，有边沿产生。</p>
<p><br></p>
<h2>脉冲边沿检测方法</h2>
<hr>
<h3>检测是否有边沿</h3>
<p><strong>程序：</strong></p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="no">DETECT_EDGE</span> <span class="p">(</span>  
    <span class="n">clk</span><span class="p">,</span><span class="n">rst_n</span><span class="p">,</span><span class="n">trig_in</span><span class="p">,</span><span class="n">trig_edge</span>  
    <span class="p">);</span>

    <span class="k">input</span> <span class="n">clk</span><span class="p">;</span>  
    <span class="k">input</span> <span class="n">rst_n</span><span class="p">;</span>  
    <span class="k">input</span> <span class="n">trig_in</span><span class="p">;</span>

    <span class="k">output</span> <span class="n">trigedge</span><span class="p">;</span>

    <span class="kt">reg</span> <span class="n">trig_r1</span><span class="p">;</span>  
    <span class="kt">reg</span> <span class="n">trig_r2</span><span class="p">;</span>

    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span> <span class="k">begin</span>  
        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span> <span class="k">begin</span>  
            <span class="n">trig_r1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>  
            <span class="n">trig_r2</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>  
        <span class="k">end</span>  
        <span class="k">else</span> <span class="k">begin</span>  
            <span class="n">trig_r1</span> <span class="o">&lt;=</span> <span class="n">trig_in</span><span class="p">;</span>  
            <span class="n">trig_r2</span> <span class="o">&lt;=</span> <span class="n">trig_r1</span><span class="p">;</span>  
        <span class="k">end</span>  
    <span class="k">end</span>

    <span class="k">assign</span> <span class="n">trigEdge</span> <span class="o">=</span> <span class="n">trig_r1</span> <span class="o">^</span> <span class="n">trig_r2</span><span class="p">;</span>

<span class="k">endmodule</span>
</pre></div>
</td></tr></table>

<p><strong>综合结果：</strong></p>
<p><img alt="rtl1" src="/images/learning-fpga-pulse-edge-detection/rtl1.png"></p>
<p><strong>仿真结果：</strong></p>
<p><img alt="sim1" src="/images/learning-fpga-pulse-edge-detection/sim1.png"></p>
<h3>检测 上/下 边沿</h3>
<p><strong>下降沿检测原理：</strong> 将第一个寄存器中的数据取反与第二个寄存器的数据相与，产生的数存入一个新的寄存器里，这样产生的结果是当第一个寄存器中的数据由 1 变为 0 时，就会在新的寄存器里产生一个高电平，并维持一个周期 。</p>
<p><strong>上升沿检测原理：</strong> 将第二个寄存器中的数据取反与第一个寄存器的数据相与，产生的数存入一个新的寄存器里，这样产生的结果是当第一个寄存器中的数据由 0 变为 1 时（上升沿，此时 r1 变为 1，但 r2 仍保持前一周期的 0），就会在新的寄存器里产生一个高电平，并维持一个周期 。</p>
<p><strong>程序：</strong></p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="no">DETECT_EDGE</span> <span class="p">(</span>  
    <span class="n">clk</span><span class="p">,</span><span class="n">rst_n</span><span class="p">,</span><span class="n">trig_in</span><span class="p">,</span><span class="n">trig_pos_edge</span><span class="p">,</span><span class="n">trig_neg_edge</span>  
    <span class="p">);</span>

    <span class="k">input</span> <span class="n">clk</span><span class="p">;</span>  
    <span class="k">input</span> <span class="n">rst_n</span><span class="p">;</span>  
    <span class="k">input</span> <span class="n">trig_in</span><span class="p">;</span>

    <span class="k">output</span> <span class="n">trig_pos_edge</span><span class="p">;</span>  
    <span class="k">output</span> <span class="n">trig_neg_edge</span><span class="p">;</span>

    <span class="kt">reg</span> <span class="n">trig_r0</span><span class="p">;</span>  
    <span class="kt">reg</span> <span class="n">trig_r1</span><span class="p">;</span>  
    <span class="kt">reg</span> <span class="n">trig_r2</span><span class="p">;</span>

    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span> <span class="k">begin</span>  
        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span> <span class="k">begin</span>  
            <span class="n">trig_r0</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>  
            <span class="n">trig_r1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>  
            <span class="n">trig_r2</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>  
        <span class="k">end</span>  
        <span class="k">else</span> <span class="k">begin</span>  
            <span class="n">trig_r0</span> <span class="o">&lt;=</span> <span class="n">trig_in</span><span class="p">;</span>  
            <span class="n">trig_r1</span> <span class="o">&lt;=</span> <span class="n">trig_r0</span><span class="p">;</span>  
            <span class="n">trig_r2</span> <span class="o">&lt;=</span> <span class="n">trig_r1</span><span class="p">;</span>  
        <span class="k">end</span>  
    <span class="k">end</span>

    <span class="k">assign</span> <span class="n">trig_pos_edge</span> <span class="o">=</span> <span class="n">trig_r1</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">!</span><span class="n">trig_r2</span><span class="p">);</span>    <span class="c1">// Detect posedge  </span>
    <span class="k">assign</span> <span class="n">trig_neg_edge</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">trig_r1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">trig_r2</span><span class="p">;</span>    <span class="c1">// Detect negedge</span>

<span class="k">endmodule</span>
</pre></div>
</td></tr></table>

<p><strong>综合结果：</strong></p>
<p><img alt="rtl2" src="/images/learning-fpga-pulse-edge-detection/rtl2.png"></p>
<p><strong>仿真结果：</strong></p>
<p><img alt="sim2" src="/images/learning-fpga-pulse-edge-detection/sim2.png"></p>
<p><br></p>
<p><strong>另外一种写法：</strong></p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="no">DETECT_EDGE</span> <span class="p">(</span>  
    <span class="n">clk</span><span class="p">,</span><span class="n">rst_n</span><span class="p">,</span><span class="n">trig_in</span><span class="p">,</span><span class="n">tirg_pos_edge</span><span class="p">,</span><span class="n">trig_neg_edge</span>  
    <span class="p">);</span>

    <span class="k">input</span> <span class="n">clk</span><span class="p">;</span>  
    <span class="k">input</span> <span class="n">rst_n</span><span class="p">;</span>  
    <span class="k">input</span> <span class="n">trig_in</span><span class="p">;</span>

    <span class="k">output</span> <span class="n">trig_pos_edge</span><span class="p">;</span>  
    <span class="k">output</span> <span class="n">trig_neg_edge</span><span class="p">;</span>

    <span class="kt">reg</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">trig_r</span><span class="p">;</span>

    <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span> <span class="k">begin</span>  
        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>  
            <span class="n">trig_r</span> <span class="o">&lt;=</span> <span class="mh">3</span><span class="mb">&#39;b0</span><span class="p">;</span>  
        <span class="k">else</span>  
            <span class="n">trig_r</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="n">trig_r</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">trig_in</span><span class="p">};</span>  
    <span class="k">end</span>

    <span class="k">assign</span> <span class="n">trig_pos_edge</span> <span class="o">=</span> <span class="p">(</span><span class="n">trig_r</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">);</span>  
    <span class="k">assign</span> <span class="n">trig_neg_edge</span> <span class="o">=</span> <span class="p">(</span><span class="n">trig_r</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">);</span>

<span class="k">endmodule</span>
</pre></div>
</td></tr></table>

<p><strong>综合结果：</strong></p>
<p><img alt="rtl3" src="/images/learning-fpga-pulse-edge-detection/rtl3.png"></p>
<p><strong>仿真结果：</strong></p>
<p><img alt="sim3" src="/images/learning-fpga-pulse-edge-detection/sim3.png"></p>
<p><br></p>
<h2>脉冲边沿检测应用</h2>
<hr>
<p>理想的键盘输入特性：</p>
<p><img alt="keyboard1" src="/images/learning-fpga-pulse-edge-detection/keyboard1.png"></p>
<p>然而实际的键盘受制造工艺等影响，其输入特性不可能如上图完美 。当按键按下时，在触点即将接触到完全接触这段时间里，键盘的通断状态很可能已经改变了多次 。即在这段时间里，键盘输入了多次逻辑 0 和 1，也就是输入处于失控状态 。如果这些输入被系统响应，则系统暂时也将处于失控状态，这是我们要尽量避免的 。在触点即将分离到完全分离这段时间也是一样的 。</p>
<p>实际的键盘输入特性：</p>
<p><img alt="keyboard2" src="/images/learning-fpga-pulse-edge-detection/keyboard2.jpg"></p>
<p><strong>软件消抖</strong> 要占用系统资源，在系统资源充足的情况下使用软件消抖更加简单 。软件消抖的实质在于降低键盘输入端口的采样频率，将高频抖动略去 。实际应用中通常采用延时跳过高频抖动区间，然后再检测输入做出相应处理。一般程序代码如下：</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3
4
5
6
7
8</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>         <span class="c1">//一旦检测到键值</span>
<span class="p">{</span>
    <span class="n">Delay</span><span class="p">();</span>            <span class="c1">//延时20ms，有效滤除按键的抖动</span>
    <span class="k">if</span><span class="p">(</span><span class="n">value</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>      <span class="c1">//再次确定键值是否有效</span>
    <span class="p">{</span>
        <span class="k">do</span> <span class="n">something</span>    <span class="c1">//执行相应处理</span>
    <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</td></tr></table>

<p>这段软消抖程序从机理上看不会有什么问题，通常在软件程序不太 "繁忙" 的情况下也能够很好的消抖并做相应处理 。但是如果在延时期间产生了中断，则此中断可能无法得到响应 。</p>
<p>对于硬件资源丰富的 FPGA 系统，可以使用硬件来减轻软件工作量，通常称之为 <strong>"硬件加速"</strong> 。在按键信号输入到软件系统前用逻辑对其进行一下简单的处理即可实现所谓的"硬件消抖"，代码如下：</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">//对输入信号inpio硬件滤波，每20ms采样一次当前值</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">18</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">cnt</span><span class="p">;</span> <span class="c1">//20ms计数器</span>

<span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">clk_25m</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span>
    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>
        <span class="n">cnt</span> <span class="o">&lt;=</span> <span class="mh">19</span><span class="mi">&#39;d0</span><span class="p">;</span>
    <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">&lt;</span> <span class="mh">19</span><span class="mi">&#39;d500000</span><span class="p">)</span>
        <span class="n">cnt</span> <span class="o">&lt;=</span> <span class="n">cnt</span><span class="o">+</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
    <span class="k">else</span> 
        <span class="n">cnt</span> <span class="o">&lt;=</span> <span class="mh">19</span><span class="mi">&#39;d0</span><span class="p">;</span>

<span class="kt">reg</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">inpior</span><span class="p">;</span> <span class="c1">//当前inpio信号锁存，每20ms锁存一拍</span>

<span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">clk_25m</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span>
    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>
        <span class="n">inpior</span> <span class="o">&lt;=</span> <span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">;</span>
    <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">==</span> <span class="mh">19&#39;h7ffff</span><span class="p">)</span>
        <span class="n">inpior</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="n">inpior</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="n">inpior</span><span class="p">};</span>
    <span class="k">else</span>
        <span class="n">inpior</span> <span class="o">&lt;=</span> <span class="n">inpior</span><span class="p">;</span>

<span class="kt">wire</span> <span class="n">inpio_swin</span> <span class="o">=</span> <span class="n">inpior</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">|</span> <span class="n">inpior</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span> <span class="c1">//前后20ms两次锁存值都为0时才为0</span>
</pre></div>
</td></tr></table>

<p>该程序中设置了一个 20 ms 计数器，通过间隔 20 ms 对输入信号 inpio 采样两次，两次相同则认为键盘输入稳定，得到用硬件逻辑处理后的 inpio_swin 信号则是消抖处理过的信号 。程序不再需要 delay() 来滤波了，也不会出现使用纯软件处理出现的 "中断失去响应" 的情况了，这就是 "硬件加速" 的效果 。</p>
<p>我们可以看到，传统单片机等系统大多是串行处理，即顺序执行，只能并行处理一些中断程序 。对于这样的系统，只能采用单纯软件或硬件电路消抖，但都不那么完美 。而对于 FPGA 等并行处理的系统，其优势就很明显，只要片内逻辑资源够用，通过硬件加速软件消抖的处理，完全可以做到按键消抖并行化，不影响系统的实时性 。</p>
<p><br></p>
<h2>参考</h2>
<p><a href="http://bbs.ednchina.com/BLOG_ARTICLE_213430.HTM">脉冲边沿检测（Verilog）</a></p>
<p><a href="http://blog.csdn.net/lg2lh/article/details/8104551">脉冲边沿检测原理verilog版本</a></p>
<p><a href="http://blog.csdn.net/LVY33/article/details/6225925">脉冲边缘检测法</a></p>
<p><a href="http://blog.sina.com.cn/s/blog_790c0ca10100srid.html">按键消抖</a></p>
  </div>
  <div class="tag-cloud">
    <p>
      <a href="http://guqian110.github.io/tag/pulse-edge-detection.html">pulse edge detection</a>
    </p>
  </div>





</article>

    <footer>
<p>
  &copy;  2020 - This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a>
</p>
<p>Powered by <a href="http://getpelican.com" target="_blank">Pelican</a> - <a href="https://github.com/alexandrevicenzi/flex" target="_blank">Flex</a> theme by <a href="http://alexandrevicenzi.com" target="_blank">Alexandre Vicenzi</a></p><p>
  <a rel="license"
     href="http://creativecommons.org/licenses/by-sa/4.0/"
     target="_blank">
    <img alt="Creative Commons License"
         title="Creative Commons License"
         style="border-width:0"
           src="https://i.creativecommons.org/l/by-sa/4.0/80x15.png"
         width="80"
         height="15"/>
  </a>
</p>    </footer>
  </main>




<script type="application/ld+json">
{
  "@context" : "http://schema.org",
  "@type" : "Blog",
  "name": " Qian's Blog ",
  "url" : "http://guqian110.github.io",
  "image": "images/logo.png",
  "description": "Flex - The minimalist Pelican theme."
}
</script>

</body>
</html>