

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Thu Oct 23 23:42:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      210|      210|  2.100 us|  2.100 us|  211|  211|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %y"   --->   Operation 9 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_new_6_loc = alloca i64 1"   --->   Operation 10 'alloca' 'x_new_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%current_theta_2_loc = alloca i64 1"   --->   Operation 11 'alloca' 'current_theta_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %y_read, i32 0" [cordiccart2pol.cpp:32]   --->   Operation 12 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 13 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %y_read, i32 0" [cordiccart2pol.cpp:32]   --->   Operation 13 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.82>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x"   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %y_read" [cordiccart2pol.cpp:32]   --->   Operation 15 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [cordiccart2pol.cpp:32]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [cordiccart2pol.cpp:32]   --->   Operation 17 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.91ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp, i8 255" [cordiccart2pol.cpp:32]   --->   Operation 18 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (2.28ns)   --->   "%icmp_ln32_1 = icmp_eq  i23 %trunc_ln32, i23 0" [cordiccart2pol.cpp:32]   --->   Operation 19 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_1, i1 %icmp_ln32" [cordiccart2pol.cpp:32]   --->   Operation 20 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_1" [cordiccart2pol.cpp:32]   --->   Operation 21 'and' 'and_ln32' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node x_new_4)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln32, i32 31" [cordiccart2pol.cpp:33]   --->   Operation 22 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node x_new_4)   --->   "%xor_ln33 = xor i1 %bit_sel1, i1 1" [cordiccart2pol.cpp:33]   --->   Operation 23 'xor' 'xor_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node x_new_4)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln32" [cordiccart2pol.cpp:33]   --->   Operation 24 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node x_new_4)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln33, i31 %trunc_ln33" [cordiccart2pol.cpp:33]   --->   Operation 25 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node x_new_4)   --->   "%x_new = bitcast i32 %xor_ln" [cordiccart2pol.cpp:33]   --->   Operation 26 'bitcast' 'x_new' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %x_read" [cordiccart2pol.cpp:38]   --->   Operation 27 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node y_new_4)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln38, i32 31" [cordiccart2pol.cpp:38]   --->   Operation 28 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node y_new_4)   --->   "%xor_ln38 = xor i1 %bit_sel, i1 1" [cordiccart2pol.cpp:38]   --->   Operation 29 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node y_new_4)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [cordiccart2pol.cpp:38]   --->   Operation 30 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node y_new_4)   --->   "%xor_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln38, i31 %trunc_ln38" [cordiccart2pol.cpp:38]   --->   Operation 31 'bitconcatenate' 'xor_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node y_new_4)   --->   "%y_new = bitcast i32 %xor_ln1" [cordiccart2pol.cpp:38]   --->   Operation 32 'bitcast' 'y_new' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.69ns)   --->   "%current_theta = select i1 %and_ln32, i32 -1.5708, i32 1.5708" [cordiccart2pol.cpp:32]   --->   Operation 33 'select' 'current_theta' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_new_4 = select i1 %and_ln32, i32 %x_new, i32 %y_read" [cordiccart2pol.cpp:32]   --->   Operation 34 'select' 'x_new_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_new_4 = select i1 %and_ln32, i32 %x_read, i32 %y_new" [cordiccart2pol.cpp:32]   --->   Operation 35 'select' 'y_new_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [2/2] (1.58ns)   --->   "%call_ln32 = call void @cordiccart2pol_Pipeline_VITIS_LOOP_44_1, i32 %y_new_4, i32 %x_new_4, i32 %current_theta, i32 %current_theta_2_loc, i32 %x_new_6_loc, i32 %Kvalues, i32 %angles" [cordiccart2pol.cpp:32]   --->   Operation 36 'call' 'call_ln32' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 37 [1/2] (0.69ns)   --->   "%call_ln32 = call void @cordiccart2pol_Pipeline_VITIS_LOOP_44_1, i32 %y_new_4, i32 %x_new_4, i32 %current_theta, i32 %current_theta_2_loc, i32 %x_new_6_loc, i32 %Kvalues, i32 %angles" [cordiccart2pol.cpp:32]   --->   Operation 37 'call' 'call_ln32' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%x_new_6_loc_load = load i32 %x_new_6_loc"   --->   Operation 38 'load' 'x_new_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [4/4] (5.70ns)   --->   "%mul = fmul i32 %x_new_6_loc_load, i32 0.607253" [cordiccart2pol.cpp:64]   --->   Operation 39 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 40 [3/4] (5.70ns)   --->   "%mul = fmul i32 %x_new_6_loc_load, i32 0.607253" [cordiccart2pol.cpp:64]   --->   Operation 40 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 41 [2/4] (5.70ns)   --->   "%mul = fmul i32 %x_new_6_loc_load, i32 0.607253" [cordiccart2pol.cpp:64]   --->   Operation 41 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [cordiccart2pol.cpp:23]   --->   Operation 42 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%current_theta_2_loc_load = load i32 %current_theta_2_loc"   --->   Operation 51 'load' 'current_theta_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/4] (5.70ns)   --->   "%mul = fmul i32 %x_new_6_loc_load, i32 0.607253" [cordiccart2pol.cpp:64]   --->   Operation 52 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %mul" [cordiccart2pol.cpp:64]   --->   Operation 53 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r, i32 %bitcast_ln64" [cordiccart2pol.cpp:64]   --->   Operation 54 'write' 'write_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %current_theta_2_loc_load" [cordiccart2pol.cpp:65]   --->   Operation 55 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %theta, i32 %bitcast_ln65" [cordiccart2pol.cpp:65]   --->   Operation 56 'write' 'write_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [cordiccart2pol.cpp:66]   --->   Operation 57 'ret' 'ret_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.431ns
The critical path consists of the following:
	wire read operation ('y') on port 'y' [7]  (0.000 ns)
	'fcmp' operation 1 bit ('tmp_1', cordiccart2pol.cpp:32) [26]  (5.431 ns)

 <State 2>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', cordiccart2pol.cpp:32) [26]  (5.431 ns)

 <State 3>: 5.829ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln32_1', cordiccart2pol.cpp:32) [24]  (2.285 ns)
	'or' operation 1 bit ('or_ln32', cordiccart2pol.cpp:32) [25]  (0.000 ns)
	'and' operation 1 bit ('and_ln32', cordiccart2pol.cpp:32) [27]  (0.978 ns)
	'select' operation 32 bit ('x_new', cordiccart2pol.cpp:32) [40]  (0.978 ns)
	'call' operation 0 bit ('call_ln32', cordiccart2pol.cpp:32) to 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' [42]  (1.588 ns)

 <State 4>: 0.698ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln32', cordiccart2pol.cpp:32) to 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1' [42]  (0.698 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'load' operation 32 bit ('x_new_6_loc_load') on local variable 'x_new_6_loc' [44]  (0.000 ns)
	'fmul' operation 32 bit ('mul', cordiccart2pol.cpp:64) [45]  (5.702 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cordiccart2pol.cpp:64) [45]  (5.702 ns)

 <State 7>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cordiccart2pol.cpp:64) [45]  (5.702 ns)

 <State 8>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cordiccart2pol.cpp:64) [45]  (5.702 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
