
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001206                       # Number of seconds simulated
sim_ticks                                  1205635500                       # Number of ticks simulated
final_tick                                 1205635500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36067                       # Simulator instruction rate (inst/s)
host_op_rate                                    68608                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               77849717                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666468                       # Number of bytes of host memory used
host_seconds                                    15.49                       # Real time elapsed on the host
sim_insts                                      558556                       # Number of instructions simulated
sim_ops                                       1062507                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           94976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           39680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             134656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        94976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            56                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 56                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           78776712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           32912103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             111688815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      78776712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         78776712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2972706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2972706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2972706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          78776712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          32912103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            114661521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2104                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         56                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       56                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 134528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  134656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3584                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1063                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1205583000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   56                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.047619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.015559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.631296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          269     40.03%     40.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          263     39.14%     79.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           50      7.44%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      5.36%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      1.49%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      1.49%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.74%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.19%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21      3.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          672                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    735.906923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    898.025612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     17150500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                56563000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10510000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8159.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26909.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       111.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    111.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.30                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1422                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      30                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     558140.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    67.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      438657250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        40040000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       720659000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                 3606120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                 1383480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                 1967625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                  754875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0               11785800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                4024800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                233280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0            78318240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1            78318240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0           484291665                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1           314852040                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0           294788250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1           443419500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0             874990980                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1             842752935                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           729.558887                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.679122                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq                2772                       # Transaction distribution
system.membus.trans_dist::ReadResp               2772                       # Transaction distribution
system.membus.trans_dist::Writeback                56                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1063                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1063                       # Transaction distribution
system.membus.trans_dist::ReadExReq               401                       # Transaction distribution
system.membus.trans_dist::ReadExResp              401                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         3422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        94976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        94976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        43264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        43264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  138240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1069                       # Total snoops (count)
system.membus.snoop_fanout::samples              4292                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    4292    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                4292                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6102500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23929500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            7595687                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   68                       # Number of system calls
system.cpu.numCycles                          2411271                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      558556                       # Number of instructions committed
system.cpu.committedOps                       1062507                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1049762                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  11104                       # Number of float alu accesses
system.cpu.num_func_calls                       38750                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        59641                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1049762                       # number of integer instructions
system.cpu.num_fp_insts                         11104                       # number of float instructions
system.cpu.num_int_register_reads             2218319                       # number of times the integer registers were read
system.cpu.num_int_register_writes             797510                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                19030                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                9584                       # number of times the floating registers were written
system.cpu.num_cc_register_reads               398718                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              232181                       # number of times the CC registers were written
system.cpu.num_mem_refs                        325891                       # number of memory refs
system.cpu.num_load_insts                      191450                       # Number of load instructions
system.cpu.num_store_insts                     134441                       # Number of store instructions
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_busy_cycles               2411270.998000                       # Number of busy cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.Branches                            120321                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  4847      0.46%      0.46% # Class of executed instruction
system.cpu.op_class::IntAlu                    722606     68.01%     68.47% # Class of executed instruction
system.cpu.op_class::IntMult                      261      0.02%     68.49% # Class of executed instruction
system.cpu.op_class::IntDiv                       308      0.03%     68.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                    8594      0.81%     69.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.33% # Class of executed instruction
system.cpu.op_class::MemRead                   191450     18.02%     87.35% # Class of executed instruction
system.cpu.op_class::MemWrite                  134441     12.65%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1062507                       # Class of executed instruction
system.cpu.icache.tags.replacements              1014                       # number of replacements
system.cpu.icache.tags.tagsinuse           450.134276                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              553031                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1490                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            371.161745                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   450.134276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.879169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1502795                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1502795                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       747568                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          747568                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        747568                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           747568                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       747568                       # number of overall hits
system.cpu.icache.overall_hits::total          747568                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2553                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2553                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2553                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2553                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2553                       # number of overall misses
system.cpu.icache.overall_misses::total          2553                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     80921000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     80921000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     80921000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     80921000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     80921000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     80921000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       750121                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       750121                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       750121                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       750121                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       750121                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       750121                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003403                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003403                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003403                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003403                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003403                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31696.435566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31696.435566                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 31696.435566                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31696.435566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 31696.435566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31696.435566                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2553                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2553                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2553                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2553                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2553                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2553                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     72021000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72021000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     72021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     72021000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72021000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003403                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003403                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003403                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003403                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 28210.340776                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28210.340776                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 28210.340776                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28210.340776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 28210.340776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28210.340776                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                75                       # number of replacements
system.cpu.dcache.tags.tagsinuse           473.397277                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              325360                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               620                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            524.774194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   473.397277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.462302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.462302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          545                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.532227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            652580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           652580                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       191307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          191307                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       132990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         132990                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        324297                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           324297                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       324297                       # number of overall hits
system.cpu.dcache.overall_hits::total          324297                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           219                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1464                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1683                       # number of overall misses
system.cpu.dcache.overall_misses::total          1683                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12227500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12227500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     26360187                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26360187                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     38587687                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38587687                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     38587687                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38587687                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       191526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       191526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       134454                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       134454                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       325980                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       325980                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       325980                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       325980                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001143                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010888                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010888                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005163                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55833.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55833.333333                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18005.592213                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18005.592213                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22927.918598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22927.918598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22927.918598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22927.918598                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           56                       # number of writebacks
system.cpu.dcache.writebacks::total                56                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          219                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1464                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1464                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1683                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1683                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     20520313                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20520313                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     31943313                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31943313                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     31943313                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31943313                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005163                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005163                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52159.817352                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52159.817352                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14016.607240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14016.607240                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18979.983957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18979.983957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18979.983957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18979.983957                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
