$date
	Sat Aug 08 17:32:27 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! E5F3 $end
$var wire 1 " E5F2 $end
$var wire 1 # E5F1 $end
$var reg 1 $ E5A1 $end
$var reg 1 % E5A2 $end
$var reg 1 & E5A3 $end
$var reg 1 ' E5B1 $end
$var reg 1 ( E5B2 $end
$var reg 1 ) E5B3 $end
$var reg 1 * E5C1 $end
$var reg 1 + E5C2 $end
$var reg 1 , E5C3 $end
$scope module r1 $end
$var wire 1 ! F $end
$var wire 1 - a1 $end
$var wire 1 . a2 $end
$var wire 1 & inA $end
$var wire 1 ) inB $end
$var wire 1 , inC $end
$var wire 1 / n2 $end
$upscope $end
$scope module t1 $end
$var wire 1 # F $end
$var wire 1 $ inA $end
$var wire 1 ' inB $end
$var wire 1 * inC $end
$upscope $end
$scope module t2 $end
$var wire 1 " F $end
$var wire 1 % inA $end
$var wire 1 ( inB $end
$var wire 1 + inC $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
x.
x-
x,
x+
0*
x)
x(
0'
x&
x%
0$
0#
x"
x!
$end
#1
1*
#2
0*
1'
#3
1*
#4
1#
0*
0'
1$
#5
1*
#6
0#
0*
1'
#7
1#
1*
#8
0"
0+
0(
0%
#9
1+
#10
0+
1(
#11
1+
#12
1"
0+
0(
1%
#13
1+
#14
0"
0+
1(
#15
1"
1+
#16
0!
1/
0-
0.
0,
0)
0&
#17
1,
#18
0/
0,
1)
#19
1,
#20
1!
1.
1/
0,
0)
1&
#21
1-
1,
#22
0!
0.
0-
0/
0,
1)
#23
1!
1-
1,
#30
