// Seed: 3064052731
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    output wor id_5,
    input supply0 id_6,
    output tri0 id_7
);
  always id_7 = id_0;
  assign id_1 = -1;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri0 id_3
);
  wire id_5, id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_1
  );
  assign id_2 = 1;
  always id_2 = id_0;
  wire id_8;
  wire id_9;
endmodule
