

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s'
================================================================
* Date:           Mon Aug 12 13:52:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.431 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      927|      927| 2.575 us | 2.575 us |  927|  927|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |       66|       66|         1|          -|          -|    66|    no    |
        |- PadMain         |      792|      792|        66|          -|          -|    12|    no    |
        | + CopyMain       |       64|       64|         1|          -|          -|    64|    no    |
        |- PadBottomWidth  |       66|       66|         1|          -|          -|    66|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       79|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      120|     -|
|Register             |        -|      -|       36|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       36|      199|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_165_p2          |     +    |      0|  0|   6|           4|           1|
    |j_14_fu_189_p2       |     +    |      0|  0|   7|           7|           1|
    |j_15_fu_177_p2       |     +    |      0|  0|   7|           7|           1|
    |j_fu_153_p2          |     +    |      0|  0|   7|           7|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln53_fu_147_p2  |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln59_fu_159_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln65_fu_171_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln77_fu_183_p2  |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  79|          55|          35|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  33|          6|    1|          6|
    |ap_done              |   9|          2|    1|          2|
    |data_V_data_V_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_114         |   9|          2|    4|          8|
    |j3_0_reg_125         |   9|          2|    7|         14|
    |j6_0_reg_136         |   9|          2|    7|         14|
    |j_0_reg_103          |   9|          2|    7|         14|
    |real_start           |   9|          2|    1|          2|
    |res_V_data_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_V_din     |  15|          3|    8|         24|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 120|         25|   38|         88|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  5|   0|    5|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_114    |  4|   0|    4|          0|
    |i_reg_206       |  4|   0|    4|          0|
    |j3_0_reg_125    |  7|   0|    7|          0|
    |j6_0_reg_136    |  7|   0|    7|          0|
    |j_0_reg_103     |  7|   0|    7|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 36|   0|   36|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53> | return value |
|ap_done                | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53> | return value |
|start_out              | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53> | return value |
|start_write            | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,config53> | return value |
|data_V_data_V_dout     |  in |    8|   ap_fifo  |                              data_V_data_V                              |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_V                              |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                              data_V_data_V                              |    pointer   |
|res_V_data_V_din       | out |    8|   ap_fifo  |                               res_V_data_V                              |    pointer   |
|res_V_data_V_full_n    |  in |    1|   ap_fifo  |                               res_V_data_V                              |    pointer   |
|res_V_data_V_write     | out |    1|   ap_fifo  |                               res_V_data_V                              |    pointer   |
+-----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

