{
	"DESIGN_NAME": "counter",
	"VERILOG_FILES": "dir::counter.v",
	"CLOCK_PORT": "clk",
	"CLOCK_PERIOD": 5.0,
	"//FP_SIZING": "absolute",
	"//DIE_AREA": "0 0 55 65",
	"//RUN_POST_GPL_DESIGN_REPAIR": true,
	"GRT_RESIZER_SETUP_MAX_BUFFER_PCT": 50,
	"RUN_POST_GRT_RESIZER_TIMING": true,
	"//PL_TARGET_DENSITY_PCT": 70
}
