$date
	Thu Jun 24 15:41:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb $end
$var wire 1 ! CLR $end
$var wire 6 " COUNTADD [5:0] $end
$var wire 6 # OUT [5:0] $end
$var reg 6 $ ADD [5:0] $end
$var reg 1 % CLK $end
$var reg 1 & RST $end
$var integer 32 ' counter [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
1%
b101 $
b111111 #
b0 "
1!
$end
#2000
0%
#4000
b1 '
b1 "
1%
#6000
0%
#8000
b10 "
b10 '
1%
#10000
0%
#12000
b11 '
b11 "
1%
#14000
0%
#16000
b100 "
b100 '
1%
#18000
0%
#20000
b101 '
b101 "
1%
#22000
0%
#24000
0!
b101 #
b110 "
b110 $
b110 '
1%
#26000
0%
#28000
1&
b111 '
b111 "
b111111 #
1!
1%
#30000
0%
#32000
b0 "
b1000 '
0&
1%
#34000
0%
#36000
b1001 '
b1 "
1%
#38000
0%
#40000
b10 "
b1010 '
1%
#42000
0%
#44000
b1011 '
b11 "
1%
#46000
0%
#48000
b100 "
b1100 '
1%
#50000
0%
#52000
b1101 '
b101 "
1%
#54000
0%
#56000
b110 "
b1110 '
1%
#58000
0%
#60000
b1111 '
b111 "
0!
b110 #
1%
#62000
0%
#64000
b111111 #
1!
b1000 "
1&
b10000 '
1%
#66000
0%
#68000
b10001 '
0&
b0 "
1%
#70000
0%
#72000
b1 "
b10010 '
1%
#74000
0%
#76000
b10011 '
b10 "
1%
#78000
0%
#80000
b11 "
b10100 '
1%
#82000
0%
#84000
b10101 '
b100 "
1%
