Synthesizing design: flex_stp_sr.sv

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version G-2012.06 for RHEL64 -- May 30, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
dc_shell> dc_shell> Running PRESTO HDLC
Searching for ./flex_stp_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/flex_stp_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/flex_stp_sr.sv
Searching for ./source/flex_stp_sr.sv
Compiling source file ./source/flex_stp_sr.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/dw_foundation.sldb'
1
dc_shell> Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine flex_stp_sr line 29 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|    data_out_reg2    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_out_reg3    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_out_reg4    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Error:  ./source/flex_stp_sr.sv:29: Net 'data_out[0]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)x
*** Presto compilation terminated with 1 errors. ***
0
dc_shell> dc_shell> Error: Current design is not defined. (UID-4)
0
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Error: Current design is not defined. (UID-4)
0
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Error: No files or designs were specified. (UID-22)
0
dc_shell> 
Script Done

dc_shell> 
Checking Design

dc_shell> Error: Current design is not defined. (UID-4)
0
dc_shell> 
Thank you...
Done


