Design/dmem.v
Design/control_unit.v
Design/main_decoder.v
Design/alu_decoder.v
Design/data_path.v
Design/regfile.v
Design/extend.v
Design/alu.v
Design/generics.v
Design/riscvsingle.v
Design/top.v

UVM_Verification/interface.sv
UVM_Verification/package.svh
UVM_Verification/RAL.svh
UVM_Verification/agent_cnfg.svh
UVM_Verification/seq_item.svh
UVM_Verification/driver.svh
UVM_Verification/monitor.svh
UVM_Verification/sequencer.svh
UVM_Verification/agent.svh
UVM_Verification/ref_model.svh
UVM_Verification/scoreboard.svh
UVM_Verification/coverage.svh
UVM_Verification/instructions.svh
UVM_Verification/sequence.svh
UVM_Verification/env.svh

Test_Cases/base_test.svh
Test_Cases/addi_test.svh
Test_Cases/arithmetic_test.svh
Test_Cases/branch_test.svh
Test_Cases/jump_test.svh
Test_Cases/logic_test.svh
Test_Cases/mem_acc_test.svh
Test_Cases/sub_test.svh
Test_Cases/max_pc_test.svh
Test_Cases/full_rand_test.svh

UVM_Verification/testbench.sv










