#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26e6cd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26c9bf0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x26c35d0 .functor NOT 1, L_0x27116a0, C4<0>, C4<0>, C4<0>;
o0x7f8f54a03098 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x2711480 .functor XOR 4, L_0x27113e0, o0x7f8f54a03098, C4<0000>, C4<0000>;
L_0x2711590 .functor XOR 4, L_0x2711480, L_0x27114f0, C4<0000>, C4<0000>;
v0x270db40_0 .net *"_ivl_10", 3 0, L_0x27114f0;  1 drivers
v0x270dc40_0 .net *"_ivl_12", 3 0, L_0x2711590;  1 drivers
v0x270dd20_0 .net *"_ivl_2", 3 0, L_0x2711340;  1 drivers
v0x270dde0_0 .net *"_ivl_4", 3 0, L_0x27113e0;  1 drivers
; Elide local net with no drivers, v0x270dec0_0 name=_ivl_6
v0x270dff0_0 .net *"_ivl_8", 3 0, L_0x2711480;  1 drivers
v0x270e0d0_0 .net "c", 0 0, v0x2709b90_0;  1 drivers
v0x270e170_0 .var "clk", 0 0;
v0x270e210_0 .net "d", 0 0, v0x2709cd0_0;  1 drivers
o0x7f8f54a02f18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x270e340_0 .net "mux_in_dut", 3 0, o0x7f8f54a02f18;  0 drivers
v0x270e410_0 .net "mux_in_ref", 3 0, L_0x270eb20;  1 drivers
v0x270e4e0_0 .var/2u "stats1", 159 0;
v0x270e5a0_0 .var/2u "strobe", 0 0;
v0x270e660_0 .net "tb_match", 0 0, L_0x27116a0;  1 drivers
v0x270e720_0 .net "tb_mismatch", 0 0, L_0x26c35d0;  1 drivers
v0x270e7e0_0 .net "wavedrom_enable", 0 0, v0x2709d70_0;  1 drivers
v0x270e8b0_0 .net "wavedrom_title", 511 0, v0x2709e10_0;  1 drivers
L_0x2711340 .concat [ 4 0 0 0], L_0x270eb20;
L_0x27113e0 .concat [ 4 0 0 0], L_0x270eb20;
L_0x27114f0 .concat [ 4 0 0 0], L_0x270eb20;
L_0x27116a0 .cmp/eeq 4, L_0x2711340, L_0x2711590;
S_0x26e66b0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x26c9bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x26c38d0 .functor OR 1, v0x2709b90_0, v0x2709cd0_0, C4<0>, C4<0>;
L_0x26c3c10 .functor NOT 1, v0x2709cd0_0, C4<0>, C4<0>, C4<0>;
L_0x26da290 .functor AND 1, v0x2709b90_0, v0x2709cd0_0, C4<1>, C4<1>;
v0x26e2d30_0 .net *"_ivl_10", 0 0, L_0x26c3c10;  1 drivers
v0x26ca820_0 .net *"_ivl_15", 0 0, L_0x26da290;  1 drivers
v0x26c3390_0 .net *"_ivl_2", 0 0, L_0x26c38d0;  1 drivers
L_0x7f8f549b9018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26c36a0_0 .net/2s *"_ivl_6", 0 0, L_0x7f8f549b9018;  1 drivers
v0x26c39e0_0 .net "c", 0 0, v0x2709b90_0;  alias, 1 drivers
v0x26c3d20_0 .net "d", 0 0, v0x2709cd0_0;  alias, 1 drivers
v0x26ce3f0_0 .net "mux_in", 3 0, L_0x270eb20;  alias, 1 drivers
L_0x270eb20 .concat8 [ 1 1 1 1], L_0x26c38d0, L_0x7f8f549b9018, L_0x26c3c10, L_0x26da290;
S_0x27093a0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x26c9bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x2709b90_0 .var "c", 0 0;
v0x2709c30_0 .net "clk", 0 0, v0x270e170_0;  1 drivers
v0x2709cd0_0 .var "d", 0 0;
v0x2709d70_0 .var "wavedrom_enable", 0 0;
v0x2709e10_0 .var "wavedrom_title", 511 0;
E_0x26d2a00/0 .event negedge, v0x2709c30_0;
E_0x26d2a00/1 .event posedge, v0x2709c30_0;
E_0x26d2a00 .event/or E_0x26d2a00/0, E_0x26d2a00/1;
E_0x26d2c50 .event negedge, v0x2709c30_0;
E_0x26d2eb0 .event posedge, v0x2709c30_0;
S_0x2709690 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x27093a0;
 .timescale -12 -12;
v0x2709890_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2709990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x27093a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2709fc0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x26c9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x26e9720/d .functor AND 1, L_0x270ee60, L_0x270ef20, C4<1>, C4<1>;
L_0x26e9720 .delay 1 (2000000000000,2000000000000,2000000000000) L_0x26e9720/d;
L_0x270ee60 .functor NOT 1, v0x2709b90_0, C4<0>, C4<0>, C4<0>;
L_0x270ef20 .functor NOT 1, v0x2709cd0_0, C4<0>, C4<0>, C4<0>;
L_0x270efe0/d .functor AND 1, v0x2709b90_0, L_0x270f140, C4<1>, C4<1>;
L_0x270efe0 .delay 1 (2000000000000,2000000000000,2000000000000) L_0x270efe0/d;
L_0x270f140 .functor NOT 1, v0x2709cd0_0, C4<0>, C4<0>, C4<0>;
L_0x270f200/d .functor AND 1, v0x2709b90_0, v0x2709cd0_0, C4<1>, C4<1>;
L_0x270f200 .delay 1 (2000000000000,2000000000000,2000000000000) L_0x270f200/d;
L_0x270f570/d .functor AND 1, v0x2709b90_0, L_0x270f680, C4<1>, C4<1>;
L_0x270f570 .delay 1 (2000000000000,2000000000000,2000000000000) L_0x270f570/d;
L_0x270f680 .functor NOT 1, v0x2709cd0_0, C4<0>, C4<0>, C4<0>;
v0x270cce0_0 .net *"_ivl_0", 0 0, L_0x270ee60;  1 drivers
v0x270cde0_0 .net *"_ivl_2", 0 0, L_0x270ef20;  1 drivers
v0x270cec0_0 .net *"_ivl_4", 0 0, L_0x270f140;  1 drivers
v0x270cf80_0 .net *"_ivl_6", 0 0, L_0x270f680;  1 drivers
o0x7f8f54a02be8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x270d060_0 .net "a", 1 0, o0x7f8f54a02be8;  0 drivers
v0x270d170_0 .net "ab_00", 0 0, L_0x26e9720;  1 drivers
v0x270d210_0 .net "ab_01", 0 0, L_0x270efe0;  1 drivers
v0x270d2d0_0 .net "ab_10", 0 0, L_0x270f570;  1 drivers
v0x270d390_0 .net "ab_11", 0 0, L_0x270f200;  1 drivers
o0x7f8f54a02c18 .functor BUFZ 2, C4<zz>; HiZ drive
v0x270d4e0_0 .net "b", 1 0, o0x7f8f54a02c18;  0 drivers
v0x270d5d0_0 .net "c", 0 0, v0x2709b90_0;  alias, 1 drivers
v0x270d670_0 .net "d", 0 0, v0x2709cd0_0;  alias, 1 drivers
v0x270d760_0 .net "mux_in", 3 0, o0x7f8f54a02f18;  alias, 0 drivers
v0x270d820_0 .net "y_wire", 3 0, L_0x270f790;  1 drivers
L_0x2711160 .concat [ 1 1 1 1], L_0x270f570, L_0x270f200, L_0x270efe0, L_0x26e9720;
S_0x270a1a0 .scope module, "U5" "mux4to1" 4 16, 4 24 0, S_0x2709fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 4 "y";
L_0x270f790 .functor BUFZ 4, L_0x2710f80, C4<0000>, C4<0000>, C4<0000>;
v0x270c7b0_0 .net "a", 1 0, o0x7f8f54a02be8;  alias, 0 drivers
v0x270c8b0_0 .net "b", 1 0, o0x7f8f54a02c18;  alias, 0 drivers
v0x270c990_0 .net "s", 3 0, L_0x2711160;  1 drivers
v0x270ca50_0 .net "y", 3 0, L_0x270f790;  alias, 1 drivers
v0x270cb30_0 .net "y_wire", 3 0, L_0x2710f80;  1 drivers
L_0x270fc40 .part o0x7f8f54a02be8, 0, 1;
L_0x270fd80 .part o0x7f8f54a02c18, 0, 1;
L_0x270fec0 .part L_0x2711160, 0, 1;
L_0x2710290 .part o0x7f8f54a02be8, 1, 1;
L_0x27103b0 .part o0x7f8f54a02c18, 1, 1;
L_0x27104a0 .part L_0x2711160, 1, 1;
L_0x27109a0 .part L_0x2711160, 2, 1;
L_0x2710e90 .part L_0x2711160, 3, 1;
L_0x2710f80 .concat8 [ 1 1 1 1], L_0x270fb00, L_0x2710150, L_0x27107c0, L_0x2710c60;
S_0x270a3a0 .scope module, "U1" "mux2to1" 4 35, 4 64 0, S_0x270a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x270f850 .functor NOT 1, L_0x270fec0, C4<0>, C4<0>, C4<0>;
L_0x270f8f0 .functor AND 1, L_0x270fc40, L_0x270f850, C4<1>, C4<1>;
L_0x270fa10 .functor AND 1, L_0x270fd80, L_0x270fec0, C4<1>, C4<1>;
L_0x270fb00 .functor OR 1, L_0x270f8f0, L_0x270fa10, C4<0>, C4<0>;
v0x270a5d0_0 .net *"_ivl_0", 0 0, L_0x270f850;  1 drivers
v0x270a6d0_0 .net *"_ivl_2", 0 0, L_0x270f8f0;  1 drivers
v0x270a7b0_0 .net *"_ivl_4", 0 0, L_0x270fa10;  1 drivers
v0x270a8a0_0 .net "a", 0 0, L_0x270fc40;  1 drivers
v0x270a960_0 .net "b", 0 0, L_0x270fd80;  1 drivers
v0x270aa70_0 .net "s", 0 0, L_0x270fec0;  1 drivers
v0x270ab30_0 .net "y", 0 0, L_0x270fb00;  1 drivers
S_0x270ac70 .scope module, "U2" "mux2to1" 4 42, 4 64 0, S_0x270a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x270ff60 .functor NOT 1, L_0x27104a0, C4<0>, C4<0>, C4<0>;
L_0x270ffd0 .functor AND 1, L_0x2710290, L_0x270ff60, C4<1>, C4<1>;
L_0x2710090 .functor AND 1, L_0x27103b0, L_0x27104a0, C4<1>, C4<1>;
L_0x2710150 .functor OR 1, L_0x270ffd0, L_0x2710090, C4<0>, C4<0>;
v0x270af00_0 .net *"_ivl_0", 0 0, L_0x270ff60;  1 drivers
v0x270afe0_0 .net *"_ivl_2", 0 0, L_0x270ffd0;  1 drivers
v0x270b0c0_0 .net *"_ivl_4", 0 0, L_0x2710090;  1 drivers
v0x270b1b0_0 .net "a", 0 0, L_0x2710290;  1 drivers
v0x270b270_0 .net "b", 0 0, L_0x27103b0;  1 drivers
v0x270b380_0 .net "s", 0 0, L_0x27104a0;  1 drivers
v0x270b440_0 .net "y", 0 0, L_0x2710150;  1 drivers
S_0x270b580 .scope module, "U3" "mux2to1" 4 49, 4 64 0, S_0x270a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x27105d0 .functor NOT 1, L_0x27109a0, C4<0>, C4<0>, C4<0>;
L_0x7f8f549b9060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x2710640 .functor AND 1, L_0x7f8f549b9060, L_0x27105d0, C4<1>, C4<1>;
L_0x7f8f549b90a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x2710700 .functor AND 1, L_0x7f8f549b90a8, L_0x27109a0, C4<1>, C4<1>;
L_0x27107c0 .functor OR 1, L_0x2710640, L_0x2710700, C4<0>, C4<0>;
v0x270b820_0 .net *"_ivl_0", 0 0, L_0x27105d0;  1 drivers
v0x270b900_0 .net *"_ivl_2", 0 0, L_0x2710640;  1 drivers
v0x270b9e0_0 .net *"_ivl_4", 0 0, L_0x2710700;  1 drivers
v0x270bad0_0 .net "a", 0 0, L_0x7f8f549b9060;  1 drivers
v0x270bb90_0 .net "b", 0 0, L_0x7f8f549b90a8;  1 drivers
v0x270bca0_0 .net "s", 0 0, L_0x27109a0;  1 drivers
v0x270bd60_0 .net "y", 0 0, L_0x27107c0;  1 drivers
S_0x270bea0 .scope module, "U4" "mux2to1" 4 56, 4 64 0, S_0x270a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x2710a40 .functor NOT 1, L_0x2710e90, C4<0>, C4<0>, C4<0>;
L_0x7f8f549b90f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x2710ab0 .functor AND 1, L_0x7f8f549b90f0, L_0x2710a40, C4<1>, C4<1>;
L_0x7f8f549b9138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x2710b70 .functor AND 1, L_0x7f8f549b9138, L_0x2710e90, C4<1>, C4<1>;
L_0x2710c60 .functor OR 1, L_0x2710ab0, L_0x2710b70, C4<0>, C4<0>;
v0x270c110_0 .net *"_ivl_0", 0 0, L_0x2710a40;  1 drivers
v0x270c210_0 .net *"_ivl_2", 0 0, L_0x2710ab0;  1 drivers
v0x270c2f0_0 .net *"_ivl_4", 0 0, L_0x2710b70;  1 drivers
v0x270c3e0_0 .net "a", 0 0, L_0x7f8f549b90f0;  1 drivers
v0x270c4a0_0 .net "b", 0 0, L_0x7f8f549b9138;  1 drivers
v0x270c5b0_0 .net "s", 0 0, L_0x2710e90;  1 drivers
v0x270c670_0 .net "y", 0 0, L_0x2710c60;  1 drivers
S_0x270d940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x26c9bf0;
 .timescale -12 -12;
E_0x26b89f0 .event anyedge, v0x270e5a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x270e5a0_0;
    %nor/r;
    %assign/vec4 v0x270e5a0_0, 0;
    %wait E_0x26b89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27093a0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2709cd0_0, 0;
    %assign/vec4 v0x2709b90_0, 0;
    %wait E_0x26d2c50;
    %wait E_0x26d2eb0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2709cd0_0, 0;
    %assign/vec4 v0x2709b90_0, 0;
    %wait E_0x26d2eb0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2709cd0_0, 0;
    %assign/vec4 v0x2709b90_0, 0;
    %wait E_0x26d2eb0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2709cd0_0, 0;
    %assign/vec4 v0x2709b90_0, 0;
    %wait E_0x26d2eb0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x2709cd0_0, 0;
    %assign/vec4 v0x2709b90_0, 0;
    %wait E_0x26d2c50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2709990;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d2a00;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x2709cd0_0, 0;
    %assign/vec4 v0x2709b90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26c9bf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270e170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270e5a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26c9bf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x270e170_0;
    %inv;
    %store/vec4 v0x270e170_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26c9bf0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2709c30_0, v0x270e720_0, v0x270e0d0_0, v0x270e210_0, v0x270e410_0, v0x270e340_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26c9bf0;
T_7 ;
    %load/vec4 v0x270e4e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x270e4e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x270e4e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x270e4e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x270e4e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x270e4e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x270e4e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26c9bf0;
T_8 ;
    %wait E_0x26d2a00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x270e4e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270e4e0_0, 4, 32;
    %load/vec4 v0x270e660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x270e4e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270e4e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x270e4e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270e4e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x270e410_0;
    %load/vec4 v0x270e410_0;
    %load/vec4 v0x270e340_0;
    %xor;
    %load/vec4 v0x270e410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x270e4e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270e4e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x270e4e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270e4e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth1/human/ece241_2014_q3/iter1/response0/top_module.sv";
