

================================================================
== Vitis HLS Report for 'StreamingDataflowPartition_1_MVAU_hls_0'
================================================================
* Date:           Wed Mar 26 22:51:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_1_MVAU_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  11.547 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50185|    50185|  1.004 ms|  1.004 ms|  50186|  50186|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_Matrix_Vector_Activate_Stream_Batch_fu_60  |Matrix_Vector_Activate_Stream_Batch  |    50182|    50182|  1.004 ms|  1.004 ms|  50177|  50177|  loop auto-rewind flp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       11|    1|    6600|   4031|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     52|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       11|    1|    6613|   4085|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   ~0|       6|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_60  |Matrix_Vector_Activate_Stream_Batch  |       11|   1|  6600|  4031|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                     |       11|   1|  6600|  4031|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_60_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |in0_V_TREADY_int_regslice      |   9|          2|    1|          2|
    |out_V_TDATA_int_regslice       |   9|          2|    8|         16|
    |weights_V_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  52|         11|   11|         25|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_60_ap_start_reg  |  1|   0|    1|          0|
    |out_V_TDATA_reg                                             |  8|   0|    8|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       | 13|   0|   13|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |              Source Object              |    C Type    |
+------------------+-----+-----+--------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_none|  StreamingDataflowPartition_1_MVAU_hls_0|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_none|  StreamingDataflowPartition_1_MVAU_hls_0|  return value|
|in0_V_TDATA       |   in|    8|          axis|                                    in0_V|       pointer|
|in0_V_TVALID      |   in|    1|          axis|                                    in0_V|       pointer|
|in0_V_TREADY      |  out|    1|          axis|                                    in0_V|       pointer|
|weights_V_TDATA   |   in|    8|          axis|                                weights_V|       pointer|
|weights_V_TVALID  |   in|    1|          axis|                                weights_V|       pointer|
|weights_V_TREADY  |  out|    1|          axis|                                weights_V|       pointer|
|out_V_TDATA       |  out|    8|          axis|                                    out_V|       pointer|
|out_V_TVALID      |  out|    1|          axis|                                    out_V|       pointer|
|out_V_TREADY      |   in|    1|          axis|                                    out_V|       pointer|
+------------------+-----+-----+--------------+-----------------------------------------+--------------+

