Abel Guilhermino Silva-Filho , Filipe Rolim Cordeiro, A combined optimization method for tuning two-level memory hierarchy considering energy consumption, EURASIP Journal on Embedded Systems, 2011, p.1-12, January 2011
Po-Yang Hsu , TingTing Hwang, Thread-criticality aware dynamic cache reconfiguration in multi-core system, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
Florian Kriebel , Arun Subramaniyan , Semeen Rehman , Segnon Jean Bruno Ahandagbe , Muhammad Shafique , JÃ¶rg Henkel, R2Cache: reliability-aware reconfigurable last-level cache architecture for multi-cores, Proceedings of the 10th International Conference on Hardware/Software Codesign and System Synthesis, p.1-10, October 04-09, 2015, Amsterdam, The Netherlands
A. Bengueddach , B. Senouci , S. Niar , B. Beldjilali, Two-level caches tuning technique for energy consumption in reconfigurable embedded MPSoC, Journal of Systems Architecture: the EUROMICRO Journal, v.59 n.8, p.656-666, September, 2013
Bruno A. Silva , Lucas A. Cuminato , Vanderlei Bonato , Pedro C. Diniz, Run-time Cache Configuration for the LEON-3 Embedded Processor, Proceedings of the 28th Symposium on Integrated Circuits and Systems Design, August 31-September 04, 2015, Salvador, Brazil
Marisha Rawlins , Ann Gordon-Ross, On the interplay of loop caching, code compression, and cache configuration, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.243-248, January 25-28, 2011, Yokohama, Japan
Wei Zang , Ann Gordon-Ross, T-SPaCS: a two-level single-pass cache simulation methodology, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.419-424, January 25-28, 2011, Yokohama, Japan
David Sheldon , Rakesh Kumar , Roman Lysecky , Frank Vahid , Dean Tullsen, Application-specific customization of parameterized FPGA soft-core processors, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
Ann Gordon-Ross , Frank Vahid , Nikil D. Dutt, Fast configurable-cache tuning with a unified second-level cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.1, p.80-91, January 2009
Rakesh Reddy , Peter Petrov, Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
P. Foglia , D. Mangano , C. A. Prete, A cache design for high performance embedded systems, Journal of Embedded Computing, v.1 n.4, p.587-597, December 2005
Rakesh Reddy , Peter Petrov, Cache partitioning for energy-efficient and interference-free embedded multitasking, ACM Transactions on Embedded Computing Systems (TECS), v.9 n.3, p.1-35, February 2010
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache for low energy embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.363-387, May 2005
Abu Asaduzzaman , Govipalagodage H. Gunasekara, Power and performance analysis of multimedia applications running on low-power devices by cache modeling, Multimedia Tools and Applications, v.72 n.1, p.207-230, September 2014
Wei Zang , Ann Gordon-Ross, A survey on cache tuning from a power/energy perspective, ACM Computing Surveys (CSUR), v.45 n.3, p.1-49, June 2013
