0-prep 0h0m0s898ms
1-yosys 0h0m11s80ms
2-opensta 0h0m1s787ms
3-verilog2def_openroad 0h0m2s131ms
4-tapcell 0h0m1s820ms
5-klayout_scrot 0h0m4s780ms
6-pdn 0h0m2s368ms
7-replace 0h0m9s342ms
7-resizer 0h0m9s33ms
8-write_verilog 0h0m1s780ms
9-opensta_post_resizer 0h0m1s810ms
10-opendp 0h0m1s857ms
11-klayout_scrot 0h0m5s146ms
12-cts 0h1m43s761ms
13-write_verilog 0h0m1s714ms
14-klayout_scrot 0h0m5s12ms
14-resizer_timing 0h0m7s503ms
15-write_verilog 0h0m1s716ms
16-opensta_post_resizer_timing 0h0m1s655ms
17-fastroute 0h0m11s30ms
18-addspacers 0h0m1s819ms
19-write_verilog 0h0m1s775ms
20-tritonRoute 0h6m39s123ms
21-klayout_scrot 0h0m5s841ms
22-spef_extraction 0h0m4s125ms
23-opensta_spef 0h0m2s353ms
25-write_verilog 0h0m2s135ms
27-klayout_scrot 0h0m5s340ms
30-magic_gen 0h0m10s946ms
31-klayout 0h0m4s871ms
32-klayout_scrot 0h0m5s438ms
34-klayout_scrot 0h0m5s453ms
35-klayout_xor 0h0m35s88ms
36-magic_ext_spice 0h0m9s18ms
37-lvs 0h0m0s685ms
38-magic_drc 0h0m22s701ms
40-or_antenna 0h0m2s513ms
41-cvc 0h0m0s700ms