# ==============================================================================
# Include Paths for TLX
# ==============================================================================

set soc_inc_tlx [concat \
  inputs/rtl/aham3soc_armip/logical/nic400_tlx_AhaIntegration/amib_M1_m/verilog \
  inputs/rtl/aham3soc_armip/logical/nic400_tlx_AhaIntegration/cdc_blocks/verilog \
  inputs/rtl/aham3soc_armip/logical/nic400_tlx_AhaIntegration/ib_M1_m_ib/verilog \
  inputs/rtl/aham3soc_armip/logical/nic400_tlx_AhaIntegration/reg_slice/verilog \
  inputs/rtl/aham3soc_armip/logical/nic400_tlx_AhaIntegration/tlx_M1_m_tlx/verilog \
]
