Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system.qsys --synthesis=VERILOG --output-directory=/homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GameBoy_RTL_Qsys_submit/soc_system.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_RST [altera_reset_bridge 18.1]
Warning: Audio_RST: Used altera_reset_bridge 21.1 (instead of 18.1)
Progress: Parameterizing module Audio_RST
Progress: Adding GameBoy [GameBoy 1.0]
Progress: Parameterizing module GameBoy
Progress: Adding GameBoy_Audio [GameBoy_Audio 1.0]
Warning: GameBoy_Audio: Component type GameBoy_Audio is not in the library
Progress: Parameterizing module GameBoy_Audio
Progress: Adding GameBoy_Cartridge [GameBoy_Cartridge 1.0]
Progress: Parameterizing module GameBoy_Cartridge
Progress: Adding GameBoy_Joypad [GameBoy_Joypad 1.0]
Progress: Parameterizing module GameBoy_Joypad
Progress: Adding GameBoy_Reset [altera_reset_bridge 18.1]
Warning: GameBoy_Reset: Used altera_reset_bridge 21.1 (instead of 18.1)
Progress: Parameterizing module GameBoy_Reset
Progress: Adding GameBoy_VGA [GameBoy_VGA 1.0]
Progress: Parameterizing module GameBoy_VGA
Progress: Adding Main_PLL [altera_pll 18.1]
Warning: Main_PLL: Used altera_pll 21.1 (instead of 18.1)
Progress: Parameterizing module Main_PLL
Progress: Adding SDRAM_Controller [altera_avalon_new_sdram_controller 18.1]
Warning: SDRAM_Controller: Component type altera_avalon_new_sdram_controller is not in the library
Progress: Parameterizing module SDRAM_Controller
Progress: Adding SOC_System_RST_Bridge [altera_reset_bridge 18.1]
Warning: SOC_System_RST_Bridge: Used altera_reset_bridge 21.1 (instead of 18.1)
Progress: Parameterizing module SOC_System_RST_Bridge
Progress: Adding hps_0 [altera_hps 18.1]
Warning: hps_0: Used altera_hps 21.1 (instead of 18.1)
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: soc_system.GameBoy_Audio: Component GameBoy_Audio 1.0 not found or could not be instantiated
Warning: soc_system.GameBoy_Cartridge.reset_gameboy: Associated reset sinks not declared
Warning: soc_system.GameBoy_Joypad: This module has no ports or interfaces
Error: soc_system.: add_fileset_file: No such file /homes/user/stud/fall22/na2946/GameBoy-Hardware-Emulator-DEI-Soc/GameBoy1/GameBoy_RTL_Qsys_submit/GameBoy_Joypad.sv     while executing "add_fileset_file GameBoy_Joypad.sv SYSTEM_VERILOG PATH GameBoy_Joypad.sv TOP_LEVEL_FILE"
Info: soc_system.Main_PLL: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Warning: soc_system.Main_PLL: Able to implement PLL - Actual settings differ from Requested settings
Error: soc_system.SDRAM_Controller: Component altera_avalon_new_sdram_controller 18.1 not found or could not be instantiated
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Error: soc_system.hps_0.h2f_axi_master/GameBoy_Joypad.avalon_slave: Missing connection end (try "Remove Dangling Connections")
Error: soc_system.Main_PLL.outclk1/GameBoy_Joypad.clock: Missing connection end (try "Remove Dangling Connections")
Error: soc_system.GameBoy.GameBoy_Joypad/GameBoy_Joypad.GameBoy_JoyPad: Missing connection end (try "Remove Dangling Connections")
Error: soc_system.SOC_System_RST_Bridge.out_reset/GameBoy_Joypad.reset: Missing connection end (try "Remove Dangling Connections")
Warning: soc_system.Audio.avalon_left_channel_source: Audio.avalon_left_channel_source must be connected to an Avalon-ST sink
Warning: soc_system.Audio.avalon_right_channel_source: Audio.avalon_right_channel_source must be connected to an Avalon-ST sink
Error: soc_system.SDRAM_Controller.s1: Data width must be of power of two and between 8 and 4096  
Warning: soc_system.: You have exported the interface GameBoy_Reset.in_reset but not its associated clock interface.  Export the driver of GameBoy_Reset.clk
Warning: soc_system.: You have exported the interface SOC_System_RST_Bridge.in_reset but not its associated clock interface.  Export the driver of SOC_System_RST_Bridge.clk
Warning: soc_system.: You have exported the interface Audio_RST.in_reset but not its associated clock interface.  Export the driver of Audio_RST.clk
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master GameBoy_Cartridge.avalon_master and slave SDRAM_Controller.s1 because the master is of type avalon and the slave is of type missing.
Info: Interconnect is inserted between master GameBoy_Cartridge.avalon_master and slave SDRAM_Controller.s1 because they have different clock source.
Error: null
