# âš¡ï¸ Gate-Level Simulation (GLS)

Gate-Level Simulation (**GLS**) is a **critical verification step** in the VLSI design flow where the **synthesized gate-level netlist** of a digital circuit is simulated.  
It ensures that what you designed at RTL truly works at the gate level, **with real delays and test structures** âœ…  

---

## â“ What is GLS?
GLS is the process of simulating a **post-synthesis netlist** (a circuit represented as logic gates) instead of high-level RTL.  
It helps to validate the following aspects:

- ðŸ§© **Functional correctness** â€“ Does the netlist behave exactly like the RTL?  
- â± **Timing behavior** â€“ Does it meet timing constraints (setup/hold)?  
- ðŸ”‹ **Power estimates** â€“ Switching activity and power can be observed.  
- ðŸ§ª **DFT structures** â€“ Scan chains and test logic work correctly.  

> âš ï¸ GLS is slower than RTL simulation but much more **realistic** and **trustworthy**.

---

## ðŸ’¡ Why Perform GLS?
- âœ… **Synthesis Validation** â†’ Ensures synthesis tools correctly map RTL â†’ gates.  
- â³ **Timing Verification** â†’ Detects violations using **SDF (Standard Delay Format)** back-annotation.  
- ðŸ§¬ **Testability Checks** â†’ Verifies scan chains and DFT features.  
- ðŸš€ **Confidence before tape-out** â†’ Reduces risk of silicon failure.  

---

## ðŸ• When is GLS Performed?
GLS is usually done at **two critical points**:
1. **After Synthesis** â€“ Verify RTL â†’ Gate translation.  
2. **Before Physical Design (P&R)** â€“ Catch timing/test issues early.  

---

## ðŸ§­ Types of GLS
| Type             | Description                                                                 |
|------------------|-----------------------------------------------------------------------------|
| **Functional GLS** | ðŸ”¹ Logic-only simulation (zero or unit delays). Fast but ignores real timing. |
| **Timing GLS**     | ðŸ”¹ Uses SDF annotated delays. Checks setup/hold, glitches, and real-world timing. |

---

## â³ Delay Annotation
GLS often uses **SDF Back-Annotation** to model **real delays** from synthesis or P&R:
- **Without annotation** â†’ Ideal behavior, unrealistic.  
- **With SDF annotation** â†’ Realistic timing behavior (net delays, cell delays, setup/hold).  

> ðŸ’Ž This step bridges the gap between **ideal RTL sim** and **silicon reality**.

---


# ðŸ§ª Lab Experiment

## ðŸ”¹Ternary Operator MUX

In this lab, we design a **2:1 Multiplexer** using the **ternary operator** in Verilog.  
The multiplexer selects one of two inputs (`i0`, `i1`) based on the control signal (`sel`) and drives it to the output (`y`).  

### ðŸ“œ Verilog Code
```verilog
// 2:1 MUX using Ternary Operator
module ternary_operator_mux (
  input  i0, 
  input  i1, 
  input  sel, 
  output y
);
  assign y = sel ? i1 : i0;
endmodule
```
---
## Waveform of RTL Code Simulation :

![Ternary Operator Waveform ](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/blob/main/Day_4/Images/ternary_wave.png)

---

## Netlist of RTL Code :
## Synthesis Using Yosys

Synthesize the above MUX using Yosys.  
_Follow the standard Yosys synthesis flow._

![Netlist](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/blob/main/Day_4/Images/ternary_net.png)

---

## Netlist Code:
```shell
  write_verilog -noattr ternary_operator_mux_net.v
```

![Netlist](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/blob/main/Day_4/Images/ternary_net_code.png)

---


## Waveform of Netlist Simulation :
## Gate-Level Simulation (GLS) of MUX

Run GLS for the synthesized MUX.  
Use this command (adjust paths as needed):

```shell
iverilog /path/to/primitives.v /path/to/sky130_fd_sc_hd.v ternary_operator_mux.v testbench.v
```

![Ternary Operator Waveform ](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/blob/main/Day_4/Images/ternary_net_wave.png)

---


---

## âš ï¸ Synthesis vs Simulation Mismatch

A **synthesis-simulation mismatch** occurs when the **simulation results of RTL (pre-synthesis)** do **not match** the **gate-level netlist (post-synthesis)** or actual hardware behavior.  

This is a critical issue in VLSI design because it can cause functional failures after tape-out! ðŸš¨  

---

### ðŸ” Common Causes of Mismatch

| Cause                           | Description                                                                 | Emoji |
|---------------------------------|-----------------------------------------------------------------------------|-------|
| **Non-synthesizable constructs** | Use of `#delays`, `initial` blocks, `real` numbers, or unsupported RTL.   | â›”ï¸   |
| **Incomplete / Ambiguous RTL**   | Missing `else` clauses, incomplete sensitivity lists, or undefined behavior. | â“   |
| **Tool interpretation differences** | Different simulators or synthesis tools may handle ambiguous RTL differently. | ðŸ› ï¸   |
| **Incorrect assumptions**        | Timing or resource assumptions not reflected in RTL or netlist.           | âš¡ï¸   |

---

### ðŸ’¡ Key Points to Avoid Mismatch

- âœ… Always write **synthesizable RTL** â€“ avoid unsupported constructs.  
- âœ… Use **complete and unambiguous coding** â€“ cover all branches, define all signals.  
- âœ… Verify **sensitivity lists** in combinational logic carefully.  
- âœ… Run **post-synthesis simulation** to catch mismatches early.  
- âœ… Compare **RTL simulation vs Gate-level simulation** waveforms systematically.  

> ðŸ’Ž **Pro Tip:** A small mismatch in RTL vs netlist can lead to large functional failures on silicon!  

---

### ðŸ”§ Quick Checklist for Designers

- [ ] No `#delay` or `initial` blocks in synthesizable code  
- [ ] Every `if` has an `else`  
- [ ] All combinational blocks have full sensitivity lists  
- [ ] Test both RTL and synthesized netlist  
- [ ] Annotate timing with SDF for timing GLS  

---




