(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-11-10T20:01:28Z")
 (DESIGN "dedo_v01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "dedo_v01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb COUNT_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SPD_COMMAND_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb tensor_control_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RVT_COMMAND_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RxInt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PM2_HA_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PM1_HA_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt RxInt.interrupt (11.469:11.469:11.469))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt \\UART\:RXInternalInterrupt\\.interrupt (7.186:7.186:7.186))
    (INTERCONNECT \\ADC_TS\:SAR\:ADC_SAR\\.next \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.main_0 (5.945:5.945:5.945))
    (INTERCONNECT Net_192.q \\ADC_TS\:IRQ\\.interrupt (8.793:8.793:8.793))
    (INTERCONNECT Net_192.q \\ADC_TS\:bSAR_SEQ\:EOCSts\\.status_0 (5.874:5.874:5.874))
    (INTERCONNECT Net_192.q \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (4.349:4.349:4.349))
    (INTERCONNECT Net_234.q Tx_1\(0\).pin_input (7.067:7.067:7.067))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_2 (5.291:5.291:5.291))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_3 (5.291:5.291:5.291))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (5.866:5.866:5.866))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_1 (6.780:6.780:6.780))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_0\\.main_9 (5.866:5.866:5.866))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_8 (5.297:5.297:5.297))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_status_3\\.main_6 (5.866:5.866:5.866))
    (INTERCONNECT \\ADC\:ADC_SAR\\.eof_udb \\ADC\:IRQ\\.interrupt (7.102:7.102:7.102))
    (INTERCONNECT PM2_input\(0\).fb \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.main_0 (6.472:6.472:6.472))
    (INTERCONNECT PM2_input\(0\).fb \\PM2_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_0 (6.474:6.474:6.474))
    (INTERCONNECT PM2_input\(1\).fb \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.main_0 (6.020:6.020:6.020))
    (INTERCONNECT Net_339.q PM2_HA_ISR.interrupt (5.515:5.515:5.515))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:Stsreg\\.interrupt \\PM2_DirCounter\:isr\\.interrupt (6.979:6.979:6.979))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:Stsreg\\.interrupt \\PM1_DirCounter\:isr\\.interrupt (4.994:4.994:4.994))
    (INTERCONNECT ClockBlock.dclk_5 COUNT_ISR.interrupt (5.597:5.597:5.597))
    (INTERCONNECT Net_690.q PM1_HA_ISR.interrupt (7.143:7.143:7.143))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_339.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_690.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_6 RVT_COMMAND_ISR.interrupt (5.595:5.595:5.595))
    (INTERCONNECT PM1_input\(0\).fb \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.633:6.633:6.633))
    (INTERCONNECT PM1_input\(0\).fb \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_0 (6.633:6.633:6.633))
    (INTERCONNECT PM1_input\(1\).fb \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.main_0 (4.718:4.718:4.718))
    (INTERCONNECT ClockBlock.dclk_4 SPD_COMMAND_ISR.interrupt (5.128:5.128:5.128))
    (INTERCONNECT ClockBlock.dclk_4 tensor_control_isr.interrupt (4.400:4.400:4.400))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC\:ADC_SAR\\.clk_udb (8.308:8.308:8.308))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (4.663:4.663:4.663))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (6.787:6.787:6.787))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (4.429:4.429:4.429))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (8.637:8.637:8.637))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (6.295:6.295:6.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (9.630:9.630:9.630))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (9.747:9.747:9.747))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (4.663:4.663:4.663))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (9.731:9.731:9.731))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (4.663:4.663:4.663))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (9.670:9.670:9.670))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (4.475:4.475:4.475))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (9.081:9.081:9.081))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (6.295:6.295:6.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (6.295:6.295:6.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (9.081:9.081:9.081))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (9.681:9.681:9.681))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (6.856:6.856:6.856))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (6.856:6.856:6.856))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (6.787:6.787:6.787))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (9.681:9.681:9.681))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (9.681:9.681:9.681))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (4.700:4.700:4.700))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (4.444:4.444:4.444))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (4.485:4.485:4.485))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (8.637:8.637:8.637))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (9.731:9.731:9.731))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (8.637:8.637:8.637))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (9.630:9.630:9.630))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (6.787:6.787:6.787))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (9.670:9.670:9.670))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (9.731:9.731:9.731))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (9.747:9.747:9.747))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (4.700:4.700:4.700))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (6.856:6.856:6.856))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (4.698:4.698:4.698))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (4.475:4.475:4.475))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (4.700:4.700:4.700))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (4.698:4.698:4.698))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (4.429:4.429:4.429))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (9.747:9.747:9.747))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (4.485:4.485:4.485))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (9.681:9.681:9.681))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (9.630:9.630:9.630))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (4.485:4.485:4.485))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (6.787:6.787:6.787))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (4.663:4.663:4.663))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (4.475:4.475:4.475))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (6.856:6.856:6.856))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (4.698:4.698:4.698))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (9.670:9.670:9.670))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (4.444:4.444:4.444))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (4.485:4.485:4.485))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (4.429:4.429:4.429))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (4.444:4.444:4.444))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (4.429:4.429:4.429))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (9.747:9.747:9.747))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (9.670:9.670:9.670))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (4.663:4.663:4.663))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (4.444:4.444:4.444))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (8.637:8.637:8.637))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (6.295:6.295:6.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (9.731:9.731:9.731))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (4.700:4.700:4.700))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_8 (2.299:2.299:2.299))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_10 (5.742:5.742:5.742))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (8.226:8.226:8.226))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (4.741:4.741:4.741))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (6.293:6.293:6.293))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (9.102:9.102:9.102))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (8.959:8.959:8.959))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (10.117:10.117:10.117))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (8.751:8.751:8.751))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (10.099:10.099:10.099))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (8.751:8.751:8.751))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (10.152:10.152:10.152))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (7.853:7.853:7.853))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (9.090:9.090:9.090))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (9.090:9.090:9.090))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (10.163:10.163:10.163))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (4.043:4.043:4.043))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (4.043:4.043:4.043))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (4.741:4.741:4.741))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (10.163:10.163:10.163))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (10.163:10.163:10.163))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (5.343:5.343:5.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (3.084:3.084:3.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (9.102:9.102:9.102))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (10.099:10.099:10.099))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (9.102:9.102:9.102))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (8.959:8.959:8.959))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (4.741:4.741:4.741))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (10.152:10.152:10.152))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (10.099:10.099:10.099))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (10.117:10.117:10.117))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (4.043:4.043:4.043))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (3.090:3.090:3.090))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (7.853:7.853:7.853))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (3.090:3.090:3.090))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (6.293:6.293:6.293))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (10.117:10.117:10.117))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (3.084:3.084:3.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (10.163:10.163:10.163))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (8.959:8.959:8.959))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (3.084:3.084:3.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (4.741:4.741:4.741))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (8.226:8.226:8.226))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (7.853:7.853:7.853))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (4.043:4.043:4.043))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (3.090:3.090:3.090))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (10.152:10.152:10.152))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (5.343:5.343:5.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (3.084:3.084:3.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (6.293:6.293:6.293))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (5.343:5.343:5.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (6.293:6.293:6.293))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (10.117:10.117:10.117))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (10.152:10.152:10.152))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (8.226:8.226:8.226))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (5.343:5.343:5.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (9.102:9.102:9.102))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (10.099:10.099:10.099))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_8 (5.541:5.541:5.541))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (2.980:2.980:2.980))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (9.465:9.465:9.465))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (3.896:3.896:3.896))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (8.621:8.621:8.621))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (8.970:8.970:8.970))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (8.623:8.623:8.623))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (9.606:9.606:9.606))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (2.837:2.837:2.837))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (9.593:9.593:9.593))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (2.837:2.837:2.837))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (2.974:2.974:2.974))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (8.609:8.609:8.609))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (8.970:8.970:8.970))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (8.970:8.970:8.970))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (8.609:8.609:8.609))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (9.683:9.683:9.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (9.529:9.529:9.529))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (9.529:9.529:9.529))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (9.465:9.465:9.465))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (9.683:9.683:9.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (9.683:9.683:9.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (10.428:10.428:10.428))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (6.096:6.096:6.096))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (7.151:7.151:7.151))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (8.621:8.621:8.621))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (9.593:9.593:9.593))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (8.621:8.621:8.621))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (8.623:8.623:8.623))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (9.465:9.465:9.465))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (9.593:9.593:9.593))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (9.606:9.606:9.606))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (10.428:10.428:10.428))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (9.529:9.529:9.529))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (7.165:7.165:7.165))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (2.974:2.974:2.974))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (10.428:10.428:10.428))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (7.165:7.165:7.165))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (3.896:3.896:3.896))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (9.606:9.606:9.606))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (7.151:7.151:7.151))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (9.683:9.683:9.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (8.623:8.623:8.623))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (7.151:7.151:7.151))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (9.465:9.465:9.465))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (2.980:2.980:2.980))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (2.974:2.974:2.974))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (9.529:9.529:9.529))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (7.165:7.165:7.165))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (6.096:6.096:6.096))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (7.151:7.151:7.151))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (3.896:3.896:3.896))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (6.096:6.096:6.096))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (3.896:3.896:3.896))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (9.606:9.606:9.606))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (2.980:2.980:2.980))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (6.096:6.096:6.096))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (8.621:8.621:8.621))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (8.970:8.970:8.970))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (9.593:9.593:9.593))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (10.428:10.428:10.428))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_6 (4.749:4.749:4.749))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_6 (5.546:5.546:5.546))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (5.624:5.624:5.624))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (7.829:7.829:7.829))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (4.745:4.745:4.745))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (9.344:9.344:9.344))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (6.913:6.913:6.913))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (9.346:9.346:9.346))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (10.332:10.332:10.332))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (7.801:7.801:7.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (10.318:10.318:10.318))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (7.801:7.801:7.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (10.398:10.398:10.398))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (5.495:5.495:5.495))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (9.330:9.330:9.330))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (6.913:6.913:6.913))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (6.913:6.913:6.913))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (9.330:9.330:9.330))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (10.405:10.405:10.405))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (6.932:6.932:6.932))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (6.932:6.932:6.932))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (7.829:7.829:7.829))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (10.405:10.405:10.405))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (10.405:10.405:10.405))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (5.854:5.854:5.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (4.607:4.607:4.607))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (5.828:5.828:5.828))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (9.344:9.344:9.344))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (10.318:10.318:10.318))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (9.344:9.344:9.344))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (9.346:9.346:9.346))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (7.829:7.829:7.829))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (10.398:10.398:10.398))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (10.318:10.318:10.318))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (10.332:10.332:10.332))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (5.854:5.854:5.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (6.932:6.932:6.932))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (5.854:5.854:5.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (5.495:5.495:5.495))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (5.854:5.854:5.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (5.854:5.854:5.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (4.745:4.745:4.745))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (10.332:10.332:10.332))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (5.828:5.828:5.828))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (10.405:10.405:10.405))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (9.346:9.346:9.346))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (5.828:5.828:5.828))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (7.829:7.829:7.829))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (5.624:5.624:5.624))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (5.495:5.495:5.495))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (6.932:6.932:6.932))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (5.854:5.854:5.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (10.398:10.398:10.398))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (4.607:4.607:4.607))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (5.828:5.828:5.828))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (4.745:4.745:4.745))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (4.607:4.607:4.607))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (4.745:4.745:4.745))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (10.332:10.332:10.332))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (10.398:10.398:10.398))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (5.624:5.624:5.624))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (4.607:4.607:4.607))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (9.344:9.344:9.344))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (6.913:6.913:6.913))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (10.318:10.318:10.318))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (5.854:5.854:5.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_4 (3.446:3.446:3.446))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_4 (3.453:3.453:3.453))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (5.492:5.492:5.492))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (9.633:9.633:9.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (3.565:3.565:3.565))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (12.236:12.236:12.236))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (9.705:9.705:9.705))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (11.683:11.683:11.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (9.662:9.662:9.662))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (6.161:6.161:6.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (9.655:9.655:9.655))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (6.161:6.161:6.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (13.012:13.012:13.012))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (6.175:6.175:6.175))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (11.234:11.234:11.234))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (9.705:9.705:9.705))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (9.705:9.705:9.705))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (11.234:11.234:11.234))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (13.537:13.537:13.537))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (9.150:9.150:9.150))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (9.150:9.150:9.150))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (9.633:9.633:9.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (13.537:13.537:13.537))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (13.537:13.537:13.537))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (7.299:7.299:7.299))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (3.558:3.558:3.558))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (7.281:7.281:7.281))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (12.236:12.236:12.236))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (9.655:9.655:9.655))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (12.236:12.236:12.236))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (11.683:11.683:11.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (9.633:9.633:9.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (13.012:13.012:13.012))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (9.655:9.655:9.655))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (9.662:9.662:9.662))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (7.299:7.299:7.299))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (9.150:9.150:9.150))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (5.641:5.641:5.641))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (6.175:6.175:6.175))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (7.299:7.299:7.299))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (5.641:5.641:5.641))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (3.565:3.565:3.565))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (9.662:9.662:9.662))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (7.281:7.281:7.281))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (13.537:13.537:13.537))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (11.683:11.683:11.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (7.281:7.281:7.281))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (9.633:9.633:9.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (5.492:5.492:5.492))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (6.175:6.175:6.175))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (9.150:9.150:9.150))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (5.641:5.641:5.641))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (13.012:13.012:13.012))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (3.558:3.558:3.558))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (7.281:7.281:7.281))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (3.565:3.565:3.565))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (3.558:3.558:3.558))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (3.565:3.565:3.565))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (9.662:9.662:9.662))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (13.012:13.012:13.012))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (5.492:5.492:5.492))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (3.558:3.558:3.558))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (12.236:12.236:12.236))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (9.705:9.705:9.705))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (9.655:9.655:9.655))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (7.299:7.299:7.299))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_2 (4.162:4.162:4.162))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_2 (3.765:3.765:3.765))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (5.037:5.037:5.037))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (7.247:7.247:7.247))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (4.186:4.186:4.186))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (10.147:10.147:10.147))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (6.330:6.330:6.330))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (10.557:10.557:10.557))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (5.939:5.939:5.939))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (8.492:8.492:8.492))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (5.939:5.939:5.939))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (12.472:12.472:12.472))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (5.947:5.947:5.947))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (11.130:11.130:11.130))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (6.330:6.330:6.330))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (6.330:6.330:6.330))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (11.130:11.130:11.130))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (11.927:11.927:11.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (6.349:6.349:6.349))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (6.349:6.349:6.349))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (7.247:7.247:7.247))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (11.927:11.927:11.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (11.927:11.927:11.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (5.270:5.270:5.270))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (3.759:3.759:3.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (5.251:5.251:5.251))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (10.147:10.147:10.147))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (8.492:8.492:8.492))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (10.147:10.147:10.147))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (10.557:10.557:10.557))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (7.247:7.247:7.247))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (12.472:12.472:12.472))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (8.492:8.492:8.492))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (5.270:5.270:5.270))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (6.349:6.349:6.349))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (5.475:5.475:5.475))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (5.947:5.947:5.947))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (5.270:5.270:5.270))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (5.475:5.475:5.475))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (4.186:4.186:4.186))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (5.251:5.251:5.251))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (11.927:11.927:11.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (10.557:10.557:10.557))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (5.251:5.251:5.251))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (7.247:7.247:7.247))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (5.037:5.037:5.037))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (5.947:5.947:5.947))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (6.349:6.349:6.349))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (5.475:5.475:5.475))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (12.472:12.472:12.472))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (3.759:3.759:3.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (5.251:5.251:5.251))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (4.186:4.186:4.186))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (3.759:3.759:3.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (4.186:4.186:4.186))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (12.472:12.472:12.472))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (5.037:5.037:5.037))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (3.759:3.759:3.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (10.147:10.147:10.147))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (6.330:6.330:6.330))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (8.492:8.492:8.492))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (5.270:5.270:5.270))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_0 (8.083:8.083:8.083))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_0 (8.103:8.103:8.103))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (10.000:10.000:10.000))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (11.334:11.334:11.334))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (8.106:8.106:8.106))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (4.113:4.113:4.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (10.417:10.417:10.417))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (3.716:3.716:3.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (5.181:5.181:5.181))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (10.523:10.523:10.523))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (5.161:5.161:5.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (10.523:10.523:10.523))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (6.446:6.446:6.446))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (9.618:9.618:9.618))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (3.718:3.718:3.718))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (10.417:10.417:10.417))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (10.417:10.417:10.417))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (3.718:3.718:3.718))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (10.433:10.433:10.433))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (10.433:10.433:10.433))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (11.334:11.334:11.334))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (9.352:9.352:9.352))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (8.092:8.092:8.092))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (9.329:9.329:9.329))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (4.113:4.113:4.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (5.161:5.161:5.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (4.113:4.113:4.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (3.716:3.716:3.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (11.334:11.334:11.334))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (6.446:6.446:6.446))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (5.161:5.161:5.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (5.181:5.181:5.181))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (9.352:9.352:9.352))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (10.433:10.433:10.433))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (9.350:9.350:9.350))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (9.618:9.618:9.618))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (9.352:9.352:9.352))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (9.350:9.350:9.350))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (8.106:8.106:8.106))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (5.181:5.181:5.181))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (9.329:9.329:9.329))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (3.716:3.716:3.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (9.329:9.329:9.329))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (11.334:11.334:11.334))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (10.000:10.000:10.000))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (9.618:9.618:9.618))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (10.433:10.433:10.433))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (9.350:9.350:9.350))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (6.446:6.446:6.446))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (8.092:8.092:8.092))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (9.329:9.329:9.329))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (8.106:8.106:8.106))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (8.092:8.092:8.092))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (8.106:8.106:8.106))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (5.181:5.181:5.181))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (6.446:6.446:6.446))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (10.000:10.000:10.000))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (8.092:8.092:8.092))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (4.113:4.113:4.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (10.417:10.417:10.417))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (5.161:5.161:5.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (9.352:9.352:9.352))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.q tension_PIN\(0\).pin_input (6.237:6.237:6.237))
    (INTERCONNECT \\ADC_TS\:TempBuf\\.termout \\ADC_TS\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_TS\:SAR\:ADC_SAR\\.eof_udb \\ADC_TS\:TempBuf\\.dmareq (9.665:9.665:9.665))
    (INTERCONNECT \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.938:2.938:2.938))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_192.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.q \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.enable (3.649:3.649:3.649))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 Net_192.clk_en (4.153:4.153:4.153))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.clk_en (2.298:2.298:2.298))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:EOCSts\\.clk_en (4.152:4.152:4.152))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.clk_en (4.153:4.153:4.153))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.load (2.625:2.625:2.625))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.main_1 (4.127:4.127:4.127))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.q Net_192.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_11 (6.306:6.306:6.306))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.main_0 (7.181:7.181:7.181))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_9 (6.594:6.594:6.594))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.main_0 (7.299:7.299:7.299))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_7 (6.691:6.691:6.691))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_7 (6.685:6.685:6.685))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.main_0 (6.691:6.691:6.691))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_5 (8.115:8.115:8.115))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_5 (7.551:7.551:7.551))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.main_0 (8.115:8.115:8.115))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_3 (6.634:6.634:6.634))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_3 (6.647:6.647:6.647))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.main_0 (6.634:6.634:6.634))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_1 (6.977:6.977:6.977))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_1 (6.995:6.995:6.995))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.main_0 (3.298:3.298:3.298))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_192.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_TS\:SAR\:ADC_SAR\\.clk_udb (7.817:7.817:7.817))
    (INTERCONNECT \\ADC_TS\:FinalBuf\\.termout \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.in (6.445:6.445:6.445))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.610:2.610:2.610))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.610:2.610:2.610))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_1 (3.660:3.660:3.660))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (4.673:4.673:4.673))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_0 (4.121:4.121:4.121))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Net_1275\\.main_1 (4.673:4.673:4.673))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.618:2.618:2.618))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Net_530\\.main_2 (2.615:2.615:2.615))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Net_611\\.main_2 (2.615:2.615:2.615))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.805:2.805:2.805))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.807:2.807:2.807))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.939:2.939:2.939))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_1 (3.178:3.178:3.178))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (7.190:7.190:7.190))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.805:5.805:5.805))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (3.178:3.178:3.178))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Net_1275\\.main_0 (5.801:5.801:5.801))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.316:2.316:2.316))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.921:2.921:2.921))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.920:2.920:2.920))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_2 (4.061:4.061:4.061))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (6.145:6.145:6.145))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Net_1203\\.main_1 (2.632:2.632:2.632))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (8.916:8.916:8.916))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (9.614:9.614:9.614))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_1251\\.main_0 (3.614:3.614:3.614))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_1251_split\\.main_0 (4.324:4.324:4.324))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_530\\.main_1 (9.623:9.623:9.623))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_611\\.main_1 (9.623:9.623:9.623))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251_split\\.q \\PM1_DirCounter\:Net_1251\\.main_7 (2.292:2.292:2.292))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_0 (7.693:7.693:7.693))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (8.912:8.912:8.912))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1203\\.main_0 (8.879:8.879:8.879))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1251\\.main_1 (3.758:3.758:3.758))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1251_split\\.main_1 (3.723:3.723:3.723))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1260\\.main_0 (3.758:3.758:3.758))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_2 (7.705:7.705:7.705))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_0 (8.884:8.884:8.884))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_0 (8.879:8.879:8.879))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_0 (8.884:8.884:8.884))
    (INTERCONNECT \\PM1_DirCounter\:Net_1275\\.q \\PM1_DirCounter\:Net_530\\.main_0 (2.914:2.914:2.914))
    (INTERCONNECT \\PM1_DirCounter\:Net_1275\\.q \\PM1_DirCounter\:Net_611\\.main_0 (2.914:2.914:2.914))
    (INTERCONNECT \\PM1_DirCounter\:Net_530\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PM1_DirCounter\:Net_611\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1203\\.main_4 (4.919:4.919:4.919))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1251\\.main_4 (8.878:8.878:8.878))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1251_split\\.main_4 (8.873:8.873:8.873))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1260\\.main_1 (8.878:8.878:8.878))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_3 (7.219:7.219:7.219))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_3 (3.944:3.944:3.944))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_3 (4.919:4.919:4.919))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_3 (3.944:3.944:3.944))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.810:2.810:2.810))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_0 (2.800:2.800:2.800))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_1 (2.800:2.800:2.800))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_1 (2.298:2.298:2.298))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1203\\.main_2 (5.120:5.120:5.120))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1251\\.main_2 (8.912:8.912:8.912))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1251_split\\.main_2 (8.364:8.364:8.364))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_1 (5.117:5.117:5.117))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_3 (4.109:4.109:4.109))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_1 (5.120:5.120:5.120))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_1 (5.117:5.117:5.117))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1203\\.main_3 (8.819:8.819:8.819))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1251\\.main_3 (4.023:4.023:4.023))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1251_split\\.main_3 (6.246:6.246:6.246))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_2 (8.821:8.821:8.821))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_3 (4.029:4.029:4.029))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_2 (8.819:8.819:8.819))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_2 (8.821:8.821:8.821))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1203\\.main_6 (3.711:3.711:3.711))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1251\\.main_6 (9.039:9.039:9.039))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1251_split\\.main_6 (8.490:8.490:8.490))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1260\\.main_3 (9.039:9.039:9.039))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_5 (3.711:3.711:3.711))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_5 (3.711:3.711:3.711))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_5 (3.711:3.711:3.711))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1203\\.main_5 (4.260:4.260:4.260))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1251\\.main_5 (9.163:9.163:9.163))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1251_split\\.main_5 (8.600:8.600:8.600))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1260\\.main_2 (9.163:9.163:9.163))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_4 (3.569:3.569:3.569))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_4 (4.260:4.260:4.260))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_4 (3.569:3.569:3.569))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.load (3.671:3.671:3.671))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_0 (4.238:4.238:4.238))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (2.547:2.547:2.547))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (2.548:2.548:2.548))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.609:3.609:3.609))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (3.607:3.607:3.607))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.main_0 (4.501:4.501:4.501))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_6 (2.312:2.312:2.312))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_7 (2.312:2.312:2.312))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_5 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_4 (2.315:2.315:2.315))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_5 (2.315:2.315:2.315))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_3 (2.320:2.320:2.320))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_4 (2.320:2.320:2.320))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_2 (2.338:2.338:2.338))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_3 (2.338:2.338:2.338))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_1 (2.342:2.342:2.342))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_2 (2.342:2.342:2.342))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_0 (2.344:2.344:2.344))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_1 (2.344:2.344:2.344))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.q \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.enable (2.317:2.317:2.317))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (3.815:3.815:3.815))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (3.818:3.818:3.818))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (2.778:2.778:2.778))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.766:2.766:2.766))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.main_1 (3.660:3.660:3.660))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.919:2.919:2.919))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_3 (5.869:5.869:5.869))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.q \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q Net_690.main_0 (6.673:6.673:6.673))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_1 (7.284:7.284:7.284))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (7.138:7.138:7.138))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (7.654:7.654:7.654))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (6.355:6.355:6.355))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (5.803:5.803:5.803))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (3.099:3.099:3.099))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.085:3.085:3.085))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.786:2.786:2.786))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.773:2.773:2.773))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (6.544:6.544:6.544))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_2 (6.536:6.536:6.536))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_0 (6.544:6.544:6.544))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Net_1275\\.main_1 (6.536:6.536:6.536))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.436:3.436:3.436))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Net_530\\.main_2 (7.358:7.358:7.358))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Net_611\\.main_2 (7.358:7.358:7.358))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (6.594:6.594:6.594))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (6.594:6.594:6.594))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.937:2.937:2.937))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_1 (7.719:7.719:7.719))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.956:5.956:5.956))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.994:4.994:4.994))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.994:4.994:4.994))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Net_1275\\.main_0 (7.719:7.719:7.719))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (6.208:6.208:6.208))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.317:2.317:2.317))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Net_1203\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (7.106:7.106:7.106))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (6.146:6.146:6.146))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_1251\\.main_0 (3.797:3.797:3.797))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_1251_split\\.main_0 (6.548:6.548:6.548))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_530\\.main_1 (7.921:7.921:7.921))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_611\\.main_1 (7.921:7.921:7.921))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251_split\\.q \\PM2_DirCounter\:Net_1251\\.main_7 (3.671:3.671:3.671))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_0 (9.139:9.139:9.139))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (6.283:6.283:6.283))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1203\\.main_0 (6.262:6.262:6.262))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1251\\.main_1 (4.100:4.100:4.100))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1251_split\\.main_1 (6.263:6.263:6.263))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1260\\.main_0 (4.100:4.100:4.100))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_2 (9.073:9.073:9.073))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_0 (6.239:6.239:6.239))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_0 (4.112:4.112:4.112))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_0 (6.239:6.239:6.239))
    (INTERCONNECT \\PM2_DirCounter\:Net_1275\\.q \\PM2_DirCounter\:Net_530\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\PM2_DirCounter\:Net_1275\\.q \\PM2_DirCounter\:Net_611\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\PM2_DirCounter\:Net_530\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_0 (4.405:4.405:4.405))
    (INTERCONNECT \\PM2_DirCounter\:Net_611\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_1 (4.391:4.391:4.391))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1203\\.main_4 (2.955:2.955:2.955))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1251\\.main_4 (4.889:4.889:4.889))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1251_split\\.main_4 (3.064:3.064:3.064))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1260\\.main_1 (4.889:4.889:4.889))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_3 (8.658:8.658:8.658))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_3 (3.058:3.058:3.058))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_3 (4.904:4.904:4.904))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_3 (3.058:3.058:3.058))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1203\\.main_2 (5.611:5.611:5.611))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1251\\.main_2 (3.275:3.275:3.275))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1251_split\\.main_2 (6.028:6.028:6.028))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_1 (6.577:6.577:6.577))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_1 (3.283:3.283:3.283))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_1 (6.577:6.577:6.577))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_1 (3.291:3.291:3.291))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1203\\.main_3 (7.416:7.416:7.416))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1251\\.main_3 (2.769:2.769:2.769))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1251_split\\.main_3 (6.477:6.477:6.477))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_2 (7.053:7.053:7.053))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_2 (2.778:2.778:2.778))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_2 (7.053:7.053:7.053))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1203\\.main_6 (5.342:5.342:5.342))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1251\\.main_6 (2.593:2.593:2.593))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1251_split\\.main_6 (4.931:4.931:4.931))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1260\\.main_3 (2.593:2.593:2.593))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_5 (5.893:5.893:5.893))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_5 (2.589:2.589:2.589))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_5 (5.893:5.893:5.893))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1203\\.main_5 (3.108:3.108:3.108))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1251\\.main_5 (4.808:4.808:4.808))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1251_split\\.main_5 (2.973:2.973:2.973))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1260\\.main_2 (4.808:4.808:4.808))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_4 (3.101:3.101:3.101))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_4 (4.816:4.816:4.816))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_4 (3.101:3.101:3.101))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.load (3.380:3.380:3.380))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_0 (2.613:2.613:2.613))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (3.849:3.849:3.849))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (3.847:3.847:3.847))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (5.855:5.855:5.855))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (5.449:5.449:5.449))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:status_tc\\.main_0 (6.431:6.431:6.431))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_6 (2.915:2.915:2.915))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_7 (2.915:2.915:2.915))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_5 (2.894:2.894:2.894))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_6 (2.894:2.894:2.894))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_4 (2.913:2.913:2.913))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_5 (2.913:2.913:2.913))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_3 (2.912:2.912:2.912))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_4 (2.912:2.912:2.912))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_2 (2.906:2.906:2.906))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_3 (2.906:2.906:2.906))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_1 (2.907:2.907:2.907))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_2 (2.907:2.907:2.907))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_0 (2.904:2.904:2.904))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_1 (2.904:2.904:2.904))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.q \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.enable (2.305:2.305:2.305))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (3.971:3.971:3.971))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (3.972:3.972:3.972))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (2.895:2.895:2.895))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.894:2.894:2.894))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:status_tc\\.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_2 (6.688:6.688:6.688))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_3 (6.053:6.053:6.053))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:status_tc\\.q \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_0 (3.684:3.684:3.684))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q Net_339.main_0 (8.028:8.028:8.028))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_1 (8.585:8.585:8.585))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (8.095:8.095:8.095))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (8.090:8.090:8.090))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (9.179:9.179:9.179))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (9.183:9.183:9.183))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.524:6.524:6.524))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (2.516:2.516:2.516))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (2.516:2.516:2.516))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (4.224:4.224:4.224))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_state_0\\.main_10 (3.307:3.307:3.307))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_status_3\\.main_7 (3.307:3.307:3.307))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (2.260:2.260:2.260))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (4.095:4.095:4.095))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_state_0\\.main_8 (3.178:3.178:3.178))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_status_3\\.main_5 (3.178:3.178:3.178))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (3.308:3.308:3.308))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (3.308:3.308:3.308))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_2 (2.530:2.530:2.530))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (2.530:2.530:2.530))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (3.308:3.308:3.308))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.230:4.230:4.230))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (2.240:2.240:2.240))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_7 (3.288:3.288:3.288))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_7 (3.288:3.288:3.288))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_7 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_6 (3.295:3.295:3.295))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_6 (3.295:3.295:3.295))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_6 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_5 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_5 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_5 (2.252:2.252:2.252))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (2.252:2.252:2.252))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (2.249:2.249:2.249))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_9 (2.879:2.879:2.879))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (3.269:3.269:3.269))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.272:3.272:3.272))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.289:2.289:2.289))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (3.356:3.356:3.356))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_1 (3.356:3.356:3.356))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (3.356:3.356:3.356))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (3.356:3.356:3.356))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.392:3.392:3.392))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (3.323:3.323:3.323))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_4 (3.323:3.323:3.323))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_4 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_4 (3.323:3.323:3.323))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (2.246:2.246:2.246))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (3.166:3.166:3.166))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_3 (3.166:3.166:3.166))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_3 (2.246:2.246:2.246))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (2.246:2.246:2.246))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (2.246:2.246:2.246))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_3 (3.166:3.166:3.166))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (3.585:3.585:3.585))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (2.924:2.924:2.924))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (4.233:4.233:4.233))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (2.308:2.308:2.308))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_5 (3.785:3.785:3.785))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_5 (8.036:8.036:8.036))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_5 (3.797:3.797:3.797))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (8.036:8.036:8.036))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (7.315:7.315:7.315))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.127:5.127:5.127))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (3.815:3.815:3.815))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (3.815:3.815:3.815))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (7.329:7.329:7.329))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (4.379:4.379:4.379))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (7.315:7.315:7.315))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_4 (7.619:7.619:7.619))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_4 (5.956:5.956:5.956))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (7.619:7.619:7.619))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (8.824:8.824:8.824))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (8.071:8.071:8.071))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_0 (8.071:8.071:8.071))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_0 (8.824:8.824:8.824))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (8.824:8.824:8.824))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (8.824:8.824:8.824))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_0 (8.071:8.071:8.071))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (8.822:8.822:8.822))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (9.544:9.544:9.544))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (6.395:6.395:6.395))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (6.745:6.745:6.745))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (5.264:5.264:5.264))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (4.337:4.337:4.337))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (5.952:5.952:5.952))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (10.106:10.106:10.106))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (7.197:7.197:7.197))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (7.219:7.219:7.219))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (7.219:7.219:7.219))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (10.638:10.638:10.638))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (7.241:7.241:7.241))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (10.106:10.106:10.106))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (10.638:10.638:10.638))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (3.336:3.336:3.336))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.740:6.740:6.740))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (9.255:9.255:9.255))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (9.255:9.255:9.255))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (3.879:3.879:3.879))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (9.821:9.821:9.821))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (3.336:3.336:3.336))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (3.879:3.879:3.879))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (9.327:9.327:9.327))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (6.236:6.236:6.236))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (6.236:6.236:6.236))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (9.335:9.335:9.335))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (4.670:4.670:4.670))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (9.327:9.327:9.327))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (9.335:9.335:9.335))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (8.603:8.603:8.603))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.922:2.922:2.922))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_234.main_0 (2.535:2.535:2.535))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.525:2.525:2.525))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT PM1_DIR\(0\)_PAD PM1_DIR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_BRAKEn\(0\)_PAD PM1_BRAKEn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_ENABLE\(0\)_PAD PM1_ENABLE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_input\(0\)_PAD PM1_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_input\(1\)_PAD PM1_input\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_BRAKEn\(0\)_PAD PM2_BRAKEn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_DIR\(0\)_PAD PM2_DIR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_ENABLE\(0\)_PAD PM2_ENABLE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_input\(0\)_PAD PM2_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_input\(1\)_PAD PM2_input\(1\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
