//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_convolution_19 // -- Begin function triton_poi_fused_cat_convolution_19
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_cat_convolution_19
.visible .entry triton_poi_fused_cat_convolution_19(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_convolution_19_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_convolution_19_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_convolution_19_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_convolution_19_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_convolution_19_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_convolution_19_param_5,
	.param .u32 triton_poi_fused_cat_convolution_19_param_6,
	.param .u32 triton_poi_fused_cat_convolution_19_param_7
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<166>;
	.reg .b16 	%rs<54>;
	.reg .b32 	%r<406>;
	.reg .f32 	%f<145>;
	.reg .b64 	%rd<73>;
	.loc	1 19 0                          // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:19:0

// %bb.0:
	ld.param.u64 	%rd37, [triton_poi_fused_cat_convolution_19_param_0];
	ld.param.u64 	%rd38, [triton_poi_fused_cat_convolution_19_param_1];
$L__tmp0:
	.loc	1 22 28                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:22:33
	shl.b32 	%r195, %r1, 8;
	ld.param.u64 	%rd39, [triton_poi_fused_cat_convolution_19_param_2];
	.loc	1 23 44                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:23:44
	mov.u32 	%r196, %tid.x;
	ld.param.u64 	%rd40, [triton_poi_fused_cat_convolution_19_param_3];
	shl.b32 	%r198, %r196, 2;
	ld.param.u64 	%rd41, [triton_poi_fused_cat_convolution_19_param_4];
	and.b32  	%r199, %r198, 252;
	ld.param.u64 	%rd42, [triton_poi_fused_cat_convolution_19_param_5];
	bfe.u32 	%r200, %r196, 4, 4;
	.loc	1 23 23                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:23:23
	or.b32  	%r201, %r195, %r199;
	or.b32  	%r202, %r195, %r200;
	or.b32  	%r203, %r202, 16;
	or.b32  	%r204, %r202, 32;
	or.b32  	%r205, %r202, 48;
	or.b32  	%r206, %r202, 64;
	or.b32  	%r207, %r202, 80;
	or.b32  	%r208, %r202, 96;
	or.b32  	%r209, %r202, 112;
	or.b32  	%r210, %r202, 128;
	or.b32  	%r211, %r202, 144;
	or.b32  	%r212, %r202, 160;
	or.b32  	%r213, %r202, 176;
	or.b32  	%r214, %r202, 192;
	or.b32  	%r215, %r202, 208;
	or.b32  	%r216, %r202, 224;
	or.b32  	%r217, %r202, 240;
	.loc	1 25 28                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:25:33
	shl.b32 	%r218, %r2, 4;
	.loc	1 26 44                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:26:44
	bfe.u32 	%r219, %r196, 6, 2;
	and.b32  	%r220, %r196, 15;
	.loc	1 26 23                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:26:23
	or.b32  	%r221, %r218, %r219;
	or.b32  	%r222, %r221, 4;
	or.b32  	%r223, %r221, 8;
	or.b32  	%r224, %r221, 12;
	or.b32  	%r225, %r218, %r220;
	.loc	1 27 21                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:27:21
	setp.lt.s32 	%p113, %r221, 9;
	setp.lt.s32 	%p114, %r222, 9;
	setp.lt.s32 	%p115, %r223, 9;
	setp.lt.s32 	%p116, %r218, 0;
	setp.lt.s32 	%p97, %r225, 9;
	.loc	1 30 19                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:30:19
	bfe.s32 	%r226, %r1, 23, 1;
	shr.u32 	%r227, %r226, 23;
	add.s32 	%r228, %r201, %r227;
	shr.s32 	%r229, %r228, 9;
	.loc	1 28 19                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:28:19
	and.b32  	%r230, %r228, -512;
	sub.s32 	%r231, %r201, %r230;
	.loc	1 36 18                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:36:18
	setp.lt.s32 	%p117, %r231, 256;
	.loc	1 37 34                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:37:34
	shl.b32 	%r232, %r221, 8;
	shl.b32 	%r233, %r222, 8;
	shl.b32 	%r234, %r223, 8;
	shl.b32 	%r235, %r224, 8;
	.loc	1 37 44                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:37:44
	mul.lo.s32 	%r236, %r229, 2304;
	.loc	1 37 39                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:37:39
	add.s32 	%r237, %r232, %r236;
	add.s32 	%r238, %r236, %r233;
	add.s32 	%r239, %r236, %r234;
	add.s32 	%r240, %r236, %r235;
	.loc	1 37 50                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:37:50
	add.s32 	%r241, %r237, %r231;
	add.s32 	%r242, %r238, %r231;
	add.s32 	%r243, %r239, %r231;
	add.s32 	%r244, %r240, %r231;
	.loc	1 37 30                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:37:30
	mul.wide.s32 	%rd43, %r241, 4;
	add.s64 	%rd1, %rd37, %rd43;
	mul.wide.s32 	%rd44, %r242, 4;
	add.s64 	%rd2, %rd37, %rd44;
	mul.wide.s32 	%rd45, %r243, 4;
	add.s64 	%rd3, %rd37, %rd45;
	mul.wide.s32 	%rd46, %r244, 4;
	add.s64 	%rd4, %rd37, %rd46;
	.loc	1 37 63                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:37:63
	and.pred  	%p1, %p117, %p113;
	and.pred  	%p6, %p114, %p117;
	and.pred  	%p11, %p115, %p117;
	and.pred  	%p16, %p116, %p117;
	mov.b32 	%r7, 0;
	.loc	1 37 56                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:37:56
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r3, %r7;
	@!%p1 mov.u32 %r4, %r7;
	@!%p1 mov.u32 %r5, %r7;
	@!%p1 mov.u32 %r6, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd2 + 0 ];
	@!%p6 mov.u32 %r11, %r7;
	@!%p6 mov.u32 %r12, %r7;
	@!%p6 mov.u32 %r13, %r7;
	@!%p6 mov.u32 %r14, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p11 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd3 + 0 ];
	@!%p11 mov.u32 %r19, %r7;
	@!%p11 mov.u32 %r20, %r7;
	@!%p11 mov.u32 %r21, %r7;
	@!%p11 mov.u32 %r22, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p16 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd4 + 0 ];
	@!%p16 mov.u32 %r27, %r7;
	@!%p16 mov.u32 %r28, %r7;
	@!%p16 mov.u32 %r29, %r7;
	@!%p16 mov.u32 %r30, %r7;
	// end inline asm
	.loc	1 38 30                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:38:30
	mul.wide.s32 	%rd47, %r231, 4;
	add.s64 	%rd5, %rd38, %rd47;
	.loc	1 38 70                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:38:70
	// begin inline asm
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd5 + 0 ];
	@!%p1 mov.u32 %r35, %r7;
	@!%p1 mov.u32 %r36, %r7;
	@!%p1 mov.u32 %r37, %r7;
	@!%p1 mov.u32 %r38, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r43, 0x0;
	mov.u32 %r44, 0x0;
	mov.u32 %r45, 0x0;
	mov.u32 %r46, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r43, %r44, %r45, %r46 }, [ %rd5 + 0 ];
	@!%p6 mov.u32 %r43, %r7;
	@!%p6 mov.u32 %r44, %r7;
	@!%p6 mov.u32 %r45, %r7;
	@!%p6 mov.u32 %r46, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r51, 0x0;
	mov.u32 %r52, 0x0;
	mov.u32 %r53, 0x0;
	mov.u32 %r54, 0x0;
	@%p11 ld.global.L1::evict_last.v4.b32 { %r51, %r52, %r53, %r54 }, [ %rd5 + 0 ];
	@!%p11 mov.u32 %r51, %r7;
	@!%p11 mov.u32 %r52, %r7;
	@!%p11 mov.u32 %r53, %r7;
	@!%p11 mov.u32 %r54, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r59, 0x0;
	mov.u32 %r60, 0x0;
	mov.u32 %r61, 0x0;
	mov.u32 %r62, 0x0;
	@%p16 ld.global.L1::evict_last.v4.b32 { %r59, %r60, %r61, %r62 }, [ %rd5 + 0 ];
	@!%p16 mov.u32 %r59, %r7;
	@!%p16 mov.u32 %r60, %r7;
	@!%p16 mov.u32 %r61, %r7;
	@!%p16 mov.u32 %r62, %r7;
	// end inline asm
	.loc	1 44 20                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:44:20
	setp.gt.s32 	%p118, %r231, 255;
	.loc	1 47 60                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:47:60
	add.s32 	%r245, %r231, -256;
	.loc	1 47 51                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:47:51
	add.s32 	%r246, %r237, %r245;
	add.s32 	%r247, %r238, %r245;
	add.s32 	%r248, %r239, %r245;
	add.s32 	%r249, %r240, %r245;
	.loc	1 47 31                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:47:31
	mul.wide.s32 	%rd48, %r246, 4;
	add.s64 	%rd9, %rd39, %rd48;
	mul.wide.s32 	%rd49, %r247, 4;
	add.s64 	%rd10, %rd39, %rd49;
	mul.wide.s32 	%rd50, %r248, 4;
	add.s64 	%rd11, %rd39, %rd50;
	mul.wide.s32 	%rd51, %r249, 4;
	add.s64 	%rd12, %rd39, %rd51;
	.loc	1 47 74                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:47:74
	and.pred  	%p41, %p118, %p113;
	and.pred  	%p46, %p114, %p118;
	and.pred  	%p51, %p115, %p118;
	and.pred  	%p56, %p116, %p118;
	.loc	1 47 66                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:47:66
	// begin inline asm
	mov.u32 %r67, 0x0;
	mov.u32 %r68, 0x0;
	mov.u32 %r69, 0x0;
	mov.u32 %r70, 0x0;
	@%p41 ld.global.L1::evict_last.v4.b32 { %r67, %r68, %r69, %r70 }, [ %rd9 + 0 ];
	@!%p41 mov.u32 %r67, %r7;
	@!%p41 mov.u32 %r68, %r7;
	@!%p41 mov.u32 %r69, %r7;
	@!%p41 mov.u32 %r70, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r75, 0x0;
	mov.u32 %r76, 0x0;
	mov.u32 %r77, 0x0;
	mov.u32 %r78, 0x0;
	@%p46 ld.global.L1::evict_last.v4.b32 { %r75, %r76, %r77, %r78 }, [ %rd10 + 0 ];
	@!%p46 mov.u32 %r75, %r7;
	@!%p46 mov.u32 %r76, %r7;
	@!%p46 mov.u32 %r77, %r7;
	@!%p46 mov.u32 %r78, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r83, 0x0;
	mov.u32 %r84, 0x0;
	mov.u32 %r85, 0x0;
	mov.u32 %r86, 0x0;
	@%p51 ld.global.L1::evict_last.v4.b32 { %r83, %r84, %r85, %r86 }, [ %rd11 + 0 ];
	@!%p51 mov.u32 %r83, %r7;
	@!%p51 mov.u32 %r84, %r7;
	@!%p51 mov.u32 %r85, %r7;
	@!%p51 mov.u32 %r86, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r91, 0x0;
	mov.u32 %r92, 0x0;
	mov.u32 %r93, 0x0;
	mov.u32 %r94, 0x0;
	@%p56 ld.global.L1::evict_last.v4.b32 { %r91, %r92, %r93, %r94 }, [ %rd12 + 0 ];
	@!%p56 mov.u32 %r91, %r7;
	@!%p56 mov.u32 %r92, %r7;
	@!%p56 mov.u32 %r93, %r7;
	@!%p56 mov.u32 %r94, %r7;
	// end inline asm
	.loc	1 48 31                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:48:31
	add.s64 	%rd52, %rd40, %rd47;
	add.s64 	%rd13, %rd52, -1024;
	.loc	1 48 80                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:48:80
	// begin inline asm
	mov.u32 %r99, 0x0;
	mov.u32 %r100, 0x0;
	mov.u32 %r101, 0x0;
	mov.u32 %r102, 0x0;
	@%p41 ld.global.L1::evict_last.v4.b32 { %r99, %r100, %r101, %r102 }, [ %rd13 + 0 ];
	@!%p41 mov.u32 %r99, %r7;
	@!%p41 mov.u32 %r100, %r7;
	@!%p41 mov.u32 %r101, %r7;
	@!%p41 mov.u32 %r102, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r107, 0x0;
	mov.u32 %r108, 0x0;
	mov.u32 %r109, 0x0;
	mov.u32 %r110, 0x0;
	@%p46 ld.global.L1::evict_last.v4.b32 { %r107, %r108, %r109, %r110 }, [ %rd13 + 0 ];
	@!%p46 mov.u32 %r107, %r7;
	@!%p46 mov.u32 %r108, %r7;
	@!%p46 mov.u32 %r109, %r7;
	@!%p46 mov.u32 %r110, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r115, 0x0;
	mov.u32 %r116, 0x0;
	mov.u32 %r117, 0x0;
	mov.u32 %r118, 0x0;
	@%p51 ld.global.L1::evict_last.v4.b32 { %r115, %r116, %r117, %r118 }, [ %rd13 + 0 ];
	@!%p51 mov.u32 %r115, %r7;
	@!%p51 mov.u32 %r116, %r7;
	@!%p51 mov.u32 %r117, %r7;
	@!%p51 mov.u32 %r118, %r7;
	// end inline asm
	// begin inline asm
	mov.u32 %r123, 0x0;
	mov.u32 %r124, 0x0;
	mov.u32 %r125, 0x0;
	mov.u32 %r126, 0x0;
	@%p56 ld.global.L1::evict_last.v4.b32 { %r123, %r124, %r125, %r126 }, [ %rd13 + 0 ];
	@!%p56 mov.u32 %r123, %r7;
	@!%p56 mov.u32 %r124, %r7;
	@!%p56 mov.u32 %r125, %r7;
	@!%p56 mov.u32 %r126, %r7;
	// end inline asm
	.loc	1 47 66                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:47:66
	mov.b32 	%f1, %r68;
	mov.b32 	%f2, %r67;
	mov.b32 	%f3, %r70;
	mov.b32 	%f4, %r69;
	mov.b32 	%f5, %r76;
	mov.b32 	%f6, %r75;
	mov.b32 	%f7, %r78;
	mov.b32 	%f8, %r77;
	mov.b32 	%f9, %r84;
	mov.b32 	%f10, %r83;
	mov.b32 	%f11, %r86;
	mov.b32 	%f12, %r85;
	mov.b32 	%f13, %r92;
	mov.b32 	%f14, %r91;
	mov.b32 	%f15, %r94;
	mov.b32 	%f16, %r93;
	mov.b32 	%f17, %r30;
	mov.b32 	%f18, %r29;
	mov.b32 	%f19, %r28;
	mov.b32 	%f20, %r27;
	mov.b32 	%f21, %r22;
	mov.b32 	%f22, %r21;
	mov.b32 	%f23, %r20;
	mov.b32 	%f24, %r19;
	mov.b32 	%f25, %r14;
	mov.b32 	%f26, %r13;
	mov.b32 	%f27, %r12;
	mov.b32 	%f28, %r11;
	mov.b32 	%f29, %r6;
	mov.b32 	%f30, %r5;
	mov.b32 	%f31, %r4;
	mov.b32 	%f32, %r3;
	.loc	1 48 80                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:48:80
	mov.b32 	%f33, %r100;
	mov.b32 	%f34, %r99;
	mov.b32 	%f35, %r102;
	mov.b32 	%f36, %r101;
	mov.b32 	%f37, %r108;
	mov.b32 	%f38, %r107;
	mov.b32 	%f39, %r110;
	mov.b32 	%f40, %r109;
	mov.b32 	%f41, %r116;
	mov.b32 	%f42, %r115;
	mov.b32 	%f43, %r118;
	mov.b32 	%f44, %r117;
	mov.b32 	%f45, %r124;
	mov.b32 	%f46, %r123;
	mov.b32 	%f47, %r126;
	mov.b32 	%f48, %r125;
	mov.b32 	%f49, %r62;
	mov.b32 	%f50, %r61;
	mov.b32 	%f51, %r60;
	mov.b32 	%f52, %r59;
	mov.b32 	%f53, %r54;
	mov.b32 	%f54, %r53;
	mov.b32 	%f55, %r52;
	mov.b32 	%f56, %r51;
	mov.b32 	%f57, %r46;
	mov.b32 	%f58, %r45;
	mov.b32 	%f59, %r44;
	mov.b32 	%f60, %r43;
	mov.b32 	%f61, %r38;
	mov.b32 	%f62, %r37;
	mov.b32 	%f63, %r36;
	mov.b32 	%f64, %r35;
	.loc	1 49 20                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:49:20
	add.f32 	%f65, %f32, %f64;
	add.f32 	%f66, %f31, %f63;
	add.f32 	%f67, %f30, %f62;
	add.f32 	%f68, %f29, %f61;
	add.f32 	%f69, %f28, %f60;
	add.f32 	%f70, %f27, %f59;
	add.f32 	%f71, %f26, %f58;
	add.f32 	%f72, %f25, %f57;
	add.f32 	%f73, %f24, %f56;
	add.f32 	%f74, %f23, %f55;
	add.f32 	%f75, %f22, %f54;
	add.f32 	%f76, %f21, %f53;
	add.f32 	%f77, %f20, %f52;
	add.f32 	%f78, %f19, %f51;
	add.f32 	%f79, %f18, %f50;
	add.f32 	%f80, %f17, %f49;
	add.f32 	%f81, %f16, %f48;
	add.f32 	%f82, %f15, %f47;
	add.f32 	%f83, %f14, %f46;
	add.f32 	%f84, %f13, %f45;
	add.f32 	%f85, %f12, %f44;
	add.f32 	%f86, %f11, %f43;
	add.f32 	%f87, %f10, %f42;
	add.f32 	%f88, %f9, %f41;
	add.f32 	%f89, %f8, %f40;
	add.f32 	%f90, %f7, %f39;
	add.f32 	%f91, %f6, %f38;
	add.f32 	%f92, %f5, %f37;
	add.f32 	%f93, %f4, %f36;
	add.f32 	%f94, %f3, %f35;
	add.f32 	%f95, %f2, %f34;
	add.f32 	%f96, %f1, %f33;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p119, %f96, 0f00000000;
	selp.u16 	%rs1, 1, 0, %p119;
	shl.b16 	%rs2, %rs1, 2;
	setp.lt.f32 	%p120, %f95, 0f00000000;
	selp.u16 	%rs3, -1, 0, %p120;
	shl.b16 	%rs4, %rs3, 3;
	or.b16  	%rs5, %rs4, %rs2;
	setp.lt.f32 	%p121, %f94, 0f00000000;
	selp.u16 	%rs6, 1, 0, %p121;
	setp.lt.f32 	%p122, %f93, 0f00000000;
	selp.u16 	%rs7, -1, 0, %p122;
	shl.b16 	%rs8, %rs7, 1;
	or.b16  	%rs9, %rs6, %rs8;
	and.b16  	%rs10, %rs9, 3;
	or.b16  	%rs11, %rs10, %rs5;
	shl.b16 	%rs12, %rs11, 12;
	setp.lt.f32 	%p123, %f92, 0f00000000;
	selp.u16 	%rs13, 1, 0, %p123;
	shl.b16 	%rs14, %rs13, 2;
	setp.lt.f32 	%p124, %f91, 0f00000000;
	selp.u16 	%rs15, -1, 0, %p124;
	shl.b16 	%rs16, %rs15, 3;
	or.b16  	%rs17, %rs16, %rs14;
	setp.lt.f32 	%p125, %f90, 0f00000000;
	selp.u16 	%rs18, 1, 0, %p125;
	setp.lt.f32 	%p126, %f89, 0f00000000;
	selp.u16 	%rs19, -1, 0, %p126;
	shl.b16 	%rs20, %rs19, 1;
	or.b16  	%rs21, %rs18, %rs20;
	and.b16  	%rs22, %rs21, 3;
	or.b16  	%rs23, %rs22, %rs17;
	and.b16  	%rs24, %rs23, 15;
	shl.b16 	%rs25, %rs24, 8;
	or.b16  	%rs26, %rs12, %rs25;
	setp.lt.f32 	%p127, %f88, 0f00000000;
	selp.u16 	%rs27, 1, 0, %p127;
	shl.b16 	%rs28, %rs27, 2;
	setp.lt.f32 	%p128, %f87, 0f00000000;
	selp.u16 	%rs29, -1, 0, %p128;
	shl.b16 	%rs30, %rs29, 3;
	or.b16  	%rs31, %rs30, %rs28;
	setp.lt.f32 	%p129, %f86, 0f00000000;
	selp.u16 	%rs32, 1, 0, %p129;
	setp.lt.f32 	%p130, %f85, 0f00000000;
	selp.u16 	%rs33, -1, 0, %p130;
	shl.b16 	%rs34, %rs33, 1;
	or.b16  	%rs35, %rs32, %rs34;
	and.b16  	%rs36, %rs35, 3;
	or.b16  	%rs37, %rs36, %rs31;
	shl.b16 	%rs38, %rs37, 4;
	setp.lt.f32 	%p131, %f84, 0f00000000;
	selp.u16 	%rs39, 1, 0, %p131;
	shl.b16 	%rs40, %rs39, 2;
	setp.lt.f32 	%p132, %f83, 0f00000000;
	selp.u16 	%rs41, -1, 0, %p132;
	shl.b16 	%rs42, %rs41, 3;
	or.b16  	%rs43, %rs42, %rs40;
	setp.lt.f32 	%p133, %f82, 0f00000000;
	selp.u16 	%rs44, 1, 0, %p133;
	setp.lt.f32 	%p134, %f81, 0f00000000;
	selp.u16 	%rs45, -1, 0, %p134;
	shl.b16 	%rs46, %rs45, 1;
	or.b16  	%rs47, %rs44, %rs46;
	and.b16  	%rs48, %rs47, 3;
	or.b16  	%rs49, %rs48, %rs43;
	and.b16  	%rs50, %rs49, 15;
	or.b16  	%rs51, %rs50, %rs38;
	and.b16  	%rs52, %rs51, 255;
	or.b16  	%rs53, %rs52, %rs26;
	cvt.u32.u16 	%r250, %rs53;
	setp.lt.f32 	%p135, %f80, 0f00000000;
	setp.lt.f32 	%p136, %f79, 0f00000000;
	setp.lt.f32 	%p137, %f78, 0f00000000;
	setp.lt.f32 	%p138, %f77, 0f00000000;
	setp.lt.f32 	%p139, %f76, 0f00000000;
	setp.lt.f32 	%p140, %f75, 0f00000000;
	setp.lt.f32 	%p141, %f74, 0f00000000;
	setp.lt.f32 	%p142, %f73, 0f00000000;
	setp.lt.f32 	%p143, %f72, 0f00000000;
	setp.lt.f32 	%p144, %f71, 0f00000000;
	setp.lt.f32 	%p145, %f70, 0f00000000;
	setp.lt.f32 	%p146, %f69, 0f00000000;
	setp.lt.f32 	%p147, %f68, 0f00000000;
	setp.lt.f32 	%p148, %f67, 0f00000000;
	setp.lt.f32 	%p149, %f66, 0f00000000;
	setp.lt.f32 	%p150, %f65, 0f00000000;
$L__tmp2:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f97, 0f00000000, %f65, %p150;
	selp.f32 	%f98, 0f00000000, %f66, %p149;
	selp.f32 	%f99, 0f00000000, %f67, %p148;
	selp.f32 	%f100, 0f00000000, %f68, %p147;
	selp.f32 	%f101, 0f00000000, %f69, %p146;
	selp.f32 	%f102, 0f00000000, %f70, %p145;
	selp.f32 	%f103, 0f00000000, %f71, %p144;
	selp.f32 	%f104, 0f00000000, %f72, %p143;
	selp.f32 	%f105, 0f00000000, %f73, %p142;
	selp.f32 	%f106, 0f00000000, %f74, %p141;
	selp.f32 	%f107, 0f00000000, %f75, %p140;
	selp.f32 	%f108, 0f00000000, %f76, %p139;
	selp.f32 	%f109, 0f00000000, %f77, %p138;
	selp.f32 	%f110, 0f00000000, %f78, %p137;
	selp.f32 	%f111, 0f00000000, %f79, %p136;
	selp.f32 	%f112, 0f00000000, %f80, %p135;
$L__tmp3:
	.loc	2 121 29                        // triton_helpers.py:121:29
	shr.u32 	%r251, %r250, 15;
	and.b32  	%r252, %r251, 1;
	setp.eq.b32 	%p151, %r252, 1;
	selp.f32 	%f113, 0f00000000, %f95, %p151;
	shr.u32 	%r253, %r250, 14;
	and.b32  	%r254, %r253, 1;
	setp.eq.b32 	%p152, %r254, 1;
	selp.f32 	%f114, 0f00000000, %f96, %p152;
	shr.u32 	%r255, %r250, 13;
	and.b32  	%r256, %r255, 1;
	setp.eq.b32 	%p153, %r256, 1;
	selp.f32 	%f115, 0f00000000, %f93, %p153;
	shr.u32 	%r257, %r250, 12;
	and.b32  	%r258, %r257, 1;
	setp.eq.b32 	%p154, %r258, 1;
	selp.f32 	%f116, 0f00000000, %f94, %p154;
	shr.u32 	%r259, %r250, 11;
	and.b32  	%r260, %r259, 1;
	setp.eq.b32 	%p155, %r260, 1;
	selp.f32 	%f117, 0f00000000, %f91, %p155;
	shr.u32 	%r261, %r250, 10;
	and.b32  	%r262, %r261, 1;
	setp.eq.b32 	%p156, %r262, 1;
	selp.f32 	%f118, 0f00000000, %f92, %p156;
	shr.u32 	%r263, %r250, 9;
	and.b32  	%r264, %r263, 1;
	setp.eq.b32 	%p157, %r264, 1;
	selp.f32 	%f119, 0f00000000, %f89, %p157;
	shr.u32 	%r265, %r250, 8;
	and.b32  	%r266, %r265, 1;
	setp.eq.b32 	%p158, %r266, 1;
	selp.f32 	%f120, 0f00000000, %f90, %p158;
	shr.u32 	%r267, %r250, 7;
	and.b32  	%r268, %r267, 1;
	setp.eq.b32 	%p159, %r268, 1;
	selp.f32 	%f121, 0f00000000, %f87, %p159;
	shr.u32 	%r269, %r250, 6;
	and.b32  	%r270, %r269, 1;
	setp.eq.b32 	%p160, %r270, 1;
	selp.f32 	%f122, 0f00000000, %f88, %p160;
	shr.u32 	%r271, %r250, 5;
	and.b32  	%r272, %r271, 1;
	setp.eq.b32 	%p161, %r272, 1;
	selp.f32 	%f123, 0f00000000, %f85, %p161;
	shr.u32 	%r273, %r250, 4;
	and.b32  	%r274, %r273, 1;
	setp.eq.b32 	%p162, %r274, 1;
	selp.f32 	%f124, 0f00000000, %f86, %p162;
	shr.u32 	%r275, %r250, 3;
	and.b32  	%r276, %r275, 1;
	setp.eq.b32 	%p163, %r276, 1;
	selp.f32 	%f125, 0f00000000, %f83, %p163;
	shr.u32 	%r277, %r250, 2;
	and.b32  	%r278, %r277, 1;
	setp.eq.b32 	%p164, %r278, 1;
	selp.f32 	%f126, 0f00000000, %f84, %p164;
	shr.u32 	%r279, %r250, 1;
	and.b32  	%r280, %r279, 1;
	setp.eq.b32 	%p165, %r280, 1;
	selp.f32 	%f127, 0f00000000, %f81, %p165;
	selp.f32 	%f128, 0f00000000, %f82, %p133;
$L__tmp4:
	.loc	1 0 0                           // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:0:0
	selp.f32 	%f129, %f97, %f113, %p117;
	selp.f32 	%f130, %f98, %f114, %p117;
	selp.f32 	%f131, %f99, %f115, %p117;
	selp.f32 	%f132, %f100, %f116, %p117;
	selp.f32 	%f133, %f101, %f117, %p117;
	selp.f32 	%f134, %f102, %f118, %p117;
	selp.f32 	%f135, %f103, %f119, %p117;
	selp.f32 	%f136, %f104, %f120, %p117;
	selp.f32 	%f137, %f105, %f121, %p117;
	selp.f32 	%f138, %f106, %f122, %p117;
	selp.f32 	%f139, %f107, %f123, %p117;
	selp.f32 	%f140, %f108, %f124, %p117;
	selp.f32 	%f141, %f109, %f125, %p117;
	selp.f32 	%f142, %f110, %f126, %p117;
	selp.f32 	%f143, %f111, %f127, %p117;
	selp.f32 	%f144, %f112, %f128, %p117;
	.loc	1 55 30                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:55:30
	mad.lo.s32 	%r281, %r202, 9, %r225;
	mad.lo.s32 	%r282, %r203, 9, %r225;
	mad.lo.s32 	%r283, %r204, 9, %r225;
	mad.lo.s32 	%r284, %r205, 9, %r225;
	mad.lo.s32 	%r285, %r206, 9, %r225;
	mad.lo.s32 	%r286, %r207, 9, %r225;
	mad.lo.s32 	%r287, %r208, 9, %r225;
	mad.lo.s32 	%r288, %r209, 9, %r225;
	mad.lo.s32 	%r289, %r210, 9, %r225;
	mad.lo.s32 	%r290, %r211, 9, %r225;
	mad.lo.s32 	%r291, %r212, 9, %r225;
	mad.lo.s32 	%r292, %r213, 9, %r225;
	mad.lo.s32 	%r293, %r214, 9, %r225;
	mad.lo.s32 	%r294, %r215, 9, %r225;
	mad.lo.s32 	%r295, %r216, 9, %r225;
	mad.lo.s32 	%r296, %r217, 9, %r225;
	.loc	1 55 25                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:55:25
	mul.wide.s32 	%rd53, %r281, 4;
	add.s64 	%rd17, %rd41, %rd53;
	mul.wide.s32 	%rd54, %r282, 4;
	add.s64 	%rd18, %rd41, %rd54;
	mul.wide.s32 	%rd55, %r283, 4;
	add.s64 	%rd19, %rd41, %rd55;
	mul.wide.s32 	%rd56, %r284, 4;
	add.s64 	%rd20, %rd41, %rd56;
	mul.wide.s32 	%rd57, %r285, 4;
	add.s64 	%rd21, %rd41, %rd57;
	mul.wide.s32 	%rd58, %r286, 4;
	add.s64 	%rd22, %rd41, %rd58;
	mul.wide.s32 	%rd59, %r287, 4;
	add.s64 	%rd23, %rd41, %rd59;
	mul.wide.s32 	%rd60, %r288, 4;
	add.s64 	%rd24, %rd41, %rd60;
	mul.wide.s32 	%rd61, %r289, 4;
	add.s64 	%rd25, %rd41, %rd61;
	mul.wide.s32 	%rd62, %r290, 4;
	add.s64 	%rd26, %rd41, %rd62;
	mul.wide.s32 	%rd63, %r291, 4;
	add.s64 	%rd27, %rd41, %rd63;
	mul.wide.s32 	%rd64, %r292, 4;
	add.s64 	%rd28, %rd41, %rd64;
	mul.wide.s32 	%rd65, %r293, 4;
	add.s64 	%rd29, %rd41, %rd65;
	mul.wide.s32 	%rd66, %r294, 4;
	add.s64 	%rd30, %rd41, %rd66;
	mul.wide.s32 	%rd67, %r295, 4;
	add.s64 	%rd31, %rd41, %rd67;
	mul.wide.s32 	%rd68, %r296, 4;
	add.s64 	%rd32, %rd41, %rd68;
	.loc	1 55 44                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:55:44
	shl.b32 	%r297, %r196, 6;
	and.b32  	%r298, %r297, 4032;
	or.b32  	%r299, %r298, %r219;
	and.b32  	%r300, %r196, 255;
	shr.u32 	%r301, %r298, 2;
	mov.u32 	%r302, global_smem;
	add.s32 	%r303, %r302, %r301;
	shl.b32 	%r304, %r299, 2;
	add.s32 	%r131, %r303, %r304;
	mov.b32 	%r132, %f129;
	mov.pred 	%p81, -1;
	// begin inline asm
	@%p81 st.shared.b32 [ %r131 + 0 ], %r132;
	// end inline asm
	or.b32  	%r305, %r298, 16;
	shr.u32 	%r306, %r305, 2;
	add.s32 	%r307, %r302, %r306;
	add.s32 	%r308, %r307, %r304;
	add.s32 	%r133, %r308, 64;
	mov.b32 	%r134, %f130;
	// begin inline asm
	@%p81 st.shared.b32 [ %r133 + 0 ], %r134;
	// end inline asm
	or.b32  	%r309, %r298, 32;
	shr.u32 	%r310, %r309, 2;
	add.s32 	%r311, %r302, %r310;
	add.s32 	%r312, %r311, %r304;
	add.s32 	%r135, %r312, 128;
	mov.b32 	%r136, %f131;
	// begin inline asm
	@%p81 st.shared.b32 [ %r135 + 0 ], %r136;
	// end inline asm
	or.b32  	%r313, %r298, 48;
	shr.u32 	%r314, %r313, 2;
	add.s32 	%r315, %r302, %r314;
	add.s32 	%r316, %r315, %r304;
	add.s32 	%r137, %r316, 192;
	mov.b32 	%r138, %f132;
	// begin inline asm
	@%p81 st.shared.b32 [ %r137 + 0 ], %r138;
	// end inline asm
	add.s32 	%r139, %r131, 16;
	mov.b32 	%r140, %f133;
	// begin inline asm
	@%p81 st.shared.b32 [ %r139 + 0 ], %r140;
	// end inline asm
	add.s32 	%r141, %r308, 80;
	mov.b32 	%r142, %f134;
	// begin inline asm
	@%p81 st.shared.b32 [ %r141 + 0 ], %r142;
	// end inline asm
	add.s32 	%r143, %r312, 144;
	mov.b32 	%r144, %f135;
	// begin inline asm
	@%p81 st.shared.b32 [ %r143 + 0 ], %r144;
	// end inline asm
	add.s32 	%r145, %r316, 208;
	mov.b32 	%r146, %f136;
	// begin inline asm
	@%p81 st.shared.b32 [ %r145 + 0 ], %r146;
	// end inline asm
	add.s32 	%r147, %r131, 32;
	mov.b32 	%r148, %f137;
	// begin inline asm
	@%p81 st.shared.b32 [ %r147 + 0 ], %r148;
	// end inline asm
	add.s32 	%r149, %r308, 96;
	mov.b32 	%r150, %f138;
	// begin inline asm
	@%p81 st.shared.b32 [ %r149 + 0 ], %r150;
	// end inline asm
	add.s32 	%r151, %r312, 160;
	mov.b32 	%r152, %f139;
	// begin inline asm
	@%p81 st.shared.b32 [ %r151 + 0 ], %r152;
	// end inline asm
	add.s32 	%r153, %r316, 224;
	mov.b32 	%r154, %f140;
	// begin inline asm
	@%p81 st.shared.b32 [ %r153 + 0 ], %r154;
	// end inline asm
	add.s32 	%r155, %r131, 48;
	mov.b32 	%r156, %f141;
	// begin inline asm
	@%p81 st.shared.b32 [ %r155 + 0 ], %r156;
	// end inline asm
	add.s32 	%r157, %r308, 112;
	mov.b32 	%r158, %f142;
	// begin inline asm
	@%p81 st.shared.b32 [ %r157 + 0 ], %r158;
	// end inline asm
	add.s32 	%r159, %r312, 176;
	mov.b32 	%r160, %f143;
	// begin inline asm
	@%p81 st.shared.b32 [ %r159 + 0 ], %r160;
	// end inline asm
	add.s32 	%r161, %r316, 240;
	mov.b32 	%r162, %f144;
	// begin inline asm
	@%p81 st.shared.b32 [ %r161 + 0 ], %r162;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r317, %r196, 2;
	and.b32  	%r318, %r317, 60;
	add.s32 	%r319, %r302, %r318;
	shl.b32 	%r320, %r300, 2;
	add.s32 	%r321, %r319, %r320;
	ld.shared.u32 	%r163, [%r321];
	or.b32  	%r322, %r300, 256;
	shr.u32 	%r323, %r322, 2;
	and.b32  	%r324, %r323, 124;
	add.s32 	%r325, %r302, %r324;
	add.s32 	%r326, %r325, %r320;
	ld.shared.u32 	%r164, [%r326+1024];
	or.b32  	%r327, %r300, 512;
	shr.u32 	%r328, %r327, 2;
	and.b32  	%r329, %r328, 188;
	add.s32 	%r330, %r302, %r329;
	add.s32 	%r331, %r330, %r320;
	ld.shared.u32 	%r165, [%r331+2048];
	or.b32  	%r332, %r300, 768;
	shr.u32 	%r333, %r332, 2;
	and.b32  	%r334, %r333, 252;
	add.s32 	%r335, %r302, %r334;
	add.s32 	%r336, %r335, %r320;
	ld.shared.u32 	%r166, [%r336+3072];
	or.b32  	%r337, %r300, 1024;
	shr.u32 	%r338, %r337, 2;
	and.b32  	%r339, %r338, 316;
	add.s32 	%r340, %r302, %r339;
	add.s32 	%r341, %r340, %r320;
	ld.shared.u32 	%r167, [%r341+4096];
	or.b32  	%r342, %r300, 1280;
	shr.u32 	%r343, %r342, 2;
	and.b32  	%r344, %r343, 380;
	add.s32 	%r345, %r302, %r344;
	add.s32 	%r346, %r345, %r320;
	ld.shared.u32 	%r168, [%r346+5120];
	or.b32  	%r347, %r300, 1536;
	shr.u32 	%r348, %r347, 2;
	and.b32  	%r349, %r348, 444;
	add.s32 	%r350, %r302, %r349;
	add.s32 	%r351, %r350, %r320;
	ld.shared.u32 	%r169, [%r351+6144];
	or.b32  	%r352, %r300, 1792;
	shr.u32 	%r353, %r352, 2;
	and.b32  	%r354, %r353, 508;
	add.s32 	%r355, %r302, %r354;
	add.s32 	%r356, %r355, %r320;
	ld.shared.u32 	%r170, [%r356+7168];
	or.b32  	%r357, %r300, 2048;
	shr.u32 	%r358, %r357, 2;
	and.b32  	%r359, %r358, 572;
	add.s32 	%r360, %r302, %r359;
	add.s32 	%r361, %r360, %r320;
	ld.shared.u32 	%r171, [%r361+8192];
	or.b32  	%r362, %r300, 2304;
	shr.u32 	%r363, %r362, 2;
	and.b32  	%r364, %r363, 636;
	add.s32 	%r365, %r302, %r364;
	add.s32 	%r366, %r365, %r320;
	ld.shared.u32 	%r172, [%r366+9216];
	or.b32  	%r367, %r300, 2560;
	shr.u32 	%r368, %r367, 2;
	and.b32  	%r369, %r368, 700;
	add.s32 	%r370, %r302, %r369;
	add.s32 	%r371, %r370, %r320;
	ld.shared.u32 	%r173, [%r371+10240];
	or.b32  	%r372, %r300, 2816;
	shr.u32 	%r373, %r372, 2;
	and.b32  	%r374, %r373, 764;
	add.s32 	%r375, %r302, %r374;
	add.s32 	%r376, %r375, %r320;
	ld.shared.u32 	%r174, [%r376+11264];
	or.b32  	%r377, %r300, 3072;
	shr.u32 	%r378, %r377, 2;
	and.b32  	%r379, %r378, 828;
	add.s32 	%r380, %r302, %r379;
	add.s32 	%r381, %r380, %r320;
	ld.shared.u32 	%r175, [%r381+12288];
	or.b32  	%r382, %r300, 3328;
	shr.u32 	%r383, %r382, 2;
	and.b32  	%r384, %r383, 892;
	add.s32 	%r385, %r302, %r384;
	add.s32 	%r386, %r385, %r320;
	ld.shared.u32 	%r176, [%r386+13312];
	or.b32  	%r387, %r300, 3584;
	shr.u32 	%r388, %r387, 2;
	and.b32  	%r389, %r388, 956;
	add.s32 	%r390, %r302, %r389;
	add.s32 	%r391, %r390, %r320;
	ld.shared.u32 	%r177, [%r391+14336];
	or.b32  	%r392, %r300, 3840;
	shr.u32 	%r393, %r392, 2;
	and.b32  	%r394, %r393, 1020;
	add.s32 	%r395, %r302, %r394;
	add.s32 	%r396, %r395, %r320;
	ld.shared.u32 	%r178, [%r396+15360];
	// begin inline asm
	@%p97 st.global.b32 [ %rd17 + 0 ], { %r163 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd18 + 0 ], { %r164 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd19 + 0 ], { %r165 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd20 + 0 ], { %r166 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd21 + 0 ], { %r167 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd22 + 0 ], { %r168 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd23 + 0 ], { %r169 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd24 + 0 ], { %r170 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd25 + 0 ], { %r171 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd26 + 0 ], { %r172 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd27 + 0 ], { %r173 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd28 + 0 ], { %r174 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd29 + 0 ], { %r175 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd30 + 0 ], { %r176 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd31 + 0 ], { %r177 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b32 [ %rd32 + 0 ], { %r178 };
	// end inline asm
	.loc	1 56 34                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:56:34
	shl.b32 	%r397, %r221, 9;
	shl.b32 	%r398, %r222, 9;
	shl.b32 	%r399, %r223, 9;
	shl.b32 	%r400, %r224, 9;
	.loc	1 56 30                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:56:30
	mad.lo.s32 	%r401, %r229, 4608, %r231;
	.loc	1 56 39                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:56:39
	add.s32 	%r402, %r401, %r397;
	add.s32 	%r403, %r401, %r398;
	add.s32 	%r404, %r401, %r399;
	add.s32 	%r405, %r401, %r400;
	.loc	1 56 25                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:56:25
	mul.wide.s32 	%rd69, %r402, 4;
	add.s64 	%rd33, %rd42, %rd69;
	mul.wide.s32 	%rd70, %r403, 4;
	add.s64 	%rd34, %rd42, %rd70;
	mul.wide.s32 	%rd71, %r404, 4;
	add.s64 	%rd35, %rd42, %rd71;
	mul.wide.s32 	%rd72, %r405, 4;
	add.s64 	%rd36, %rd42, %rd72;
	.loc	1 56 56                         // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:56:56
	// begin inline asm
	@%p113 st.global.v4.b32 [ %rd33 + 0 ], { %r132, %r134, %r136, %r138 };
	// end inline asm
	// begin inline asm
	@%p114 st.global.v4.b32 [ %rd34 + 0 ], { %r140, %r142, %r144, %r146 };
	// end inline asm
	// begin inline asm
	@%p115 st.global.v4.b32 [ %rd35 + 0 ], { %r148, %r150, %r152, %r154 };
	// end inline asm
	// begin inline asm
	@%p116 st.global.v4.b32 [ %rd36 + 0 ], { %r156, %r158, %r160, %r162 };
	// end inline asm
	.loc	1 56 4                          // cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py:56:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/dm/cdmfdvlg2iv3a4r2haan3d4we6vxu6nyqnyrmyabcctwwytb6yhh.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 204                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xc5 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 100
.b8 109
.b8 102
.b8 100
.b8 118
.b8 108
.b8 103
.b8 50
.b8 105
.b8 118
.b8 51
.b8 97
.b8 52
.b8 114
.b8 50
.b8 104
.b8 97
.b8 97
.b8 110
.b8 51
.b8 100
.b8 52
.b8 119
.b8 101
.b8 54
.b8 118
.b8 120
.b8 117
.b8 54
.b8 110
.b8 121
.b8 113
.b8 110
.b8 121
.b8 114
.b8 109
.b8 121
.b8 97
.b8 98
.b8 99
.b8 99
.b8 116
.b8 119
.b8 119
.b8 121
.b8 116
.b8 98
.b8 54
.b8 121
.b8 104
.b8 104
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 100
.b8 109
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x26 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 99
.b8 97
.b8 116
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 111
.b8 108
.b8 117
.b8 116
.b8 105
.b8 111
.b8 110
.b8 95
.b8 49
.b8 57
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x89:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x9e:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 51                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xb6:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp2                           // DW_AT_low_pc
.b64 $L__tmp3                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 41                                  // DW_AT_call_line
.b8 40                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
