INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/UA/CR/CR18.git/Final/streamtest/streamtest.srcs/sim_1/new/test1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_StreamCopIPCore_v1_0
