#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fe0927a610 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001fe092b9450_0 .net "PC", 31 0, v000001fe092b28e0_0;  1 drivers
v000001fe092b7650_0 .var "clk", 0 0;
v000001fe092b8a50_0 .net "clkout", 0 0, L_000001fe092ba070;  1 drivers
v000001fe092b76f0_0 .net "cycles_consumed", 31 0, v000001fe092b8f50_0;  1 drivers
v000001fe092b82d0_0 .var "rst", 0 0;
S_000001fe09290df0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001fe0927a610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001fe09290f80 .param/l "RType" 0 4 2, C4<000000>;
P_000001fe09290fb8 .param/l "add" 0 4 5, C4<100000>;
P_000001fe09290ff0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fe09291028 .param/l "addu" 0 4 5, C4<100001>;
P_000001fe09291060 .param/l "and_" 0 4 5, C4<100100>;
P_000001fe09291098 .param/l "andi" 0 4 8, C4<001100>;
P_000001fe092910d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fe09291108 .param/l "bne" 0 4 10, C4<000101>;
P_000001fe09291140 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fe09291178 .param/l "j" 0 4 12, C4<000010>;
P_000001fe092911b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fe092911e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fe09291220 .param/l "lw" 0 4 8, C4<100011>;
P_000001fe09291258 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fe09291290 .param/l "or_" 0 4 5, C4<100101>;
P_000001fe092912c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fe09291300 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fe09291338 .param/l "sll" 0 4 6, C4<000000>;
P_000001fe09291370 .param/l "slt" 0 4 5, C4<101010>;
P_000001fe092913a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fe092913e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fe09291418 .param/l "sub" 0 4 5, C4<100010>;
P_000001fe09291450 .param/l "subu" 0 4 5, C4<100011>;
P_000001fe09291488 .param/l "sw" 0 4 8, C4<101011>;
P_000001fe092914c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fe092914f8 .param/l "xori" 0 4 8, C4<001110>;
L_000001fe092b9890 .functor NOT 1, v000001fe092b82d0_0, C4<0>, C4<0>, C4<0>;
L_000001fe092ba000 .functor NOT 1, v000001fe092b82d0_0, C4<0>, C4<0>, C4<0>;
L_000001fe092b9f90 .functor NOT 1, v000001fe092b82d0_0, C4<0>, C4<0>, C4<0>;
L_000001fe092b9dd0 .functor NOT 1, v000001fe092b82d0_0, C4<0>, C4<0>, C4<0>;
L_000001fe092b9900 .functor NOT 1, v000001fe092b82d0_0, C4<0>, C4<0>, C4<0>;
L_000001fe092ba380 .functor NOT 1, v000001fe092b82d0_0, C4<0>, C4<0>, C4<0>;
L_000001fe092ba3f0 .functor NOT 1, v000001fe092b82d0_0, C4<0>, C4<0>, C4<0>;
L_000001fe092b9660 .functor NOT 1, v000001fe092b82d0_0, C4<0>, C4<0>, C4<0>;
L_000001fe092ba070 .functor OR 1, v000001fe092b7650_0, v000001fe09282ae0_0, C4<0>, C4<0>;
L_000001fe092b9a50 .functor OR 1, L_000001fe09344660, L_000001fe093438a0, C4<0>, C4<0>;
L_000001fe092ba0e0 .functor AND 1, L_000001fe09343f80, L_000001fe093445c0, C4<1>, C4<1>;
L_000001fe092ba460 .functor NOT 1, v000001fe092b82d0_0, C4<0>, C4<0>, C4<0>;
L_000001fe092ba150 .functor OR 1, L_000001fe09343120, L_000001fe09343d00, C4<0>, C4<0>;
L_000001fe092b9eb0 .functor OR 1, L_000001fe092ba150, L_000001fe09343da0, C4<0>, C4<0>;
L_000001fe092b99e0 .functor OR 1, L_000001fe09343580, L_000001fe093553c0, C4<0>, C4<0>;
L_000001fe092b9970 .functor AND 1, L_000001fe093434e0, L_000001fe092b99e0, C4<1>, C4<1>;
L_000001fe092ba2a0 .functor OR 1, L_000001fe09355d20, L_000001fe093565e0, C4<0>, C4<0>;
L_000001fe092ba1c0 .functor AND 1, L_000001fe09355000, L_000001fe092ba2a0, C4<1>, C4<1>;
L_000001fe092ba230 .functor NOT 1, L_000001fe092ba070, C4<0>, C4<0>, C4<0>;
v000001fe092b34c0_0 .net "ALUOp", 3 0, v000001fe09282f40_0;  1 drivers
v000001fe092b20c0_0 .net "ALUResult", 31 0, v000001fe092b1e40_0;  1 drivers
v000001fe092b2160_0 .net "ALUSrc", 0 0, v000001fe09283300_0;  1 drivers
v000001fe092b5430_0 .net "ALUin2", 31 0, L_000001fe09354c40;  1 drivers
v000001fe092b36d0_0 .net "MemReadEn", 0 0, v000001fe09282cc0_0;  1 drivers
v000001fe092b3770_0 .net "MemWriteEn", 0 0, v000001fe09282900_0;  1 drivers
v000001fe092b4210_0 .net "MemtoReg", 0 0, v000001fe09281c80_0;  1 drivers
v000001fe092b42b0_0 .net "PC", 31 0, v000001fe092b28e0_0;  alias, 1 drivers
v000001fe092b3e50_0 .net "PCPlus1", 31 0, L_000001fe09343760;  1 drivers
v000001fe092b4ad0_0 .net "PCsrc", 0 0, v000001fe092b25c0_0;  1 drivers
v000001fe092b4b70_0 .net "RegDst", 0 0, v000001fe09282220_0;  1 drivers
v000001fe092b3d10_0 .net "RegWriteEn", 0 0, v000001fe092822c0_0;  1 drivers
v000001fe092b4df0_0 .net "WriteRegister", 4 0, L_000001fe09344340;  1 drivers
v000001fe092b4990_0 .net *"_ivl_0", 0 0, L_000001fe092b9890;  1 drivers
L_000001fe092fa7b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fe092b4030_0 .net/2u *"_ivl_10", 4 0, L_000001fe092fa7b0;  1 drivers
L_000001fe092faba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b4a30_0 .net *"_ivl_101", 15 0, L_000001fe092faba0;  1 drivers
v000001fe092b5390_0 .net *"_ivl_102", 31 0, L_000001fe093440c0;  1 drivers
L_000001fe092fabe8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b4170_0 .net *"_ivl_105", 25 0, L_000001fe092fabe8;  1 drivers
L_000001fe092fac30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b4cb0_0 .net/2u *"_ivl_106", 31 0, L_000001fe092fac30;  1 drivers
v000001fe092b3810_0 .net *"_ivl_108", 0 0, L_000001fe09343f80;  1 drivers
L_000001fe092fac78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fe092b38b0_0 .net/2u *"_ivl_110", 5 0, L_000001fe092fac78;  1 drivers
v000001fe092b3950_0 .net *"_ivl_112", 0 0, L_000001fe093445c0;  1 drivers
v000001fe092b51b0_0 .net *"_ivl_115", 0 0, L_000001fe092ba0e0;  1 drivers
v000001fe092b4fd0_0 .net *"_ivl_116", 47 0, L_000001fe09342c20;  1 drivers
L_000001fe092facc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b3ef0_0 .net *"_ivl_119", 15 0, L_000001fe092facc0;  1 drivers
L_000001fe092fa7f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fe092b4490_0 .net/2u *"_ivl_12", 5 0, L_000001fe092fa7f8;  1 drivers
v000001fe092b43f0_0 .net *"_ivl_120", 47 0, L_000001fe093443e0;  1 drivers
L_000001fe092fad08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b3630_0 .net *"_ivl_123", 15 0, L_000001fe092fad08;  1 drivers
v000001fe092b4710_0 .net *"_ivl_125", 0 0, L_000001fe09342f40;  1 drivers
v000001fe092b3c70_0 .net *"_ivl_126", 31 0, L_000001fe09344020;  1 drivers
v000001fe092b4670_0 .net *"_ivl_128", 47 0, L_000001fe09344160;  1 drivers
v000001fe092b39f0_0 .net *"_ivl_130", 47 0, L_000001fe09343a80;  1 drivers
v000001fe092b54d0_0 .net *"_ivl_132", 47 0, L_000001fe09342b80;  1 drivers
v000001fe092b3f90_0 .net *"_ivl_134", 47 0, L_000001fe09343b20;  1 drivers
v000001fe092b4c10_0 .net *"_ivl_14", 0 0, L_000001fe092b7f10;  1 drivers
v000001fe092b4d50_0 .net *"_ivl_140", 0 0, L_000001fe092ba460;  1 drivers
L_000001fe092fad98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b3a90_0 .net/2u *"_ivl_142", 31 0, L_000001fe092fad98;  1 drivers
L_000001fe092fae70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fe092b3b30_0 .net/2u *"_ivl_146", 5 0, L_000001fe092fae70;  1 drivers
v000001fe092b5250_0 .net *"_ivl_148", 0 0, L_000001fe09343120;  1 drivers
L_000001fe092faeb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fe092b4e90_0 .net/2u *"_ivl_150", 5 0, L_000001fe092faeb8;  1 drivers
v000001fe092b4350_0 .net *"_ivl_152", 0 0, L_000001fe09343d00;  1 drivers
v000001fe092b3bd0_0 .net *"_ivl_155", 0 0, L_000001fe092ba150;  1 drivers
L_000001fe092faf00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fe092b3db0_0 .net/2u *"_ivl_156", 5 0, L_000001fe092faf00;  1 drivers
v000001fe092b5070_0 .net *"_ivl_158", 0 0, L_000001fe09343da0;  1 drivers
L_000001fe092fa840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fe092b40d0_0 .net/2u *"_ivl_16", 4 0, L_000001fe092fa840;  1 drivers
v000001fe092b4530_0 .net *"_ivl_161", 0 0, L_000001fe092b9eb0;  1 drivers
L_000001fe092faf48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b45d0_0 .net/2u *"_ivl_162", 15 0, L_000001fe092faf48;  1 drivers
v000001fe092b47b0_0 .net *"_ivl_164", 31 0, L_000001fe09344200;  1 drivers
v000001fe092b4850_0 .net *"_ivl_167", 0 0, L_000001fe09344520;  1 drivers
v000001fe092b48f0_0 .net *"_ivl_168", 15 0, L_000001fe093431c0;  1 drivers
v000001fe092b4f30_0 .net *"_ivl_170", 31 0, L_000001fe09342a40;  1 drivers
v000001fe092b5110_0 .net *"_ivl_174", 31 0, L_000001fe09343440;  1 drivers
L_000001fe092faf90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b52f0_0 .net *"_ivl_177", 25 0, L_000001fe092faf90;  1 drivers
L_000001fe092fafd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b6220_0 .net/2u *"_ivl_178", 31 0, L_000001fe092fafd8;  1 drivers
v000001fe092b5aa0_0 .net *"_ivl_180", 0 0, L_000001fe093434e0;  1 drivers
L_000001fe092fb020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b5f00_0 .net/2u *"_ivl_182", 5 0, L_000001fe092fb020;  1 drivers
v000001fe092b73a0_0 .net *"_ivl_184", 0 0, L_000001fe09343580;  1 drivers
L_000001fe092fb068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fe092b5b40_0 .net/2u *"_ivl_186", 5 0, L_000001fe092fb068;  1 drivers
v000001fe092b6ae0_0 .net *"_ivl_188", 0 0, L_000001fe093553c0;  1 drivers
v000001fe092b6860_0 .net *"_ivl_19", 4 0, L_000001fe092b7a10;  1 drivers
v000001fe092b5be0_0 .net *"_ivl_191", 0 0, L_000001fe092b99e0;  1 drivers
v000001fe092b5640_0 .net *"_ivl_193", 0 0, L_000001fe092b9970;  1 drivers
L_000001fe092fb0b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fe092b62c0_0 .net/2u *"_ivl_194", 5 0, L_000001fe092fb0b0;  1 drivers
v000001fe092b6540_0 .net *"_ivl_196", 0 0, L_000001fe093562c0;  1 drivers
L_000001fe092fb0f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fe092b6e00_0 .net/2u *"_ivl_198", 31 0, L_000001fe092fb0f8;  1 drivers
L_000001fe092fa768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b65e0_0 .net/2u *"_ivl_2", 5 0, L_000001fe092fa768;  1 drivers
v000001fe092b6180_0 .net *"_ivl_20", 4 0, L_000001fe092b7b50;  1 drivers
v000001fe092b5a00_0 .net *"_ivl_200", 31 0, L_000001fe09354a60;  1 drivers
v000001fe092b5d20_0 .net *"_ivl_204", 31 0, L_000001fe09355b40;  1 drivers
L_000001fe092fb140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b69a0_0 .net *"_ivl_207", 25 0, L_000001fe092fb140;  1 drivers
L_000001fe092fb188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b6ea0_0 .net/2u *"_ivl_208", 31 0, L_000001fe092fb188;  1 drivers
v000001fe092b5820_0 .net *"_ivl_210", 0 0, L_000001fe09355000;  1 drivers
L_000001fe092fb1d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b7440_0 .net/2u *"_ivl_212", 5 0, L_000001fe092fb1d0;  1 drivers
v000001fe092b58c0_0 .net *"_ivl_214", 0 0, L_000001fe09355d20;  1 drivers
L_000001fe092fb218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fe092b56e0_0 .net/2u *"_ivl_216", 5 0, L_000001fe092fb218;  1 drivers
v000001fe092b6a40_0 .net *"_ivl_218", 0 0, L_000001fe093565e0;  1 drivers
v000001fe092b60e0_0 .net *"_ivl_221", 0 0, L_000001fe092ba2a0;  1 drivers
v000001fe092b6d60_0 .net *"_ivl_223", 0 0, L_000001fe092ba1c0;  1 drivers
L_000001fe092fb260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fe092b6360_0 .net/2u *"_ivl_224", 5 0, L_000001fe092fb260;  1 drivers
v000001fe092b74e0_0 .net *"_ivl_226", 0 0, L_000001fe09356180;  1 drivers
v000001fe092b6b80_0 .net *"_ivl_228", 31 0, L_000001fe09355a00;  1 drivers
v000001fe092b6c20_0 .net *"_ivl_24", 0 0, L_000001fe092b9f90;  1 drivers
L_000001fe092fa888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fe092b5780_0 .net/2u *"_ivl_26", 4 0, L_000001fe092fa888;  1 drivers
v000001fe092b6900_0 .net *"_ivl_29", 4 0, L_000001fe092b7fb0;  1 drivers
v000001fe092b5960_0 .net *"_ivl_32", 0 0, L_000001fe092b9dd0;  1 drivers
L_000001fe092fa8d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fe092b5c80_0 .net/2u *"_ivl_34", 4 0, L_000001fe092fa8d0;  1 drivers
v000001fe092b5dc0_0 .net *"_ivl_37", 4 0, L_000001fe092b80f0;  1 drivers
v000001fe092b5e60_0 .net *"_ivl_40", 0 0, L_000001fe092b9900;  1 drivers
L_000001fe092fa918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b5fa0_0 .net/2u *"_ivl_42", 15 0, L_000001fe092fa918;  1 drivers
v000001fe092b6720_0 .net *"_ivl_45", 15 0, L_000001fe09343260;  1 drivers
v000001fe092b7080_0 .net *"_ivl_48", 0 0, L_000001fe092ba380;  1 drivers
v000001fe092b6040_0 .net *"_ivl_5", 5 0, L_000001fe092b7dd0;  1 drivers
L_000001fe092fa960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b6680_0 .net/2u *"_ivl_50", 36 0, L_000001fe092fa960;  1 drivers
L_000001fe092fa9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b6400_0 .net/2u *"_ivl_52", 31 0, L_000001fe092fa9a8;  1 drivers
v000001fe092b64a0_0 .net *"_ivl_55", 4 0, L_000001fe093436c0;  1 drivers
v000001fe092b67c0_0 .net *"_ivl_56", 36 0, L_000001fe09343300;  1 drivers
v000001fe092b6cc0_0 .net *"_ivl_58", 36 0, L_000001fe09343e40;  1 drivers
v000001fe092b6f40_0 .net *"_ivl_62", 0 0, L_000001fe092ba3f0;  1 drivers
L_000001fe092fa9f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b6fe0_0 .net/2u *"_ivl_64", 5 0, L_000001fe092fa9f0;  1 drivers
v000001fe092b7120_0 .net *"_ivl_67", 5 0, L_000001fe09342fe0;  1 drivers
v000001fe092b71c0_0 .net *"_ivl_70", 0 0, L_000001fe092b9660;  1 drivers
L_000001fe092faa38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b7260_0 .net/2u *"_ivl_72", 57 0, L_000001fe092faa38;  1 drivers
L_000001fe092faa80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b7300_0 .net/2u *"_ivl_74", 31 0, L_000001fe092faa80;  1 drivers
v000001fe092b8550_0 .net *"_ivl_77", 25 0, L_000001fe09342e00;  1 drivers
v000001fe092b8190_0 .net *"_ivl_78", 57 0, L_000001fe09343ee0;  1 drivers
v000001fe092b8230_0 .net *"_ivl_8", 0 0, L_000001fe092ba000;  1 drivers
v000001fe092b8cd0_0 .net *"_ivl_80", 57 0, L_000001fe093442a0;  1 drivers
L_000001fe092faac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fe092b8370_0 .net/2u *"_ivl_84", 31 0, L_000001fe092faac8;  1 drivers
L_000001fe092fab10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fe092b78d0_0 .net/2u *"_ivl_88", 5 0, L_000001fe092fab10;  1 drivers
v000001fe092b7830_0 .net *"_ivl_90", 0 0, L_000001fe09344660;  1 drivers
L_000001fe092fab58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fe092b91d0_0 .net/2u *"_ivl_92", 5 0, L_000001fe092fab58;  1 drivers
v000001fe092b8ff0_0 .net *"_ivl_94", 0 0, L_000001fe093438a0;  1 drivers
v000001fe092b7e70_0 .net *"_ivl_97", 0 0, L_000001fe092b9a50;  1 drivers
v000001fe092b7d30_0 .net *"_ivl_98", 47 0, L_000001fe09342ea0;  1 drivers
v000001fe092b8c30_0 .net "adderResult", 31 0, L_000001fe09342900;  1 drivers
v000001fe092b8730_0 .net "address", 31 0, L_000001fe09342d60;  1 drivers
v000001fe092b9130_0 .net "clk", 0 0, L_000001fe092ba070;  alias, 1 drivers
v000001fe092b8f50_0 .var "cycles_consumed", 31 0;
v000001fe092b7c90_0 .net "extImm", 31 0, L_000001fe09342860;  1 drivers
v000001fe092b8410_0 .net "funct", 5 0, L_000001fe09343620;  1 drivers
v000001fe092b8910_0 .net "hlt", 0 0, v000001fe09282ae0_0;  1 drivers
v000001fe092b9090_0 .net "imm", 15 0, L_000001fe09342ae0;  1 drivers
v000001fe092b7ab0_0 .net "immediate", 31 0, L_000001fe093547e0;  1 drivers
v000001fe092b87d0_0 .net "input_clk", 0 0, v000001fe092b7650_0;  1 drivers
v000001fe092b85f0_0 .net "instruction", 31 0, L_000001fe093427c0;  1 drivers
v000001fe092b9270_0 .net "memoryReadData", 31 0, v000001fe092b1d00_0;  1 drivers
v000001fe092b9310_0 .net "nextPC", 31 0, L_000001fe093429a0;  1 drivers
v000001fe092b8d70_0 .net "opcode", 5 0, L_000001fe092b7790;  1 drivers
v000001fe092b7970_0 .net "rd", 4 0, L_000001fe092b7bf0;  1 drivers
v000001fe092b8af0_0 .net "readData1", 31 0, L_000001fe092b9820;  1 drivers
v000001fe092b8e10_0 .net "readData1_w", 31 0, L_000001fe09356040;  1 drivers
v000001fe092b8690_0 .net "readData2", 31 0, L_000001fe092b96d0;  1 drivers
v000001fe092b8eb0_0 .net "rs", 4 0, L_000001fe092b8050;  1 drivers
v000001fe092b8870_0 .net "rst", 0 0, v000001fe092b82d0_0;  1 drivers
v000001fe092b89b0_0 .net "rt", 4 0, L_000001fe09343800;  1 drivers
v000001fe092b8b90_0 .net "shamt", 31 0, L_000001fe093439e0;  1 drivers
v000001fe092b93b0_0 .net "wire_instruction", 31 0, L_000001fe092b9cf0;  1 drivers
v000001fe092b94f0_0 .net "writeData", 31 0, L_000001fe09354d80;  1 drivers
v000001fe092b84b0_0 .net "zero", 0 0, L_000001fe09355c80;  1 drivers
L_000001fe092b7dd0 .part L_000001fe093427c0, 26, 6;
L_000001fe092b7790 .functor MUXZ 6, L_000001fe092b7dd0, L_000001fe092fa768, L_000001fe092b9890, C4<>;
L_000001fe092b7f10 .cmp/eq 6, L_000001fe092b7790, L_000001fe092fa7f8;
L_000001fe092b7a10 .part L_000001fe093427c0, 11, 5;
L_000001fe092b7b50 .functor MUXZ 5, L_000001fe092b7a10, L_000001fe092fa840, L_000001fe092b7f10, C4<>;
L_000001fe092b7bf0 .functor MUXZ 5, L_000001fe092b7b50, L_000001fe092fa7b0, L_000001fe092ba000, C4<>;
L_000001fe092b7fb0 .part L_000001fe093427c0, 21, 5;
L_000001fe092b8050 .functor MUXZ 5, L_000001fe092b7fb0, L_000001fe092fa888, L_000001fe092b9f90, C4<>;
L_000001fe092b80f0 .part L_000001fe093427c0, 16, 5;
L_000001fe09343800 .functor MUXZ 5, L_000001fe092b80f0, L_000001fe092fa8d0, L_000001fe092b9dd0, C4<>;
L_000001fe09343260 .part L_000001fe093427c0, 0, 16;
L_000001fe09342ae0 .functor MUXZ 16, L_000001fe09343260, L_000001fe092fa918, L_000001fe092b9900, C4<>;
L_000001fe093436c0 .part L_000001fe093427c0, 6, 5;
L_000001fe09343300 .concat [ 5 32 0 0], L_000001fe093436c0, L_000001fe092fa9a8;
L_000001fe09343e40 .functor MUXZ 37, L_000001fe09343300, L_000001fe092fa960, L_000001fe092ba380, C4<>;
L_000001fe093439e0 .part L_000001fe09343e40, 0, 32;
L_000001fe09342fe0 .part L_000001fe093427c0, 0, 6;
L_000001fe09343620 .functor MUXZ 6, L_000001fe09342fe0, L_000001fe092fa9f0, L_000001fe092ba3f0, C4<>;
L_000001fe09342e00 .part L_000001fe093427c0, 0, 26;
L_000001fe09343ee0 .concat [ 26 32 0 0], L_000001fe09342e00, L_000001fe092faa80;
L_000001fe093442a0 .functor MUXZ 58, L_000001fe09343ee0, L_000001fe092faa38, L_000001fe092b9660, C4<>;
L_000001fe09342d60 .part L_000001fe093442a0, 0, 32;
L_000001fe09343760 .arith/sum 32, v000001fe092b28e0_0, L_000001fe092faac8;
L_000001fe09344660 .cmp/eq 6, L_000001fe092b7790, L_000001fe092fab10;
L_000001fe093438a0 .cmp/eq 6, L_000001fe092b7790, L_000001fe092fab58;
L_000001fe09342ea0 .concat [ 32 16 0 0], L_000001fe09342d60, L_000001fe092faba0;
L_000001fe093440c0 .concat [ 6 26 0 0], L_000001fe092b7790, L_000001fe092fabe8;
L_000001fe09343f80 .cmp/eq 32, L_000001fe093440c0, L_000001fe092fac30;
L_000001fe093445c0 .cmp/eq 6, L_000001fe09343620, L_000001fe092fac78;
L_000001fe09342c20 .concat [ 32 16 0 0], L_000001fe092b9820, L_000001fe092facc0;
L_000001fe093443e0 .concat [ 32 16 0 0], v000001fe092b28e0_0, L_000001fe092fad08;
L_000001fe09342f40 .part L_000001fe09342ae0, 15, 1;
LS_000001fe09344020_0_0 .concat [ 1 1 1 1], L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40;
LS_000001fe09344020_0_4 .concat [ 1 1 1 1], L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40;
LS_000001fe09344020_0_8 .concat [ 1 1 1 1], L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40;
LS_000001fe09344020_0_12 .concat [ 1 1 1 1], L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40;
LS_000001fe09344020_0_16 .concat [ 1 1 1 1], L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40;
LS_000001fe09344020_0_20 .concat [ 1 1 1 1], L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40;
LS_000001fe09344020_0_24 .concat [ 1 1 1 1], L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40;
LS_000001fe09344020_0_28 .concat [ 1 1 1 1], L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40, L_000001fe09342f40;
LS_000001fe09344020_1_0 .concat [ 4 4 4 4], LS_000001fe09344020_0_0, LS_000001fe09344020_0_4, LS_000001fe09344020_0_8, LS_000001fe09344020_0_12;
LS_000001fe09344020_1_4 .concat [ 4 4 4 4], LS_000001fe09344020_0_16, LS_000001fe09344020_0_20, LS_000001fe09344020_0_24, LS_000001fe09344020_0_28;
L_000001fe09344020 .concat [ 16 16 0 0], LS_000001fe09344020_1_0, LS_000001fe09344020_1_4;
L_000001fe09344160 .concat [ 16 32 0 0], L_000001fe09342ae0, L_000001fe09344020;
L_000001fe09343a80 .arith/sum 48, L_000001fe093443e0, L_000001fe09344160;
L_000001fe09342b80 .functor MUXZ 48, L_000001fe09343a80, L_000001fe09342c20, L_000001fe092ba0e0, C4<>;
L_000001fe09343b20 .functor MUXZ 48, L_000001fe09342b80, L_000001fe09342ea0, L_000001fe092b9a50, C4<>;
L_000001fe09342900 .part L_000001fe09343b20, 0, 32;
L_000001fe093429a0 .functor MUXZ 32, L_000001fe09343760, L_000001fe09342900, v000001fe092b25c0_0, C4<>;
L_000001fe093427c0 .functor MUXZ 32, L_000001fe092b9cf0, L_000001fe092fad98, L_000001fe092ba460, C4<>;
L_000001fe09343120 .cmp/eq 6, L_000001fe092b7790, L_000001fe092fae70;
L_000001fe09343d00 .cmp/eq 6, L_000001fe092b7790, L_000001fe092faeb8;
L_000001fe09343da0 .cmp/eq 6, L_000001fe092b7790, L_000001fe092faf00;
L_000001fe09344200 .concat [ 16 16 0 0], L_000001fe09342ae0, L_000001fe092faf48;
L_000001fe09344520 .part L_000001fe09342ae0, 15, 1;
LS_000001fe093431c0_0_0 .concat [ 1 1 1 1], L_000001fe09344520, L_000001fe09344520, L_000001fe09344520, L_000001fe09344520;
LS_000001fe093431c0_0_4 .concat [ 1 1 1 1], L_000001fe09344520, L_000001fe09344520, L_000001fe09344520, L_000001fe09344520;
LS_000001fe093431c0_0_8 .concat [ 1 1 1 1], L_000001fe09344520, L_000001fe09344520, L_000001fe09344520, L_000001fe09344520;
LS_000001fe093431c0_0_12 .concat [ 1 1 1 1], L_000001fe09344520, L_000001fe09344520, L_000001fe09344520, L_000001fe09344520;
L_000001fe093431c0 .concat [ 4 4 4 4], LS_000001fe093431c0_0_0, LS_000001fe093431c0_0_4, LS_000001fe093431c0_0_8, LS_000001fe093431c0_0_12;
L_000001fe09342a40 .concat [ 16 16 0 0], L_000001fe09342ae0, L_000001fe093431c0;
L_000001fe09342860 .functor MUXZ 32, L_000001fe09342a40, L_000001fe09344200, L_000001fe092b9eb0, C4<>;
L_000001fe09343440 .concat [ 6 26 0 0], L_000001fe092b7790, L_000001fe092faf90;
L_000001fe093434e0 .cmp/eq 32, L_000001fe09343440, L_000001fe092fafd8;
L_000001fe09343580 .cmp/eq 6, L_000001fe09343620, L_000001fe092fb020;
L_000001fe093553c0 .cmp/eq 6, L_000001fe09343620, L_000001fe092fb068;
L_000001fe093562c0 .cmp/eq 6, L_000001fe092b7790, L_000001fe092fb0b0;
L_000001fe09354a60 .functor MUXZ 32, L_000001fe09342860, L_000001fe092fb0f8, L_000001fe093562c0, C4<>;
L_000001fe093547e0 .functor MUXZ 32, L_000001fe09354a60, L_000001fe093439e0, L_000001fe092b9970, C4<>;
L_000001fe09355b40 .concat [ 6 26 0 0], L_000001fe092b7790, L_000001fe092fb140;
L_000001fe09355000 .cmp/eq 32, L_000001fe09355b40, L_000001fe092fb188;
L_000001fe09355d20 .cmp/eq 6, L_000001fe09343620, L_000001fe092fb1d0;
L_000001fe093565e0 .cmp/eq 6, L_000001fe09343620, L_000001fe092fb218;
L_000001fe09356180 .cmp/eq 6, L_000001fe092b7790, L_000001fe092fb260;
L_000001fe09355a00 .functor MUXZ 32, L_000001fe092b9820, v000001fe092b28e0_0, L_000001fe09356180, C4<>;
L_000001fe09356040 .functor MUXZ 32, L_000001fe09355a00, L_000001fe092b96d0, L_000001fe092ba1c0, C4<>;
S_000001fe0927a930 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001fe09290df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fe09279e50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fe092b9ac0 .functor NOT 1, v000001fe09283300_0, C4<0>, C4<0>, C4<0>;
v000001fe09283260_0 .net *"_ivl_0", 0 0, L_000001fe092b9ac0;  1 drivers
v000001fe09282a40_0 .net "in1", 31 0, L_000001fe092b96d0;  alias, 1 drivers
v000001fe09281be0_0 .net "in2", 31 0, L_000001fe093547e0;  alias, 1 drivers
v000001fe09282860_0 .net "out", 31 0, L_000001fe09354c40;  alias, 1 drivers
v000001fe09283800_0 .net "s", 0 0, v000001fe09283300_0;  alias, 1 drivers
L_000001fe09354c40 .functor MUXZ 32, L_000001fe093547e0, L_000001fe092b96d0, L_000001fe092b9ac0, C4<>;
S_000001fe0927aac0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001fe09290df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fe092f0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001fe092f00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fe092f0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001fe092f0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001fe092f0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001fe092f01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fe092f01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fe092f0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001fe092f0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fe092f0288 .param/l "j" 0 4 12, C4<000010>;
P_000001fe092f02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fe092f02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fe092f0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001fe092f0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fe092f03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fe092f03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fe092f0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fe092f0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001fe092f0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001fe092f04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fe092f04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fe092f0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001fe092f0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001fe092f0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001fe092f05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fe092f0608 .param/l "xori" 0 4 8, C4<001110>;
v000001fe09282f40_0 .var "ALUOp", 3 0;
v000001fe09283300_0 .var "ALUSrc", 0 0;
v000001fe09282cc0_0 .var "MemReadEn", 0 0;
v000001fe09282900_0 .var "MemWriteEn", 0 0;
v000001fe09281c80_0 .var "MemtoReg", 0 0;
v000001fe09282220_0 .var "RegDst", 0 0;
v000001fe092822c0_0 .var "RegWriteEn", 0 0;
v000001fe09283580_0 .net "funct", 5 0, L_000001fe09343620;  alias, 1 drivers
v000001fe09282ae0_0 .var "hlt", 0 0;
v000001fe09282b80_0 .net "opcode", 5 0, L_000001fe092b7790;  alias, 1 drivers
v000001fe09282400_0 .net "rst", 0 0, v000001fe092b82d0_0;  alias, 1 drivers
E_000001fe09279050 .event anyedge, v000001fe09282400_0, v000001fe09282b80_0, v000001fe09283580_0;
S_000001fe09223220 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001fe09290df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fe09279510 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fe092b9cf0 .functor BUFZ 32, L_000001fe09342cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fe092833a0_0 .net "Data_Out", 31 0, L_000001fe092b9cf0;  alias, 1 drivers
v000001fe09282d60 .array "InstMem", 0 1023, 31 0;
v000001fe09283080_0 .net *"_ivl_0", 31 0, L_000001fe09342cc0;  1 drivers
v000001fe09283120_0 .net *"_ivl_3", 9 0, L_000001fe09343bc0;  1 drivers
v000001fe092825e0_0 .net *"_ivl_4", 11 0, L_000001fe093433a0;  1 drivers
L_000001fe092fad50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fe09283440_0 .net *"_ivl_7", 1 0, L_000001fe092fad50;  1 drivers
v000001fe092836c0_0 .net "addr", 31 0, v000001fe092b28e0_0;  alias, 1 drivers
v000001fe092824a0_0 .var/i "i", 31 0;
L_000001fe09342cc0 .array/port v000001fe09282d60, L_000001fe093433a0;
L_000001fe09343bc0 .part v000001fe092b28e0_0, 0, 10;
L_000001fe093433a0 .concat [ 10 2 0 0], L_000001fe09343bc0, L_000001fe092fad50;
S_000001fe092233b0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001fe09290df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001fe092b9820 .functor BUFZ 32, L_000001fe09343080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fe092b96d0 .functor BUFZ 32, L_000001fe09343c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fe09282680_0 .net *"_ivl_0", 31 0, L_000001fe09343080;  1 drivers
v000001fe09282720_0 .net *"_ivl_10", 6 0, L_000001fe09344480;  1 drivers
L_000001fe092fae28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fe09263d00_0 .net *"_ivl_13", 1 0, L_000001fe092fae28;  1 drivers
v000001fe09264de0_0 .net *"_ivl_2", 6 0, L_000001fe09343940;  1 drivers
L_000001fe092fade0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fe092b19e0_0 .net *"_ivl_5", 1 0, L_000001fe092fade0;  1 drivers
v000001fe092b2700_0 .net *"_ivl_8", 31 0, L_000001fe09343c60;  1 drivers
v000001fe092b1940_0 .net "clk", 0 0, L_000001fe092ba070;  alias, 1 drivers
v000001fe092b2d40_0 .var/i "i", 31 0;
v000001fe092b1a80_0 .net "readData1", 31 0, L_000001fe092b9820;  alias, 1 drivers
v000001fe092b27a0_0 .net "readData2", 31 0, L_000001fe092b96d0;  alias, 1 drivers
v000001fe092b3100_0 .net "readRegister1", 4 0, L_000001fe092b8050;  alias, 1 drivers
v000001fe092b2200_0 .net "readRegister2", 4 0, L_000001fe09343800;  alias, 1 drivers
v000001fe092b2de0 .array "registers", 31 0, 31 0;
v000001fe092b23e0_0 .net "rst", 0 0, v000001fe092b82d0_0;  alias, 1 drivers
v000001fe092b1620_0 .net "we", 0 0, v000001fe092822c0_0;  alias, 1 drivers
v000001fe092b2840_0 .net "writeData", 31 0, L_000001fe09354d80;  alias, 1 drivers
v000001fe092b31a0_0 .net "writeRegister", 4 0, L_000001fe09344340;  alias, 1 drivers
E_000001fe09279e10/0 .event negedge, v000001fe09282400_0;
E_000001fe09279e10/1 .event posedge, v000001fe092b1940_0;
E_000001fe09279e10 .event/or E_000001fe09279e10/0, E_000001fe09279e10/1;
L_000001fe09343080 .array/port v000001fe092b2de0, L_000001fe09343940;
L_000001fe09343940 .concat [ 5 2 0 0], L_000001fe092b8050, L_000001fe092fade0;
L_000001fe09343c60 .array/port v000001fe092b2de0, L_000001fe09344480;
L_000001fe09344480 .concat [ 5 2 0 0], L_000001fe09343800, L_000001fe092fae28;
S_000001fe091d29c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001fe092233b0;
 .timescale 0 0;
v000001fe09282540_0 .var/i "i", 31 0;
S_000001fe091d2b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001fe09290df0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fe09279450 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fe092b9b30 .functor NOT 1, v000001fe09282220_0, C4<0>, C4<0>, C4<0>;
v000001fe092b2f20_0 .net *"_ivl_0", 0 0, L_000001fe092b9b30;  1 drivers
v000001fe092b1c60_0 .net "in1", 4 0, L_000001fe09343800;  alias, 1 drivers
v000001fe092b1da0_0 .net "in2", 4 0, L_000001fe092b7bf0;  alias, 1 drivers
v000001fe092b2a20_0 .net "out", 4 0, L_000001fe09344340;  alias, 1 drivers
v000001fe092b2b60_0 .net "s", 0 0, v000001fe09282220_0;  alias, 1 drivers
L_000001fe09344340 .functor MUXZ 5, L_000001fe092b7bf0, L_000001fe09343800, L_000001fe092b9b30, C4<>;
S_000001fe09221810 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001fe09290df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fe09279750 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fe092b9ba0 .functor NOT 1, v000001fe09281c80_0, C4<0>, C4<0>, C4<0>;
v000001fe092b1b20_0 .net *"_ivl_0", 0 0, L_000001fe092b9ba0;  1 drivers
v000001fe092b3240_0 .net "in1", 31 0, v000001fe092b1e40_0;  alias, 1 drivers
v000001fe092b2480_0 .net "in2", 31 0, v000001fe092b1d00_0;  alias, 1 drivers
v000001fe092b1800_0 .net "out", 31 0, L_000001fe09354d80;  alias, 1 drivers
v000001fe092b1f80_0 .net "s", 0 0, v000001fe09281c80_0;  alias, 1 drivers
L_000001fe09354d80 .functor MUXZ 32, v000001fe092b1d00_0, v000001fe092b1e40_0, L_000001fe092b9ba0, C4<>;
S_000001fe092219a0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001fe09290df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fe0920b9a0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fe0920b9d8 .param/l "AND" 0 9 12, C4<0010>;
P_000001fe0920ba10 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fe0920ba48 .param/l "OR" 0 9 12, C4<0011>;
P_000001fe0920ba80 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fe0920bab8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fe0920baf0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fe0920bb28 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fe0920bb60 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fe0920bb98 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fe0920bbd0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fe0920bc08 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fe092fb2a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe092b2e80_0 .net/2u *"_ivl_0", 31 0, L_000001fe092fb2a8;  1 drivers
v000001fe092b2ca0_0 .net "opSel", 3 0, v000001fe09282f40_0;  alias, 1 drivers
v000001fe092b16c0_0 .net "operand1", 31 0, L_000001fe09356040;  alias, 1 drivers
v000001fe092b3060_0 .net "operand2", 31 0, L_000001fe09354c40;  alias, 1 drivers
v000001fe092b1e40_0 .var "result", 31 0;
v000001fe092b2fc0_0 .net "zero", 0 0, L_000001fe09355c80;  alias, 1 drivers
E_000001fe09279d10 .event anyedge, v000001fe09282f40_0, v000001fe092b16c0_0, v000001fe09282860_0;
L_000001fe09355c80 .cmp/eq 32, v000001fe092b1e40_0, L_000001fe092fb2a8;
S_000001fe0920bc50 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001fe09290df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001fe092f1660 .param/l "RType" 0 4 2, C4<000000>;
P_000001fe092f1698 .param/l "add" 0 4 5, C4<100000>;
P_000001fe092f16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fe092f1708 .param/l "addu" 0 4 5, C4<100001>;
P_000001fe092f1740 .param/l "and_" 0 4 5, C4<100100>;
P_000001fe092f1778 .param/l "andi" 0 4 8, C4<001100>;
P_000001fe092f17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fe092f17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fe092f1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fe092f1858 .param/l "j" 0 4 12, C4<000010>;
P_000001fe092f1890 .param/l "jal" 0 4 12, C4<000011>;
P_000001fe092f18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fe092f1900 .param/l "lw" 0 4 8, C4<100011>;
P_000001fe092f1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fe092f1970 .param/l "or_" 0 4 5, C4<100101>;
P_000001fe092f19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fe092f19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fe092f1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001fe092f1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001fe092f1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001fe092f1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fe092f1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fe092f1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001fe092f1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001fe092f1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fe092f1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001fe092b25c0_0 .var "PCsrc", 0 0;
v000001fe092b22a0_0 .net "funct", 5 0, L_000001fe09343620;  alias, 1 drivers
v000001fe092b1bc0_0 .net "opcode", 5 0, L_000001fe092b7790;  alias, 1 drivers
v000001fe092b32e0_0 .net "operand1", 31 0, L_000001fe092b9820;  alias, 1 drivers
v000001fe092b2ac0_0 .net "operand2", 31 0, L_000001fe09354c40;  alias, 1 drivers
v000001fe092b18a0_0 .net "rst", 0 0, v000001fe092b82d0_0;  alias, 1 drivers
E_000001fe09279c10/0 .event anyedge, v000001fe09282400_0, v000001fe09282b80_0, v000001fe092b1a80_0, v000001fe09282860_0;
E_000001fe09279c10/1 .event anyedge, v000001fe09283580_0;
E_000001fe09279c10 .event/or E_000001fe09279c10/0, E_000001fe09279c10/1;
S_000001fe092f1c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001fe09290df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fe092b2340 .array "DataMem", 0 1023, 31 0;
v000001fe092b3380_0 .net "address", 31 0, v000001fe092b1e40_0;  alias, 1 drivers
v000001fe092b2520_0 .net "clock", 0 0, L_000001fe092ba230;  1 drivers
v000001fe092b1760_0 .net "data", 31 0, L_000001fe092b96d0;  alias, 1 drivers
v000001fe092b3420_0 .var/i "i", 31 0;
v000001fe092b1d00_0 .var "q", 31 0;
v000001fe092b1ee0_0 .net "rden", 0 0, v000001fe09282cc0_0;  alias, 1 drivers
v000001fe092b2020_0 .net "wren", 0 0, v000001fe09282900_0;  alias, 1 drivers
E_000001fe09279a10 .event posedge, v000001fe092b2520_0;
S_000001fe092f1db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001fe09290df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fe092793d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fe092b2980_0 .net "PCin", 31 0, L_000001fe093429a0;  alias, 1 drivers
v000001fe092b28e0_0 .var "PCout", 31 0;
v000001fe092b2660_0 .net "clk", 0 0, L_000001fe092ba070;  alias, 1 drivers
v000001fe092b2c00_0 .net "rst", 0 0, v000001fe092b82d0_0;  alias, 1 drivers
    .scope S_000001fe0920bc50;
T_0 ;
    %wait E_000001fe09279c10;
    %load/vec4 v000001fe092b18a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe092b25c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fe092b1bc0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001fe092b32e0_0;
    %load/vec4 v000001fe092b2ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001fe092b1bc0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001fe092b32e0_0;
    %load/vec4 v000001fe092b2ac0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001fe092b1bc0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001fe092b1bc0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001fe092b1bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001fe092b22a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001fe092b25c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fe092f1db0;
T_1 ;
    %wait E_000001fe09279e10;
    %load/vec4 v000001fe092b2c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fe092b28e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fe092b2980_0;
    %assign/vec4 v000001fe092b28e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fe09223220;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe092824a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fe092824a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fe092824a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %load/vec4 v000001fe092824a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe092824a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe09282d60, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fe0927aac0;
T_3 ;
    %wait E_000001fe09279050;
    %load/vec4 v000001fe09282400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fe09282ae0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fe092822c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fe09282900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fe09281c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fe09282cc0_0, 0;
    %assign/vec4 v000001fe09282220_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fe09282ae0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fe09282f40_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fe09283300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fe092822c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fe09282900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fe09281c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fe09282cc0_0, 0, 1;
    %store/vec4 v000001fe09282220_0, 0, 1;
    %load/vec4 v000001fe09282b80_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09282ae0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09282220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe092822c0_0, 0;
    %load/vec4 v000001fe09283580_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe092822c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09282220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe092822c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe09282220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe092822c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe092822c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe092822c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe092822c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09282cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe092822c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09281c80_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09282900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe09283300_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fe09282f40_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fe092233b0;
T_4 ;
    %wait E_000001fe09279e10;
    %fork t_1, S_000001fe091d29c0;
    %jmp t_0;
    .scope S_000001fe091d29c0;
t_1 ;
    %load/vec4 v000001fe092b23e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe09282540_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fe09282540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fe09282540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe092b2de0, 0, 4;
    %load/vec4 v000001fe09282540_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe09282540_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fe092b1620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fe092b2840_0;
    %load/vec4 v000001fe092b31a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe092b2de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe092b2de0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fe092233b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fe092233b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe092b2d40_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fe092b2d40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fe092b2d40_0;
    %ix/getv/s 4, v000001fe092b2d40_0;
    %load/vec4a v000001fe092b2de0, 4;
    %ix/getv/s 4, v000001fe092b2d40_0;
    %load/vec4a v000001fe092b2de0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fe092b2d40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe092b2d40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fe092219a0;
T_6 ;
    %wait E_000001fe09279d10;
    %load/vec4 v000001fe092b2ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fe092b16c0_0;
    %load/vec4 v000001fe092b3060_0;
    %add;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fe092b16c0_0;
    %load/vec4 v000001fe092b3060_0;
    %sub;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fe092b16c0_0;
    %load/vec4 v000001fe092b3060_0;
    %and;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fe092b16c0_0;
    %load/vec4 v000001fe092b3060_0;
    %or;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fe092b16c0_0;
    %load/vec4 v000001fe092b3060_0;
    %xor;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fe092b16c0_0;
    %load/vec4 v000001fe092b3060_0;
    %or;
    %inv;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fe092b16c0_0;
    %load/vec4 v000001fe092b3060_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fe092b3060_0;
    %load/vec4 v000001fe092b16c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fe092b16c0_0;
    %ix/getv 4, v000001fe092b3060_0;
    %shiftl 4;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fe092b16c0_0;
    %ix/getv 4, v000001fe092b3060_0;
    %shiftr 4;
    %assign/vec4 v000001fe092b1e40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fe092f1c20;
T_7 ;
    %wait E_000001fe09279a10;
    %load/vec4 v000001fe092b1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fe092b3380_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fe092b2340, 4;
    %assign/vec4 v000001fe092b1d00_0, 0;
T_7.0 ;
    %load/vec4 v000001fe092b2020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fe092b1760_0;
    %ix/getv 3, v000001fe092b3380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe092b2340, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fe092f1c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe092b3420_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fe092b3420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fe092b3420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe092b2340, 0, 4;
    %load/vec4 v000001fe092b3420_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe092b3420_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe092b2340, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001fe092f1c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe092b3420_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fe092b3420_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fe092b3420_0;
    %load/vec4a v000001fe092b2340, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001fe092b3420_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fe092b3420_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe092b3420_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fe09290df0;
T_10 ;
    %wait E_000001fe09279e10;
    %load/vec4 v000001fe092b8870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fe092b8f50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fe092b8f50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fe092b8f50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fe0927a610;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fe092b7650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fe092b82d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fe0927a610;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fe092b7650_0;
    %inv;
    %assign/vec4 v000001fe092b7650_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fe0927a610;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fe092b82d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fe092b82d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001fe092b76f0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
