
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.00000000000000000000;
2.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_12_1";
mvm_20_20_12_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_12_1' with
	the parameters "20,20,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b12_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "1,20,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "12,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 620 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b12_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b12_g1'
  Processing 'mvm_20_20_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  132182.0      0.67     120.2    1621.2                          
    0:00:23  132182.0      0.67     120.2    1621.2                          
    0:00:23  132517.2      0.67     120.2    1621.2                          
    0:00:23  132844.4      0.67     120.2    1621.2                          
    0:00:23  133171.6      0.67     120.2    1621.2                          
    0:00:23  133498.7      0.67     120.2    1621.2                          
    0:00:34  135239.7      0.43      75.0       0.0                          
    0:00:34  135223.8      0.43      75.0       0.0                          
    0:00:34  135223.8      0.43      75.0       0.0                          
    0:00:35  135224.3      0.43      75.0       0.0                          
    0:00:35  135224.3      0.43      75.0       0.0                          
    0:00:48  110980.0      0.82      77.3       0.0                          
    0:00:49  110948.6      0.45      65.5       0.0                          
    0:00:54  110952.9      0.43      64.3       0.0                          
    0:00:55  110962.4      0.43      63.7       0.0                          
    0:00:55  110972.3      0.43      62.8       0.0                          
    0:00:56  110984.8      0.42      61.2       0.0                          
    0:00:56  111000.2      0.40      60.2       0.0                          
    0:00:57  111011.4      0.40      59.4       0.0                          
    0:00:58  111018.6      0.38      57.9       0.0                          
    0:00:58  111032.7      0.37      56.6       0.0                          
    0:00:58  111047.3      0.37      54.7       0.0                          
    0:00:59  111058.5      0.37      52.9       0.0                          
    0:00:59  111068.6      0.36      51.3       0.0                          
    0:00:59  110940.6      0.36      51.3       0.0                          
    0:00:59  110940.6      0.36      51.3       0.0                          
    0:01:00  110940.6      0.36      51.3       0.0                          
    0:01:00  110940.6      0.36      51.3       0.0                          
    0:01:00  110940.6      0.36      51.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:00  110940.6      0.36      51.3       0.0                          
    0:01:00  110953.4      0.35      50.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:01:00  110967.2      0.34      50.5       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:00  110990.9      0.34      49.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:00  111007.7      0.34      49.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:00  111018.0      0.33      49.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:00  111034.0      0.33      48.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:00  111046.2      0.33      48.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:00  111052.3      0.32      48.6       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:00  111074.4      0.32      48.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:01  111093.0      0.32      47.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:01  111113.3      0.31      47.4       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:01  111130.0      0.31      47.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:01  111142.8      0.30      47.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:01  111144.1      0.30      47.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:01  111157.1      0.30      46.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:01:01  111169.1      0.30      46.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:01  111176.3      0.30      46.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:01  111187.2      0.29      46.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:01:01  111197.8      0.29      46.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:01  111208.7      0.29      45.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:01  111215.7      0.29      45.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:01  111238.0      0.28      45.3      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  111292.3      0.28      44.6     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  111346.5      0.28      43.8     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  111360.9      0.28      43.7     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111367.0      0.28      43.5     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111373.1      0.28      43.4     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:02  111380.6      0.28      43.3     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111392.3      0.28      43.1     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111411.7      0.28      42.8     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:02  111430.9      0.27      42.6     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111447.6      0.27      42.4     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111463.6      0.27      41.9     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  111492.8      0.27      40.9     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  111522.1      0.27      39.9     242.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  111540.7      0.27      39.7     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:02  111554.0      0.27      39.3     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111558.8      0.27      39.2     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111568.1      0.27      39.1     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111576.1      0.27      38.9     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111592.9      0.27      38.7     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111609.3      0.26      38.6     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111647.6      0.26      38.0     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  111691.5      0.26      37.6     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111702.7      0.25      37.4     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111714.7      0.25      37.2     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111743.4      0.25      36.3     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  111772.1      0.25      35.4     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  111790.2      0.25      35.0     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111797.9      0.25      34.9     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111815.8      0.25      34.7     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111822.1      0.25      34.6     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111836.0      0.25      34.5     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111851.7      0.24      34.3     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111872.7      0.24      34.1     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111894.5      0.24      33.9     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  111915.8      0.24      33.6     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:04  111927.2      0.23      33.4     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111940.5      0.23      33.2     435.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  111953.8      0.23      32.9     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  111959.4      0.23      32.9     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111970.3      0.23      32.7     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111983.3      0.23      32.6     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111990.8      0.23      32.5     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:04  112029.6      0.23      31.5     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:04  112060.7      0.23      31.3     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:04  112075.4      0.23      31.0     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  112091.3      0.23      30.8     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  112093.7      0.22      30.7     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:04  112107.0      0.22      30.5     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:04  112127.2      0.22      30.1     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  112147.2      0.22      29.8     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112153.6      0.22      29.7     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112166.6      0.22      29.3     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112176.7      0.22      29.2     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112191.4      0.22      28.9     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112206.0      0.22      28.7     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  112211.3      0.22      28.7     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112232.8      0.22      28.5     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112251.7      0.21      28.2     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112266.1      0.21      28.0     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112285.0      0.21      27.8     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:05  112299.1      0.21      27.6     484.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  112307.1      0.21      27.5     484.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  112314.0      0.21      27.4     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  112315.3      0.21      27.4     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112324.1      0.21      27.3     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112331.5      0.21      27.1     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112339.0      0.21      26.9     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112348.8      0.20      26.7     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:06  112360.5      0.20      26.5     484.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112365.3      0.20      26.4     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:06  112381.8      0.20      26.1     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:06  112393.2      0.20      25.8     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112407.6      0.20      25.4     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112412.9      0.20      25.3     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:06  112418.8      0.20      25.3     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:06  112422.2      0.19      25.2     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112445.1      0.19      24.8     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112451.5      0.19      24.8     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:06  112460.0      0.19      24.7     484.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112468.0      0.19      24.6     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112479.4      0.19      24.5     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112488.2      0.19      24.4     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112499.6      0.19      24.1     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112507.1      0.19      24.1     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:07  112528.4      0.19      23.5     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  112541.4      0.19      23.2     484.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  112553.9      0.19      22.9     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  112566.1      0.19      22.8     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112581.3      0.19      22.6     484.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  112599.9      0.19      22.2     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112603.7      0.18      22.2     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112609.5      0.18      22.1     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112609.8      0.18      22.1     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112611.1      0.18      22.0     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112622.3      0.18      21.9     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112625.7      0.18      21.9     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  112641.2      0.18      21.7     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112644.1      0.18      21.6     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:08  112662.7      0.18      21.2     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112665.1      0.18      21.2     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:08  112675.5      0.18      21.0     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112678.7      0.18      20.9     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112691.2      0.18      20.6     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  112692.0      0.18      20.6     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112711.1      0.17      20.3     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112711.1      0.17      20.3     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112711.4      0.17      20.3     484.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  112717.5      0.17      20.2     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112718.6      0.17      20.2     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112723.4      0.17      20.0     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112732.4      0.17      19.9     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112743.6      0.17      19.7     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112748.4      0.17      19.7     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112764.0      0.17      19.4     484.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  112772.6      0.17      19.3     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112779.2      0.17      19.2     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112798.6      0.17      18.9     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112817.8      0.17      18.5     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  112825.5      0.17      18.4     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:09  112834.3      0.17      18.4     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112842.8      0.17      18.3     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112857.1      0.16      18.1     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112857.9      0.16      18.1     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112869.7      0.16      18.0     484.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  112879.8      0.16      17.9     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112889.1      0.16      17.7     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112893.3      0.16      17.7     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112913.5      0.16      17.3     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112922.6      0.16      17.2     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112934.0      0.16      16.9     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112935.6      0.15      16.9     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112938.5      0.15      16.8     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112939.3      0.15      16.8     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112945.2      0.15      16.8     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112956.1      0.15      16.7     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112967.0      0.15      16.5     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112981.6      0.15      16.3     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:10  113000.3      0.15      16.1     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:10  113011.7      0.15      16.0     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:10  113011.7      0.15      16.0     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:10  113011.7      0.15      16.0     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:10  113018.9      0.15      15.8     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:10  113022.1      0.15      15.8     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113039.9      0.14      15.5     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113047.3      0.14      15.4     484.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  113059.8      0.14      15.3     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113064.6      0.14      15.2     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113078.7      0.14      15.1     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113093.1      0.14      14.9     484.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  113093.4      0.14      14.9     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113095.8      0.14      14.8     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:11  113097.9      0.14      14.8     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113110.9      0.14      14.7     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113116.8      0.14      14.6     484.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  113121.3      0.14      14.5     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  113123.1      0.14      14.5     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113135.1      0.14      14.3     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113140.4      0.13      14.2     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:11  113142.6      0.13      14.2     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113147.6      0.13      14.1     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113154.8      0.13      14.0     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  113163.8      0.13      13.9     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113187.8      0.13      13.5     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  113189.1      0.13      13.5     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113190.4      0.13      13.4     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113193.1      0.13      13.4     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113202.4      0.13      13.2     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113209.9      0.13      13.1     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113212.5      0.13      13.1     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113212.5      0.13      13.1     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113220.0      0.13      13.0     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113221.0      0.13      13.0     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113231.4      0.13      12.9     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  113230.9      0.13      12.9     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113242.6      0.13      12.7     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  113247.4      0.13      12.7     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113247.6      0.12      12.7     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113247.1      0.12      12.7     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113247.1      0.12      12.6     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113253.2      0.12      12.6     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113259.9      0.12      12.5     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  113262.8      0.12      12.4     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113264.7      0.12      12.4     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113270.5      0.12      12.4     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113276.4      0.12      12.3     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113276.9      0.12      12.3     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113276.9      0.12      12.3     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113276.9      0.12      12.3     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113290.2      0.12      12.2     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113290.2      0.12      12.2     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113293.4      0.12      12.2     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  113308.6      0.12      12.0     484.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  113308.6      0.12      12.0     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113325.3      0.12      11.8     484.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  113335.2      0.12      11.8     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113349.5      0.12      11.5     484.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  113357.2      0.12      11.4     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113358.6      0.12      11.4     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113358.6      0.12      11.3     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113361.8      0.12      11.3     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113379.6      0.12      11.2     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113390.7      0.12      11.0     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113391.3      0.12      11.0     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113399.5      0.11      10.9     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113405.6      0.11      10.9     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113410.4      0.11      10.8     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113416.5      0.11      10.8     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:15  113423.7      0.11      10.7     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113430.4      0.11      10.6     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113440.8      0.11      10.5     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113447.9      0.10      10.4     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113452.5      0.10      10.3     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113455.9      0.10      10.3     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113464.4      0.10      10.2     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113476.7      0.10      10.0     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  113479.6      0.10      10.0     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113481.5      0.10      10.0     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113493.4      0.10       9.8     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113499.0      0.10       9.7     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113509.4      0.10       9.6     484.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  113516.0      0.10       9.6     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  113524.0      0.10       9.5     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113538.4      0.10       9.3     484.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  113548.0      0.09       9.2     484.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  113550.3      0.09       9.2     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113559.4      0.09       9.1     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113566.3      0.09       9.0     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113574.0      0.09       8.9     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113578.0      0.09       8.9     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113586.8      0.09       8.7     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113595.6      0.09       8.7     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  113603.5      0.09       8.5     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  113610.5      0.09       8.4     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113616.6      0.09       8.4     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:17  113628.0      0.09       8.4     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:17  113636.3      0.09       8.3     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  113642.6      0.09       8.2     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113652.0      0.09       8.1     508.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  113662.6      0.09       8.1     508.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  113666.6      0.09       8.0     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113675.6      0.08       7.9     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113683.9      0.08       7.8     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113692.1      0.08       7.7     508.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113696.1      0.08       7.6     508.6 path/path/path/genblk1.add_in_reg[23]/D
    0:01:17  113700.6      0.08       7.6     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113710.5      0.08       7.5     508.6 path/path/path/genblk1.add_in_reg[23]/D
    0:01:17  113718.7      0.08       7.4     508.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113731.5      0.08       7.4     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113740.5      0.08       7.3     508.6 path/path/path/genblk1.add_in_reg[23]/D
    0:01:18  113752.5      0.08       7.2     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113768.2      0.08       7.0     508.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113775.6      0.08       6.9     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113783.4      0.08       6.8     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113803.3      0.08       6.7     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113811.3      0.07       6.6     508.6 path/path/path/genblk1.add_in_reg[23]/D
    0:01:18  113817.7      0.07       6.5     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113823.3      0.07       6.5     508.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113828.8      0.07       6.5     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113836.0      0.07       6.4     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113839.8      0.07       6.3     508.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113847.5      0.07       6.2     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113850.1      0.07       6.2     508.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113853.6      0.07       6.1     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113858.1      0.07       6.1     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113868.5      0.07       6.0     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113877.0      0.07       5.9     508.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113885.2      0.07       6.0     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113896.7      0.07       5.8     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113904.9      0.07       5.8     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113912.9      0.07       5.7     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113916.4      0.06       5.7     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113920.4      0.06       5.6     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113924.9      0.06       5.5     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113939.5      0.06       5.5     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113951.5      0.06       5.3     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113960.0      0.06       5.3     508.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113969.0      0.06       5.1     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113975.9      0.06       5.1     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113977.0      0.06       5.0     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113982.9      0.06       5.0     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113989.0      0.06       4.9     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113994.3      0.06       4.8     508.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  114004.7      0.06       4.8     508.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  114016.1      0.06       4.7     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114025.7      0.05       4.6     508.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  114033.9      0.05       4.5     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114036.3      0.05       4.5     508.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114044.0      0.05       4.4     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114048.0      0.05       4.4     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114053.4      0.05       4.3     508.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  114058.1      0.05       4.2     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114065.9      0.05       4.2     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114072.8      0.05       4.2     508.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114078.1      0.05       4.2     508.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  114083.9      0.05       4.0     508.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  114087.7      0.05       4.0     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114093.3      0.05       3.9     508.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  114101.0      0.05       3.9     508.6 path/path/path/genblk1.add_in_reg[23]/D
    0:01:20  114110.3      0.05       3.8     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  114116.7      0.05       3.8     508.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  114126.5      0.05       3.7     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114130.5      0.05       3.7     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:20  114139.0      0.05       3.6     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114144.1      0.04       3.5     508.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  114150.7      0.04       3.5     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  114157.9      0.04       3.4     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114164.0      0.04       3.3     508.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  114168.8      0.04       3.3     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114170.9      0.04       3.3     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114177.3      0.04       3.3     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114181.3      0.04       3.2     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  114186.6      0.04       3.2     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114192.2      0.04       3.1     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114194.3      0.04       3.0     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114202.0      0.04       3.0     508.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  114207.4      0.04       2.9     508.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  114211.4      0.04       2.9     508.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  114214.8      0.04       2.8     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  114220.9      0.04       2.7     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114221.7      0.04       2.7     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114223.9      0.04       2.7     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:21  114229.2      0.04       2.7     508.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  114230.8      0.04       2.7     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114231.8      0.04       2.7     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114234.2      0.04       2.6     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114239.8      0.04       2.6     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114240.1      0.04       2.6     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114242.5      0.04       2.6     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114244.1      0.04       2.5     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114244.1      0.04       2.5     508.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  114247.8      0.04       2.5     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114248.6      0.04       2.5     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  114251.8      0.03       2.5     508.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  114255.0      0.03       2.5     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114256.8      0.03       2.4     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114260.3      0.03       2.4     508.6 path/path/path/genblk1.add_in_reg[23]/D
    0:01:22  114261.9      0.03       2.4     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114263.5      0.03       2.4     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114266.7      0.03       2.4     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114268.0      0.03       2.4     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:22  114268.0      0.03       2.4     508.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  114271.5      0.03       2.3     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:23  114274.1      0.03       2.3     508.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  114276.8      0.03       2.3     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:23  114278.4      0.03       2.2     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  114290.6      0.03       2.2     532.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  114292.2      0.03       2.2     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  114296.5      0.03       2.2     532.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  114299.1      0.03       2.2     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:23  114300.2      0.03       2.1     532.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  114299.7      0.03       2.1     532.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  114300.7      0.03       2.1     532.8                          
    0:01:25  111714.9      0.03       2.1     532.8                          
    0:01:25  111724.5      0.03       2.1     532.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:25  111724.5      0.03       2.1     532.8                          
    0:01:25  111638.1      0.03       2.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:25  111641.0      0.03       2.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:25  111641.5      0.03       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:25  111648.7      0.03       2.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:25  111648.7      0.03       2.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111648.7      0.03       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:26  111649.5      0.03       2.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:26  111651.4      0.03       2.0       0.0                          
    0:01:26  111651.6      0.03       2.0       0.0                          
    0:01:26  111651.6      0.03       2.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:26  111651.6      0.03       2.0       0.0                          
    0:01:26  111651.6      0.03       2.0       0.0                          
    0:01:30  109703.2      0.03       2.0       0.0                          
    0:01:31  108665.0      0.03       2.0       0.0                          
    0:01:31  108650.1      0.03       2.0       0.0                          
    0:01:31  108637.9      0.03       2.0       0.0                          
    0:01:31  108625.6      0.03       2.0       0.0                          
    0:01:32  108613.9      0.03       2.0       0.0                          
    0:01:32  108602.2      0.03       2.0       0.0                          
    0:01:32  108590.5      0.03       2.0       0.0                          
    0:01:32  108579.3      0.03       2.0       0.0                          
    0:01:32  108568.2      0.03       2.0       0.0                          
    0:01:32  108568.2      0.03       2.0       0.0                          
    0:01:33  108568.7      0.03       2.0       0.0                          
    0:01:33  108508.0      0.03       2.1       0.0                          
    0:01:33  108508.0      0.03       2.1       0.0                          
    0:01:33  108508.0      0.03       2.1       0.0                          
    0:01:34  108508.0      0.03       2.1       0.0                          
    0:01:34  108508.0      0.03       2.1       0.0                          
    0:01:34  108508.0      0.03       2.1       0.0                          
    0:01:34  108508.3      0.03       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:34  108513.9      0.03       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:34  108566.8      0.03       1.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  108578.0      0.03       1.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  108583.1      0.03       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:34  108591.8      0.03       1.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  108595.6      0.03       1.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  108597.4      0.03       1.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:35  108604.3      0.03       1.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  108616.0      0.03       1.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  108625.1      0.03       1.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  108628.3      0.03       1.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:35  108628.3      0.03       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:35  108640.3      0.02       1.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  108650.1      0.02       1.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  108649.3      0.02       1.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:35  108653.8      0.02       1.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  108655.7      0.02       1.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:35  108658.6      0.02       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:35  108660.2      0.02       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:35  108666.6      0.02       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108668.4      0.02       1.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108667.9      0.02       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108672.4      0.02       1.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108673.5      0.02       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:36  108673.8      0.02       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108674.3      0.02       1.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:36  108678.3      0.02       0.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  108678.3      0.02       0.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108681.2      0.02       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108690.0      0.02       0.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  108693.2      0.02       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108698.0      0.02       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108698.8      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108702.5      0.02       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108707.5      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108707.5      0.02       0.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  108708.9      0.02       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108708.9      0.02       0.8       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:37  108708.9      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108709.9      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108709.4      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108712.3      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108713.9      0.02       0.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108716.3      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:37  108721.4      0.02       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108723.5      0.02       0.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108724.3      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108724.6      0.02       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108729.9      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108733.1      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:38  108735.2      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108739.2      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108740.0      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108740.5      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108740.5      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108742.9      0.02       0.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  108742.9      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108705.2      0.02       0.6       0.0                          
    0:01:41  108603.0      0.02       0.6       0.0                          
    0:01:41  108574.0      0.02       0.6       0.0                          
    0:01:42  108432.8      0.02       0.6       0.0                          
    0:01:42  108280.4      0.02       0.6       0.0                          
    0:01:42  108127.9      0.02       0.6       0.0                          
    0:01:43  107974.7      0.02       0.6       0.0                          
    0:01:43  107822.3      0.02       0.6       0.0                          
    0:01:43  107782.1      0.02       0.6       0.0                          
    0:01:43  107776.8      0.02       0.6       0.0                          
    0:01:43  107771.8      0.02       0.6       0.0                          
    0:01:44  107767.0      0.02       0.6       0.0                          
    0:01:44  107760.3      0.02       0.6       0.0                          
    0:01:44  107751.8      0.02       0.6       0.0                          
    0:01:44  107731.1      0.02       0.6       0.0                          
    0:01:45  107725.5      0.02       0.6       0.0                          
    0:01:46  107705.5      0.02       0.6       0.0                          
    0:01:46  107701.8      0.02       0.6       0.0                          
    0:01:47  107698.1      0.02       0.6       0.0                          
    0:01:48  107697.3      0.02       0.6       0.0                          
    0:01:48  107668.0      0.02       0.7       0.0                          
    0:01:48  107667.8      0.02       0.7       0.0                          
    0:01:48  107667.8      0.02       0.7       0.0                          
    0:01:48  107667.8      0.02       0.7       0.0                          
    0:01:48  107667.8      0.02       0.7       0.0                          
    0:01:48  107667.8      0.02       0.7       0.0                          
    0:01:48  107667.8      0.02       0.7       0.0                          
    0:01:48  107671.7      0.02       0.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:48  107676.8      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:48  107694.4      0.01       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:49  107694.4      0.01       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:49  107697.5      0.01       0.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:49  107698.1      0.01       0.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:49  107700.2      0.01       0.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/Vec_x_Mem/Mem/reset': 1195 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 13448 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 20:22:21 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              45088.862354
Buf/Inv area:                     2488.429995
Noncombinational area:           62611.343820
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                107700.206175
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 20:22:26 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  36.6117 mW   (93%)
  Net Switching Power  =   2.7090 mW    (7%)
                         ---------
Total Dynamic Power    =  39.3207 mW  (100%)

Cell Leakage Power     =   2.2515 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.5512e+04          492.0288        1.0614e+06        3.7065e+04  (  89.16%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0998e+03        2.2170e+03        1.1901e+06        4.5069e+03  (  10.84%)
--------------------------------------------------------------------------------------------------
Total          3.6612e+04 uW     2.7090e+03 uW     2.2515e+06 nW     4.1572e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 20:22:26 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[11].path/path/genblk1.add_in_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out[1] (memory_b12_SIZE20_LOGSIZE5_18)
                                                          0.00       0.21 f
  path/genblk1[11].path/Mat_a_Mem/data_out[1] (seqMemory_b12_SIZE20_18)
                                                          0.00       0.21 f
  path/genblk1[11].path/path/in0[1] (mac_b12_g1_9)        0.00       0.21 f
  path/genblk1[11].path/path/mult_21/a[1] (mac_b12_g1_9_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[11].path/path/mult_21/U344/ZN (INV_X1)     0.05       0.26 r
  path/genblk1[11].path/path/mult_21/U319/Z (XOR2_X1)     0.09       0.36 r
  path/genblk1[11].path/path/mult_21/U605/ZN (OAI22_X1)
                                                          0.05       0.40 f
  path/genblk1[11].path/path/mult_21/U81/S (HA_X1)        0.08       0.48 f
  path/genblk1[11].path/path/mult_21/U548/ZN (NAND2_X1)
                                                          0.04       0.53 r
  path/genblk1[11].path/path/mult_21/U549/ZN (NAND3_X1)
                                                          0.04       0.57 f
  path/genblk1[11].path/path/mult_21/U553/ZN (NAND2_X1)
                                                          0.04       0.60 r
  path/genblk1[11].path/path/mult_21/U555/ZN (NAND3_X1)
                                                          0.04       0.65 f
  path/genblk1[11].path/path/mult_21/U455/ZN (NAND2_X1)
                                                          0.03       0.68 r
  path/genblk1[11].path/path/mult_21/U426/ZN (NAND3_X1)
                                                          0.03       0.71 f
  path/genblk1[11].path/path/mult_21/U433/ZN (NAND2_X1)
                                                          0.03       0.75 r
  path/genblk1[11].path/path/mult_21/U435/ZN (NAND3_X1)
                                                          0.04       0.78 f
  path/genblk1[11].path/path/mult_21/U527/ZN (NAND2_X1)
                                                          0.04       0.82 r
  path/genblk1[11].path/path/mult_21/U529/ZN (NAND3_X1)
                                                          0.04       0.86 f
  path/genblk1[11].path/path/mult_21/U541/ZN (NAND2_X1)
                                                          0.04       0.89 r
  path/genblk1[11].path/path/mult_21/U543/ZN (NAND3_X1)
                                                          0.04       0.93 f
  path/genblk1[11].path/path/mult_21/U534/ZN (NAND2_X1)
                                                          0.04       0.97 r
  path/genblk1[11].path/path/mult_21/U536/ZN (NAND3_X1)
                                                          0.04       1.00 f
  path/genblk1[11].path/path/mult_21/U463/ZN (NAND2_X1)
                                                          0.04       1.04 r
  path/genblk1[11].path/path/mult_21/U429/ZN (NAND3_X1)
                                                          0.04       1.08 f
  path/genblk1[11].path/path/mult_21/U353/ZN (NAND2_X1)
                                                          0.04       1.12 r
  path/genblk1[11].path/path/mult_21/U373/ZN (NAND3_X1)
                                                          0.03       1.15 f
  path/genblk1[11].path/path/mult_21/U385/ZN (NAND2_X1)
                                                          0.03       1.18 r
  path/genblk1[11].path/path/mult_21/U388/ZN (NAND3_X1)
                                                          0.04       1.22 f
  path/genblk1[11].path/path/mult_21/U324/ZN (NAND2_X1)
                                                          0.04       1.26 r
  path/genblk1[11].path/path/mult_21/U326/ZN (NAND3_X1)
                                                          0.04       1.30 f
  path/genblk1[11].path/path/mult_21/U402/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[11].path/path/mult_21/U404/ZN (NAND3_X1)
                                                          0.04       1.38 f
  path/genblk1[11].path/path/mult_21/U417/ZN (NAND2_X1)
                                                          0.04       1.42 r
  path/genblk1[11].path/path/mult_21/U410/ZN (NAND3_X1)
                                                          0.04       1.46 f
  path/genblk1[11].path/path/mult_21/U515/ZN (NAND2_X1)
                                                          0.04       1.49 r
  path/genblk1[11].path/path/mult_21/U517/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[11].path/path/mult_21/U355/ZN (NAND2_X1)
                                                          0.03       1.57 r
  path/genblk1[11].path/path/mult_21/U423/ZN (NAND3_X1)
                                                          0.04       1.60 f
  path/genblk1[11].path/path/mult_21/U438/ZN (NAND2_X1)
                                                          0.04       1.64 r
  path/genblk1[11].path/path/mult_21/U441/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[11].path/path/mult_21/U500/ZN (NAND2_X1)
                                                          0.04       1.71 r
  path/genblk1[11].path/path/mult_21/U502/ZN (NAND3_X1)
                                                          0.04       1.75 f
  path/genblk1[11].path/path/mult_21/U506/ZN (NAND2_X1)
                                                          0.04       1.78 r
  path/genblk1[11].path/path/mult_21/U508/ZN (NAND3_X1)
                                                          0.04       1.82 f
  path/genblk1[11].path/path/mult_21/U563/ZN (NAND2_X1)
                                                          0.04       1.86 r
  path/genblk1[11].path/path/mult_21/U565/ZN (NAND3_X1)
                                                          0.04       1.90 f
  path/genblk1[11].path/path/mult_21/U567/ZN (NAND2_X1)
                                                          0.03       1.93 r
  path/genblk1[11].path/path/mult_21/U480/ZN (AND3_X1)
                                                          0.05       1.97 r
  path/genblk1[11].path/path/mult_21/product[23] (mac_b12_g1_9_DW_mult_tc_0)
                                                          0.00       1.97 r
  path/genblk1[11].path/path/genblk1.add_in_reg[23]/D (DFF_X2)
                                                          0.01       1.98 r
  data arrival time                                                  1.98

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  path/genblk1[11].path/path/genblk1.add_in_reg[23]/CK (DFF_X2)
                                                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
