import{_ as t,c as a,al as o,o as r}from"./chunks/framework.NFAqBSgQ.js";const u=JSON.parse('{"title":"IMX95LPD5EVK-19","description":"","frontmatter":{},"headers":[],"relativePath":"en/platforms/arm/imx9/boards/imx95-evk/index.md","filePath":"en/platforms/arm/imx9/boards/imx95-evk/index.md"}'),n={name:"en/platforms/arm/imx9/boards/imx95-evk/index.md"};function i(s,e,l,h,c,d){return r(),a("div",null,e[0]||(e[0]=[o(`<h1 id="imx95lpd5evk-19" tabindex="-1">IMX95LPD5EVK-19 <a class="header-anchor" href="#imx95lpd5evk-19" aria-label="Permalink to &quot;IMX95LPD5EVK-19&quot;">​</a></h1><p>The IMX95LPD5EVK-19 board is a platform designed to show the most commonly used features of the <a href="https://www.nxp.com/products/iMX95" target="_blank" rel="noreferrer">i.MX 95 automotive applications processor</a> .</p><h2 id="features" tabindex="-1">Features <a class="header-anchor" href="#features" aria-label="Permalink to &quot;Features&quot;">​</a></h2><ul><li></li></ul><pre><code>Multicore Processing[^1]

:   -   1x Arm Cortex-M7
    -   6x Arm Cortex-A55 multicore complex
    -   1x Arm Cortex-M33
</code></pre><ul><li></li></ul><pre><code>Memory

:   -   

        On-Chip Memory

        :   -   1376kB SRAM (ECC)

    -   

        External Memory

        :   -   Up to 6.4GT/s x32 LPDDR5/LPDDR4X (with Inline ECC &amp;
                Inline Encryption)
            -   1x Octal SPI, including support for SPI NOR and SPI
                NAND memories
</code></pre><ul><li></li></ul><pre><code>Connectivity

:   -   CAN FD
    -   UART/USART/Profibus, I²C, SPI
    -   Messaging Units (MU) to support IPC between heterogeneous
        cores
</code></pre><h2 id="serial-console" tabindex="-1">Serial Console <a class="header-anchor" href="#serial-console" aria-label="Permalink to &quot;Serial Console&quot;">​</a></h2><p>The IMX95LPD5EVK-19 board features a high-speed USB-to-UART/MPSSE device, FT4232H (U70) that provides a debug interface for the i.MX95 processor through the USB type-C connector (J31). The device acts as a bridge to enable communication between the target processor and the host computer, which connects to the USB connector (J31) through a USB cable.</p><p>Channel A is used as UART port to provide USB-to-UART option for debugging the Arm Cortex-M7 core of the i.MX 95 processor (default option).</p><h2 id="j-link-external-debug-probe" tabindex="-1">J-Link External Debug Probe <a class="header-anchor" href="#j-link-external-debug-probe" aria-label="Permalink to &quot;J-Link External Debug Probe&quot;">​</a></h2><p>The IMX95LPD5EVK-19 board provides a 2x5-pin Samtec FTSH-105-01-L-DV-K header (J30) for connecting a JTAG debugger (external JTAG) for debugging the i.MX95 processor. The FT4234H JTAG provides the remote debug option for the i.MX95 processor.</p><h2 id="firmware-location" tabindex="-1">Firmware location <a class="header-anchor" href="#firmware-location" aria-label="Permalink to &quot;Firmware location&quot;">​</a></h2><h3 id="instruction-tightly-coupled-memory-itcm" tabindex="-1">Instruction Tightly Coupled Memory (ITCM) <a class="header-anchor" href="#instruction-tightly-coupled-memory-itcm" aria-label="Permalink to &quot;Instruction Tightly Coupled Memory (ITCM)&quot;">​</a></h3><p>The purpose of the Tightly-Coupled Memory (TCM) is to provide low-latency memory that the processor can use without the unpredictability that is a feature of caches. By default the firmware will be located in this area (256K).</p><h3 id="ddr" tabindex="-1">DDR <a class="header-anchor" href="#ddr" aria-label="Permalink to &quot;DDR&quot;">​</a></h3><p>DDR memory can be used in case the code memory footprint becomes bigger than the ITCM size. Using this configuration implies that other cores should be aware of this. For the default sd-card image from the EVK, these adaptations are needed on the software running on the M33 and A55 cores.</p><blockquote><ul><li><a href="https://github.com/nxp-imx/imx-sm" target="_blank" rel="noreferrer">System Manager</a> (M33) should give the M7 access to the DDR region</li><li><a href="https://github.com/nxp-imx/linux-imx" target="_blank" rel="noreferrer">linux-imx</a> (A55) should reserve the DDR region by specifying it in the device tree so linux won&#39;t make use of it</li></ul></blockquote><h2 id="configurations" tabindex="-1">Configurations <a class="header-anchor" href="#configurations" aria-label="Permalink to &quot;Configurations&quot;">​</a></h2><p>All the configurations can be used in combination with the default sd-card image that is shipped with the EVK.</p><h3 id="nsh" tabindex="-1">nsh <a class="header-anchor" href="#nsh" aria-label="Permalink to &quot;nsh&quot;">​</a></h3><p>Configures the NuttShell (nsh) located at examples/nsh. This NSH configuration is focused on low level, command-line driver testing. Built-in applications are supported, but none are enabled. This configuration does not support a network.</p><h3 id="can" tabindex="-1">can <a class="header-anchor" href="#can" aria-label="Permalink to &quot;can&quot;">​</a></h3><p>Configures the NuttShell (nsh) and also adds CAN support. CAN1 is enabled and can be accessed at J17 on the EVK. Make sure that SW9[3] (PDM_CAN_SEL) is set to ON. The configuration includes CAN utilities as candump and cansend.</p><p>Note</p><p><a href="https://github.com/nxp-imx/imx-sm" target="_blank" rel="noreferrer">System Manager</a> (M33) should give the M7 access rights to the PIN_PDM_CLK (CAN1_TX) and PIN_PDM_BIT_STREAM0 (CAN1_RX) pins in the mx95evk.cfg.</p><p>Alternatively these can be set manually in the system manager&#39;s console:</p><div class="language- vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang"></span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>&gt; mm 0x443c01e0 0x6</span></span>
<span class="line"><span>&gt; mm 0x443c01e4 0x6</span></span></code></pre></div><h3 id="rpmsg" tabindex="-1">rpmsg <a class="header-anchor" href="#rpmsg" aria-label="Permalink to &quot;rpmsg&quot;">​</a></h3><p>This configuration is similar to nsh but in addition it offers the Remote Processing Messaging (RPMsg) service to enable heterogeneous inter-core communication. A virtual UART (CONFIG_RPMSG_UART) is made available on which an OS running on the A55 cores can connect. There is also an option to use the filesystem client feature in which a remote directory can be mounted to a local directory (CONFIG_FS_RPMSGFS).</p><p>Note</p><p><a href="https://github.com/nxp-imx/linux-imx" target="_blank" rel="noreferrer">linux-imx</a> (A55) needs the NuttX compatible rpmsg_tty and rpmsg_fs drivers. See <a href="https://www.mail-archive.com/dev@nuttx.apache.org/msg12112.html" target="_blank" rel="noreferrer">dev mailing list</a></p><p>[^1]: NuttX is currently supported exclusively on the Cortex-M7 core of the i.MX95</p>`,35)]))}const m=t(n,[["render",i]]);export{u as __pageData,m as default};
