$date
	Thu Nov 21 13:46:02 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder_tb $end
$var wire 1 ! C $end
$var reg 4 " A [3:0] $end
$var reg 1 # clkk $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 1 # clk $end
$var reg 12 % c [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 %
b10 $
1#
b10 "
0!
$end
#10000
0#
#20000
1#
#30000
0#
#40000
1#
#50000
0#
