Problem Statement:  Write a Verilog code to implement the AOI-32 gate and verify it with the timing diagram in Quartus.