

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Jan 16 14:52:06 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og9 
     1                           	processor	18F4450
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	bitbssCOMRAM,global,bit,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1,group=1
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Generated 25/07/2024 GMT
    18                           ; 
    19                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F4450 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000FE0                     bsr             equ	4064
    52   000FE9                     fsr0            equ	4073
    53   000FEA                     fsr0h           equ	4074
    54   000FE9                     fsr0l           equ	4073
    55   000FE1                     fsr1            equ	4065
    56   000FE2                     fsr1h           equ	4066
    57   000FE1                     fsr1l           equ	4065
    58   000FD9                     fsr2            equ	4057
    59   000FDA                     fsr2h           equ	4058
    60   000FD9                     fsr2l           equ	4057
    61   000FEF                     indf0           equ	4079
    62   000FE7                     indf1           equ	4071
    63   000FDF                     indf2           equ	4063
    64   000FF2                     intcon          equ	4082
    65   000000                     nvmcon          equ	0
    66   000FF9                     pcl             equ	4089
    67   000FFA                     pclath          equ	4090
    68   000FFB                     pclatu          equ	4091
    69   000FEB                     plusw0          equ	4075
    70   000FE3                     plusw1          equ	4067
    71   000FDB                     plusw2          equ	4059
    72   000FED                     postdec0        equ	4077
    73   000FE5                     postdec1        equ	4069
    74   000FDD                     postdec2        equ	4061
    75   000FEE                     postinc0        equ	4078
    76   000FE6                     postinc1        equ	4070
    77   000FDE                     postinc2        equ	4062
    78   000FEC                     preinc0         equ	4076
    79   000FE4                     preinc1         equ	4068
    80   000FDC                     preinc2         equ	4060
    81   000FF3                     prod            equ	4083
    82   000FF4                     prodh           equ	4084
    83   000FF3                     prodl           equ	4083
    84   000FD8                     status          equ	4056
    85   000FF5                     tablat          equ	4085
    86   000FF6                     tblptr          equ	4086
    87   000FF7                     tblptrh         equ	4087
    88   000FF6                     tblptrl         equ	4086
    89   000FF8                     tblptru         equ	4088
    90   000FFD                     tosl            equ	4093
    91   000FE8                     wreg            equ	4072
    92   000F66                     UFRM            equ	3942	;# 
    93   000F66                     UFRML           equ	3942	;# 
    94   000F67                     UFRMH           equ	3943	;# 
    95   000F68                     UIR             equ	3944	;# 
    96   000F69                     UIE             equ	3945	;# 
    97   000F6A                     UEIR            equ	3946	;# 
    98   000F6B                     UEIE            equ	3947	;# 
    99   000F6C                     USTAT           equ	3948	;# 
   100   000F6D                     UCON            equ	3949	;# 
   101   000F6E                     UADDR           equ	3950	;# 
   102   000F6F                     UCFG            equ	3951	;# 
   103   000F70                     UEP0            equ	3952	;# 
   104   000F71                     UEP1            equ	3953	;# 
   105   000F72                     UEP2            equ	3954	;# 
   106   000F73                     UEP3            equ	3955	;# 
   107   000F74                     UEP4            equ	3956	;# 
   108   000F75                     UEP5            equ	3957	;# 
   109   000F76                     UEP6            equ	3958	;# 
   110   000F77                     UEP7            equ	3959	;# 
   111   000F78                     UEP8            equ	3960	;# 
   112   000F79                     UEP9            equ	3961	;# 
   113   000F7A                     UEP10           equ	3962	;# 
   114   000F7B                     UEP11           equ	3963	;# 
   115   000F7C                     UEP12           equ	3964	;# 
   116   000F7D                     UEP13           equ	3965	;# 
   117   000F7E                     UEP14           equ	3966	;# 
   118   000F7F                     UEP15           equ	3967	;# 
   119   000F80                     PORTA           equ	3968	;# 
   120   000F81                     PORTB           equ	3969	;# 
   121   000F82                     PORTC           equ	3970	;# 
   122   000F83                     PORTD           equ	3971	;# 
   123   000F84                     PORTE           equ	3972	;# 
   124   000F89                     LATA            equ	3977	;# 
   125   000F8A                     LATB            equ	3978	;# 
   126   000F8B                     LATC            equ	3979	;# 
   127   000F8C                     LATD            equ	3980	;# 
   128   000F8D                     LATE            equ	3981	;# 
   129   000F92                     TRISA           equ	3986	;# 
   130   000F92                     DDRA            equ	3986	;# 
   131   000F93                     TRISB           equ	3987	;# 
   132   000F93                     DDRB            equ	3987	;# 
   133   000F94                     TRISC           equ	3988	;# 
   134   000F94                     DDRC            equ	3988	;# 
   135   000F95                     TRISD           equ	3989	;# 
   136   000F95                     DDRD            equ	3989	;# 
   137   000F96                     TRISE           equ	3990	;# 
   138   000F96                     DDRE            equ	3990	;# 
   139   000F9D                     PIE1            equ	3997	;# 
   140   000F9E                     PIR1            equ	3998	;# 
   141   000F9F                     IPR1            equ	3999	;# 
   142   000FA0                     PIE2            equ	4000	;# 
   143   000FA1                     PIR2            equ	4001	;# 
   144   000FA2                     IPR2            equ	4002	;# 
   145   000FA6                     EECON1          equ	4006	;# 
   146   000FA7                     EECON2          equ	4007	;# 
   147   000FAB                     RCSTA           equ	4011	;# 
   148   000FAB                     RCSTA1          equ	4011	;# 
   149   000FAC                     TXSTA           equ	4012	;# 
   150   000FAC                     TXSTA1          equ	4012	;# 
   151   000FAD                     TXREG           equ	4013	;# 
   152   000FAD                     TXREG1          equ	4013	;# 
   153   000FAE                     RCREG           equ	4014	;# 
   154   000FAE                     RCREG1          equ	4014	;# 
   155   000FAF                     SPBRG           equ	4015	;# 
   156   000FAF                     SPBRG1          equ	4015	;# 
   157   000FB0                     SPBRGH          equ	4016	;# 
   158   000FB8                     BAUDCON         equ	4024	;# 
   159   000FB8                     BAUDCTL         equ	4024	;# 
   160   000FBD                     CCP1CON         equ	4029	;# 
   161   000FBE                     CCPR1           equ	4030	;# 
   162   000FBE                     CCPR1L          equ	4030	;# 
   163   000FBF                     CCPR1H          equ	4031	;# 
   164   000FC0                     ADCON2          equ	4032	;# 
   165   000FC1                     ADCON1          equ	4033	;# 
   166   000FC2                     ADCON0          equ	4034	;# 
   167   000FC3                     ADRES           equ	4035	;# 
   168   000FC3                     ADRESL          equ	4035	;# 
   169   000FC4                     ADRESH          equ	4036	;# 
   170   000FCA                     T2CON           equ	4042	;# 
   171   000FCB                     PR2             equ	4043	;# 
   172   000FCB                     MEMCON          equ	4043	;# 
   173   000FCC                     TMR2            equ	4044	;# 
   174   000FCD                     T1CON           equ	4045	;# 
   175   000FCE                     TMR1            equ	4046	;# 
   176   000FCE                     TMR1L           equ	4046	;# 
   177   000FCF                     TMR1H           equ	4047	;# 
   178   000FD0                     RCON            equ	4048	;# 
   179   000FD1                     WDTCON          equ	4049	;# 
   180   000FD2                     HLVDCON         equ	4050	;# 
   181   000FD2                     LVDCON          equ	4050	;# 
   182   000FD3                     OSCCON          equ	4051	;# 
   183   000FD5                     T0CON           equ	4053	;# 
   184   000FD6                     TMR0            equ	4054	;# 
   185   000FD6                     TMR0L           equ	4054	;# 
   186   000FD7                     TMR0H           equ	4055	;# 
   187   000FD8                     STATUS          equ	4056	;# 
   188   000FD9                     FSR2            equ	4057	;# 
   189   000FD9                     FSR2L           equ	4057	;# 
   190   000FDA                     FSR2H           equ	4058	;# 
   191   000FDB                     PLUSW2          equ	4059	;# 
   192   000FDC                     PREINC2         equ	4060	;# 
   193   000FDD                     POSTDEC2        equ	4061	;# 
   194   000FDE                     POSTINC2        equ	4062	;# 
   195   000FDF                     INDF2           equ	4063	;# 
   196   000FE0                     BSR             equ	4064	;# 
   197   000FE1                     FSR1            equ	4065	;# 
   198   000FE1                     FSR1L           equ	4065	;# 
   199   000FE2                     FSR1H           equ	4066	;# 
   200   000FE3                     PLUSW1          equ	4067	;# 
   201   000FE4                     PREINC1         equ	4068	;# 
   202   000FE5                     POSTDEC1        equ	4069	;# 
   203   000FE6                     POSTINC1        equ	4070	;# 
   204   000FE7                     INDF1           equ	4071	;# 
   205   000FE8                     WREG            equ	4072	;# 
   206   000FE9                     FSR0            equ	4073	;# 
   207   000FE9                     FSR0L           equ	4073	;# 
   208   000FEA                     FSR0H           equ	4074	;# 
   209   000FEB                     PLUSW0          equ	4075	;# 
   210   000FEC                     PREINC0         equ	4076	;# 
   211   000FED                     POSTDEC0        equ	4077	;# 
   212   000FEE                     POSTINC0        equ	4078	;# 
   213   000FEF                     INDF0           equ	4079	;# 
   214   000FF0                     INTCON3         equ	4080	;# 
   215   000FF1                     INTCON2         equ	4081	;# 
   216   000FF2                     INTCON          equ	4082	;# 
   217   000FF3                     PROD            equ	4083	;# 
   218   000FF3                     PRODL           equ	4083	;# 
   219   000FF4                     PRODH           equ	4084	;# 
   220   000FF5                     TABLAT          equ	4085	;# 
   221   000FF6                     TBLPTR          equ	4086	;# 
   222   000FF6                     TBLPTRL         equ	4086	;# 
   223   000FF7                     TBLPTRH         equ	4087	;# 
   224   000FF8                     TBLPTRU         equ	4088	;# 
   225   000FF9                     PCLAT           equ	4089	;# 
   226   000FF9                     PC              equ	4089	;# 
   227   000FF9                     PCL             equ	4089	;# 
   228   000FFA                     PCLATH          equ	4090	;# 
   229   000FFB                     PCLATU          equ	4091	;# 
   230   000FFC                     STKPTR          equ	4092	;# 
   231   000FFD                     TOS             equ	4093	;# 
   232   000FFD                     TOSL            equ	4093	;# 
   233   000FFE                     TOSH            equ	4094	;# 
   234   000FFF                     TOSU            equ	4095	;# 
   235   007C60                     _LATD0          set	31840
   236   007CA8                     _TRISD0         set	31912
   237                           
   238                           ; #config settings
   239                           
   240                           	psect	cinit
   241   00057E                     __pcinit:
   242                           	callstack 0
   243   00057E                     start_initialization:
   244                           	callstack 0
   245   00057E                     __initialization:
   246                           	callstack 0
   247                           
   248                           ; Clear objects allocated to BITCOMRAM (1 bytes)
   249   00057E  6A28               	clrf	(__pbitbssCOMRAM/(0+8))& (0+255),c
   250                           
   251                           ; Clear objects allocated to COMRAM (32 bytes)
   252   000580  EE00  F001         	lfsr	0,__pbssCOMRAM
   253   000584  0E20               	movlw	32
   254   000586                     clear_0:
   255   000586  6AEE               	clrf	postinc0,c
   256   000588  06E8               	decf	wreg,f,c
   257   00058A  E1FD               	bnz	clear_0
   258   00058C                     end_of_initialization:
   259                           	callstack 0
   260   00058C                     __end_of__initialization:
   261                           	callstack 0
   262   00058C  0100               	movlb	0
   263   00058E  EF81  F002         	goto	_main	;jump to C main() function
   264                           
   265                           	psect	bitbssCOMRAM
   266   000140                     __pbitbssCOMRAM:
   267                           	callstack 0
   268   000140                     _f:
   269                           	callstack 0
   270   000140                     	ds	1
   271                           
   272                           	psect	bssCOMRAM
   273   000001                     __pbssCOMRAM:
   274                           	callstack 0
   275   000001                     _B:
   276                           	callstack 0
   277   000001                     	ds	12
   278   00000D                     _c:
   279                           	callstack 0
   280   00000D                     	ds	4
   281   000011                     _A:
   282                           	callstack 0
   283   000011                     	ds	3
   284   000014                     _e:
   285                           	callstack 0
   286   000014                     	ds	3
   287   000017                     _d:
   288                           	callstack 0
   289   000017                     	ds	3
   290   00001A                     _h:
   291                           	callstack 0
   292   00001A                     	ds	2
   293   00001C                     _g:
   294                           	callstack 0
   295   00001C                     	ds	2
   296   00001E                     _a:
   297                           	callstack 0
   298   00001E                     	ds	2
   299   000020                     _b:
   300                           	callstack 0
   301   000020                     	ds	1
   302                           
   303                           	psect	cstackCOMRAM
   304   000021                     __pcstackCOMRAM:
   305                           	callstack 0
   306   000021                     ___lbdiv@divisor:
   307                           	callstack 0
   308                           
   309                           ; 1 bytes @ 0x0
   310   000021                     	ds	1
   311   000022                     ___lbdiv@dividend:
   312                           	callstack 0
   313   000022                     
   314                           ; 1 bytes @ 0x1
   315   000022                     	ds	1
   316   000023                     ___lbdiv@counter:
   317                           	callstack 0
   318                           
   319                           ; 1 bytes @ 0x2
   320   000023                     	ds	1
   321   000024                     ___lbdiv@quotient:
   322                           	callstack 0
   323                           
   324                           ; 1 bytes @ 0x3
   325   000024                     	ds	1
   326   000025                     ??_main:
   327                           
   328                           ; 1 bytes @ 0x4
   329   000025                     	ds	2
   330   000027                     main@b1:
   331                           	callstack 0
   332                           
   333                           ; 1 bytes @ 0x6
   334   000027                     	ds	1
   335                           
   336 ;;
   337 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   338 ;;
   339 ;; *************** function _main *****************
   340 ;; Defined at:
   341 ;;		line 44 in file "CLASS1601.c"
   342 ;; Parameters:    Size  Location     Type
   343 ;;		None
   344 ;; Auto vars:     Size  Location     Type
   345 ;;  a1              1    0        unsigned char 
   346 ;;  b1              1    6[COMRAM] unsigned char 
   347 ;;  c1              1    0        unsigned char 
   348 ;; Return value:  Size  Location     Type
   349 ;;                  1    wreg      void 
   350 ;; Registers used:
   351 ;;		wreg, status,2, status,0, cstack
   352 ;; Tracked objects:
   353 ;;		On entry : 0/0
   354 ;;		On exit  : 0/0
   355 ;;		Unchanged: 0/0
   356 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK4
   357 ;;      Params:         0       0       0       0
   358 ;;      Locals:         1       0       0       0
   359 ;;      Temps:          2       0       0       0
   360 ;;      Totals:         3       0       0       0
   361 ;;Total ram usage:        3 bytes
   362 ;; Hardware stack levels required when called: 1
   363 ;; This function calls:
   364 ;;		___lbdiv
   365 ;; This function is called by:
   366 ;;		Startup code after reset
   367 ;; This function uses a non-reentrant model
   368 ;;
   369                           
   370                           	psect	text0
   371   000502                     __ptext0:
   372                           	callstack 0
   373   000502                     _main:
   374                           	callstack 30
   375                           
   376                           ;CLASS1601.c: 46: __nop();
   377                           
   378                           ;incstack = 0
   379   000502  0000               	nop	
   380   000504  0E03               	movlw	3
   381   000506  6E27               	movwf	main@b1^0,c
   382   000508  0E03               	movlw	3
   383   00050A  6E21               	movwf	___lbdiv@divisor^0,c
   384   00050C  0E06               	movlw	6
   385   00050E  ECA3  F002         	call	___lbdiv
   386                           
   387                           ;CLASS1601.c: 51: TRISD0 = 0;
   388   000512  9095               	bcf	3989,0,c	;volatile
   389   000514                     l864:
   390                           
   391                           ;CLASS1601.c: 53: LATD0 = 1;
   392   000514  808C               	bsf	3980,0,c	;volatile
   393                           
   394                           ;CLASS1601.c: 54: _delay((unsigned long)((1000)*(48000000/4000.0)));
   395   000516  0E3D               	movlw	61
   396   000518  6E26               	movwf	(??_main+1)^0,c
   397   00051A  0EE1               	movlw	225
   398   00051C  6E25               	movwf	??_main^0,c
   399   00051E  0E40               	movlw	64
   400   000520                     u77:
   401   000520  2EE8               	decfsz	wreg,f,c
   402   000522  D7FE               	bra	u77
   403   000524  2E25               	decfsz	??_main^0,f,c
   404   000526  D7FC               	bra	u77
   405   000528  2E26               	decfsz	(??_main+1)^0,f,c
   406   00052A  D7FA               	bra	u77
   407                           
   408                           ;CLASS1601.c: 55: LATD0 = 0;
   409   00052C  908C               	bcf	3980,0,c	;volatile
   410                           
   411                           ;CLASS1601.c: 56: _delay((unsigned long)((1000)*(48000000/4000.0)));
   412   00052E  0E3D               	movlw	61
   413   000530  6E26               	movwf	(??_main+1)^0,c
   414   000532  0EE1               	movlw	225
   415   000534  6E25               	movwf	??_main^0,c
   416   000536  0E40               	movlw	64
   417   000538                     u87:
   418   000538  2EE8               	decfsz	wreg,f,c
   419   00053A  D7FE               	bra	u87
   420   00053C  2E25               	decfsz	??_main^0,f,c
   421   00053E  D7FC               	bra	u87
   422   000540  2E26               	decfsz	(??_main+1)^0,f,c
   423   000542  D7FA               	bra	u87
   424   000544  D7E7               	goto	l864
   425   000546                     __end_of_main:
   426                           	callstack 0
   427                           
   428 ;; *************** function ___lbdiv *****************
   429 ;; Defined at:
   430 ;;		line 4 in file "D:\Program Files\Microchip\xc8\v2.50\pic\sources\c90\common\lbdiv.c"
   431 ;; Parameters:    Size  Location     Type
   432 ;;  dividend        1    wreg     unsigned char 
   433 ;;  divisor         1    0[COMRAM] unsigned char 
   434 ;; Auto vars:     Size  Location     Type
   435 ;;  dividend        1    1[COMRAM] unsigned char 
   436 ;;  quotient        1    3[COMRAM] unsigned char 
   437 ;;  counter         1    2[COMRAM] unsigned char 
   438 ;; Return value:  Size  Location     Type
   439 ;;                  1    wreg      unsigned char 
   440 ;; Registers used:
   441 ;;		wreg, status,2, status,0
   442 ;; Tracked objects:
   443 ;;		On entry : 0/0
   444 ;;		On exit  : 0/0
   445 ;;		Unchanged: 0/0
   446 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK4
   447 ;;      Params:         1       0       0       0
   448 ;;      Locals:         3       0       0       0
   449 ;;      Temps:          0       0       0       0
   450 ;;      Totals:         4       0       0       0
   451 ;;Total ram usage:        4 bytes
   452 ;; Hardware stack levels used: 1
   453 ;; This function calls:
   454 ;;		Nothing
   455 ;; This function is called by:
   456 ;;		_main
   457 ;; This function uses a non-reentrant model
   458 ;;
   459                           
   460                           	psect	text1
   461   000546                     __ptext1:
   462                           	callstack 0
   463   000546                     ___lbdiv:
   464                           	callstack 30
   465                           
   466                           ;incstack = 0
   467                           ;___lbdiv@dividend stored from wreg
   468   000546  6E22               	movwf	___lbdiv@dividend^0,c
   469   000548  6A24               	clrf	___lbdiv@quotient^0,c
   470   00054A  5021               	movf	___lbdiv@divisor^0,w,c
   471   00054C  B4D8               	btfsc	status,2,c
   472   00054E  D015               	goto	l850
   473   000550  0E01               	movlw	1
   474   000552  6E23               	movwf	___lbdiv@counter^0,c
   475   000554  D003               	goto	l838
   476   000556                     l834:
   477   000556  90D8               	bcf	status,0,c
   478   000558  3621               	rlcf	___lbdiv@divisor^0,f,c
   479   00055A  2A23               	incf	___lbdiv@counter^0,f,c
   480   00055C                     l838:
   481   00055C  AE21               	btfss	___lbdiv@divisor^0,7,c
   482   00055E  D7FB               	goto	l834
   483   000560                     u50:
   484   000560  90D8               	bcf	status,0,c
   485   000562  3624               	rlcf	___lbdiv@quotient^0,f,c
   486   000564  5021               	movf	___lbdiv@divisor^0,w,c
   487   000566  5C22               	subwf	___lbdiv@dividend^0,w,c
   488   000568  A0D8               	btfss	status,0,c
   489   00056A  D003               	goto	l846
   490   00056C  5021               	movf	___lbdiv@divisor^0,w,c
   491   00056E  5E22               	subwf	___lbdiv@dividend^0,f,c
   492   000570  8024               	bsf	___lbdiv@quotient^0,0,c
   493   000572                     l846:
   494   000572  90D8               	bcf	status,0,c
   495   000574  3221               	rrcf	___lbdiv@divisor^0,f,c
   496   000576  2E23               	decfsz	___lbdiv@counter^0,f,c
   497   000578  D7F3               	goto	u50
   498   00057A                     l850:
   499   00057A  5024               	movf	___lbdiv@quotient^0,w,c
   500   00057C  0012               	return		;funcret
   501   00057E                     __end_of___lbdiv:
   502                           	callstack 0
   503                           
   504                           	psect	smallconst
   505   000500                     __psmallconst:
   506                           	callstack 0
   507   000500  00                 	db	0
   508   000501  00                 	db	0	; dummy byte at the end
   509   000000                     __activetblptr  equ	0
   510                           
   511                           	psect	rparam
   512   000001                     ___rparam_used  equ	1
   513   000000                     ___param_bank   equ	0
   514   000000                     __Lparam        equ	__Lrparam
   515   000000                     __Hparam        equ	__Hrparam
   516                           
   517                           	psect	idloc
   518                           
   519                           ;Config register IDLOC0 @ 0x200000
   520                           ;	unspecified, using default values
   521   200000                     	org	2097152
   522   200000  FF                 	db	255
   523                           
   524                           ;Config register IDLOC1 @ 0x200001
   525                           ;	unspecified, using default values
   526   200001                     	org	2097153
   527   200001  FF                 	db	255
   528                           
   529                           ;Config register IDLOC2 @ 0x200002
   530                           ;	unspecified, using default values
   531   200002                     	org	2097154
   532   200002  FF                 	db	255
   533                           
   534                           ;Config register IDLOC3 @ 0x200003
   535                           ;	unspecified, using default values
   536   200003                     	org	2097155
   537   200003  FF                 	db	255
   538                           
   539                           ;Config register IDLOC4 @ 0x200004
   540                           ;	unspecified, using default values
   541   200004                     	org	2097156
   542   200004  FF                 	db	255
   543                           
   544                           ;Config register IDLOC5 @ 0x200005
   545                           ;	unspecified, using default values
   546   200005                     	org	2097157
   547   200005  FF                 	db	255
   548                           
   549                           ;Config register IDLOC6 @ 0x200006
   550                           ;	unspecified, using default values
   551   200006                     	org	2097158
   552   200006  FF                 	db	255
   553                           
   554                           ;Config register IDLOC7 @ 0x200007
   555                           ;	unspecified, using default values
   556   200007                     	org	2097159
   557   200007  FF                 	db	255
   558                           
   559                           	psect	config
   560                           
   561                           ;Config register CONFIG1L @ 0x300000
   562                           ;	unspecified, using default values
   563                           ;	PLL Prescaler Selection bits
   564                           ;	PLLDIV = 0x0, unprogrammed default
   565                           ;	System Clock Postscaler Selection bits
   566                           ;	CPUDIV = 0x0, unprogrammed default
   567                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   568                           ;	USBDIV = 0x0, unprogrammed default
   569   300000                     	org	3145728
   570   300000  00                 	db	0
   571                           
   572                           ;Config register CONFIG1H @ 0x300001
   573                           ;	Oscillator Selection bits
   574                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   575                           ;	Fail-Safe Clock Monitor Enable bit
   576                           ;	FCMEN = 0x0, unprogrammed default
   577                           ;	Internal/External Oscillator Switchover bit
   578                           ;	IESO = 0x0, unprogrammed default
   579   300001                     	org	3145729
   580   300001  09                 	db	9
   581                           
   582                           ;Config register CONFIG2L @ 0x300002
   583                           ;	unspecified, using default values
   584                           ;	Power-up Timer Enable bit
   585                           ;	PWRT = 0x1, unprogrammed default
   586                           ;	Brown-out Reset Enable bits
   587                           ;	BOR = 0x3, unprogrammed default
   588                           ;	Brown-out Reset Voltage bits
   589                           ;	BORV = 0x3, unprogrammed default
   590                           ;	USB Voltage Regulator Enable bit
   591                           ;	VREGEN = 0x0, unprogrammed default
   592   300002                     	org	3145730
   593   300002  1F                 	db	31
   594                           
   595                           ;Config register CONFIG2H @ 0x300003
   596                           ;	Watchdog Timer Enable bit
   597                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   598                           ;	Watchdog Timer Postscale Select bits
   599                           ;	WDTPS = 0xF, unprogrammed default
   600   300003                     	org	3145731
   601   300003  1E                 	db	30
   602                           
   603                           ; Padding undefined space
   604   300004                     	org	3145732
   605   300004  FF                 	db	255
   606                           
   607                           ;Config register CONFIG3H @ 0x300005
   608                           ;	unspecified, using default values
   609                           ;	PORTB A/D Enable bit
   610                           ;	PBADEN = 0x1, unprogrammed default
   611                           ;	Low-Power Timer 1 Oscillator Enable bit
   612                           ;	LPT1OSC = 0x0, unprogrammed default
   613                           ;	MCLR Pin Enable bit
   614                           ;	MCLRE = 0x1, unprogrammed default
   615   300005                     	org	3145733
   616   300005  82                 	db	130
   617                           
   618                           ;Config register CONFIG4L @ 0x300006
   619                           ;	unspecified, using default values
   620                           ;	Stack Full/Underflow Reset Enable bit
   621                           ;	STVREN = 0x1, unprogrammed default
   622                           ;	Single-Supply ICSP Enable bit
   623                           ;	LVP = 0x1, unprogrammed default
   624                           ;	Boot Block Size Select bit
   625                           ;	BBSIZ = 0x0, unprogrammed default
   626                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   627                           ;	ICPRT = 0x0, unprogrammed default
   628                           ;	Extended Instruction Set Enable bit
   629                           ;	XINST = 0x0, unprogrammed default
   630                           ;	Background Debugger Enable bit
   631                           ;	DEBUG = 0x1, unprogrammed default
   632   300006                     	org	3145734
   633   300006  85                 	db	133
   634                           
   635                           ; Padding undefined space
   636   300007                     	org	3145735
   637   300007  FF                 	db	255
   638                           
   639                           ;Config register CONFIG5L @ 0x300008
   640                           ;	unspecified, using default values
   641                           ;	Code Protection bit
   642                           ;	CP0 = 0x1, unprogrammed default
   643                           ;	Code Protection bit
   644                           ;	CP1 = 0x1, unprogrammed default
   645   300008                     	org	3145736
   646   300008  03                 	db	3
   647                           
   648                           ;Config register CONFIG5H @ 0x300009
   649                           ;	unspecified, using default values
   650                           ;	Boot Block Code Protection bit
   651                           ;	CPB = 0x1, unprogrammed default
   652   300009                     	org	3145737
   653   300009  40                 	db	64
   654                           
   655                           ;Config register CONFIG6L @ 0x30000A
   656                           ;	unspecified, using default values
   657                           ;	Write Protection bit
   658                           ;	WRT0 = 0x1, unprogrammed default
   659                           ;	Write Protection bit
   660                           ;	WRT1 = 0x1, unprogrammed default
   661   30000A                     	org	3145738
   662   30000A  03                 	db	3
   663                           
   664                           ;Config register CONFIG6H @ 0x30000B
   665                           ;	unspecified, using default values
   666                           ;	Configuration Register Write Protection bit
   667                           ;	WRTC = 0x1, unprogrammed default
   668                           ;	Boot Block Write Protection bit
   669                           ;	WRTB = 0x1, unprogrammed default
   670   30000B                     	org	3145739
   671   30000B  60                 	db	96
   672                           
   673                           ;Config register CONFIG7L @ 0x30000C
   674                           ;	unspecified, using default values
   675                           ;	Table Read Protection bit
   676                           ;	EBTR0 = 0x1, unprogrammed default
   677                           ;	Table Read Protection bit
   678                           ;	EBTR1 = 0x1, unprogrammed default
   679   30000C                     	org	3145740
   680   30000C  03                 	db	3
   681                           
   682                           ;Config register CONFIG7H @ 0x30000D
   683                           ;	unspecified, using default values
   684                           ;	Boot Block Table Read Protection bit
   685                           ;	EBTRB = 0x1, unprogrammed default
   686   30000D                     	org	3145741
   687   30000D  40                 	db	64
   688                           tosu	equ	0xFFF
   689                           tosh	equ	0xFFE
   690                           tosl	equ	0xFFD
   691                           stkptr	equ	0xFFC
   692                           pclatu	equ	0xFFB
   693                           pclath	equ	0xFFA
   694                           pcl	equ	0xFF9
   695                           tblptru	equ	0xFF8
   696                           tblptrh	equ	0xFF7
   697                           tblptrl	equ	0xFF6
   698                           tablat	equ	0xFF5
   699                           prodh	equ	0xFF4
   700                           prodl	equ	0xFF3
   701                           indf0	equ	0xFEF
   702                           postinc0	equ	0xFEE
   703                           postdec0	equ	0xFED
   704                           preinc0	equ	0xFEC
   705                           plusw0	equ	0xFEB
   706                           fsr0h	equ	0xFEA
   707                           fsr0l	equ	0xFE9
   708                           wreg	equ	0xFE8
   709                           indf1	equ	0xFE7
   710                           postinc1	equ	0xFE6
   711                           postdec1	equ	0xFE5
   712                           preinc1	equ	0xFE4
   713                           plusw1	equ	0xFE3
   714                           fsr1h	equ	0xFE2
   715                           fsr1l	equ	0xFE1
   716                           bsr	equ	0xFE0
   717                           indf2	equ	0xFDF
   718                           postinc2	equ	0xFDE
   719                           postdec2	equ	0xFDD
   720                           preinc2	equ	0xFDC
   721                           plusw2	equ	0xFDB
   722                           fsr2h	equ	0xFDA
   723                           fsr2l	equ	0xFD9
   724                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         33
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      7      40
    BANK0           160      0       0
    BANK1           256      0       0
    BANK4           256      0       0

Pointer List with Targets:

    g	PTR unsigned char  size(2) Largest target is 0
		 -> NULL(NULL[0]), 

    h	PTR int  size(2) Largest target is 0
		 -> NULL(NULL[0]), 


Critical Paths under _main in COMRAM

    _main->___lbdiv

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK4

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     5      0     241
                                              4 COMRAM     3     3      0
                            ___lbdiv
 ---------------------------------------------------------------------------------
 (1) ___lbdiv                                              4     3      1     171
                                              0 COMRAM     4     3      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   ___lbdiv

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM             511      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BIGRAM_1           256      0       0      0.0%
BITBANK0           160      0       0      0.0%
BANK0              160      0       0      0.0%
BITBIGSFRh         106      0       0      0.0%
BITCOMRAM           95      0       1      1.1%
COMRAM              95      7      40     42.1%
BITBIGSFRll         44      0       0      0.0%
BITBIGSFRlh          8      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0      40      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Jan 16 14:52:06 2025

                      _A 0011                        _B 0001                        _a 001E  
                      _b 0020                        _c 000D                        _d 0017  
                      _e 0014                        _f 0140                        _g 001C  
                      _h 001A                       u50 0560                       u77 0520  
                     u87 0538                      l834 0556                      l850 057A  
                    l846 0572                      l838 055C                      l864 0514  
                    wreg 0FE8                     _main 0502                     start 0000  
           ___param_bank 0000                    ?_main 0021          __end_of___lbdiv 057E  
                  _LATD0 7C60           __pbitbssCOMRAM 0140                    status 0FD8  
        ___lbdiv@divisor 0021          ___lbdiv@counter 0023          __initialization 057E  
           __end_of_main 0546                   ??_main 0025            __activetblptr 0000  
                 _TRISD0 7CA8                ??___lbdiv 0022                   clear_0 0586  
                 isa$std 0001                   main@b1 0027             __mediumconst 0000  
       ___lbdiv@dividend 0022               __accesstop 0060  __end_of__initialization 058C  
          ___rparam_used 0001           __pcstackCOMRAM 0021         ___lbdiv@quotient 0024  
                __Hparam 0000                  __Lparam 0000                  ___lbdiv 0546  
           __psmallconst 0500                  __pcinit 057E                  __ramtop 0500  
                __ptext0 0502                  __ptext1 0546     end_of_initialization 058C  
                postinc0 0FEE      start_initialization 057E              __pbssCOMRAM 0001  
               ?___lbdiv 0021              __smallconst 0500                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
