0.7
2020.2
Jun 10 2021
19:45:28
/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sim_1/new/Clock_Div_TB.v,1634335183,verilog,,,,Clock_Div_TB,,,../../../../Serial_Clocking.gen/sources_1/ip/clk_wiz_0,,,,,
/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/PCM_Serial_Clock_Div.v,1634335909,verilog,,/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/SR_Clock_Divider_2.v,,PCM_Serial_Clock_Div,,,../../../../Serial_Clocking.gen/sources_1/ip/clk_wiz_0,,,,,
/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/SR_Clock_Divider_2.v,1634334417,verilog,,/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/SR_Clock_Divider_256.v,,SR_Clock_Divider_2,,,../../../../Serial_Clocking.gen/sources_1/ip/clk_wiz_0,,,,,
/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sources_1/new/SR_Clock_Divider_256.v,1634336952,verilog,,/home/cameron/PhaseArraySpeaker/Firmware/Serial_Clocking/Serial_Clocking.srcs/sim_1/new/Clock_Div_TB.v,,SR_Clock_Divider_256,,,../../../../Serial_Clocking.gen/sources_1/ip/clk_wiz_0,,,,,
