<div class="comment-content wiki-content"><p><time datetime="2020-08-07" class="date-past">07 Aug 2020</time> </p><ol><li>Helped Boon in generating memories for hw_cfg_10, hw_cfg_30 and hw_cfg_31, prepared synthesis scripts, ran quick check synthesis and zwl model synthesis.</li></ol><p><time datetime="2020-07-31" class="date-past">31 Jul 2020</time> </p><ol><li>Fixed the maestro tcl issue in hw_config_43 and hw_config_44 in which maestro threw an error when individual aiu is called even when only 1 aiu is defined at socket creation. Notified Bhavya and Allan.</li><li>Updated the rest of the muxarb.tachl code and submitted for review.</li><li>Ran Spyglass lint regression. Published results on Confluence.</li><li>Prepared the synthesis scripts for Boon for dc_topo synthesis by making sure all the target memories linked with the wrappers.</li></ol><p><br/></p><p><time datetime="2020-07-24" class="date-past">24 Jul 2020</time> </p><ol><li>Worked on Tcl script for randomizing PriSubAddrBits bits to help Chien in the randomization process.</li><li>Generated RTL, updated wrappers, ran quick check synthesis after Mohan's change in hw_config_30 and forwarded to Boon for dc_topo synthesis</li><li>Updated memory wrappers for Tso-Wei's change in hw_config_10 and forwarded to Boon for dc_topo synthesis.</li><li>Refactoring code to replace always blocks with u.dffre instances in muxarb.tachl.</li><li><p>Generated RTL for all configurations and ran Spyglass Lint regression on the generated RTL files.</p></li><li><p>Updated Confluence page with the NCore3 weekly spyglass lint.</p></li></ol><p><br/></p><p><time datetime="2020-07-17" class="date-past">17 Jul 2020</time> </p><ol><li>Completed review of the CodaCache microarchitecture document as per Chien's instruction for helping in analyzing the randomizer script.</li><li>Created three new configs and made changes in the tcl scripts as per Khaleel's instructions.</li><li>Ran Spyglass lint regression on the generated configs and forwarded the error list to Tso-Wei and Boon for lint fixes.(work in progress)</li><li>Ran Spyglass lint check on test_config after Shilpa's lint error fix.</li><li><p>Generated RTL for all configurations and ran Spyglass Lint regression on the generated RTL files.</p></li><li><p>Updated Confluence page with the NCore3 weekly spyglass lint.</p></li></ol><p><br/></p><p><time datetime="2020-07-10" class="date-past">10 Jul 2020</time> </p><ol><li>Completed the zwl synthesis run for hw_config_30 and hw_config_10 after setting bitEn which changed the SnoopFilter memory sizes.</li><li>Generated a new configuration 'test_config' and changed parameters in tcl files to test lint regression run on it.</li><li>Co-ordinated with Allan and Bhavya to rectify the maestro bug (MAES-1239) which did not detect more than one(default) SnoopFilters in the test_config tcl files.</li><li><p>Generated RTL for all configurations and ran Spyglass Lint regression on the generated RTL files.</p></li><li><p>Updated Confluence page with the NCore3 weekly spyglass lint.</p></li><li>Helping Chien and Ken to randomize the parameters in TCL files across all configurations(work in progress).</li></ol><p><br/></p><p><time datetime="2020-07-03" class="date-past">03 Jul 2020</time> </p><ol><li>Ran quick_check synthesis and zero wire-load synthesis for hw_config_30 for old SnoopFilter memories and new new generated SnoopFilter memories.(work in progress)</li><li>Fixed CHI-AIU semicolon error in ott_top.tachl and DII error in dii_mem_fifo_dp.tachl in which rd_ptr, wr_ptr and fr_data were declared as 'reg' instead of wire. Notified Shilpa and Eric about the respective errors.</li><li>Co-ordinated with Allan and Bhavya to fix the lint errors which were caused due to a software error in hw_config_11 and hw_config_01.</li><li>Created a separate lint_configs directory and copied the relevant configurations from base_configs for weekly lint regression and set the assertOn parameter in pre_map_paramters.tcl to run lint in verilog mode.</li><li><p>Generated RTL for all configurations and ran Spyglass Lint regression on the generated RTL files.</p></li><li><p>Updated Confluence page with the NCore3 weekly spyglass lint.</p></li></ol><p><br/></p><p><time datetime="2020-06-26" class="date-past">26 Jun 2020</time> </p><ol><li>Generated RTL for hw_config_30, generated required memories using Memory Compiler, wrote the wrappers for each of the generated memory.</li><li>Created the dc_scripts for quick check synthesis, zero wire load synthesis and dc_topo synthesis as per Boon's instruction.</li><li>Cloned the configurations from base_configs to a new directory lint_configs made changes to the post_map_params.tcl in all configurations enable SV mode in the lint checks.</li><li><p>Generated RTL for all configurations and ran Spyglass Lint regression on the generated RTL files.</p></li><li><p>Updated Confluence page with the NCore3 weekly spyglass lint.</p></li></ol><p><br/></p><p><time datetime="2020-06-19" class="date-past">19 Jun 2020</time> </p><ol><li>Resolved JIRA AR-605 which involved separation of Mission and Latent fault comparison trees into two different modules and instantiated into the fault_checker module.</li><li>Generated RTL for hw_config_30 and working on generating memories and writing verilog wrapper modules for the generated memories.(work in progress)</li><li><p>Generated RTL for all configurations and ran Spyglass Lint regression on the generated RTL files.</p></li><li><p>Updated Confluence page with the NCore3 weekly spyglass lint.</p></li><li>Alerted Shilpa about the errors/fatal messages in the lint report.</li></ol><p><br/></p><p><time datetime="2020-06-12" class="date-past">12 Jun 2020</time> </p><ol><li><p>Generated RTL for all configurations and ran Spyglass Lint regression on the generated RTL files.</p></li><li><p>Updated Confluence page with the NCore3 weekly spyglass lint.</p></li><li>Added missing configurations hw_config_01, 03, 04, 06, 09, 11 to the Spyglass lint regression.</li><li>Notified individual designers of the fatal messages and errors in the newly added configs.</li><li>Debugging tachl code in AR-605.(work in progress).</li></ol><p><br/></p><p><time datetime="2020-06-05" class="date-past">05 Jun 2020</time> </p><ol><li>Coordinated with individual designers to resolve errors in CHI_AIU Spyglass Lint check regression from previous week.</li><li>Reverted back to the software and Application Engineering team regarding the error in hw_config_30 command line for Spyglass Lint check and Synthesis.</li><li><p>Generated RTL for all configurations and ran Spyglass Lint regression on the generated RTL files and notified individual designers of Errors and Warnings in the modules.</p></li><li><p>Updated Confluence page with the NCore3 weekly spyglass lint.(twice in a week).</p></li><li>Working on JIRA issue AR-605(work in progress).</li></ol><p><br/></p><p><time datetime="2020-05-29" class="date-past">29 May 2020</time> </p><ol><li>Completed hw_config_10 zero-wire-load synthesis.</li><li><p>Generated RTL for all configurations and ran Spyglass Lint regression on the generated RTLs and notified individual designers of Errors and Warnings in the design.</p></li><li><p>Updated Confluence page with the NCore3 weekly spyglass lint.</p></li></ol><p><br/></p><div><time datetime="2020-05-22" class="date-past">22 May 2020</time> </div><ol><li><div>Generated RTL for all configurations and ran Spyglass Lint regression on the generated RTLs and notified individual designers of Errors and Warnings in the design.</div></li><li><div>Updated Confluence page with the NCore3 weekly spyglass lint.</div></li><li><div>Running zero-wire-load synthesis for hw_config_10 (work in progress).</div></li><li><div>Assisted in debugging CONC-6513 in assertion of signal independent of gated clock.</div></li><li><div>Completed Arteris Online Training  &quot;Diversity and inclusion&quot; &amp; &quot; Workplace Harassment &quot;.</div></li></ol><p><br/></p><p><time datetime="2020-05-15" class="date-past">15 May 2020</time> </p><ol><li>Generated RTL for hw_config_05, hw_config_20, hw_config_22, hw_config_10_synthesis, hw_config_07, hw_config_07_parity, hw_config_08 configurations.</li><li>Ran Spyglass lint regression for each of the generated RTL configurations. Notified individual designers of Lint Errors and Warnings in the designs.</li><li>Updated Confluence page for the Spyglass regression.</li><li>Attended the Tcl Overview Online training.</li></ol><p><br/></p><p><time datetime="2020-05-08" class="date-past">08 May 2020</time> </p><ol><li>Generated memories using Memory Compiler and reported the operating frequencies for each memory. Wrote wrappers for the generated memories.</li><li>Assisted in debugging of CONC-6340 and CONC-6438.</li></ol></div>