// Seed: 4032798748
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1[1] = id_2 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge 1) begin
    #1 id_2[1] <= #1 1;
  end
  always
    if (1 == 1) id_6 = "";
    else if (id_4) $display(1);
  module_0(
      id_2, id_7, id_5
  );
endmodule
