{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "microarquiteturaGp3.qsys microarquiteturaGp3.BAK.qsys " "Backing up file \"microarquiteturaGp3.qsys\" to \"microarquiteturaGp3.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1567652105184 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "microarquiteturaGp3/synthesis/microarquiteturaGp3.v microarquiteturaGp3.BAK.v " "Backing up file \"microarquiteturaGp3/synthesis/microarquiteturaGp3.v\" to \"microarquiteturaGp3.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1567652105587 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys microarquiteturaGp3.qsys " "Started upgrading IP component Qsys with file \"microarquiteturaGp3.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1567652105587 ""}
{ "Info" "" "" "2019.09.04.23:55:47 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.09.04.23:55:47 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1567652147145 ""}
{ "Info" "" "" "2019.09.04.23:55:47 Info: Upgrading from core type Nios II (Classic) Processor with version 13.0 to core type Nios II Processor with version 18.1" {  } {  } 0 0 "2019.09.04.23:55:47 Info: Upgrading from core type Nios II (Classic) Processor with version 13.0 to core type Nios II Processor with version 18.1" 0 0 "Shell" 0 -1 1567652147848 ""}
{ "Info" "" "" "2019.09.04.23:55:49 Info: Migration Successful" {  } {  } 0 0 "2019.09.04.23:55:49 Info: Migration Successful" 0 0 "Shell" 0 -1 1567652149298 ""}
{ "Info" "" "" "2019.09.04.23:55:49 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.09.04.23:55:49 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1567652149370 ""}
{ "Info" "microarquiteturaGp3_generation.rpt" "" "2019.09.04.23:56:28 Info: Saving generation log to C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3" {  } {  } 0 0 "2019.09.04.23:56:28 Info: Saving generation log to C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3" 0 0 "Shell" 0 -1 1567652188557 ""}
{ "Info" "" "" "2019.09.04.23:56:28 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.09.04.23:56:28 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1567652188557 ""}
{ "Info" "" "" "2019.09.04.23:56:28 Info: qsys-generate C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3\\simulation --family=\"Cyclone IV E\" --part=EP4CE30F23C7" {  } {  } 0 0 "2019.09.04.23:56:28 Info: qsys-generate C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3\\simulation --family=\"Cyclone IV E\" --part=EP4CE30F23C7" 0 0 "Shell" 0 -1 1567652188567 ""}
{ "Info" "microarquiteturaGp3.qsys" "" "2019.09.04.23:56:28 Info: Loading problema3Gp3" {  } {  } 0 0 "2019.09.04.23:56:28 Info: Loading problema3Gp3" 0 0 "Shell" 0 -1 1567652188798 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Reading input file" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Reading input file" 0 0 "Shell" 0 -1 1567652189263 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding LCD_Custom_instruction_0 \[LCD_Custom_instruction 1.0\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding LCD_Custom_instruction_0 \[LCD_Custom_instruction 1.0\]" 0 0 "Shell" 0 -1 1567652189268 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module LCD_Custom_instruction_0" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module LCD_Custom_instruction_0" 0 0 "Shell" 0 -1 1567652189269 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1567652189269 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module buttons" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1567652189271 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1567652189273 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1567652189274 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1567652189275 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1567652189276 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding leds_columns \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding leds_columns \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1567652189277 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module leds_columns" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module leds_columns" 0 0 "Shell" 0 -1 1567652189278 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding leds_rows \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding leds_rows \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1567652189278 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module leds_rows" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module leds_rows" 0 0 "Shell" 0 -1 1567652189279 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1567652189279 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1567652189279 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1567652189284 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1567652189286 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" 0 0 "Shell" 0 -1 1567652189292 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module rs232_0" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module rs232_0" 0 0 "Shell" 0 -1 1567652189293 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding uart_rx_0 \[uart_rx 1.0\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding uart_rx_0 \[uart_rx 1.0\]" 0 0 "Shell" 0 -1 1567652189294 ""}
{ "Warning" "" "" "2019.09.04.23:56:29 Warning: uart_rx_0: Component type uart_rx is not in the library" {  } {  } 0 0 "2019.09.04.23:56:29 Warning: uart_rx_0: Component type uart_rx is not in the library" 0 0 "Shell" 0 -1 1567652189295 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module uart_rx_0" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module uart_rx_0" 0 0 "Shell" 0 -1 1567652189295 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Adding uart_tx_0 \[uart_tx 1.0\]" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Adding uart_tx_0 \[uart_tx 1.0\]" 0 0 "Shell" 0 -1 1567652189295 ""}
{ "Warning" "" "" "2019.09.04.23:56:29 Warning: uart_tx_0: Component type uart_tx is not in the library" {  } {  } 0 0 "2019.09.04.23:56:29 Warning: uart_tx_0: Component type uart_tx is not in the library" 0 0 "Shell" 0 -1 1567652189297 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing module uart_tx_0" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing module uart_tx_0" 0 0 "Shell" 0 -1 1567652189298 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Building connections" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Building connections" 0 0 "Shell" 0 -1 1567652189298 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Parameterizing connections" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1567652189304 ""}
{ "Info" "" "" "2019.09.04.23:56:29 Info: Validating" {  } {  } 0 0 "2019.09.04.23:56:29 Info: Validating" 0 0 "Shell" 0 -1 1567652189306 ""}
{ "Info" "" "" "2019.09.04.23:56:30 Info: Done reading input file" {  } {  } 0 0 "2019.09.04.23:56:30 Info: Done reading input file" 0 0 "Shell" 0 -1 1567652190777 ""}
{ "Info" "" "" "2019.09.04.23:56:32 Info: microarquiteturaGp3.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.04.23:56:32 Info: microarquiteturaGp3.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1567652192149 ""}
{ "Info" "" "" "2019.09.04.23:56:32 Info: microarquiteturaGp3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.09.04.23:56:32 Info: microarquiteturaGp3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1567652192149 ""}
{ "Error" "rs232_0.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:56:32 Error: microarquiteturaGp3.clk_0.clk" {  } {  } 0 0 "2019.09.04.23:56:32 Error: microarquiteturaGp3.clk_0.clk" 0 0 "Shell" 0 -1 1567652192164 ""}
{ "Error" "uart_tx_0.nios_custom_instruction_slave: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:56:32 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" {  } {  } 0 0 "2019.09.04.23:56:32 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" 0 0 "Shell" 0 -1 1567652192164 ""}
{ "Error" "uart_rx_0.nios_custom_instruction_slave: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:56:32 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" {  } {  } 0 0 "2019.09.04.23:56:32 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" 0 0 "Shell" 0 -1 1567652192164 ""}
{ "Error" "rs232_0.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:56:32 Error: microarquiteturaGp3.clk_0.clk_reset" {  } {  } 0 0 "2019.09.04.23:56:32 Error: microarquiteturaGp3.clk_0.clk_reset" 0 0 "Shell" 0 -1 1567652192164 ""}
{ "Error" "rs232_0.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:56:32 Error: microarquiteturaGp3.nios2_qsys_0.debug_reset_request" {  } {  } 0 0 "2019.09.04.23:56:32 Error: microarquiteturaGp3.nios2_qsys_0.debug_reset_request" 0 0 "Shell" 0 -1 1567652192164 ""}
{ "Error" "" "" "2019.09.04.23:56:32 Error: microarquiteturaGp3.rs232_0: rs232_0.clk must be connected to a clock output" {  } {  } 0 0 "2019.09.04.23:56:32 Error: microarquiteturaGp3.rs232_0: rs232_0.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1567652192164 ""}
{ "Error" "" "" "2019.09.04.23:56:32 Error: microarquiteturaGp3.rs232_0: rs232_0.reset must be connected to a reset source" {  } {  } 0 0 "2019.09.04.23:56:32 Error: microarquiteturaGp3.rs232_0: rs232_0.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1567652192164 ""}
{ "Info" "" "" "2019.09.04.23:56:34 Info: microarquiteturaGp3: Generating microarquiteturaGp3 \"microarquiteturaGp3\" for SIM_VERILOG" {  } {  } 0 0 "2019.09.04.23:56:34 Info: microarquiteturaGp3: Generating microarquiteturaGp3 \"microarquiteturaGp3\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1567652194809 ""}
{ "Error" "" "" "2019.09.04.23:56:42 Error: rs232_0_avalon_rs232_slave_translator.avalon_anti_slave_0: Cannot connect rs232_0_avalon_rs232_slave_translator.reset because rs232_0.reset is not connected. If rs232_0.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2019.09.04.23:56:42 Error: rs232_0_avalon_rs232_slave_translator.avalon_anti_slave_0: Cannot connect rs232_0_avalon_rs232_slave_translator.reset because rs232_0.reset is not connected. If rs232_0.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1567652202149 ""}
{ "Info" "" "" "2019.09.04.23:56:46 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2019.09.04.23:56:46 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1567652206329 ""}
{ "Info" "" "" "2019.09.04.23:56:46 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" {  } {  } 0 0 "2019.09.04.23:56:46 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" 0 0 "Shell" 0 -1 1567652206724 ""}
{ "Info" "" "" "2019.09.04.23:56:46 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2019.09.04.23:56:46 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1567652206735 ""}
{ "Info" "" "" "2019.09.04.23:56:46 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" {  } {  } 0 0 "2019.09.04.23:56:46 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" 0 0 "Shell" 0 -1 1567652206744 ""}
{ "Warning" "" "" "2019.09.04.23:56:53 Warning: microarquiteturaGp3: \"No matching role found for clk_0:clk:clk_out (clk)\"" {  } {  } 0 0 "2019.09.04.23:56:53 Warning: microarquiteturaGp3: \"No matching role found for clk_0:clk:clk_out (clk)\"" 0 0 "Shell" 0 -1 1567652213480 ""}
{ "Warning" "" "" "2019.09.04.23:56:53 Warning: microarquiteturaGp3: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" {  } {  } 0 0 "2019.09.04.23:56:53 Warning: microarquiteturaGp3: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" 0 0 "Shell" 0 -1 1567652213481 ""}
{ "Warning" "" "" "2019.09.04.23:56:53 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0:debug_reset_request:debug_reset_request (reset)\"" {  } {  } 0 0 "2019.09.04.23:56:53 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0:debug_reset_request:debug_reset_request (reset)\"" 0 0 "Shell" 0 -1 1567652213485 ""}
{ "Warning" "" "" "2019.09.04.23:56:53 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 0 "2019.09.04.23:56:53 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" 0 0 "Shell" 0 -1 1567652213488 ""}
{ "Warning" "" "" "2019.09.04.23:56:53 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 0 "2019.09.04.23:56:53 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" 0 0 "Shell" 0 -1 1567652213489 ""}
{ "Info" "" "" "com.altera.hdlwriter.EntityWritingException: Connection  is not connected nios2_qsys_0:data_master -> ?" {  } {  } 0 0 "com.altera.hdlwriter.EntityWritingException: Connection  is not connected nios2_qsys_0:data_master -> ?" 0 0 "Shell" 0 -1 1567652213536 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:438)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:438)" 0 0 "Shell" 0 -1 1567652213537 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)" 0 0 "Shell" 0 -1 1567652213537 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)" 0 0 "Shell" 0 -1 1567652213537 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)" {  } {  } 0 0 "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)" 0 0 "Shell" 0 -1 1567652213537 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" {  } {  } 0 0 "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" 0 0 "Shell" 0 -1 1567652213537 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" {  } {  } 0 0 "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" 0 0 "Shell" 0 -1 1567652213538 ""}
{ "Info" "" "" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)" {  } {  } 0 0 "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)" 0 0 "Shell" 0 -1 1567652213538 ""}
{ "Info" "" "" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)" {  } {  } 0 0 "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)" 0 0 "Shell" 0 -1 1567652213538 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" 0 0 "Shell" 0 -1 1567652213538 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:730)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:730)" 0 0 "Shell" 0 -1 1567652213540 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generateSimulation(QsysGenerationTask.java:503)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generateSimulation(QsysGenerationTask.java:503)" 0 0 "Shell" 0 -1 1567652213540 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generate(QsysGenerationTask.java:291)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generate(QsysGenerationTask.java:291)" 0 0 "Shell" 0 -1 1567652213540 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.run(QsysGenerationTask.java:127)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.run(QsysGenerationTask.java:127)" 0 0 "Shell" 0 -1 1567652213541 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.createGenerationTaskOuter(QsysGenerate.java:699)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.createGenerationTaskOuter(QsysGenerate.java:699)" 0 0 "Shell" 0 -1 1567652213541 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.runGenerationFlow(QsysGenerate.java:628)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.runGenerationFlow(QsysGenerate.java:628)" 0 0 "Shell" 0 -1 1567652213541 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.act(QsysGenerate.java:389)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.act(QsysGenerate.java:389)" 0 0 "Shell" 0 -1 1567652213549 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" 0 0 "Shell" 0 -1 1567652213550 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.main(QsysGenerate.java:180)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.main(QsysGenerate.java:180)" 0 0 "Shell" 0 -1 1567652213550 ""}
{ "Info" "" "" "2019.09.04.23:56:53 Info: microarquiteturaGp3: Done \"microarquiteturaGp3\" with 1 modules, 0 files" {  } {  } 0 0 "2019.09.04.23:56:53 Info: microarquiteturaGp3: Done \"microarquiteturaGp3\" with 1 modules, 0 files" 0 0 "Shell" 0 -1 1567652213550 ""}
{ "Error" "" "" "2019.09.04.23:56:54 Error: qsys-generate failed with exit code 1: 8 Errors, 7 Warnings" {  } {  } 0 0 "2019.09.04.23:56:54 Error: qsys-generate failed with exit code 1: 8 Errors, 7 Warnings" 0 0 "Shell" 0 -1 1567652214200 ""}
{ "Info" "" "" "2019.09.04.23:56:54 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.09.04.23:56:54 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1567652214201 ""}
{ "Info" "" "" "2019.09.04.23:56:54 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.09.04.23:56:54 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1567652214201 ""}
{ "Info" " --use-relative-paths=true" "" "2019.09.04.23:56:54 Info: sim-script-gen --spd=C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3\\microarquiteturaGp3.spd --output-directory=C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" {  } {  } 0 0 "2019.09.04.23:56:54 Info: sim-script-gen --spd=C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3\\microarquiteturaGp3.spd --output-directory=C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" 0 0 "Shell" 0 -1 1567652214202 ""}
{ "Info" " --use-relative-paths=true" "" "2019.09.04.23:56:54 Info: Doing: ip-make-simscript --spd=C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3\\microarquiteturaGp3.spd --output-directory=C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" {  } {  } 0 0 "2019.09.04.23:56:54 Info: Doing: ip-make-simscript --spd=C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3\\microarquiteturaGp3.spd --output-directory=C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" 0 0 "Shell" 0 -1 1567652214212 ""}
{ "Info" " directory:" "" "2019.09.04.23:57:18 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" {  } {  } 0 0 "2019.09.04.23:57:18 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" 0 0 "Shell" 0 -1 1567652238211 ""}
{ "Info" "msim_setup.tcl" "" "2019.09.04.23:57:18 Info:     mentor" {  } {  } 0 0 "2019.09.04.23:57:18 Info:     mentor" 0 0 "Shell" 0 -1 1567652238335 ""}
{ "Info" " directory:" "" "2019.09.04.23:57:18 Info: Generating the following file(s) for VCS simulator in C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" {  } {  } 0 0 "2019.09.04.23:57:18 Info: Generating the following file(s) for VCS simulator in C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" 0 0 "Shell" 0 -1 1567652238351 ""}
{ "Info" "vcs_setup.sh" "" "2019.09.04.23:57:18 Info:     synopsys/vcs" {  } {  } 0 0 "2019.09.04.23:57:18 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1567652238379 ""}
{ "Info" " directory:" "" "2019.09.04.23:57:18 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" {  } {  } 0 0 "2019.09.04.23:57:18 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" 0 0 "Shell" 0 -1 1567652238380 ""}
{ "Info" "synopsys_sim.setup" "" "2019.09.04.23:57:18 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.09.04.23:57:18 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1567652238395 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.09.04.23:57:18 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.09.04.23:57:18 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1567652238407 ""}
{ "Info" " directory:" "" "2019.09.04.23:57:18 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" {  } {  } 0 0 "2019.09.04.23:57:18 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" 0 0 "Shell" 0 -1 1567652238455 ""}
{ "Info" "cds.lib" "" "2019.09.04.23:57:18 Info:     cadence" {  } {  } 0 0 "2019.09.04.23:57:18 Info:     cadence" 0 0 "Shell" 0 -1 1567652238464 ""}
{ "Info" "hdl.var" "" "2019.09.04.23:57:18 Info:     cadence" {  } {  } 0 0 "2019.09.04.23:57:18 Info:     cadence" 0 0 "Shell" 0 -1 1567652238476 ""}
{ "Info" "ncsim_setup.sh" "" "2019.09.04.23:57:18 Info:     cadence" {  } {  } 0 0 "2019.09.04.23:57:18 Info:     cadence" 0 0 "Shell" 0 -1 1567652238497 ""}
{ "Info" " directory:" "" "2019.09.04.23:57:18 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" {  } {  } 0 0 "2019.09.04.23:57:18 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" 0 0 "Shell" 0 -1 1567652238504 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.09.04.23:57:18 Info:     aldec" {  } {  } 0 0 "2019.09.04.23:57:18 Info:     aldec" 0 0 "Shell" 0 -1 1567652238559 ""}
{ "Info" "." "" "2019.09.04.23:57:18 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" {  } {  } 0 0 "2019.09.04.23:57:18 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/simulation" 0 0 "Shell" 0 -1 1567652238559 ""}
{ "Info" "" "" "2019.09.04.23:57:18 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.09.04.23:57:18 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1567652238559 ""}
{ "Info" "" "" "2019.09.04.23:57:18 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.09.04.23:57:18 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1567652238560 ""}
{ "Info" "" "" "2019.09.04.23:57:18 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.09.04.23:57:18 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1567652238560 ""}
{ "Info" "" "" "2019.09.04.23:57:18 Info: qsys-generate C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3.qsys --block-symbol-file --output-directory=C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3 --family=\"Cyclone IV E\" --part=EP4CE30F23C7" {  } {  } 0 0 "2019.09.04.23:57:18 Info: qsys-generate C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3.qsys --block-symbol-file --output-directory=C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3 --family=\"Cyclone IV E\" --part=EP4CE30F23C7" 0 0 "Shell" 0 -1 1567652238561 ""}
{ "Info" "microarquiteturaGp3.qsys" "" "2019.09.04.23:57:18 Info: Loading problema3Gp3" {  } {  } 0 0 "2019.09.04.23:57:18 Info: Loading problema3Gp3" 0 0 "Shell" 0 -1 1567652238567 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Reading input file" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Reading input file" 0 0 "Shell" 0 -1 1567652239114 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding LCD_Custom_instruction_0 \[LCD_Custom_instruction 1.0\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding LCD_Custom_instruction_0 \[LCD_Custom_instruction 1.0\]" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module LCD_Custom_instruction_0" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module LCD_Custom_instruction_0" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module buttons" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding leds_columns \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding leds_columns \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module leds_columns" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module leds_columns" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding leds_rows \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding leds_rows \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1567652239115 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module leds_rows" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module leds_rows" 0 0 "Shell" 0 -1 1567652239124 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1567652239125 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1567652239126 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1567652239129 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1567652239129 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" 0 0 "Shell" 0 -1 1567652239131 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module rs232_0" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module rs232_0" 0 0 "Shell" 0 -1 1567652239131 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding uart_rx_0 \[uart_rx 1.0\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding uart_rx_0 \[uart_rx 1.0\]" 0 0 "Shell" 0 -1 1567652239132 ""}
{ "Warning" "" "" "2019.09.04.23:57:19 Warning: uart_rx_0: Component type uart_rx is not in the library" {  } {  } 0 0 "2019.09.04.23:57:19 Warning: uart_rx_0: Component type uart_rx is not in the library" 0 0 "Shell" 0 -1 1567652239132 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module uart_rx_0" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module uart_rx_0" 0 0 "Shell" 0 -1 1567652239132 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Adding uart_tx_0 \[uart_tx 1.0\]" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Adding uart_tx_0 \[uart_tx 1.0\]" 0 0 "Shell" 0 -1 1567652239132 ""}
{ "Warning" "" "" "2019.09.04.23:57:19 Warning: uart_tx_0: Component type uart_tx is not in the library" {  } {  } 0 0 "2019.09.04.23:57:19 Warning: uart_tx_0: Component type uart_tx is not in the library" 0 0 "Shell" 0 -1 1567652239132 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing module uart_tx_0" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing module uart_tx_0" 0 0 "Shell" 0 -1 1567652239135 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Building connections" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Building connections" 0 0 "Shell" 0 -1 1567652239135 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Parameterizing connections" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1567652239146 ""}
{ "Info" "" "" "2019.09.04.23:57:19 Info: Validating" {  } {  } 0 0 "2019.09.04.23:57:19 Info: Validating" 0 0 "Shell" 0 -1 1567652239146 ""}
{ "Info" "" "" "2019.09.04.23:57:20 Info: Done reading input file" {  } {  } 0 0 "2019.09.04.23:57:20 Info: Done reading input file" 0 0 "Shell" 0 -1 1567652240748 ""}
{ "Info" "" "" "2019.09.04.23:57:22 Info: microarquiteturaGp3.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.04.23:57:22 Info: microarquiteturaGp3.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1567652242448 ""}
{ "Info" "" "" "2019.09.04.23:57:22 Info: microarquiteturaGp3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.09.04.23:57:22 Info: microarquiteturaGp3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1567652242448 ""}
{ "Error" "rs232_0.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:57:22 Error: microarquiteturaGp3.clk_0.clk" {  } {  } 0 0 "2019.09.04.23:57:22 Error: microarquiteturaGp3.clk_0.clk" 0 0 "Shell" 0 -1 1567652242448 ""}
{ "Error" "uart_tx_0.nios_custom_instruction_slave: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:57:22 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" {  } {  } 0 0 "2019.09.04.23:57:22 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" 0 0 "Shell" 0 -1 1567652242448 ""}
{ "Error" "uart_rx_0.nios_custom_instruction_slave: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:57:22 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" {  } {  } 0 0 "2019.09.04.23:57:22 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" 0 0 "Shell" 0 -1 1567652242459 ""}
{ "Error" "rs232_0.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:57:22 Error: microarquiteturaGp3.clk_0.clk_reset" {  } {  } 0 0 "2019.09.04.23:57:22 Error: microarquiteturaGp3.clk_0.clk_reset" 0 0 "Shell" 0 -1 1567652242461 ""}
{ "Error" "rs232_0.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:57:22 Error: microarquiteturaGp3.nios2_qsys_0.debug_reset_request" {  } {  } 0 0 "2019.09.04.23:57:22 Error: microarquiteturaGp3.nios2_qsys_0.debug_reset_request" 0 0 "Shell" 0 -1 1567652242461 ""}
{ "Error" "" "" "2019.09.04.23:57:22 Error: microarquiteturaGp3.rs232_0: rs232_0.clk must be connected to a clock output" {  } {  } 0 0 "2019.09.04.23:57:22 Error: microarquiteturaGp3.rs232_0: rs232_0.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1567652242462 ""}
{ "Error" "" "" "2019.09.04.23:57:22 Error: microarquiteturaGp3.rs232_0: rs232_0.reset must be connected to a reset source" {  } {  } 0 0 "2019.09.04.23:57:22 Error: microarquiteturaGp3.rs232_0: rs232_0.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1567652242462 ""}
{ "Info" "" "" "2019.09.04.23:57:34 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.09.04.23:57:34 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1567652254609 ""}
{ "Info" "" "" "2019.09.04.23:57:34 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.09.04.23:57:34 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1567652254609 ""}
{ "Info" "" "" "2019.09.04.23:57:34 Info:" {  } {  } 0 0 "2019.09.04.23:57:34 Info:" 0 0 "Shell" 0 -1 1567652254609 ""}
{ "Info" "" "" "2019.09.04.23:57:34 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.09.04.23:57:34 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1567652254610 ""}
{ "Info" "" "" "2019.09.04.23:57:34 Info: qsys-generate C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3.qsys --synthesis=VERILOG --output-directory=C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3\\synthesis --family=\"Cyclone IV E\" --part=EP4CE30F23C7" {  } {  } 0 0 "2019.09.04.23:57:34 Info: qsys-generate C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3.qsys --synthesis=VERILOG --output-directory=C:\\Users\\Jaevillen\\Desktop\\problema3Gp3\\microarquiteturaGp3\\synthesis --family=\"Cyclone IV E\" --part=EP4CE30F23C7" 0 0 "Shell" 0 -1 1567652254611 ""}
{ "Info" "microarquiteturaGp3.qsys" "" "2019.09.04.23:57:34 Info: Loading problema3Gp3" {  } {  } 0 0 "2019.09.04.23:57:34 Info: Loading problema3Gp3" 0 0 "Shell" 0 -1 1567652254617 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Reading input file" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Reading input file" 0 0 "Shell" 0 -1 1567652255009 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding LCD_Custom_instruction_0 \[LCD_Custom_instruction 1.0\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding LCD_Custom_instruction_0 \[LCD_Custom_instruction 1.0\]" 0 0 "Shell" 0 -1 1567652255012 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module LCD_Custom_instruction_0" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module LCD_Custom_instruction_0" 0 0 "Shell" 0 -1 1567652255014 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1567652255015 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module buttons" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1567652255016 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1567652255017 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1567652255017 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1567652255018 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1567652255018 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding leds_columns \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding leds_columns \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1567652255019 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module leds_columns" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module leds_columns" 0 0 "Shell" 0 -1 1567652255020 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding leds_rows \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding leds_rows \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1567652255021 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module leds_rows" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module leds_rows" 0 0 "Shell" 0 -1 1567652255021 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1567652255022 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1567652255022 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1567652255024 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1567652255025 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" 0 0 "Shell" 0 -1 1567652255029 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module rs232_0" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module rs232_0" 0 0 "Shell" 0 -1 1567652255029 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding uart_rx_0 \[uart_rx 1.0\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding uart_rx_0 \[uart_rx 1.0\]" 0 0 "Shell" 0 -1 1567652255030 ""}
{ "Warning" "" "" "2019.09.04.23:57:35 Warning: uart_rx_0: Component type uart_rx is not in the library" {  } {  } 0 0 "2019.09.04.23:57:35 Warning: uart_rx_0: Component type uart_rx is not in the library" 0 0 "Shell" 0 -1 1567652255030 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module uart_rx_0" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module uart_rx_0" 0 0 "Shell" 0 -1 1567652255031 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Adding uart_tx_0 \[uart_tx 1.0\]" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Adding uart_tx_0 \[uart_tx 1.0\]" 0 0 "Shell" 0 -1 1567652255032 ""}
{ "Warning" "" "" "2019.09.04.23:57:35 Warning: uart_tx_0: Component type uart_tx is not in the library" {  } {  } 0 0 "2019.09.04.23:57:35 Warning: uart_tx_0: Component type uart_tx is not in the library" 0 0 "Shell" 0 -1 1567652255032 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing module uart_tx_0" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing module uart_tx_0" 0 0 "Shell" 0 -1 1567652255032 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Building connections" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Building connections" 0 0 "Shell" 0 -1 1567652255033 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Parameterizing connections" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1567652255035 ""}
{ "Info" "" "" "2019.09.04.23:57:35 Info: Validating" {  } {  } 0 0 "2019.09.04.23:57:35 Info: Validating" 0 0 "Shell" 0 -1 1567652255037 ""}
{ "Info" "" "" "2019.09.04.23:57:36 Info: Done reading input file" {  } {  } 0 0 "2019.09.04.23:57:36 Info: Done reading input file" 0 0 "Shell" 0 -1 1567652256172 ""}
{ "Info" "" "" "2019.09.04.23:57:37 Info: microarquiteturaGp3.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.04.23:57:37 Info: microarquiteturaGp3.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1567652257335 ""}
{ "Info" "" "" "2019.09.04.23:57:37 Info: microarquiteturaGp3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.09.04.23:57:37 Info: microarquiteturaGp3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1567652257335 ""}
{ "Error" "rs232_0.clock_reset: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:57:37 Error: microarquiteturaGp3.clk_0.clk" {  } {  } 0 0 "2019.09.04.23:57:37 Error: microarquiteturaGp3.clk_0.clk" 0 0 "Shell" 0 -1 1567652257338 ""}
{ "Error" "uart_tx_0.nios_custom_instruction_slave: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:57:37 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" {  } {  } 0 0 "2019.09.04.23:57:37 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" 0 0 "Shell" 0 -1 1567652257339 ""}
{ "Error" "uart_rx_0.nios_custom_instruction_slave: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:57:37 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" {  } {  } 0 0 "2019.09.04.23:57:37 Error: microarquiteturaGp3.nios2_qsys_0.custom_instruction_master" 0 0 "Shell" 0 -1 1567652257339 ""}
{ "Error" "rs232_0.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:57:37 Error: microarquiteturaGp3.clk_0.clk_reset" {  } {  } 0 0 "2019.09.04.23:57:37 Error: microarquiteturaGp3.clk_0.clk_reset" 0 0 "Shell" 0 -1 1567652257339 ""}
{ "Error" "rs232_0.clock_reset_reset: Missing connection end (try "Remove Dangling Connections")" "" "2019.09.04.23:57:37 Error: microarquiteturaGp3.nios2_qsys_0.debug_reset_request" {  } {  } 0 0 "2019.09.04.23:57:37 Error: microarquiteturaGp3.nios2_qsys_0.debug_reset_request" 0 0 "Shell" 0 -1 1567652257339 ""}
{ "Error" "" "" "2019.09.04.23:57:37 Error: microarquiteturaGp3.rs232_0: rs232_0.clk must be connected to a clock output" {  } {  } 0 0 "2019.09.04.23:57:37 Error: microarquiteturaGp3.rs232_0: rs232_0.clk must be connected to a clock output" 0 0 "Shell" 0 -1 1567652257340 ""}
{ "Error" "" "" "2019.09.04.23:57:37 Error: microarquiteturaGp3.rs232_0: rs232_0.reset must be connected to a reset source" {  } {  } 0 0 "2019.09.04.23:57:37 Error: microarquiteturaGp3.rs232_0: rs232_0.reset must be connected to a reset source" 0 0 "Shell" 0 -1 1567652257341 ""}
{ "Info" "" "" "2019.09.04.23:57:38 Info: microarquiteturaGp3: Generating microarquiteturaGp3 \"microarquiteturaGp3\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.09.04.23:57:38 Info: microarquiteturaGp3: Generating microarquiteturaGp3 \"microarquiteturaGp3\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1567652258238 ""}
{ "Error" "" "" "2019.09.04.23:57:39 Error: rs232_0_avalon_rs232_slave_translator.avalon_anti_slave_0: Cannot connect rs232_0_avalon_rs232_slave_translator.reset because rs232_0.reset is not connected. If rs232_0.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." {  } {  } 0 0 "2019.09.04.23:57:39 Error: rs232_0_avalon_rs232_slave_translator.avalon_anti_slave_0: Cannot connect rs232_0_avalon_rs232_slave_translator.reset because rs232_0.reset is not connected. If rs232_0.reset is exported, connect it to a reset bridge and export the bridge's reset input instead." 0 0 "Shell" 0 -1 1567652259609 ""}
{ "Info" "" "" "2019.09.04.23:57:40 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2019.09.04.23:57:40 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1567652260287 ""}
{ "Info" "" "" "2019.09.04.23:57:40 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" {  } {  } 0 0 "2019.09.04.23:57:40 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" 0 0 "Shell" 0 -1 1567652260292 ""}
{ "Info" "" "" "2019.09.04.23:57:40 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2019.09.04.23:57:40 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1567652260299 ""}
{ "Info" "" "" "2019.09.04.23:57:40 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" {  } {  } 0 0 "2019.09.04.23:57:40 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" 0 0 "Shell" 0 -1 1567652260306 ""}
{ "Warning" "" "" "2019.09.04.23:57:43 Warning: microarquiteturaGp3: \"No matching role found for clk_0:clk:clk_out (clk)\"" {  } {  } 0 0 "2019.09.04.23:57:43 Warning: microarquiteturaGp3: \"No matching role found for clk_0:clk:clk_out (clk)\"" 0 0 "Shell" 0 -1 1567652263574 ""}
{ "Warning" "" "" "2019.09.04.23:57:43 Warning: microarquiteturaGp3: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" {  } {  } 0 0 "2019.09.04.23:57:43 Warning: microarquiteturaGp3: \"No matching role found for clk_0:clk_reset:reset_n_out (reset)\"" 0 0 "Shell" 0 -1 1567652263575 ""}
{ "Warning" "" "" "2019.09.04.23:57:43 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0:debug_reset_request:debug_reset_request (reset)\"" {  } {  } 0 0 "2019.09.04.23:57:43 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0:debug_reset_request:debug_reset_request (reset)\"" 0 0 "Shell" 0 -1 1567652263575 ""}
{ "Warning" "" "" "2019.09.04.23:57:43 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 0 "2019.09.04.23:57:43 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" 0 0 "Shell" 0 -1 1567652263576 ""}
{ "Warning" "" "" "2019.09.04.23:57:43 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 0 "2019.09.04.23:57:43 Warning: microarquiteturaGp3: \"No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" 0 0 "Shell" 0 -1 1567652263576 ""}
{ "Info" "" "" "com.altera.hdlwriter.EntityWritingException: Connection  is not connected nios2_qsys_0:data_master -> ?" {  } {  } 0 0 "com.altera.hdlwriter.EntityWritingException: Connection  is not connected nios2_qsys_0:data_master -> ?" 0 0 "Shell" 0 -1 1567652263578 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:438)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:438)" 0 0 "Shell" 0 -1 1567652263578 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)" 0 0 "Shell" 0 -1 1567652263578 ""}
{ "Info" "" "" "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)" {  } {  } 0 0 "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)" 0 0 "Shell" 0 -1 1567652263578 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)" {  } {  } 0 0 "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)" 0 0 "Shell" 0 -1 1567652263578 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" {  } {  } 0 0 "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" 0 0 "Shell" 0 -1 1567652263578 ""}
{ "Info" "" "" "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" {  } {  } 0 0 "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" 0 0 "Shell" 0 -1 1567652263578 ""}
{ "Info" "" "" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)" {  } {  } 0 0 "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)" 0 0 "Shell" 0 -1 1567652263578 ""}
{ "Info" "" "" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)" {  } {  } 0 0 "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)" 0 0 "Shell" 0 -1 1567652263578 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" 0 0 "Shell" 0 -1 1567652263578 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:730)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:730)" 0 0 "Shell" 0 -1 1567652263579 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generateSynthesis(QsysGenerationTask.java:597)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generateSynthesis(QsysGenerationTask.java:597)" 0 0 "Shell" 0 -1 1567652263579 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generate(QsysGenerationTask.java:374)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.generate(QsysGenerationTask.java:374)" 0 0 "Shell" 0 -1 1567652263579 ""}
{ "Info" "" "" "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.run(QsysGenerationTask.java:127)" {  } {  } 0 0 "    at com.altera.sopceditor.tools.generation.QsysGenerationTask.run(QsysGenerationTask.java:127)" 0 0 "Shell" 0 -1 1567652263579 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.createGenerationTaskOuter(QsysGenerate.java:699)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.createGenerationTaskOuter(QsysGenerate.java:699)" 0 0 "Shell" 0 -1 1567652263580 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.runGenerationFlow(QsysGenerate.java:628)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.runGenerationFlow(QsysGenerate.java:628)" 0 0 "Shell" 0 -1 1567652263580 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.act(QsysGenerate.java:389)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.act(QsysGenerate.java:389)" 0 0 "Shell" 0 -1 1567652263580 ""}
{ "Info" "" "" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 0 "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" 0 0 "Shell" 0 -1 1567652263580 ""}
{ "Info" "" "" "    at com.altera.qsys.generate.QsysGenerate.main(QsysGenerate.java:180)" {  } {  } 0 0 "    at com.altera.qsys.generate.QsysGenerate.main(QsysGenerate.java:180)" 0 0 "Shell" 0 -1 1567652263580 ""}
{ "Info" "" "" "2019.09.04.23:57:43 Info: microarquiteturaGp3: Done \"microarquiteturaGp3\" with 1 modules, 0 files" {  } {  } 0 0 "2019.09.04.23:57:43 Info: microarquiteturaGp3: Done \"microarquiteturaGp3\" with 1 modules, 0 files" 0 0 "Shell" 0 -1 1567652263580 ""}
{ "Error" "" "" "2019.09.04.23:57:44 Error: qsys-generate failed with exit code 1: 8 Errors, 7 Warnings" {  } {  } 0 0 "2019.09.04.23:57:44 Error: qsys-generate failed with exit code 1: 8 Errors, 7 Warnings" 0 0 "Shell" 0 -1 1567652264080 ""}
{ "Info" "" "" "2019.09.04.23:57:44 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.09.04.23:57:44 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1567652264080 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "microarquiteturaGp3.BAK.qsys microarquiteturaGp3.qsys " "Restoring file \"microarquiteturaGp3.BAK.qsys\" to \"microarquiteturaGp3.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1567652265609 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "microarquiteturaGp3.qsys " "Error upgrading Platform Designer file \"microarquiteturaGp3.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1567652265612 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "microarquiteturaGp3.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"microarquiteturaGp3.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1567652265634 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1567652266545 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 28 s 16 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 28 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567652266563 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 04 23:57:46 2019 " "Processing ended: Wed Sep 04 23:57:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567652266563 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:39 " "Elapsed time: 00:04:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567652266563 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:02 " "Total CPU time (on all processors): 00:03:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567652266563 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1567652266563 ""}
