<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Short Circuit Detailed Reporting" />
<meta name="abstract" content="Short circuit detailed reports are written when two source nets match one layout net." />
<meta name="description" content="Short circuit detailed reports are written when two source nets match one layout net." />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id2144eeea-f2d1-41dd-bd4f-4c412300ac74" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Short Circuit Detailed Reporting</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Short Circuit Detailed Reporting" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id2144eeea-f2d1-41dd-bd4f-4c412300ac74">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Short Circuit Detailed Reporting</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">Short circuit
detailed reports are written when two source nets match one layout
net.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id2144eeea-f2d1-41dd-bd4f-4c412300ac74__id86ae0f8f-e55d-4bc5-824d-1d337a8f73cb"><p class="p">Detailed short circuit error reports are similar
to the open circuit errors described under “<a class="xref fm:HeadingAndPage" href="General_OpenCircuitDetailedReporting_idc9b5b0c4.html#idc9b5b0c4-d41c-4493-bddb-924bb1ca15ef__General_OpenCircuitDetailedReporting_idc9b5b0c4.xml#idc9b5b0c4-d41c-4493-bddb-924bb1ca15ef" title="Open circuit detailed reports are written when two layout nets match one source net.">Open Circuit Detailed Reporting</a>”.</p>
<div class="fig fignone" id="id2144eeea-f2d1-41dd-bd4f-4c412300ac74__idf03ef138-a782-471f-a047-915de6f0ed02"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Short Circuit Error</span><br /><div class="imagecenter"><img class="image imagecenter" height="105" src="../graphics/lvs_results16a.png" width="468" /></div><br /></div>
<p class="p">When <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Report Option', 'svrf_ur'); return false;">LVS Report Option</a> FX is used, the error is reported as follows:</p>
<pre class="pre codeblock leveled"><code>------------------------------------------------------------------------- 
                            Short circuit error 

LAYOUT net vss is a shorted net matching SOURCE nets vss and in 
------------------------------------------------------------------------- </code></pre><p class="p">The previous short circuit error is reported
when both layout nets involved in the discrepancy can be completely
analyzed, and it is established that they are shorted together. </p>
<p class="p">However, in more complex cases only a partial
analysis is performed. Consider the following case. The layout instance
pins are all on the same net, whereas the source has two nets for
the corresponding instances.</p>
<div class="p"><br /><div class="imagecenter"><img class="image imagecenter fmdpi:96" src="../graphics/lvs_results17a.png" /></div><br /></div>
<p class="p">The error is reported as follows:</p>
<pre class="pre codeblock leveled"><code>------------------------------------------------------------------------- 
                        Pin short-circuit error 

x10  inv                                             x10  inv 
  OUT: out                                             OUT: out 
  VCC: vcc                                             VCC: vcc 
  VSS: vss                                             VSS: vss 
  IN: in                                               ** in2 ** 
  ** missing net **                                    IN: in1 

Pin IN of LAYOUT instance x10[inv] connects to net in instead of (missing) 
LAYOUT net corresponding to SOURCE net in1 
Possibly LAYOUT net in is a shorted net matching SOURCE nets in2 and in1 
------------------------------------------------------------------------- </code></pre><p class="p">The report shows the matched subcircuits and
gate types, followed by the “pin name: net name” pairings. The layout
is missing a net, so the report indicates this. The tool sees that
the missing layout net ought to be connected to in2, so that appears
on the source side of the report.</p>
<p class="p">Because a complete analysis was not possible
in this case, the report can only suggest what might resolve the
error. Additional knowledge of the design and other errors is required
to determine what the correct course of action would be.</p>
<p class="p">In a more complex context, the short circuit
may be reported in the context of the pins involved, without the
suggestion to disconnect the layout nets. Consider the following
case. The bottom instances in layout and source could be matched,
but the other two contain a short circuit. </p>
<div class="p"><br /><div class="imagecenter"><img class="image imagecenter fmdpi:96" src="../graphics/lvs_results18a.png" /></div><br /></div>
<p class="p">The error is reported as follows:</p>
<pre class="pre codeblock leveled"><code>------------------------------------------------------------------------- 
                            Short-circuit error 

x1 inv                                                    x3 inv 
  OUT: c                                                    OUT: c 
  VCC: vcc                                                  VCC: vcc 
  VSS: vss                                                  VSS: vss 
  IN: in                                                    ** in ** 
  ** in1 **                                                 IN: in1 

x2 inv1                                                   x4 inv1 
  OUT: c                                                    OUT: c 
  VCC: vcc                                                  VCC: vcc 
  VSS: vss                                                  VSS: vss 
  IN: in                                                    ** in ** 
  ** in2 **                                                 IN: in2 

Pin IN of LAYOUT instance x1[inv] connects to net in instead of net in1 
Pin IN of LAYOUT instance x2[inv1] connects to net in instead of net in2 
------------------------------------------------------------------------- </code></pre><p class="p">In some cases, the layout nets corresponding
to some of the source nets involved in a short or open circuit error
are not present or cannot be detected. This is possibly due to other
errors. In this case, the layout error description refers to a “missing
net” that must correspond to the specified source net. In such cases,
the error analysis can usually analyze the shorted net and issue
the likely fix. </p>
<div class="p"><br /><div class="imagecenter"><img class="image imagecenter fmdpi:96" src="../graphics/lvs_results19a.png" /></div><br /></div>
<p class="p">The error is reported as follows:</p>
<pre class="pre codeblock leveled"><code>------------------------------------------------------------------------- 
                               Short-circuit error 

x1  inv                                                   x3  inv 
  OUT: c                                                    OUT: c 
  VCC: vcc                                                  VCC: vcc 
  VSS: vss                                                  VSS: vss 
  IN: in                                                    ** in ** 
  ** missing net **                                         IN: in1 

x2  inv1                                                  x4  inv1 
  OUT: c                                                    OUT: c 
  VCC: vcc                                                  VCC: vcc 
  VSS: vss                                                  VSS: vss 
  IN: in                                                    ** in ** 
  ** missing net **                                         IN: in2 

Pin IN of LAYOUT instance x1[inv] connects to net in instead of (missing) 
LAYOUT net corresponding to SOURCE net in1 
Pin IN of LAYOUT instance x2[inv1] connects to net in instead of (missing) 
LAYOUT net corresponding to SOURCE net in2 
Possibly shorted LAYOUT net in should match SOURCE nets in1, in2, and in 
------------------------------------------------------------------------- </code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_DetailedErrorAnalysisReporting_id76cb64cb.html" title="The detailed error analysis functionality is enabled using LVS Report Option FX in the rule file. When detailed error analysis is enabled, Calibre nmLVS performs additional analysis of discrepancies between layout and source.">Detailed Error Analysis Reporting</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Short Circuit Detailed Reporting"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_ShortCircuitDetailedReporting_id2144eeea.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>