// Seed: 3074899548
module module_0 ();
  for (genvar id_1 = -1'h0 * -1 == -1; -1; ++id_1) wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    output tri0 id_0,
    input  tri  _id_1,
    output tri1 id_2
);
  logic [1 : -1  ==  -1 'b0] id_4;
  wire id_5[-1 : 1 'b0 >=  id_1];
  module_0 modCall_1 ();
  assign id_0 = id_5;
endmodule
module module_2 #(
    parameter id_1 = 32'd92,
    parameter id_3 = 32'd86
) ();
  parameter id_1 = {1'b0, 1};
  bit id_2;
  always @(posedge id_1 * -1) begin : LABEL_0
    id_2 <= id_2;
  end
  assign module_0.id_1 = 0;
  wire [id_1 : 1 'h0] _id_3;
  wire [id_3  -  id_1 : -1] id_4;
  logic [(  -1  ) : -1  ==  id_3] id_5;
endmodule
