Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May  5 19:43:46 2023
| Host         : DESKTOP-US2MUQE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file phaser_datapath_control_sets_placed.rpt
| Design       : phaser_datapath
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             135 |           41 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+-------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | valid_reg_i_1_n_0 | FSM_sequential_state_reg[3]_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG |                   | FSM_sequential_state_reg[3]_i_2_n_0 |                4 |             11 |
|  clk_IBUF_BUFG | MidVal_next       | FSM_sequential_state_reg[3]_i_2_n_0 |                4 |             16 |
|  clk_IBUF_BUFG | output_next       | FSM_sequential_state_reg[3]_i_2_n_0 |                4 |             16 |
|  clk_IBUF_BUFG | up_reg_i_1_n_0    | FSM_sequential_state_reg[3]_i_2_n_0 |                5 |             17 |
|  clk_IBUF_BUFG | a_next            | FSM_sequential_state_reg[3]_i_2_n_0 |               14 |             37 |
|  clk_IBUF_BUFG | PrevInVal_next    | FSM_sequential_state_reg[3]_i_2_n_0 |               13 |             48 |
+----------------+-------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 11     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


