// Seed: 3532371322
module module_0 (
    output id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = id_1;
  logic id_3;
  type_1 id_4 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_0)
  );
  logic id_5;
  logic id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  input id_2;
  input id_1;
  logic id_5 = 1;
endmodule
