
*** Running vivado
    with args -log Sort.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Sort.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Sort.tcl -notrace
Command: synth_design -top Sort -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 411.102 ; gain = 96.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sort' [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sources_1/new/Sort.v:23]
INFO: [Synth 8-6157] synthesizing module 'CMP' [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sources_1/new/CMP.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/Study/Subject_L/COD_LAB/LAB2/Sort/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Study/Subject_L/COD_LAB/LAB2/Sort/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [F:/Study/Subject_L/COD_LAB/LAB2/Sort/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (2#1) [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sources_1/new/CMP.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (3#1) [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sources_1/new/Sort.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.605 ; gain = 150.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.605 ; gain = 150.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.605 ; gain = 150.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Sort_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Sort_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 809.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [F:/Study/Subject_L/COD_LAB/LAB2/Sort/ALU.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [F:/Study/Subject_L/COD_LAB/LAB2/Sort/ALU.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'tOUT1_reg' [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sources_1/new/Sort.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'tOUT2_reg' [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sources_1/new/Sort.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'tOUT3_reg' [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sources_1/new/Sort.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'tOUT4_reg' [F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.srcs/sources_1/new/Sort.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 6     
+---XORs : 
	   2 Input      4 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 26    
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sort 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 18    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (c12/ALUER/C_reg[3]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c12/ALUER/C_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c12/ALUER/C_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c12/ALUER/C_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c12/ALUER/F_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c12/ALUER/F_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c12/ALUER/F_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c13/ALUER/C_reg[3]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c13/ALUER/C_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c13/ALUER/C_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c13/ALUER/C_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c13/ALUER/F_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c13/ALUER/F_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c13/ALUER/F_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c14/ALUER/C_reg[3]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c14/ALUER/C_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c14/ALUER/C_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c14/ALUER/C_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c14/ALUER/F_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c14/ALUER/F_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c14/ALUER/F_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c23/ALUER/C_reg[3]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c23/ALUER/C_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c23/ALUER/C_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c23/ALUER/C_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c23/ALUER/F_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c23/ALUER/F_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c23/ALUER/F_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c24/ALUER/C_reg[3]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c24/ALUER/C_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c24/ALUER/C_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c24/ALUER/C_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c24/ALUER/F_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c24/ALUER/F_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c24/ALUER/F_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c34/ALUER/C_reg[3]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c34/ALUER/C_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c34/ALUER/C_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c34/ALUER/C_reg[0]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c34/ALUER/F_reg[2]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c34/ALUER/F_reg[1]) is unused and will be removed from module Sort.
WARNING: [Synth 8-3332] Sequential element (c34/ALUER/F_reg[0]) is unused and will be removed from module Sort.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |    10|
|3     |LUT4 |    10|
|4     |LUT5 |    26|
|5     |LUT6 |    20|
|6     |LD   |    16|
|7     |IBUF |    17|
|8     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   117|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 809.840 ; gain = 495.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 809.840 ; gain = 150.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 809.840 ; gain = 495.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 824.902 ; gain = 522.848
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/Study/Subject_L/COD_LAB/LAB2/Sort/Sort.runs/synth_1/Sort.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Sort_utilization_synth.rpt -pb Sort_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 824.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 10:22:19 2019...
