[hmc]
num_links = 4
link_width = 16
link_speed = 15000
block_size = 32
xbar_queue_depth = 6

[dram_structure]
protocol = HMC
bankgroups = 8
banks_per_group = 4
rows = 32768; 65536
columns = 64;
device_width = 64
num_dies = 8

[timing]
tCK = 1
CL = 15; tCAS
CWL = 15
tRCD = 8
tRP = 10
tRAS = 17
tRFC = 260
tREFI = 9364; average periodic refresh interval, 3.9us
tRRD_S = 5
tRRD_L = 5
tWTR_S = 3
tWTR_L = 3
tFAW = 27
tWR = 10
tCCD_S = 2
tCCD_L = 2
tXS = 12
tCKSRE = 1
tXP = 8
tRTP_L = 6
tRTP_S = 6
tRTRS = 0

[system]
channel_size = 512
channels = 16
bus_width = 64
address_mapping = chrabgbaroco
queue_structure = PER_BANK
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32
unified_queue = True


[CIM]
tsv_speed = 16; // bytes per ns
cim_group_per_channel = 2;
macs_per_bank = 4; // 500MHz
freq_mac = 0.5; GHz
cap_abuf = 512;
cap_bbuf = 512;
cap_sbuf = 4096;
cap_dbuf = 4096;
num_obuf = 8;
cap_obuf = 32768;


[other]
epoch_period = 1250000
output_level = 1

