Analysis & Synthesis report for skeleton
Tue Nov 22 16:07:22 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver
 11. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 19. Source assignments for processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 20. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_n6c1:auto_generated
 21. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated
 22. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: processor:myprocessor|imem:myimem|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2
 26. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 27. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 29. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 31. altpll Parameter Settings by Entity Instance
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 34. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8"
 35. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7"
 36. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6"
 37. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5"
 38. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4"
 39. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3"
 40. Port Connectivity Checks: "lcd:mylcd"
 41. Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"
 42. Port Connectivity Checks: "PS2_Interface:myps2"
 43. Port Connectivity Checks: "processor:myprocessor|control:ctrl_wb"
 44. Port Connectivity Checks: "processor:myprocessor|instruction_splitter:split_wb"
 45. Port Connectivity Checks: "processor:myprocessor|stage_MEM_WB:mem_wb"
 46. Port Connectivity Checks: "processor:myprocessor|control:ctrl_mem"
 47. Port Connectivity Checks: "processor:myprocessor|instruction_splitter:split_mem"
 48. Port Connectivity Checks: "processor:myprocessor|stage_EX_MEM:ex_mem"
 49. Port Connectivity Checks: "processor:myprocessor|stall_logic:sl|opcode_decode:dc"
 50. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe3"
 51. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe"
 52. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub2"
 53. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shiftXbits:sh3"
 54. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shift1bit:sh2"
 55. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub1"
 56. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shiftXbits:sh1"
 57. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2"
 58. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1"
 59. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|mux32:mx1"
 60. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|negate:n1|cla_mul:sub"
 61. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[64].my_dffe"
 62. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[63].my_dffe"
 63. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[62].my_dffe"
 64. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[61].my_dffe"
 65. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[60].my_dffe"
 66. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[59].my_dffe"
 67. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[58].my_dffe"
 68. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[57].my_dffe"
 69. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[56].my_dffe"
 70. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[55].my_dffe"
 71. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[54].my_dffe"
 72. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[53].my_dffe"
 73. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[52].my_dffe"
 74. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[51].my_dffe"
 75. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[50].my_dffe"
 76. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[49].my_dffe"
 77. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[48].my_dffe"
 78. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[47].my_dffe"
 79. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[46].my_dffe"
 80. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[45].my_dffe"
 81. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[44].my_dffe"
 82. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[43].my_dffe"
 83. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[42].my_dffe"
 84. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[41].my_dffe"
 85. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[40].my_dffe"
 86. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[39].my_dffe"
 87. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[38].my_dffe"
 88. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[37].my_dffe"
 89. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[36].my_dffe"
 90. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[35].my_dffe"
 91. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[34].my_dffe"
 92. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[33].my_dffe"
 93. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[32].my_dffe"
 94. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[31].my_dffe"
 95. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[30].my_dffe"
 96. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[29].my_dffe"
 97. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[28].my_dffe"
 98. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[27].my_dffe"
 99. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[26].my_dffe"
100. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[25].my_dffe"
101. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[24].my_dffe"
102. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[23].my_dffe"
103. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[22].my_dffe"
104. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[21].my_dffe"
105. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[20].my_dffe"
106. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[19].my_dffe"
107. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[18].my_dffe"
108. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[17].my_dffe"
109. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[16].my_dffe"
110. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[15].my_dffe"
111. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[14].my_dffe"
112. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[13].my_dffe"
113. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[12].my_dffe"
114. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[11].my_dffe"
115. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[10].my_dffe"
116. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[9].my_dffe"
117. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[8].my_dffe"
118. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[7].my_dffe"
119. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[6].my_dffe"
120. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[5].my_dffe"
121. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[4].my_dffe"
122. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[3].my_dffe"
123. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[2].my_dffe"
124. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[1].my_dffe"
125. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[0].my_dffe"
126. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|shift1bit65:sh"
127. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|cla_mul:addSub|cla8simple:adder3"
128. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1"
129. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[31].my_dffe"
130. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[30].my_dffe"
131. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[29].my_dffe"
132. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[28].my_dffe"
133. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[27].my_dffe"
134. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[26].my_dffe"
135. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[25].my_dffe"
136. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[24].my_dffe"
137. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[23].my_dffe"
138. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[22].my_dffe"
139. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[21].my_dffe"
140. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[20].my_dffe"
141. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[19].my_dffe"
142. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[18].my_dffe"
143. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[17].my_dffe"
144. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[16].my_dffe"
145. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[15].my_dffe"
146. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[14].my_dffe"
147. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[13].my_dffe"
148. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[12].my_dffe"
149. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[11].my_dffe"
150. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[10].my_dffe"
151. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[9].my_dffe"
152. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[8].my_dffe"
153. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[7].my_dffe"
154. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[6].my_dffe"
155. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[5].my_dffe"
156. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[4].my_dffe"
157. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[3].my_dffe"
158. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[2].my_dffe"
159. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[1].my_dffe"
160. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[0].my_dffe"
161. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe2"
162. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe1"
163. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|up_counter:counter"
164. Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv"
165. Port Connectivity Checks: "processor:myprocessor|as577_alu:alu|decoder:d1"
166. Port Connectivity Checks: "processor:myprocessor|cla:branch_addresser"
167. Port Connectivity Checks: "processor:myprocessor|jump_addresser:ja"
168. Port Connectivity Checks: "processor:myprocessor|control:ctrl_ex"
169. Port Connectivity Checks: "processor:myprocessor|stage_ID_EX:id_ex"
170. Port Connectivity Checks: "processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg"
171. Port Connectivity Checks: "processor:myprocessor|regfile_as577:rgfile|decoder:dc3"
172. Port Connectivity Checks: "processor:myprocessor|regfile_as577:rgfile|decoder:dc2"
173. Port Connectivity Checks: "processor:myprocessor|regfile_as577:rgfile|decoder:dc1"
174. Port Connectivity Checks: "processor:myprocessor|regfile_as577:rgfile"
175. Port Connectivity Checks: "processor:myprocessor|sign_extender:sx_id"
176. Port Connectivity Checks: "processor:myprocessor|control:ctrl_id|encode_ALUop:enc|mux4_5bit:mx"
177. Port Connectivity Checks: "processor:myprocessor|control:ctrl_id|opcode_decode:dec"
178. Port Connectivity Checks: "processor:myprocessor|control:ctrl_id"
179. Port Connectivity Checks: "processor:myprocessor|instruction_splitter:split_id"
180. Port Connectivity Checks: "processor:myprocessor|stage_IF_ID:if_id"
181. Port Connectivity Checks: "processor:myprocessor|imem:myimem"
182. Port Connectivity Checks: "processor:myprocessor|cla:add1|cla8:adder3"
183. Port Connectivity Checks: "processor:myprocessor|cla:add1"
184. Port Connectivity Checks: "processor:myprocessor|register:pc"
185. Port Connectivity Checks: "position_counter:pos_count"
186. Port Connectivity Checks: "pll:div"
187. Post-Synthesis Netlist Statistics for Top Partition
188. Elapsed Time Per Partition
189. Analysis & Synthesis Messages
190. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 22 16:07:22 2016           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; skeleton                                        ;
; Top-level Entity Name              ; skeleton                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 10,845                                          ;
;     Total combinational functions  ; 9,439                                           ;
;     Dedicated logic registers      ; 2,214                                           ;
; Total registers                    ; 2214                                            ;
; Total pins                         ; 154                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,725,888                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+
; index.mif                        ; yes             ; User Memory Initialization File  ; C:/Users/Student/adityasrinivasan/fpga-logo/src/index.mif                      ;         ;
; img_bars.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Student/adityasrinivasan/fpga-logo/src/img_bars.mif                   ;         ;
; imem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.mif                       ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.mif                       ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File       ; C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v                ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File            ; C:/Users/Student/adityasrinivasan/fpga-logo/src/Reset_Delay.v                  ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v                     ;         ;
; PS2_Interface.v                  ; yes             ; User Verilog HDL File            ; C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Interface.v                ;         ;
; PS2_Controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Controller.v               ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File       ; C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v                          ;         ;
; lcd.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/Student/adityasrinivasan/fpga-logo/src/lcd.sv                         ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v                         ;         ;
; Hexadecimal_To_Seven_Segment.v   ; yes             ; User Verilog HDL File            ; C:/Users/Student/adityasrinivasan/fpga-logo/src/Hexadecimal_To_Seven_Segment.v ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v                         ;         ;
; Altera_UP_PS2_Data_In.v          ; yes             ; User Verilog HDL File            ; C:/Users/Student/adityasrinivasan/fpga-logo/src/Altera_UP_PS2_Data_In.v        ;         ;
; Altera_UP_PS2_Command_Out.v      ; yes             ; User Verilog HDL File            ; C:/Users/Student/adityasrinivasan/fpga-logo/src/Altera_UP_PS2_Command_Out.v    ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v               ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File            ; C:/Users/Student/adityasrinivasan/fpga-logo/src/video_sync_generator.v         ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v                    ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v                     ;         ;
; processor_as577.v                ; yes             ; User Verilog HDL File            ; C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                      ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                  ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                 ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc               ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc               ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_2m81.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_2m81.tdf         ;         ;
; db/altsyncram_8vc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_8vc1.tdf         ;         ;
; db/altsyncram_n6c1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_n6c1.tdf         ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/adityasrinivasan/fpga-logo/src/db/decode_aaa.tdf              ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/adityasrinivasan/fpga-logo/src/db/mux_1pb.tdf                 ;         ;
; db/altsyncram_oob1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_oob1.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 10,845         ;
;                                             ;                ;
; Total combinational functions               ; 9439           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 8194           ;
;     -- 3 input functions                    ; 973            ;
;     -- <=2 input functions                  ; 272            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 9358           ;
;     -- arithmetic mode                      ; 81             ;
;                                             ;                ;
; Total registers                             ; 2214           ;
;     -- Dedicated logic registers            ; 2214           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 154            ;
; Total memory bits                           ; 2725888        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2203           ;
; Total fan-out                               ; 50148          ;
; Average fan-out                             ; 4.06           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |skeleton                                    ; 9439 (0)          ; 2214 (0)     ; 2725888     ; 0            ; 0       ; 0         ; 154  ; 0            ; |skeleton                                                                                                                                     ; skeleton                     ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex1|       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex1                                                                                                   ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex2|       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex2                                                                                                   ; Hexadecimal_To_Seven_Segment ; work         ;
;    |PS2_Interface:myps2|                     ; 41 (9)            ; 38 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2                                                                                                                 ; PS2_Interface                ; work         ;
;       |PS2_Controller:PS2|                   ; 32 (7)            ; 30 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2                                                                                              ; PS2_Controller               ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In| ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                            ; Altera_UP_PS2_Data_In        ; work         ;
;    |Reset_Delay:r0|                          ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                      ; Reset_Delay                  ; work         ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                    ; VGA_Audio_PLL                ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                            ; altpll                       ; work         ;
;    |lcd:mylcd|                               ; 390 (390)         ; 278 (278)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                                           ; lcd                          ; work         ;
;    |mapping:map|                             ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|mapping:map                                                                                                                         ; mapping                      ; work         ;
;    |processor:myprocessor|                   ; 8573 (2390)       ; 1801 (0)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor                                                                                                               ; processor                    ; work         ;
;       |as577_alu:alu|                        ; 636 (151)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|as577_alu:alu                                                                                                 ; as577_alu                    ; work         ;
;          |cla:c0|                            ; 246 (35)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|as577_alu:alu|cla:c0                                                                                          ; cla                          ; work         ;
;             |cla8:adder0|                    ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|as577_alu:alu|cla:c0|cla8:adder0                                                                              ; cla8                         ; work         ;
;             |cla8:adder1|                    ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|as577_alu:alu|cla:c0|cla8:adder1                                                                              ; cla8                         ; work         ;
;             |cla8:adder2|                    ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|as577_alu:alu|cla:c0|cla8:adder2                                                                              ; cla8                         ; work         ;
;             |cla8:adder3|                    ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|as577_alu:alu|cla:c0|cla8:adder3                                                                              ; cla8                         ; work         ;
;          |shiftXbits:sxb|                    ; 239 (239)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|as577_alu:alu|shiftXbits:sxb                                                                                  ; shiftXbits                   ; work         ;
;       |assign_alu_operands:asgn0|            ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|assign_alu_operands:asgn0                                                                                     ; assign_alu_operands          ; work         ;
;       |assign_registers:asgn2|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|assign_registers:asgn2                                                                                        ; assign_registers             ; work         ;
;       |assign_status:asgn_sts|               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|assign_status:asgn_sts                                                                                        ; assign_status                ; work         ;
;       |bypass_ex:bx|                         ; 18 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypass_ex:bx                                                                                                  ; bypass_ex                    ; work         ;
;          |equals_4bit:eq3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypass_ex:bx|equals_4bit:eq3                                                                                  ; equals_4bit                  ; work         ;
;       |bypass_mem:bm|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|bypass_mem:bm                                                                                                 ; bypass_mem                   ; work         ;
;       |cla:add1|                             ; 41 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla:add1                                                                                                      ; cla                          ; work         ;
;          |cla8:adder0|                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla:add1|cla8:adder0                                                                                          ; cla8                         ; work         ;
;          |cla8:adder1|                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla:add1|cla8:adder1                                                                                          ; cla8                         ; work         ;
;          |cla8:adder2|                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla:add1|cla8:adder2                                                                                          ; cla8                         ; work         ;
;          |cla8:adder3|                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla:add1|cla8:adder3                                                                                          ; cla8                         ; work         ;
;       |cla:branch_addresser|                 ; 61 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla:branch_addresser                                                                                          ; cla                          ; work         ;
;          |cla8:adder0|                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla:branch_addresser|cla8:adder0                                                                              ; cla8                         ; work         ;
;          |cla8:adder1|                       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla:branch_addresser|cla8:adder1                                                                              ; cla8                         ; work         ;
;          |cla8:adder2|                       ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla:branch_addresser|cla8:adder2                                                                              ; cla8                         ; work         ;
;          |cla8:adder3|                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|cla:branch_addresser|cla8:adder3                                                                              ; cla8                         ; work         ;
;       |control:ctrl_ex|                      ; 12 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|control:ctrl_ex                                                                                               ; control                      ; work         ;
;          |encode_ALUop:enc|                  ; 4 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|control:ctrl_ex|encode_ALUop:enc                                                                              ; encode_ALUop                 ; work         ;
;             |mux4_5bit:mx|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|control:ctrl_ex|encode_ALUop:enc|mux4_5bit:mx                                                                 ; mux4_5bit                    ; work         ;
;       |control:ctrl_id|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|control:ctrl_id                                                                                               ; control                      ; work         ;
;       |control:ctrl_mem|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|control:ctrl_mem                                                                                              ; control                      ; work         ;
;       |control:ctrl_wb|                      ; 6 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|control:ctrl_wb                                                                                               ; control                      ; work         ;
;          |opcode_decode:dec|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|control:ctrl_wb|opcode_decode:dec                                                                             ; opcode_decode                ; work         ;
;       |dmem:mydmem|                          ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:mydmem                                                                                                   ; dmem                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component                                                                   ; altsyncram                   ; work         ;
;             |altsyncram_8vc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated                                    ; altsyncram_8vc1              ; work         ;
;       |flush_logic:fl|                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|flush_logic:fl                                                                                                ; flush_logic                  ; work         ;
;       |imem:myimem|                          ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:myimem                                                                                                   ; imem                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component                                                                   ; altsyncram                   ; work         ;
;             |altsyncram_2m81:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated                                    ; altsyncram_2m81              ; work         ;
;       |is_not_zero:inz|                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|is_not_zero:inz                                                                                               ; is_not_zero                  ; work         ;
;       |jb_PC:jb|                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|jb_PC:jb                                                                                                      ; jb_PC                        ; work         ;
;       |multdiv_as577:multdiv|                ; 1013 (89)         ; 297 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv                                                                                         ; multdiv_as577                ; work         ;
;          |booth_mult:bm|                     ; 291 (0)           ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm                                                                           ; booth_mult                   ; work         ;
;             |boothCycle:bc1|                 ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1                                                            ; boothCycle                   ; work         ;
;                |cla_mul:addSub|              ; 32 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|cla_mul:addSub                                             ; cla_mul                      ; work         ;
;                   |cla8simple:adder0|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|cla_mul:addSub|cla8simple:adder0                           ; cla8simple                   ; work         ;
;                   |cla8simple:adder1|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|cla_mul:addSub|cla8simple:adder1                           ; cla8simple                   ; work         ;
;                   |cla8simple:adder2|        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|cla_mul:addSub|cla8simple:adder2                           ; cla8simple                   ; work         ;
;                   |cla8simple:adder3|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|cla_mul:addSub|cla8simple:adder3                           ; cla8simple                   ; work         ;
;             |boothCycle:bc2|                 ; 137 (38)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc2                                                            ; boothCycle                   ; work         ;
;                |cla_mul:addSub|              ; 99 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc2|cla_mul:addSub                                             ; cla_mul                      ; work         ;
;                   |cla8simple:adder0|        ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc2|cla_mul:addSub|cla8simple:adder0                           ; cla8simple                   ; work         ;
;                   |cla8simple:adder1|        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc2|cla_mul:addSub|cla8simple:adder1                           ; cla8simple                   ; work         ;
;                   |cla8simple:adder2|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc2|cla_mul:addSub|cla8simple:adder2                           ; cla8simple                   ; work         ;
;                   |cla8simple:adder3|        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc2|cla_mul:addSub|cla8simple:adder3                           ; cla8simple                   ; work         ;
;             |checkMultException:cme|         ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|checkMultException:cme                                                    ; checkMultException           ; work         ;
;             |isCountZerobit6:icz|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|isCountZerobit6:icz                                                       ; isCountZerobit6              ; work         ;
;             |mux65:mx|                       ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|mux65:mx                                                                  ; mux65                        ; work         ;
;             |register65:rg|                  ; 0 (0)             ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg                                                             ; register65                   ; work         ;
;                |dffeveri:loop1[0].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[0].my_dffe                                   ; dffeveri                     ; work         ;
;                |dffeveri:loop1[10].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[10].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[11].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[11].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[12].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[12].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[13].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[13].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[14].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[14].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[15].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[15].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[16].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[16].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[17].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[17].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[18].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[18].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[19].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[19].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[1].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[1].my_dffe                                   ; dffeveri                     ; work         ;
;                |dffeveri:loop1[20].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[20].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[21].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[21].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[22].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[22].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[23].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[23].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[24].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[24].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[25].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[25].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[26].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[26].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[27].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[27].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[28].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[28].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[29].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[29].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[2].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[2].my_dffe                                   ; dffeveri                     ; work         ;
;                |dffeveri:loop1[30].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[30].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[31].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[31].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[32].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[32].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[33].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[33].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[34].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[34].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[35].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[35].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[36].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[36].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[37].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[37].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[38].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[38].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[39].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[39].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[3].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[3].my_dffe                                   ; dffeveri                     ; work         ;
;                |dffeveri:loop1[40].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[40].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[41].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[41].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[42].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[42].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[43].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[43].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[44].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[44].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[45].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[45].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[46].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[46].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[47].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[47].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[48].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[48].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[49].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[49].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[4].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[4].my_dffe                                   ; dffeveri                     ; work         ;
;                |dffeveri:loop1[50].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[50].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[51].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[51].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[52].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[52].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[53].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[53].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[54].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[54].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[55].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[55].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[56].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[56].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[57].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[57].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[58].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[58].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[59].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[59].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[5].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[5].my_dffe                                   ; dffeveri                     ; work         ;
;                |dffeveri:loop1[60].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[60].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[61].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[61].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[62].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[62].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[63].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[63].my_dffe                                  ; dffeveri                     ; work         ;
;                |dffeveri:loop1[6].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[6].my_dffe                                   ; dffeveri                     ; work         ;
;                |dffeveri:loop1[7].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[7].my_dffe                                   ; dffeveri                     ; work         ;
;                |dffeveri:loop1[8].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[8].my_dffe                                   ; dffeveri                     ; work         ;
;                |dffeveri:loop1[9].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[9].my_dffe                                   ; dffeveri                     ; work         ;
;          |dffeveri:dffe1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe1                                                                          ; dffeveri                     ; work         ;
;          |dffeveri:dffe2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe2                                                                          ; dffeveri                     ; work         ;
;          |dffeveri:dffe3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe3                                                                          ; dffeveri                     ; work         ;
;          |dffeveri:dffe|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe                                                                           ; dffeveri                     ; work         ;
;          |div:d|                             ; 547 (1)           ; 63 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d                                                                                   ; div                          ; work         ;
;             |division_cycle:dc|              ; 482 (1)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc                                                                 ; division_cycle               ; work         ;
;                |cla_mul:sub1|                ; 71 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub1                                                    ; cla_mul                      ; work         ;
;                   |cla8simple:adder0|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub1|cla8simple:adder0                                  ; cla8simple                   ; work         ;
;                   |cla8simple:adder1|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub1|cla8simple:adder1                                  ; cla8simple                   ; work         ;
;                   |cla8simple:adder2|        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub1|cla8simple:adder2                                  ; cla8simple                   ; work         ;
;                   |cla8simple:adder3|        ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub1|cla8simple:adder3                                  ; cla8simple                   ; work         ;
;                |cla_mul:sub2|                ; 106 (18)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub2                                                    ; cla_mul                      ; work         ;
;                   |cla8simple:adder0|        ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub2|cla8simple:adder0                                  ; cla8simple                   ; work         ;
;                   |cla8simple:adder1|        ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub2|cla8simple:adder1                                  ; cla8simple                   ; work         ;
;                   |cla8simple:adder2|        ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub2|cla8simple:adder2                                  ; cla8simple                   ; work         ;
;                   |cla8simple:adder3|        ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub2|cla8simple:adder3                                  ; cla8simple                   ; work         ;
;                |lt:lt1|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|lt:lt1                                                          ; lt                           ; work         ;
;                |shiftXbits:sh1|              ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shiftXbits:sh1                                                  ; shiftXbits                   ; work         ;
;                |shiftXbits:sh3|              ; 141 (141)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shiftXbits:sh3                                                  ; shiftXbits                   ; work         ;
;             |mux32:mx1|                      ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|mux32:mx1                                                                         ; mux32                        ; work         ;
;             |register32:rg1|                 ; 0 (0)             ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1                                                                    ; register32                   ; work         ;
;                |dffeveri:loop1[0].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[0].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[10].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[10].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[11].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[11].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[12].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[12].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[13].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[13].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[14].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[14].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[15].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[15].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[16].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[16].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[17].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[17].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[18].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[18].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[19].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[19].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[1].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[1].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[20].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[20].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[21].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[21].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[22].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[22].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[23].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[23].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[24].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[24].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[25].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[25].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[26].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[26].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[27].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[27].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[28].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[28].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[29].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[29].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[2].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[2].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[30].my_dffe|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[30].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[3].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[3].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[4].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[4].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[5].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[5].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[6].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[6].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[7].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[7].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[8].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[8].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[9].my_dffe|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[9].my_dffe                                          ; dffeveri                     ; work         ;
;             |register32:rg2|                 ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2                                                                    ; register32                   ; work         ;
;                |dffeveri:loop1[0].my_dffe|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[0].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[10].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[10].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[11].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[11].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[12].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[12].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[13].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[13].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[14].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[14].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[15].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[15].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[16].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[16].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[17].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[17].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[18].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[18].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[19].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[19].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[1].my_dffe|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[1].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[20].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[20].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[21].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[21].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[22].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[22].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[23].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[23].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[24].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[24].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[25].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[25].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[26].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[26].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[27].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[27].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[28].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[28].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[29].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[29].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[2].my_dffe|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[2].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[30].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[30].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[31].my_dffe|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[31].my_dffe                                         ; dffeveri                     ; work         ;
;                |dffeveri:loop1[3].my_dffe|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[3].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[4].my_dffe|   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[4].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[5].my_dffe|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[5].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[6].my_dffe|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[6].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[7].my_dffe|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[7].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[8].my_dffe|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[8].my_dffe                                          ; dffeveri                     ; work         ;
;                |dffeveri:loop1[9].my_dffe|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[9].my_dffe                                          ; dffeveri                     ; work         ;
;          |negate:n1|                         ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n1                                                                               ; negate                       ; work         ;
;             |cla_mul:sub|                    ; 39 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n1|cla_mul:sub                                                                   ; cla_mul                      ; work         ;
;                |cla8simple:adder0|           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n1|cla_mul:sub|cla8simple:adder0                                                 ; cla8simple                   ; work         ;
;                |cla8simple:adder1|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n1|cla_mul:sub|cla8simple:adder1                                                 ; cla8simple                   ; work         ;
;                |cla8simple:adder2|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n1|cla_mul:sub|cla8simple:adder2                                                 ; cla8simple                   ; work         ;
;                |cla8simple:adder3|           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n1|cla_mul:sub|cla8simple:adder3                                                 ; cla8simple                   ; work         ;
;          |negate:n2|                         ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n2                                                                               ; negate                       ; work         ;
;             |cla_mul:sub|                    ; 17 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n2|cla_mul:sub                                                                   ; cla_mul                      ; work         ;
;                |cla8simple:adder0|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n2|cla_mul:sub|cla8simple:adder0                                                 ; cla8simple                   ; work         ;
;                |cla8simple:adder1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n2|cla_mul:sub|cla8simple:adder1                                                 ; cla8simple                   ; work         ;
;                |cla8simple:adder3|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n2|cla_mul:sub|cla8simple:adder3                                                 ; cla8simple                   ; work         ;
;          |negate:n3|                         ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n3                                                                               ; negate                       ; work         ;
;             |cla_mul:sub|                    ; 21 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n3|cla_mul:sub                                                                   ; cla_mul                      ; work         ;
;                |cla8simple:adder0|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n3|cla_mul:sub|cla8simple:adder0                                                 ; cla8simple                   ; work         ;
;                |cla8simple:adder1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n3|cla_mul:sub|cla8simple:adder1                                                 ; cla8simple                   ; work         ;
;                |cla8simple:adder3|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|negate:n3|cla_mul:sub|cla8simple:adder3                                                 ; cla8simple                   ; work         ;
;          |register32:rg1|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1                                                                          ; register32                   ; work         ;
;             |dffeveri:loop1[0].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[0].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[10].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[10].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[11].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[11].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[12].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[12].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[13].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[13].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[14].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[14].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[15].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[15].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[16].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[16].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[17].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[17].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[18].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[18].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[19].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[19].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[1].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[1].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[20].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[20].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[21].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[21].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[22].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[22].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[23].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[23].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[24].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[24].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[25].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[25].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[26].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[26].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[27].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[27].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[28].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[28].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[29].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[29].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[2].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[2].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[30].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[30].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[31].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[31].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[3].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[3].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[4].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[4].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[5].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[5].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[6].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[6].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[7].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[7].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[8].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[8].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[9].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[9].my_dffe                                                ; dffeveri                     ; work         ;
;          |register32:rg2|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2                                                                          ; register32                   ; work         ;
;             |dffeveri:loop1[0].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[0].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[10].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[10].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[11].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[11].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[12].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[12].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[13].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[13].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[14].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[14].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[15].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[15].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[16].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[16].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[17].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[17].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[18].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[18].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[19].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[19].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[1].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[1].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[20].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[20].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[21].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[21].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[22].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[22].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[23].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[23].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[24].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[24].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[25].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[25].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[26].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[26].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[27].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[27].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[28].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[28].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[29].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[29].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[2].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[2].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[30].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[30].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[31].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[31].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[3].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[3].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[4].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[4].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[5].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[5].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[6].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[6].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[7].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[7].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[8].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[8].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[9].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[9].my_dffe                                                ; dffeveri                     ; work         ;
;          |register32:rg3|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3                                                                          ; register32                   ; work         ;
;             |dffeveri:loop1[0].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[0].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[10].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[10].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[11].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[11].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[12].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[12].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[13].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[13].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[14].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[14].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[15].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[15].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[16].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[16].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[17].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[17].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[18].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[18].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[19].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[19].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[1].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[1].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[20].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[20].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[21].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[21].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[22].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[22].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[23].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[23].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[24].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[24].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[25].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[25].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[26].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[26].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[27].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[27].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[28].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[28].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[29].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[29].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[2].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[2].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[30].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[30].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[31].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[31].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[3].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[3].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[4].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[4].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[5].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[5].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[6].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[6].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[7].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[7].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[8].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[8].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[9].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg3|dffeveri:loop1[9].my_dffe                                                ; dffeveri                     ; work         ;
;          |register32:rg4|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4                                                                          ; register32                   ; work         ;
;             |dffeveri:loop1[0].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[0].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[10].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[10].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[11].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[11].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[12].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[12].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[13].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[13].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[14].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[14].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[15].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[15].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[16].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[16].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[17].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[17].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[18].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[18].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[19].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[19].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[1].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[1].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[20].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[20].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[21].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[21].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[22].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[22].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[23].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[23].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[24].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[24].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[25].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[25].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[26].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[26].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[27].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[27].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[28].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[28].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[29].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[29].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[2].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[2].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[30].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[30].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[31].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[31].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[3].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[3].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[4].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[4].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[5].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[5].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[6].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[6].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[7].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[7].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[8].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[8].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[9].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg4|dffeveri:loop1[9].my_dffe                                                ; dffeveri                     ; work         ;
;          |register32:rg5|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5                                                                          ; register32                   ; work         ;
;             |dffeveri:loop1[0].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[0].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[10].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[10].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[11].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[11].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[12].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[12].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[13].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[13].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[14].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[14].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[15].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[15].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[16].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[16].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[17].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[17].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[18].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[18].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[19].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[19].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[1].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[1].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[20].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[20].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[21].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[21].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[22].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[22].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[23].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[23].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[24].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[24].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[25].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[25].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[26].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[26].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[27].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[27].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[28].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[28].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[29].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[29].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[2].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[2].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[30].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[30].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[31].my_dffe|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[31].my_dffe                                               ; dffeveri                     ; work         ;
;             |dffeveri:loop1[3].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[3].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[4].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[4].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[5].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[5].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[6].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[6].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[7].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[7].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[8].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[8].my_dffe                                                ; dffeveri                     ; work         ;
;             |dffeveri:loop1[9].my_dffe|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg5|dffeveri:loop1[9].my_dffe                                                ; dffeveri                     ; work         ;
;          |up_counter:counter|                ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|up_counter:counter                                                                      ; up_counter                   ; work         ;
;       |mux4_32bit:mx_bypassA|                ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux4_32bit:mx_bypassA                                                                                         ; mux4_32bit                   ; work         ;
;       |mux4_32bit:mx_bypassB|                ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux4_32bit:mx_bypassB                                                                                         ; mux4_32bit                   ; work         ;
;       |regfile_as577:rgfile|                 ; 4082 (4038)       ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile                                                                                          ; regfile_as577                ; work         ;
;          |decoder:dc1|                       ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|decoder:dc1                                                                              ; decoder                      ; work         ;
;          |register:loop1[10].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[10].rg                                                                    ; register                     ; work         ;
;          |register:loop1[11].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[11].rg                                                                    ; register                     ; work         ;
;          |register:loop1[12].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[12].rg                                                                    ; register                     ; work         ;
;          |register:loop1[13].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[13].rg                                                                    ; register                     ; work         ;
;          |register:loop1[14].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[14].rg                                                                    ; register                     ; work         ;
;          |register:loop1[15].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[15].rg                                                                    ; register                     ; work         ;
;          |register:loop1[16].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[16].rg                                                                    ; register                     ; work         ;
;          |register:loop1[17].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[17].rg                                                                    ; register                     ; work         ;
;          |register:loop1[18].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[18].rg                                                                    ; register                     ; work         ;
;          |register:loop1[19].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[19].rg                                                                    ; register                     ; work         ;
;          |register:loop1[1].rg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[1].rg                                                                     ; register                     ; work         ;
;          |register:loop1[20].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[20].rg                                                                    ; register                     ; work         ;
;          |register:loop1[21].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[21].rg                                                                    ; register                     ; work         ;
;          |register:loop1[22].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[22].rg                                                                    ; register                     ; work         ;
;          |register:loop1[23].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[23].rg                                                                    ; register                     ; work         ;
;          |register:loop1[24].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[24].rg                                                                    ; register                     ; work         ;
;          |register:loop1[25].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[25].rg                                                                    ; register                     ; work         ;
;          |register:loop1[26].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[26].rg                                                                    ; register                     ; work         ;
;          |register:loop1[27].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[27].rg                                                                    ; register                     ; work         ;
;          |register:loop1[28].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[28].rg                                                                    ; register                     ; work         ;
;          |register:loop1[29].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[29].rg                                                                    ; register                     ; work         ;
;          |register:loop1[2].rg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[2].rg                                                                     ; register                     ; work         ;
;          |register:loop1[30].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[30].rg                                                                    ; register                     ; work         ;
;          |register:loop1[31].rg|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[31].rg                                                                    ; register                     ; work         ;
;          |register:loop1[3].rg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[3].rg                                                                     ; register                     ; work         ;
;          |register:loop1[4].rg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[4].rg                                                                     ; register                     ; work         ;
;          |register:loop1[5].rg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[5].rg                                                                     ; register                     ; work         ;
;          |register:loop1[6].rg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[6].rg                                                                     ; register                     ; work         ;
;          |register:loop1[7].rg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[7].rg                                                                     ; register                     ; work         ;
;          |register:loop1[8].rg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[8].rg                                                                     ; register                     ; work         ;
;          |register:loop1[9].rg|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile_as577:rgfile|register:loop1[9].rg                                                                     ; register                     ; work         ;
;       |register27:rg_sts|                    ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register27:rg_sts                                                                                             ; register27                   ; work         ;
;       |register5:reg_num|                    ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register5:reg_num                                                                                             ; register5                    ; work         ;
;       |register:pc|                          ; 4 (4)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|register:pc                                                                                                   ; register                     ; work         ;
;       |stage_EX_MEM:ex_mem|                  ; 4 (0)             ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_EX_MEM:ex_mem                                                                                           ; stage_EX_MEM                 ; work         ;
;          |register:rg1|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_EX_MEM:ex_mem|register:rg1                                                                              ; register                     ; work         ;
;          |register:rg2|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_EX_MEM:ex_mem|register:rg2                                                                              ; register                     ; work         ;
;          |register:rg3|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_EX_MEM:ex_mem|register:rg3                                                                              ; register                     ; work         ;
;          |register:rg4|                      ; 4 (4)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_EX_MEM:ex_mem|register:rg4                                                                              ; register                     ; work         ;
;       |stage_ID_EX:id_ex|                    ; 20 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_ID_EX:id_ex                                                                                             ; stage_ID_EX                  ; work         ;
;          |register:rg1|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_ID_EX:id_ex|register:rg1                                                                                ; register                     ; work         ;
;          |register:rg2|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_ID_EX:id_ex|register:rg2                                                                                ; register                     ; work         ;
;          |register:rg3|                      ; 10 (10)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_ID_EX:id_ex|register:rg3                                                                                ; register                     ; work         ;
;          |register:rg4|                      ; 10 (10)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_ID_EX:id_ex|register:rg4                                                                                ; register                     ; work         ;
;       |stage_IF_ID:if_id|                    ; 2 (0)             ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_IF_ID:if_id                                                                                             ; stage_IF_ID                  ; work         ;
;          |register:rg1|                      ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_IF_ID:if_id|register:rg1                                                                                ; register                     ; work         ;
;          |register:rg2|                      ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_IF_ID:if_id|register:rg2                                                                                ; register                     ; work         ;
;       |stage_MEM_WB:mem_wb|                  ; 0 (0)             ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_MEM_WB:mem_wb                                                                                           ; stage_MEM_WB                 ; work         ;
;          |register:rg1|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_MEM_WB:mem_wb|register:rg1                                                                              ; register                     ; work         ;
;          |register:rg2|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_MEM_WB:mem_wb|register:rg2                                                                              ; register                     ; work         ;
;          |register:rg3|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_MEM_WB:mem_wb|register:rg3                                                                              ; register                     ; work         ;
;          |register:rg4|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stage_MEM_WB:mem_wb|register:rg4                                                                              ; register                     ; work         ;
;       |stall_logic:sl|                       ; 18 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stall_logic:sl                                                                                                ; stall_logic                  ; work         ;
;          |equals_4bit:eq0|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stall_logic:sl|equals_4bit:eq0                                                                                ; equals_4bit                  ; work         ;
;          |equals_4bit:eq1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|stall_logic:sl|equals_4bit:eq1                                                                                ; equals_4bit                  ; work         ;
;    |vga_controller:vga_ins|                  ; 342 (20)          ; 76 (46)      ; 2463744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                              ; vga_controller               ; work         ;
;       |img_data:img_data_inst|               ; 278 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst                                                                                       ; img_data                     ; work         ;
;          |altsyncram:altsyncram_component|   ; 278 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;             |altsyncram_n6c1:auto_generated| ; 278 (0)           ; 6 (6)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_n6c1:auto_generated                        ; altsyncram_n6c1              ; work         ;
;                |decode_aaa:rden_decode|      ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_n6c1:auto_generated|decode_aaa:rden_decode ; decode_aaa                   ; work         ;
;                |mux_1pb:mux2|                ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_n6c1:auto_generated|mux_1pb:mux2           ; mux_1pb                      ; work         ;
;       |img_index:img_index_inst|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                     ; img_index                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                     ; altsyncram                   ; work         ;
;             |altsyncram_oob1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated                      ; altsyncram_oob1              ; work         ;
;       |video_sync_generator:LTM_ins|         ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                 ; video_sync_generator         ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------+
; Name                                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF          ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------+
; processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072  ; dmem.mif     ;
; processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM               ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072  ; imem.mif     ;
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_n6c1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM         ; 307200       ; 8            ; --           ; --           ; 2457600 ; img_bars.mif ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; 256          ; 24           ; --           ; --           ; 6144    ; index.mif    ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div                           ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|dmem:mydmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|imem:myimem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1|dffeveri:loop1[31].my_dffe|q                                         ; Lost fanout                                                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[0].my_dffe                                                      ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[1].my_dffe                                                      ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[2].my_dffe                                                      ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[3].my_dffe                                                      ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[4].my_dffe                                                      ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[5].my_dffe                                                      ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[6].my_dffe                                                      ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[7].my_dffe                                                      ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[8].my_dffe                                                      ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[9].my_dffe                                                      ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[10].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[11].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[12].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[13].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[14].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[15].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[16].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[17].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[18].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[19].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[20].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[21].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[22].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[23].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[24].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[25].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[26].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[27].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[28].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[29].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[30].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg|loop1[31].my_dffe                                                     ; Stuck at GND due to stuck port clock_enable                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[0..7]                                                                             ; Lost fanout                                                                                                      ;
; lcd:mylcd|state2[2..30]                                                                                                               ; Merged with lcd:mylcd|state2[31]                                                                                 ;
; lcd:mylcd|state1[2..9,11..31]                                                                                                         ; Merged with lcd:mylcd|state1[10]                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                    ; Merged with PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]      ;
; processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[64].my_dffe|q                                  ; Merged with processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[63].my_dffe|q ;
; lcd:mylcd|state2[31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|line1[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; lcd:mylcd|state1[10]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port data_in                                                                           ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Lost fanout                                                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                                                                      ;
; Total Number of Removed Registers = 218                                                                                               ;                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2],                                       ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,  ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                  ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                               ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                               ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                      ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR, ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[3]                                                                                ; Lost Fanouts              ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[4],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[5],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[6],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[7]                                                                             ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[0][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[1][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[2][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[3][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[4][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[5][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[6][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[7][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[8][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[9][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[10][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[11][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[12][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[13][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[14][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[15][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                  ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2214  ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 62    ;
; Number of registers using Asynchronous Clear ; 1822  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1582  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Inverted Register Statistics                                                    ;
+-----------------------------------------------------------------------+---------+
; Inverted Register                                                     ; Fan out ;
+-----------------------------------------------------------------------+---------+
; processor:myprocessor|multdiv_as577:multdiv|up_counter:counter|out[4] ; 167     ;
; processor:myprocessor|multdiv_as577:multdiv|up_counter:counter|out[2] ; 86      ;
; processor:myprocessor|multdiv_as577:multdiv|up_counter:counter|out[1] ; 108     ;
; lcd:mylcd|line1[13][5]                                                ; 1       ;
; lcd:mylcd|line1[7][5]                                                 ; 1       ;
; lcd:mylcd|line1[15][5]                                                ; 1       ;
; lcd:mylcd|line1[5][5]                                                 ; 1       ;
; lcd:mylcd|line1[8][5]                                                 ; 1       ;
; lcd:mylcd|line1[2][5]                                                 ; 1       ;
; lcd:mylcd|line1[10][5]                                                ; 1       ;
; lcd:mylcd|line1[0][5]                                                 ; 1       ;
; lcd:mylcd|line1[9][5]                                                 ; 1       ;
; lcd:mylcd|line1[3][5]                                                 ; 1       ;
; lcd:mylcd|line1[11][5]                                                ; 1       ;
; lcd:mylcd|line1[1][5]                                                 ; 1       ;
; lcd:mylcd|line1[6][5]                                                 ; 1       ;
; lcd:mylcd|line1[12][5]                                                ; 1       ;
; lcd:mylcd|line1[14][5]                                                ; 1       ;
; lcd:mylcd|line1[4][5]                                                 ; 1       ;
; lcd:mylcd|line2[9][5]                                                 ; 3       ;
; lcd:mylcd|line2[11][5]                                                ; 3       ;
; lcd:mylcd|line2[15][5]                                                ; 3       ;
; lcd:mylcd|line2[13][5]                                                ; 3       ;
; lcd:mylcd|line2[0][5]                                                 ; 3       ;
; lcd:mylcd|line2[2][5]                                                 ; 3       ;
; lcd:mylcd|line2[6][5]                                                 ; 3       ;
; lcd:mylcd|line2[4][5]                                                 ; 3       ;
; lcd:mylcd|line2[8][5]                                                 ; 3       ;
; lcd:mylcd|line2[10][5]                                                ; 3       ;
; lcd:mylcd|line2[14][5]                                                ; 3       ;
; lcd:mylcd|line2[12][5]                                                ; 3       ;
; lcd:mylcd|line2[1][5]                                                 ; 3       ;
; lcd:mylcd|line2[3][5]                                                 ; 3       ;
; lcd:mylcd|line2[7][5]                                                 ; 3       ;
; lcd:mylcd|line2[5][5]                                                 ; 3       ;
; processor:myprocessor|multdiv_as577:multdiv|up_counter:counter|out[5] ; 5       ;
; Total number of inverted registers = 36                               ;         ;
+-----------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|last_data_received[0]                                                                    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|register32:rg1|dffeveri:loop1[21].my_dffe|q                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |skeleton|processor:myprocessor|stage_IF_ID:if_id|register:rg1|loop1[24].my_dffe                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[63].my_dffe|q         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[0][2]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[1][4]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[2][2]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[3][2]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[4][3]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[5][6]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[6][4]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[7][6]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[8][6]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[9][2]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[10][6]                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[11][2]                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[12][6]                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[13][4]                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[14][4]                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[15][3]                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|lcd:mylcd|ptr[3]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|mstart                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|index[4]                                                                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5]         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2|dffeveri:loop1[4].my_dffe|q                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |skeleton|processor:myprocessor|register:pc|loop1[30].my_dffe                                                          ;
; 6:1                ; 27 bits   ; 108 LEs       ; 81 LEs               ; 27 LEs                 ; Yes        ; |skeleton|processor:myprocessor|register:pc|loop1[18].my_dffe                                                          ;
; 128:1              ; 32 bits   ; 2720 LEs      ; 2048 LEs             ; 672 LEs                ; Yes        ; |skeleton|processor:myprocessor|stage_ID_EX:id_ex|register:rg4|loop1[31].my_dffe                                       ;
; 128:1              ; 32 bits   ; 2720 LEs      ; 2048 LEs             ; 672 LEs                ; Yes        ; |skeleton|processor:myprocessor|stage_ID_EX:id_ex|register:rg3|loop1[20].my_dffe                                       ;
; 38:1               ; 7 bits    ; 175 LEs       ; 175 LEs              ; 0 LEs                  ; Yes        ; |skeleton|lcd:mylcd|lcd_data[5]                                                                                        ;
; 33:1               ; 16 bits   ; 352 LEs       ; 64 LEs               ; 288 LEs                ; Yes        ; |skeleton|processor:myprocessor|stage_EX_MEM:ex_mem|register:rg4|loop1[11].my_dffe                                     ;
; 33:1               ; 15 bits   ; 330 LEs       ; 60 LEs               ; 270 LEs                ; Yes        ; |skeleton|processor:myprocessor|stage_EX_MEM:ex_mem|register:rg4|loop1[27].my_dffe                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|ctrl_ID_WRITE_REG[0]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux4_32bit:mx_bypassB|data_output[22]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |skeleton|processor:myprocessor|control:ctrl_ex|encode_ALUop:enc|mux4_5bit:mx|data_output[3]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux4_32bit:mx_bypassA|data_output[4]                                                   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|as577_alu:alu|shiftXbits:sxb|w0[30]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|as577_alu:alu|shiftXbits:sxb|w1[1]                                                     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|as577_alu:alu|shiftXbits:sxb|w1[3]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|as577_alu:alu|shiftXbits:sxb|w2[0]                                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|as577_alu:alu|shiftXbits:sxb|w2[4]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|as577_alu:alu|shiftXbits:sxb|w3[7]                                                     ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|as577_alu:alu|shiftXbits:sxb|w3[20]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shiftXbits:sh3|data_output[21]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|data_writeReg[25]                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shiftXbits:sh1|data_output[7]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shiftXbits:sh1|data_output[3]            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shiftXbits:sh1|data_output[0]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_n6c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|imem:myimem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; imem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2 ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; img_bars.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_n6c1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; index.mif            ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_oob1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                               ;
; Entity Instance                           ; processor:myprocessor|imem:myimem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 307200                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "lcd:mylcd"      ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; write_en ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"                                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2"                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_key_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|control:ctrl_wb"                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_ALUop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_JR    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_DMWE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_READ1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_READ2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_BNE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_BLT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_BEQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_J     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_ALUin ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_SWE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|instruction_splitter:split_wb"                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_rs        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_rt        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_shamt     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_immediate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_target    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|stage_MEM_WB:mem_wb" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; wren ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|control:ctrl_mem"                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_ALUop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_JR    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_RWd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_READ1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_READ2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_BNE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_BLT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_BEQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_J     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_ALUin ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_SWE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|instruction_splitter:split_mem"                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_rs        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_rt        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_shamt     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_ALUop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_immediate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_target    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|stage_EX_MEM:ex_mem" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; wren ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|stall_logic:sl|opcode_decode:dc"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_j    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_jal  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_bex  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_setx ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe3" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                 ;
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                ;
; prn  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub2" ;
+-------------+-------+----------+-----------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                     ;
+-------------+-------+----------+-----------------------------------------------------------------------------+
; ctrl_addSub ; Input ; Info     ; Stuck at VCC                                                                ;
+-------------+-------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shiftXbits:sh3" ;
+---------------------+-------+----------+-----------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                               ;
+---------------------+-------+----------+-----------------------------------------------------------------------+
; ctrl_shiftdirection ; Input ; Info     ; Stuck at GND                                                          ;
+---------------------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shift1bit:sh2"                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_shiftdirection ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_output[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|cla_mul:sub1"              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_addSub     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_sum[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc|shiftXbits:sh1" ;
+---------------------+-------+----------+-----------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                               ;
+---------------------+-------+----------+-----------------------------------------------------------------------+
; ctrl_shiftdirection ; Input ; Info     ; Stuck at VCC                                                          ;
+---------------------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg2" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|register32:rg1" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|div:d|mux32:mx1" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; data_B ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|negate:n1|cla_mul:sub" ;
+---------------+-------+----------+------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                    ;
+---------------+-------+----------+------------------------------------------------------------+
; data_operandA ; Input ; Info     ; Stuck at GND                                               ;
; ctrl_addSub   ; Input ; Info     ; Stuck at VCC                                               ;
+---------------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[64].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[63].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[62].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[61].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[60].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[59].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[58].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[57].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[56].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[55].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[54].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[53].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[52].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[51].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[50].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[49].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[48].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[47].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[46].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[45].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[44].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[43].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[42].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[41].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[40].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[39].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[38].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[37].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[36].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[35].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[34].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[33].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[32].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[31].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[30].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[29].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[28].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[27].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[26].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[25].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[24].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[23].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[22].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[21].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[20].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[19].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[18].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[17].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[16].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[15].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[14].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[13].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[12].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[11].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[10].my_dffe" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[9].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[8].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[7].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[6].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[5].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[4].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[3].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[2].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[1].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg|dffeveri:loop1[0].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; rsn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|shift1bit65:sh" ;
+---------------------+-------+----------+----------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                    ;
+---------------------+-------+----------+----------------------------------------------------------------------------+
; ctrl_shiftdirection ; Input ; Info     ; Stuck at VCC                                                               ;
+---------------------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|cla_mul:addSub|cla8simple:adder3" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------+
; P0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; G0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1" ;
+----------------------+-------+----------+------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                    ;
+----------------------+-------+----------+------------------------------------------------------------+
; intermediate[64..33] ; Input ; Info     ; Stuck at GND                                               ;
; intermediate[0]      ; Input ; Info     ; Stuck at GND                                               ;
+----------------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[31].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[30].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[29].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[28].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[27].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[26].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[25].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[24].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[23].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[22].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[21].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[20].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[19].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[18].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[17].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[16].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[15].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[14].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[13].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[12].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[11].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[10].my_dffe" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[9].my_dffe" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[8].my_dffe" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[7].my_dffe" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[6].my_dffe" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[5].my_dffe" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[4].my_dffe" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[3].my_dffe" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[2].my_dffe" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[1].my_dffe" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|register32:rg2|dffeveri:loop1[0].my_dffe" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe2" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                 ;
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe1" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; rsn  ; Input ; Info     ; Stuck at VCC                                                 ;
; prn  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv|up_counter:counter" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|multdiv_as577:multdiv"                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_inputRDY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|as577_alu:alu|decoder:d1"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; we         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|cla:branch_addresser"                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_addSub ; Input  ; Info     ; Stuck at GND                                                                        ;
; isNotEqual  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_and    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_or     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|jump_addresser:ja" ;
+-----------------+-------+----------+--------------------------------+
; Port            ; Type  ; Severity ; Details                        ;
+-----------------+-------+----------+--------------------------------+
; data_PC_address ; Input ; Info     ; Stuck at GND                   ;
+-----------------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|control:ctrl_ex"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_DMWE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_RWd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_RegW ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|stage_ID_EX:id_ex" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; wren ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile_as577:rgfile|register:loop1[0].rg" ;
+------------------+-------+----------+-------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                               ;
+------------------+-------+----------+-------------------------------------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at GND                                          ;
+------------------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile_as577:rgfile|decoder:dc3" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; we   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile_as577:rgfile|decoder:dc2" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; we   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile_as577:rgfile|decoder:dc1"                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile_as577:rgfile"                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; allData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|sign_extender:sx_id"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|control:ctrl_id|encode_ALUop:enc|mux4_5bit:mx" ;
+----------------+-------+----------+-------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                     ;
+----------------+-------+----------+-------------------------------------------------------------+
; data_in0       ; Input ; Info     ; Stuck at GND                                                ;
; data_in1[4..1] ; Input ; Info     ; Stuck at GND                                                ;
; data_in1[0]    ; Input ; Info     ; Stuck at VCC                                                ;
; data_in2       ; Input ; Info     ; Stuck at GND                                                ;
+----------------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|control:ctrl_id|opcode_decode:dec"                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; i_bex ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|control:ctrl_id"                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_ALUop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_JR    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_DMWE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_RWd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_BNE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_BLT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_BEQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_J     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_ALUin ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_RegW  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_SWE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|instruction_splitter:split_id"                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_opcode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_shamt  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_ALUop  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_target ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|stage_IF_ID:if_id" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; wren ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|imem:myimem" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                       ;
+-------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|cla:add1|cla8:adder3"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; P0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; G0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|cla:add1"                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_operandB_RAW[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_operandB_RAW[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ctrl_addSub              ; Input  ; Info     ; Stuck at GND                                                                        ;
; isNotEqual               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_and                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_or                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|register:pc" ;
+------------------+-------+----------+-------------------------+
; Port             ; Type  ; Severity ; Details                 ;
+------------------+-------+----------+-------------------------+
; ctrl_writeEnable ; Input ; Info     ; Stuck at VCC            ;
+------------------+-------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "position_counter:pos_count"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:div"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 154                         ;
; cycloneiii_ff         ; 2214                        ;
;     CLR               ; 461                         ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 180                         ;
;     ENA CLR           ; 1324                        ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SLD           ; 60                          ;
;     SCLR              ; 5                           ;
;     SLD               ; 2                           ;
;     plain             ; 145                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 9442                        ;
;     arith             ; 81                          ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 9361                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 185                         ;
;         3 data inputs ; 971                         ;
;         4 data inputs ; 8194                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 392                         ;
;                       ;                             ;
; Max LUT depth         ; 29.00                       ;
; Average LUT depth     ; 11.80                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Tue Nov 22 16:06:35 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Student/adityasrinivasan/fpga-logo/src/Reset_Delay.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 1
    Info (12023): Found entity 2: position_counter File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 128
    Info (12023): Found entity 3: characterData File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 159
    Info (12023): Found entity 4: shift8bitena File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 190
    Info (12023): Found entity 5: mapping File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 210
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Controller.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file processor.v
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/Student/adityasrinivasan/fpga-logo/src/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/Student/adityasrinivasan/fpga-logo/src/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Student/adityasrinivasan/fpga-logo/src/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Student/adityasrinivasan/fpga-logo/src/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Student/adityasrinivasan/fpga-logo/src/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file instruction_splitter_tb.v
    Info (12023): Found entity 1: instruction_splitter_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/instruction_splitter_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sign_extender_tb.v
    Info (12023): Found entity 1: sign_extender_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/sign_extender_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file jump_addresser_tb.v
    Info (12023): Found entity 1: jump_addresser_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/jump_addresser_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file encode_aluop_tb.v
    Info (12023): Found entity 1: encode_aluop_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/encode_aluop_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.v
    Info (12023): Found entity 1: processor_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file processor_pipeline_tb.v
    Info (12023): Found entity 1: processor_pipeline_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_pipeline_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file stall_logic_tb.v
    Info (12023): Found entity 1: stall_logic_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/stall_logic_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file flush_logic_tb.v
    Info (12023): Found entity 1: flush_logic_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/flush_logic_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file processor_pipeline_stall_tb.v
    Info (12023): Found entity 1: processor_pipeline_stall_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_pipeline_stall_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bypass_mem_tb.v
    Info (12023): Found entity 1: bypass_mem_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/bypass_mem_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bypass_wb_tb.v
    Info (12023): Found entity 1: bypass_wb_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/bypass_wb_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ternary_tb.v
    Info (12023): Found entity 1: ternary_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/ternary_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file statusreg_tb.v
    Info (12023): Found entity 1: statusReg_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/statusReg_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file check_zero_tb.v
    Info (12023): Found entity 1: check_zero_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/check_zero_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fsm_counter_tb.v
    Info (12023): Found entity 1: fsm_counter_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/fsm_counter_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file multdiv_tb.v
    Info (12023): Found entity 1: multdiv_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/multdiv_tb.v Line: 3
Info (12021): Found 61 design units, including 61 entities, in source file processor_as577.v
    Info (12023): Found entity 1: processor File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1
    Info (12023): Found entity 2: bypass_ex File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 283
    Info (12023): Found entity 3: bypass_mem File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 316
    Info (12023): Found entity 4: flush_logic File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 331
    Info (12023): Found entity 5: is_not_zero File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 348
    Info (12023): Found entity 6: stall_logic File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 357
    Info (12023): Found entity 7: equals_4bit File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 391
    Info (12023): Found entity 8: stage_IF_ID File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 407
    Info (12023): Found entity 9: stage_ID_EX File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 417
    Info (12023): Found entity 10: stage_EX_MEM File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 429
    Info (12023): Found entity 11: stage_MEM_WB File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 441
    Info (12023): Found entity 12: assign_status File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 453
    Info (12023): Found entity 13: jb_PC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 479
    Info (12023): Found entity 14: is_zero27bits File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 499
    Info (12023): Found entity 15: assign_reg_write File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 516
    Info (12023): Found entity 16: assign_alu_operands File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 527
    Info (12023): Found entity 17: assign_registers File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 537
    Info (12023): Found entity 18: control File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 548
    Info (12023): Found entity 19: opcode_decode File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 595
    Info (12023): Found entity 20: encode_ALUop File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 629
    Info (12023): Found entity 21: jump_addresser File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 654
    Info (12023): Found entity 22: sign_extender File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 664
    Info (12023): Found entity 23: instruction_splitter File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 682
    Info (12023): Found entity 24: as577_alu File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 716
    Info (12023): Found entity 25: tristate File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 747
    Info (12023): Found entity 26: decoder File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 758
    Info (12023): Found entity 27: cla File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 798
    Info (12023): Found entity 28: lt File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 860
    Info (12023): Found entity 29: ovf File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 882
    Info (12023): Found entity 30: cla8 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 907
    Info (12023): Found entity 31: shift1bit File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1034
    Info (12023): Found entity 32: shift2bit File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1058
    Info (12023): Found entity 33: shift4bit File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1076
    Info (12023): Found entity 34: shift8bit File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1093
    Info (12023): Found entity 35: shift16bit File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1110
    Info (12023): Found entity 36: shiftXbits File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1128
    Info (12023): Found entity 37: mux4_5bit File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1154
    Info (12023): Found entity 38: mux4_32bit File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1168
    Info (12023): Found entity 39: regfile_as577 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1184
    Info (12023): Found entity 40: register File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1222
    Info (12023): Found entity 41: register27 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1242
    Info (12023): Found entity 42: register5 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1263
    Info (12023): Found entity 43: multdiv_as577 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1287
    Info (12023): Found entity 44: div File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1364
    Info (12023): Found entity 45: negate File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1403
    Info (12023): Found entity 46: checkDivisionException File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1411
    Info (12023): Found entity 47: division_cycle File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1419
    Info (12023): Found entity 48: booth_mult File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1455
    Info (12023): Found entity 49: checkMultException File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1499
    Info (12023): Found entity 50: isCountZerobit6 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1530
    Info (12023): Found entity 51: isCount31bit6 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1540
    Info (12023): Found entity 52: mux65 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1549
    Info (12023): Found entity 53: mux32 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1557
    Info (12023): Found entity 54: boothCycle File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1566
    Info (12023): Found entity 55: cla_mul File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1590
    Info (12023): Found entity 56: cla8simple File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1647
    Info (12023): Found entity 57: up_counter File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1750
    Info (12023): Found entity 58: register65 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1801
    Info (12023): Found entity 59: register32 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1819
    Info (12023): Found entity 60: dffeveri File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1837
    Info (12023): Found entity 61: shift1bit65 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1862
Info (12021): Found 1 design units, including 1 entities, in source file shift8bitena_tb.v
    Info (12023): Found entity 1: shift8bitena_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/shift8bitena_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file characterdata_tb.v
    Info (12023): Found entity 1: characterData_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/characterData_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_fill_characters_tb.v
    Info (12023): Found entity 1: keyboard_fill_characters_tb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/keyboard_fill_characters_tb.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(50): created implicit net for "inclock" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(105): created implicit net for "DLY_RST" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(106): created implicit net for "VGA_CTRL_CLK" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(106): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at processor_as577.v(370): created implicit net for "andi" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 370
Warning (10236): Verilog HDL Implicit Net warning at processor_as577.v(371): created implicit net for "ori" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 371
Warning (10236): Verilog HDL Implicit Net warning at processor_as577.v(851): created implicit net for "data_carryout" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 851
Warning (10236): Verilog HDL Implicit Net warning at processor_as577.v(1229): created implicit net for "ctrl_resetn" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1229
Warning (10236): Verilog HDL Implicit Net warning at processor_as577.v(1249): created implicit net for "ctrl_resetn" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1249
Warning (10236): Verilog HDL Implicit Net warning at processor_as577.v(1270): created implicit net for "ctrl_resetn" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1270
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at skeleton.v(60): object "trigger" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 60
Warning (10034): Output port "VGA_SYNC" at skeleton.v(21) has no driver File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 21
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 50
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "position_counter" for hierarchy "position_counter:pos_count" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 62
Warning (10230): Verilog HDL assignment warning at skeleton.v(138): truncated value with size 6 to match size of target (2) File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 138
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg0" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg1" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg2" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg3" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg4" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg5" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg6" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg7" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg8" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg9" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg10" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg11" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg12" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg13" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg14" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg15" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg16" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg17" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg18" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg19" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg20" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg21" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg22" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg23" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg24" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg25" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg26" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg27" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg28" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg29" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg30" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at processor_as577.v(75): object "reg31" assigned a value but never read File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 75
Info (12128): Elaborating entity "register" for hierarchy "processor:myprocessor|register:pc" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 25
Info (12128): Elaborating entity "cla" for hierarchy "processor:myprocessor|cla:add1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 30
Warning (10230): Verilog HDL assignment warning at processor_as577.v(854): truncated value with size 32 to match size of target (1) File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 854
Info (12128): Elaborating entity "cla8" for hierarchy "processor:myprocessor|cla:add1|cla8:adder0" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 827
Info (12128): Elaborating entity "ovf" for hierarchy "processor:myprocessor|cla:add1|ovf:ovf1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 853
Info (12128): Elaborating entity "lt" for hierarchy "processor:myprocessor|cla:add1|lt:lt1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 855
Info (12128): Elaborating entity "imem" for hierarchy "processor:myprocessor|imem:myimem" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 36
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v Line: 84
Info (12133): Instantiated megafunction "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_2m81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_2m81.tdf Line: 32
Info (12128): Elaborating entity "stage_IF_ID" for hierarchy "processor:myprocessor|stage_IF_ID:if_id" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 42
Info (12128): Elaborating entity "instruction_splitter" for hierarchy "processor:myprocessor|instruction_splitter:split_id" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 49
Info (12128): Elaborating entity "control" for hierarchy "processor:myprocessor|control:ctrl_id" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 54
Info (12128): Elaborating entity "opcode_decode" for hierarchy "processor:myprocessor|control:ctrl_id|opcode_decode:dec" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 555
Info (12128): Elaborating entity "encode_ALUop" for hierarchy "processor:myprocessor|control:ctrl_id|encode_ALUop:enc" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 558
Info (12128): Elaborating entity "mux4_5bit" for hierarchy "processor:myprocessor|control:ctrl_id|encode_ALUop:enc|mux4_5bit:mx" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 649
Info (12128): Elaborating entity "sign_extender" for hierarchy "processor:myprocessor|sign_extender:sx_id" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 61
Info (12128): Elaborating entity "assign_registers" for hierarchy "processor:myprocessor|assign_registers:asgn2" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 66
Info (12128): Elaborating entity "regfile_as577" for hierarchy "processor:myprocessor|regfile_as577:rgfile" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 78
Info (12128): Elaborating entity "decoder" for hierarchy "processor:myprocessor|regfile_as577:rgfile|decoder:dc1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1194
Info (12128): Elaborating entity "tristate" for hierarchy "processor:myprocessor|regfile_as577:rgfile|tristate:loop1[0].tsA" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1213
Info (12128): Elaborating entity "stage_ID_EX" for hierarchy "processor:myprocessor|stage_ID_EX:id_ex" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 119
Info (12128): Elaborating entity "bypass_ex" for hierarchy "processor:myprocessor|bypass_ex:bx" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 145
Info (12128): Elaborating entity "equals_4bit" for hierarchy "processor:myprocessor|bypass_ex:bx|equals_4bit:eq0" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 292
Info (12128): Elaborating entity "jump_addresser" for hierarchy "processor:myprocessor|jump_addresser:ja" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 156
Info (12128): Elaborating entity "mux4_32bit" for hierarchy "processor:myprocessor|mux4_32bit:mx_bypassA" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 163
Info (12128): Elaborating entity "assign_alu_operands" for hierarchy "processor:myprocessor|assign_alu_operands:asgn0" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 166
Info (12128): Elaborating entity "as577_alu" for hierarchy "processor:myprocessor|as577_alu:alu" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 168
Info (12128): Elaborating entity "shiftXbits" for hierarchy "processor:myprocessor|as577_alu:alu|shiftXbits:sxb" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 732
Info (12128): Elaborating entity "shift1bit" for hierarchy "processor:myprocessor|as577_alu:alu|shiftXbits:sxb|shift1bit:sh1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1136
Info (12128): Elaborating entity "shift2bit" for hierarchy "processor:myprocessor|as577_alu:alu|shiftXbits:sxb|shift2bit:sh2" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1139
Info (12128): Elaborating entity "shift4bit" for hierarchy "processor:myprocessor|as577_alu:alu|shiftXbits:sxb|shift4bit:sh3" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1142
Info (12128): Elaborating entity "shift8bit" for hierarchy "processor:myprocessor|as577_alu:alu|shiftXbits:sxb|shift8bit:sh4" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1145
Info (12128): Elaborating entity "shift16bit" for hierarchy "processor:myprocessor|as577_alu:alu|shiftXbits:sxb|shift16bit:sh5" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1148
Info (12128): Elaborating entity "multdiv_as577" for hierarchy "processor:myprocessor|multdiv_as577:multdiv" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 179
Info (12128): Elaborating entity "up_counter" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|up_counter:counter" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1301
Info (12128): Elaborating entity "dffeveri" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|dffeveri:dffe1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1306
Info (12128): Elaborating entity "register32" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|register32:rg2" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1315
Info (12128): Elaborating entity "booth_mult" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1321
Info (12128): Elaborating entity "boothCycle" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1470
Info (12128): Elaborating entity "cla_mul" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|cla_mul:addSub" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1580
Info (12128): Elaborating entity "cla8simple" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|cla_mul:addSub|cla8simple:adder0" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1618
Info (12128): Elaborating entity "shift1bit65" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|boothCycle:bc1|shift1bit65:sh" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1586
Info (12128): Elaborating entity "isCountZerobit6" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|isCountZerobit6:icz" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1475
Info (12128): Elaborating entity "mux65" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|mux65:mx" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1476
Info (12128): Elaborating entity "register65" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|register65:rg" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1480
Info (12128): Elaborating entity "isCount31bit6" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|isCount31bit6:ic31" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1488
Info (12128): Elaborating entity "checkMultException" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|checkMultException:cme" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1491
Info (12128): Elaborating entity "negate" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|negate:n1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1325
Info (12128): Elaborating entity "div" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|div:d" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1331
Info (12128): Elaborating entity "mux32" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|div:d|mux32:mx1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1382
Info (12128): Elaborating entity "division_cycle" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|div:d|division_cycle:dc" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1390
Info (12128): Elaborating entity "checkDivisionException" for hierarchy "processor:myprocessor|multdiv_as577:multdiv|div:d|checkDivisionException:cde" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1398
Info (12128): Elaborating entity "assign_status" for hierarchy "processor:myprocessor|assign_status:asgn_sts" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 185
Info (12128): Elaborating entity "register27" for hierarchy "processor:myprocessor|register27:rg_sts" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 190
Info (12128): Elaborating entity "is_not_zero" for hierarchy "processor:myprocessor|is_not_zero:inz" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 193
Info (12128): Elaborating entity "stall_logic" for hierarchy "processor:myprocessor|stall_logic:sl" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 195
Info (12128): Elaborating entity "flush_logic" for hierarchy "processor:myprocessor|flush_logic:fl" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 196
Info (12128): Elaborating entity "jb_PC" for hierarchy "processor:myprocessor|jb_PC:jb" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 199
Info (12128): Elaborating entity "is_zero27bits" for hierarchy "processor:myprocessor|jb_PC:jb|is_zero27bits:iz" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 486
Info (12128): Elaborating entity "stage_EX_MEM" for hierarchy "processor:myprocessor|stage_EX_MEM:ex_mem" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 204
Info (12128): Elaborating entity "bypass_mem" for hierarchy "processor:myprocessor|bypass_mem:bm" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 221
Info (12128): Elaborating entity "dmem" for hierarchy "processor:myprocessor|dmem:mydmem" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 241
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v Line: 85
Info (12133): Instantiated megafunction "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf
    Info (12023): Found entity 1: altsyncram_8vc1 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_8vc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8vc1" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "stage_MEM_WB" for hierarchy "processor:myprocessor|stage_MEM_WB:mem_wb" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 247
Info (12128): Elaborating entity "register5" for hierarchy "processor:myprocessor|register5:reg_num" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 269
Info (12128): Elaborating entity "assign_reg_write" for hierarchy "processor:myprocessor|assign_reg_write:asgn1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 275
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 68
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Interface.v Line: 26
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "mapping" for hierarchy "mapping:map" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 71
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 87
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 90
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 105
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/Student/adityasrinivasan/fpga-logo/src/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 106
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 114
Warning (10230): Verilog HDL assignment warning at vga_controller.v(40): truncated value with size 32 to match size of target (19) File: C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v Line: 40
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v Line: 30
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/Student/adityasrinivasan/fpga-logo/src/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/Student/adityasrinivasan/fpga-logo/src/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "img_bars.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n6c1.tdf
    Info (12023): Found entity 1: altsyncram_n6c1 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_n6c1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_n6c1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_n6c1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_n6c1:auto_generated|decode_aaa:rden_decode" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_n6c1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_n6c1:auto_generated|mux_1pb:mux2" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_n6c1.tdf Line: 41
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oob1.tdf
    Info (12023): Found entity 1: altsyncram_oob1 File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_oob1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_oob1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v Line: 78
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|xc1" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1355
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[1]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[2]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[3]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[4]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[5]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[6]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[7]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[8]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[9]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[10]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[11]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[12]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[13]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[14]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[15]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[16]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[17]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[18]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[19]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[20]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[21]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[22]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[23]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[24]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[25]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[26]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[27]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[28]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[29]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[30]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[31]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[1]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[2]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[3]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[4]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[5]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[6]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[7]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[8]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[9]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[10]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[11]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[12]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[13]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[14]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[15]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[16]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[17]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[18]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[19]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[20]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[21]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[22]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[23]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[24]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[25]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[26]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[27]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[28]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[29]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[30]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[31]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[0]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[1]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[2]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[3]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[4]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[5]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[6]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[7]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[8]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[9]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[10]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[11]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[12]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[13]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[14]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[15]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[16]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[17]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[18]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[19]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[20]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[21]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[22]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[23]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[24]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[25]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[26]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[27]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[28]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[29]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[30]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13049): Converted tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|booth_mult:bm|product[31]" feeding internal logic into a wire File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1460
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[31]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[30]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[29]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[28]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[27]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[26]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[25]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[24]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[23]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[22]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[21]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[20]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[19]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[18]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[17]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[16]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[15]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[14]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[13]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[12]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[11]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[10]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[9]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[8]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[7]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[6]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[5]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[4]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[3]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[2]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[1]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|as577_alu:alu|data_result[0]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[31]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[30]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[29]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[28]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[27]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[26]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[25]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[24]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[23]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[22]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[21]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[20]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[19]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[18]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[17]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[16]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[15]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[14]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[13]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[12]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[11]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[10]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[9]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[8]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[7]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[6]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[5]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[4]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[3]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[2]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[1]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegA[0]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[31]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[30]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[29]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[28]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[27]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[26]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[25]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[24]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[23]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[22]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[21]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[20]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[19]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[18]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[17]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[16]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[15]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[14]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[13]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[12]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[11]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[10]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[9]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[8]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[7]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[6]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[5]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[4]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[3]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[2]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[1]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile_as577:rgfile|data_readRegB[0]" into a selector File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1235
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|res1[0]" to the node "processor:myprocessor|multdiv_as577:multdiv|res2[0]" into an OR gate File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1349
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:myprocessor|multdiv_as577:multdiv|div:d|data_result[0]" to the node "processor:myprocessor|multdiv_as577:multdiv|negate:n3|cla_mul:sub|cla8simple:adder0|and9" into an OR gate File: C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v Line: 1368
Info (13000): Registers with preset signals will power-up high File: C:/Users/Student/adityasrinivasan/fpga-logo/src/lcd.sv Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "leds[0]" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 33
    Warning (13410): Pin "leds[1]" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 33
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 33
    Warning (13410): Pin "leds[3]" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 33
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 33
    Warning (13410): Pin "leds[5]" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 33
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 33
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 33
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 32
    Warning (13410): Pin "lcd_on" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 32
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 32
    Warning (13410): Pin "seg3[0]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg3[1]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg3[2]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg3[3]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg3[4]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg3[5]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg3[6]" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg4[0]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg4[1]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg4[2]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg4[3]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg4[4]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg4[5]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg4[6]" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg5[0]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg5[1]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg5[2]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg5[3]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg5[4]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg5[5]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg5[6]" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg6[0]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg6[1]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg6[2]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg6[3]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg6[4]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg6[5]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg6[6]" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg7[6]" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg8[0]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg8[1]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg8[2]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg8[3]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg8[4]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg8[5]" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "seg8[6]" is stuck at VCC File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 34
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Student/adityasrinivasan/fpga-logo/src/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Info (21057): Implemented 11550 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 150 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 11003 logic cells
    Info (21064): Implemented 392 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 308 warnings
    Info: Peak virtual memory: 982 megabytes
    Info: Processing ended: Tue Nov 22 16:07:22 2016
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Student/adityasrinivasan/fpga-logo/src/output_files/skeleton.map.smsg.


