
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004312    0.118696    0.042794    4.042794 ^ ena (in)
                                                         ena (net)
                      0.118696    0.000000    4.042794 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018791    0.347030    0.339795    4.382589 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.347030    0.000462    4.383051 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036716    0.334500    0.265524    4.648575 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.334500    0.000272    4.648847 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004256    0.406797    0.290604    4.939451 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.406797    0.000046    4.939497 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.939497   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103870    0.000528   20.557148 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457148   clock uncertainty
                                  0.000000   20.457148   clock reconvergence pessimism
                                 -0.353455   20.103691   library setup time
                                             20.103691   data required time
---------------------------------------------------------------------------------------------
                                             20.103691   data required time
                                             -4.939497   data arrival time
---------------------------------------------------------------------------------------------
                                             15.164196   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004312    0.118696    0.042794    4.042794 ^ ena (in)
                                                         ena (net)
                      0.118696    0.000000    4.042794 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018791    0.347030    0.339795    4.382589 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.347030    0.000462    4.383051 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036716    0.334500    0.265524    4.648575 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.334500    0.000395    4.648970 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003860    0.386001    0.281509    4.930479 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.386001    0.000073    4.930552 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.930552   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103871    0.000837   20.557457 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457457   clock uncertainty
                                  0.000000   20.457457   clock reconvergence pessimism
                                 -0.350273   20.107183   library setup time
                                             20.107183   data required time
---------------------------------------------------------------------------------------------
                                             20.107183   data required time
                                             -4.930552   data arrival time
---------------------------------------------------------------------------------------------
                                             15.176632   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004312    0.118696    0.042794    4.042794 ^ ena (in)
                                                         ena (net)
                      0.118696    0.000000    4.042794 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018791    0.347030    0.339795    4.382589 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.347030    0.000462    4.383051 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036716    0.334500    0.265524    4.648575 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.334500    0.000834    4.649409 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003922    0.255442    0.224190    4.873599 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.255442    0.000043    4.873641 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.873641   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103873    0.001243   20.557863 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457863   clock uncertainty
                                  0.000000   20.457863   clock reconvergence pessimism
                                 -0.327431   20.130432   library setup time
                                             20.130432   data required time
---------------------------------------------------------------------------------------------
                                             20.130432   data required time
                                             -4.873641   data arrival time
---------------------------------------------------------------------------------------------
                                             15.256792   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004312    0.118696    0.042794    4.042794 ^ ena (in)
                                                         ena (net)
                      0.118696    0.000000    4.042794 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018791    0.347030    0.339795    4.382589 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.347030    0.000462    4.383051 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036716    0.334500    0.265524    4.648575 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.334500    0.000770    4.649345 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003685    0.246724    0.220023    4.869368 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.246724    0.000068    4.869437 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.869437   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103874    0.001254   20.557875 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457874   clock uncertainty
                                  0.000000   20.457874   clock reconvergence pessimism
                                 -0.325753   20.132122   library setup time
                                             20.132122   data required time
---------------------------------------------------------------------------------------------
                                             20.132122   data required time
                                             -4.869437   data arrival time
---------------------------------------------------------------------------------------------
                                             15.262686   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004312    0.118696    0.042794    4.042794 ^ ena (in)
                                                         ena (net)
                      0.118696    0.000000    4.042794 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018791    0.347030    0.339795    4.382589 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.347030    0.000462    4.383051 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036716    0.334500    0.265524    4.648575 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.334500    0.000841    4.649416 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003330    0.240106    0.213803    4.863219 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.240106    0.000032    4.863251 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.863251   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103874    0.001256   20.557877 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457876   clock uncertainty
                                  0.000000   20.457876   clock reconvergence pessimism
                                 -0.324479   20.133398   library setup time
                                             20.133398   data required time
---------------------------------------------------------------------------------------------
                                             20.133398   data required time
                                             -4.863251   data arrival time
---------------------------------------------------------------------------------------------
                                             15.270146   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004312    0.118696    0.042794    4.042794 ^ ena (in)
                                                         ena (net)
                      0.118696    0.000000    4.042794 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018791    0.347030    0.339795    4.382589 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.347030    0.000462    4.383051 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036716    0.334500    0.265524    4.648575 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.334500    0.000735    4.649311 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003394    0.244804    0.208513    4.857824 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.244804    0.000032    4.857856 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.857856   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103873    0.001108   20.557728 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457729   clock uncertainty
                                  0.000000   20.457729   clock reconvergence pessimism
                                 -0.325383   20.132345   library setup time
                                             20.132345   data required time
---------------------------------------------------------------------------------------------
                                             20.132345   data required time
                                             -4.857856   data arrival time
---------------------------------------------------------------------------------------------
                                             15.274487   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004312    0.118696    0.042794    4.042794 ^ ena (in)
                                                         ena (net)
                      0.118696    0.000000    4.042794 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018791    0.347030    0.339795    4.382589 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.347030    0.000429    4.383018 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004986    0.242605    0.184625    4.567643 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.242605    0.000096    4.567739 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003978    0.323224    0.268687    4.836426 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.323224    0.000075    4.836502 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.836502   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103870    0.000236   20.556856 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456856   clock uncertainty
                                  0.000000   20.456856   clock reconvergence pessimism
                                 -0.340477   20.116379   library setup time
                                             20.116379   data required time
---------------------------------------------------------------------------------------------
                                             20.116379   data required time
                                             -4.836502   data arrival time
---------------------------------------------------------------------------------------------
                                             15.279878   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519178    0.002033    4.710630 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.070554    0.600314    0.521168    5.231799 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.600355    0.002784    5.234583 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.234583   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000940   20.318020 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031854    0.099419    0.235262   20.553282 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099419    0.000359   20.553640 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453642   clock uncertainty
                                  0.000000   20.453642   clock reconvergence pessimism
                                  0.168188   20.621828   library recovery time
                                             20.621828   data required time
---------------------------------------------------------------------------------------------
                                             20.621828   data required time
                                             -5.234583   data arrival time
---------------------------------------------------------------------------------------------
                                             15.387246   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519178    0.002033    4.710630 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.070554    0.600314    0.521168    5.231799 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.600355    0.002780    5.234578 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.234578   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103870    0.000236   20.556856 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.456856   clock uncertainty
                                  0.000000   20.456856   clock reconvergence pessimism
                                  0.168703   20.625559   library recovery time
                                             20.625559   data required time
---------------------------------------------------------------------------------------------
                                             20.625559   data required time
                                             -5.234578   data arrival time
---------------------------------------------------------------------------------------------
                                             15.390982   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519178    0.002033    4.710630 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.070554    0.600314    0.521168    5.231799 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.600348    0.002540    5.234339 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.234339   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103870    0.000528   20.557148 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457148   clock uncertainty
                                  0.000000   20.457148   clock reconvergence pessimism
                                  0.168704   20.625853   library recovery time
                                             20.625853   data required time
---------------------------------------------------------------------------------------------
                                             20.625853   data required time
                                             -5.234339   data arrival time
---------------------------------------------------------------------------------------------
                                             15.391513   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519178    0.002033    4.710630 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.070554    0.600314    0.521168    5.231799 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.600350    0.002597    5.234396 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.234396   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103871    0.000837   20.557457 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457457   clock uncertainty
                                  0.000000   20.457457   clock reconvergence pessimism
                                  0.168704   20.626162   library recovery time
                                             20.626162   data required time
---------------------------------------------------------------------------------------------
                                             20.626162   data required time
                                             -5.234396   data arrival time
---------------------------------------------------------------------------------------------
                                             15.391767   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519191    0.002479    4.711077 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085785    0.383422    0.508960    5.220036 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.383484    0.002965    5.223001 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.223001   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000940   20.318020 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031854    0.099419    0.235262   20.553282 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099420    0.000513   20.553795 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453796   clock uncertainty
                                  0.000000   20.453796   clock reconvergence pessimism
                                  0.201914   20.655708   library recovery time
                                             20.655708   data required time
---------------------------------------------------------------------------------------------
                                             20.655708   data required time
                                             -5.223001   data arrival time
---------------------------------------------------------------------------------------------
                                             15.432708   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519191    0.002479    4.711077 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085785    0.383422    0.508960    5.220036 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.383485    0.002987    5.223023 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.223023   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000940   20.318020 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031854    0.099419    0.235262   20.553282 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099420    0.000526   20.553808 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453808   clock uncertainty
                                  0.000000   20.453808   clock reconvergence pessimism
                                  0.201914   20.655722   library recovery time
                                             20.655722   data required time
---------------------------------------------------------------------------------------------
                                             20.655722   data required time
                                             -5.223023   data arrival time
---------------------------------------------------------------------------------------------
                                             15.432697   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519191    0.002479    4.711077 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085785    0.383422    0.508960    5.220036 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.383473    0.002613    5.222650 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.222650   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000940   20.318020 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031854    0.099419    0.235262   20.553282 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099420    0.000471   20.553753 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453753   clock uncertainty
                                  0.000000   20.453753   clock reconvergence pessimism
                                  0.201916   20.655668   library recovery time
                                             20.655668   data required time
---------------------------------------------------------------------------------------------
                                             20.655668   data required time
                                             -5.222650   data arrival time
---------------------------------------------------------------------------------------------
                                             15.433019   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519191    0.002479    4.711077 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085785    0.383422    0.508960    5.220036 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.383471    0.002553    5.222589 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.222589   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000940   20.318020 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031854    0.099419    0.235262   20.553282 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099420    0.000481   20.553764 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453764   clock uncertainty
                                  0.000000   20.453764   clock reconvergence pessimism
                                  0.201916   20.655678   library recovery time
                                             20.655678   data required time
---------------------------------------------------------------------------------------------
                                             20.655678   data required time
                                             -5.222589   data arrival time
---------------------------------------------------------------------------------------------
                                             15.433090   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519191    0.002479    4.711077 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085785    0.383422    0.508960    5.220036 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.383470    0.002492    5.222528 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.222528   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000940   20.318020 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031854    0.099419    0.235262   20.553282 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099420    0.000492   20.553774 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.453773   clock uncertainty
                                  0.000000   20.453773   clock reconvergence pessimism
                                  0.201916   20.655691   library recovery time
                                             20.655691   data required time
---------------------------------------------------------------------------------------------
                                             20.655691   data required time
                                             -5.222528   data arrival time
---------------------------------------------------------------------------------------------
                                             15.433163   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519191    0.002479    4.711077 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085785    0.383422    0.508960    5.220036 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.383449    0.001691    5.221727 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.221727   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103874    0.001256   20.557877 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457876   clock uncertainty
                                  0.000000   20.457876   clock reconvergence pessimism
                                  0.202539   20.660414   library recovery time
                                             20.660414   data required time
---------------------------------------------------------------------------------------------
                                             20.660414   data required time
                                             -5.221727   data arrival time
---------------------------------------------------------------------------------------------
                                             15.438687   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519191    0.002479    4.711077 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085785    0.383422    0.508960    5.220036 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.383445    0.001525    5.221560 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.221560   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103873    0.001243   20.557863 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457863   clock uncertainty
                                  0.000000   20.457863   clock reconvergence pessimism
                                  0.202540   20.660404   library recovery time
                                             20.660404   data required time
---------------------------------------------------------------------------------------------
                                             20.660404   data required time
                                             -5.221560   data arrival time
---------------------------------------------------------------------------------------------
                                             15.438844   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519191    0.002479    4.711077 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085785    0.383422    0.508960    5.220036 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.383436    0.001058    5.221095 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.221095   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103874    0.001254   20.557875 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457874   clock uncertainty
                                  0.000000   20.457874   clock reconvergence pessimism
                                  0.202541   20.660416   library recovery time
                                             20.660416   data required time
---------------------------------------------------------------------------------------------
                                             20.660416   data required time
                                             -5.221095   data arrival time
---------------------------------------------------------------------------------------------
                                             15.439322   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004326    0.118929    0.042934    4.042933 ^ rst_n (in)
                                                         rst_n (net)
                      0.118929    0.000000    4.042933 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006771    0.160759    0.227805    4.270739 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160759    0.000086    4.270825 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060354    0.519153    0.437772    4.708597 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.519191    0.002479    4.711077 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085785    0.383422    0.508960    5.220036 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.383426    0.000448    5.220484 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.220484   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026096    0.140026    0.065258   20.065258 ^ clk (in)
                                                         clk (net)
                      0.140026    0.000000   20.065258 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049255    0.114386    0.251822   20.317080 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114388    0.000957   20.318037 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037017    0.103870    0.238582   20.556620 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103873    0.001108   20.557728 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457729   clock uncertainty
                                  0.000000   20.457729   clock reconvergence pessimism
                                  0.202543   20.660271   library recovery time
                                             20.660271   data required time
---------------------------------------------------------------------------------------------
                                             20.660271   data required time
                                             -5.220484   data arrival time
---------------------------------------------------------------------------------------------
                                             15.439787   slack (MET)



