{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/tmp/36f46cbb63e24c77bd853a45646f4911.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         28,
         "num_wire_bits":     348,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 348,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         49,
         "area":              1077.283200,
         "num_cells_by_type": {
            "$_AND_": 8,
            "sky130_fd_sc_hd__dfrtp_2": 41
         }
      }
   },
      "design": {
         "num_wires":         28,
         "num_wire_bits":     348,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 348,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         49,
         "area":              1077.283200,
         "num_cells_by_type": {
            "$_AND_": 8,
            "sky130_fd_sc_hd__dfrtp_2": 41
         }
      }
}

