INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol br_st, assumed default net type wire [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/datapath.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/dff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/rate_enb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rate_enb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/sh_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/uart_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rcvr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sources_1/new/uart_rcvr_sctb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rcvr_sctb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab04_Asynchronous_Serial_Receiver/Lab04_Asynchronous_Serial_Receiver.srcs/sim_1/new/uart_rcvr_sctb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rcvr_sctb_top
