# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Memoria_de_programa.srcs/sources_1/new/program_memory.vhd" \
"../../../../Memoria_de_programa.srcs/sim_1/new/tb_programMem.vhd" \

# Do not sort compile order
nosort
