
enum AddressingModes
{
    IMP,
    IMM,
    ZP,
    ZPX,
    ZPY,
    IZX,
    IZY,
    IZYr,
    ABS,
    ABX,
    ABXr,
    ABY,
    ABYr,
    IND,
    REL
};

enum CpuInstruction
{
    UNI,
    ORA,
    AND,
    EOR,
    ADC,
    SBC,
    CMP,
    CPX,
    CPY,
    DEC,
    DEX,
    DEY,
    INC,
    INX,
    INY,
    ASLA,
    ASL,
    ROLA,
    ROL,
    LSRA,
    LSR,
    RORA,
    ROR,
    LDA,
    STA,
    LDX,
    STX,
    LDY,
    STY,
    TAX,
    TXA,
    TAY,
    TYA,
    TSX,
    TXS,
    PLA,
    PHA,
    PLP,
    PHP,
    BPL,
    BMI,
    BVC,
    BVS,
    BCC,
    BCS,
    BNE,
    BEQ,
    BRK,
    RTI,
    JSR,
    RTS,
    JMP,
    BIT,
    CLC,
    SEC,
    CLD,
    SED,
    CLI,
    SEI,
    CLV,
    NOP,
    IRQ,
    NMI,
    KIL,
    SLO,
    RLA,
    SRE,
    RRA,
    SAX,
    LAX,
    DCP,
    ISC,
    ANC,
    ALR,
    ARR,
    AXS
};
