
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014404    0.052951    0.242213    0.242213 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.052951    0.000000    0.242213 v _214_/A (sg13g2_xnor2_1)
     1    0.001430    0.026237    0.062985    0.305198 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026237    0.000000    0.305198 v _300_/D (sg13g2_dfrbpq_1)
                                              0.305198   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.009257    0.240743   library hold time
                                              0.240743   data required time
---------------------------------------------------------------------------------------------
                                              0.240743   data required time
                                             -0.305198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.064456   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.047564    0.150610    0.317948    0.317948 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.150610    0.000000    0.317948 v _192_/A (sg13g2_xnor2_1)
     1    0.001430    0.026485    0.092423    0.410372 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026485    0.000000    0.410372 v _294_/D (sg13g2_dfrbpq_1)
                                              0.410372   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.009337    0.240663   library hold time
                                              0.240663   data required time
---------------------------------------------------------------------------------------------
                                              0.240663   data required time
                                             -0.410372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.169709   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _199_/A (sg13g2_xnor2_1)
     2    0.008208    0.063748    0.117588    0.413335 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.063748    0.000000    0.413335 v _200_/B (sg13g2_xor2_1)
     1    0.001430    0.023339    0.058008    0.471342 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023339    0.000000    0.471342 v _296_/D (sg13g2_dfrbpq_1)
                                              0.471342   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.008330    0.241670   library hold time
                                              0.241670   data required time
---------------------------------------------------------------------------------------------
                                              0.241670   data required time
                                             -0.471342   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229672   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.050567    0.159571    0.324594    0.324594 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.159571    0.000000    0.324594 v _218_/A1 (sg13g2_o21ai_1)
     1    0.002919    0.041488    0.124837    0.449431 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.041488    0.000000    0.449431 ^ _219_/A (sg13g2_inv_1)
     1    0.001430    0.015927    0.026843    0.476273 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.015927    0.000000    0.476273 v _301_/D (sg13g2_dfrbpq_1)
                                              0.476273   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.005958    0.244042   library hold time
                                              0.244042   data required time
---------------------------------------------------------------------------------------------
                                              0.244042   data required time
                                             -0.476273   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232231   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _198_/A (sg13g2_nand2_1)
     1    0.003300    0.043921    0.056524    0.352271 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.043921    0.000000    0.352271 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.008058    0.060967    0.069089    0.421360 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.060967    0.000000    0.421360 v _204_/B (sg13g2_xor2_1)
     1    0.001430    0.023478    0.056952    0.478312 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023478    0.000000    0.478312 v _297_/D (sg13g2_dfrbpq_1)
                                              0.478312   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.008374    0.241626   library hold time
                                              0.241626   data required time
---------------------------------------------------------------------------------------------
                                              0.241626   data required time
                                             -0.478312   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236687   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.047564    0.150610    0.317948    0.317948 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.150610    0.000000    0.317948 v _128_/A (sg13g2_inv_1)
     5    0.014362    0.088362    0.108775    0.426723 ^ _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.088362    0.000000    0.426723 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.426723   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.063566    0.186434   library hold time
                                              0.186434   data required time
---------------------------------------------------------------------------------------------
                                              0.186434   data required time
                                             -0.426723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240289   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.050567    0.159571    0.324594    0.324594 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.159571    0.000000    0.324594 v _210_/A (sg13g2_xnor2_1)
     1    0.005067    0.048107    0.113143    0.437737 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048107    0.000000    0.437737 v _211_/B (sg13g2_xnor2_1)
     1    0.001430    0.025401    0.053390    0.491127 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.025401    0.000000    0.491127 v _299_/D (sg13g2_dfrbpq_1)
                                              0.491127   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.008990    0.241010   library hold time
                                              0.241010   data required time
---------------------------------------------------------------------------------------------
                                              0.241010   data required time
                                             -0.491127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250117   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.048394    0.153086    0.319784    0.319784 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.153086    0.000000    0.319784 v _195_/A (sg13g2_xor2_1)
     2    0.008058    0.044308    0.122713    0.442497 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044308    0.000000    0.442497 v _196_/B (sg13g2_xor2_1)
     1    0.001430    0.023702    0.050628    0.493125 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.023702    0.000000    0.493125 v _295_/D (sg13g2_dfrbpq_1)
                                              0.493125   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.008446    0.241554   library hold time
                                              0.241554   data required time
---------------------------------------------------------------------------------------------
                                              0.241554   data required time
                                             -0.493125   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251571   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.050567    0.159571    0.324594    0.324594 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.159571    0.000000    0.324594 v _206_/B (sg13g2_xnor2_1)
     2    0.008956    0.070075    0.122467    0.447062 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.070075    0.000000    0.447062 v _208_/A (sg13g2_xor2_1)
     1    0.001430    0.023477    0.065347    0.512409 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.023477    0.000000    0.512409 v _298_/D (sg13g2_dfrbpq_1)
                                              0.512409   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.008374    0.241626   library hold time
                                              0.241626   data required time
---------------------------------------------------------------------------------------------
                                              0.241626   data required time
                                             -0.512409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270783   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.025341    0.033545    0.017504    5.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    5.017504 v _129_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    5.054339 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031719    0.000000    5.054339 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -5.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              4.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.025341    0.033545    0.017504    5.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    5.017504 v _285_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    5.054339 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031719    0.000000    5.054339 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -5.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              4.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.025341    0.033545    0.017504    5.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    5.017504 v _286_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    5.054339 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031719    0.000000    5.054339 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              5.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -5.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              4.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.025341    0.033545    0.017504    5.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    5.017504 v _287_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    5.054339 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031719    0.000000    5.054339 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -5.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              4.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.025341    0.033545    0.017504    5.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    5.017504 v _288_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    5.054339 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031719    0.000000    5.054339 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -5.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              4.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.025341    0.033545    0.017504    5.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    5.017504 v _289_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    5.054339 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031719    0.000000    5.054339 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -5.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              4.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.025341    0.033545    0.017504    5.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    5.017504 v _290_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    5.054339 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.031719    0.000000    5.054339 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -5.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              4.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.025341    0.033545    0.017504    5.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    5.017504 v _291_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    5.054339 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031719    0.000000    5.054339 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              5.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -5.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              4.891945   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.025341    0.033545    0.017504    5.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    5.017504 v _292_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    5.054339 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.031719    0.000000    5.054339 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.054339   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.087606    0.162394   library removal time
                                              0.162394   data required time
---------------------------------------------------------------------------------------------
                                              0.162394   data required time
                                             -5.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              4.891945   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014404    0.052951    0.242213    0.242213 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.052951    0.000000    0.242213 v sign (out)
                                              0.242213   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.242213   data arrival time
---------------------------------------------------------------------------------------------
                                              4.992213   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014404    0.052951    0.242213    0.242213 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.052951    0.000000    0.242213 v _127_/A (sg13g2_inv_1)
     1    0.006000    0.038980    0.045692    0.287906 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.038980    0.000000    0.287906 ^ signB (out)
                                              0.287906   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.287906   data arrival time
---------------------------------------------------------------------------------------------
                                              5.037906   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _170_/A (sg13g2_nand2_1)
     1    0.006000    0.040748    0.086013    0.460528 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.040748    0.000000    0.460528 ^ sine_out[24] (out)
                                              0.460528   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.460528   data arrival time
---------------------------------------------------------------------------------------------
                                              5.210528   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _172_/A (sg13g2_nand2_1)
     1    0.006000    0.040748    0.086013    0.460528 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.040748    0.000000    0.460528 ^ sine_out[25] (out)
                                              0.460528   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.460528   data arrival time
---------------------------------------------------------------------------------------------
                                              5.210528   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _175_/A (sg13g2_nand2_1)
     1    0.006000    0.040315    0.086013    0.460528 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.040315    0.000000    0.460528 ^ sine_out[26] (out)
                                              0.460528   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.460528   data arrival time
---------------------------------------------------------------------------------------------
                                              5.210528   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _180_/A (sg13g2_nand2_1)
     1    0.006000    0.043334    0.086013    0.460528 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.043334    0.000000    0.460528 ^ sine_out[28] (out)
                                              0.460528   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.460528   data arrival time
---------------------------------------------------------------------------------------------
                                              5.210528   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.048394    0.153086    0.319784    0.319784 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.153086    0.000000    0.319784 v _187_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.046561    0.146241    0.466025 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.046561    0.000000    0.466025 ^ sine_out[31] (out)
                                              0.466025   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.466025   data arrival time
---------------------------------------------------------------------------------------------
                                              5.216025   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _176_/B1 (sg13g2_o21ai_1)
     1    0.006000    0.076364    0.098636    0.473151 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.076364    0.000000    0.473151 ^ sine_out[27] (out)
                                              0.473151   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.473151   data arrival time
---------------------------------------------------------------------------------------------
                                              5.223151   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _148_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.080658    0.101850    0.476365 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.080658    0.000000    0.476365 ^ sine_out[16] (out)
                                              0.476365   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.476365   data arrival time
---------------------------------------------------------------------------------------------
                                              5.226365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _157_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.079034    0.101850    0.476365 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.079034    0.000000    0.476365 ^ sine_out[18] (out)
                                              0.476365   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.476365   data arrival time
---------------------------------------------------------------------------------------------
                                              5.226365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _162_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.070470    0.101850    0.476365 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.070470    0.000000    0.476365 ^ sine_out[20] (out)
                                              0.476365   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.476365   data arrival time
---------------------------------------------------------------------------------------------
                                              5.226365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _164_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.070470    0.101850    0.476365 ^ _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.070470    0.000000    0.476365 ^ sine_out[21] (out)
                                              0.476365   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.476365   data arrival time
---------------------------------------------------------------------------------------------
                                              5.226365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _165_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.070470    0.101850    0.476365 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.070470    0.000000    0.476365 ^ sine_out[22] (out)
                                              0.476365   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.476365   data arrival time
---------------------------------------------------------------------------------------------
                                              5.226365   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _215_/B (sg13g2_nand3_1)
     2    0.005602    0.058877    0.079329    0.375076 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.058877    0.000000    0.375076 ^ _284_/B (sg13g2_and2_1)
     1    0.006000    0.038817    0.102287    0.477363 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.038817    0.000000    0.477363 ^ sine_out[12] (out)
                                              0.477363   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.477363   data arrival time
---------------------------------------------------------------------------------------------
                                              5.227363   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _160_/A (sg13g2_nor2_1)
     1    0.006000    0.070109    0.120367    0.494882 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.070109    0.000000    0.494882 ^ sine_out[19] (out)
                                              0.494882   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.494882   data arrival time
---------------------------------------------------------------------------------------------
                                              5.244882   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _167_/A (sg13g2_nor2_1)
     1    0.006000    0.070093    0.120367    0.494882 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.070093    0.000000    0.494882 ^ sine_out[23] (out)
                                              0.494882   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.494882   data arrival time
---------------------------------------------------------------------------------------------
                                              5.244882   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _281_/A (sg13g2_nor2_1)
     1    0.006000    0.072772    0.120367    0.494882 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.072772    0.000000    0.494882 ^ sine_out[8] (out)
                                              0.494882   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.494882   data arrival time
---------------------------------------------------------------------------------------------
                                              5.244882   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229842    0.376599    0.376599 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229842    0.000000    0.376599 v _275_/A (sg13g2_nor2_1)
     1    0.006000    0.073236    0.120783    0.497382 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.073236    0.000000    0.497382 ^ sine_out[3] (out)
                                              0.497382   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.497382   data arrival time
---------------------------------------------------------------------------------------------
                                              5.247382   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _274_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.075791    0.124526    0.499040 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.075791    0.000000    0.499040 ^ sine_out[1] (out)
                                              0.499040   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.499040   data arrival time
---------------------------------------------------------------------------------------------
                                              5.249041   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.073142    0.227017    0.374515    0.374515 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.227017    0.000000    0.374515 v _155_/C1 (sg13g2_a221oi_1)
     1    0.006000    0.101503    0.128221    0.502736 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.101503    0.000000    0.502736 ^ sine_out[17] (out)
                                              0.502736   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.502736   data arrival time
---------------------------------------------------------------------------------------------
                                              5.252736   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229842    0.376599    0.376599 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229842    0.000000    0.376599 v _212_/A (sg13g2_nor2_1)
     2    0.009100    0.097043    0.143514    0.520113 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.097043    0.000000    0.520113 ^ sine_out[2] (out)
                                              0.520113   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.520113   data arrival time
---------------------------------------------------------------------------------------------
                                              5.270113   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _137_/A (sg13g2_nand3_1)
     5    0.015276    0.091128    0.110350    0.406097 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.091128    0.000000    0.406097 ^ _138_/B (sg13g2_nor2_1)
     2    0.005848    0.039183    0.057906    0.464003 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.039183    0.000000    0.464003 v _279_/B (sg13g2_nor2_1)
     1    0.006000    0.071049    0.071775    0.535778 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.071049    0.000000    0.535778 ^ sine_out[7] (out)
                                              0.535778   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.535778   data arrival time
---------------------------------------------------------------------------------------------
                                              5.285778   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _282_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.060408    0.135194    0.539324 ^ _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.060408    0.000000    0.539324 ^ sine_out[10] (out)
                                              0.539324   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.539324   data arrival time
---------------------------------------------------------------------------------------------
                                              5.289324   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _283_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.060408    0.135194    0.539324 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.060408    0.000000    0.539324 ^ sine_out[11] (out)
                                              0.539324   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.539324   data arrival time
---------------------------------------------------------------------------------------------
                                              5.289324   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _139_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.060408    0.135194    0.539324 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.060408    0.000000    0.539324 ^ sine_out[13] (out)
                                              0.539324   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.539324   data arrival time
---------------------------------------------------------------------------------------------
                                              5.289324   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _280_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.060408    0.135194    0.539324 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.060408    0.000000    0.539324 ^ sine_out[9] (out)
                                              0.539324   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.539324   data arrival time
---------------------------------------------------------------------------------------------
                                              5.289324   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _222_/B1 (sg13g2_a21oi_1)
     2    0.008144    0.080791    0.093628    0.389375 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.080791    0.000000    0.389375 ^ _241_/A (sg13g2_nand2_1)
     1    0.002858    0.032497    0.057346    0.446720 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.032497    0.000000    0.446720 v _242_/C (sg13g2_nand3_1)
     1    0.003175    0.033796    0.043291    0.490012 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.033796    0.000000    0.490012 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.006000    0.050714    0.065126    0.555138 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.050714    0.000000    0.555138 v sine_out[0] (out)
                                              0.555138   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.555138   data arrival time
---------------------------------------------------------------------------------------------
                                              5.305138   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.048394    0.153086    0.319784    0.319784 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.153086    0.000000    0.319784 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012112    0.091835    0.115951    0.435735 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.091835    0.000000    0.435735 ^ _147_/B (sg13g2_nand2_1)
     2    0.005706    0.051825    0.080166    0.515902 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.051825    0.000000    0.515902 v _149_/B (sg13g2_nand2_1)
     1    0.006000    0.043846    0.053344    0.569246 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.043846    0.000000    0.569246 ^ sine_out[15] (out)
                                              0.569246   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.569246   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319246   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _189_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.046561    0.170843    0.574972 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.046561    0.000000    0.574972 ^ sine_out[32] (out)
                                              0.574972   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.574972   data arrival time
---------------------------------------------------------------------------------------------
                                              5.324972   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229842    0.376599    0.376599 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229842    0.000000    0.376599 v _181_/A (sg13g2_and2_1)
     4    0.011855    0.051638    0.150573    0.527171 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.051638    0.000000    0.527171 v _184_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.056817    0.061803    0.588974 ^ _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.056817    0.000000    0.588974 ^ sine_out[29] (out)
                                              0.588974   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.588974   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338974   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229842    0.376599    0.376599 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229842    0.000000    0.376599 v _181_/A (sg13g2_and2_1)
     4    0.011855    0.051638    0.150573    0.527171 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.051638    0.000000    0.527171 v _186_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.056817    0.061803    0.588974 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.056817    0.000000    0.588974 ^ sine_out[30] (out)
                                              0.588974   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.588974   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338974   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.050456    0.211525    0.352504    0.352504 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.211525    0.000000    0.352504 ^ _140_/B (sg13g2_nor2_1)
     5    0.014397    0.087901    0.122935    0.475439 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.087901    0.000000    0.475439 v _144_/A (sg13g2_nand2_1)
     2    0.006089    0.041890    0.060310    0.535749 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041890    0.000000    0.535749 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.047983    0.064017    0.599766 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.047983    0.000000    0.599766 v sine_out[14] (out)
                                              0.599766   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.599766   data arrival time
---------------------------------------------------------------------------------------------
                                              5.349766   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.048394    0.153086    0.319784    0.319784 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.153086    0.000000    0.319784 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012112    0.091835    0.115951    0.435735 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.091835    0.000000    0.435735 ^ _185_/B (sg13g2_nor2_1)
     5    0.014879    0.064872    0.088413    0.524148 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.064872    0.000000    0.524148 v _278_/B (sg13g2_nor2_1)
     1    0.006000    0.074000    0.080222    0.604370 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.074000    0.000000    0.604370 ^ sine_out[6] (out)
                                              0.604370   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.604370   data arrival time
---------------------------------------------------------------------------------------------
                                              5.354370   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.048394    0.153086    0.319784    0.319784 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.153086    0.000000    0.319784 v _132_/B (sg13g2_nand2_1)
     4    0.012517    0.086030    0.111854    0.431638 ^ _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.086030    0.000000    0.431638 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.011894    0.084308    0.110272    0.541910 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.084308    0.000000    0.541910 v _276_/B (sg13g2_nor2_1)
     1    0.006000    0.074000    0.086613    0.628523 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.074000    0.000000    0.628523 ^ sine_out[4] (out)
                                              0.628523   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.628523   data arrival time
---------------------------------------------------------------------------------------------
                                              5.378523   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _125_/A (sg13g2_inv_1)
    10    0.029611    0.138487    0.156417    0.452163 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.138487    0.000000    0.452163 ^ _152_/A (sg13g2_nor2_1)
     4    0.011785    0.067944    0.099464    0.551627 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.067944    0.000000    0.551627 v _277_/B (sg13g2_nor2_1)
     1    0.006000    0.074000    0.081232    0.632859 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.074000    0.000000    0.632859 ^ sine_out[5] (out)
                                              0.632859   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.632859   data arrival time
---------------------------------------------------------------------------------------------
                                              5.382859   slack (MET)



