
F103C8(Motion Cotroller).elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044e0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002dc  080045ec  080045ec  000145ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080048c8  080048c8  000148c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080048cc  080048cc  000148cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e0  20000000  080048d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000008b4  200001e0  08004ab0  000201e0  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000a94  08004ab0  00020a94  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
  9 .debug_info   00014147  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003076  00000000  00000000  00034350  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008cd2  00000000  00000000  000373c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ca8  00000000  00000000  00040098  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001110  00000000  00000000  00040d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007951  00000000  00000000  00041e50  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004726  00000000  00000000  000497a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004dec7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002dd8  00000000  00000000  0004df44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001e0 	.word	0x200001e0
 8000128:	00000000 	.word	0x00000000
 800012c:	080045d4 	.word	0x080045d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001e4 	.word	0x200001e4
 8000148:	080045d4 	.word	0x080045d4

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000160:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000162:	4b0e      	ldr	r3, [pc, #56]	; (800019c <HAL_InitTick+0x3c>)
{
 8000164:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000166:	7818      	ldrb	r0, [r3, #0]
 8000168:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800016c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000170:	4a0b      	ldr	r2, [pc, #44]	; (80001a0 <HAL_InitTick+0x40>)
 8000172:	6810      	ldr	r0, [r2, #0]
 8000174:	fbb0 f0f3 	udiv	r0, r0, r3
 8000178:	f000 fb92 	bl	80008a0 <HAL_SYSTICK_Config>
 800017c:	4604      	mov	r4, r0
 800017e:	b958      	cbnz	r0, 8000198 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000180:	2d0f      	cmp	r5, #15
 8000182:	d809      	bhi.n	8000198 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000184:	4602      	mov	r2, r0
 8000186:	4629      	mov	r1, r5
 8000188:	f04f 30ff 	mov.w	r0, #4294967295
 800018c:	f000 fb46 	bl	800081c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <HAL_InitTick+0x44>)
 8000192:	4620      	mov	r0, r4
 8000194:	601d      	str	r5, [r3, #0]
 8000196:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000198:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800019a:	bd38      	pop	{r3, r4, r5, pc}
 800019c:	20000000 	.word	0x20000000
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	20000004 	.word	0x20000004

080001a8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a8:	4a07      	ldr	r2, [pc, #28]	; (80001c8 <HAL_Init+0x20>)
{
 80001aa:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001ac:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001ae:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001b0:	f043 0310 	orr.w	r3, r3, #16
 80001b4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001b6:	f000 fb1f 	bl	80007f8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001ba:	2000      	movs	r0, #0
 80001bc:	f7ff ffd0 	bl	8000160 <HAL_InitTick>
  HAL_MspInit();
 80001c0:	f002 fe0e 	bl	8002de0 <HAL_MspInit>
}
 80001c4:	2000      	movs	r0, #0
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	40022000 	.word	0x40022000

080001cc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001cc:	4a03      	ldr	r2, [pc, #12]	; (80001dc <HAL_IncTick+0x10>)
 80001ce:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <HAL_IncTick+0x14>)
 80001d0:	6811      	ldr	r1, [r2, #0]
 80001d2:	781b      	ldrb	r3, [r3, #0]
 80001d4:	440b      	add	r3, r1
 80001d6:	6013      	str	r3, [r2, #0]
 80001d8:	4770      	bx	lr
 80001da:	bf00      	nop
 80001dc:	20000214 	.word	0x20000214
 80001e0:	20000000 	.word	0x20000000

080001e4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001e4:	4b01      	ldr	r3, [pc, #4]	; (80001ec <HAL_GetTick+0x8>)
 80001e6:	6818      	ldr	r0, [r3, #0]
}
 80001e8:	4770      	bx	lr
 80001ea:	bf00      	nop
 80001ec:	20000214 	.word	0x20000214

080001f0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80001f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80001f2:	2500      	movs	r5, #0
{
 80001f4:	4604      	mov	r4, r0
 80001f6:	460e      	mov	r6, r1
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80001f8:	9501      	str	r5, [sp, #4]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80001fa:	f7ff fff3 	bl	80001e4 <HAL_GetTick>
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80001fe:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8000200:	4607      	mov	r7, r0
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000202:	689a      	ldr	r2, [r3, #8]
 8000204:	05d2      	lsls	r2, r2, #23
 8000206:	d508      	bpl.n	800021a <HAL_ADC_PollForConversion+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
    
    return HAL_ERROR;
 8000208:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800020a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 800020c:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000210:	f043 0320 	orr.w	r3, r3, #32
 8000214:	62a3      	str	r3, [r4, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 8000216:	b003      	add	sp, #12
 8000218:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800021a:	685a      	ldr	r2, [r3, #4]
 800021c:	05d5      	lsls	r5, r2, #23
 800021e:	d403      	bmi.n	8000228 <HAL_ADC_PollForConversion+0x38>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000222:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 8000226:	d040      	beq.n	80002aa <HAL_ADC_PollForConversion+0xba>
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000228:	4b42      	ldr	r3, [pc, #264]	; (8000334 <HAL_ADC_PollForConversion+0x144>)
 800022a:	2002      	movs	r0, #2
 800022c:	681d      	ldr	r5, [r3, #0]
 800022e:	f000 ffc9 	bl	80011c4 <HAL_RCCEx_GetPeriphCLKFreq>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000232:	6823      	ldr	r3, [r4, #0]
 8000234:	4a40      	ldr	r2, [pc, #256]	; (8000338 <HAL_ADC_PollForConversion+0x148>)
 8000236:	6919      	ldr	r1, [r3, #16]
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000238:	fbb5 f0f0 	udiv	r0, r5, r0
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800023c:	4211      	tst	r1, r2
 800023e:	4a3f      	ldr	r2, [pc, #252]	; (800033c <HAL_ADC_PollForConversion+0x14c>)
 8000240:	d155      	bne.n	80002ee <HAL_ADC_PollForConversion+0xfe>
 8000242:	68dd      	ldr	r5, [r3, #12]
 8000244:	493e      	ldr	r1, [pc, #248]	; (8000340 <HAL_ADC_PollForConversion+0x150>)
 8000246:	420d      	tst	r5, r1
 8000248:	d151      	bne.n	80002ee <HAL_ADC_PollForConversion+0xfe>
 800024a:	6919      	ldr	r1, [r3, #16]
 800024c:	4211      	tst	r1, r2
 800024e:	d15f      	bne.n	8000310 <HAL_ADC_PollForConversion+0x120>
 8000250:	68da      	ldr	r2, [r3, #12]
 8000252:	4b3c      	ldr	r3, [pc, #240]	; (8000344 <HAL_ADC_PollForConversion+0x154>)
 8000254:	421a      	tst	r2, r3
 8000256:	bf14      	ite	ne
 8000258:	2329      	movne	r3, #41	; 0x29
 800025a:	2314      	moveq	r3, #20
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800025c:	fb00 f503 	mul.w	r5, r0, r3
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000260:	9b01      	ldr	r3, [sp, #4]
 8000262:	429d      	cmp	r5, r3
 8000264:	d925      	bls.n	80002b2 <HAL_ADC_PollForConversion+0xc2>
      if(Timeout != HAL_MAX_DELAY)
 8000266:	1c73      	adds	r3, r6, #1
 8000268:	d05d      	beq.n	8000326 <HAL_ADC_PollForConversion+0x136>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800026a:	2e00      	cmp	r6, #0
 800026c:	d156      	bne.n	800031c <HAL_ADC_PollForConversion+0x12c>
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800026e:	9b01      	ldr	r3, [sp, #4]
 8000270:	429d      	cmp	r5, r3
 8000272:	d958      	bls.n	8000326 <HAL_ADC_PollForConversion+0x136>
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000274:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000276:	f043 0304 	orr.w	r3, r3, #4
 800027a:	62a3      	str	r3, [r4, #40]	; 0x28
            __HAL_UNLOCK(hadc);
 800027c:	2300      	movs	r3, #0
 800027e:	e00b      	b.n	8000298 <HAL_ADC_PollForConversion+0xa8>
      if(Timeout != HAL_MAX_DELAY)
 8000280:	1c70      	adds	r0, r6, #1
 8000282:	d013      	beq.n	80002ac <HAL_ADC_PollForConversion+0xbc>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000284:	b966      	cbnz	r6, 80002a0 <HAL_ADC_PollForConversion+0xb0>
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000286:	6823      	ldr	r3, [r4, #0]
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	f013 0302 	ands.w	r3, r3, #2
 800028e:	d10c      	bne.n	80002aa <HAL_ADC_PollForConversion+0xba>
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000290:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000292:	f042 0204 	orr.w	r2, r2, #4
 8000296:	62a2      	str	r2, [r4, #40]	; 0x28
            __HAL_UNLOCK(hadc);
 8000298:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
            return HAL_TIMEOUT;
 800029c:	2003      	movs	r0, #3
 800029e:	e7ba      	b.n	8000216 <HAL_ADC_PollForConversion+0x26>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80002a0:	f7ff ffa0 	bl	80001e4 <HAL_GetTick>
 80002a4:	1bc0      	subs	r0, r0, r7
 80002a6:	4286      	cmp	r6, r0
 80002a8:	d3ed      	bcc.n	8000286 <HAL_ADC_PollForConversion+0x96>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80002aa:	6822      	ldr	r2, [r4, #0]
 80002ac:	6813      	ldr	r3, [r2, #0]
 80002ae:	0799      	lsls	r1, r3, #30
 80002b0:	d5e6      	bpl.n	8000280 <HAL_ADC_PollForConversion+0x90>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80002b2:	f06f 0312 	mvn.w	r3, #18
 80002b6:	6822      	ldr	r2, [r4, #0]
 80002b8:	6013      	str	r3, [r2, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80002ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002c0:	62a3      	str	r3, [r4, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80002c2:	6893      	ldr	r3, [r2, #8]
 80002c4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80002c8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80002cc:	d12f      	bne.n	800032e <HAL_ADC_PollForConversion+0x13e>
 80002ce:	7b23      	ldrb	r3, [r4, #12]
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d12c      	bne.n	800032e <HAL_ADC_PollForConversion+0x13e>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80002d4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002da:	62a3      	str	r3, [r4, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80002dc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80002de:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 80002e2:	d124      	bne.n	800032e <HAL_ADC_PollForConversion+0x13e>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80002e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	62a3      	str	r3, [r4, #40]	; 0x28
 80002ec:	e793      	b.n	8000216 <HAL_ADC_PollForConversion+0x26>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80002ee:	6919      	ldr	r1, [r3, #16]
 80002f0:	4211      	tst	r1, r2
 80002f2:	d103      	bne.n	80002fc <HAL_ADC_PollForConversion+0x10c>
 80002f4:	68d9      	ldr	r1, [r3, #12]
 80002f6:	4a13      	ldr	r2, [pc, #76]	; (8000344 <HAL_ADC_PollForConversion+0x154>)
 80002f8:	4211      	tst	r1, r2
 80002fa:	d00b      	beq.n	8000314 <HAL_ADC_PollForConversion+0x124>
 80002fc:	6919      	ldr	r1, [r3, #16]
 80002fe:	4a12      	ldr	r2, [pc, #72]	; (8000348 <HAL_ADC_PollForConversion+0x158>)
 8000300:	4211      	tst	r1, r2
 8000302:	d109      	bne.n	8000318 <HAL_ADC_PollForConversion+0x128>
 8000304:	68db      	ldr	r3, [r3, #12]
 8000306:	4213      	tst	r3, r2
 8000308:	bf14      	ite	ne
 800030a:	23fc      	movne	r3, #252	; 0xfc
 800030c:	2354      	moveq	r3, #84	; 0x54
 800030e:	e7a5      	b.n	800025c <HAL_ADC_PollForConversion+0x6c>
 8000310:	2329      	movs	r3, #41	; 0x29
 8000312:	e7a3      	b.n	800025c <HAL_ADC_PollForConversion+0x6c>
 8000314:	2354      	movs	r3, #84	; 0x54
 8000316:	e7a1      	b.n	800025c <HAL_ADC_PollForConversion+0x6c>
 8000318:	23fc      	movs	r3, #252	; 0xfc
 800031a:	e79f      	b.n	800025c <HAL_ADC_PollForConversion+0x6c>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800031c:	f7ff ff62 	bl	80001e4 <HAL_GetTick>
 8000320:	1bc0      	subs	r0, r0, r7
 8000322:	4286      	cmp	r6, r0
 8000324:	d3a3      	bcc.n	800026e <HAL_ADC_PollForConversion+0x7e>
      Conversion_Timeout_CPU_cycles ++;
 8000326:	9b01      	ldr	r3, [sp, #4]
 8000328:	3301      	adds	r3, #1
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	e798      	b.n	8000260 <HAL_ADC_PollForConversion+0x70>
  return HAL_OK;
 800032e:	2000      	movs	r0, #0
 8000330:	e771      	b.n	8000216 <HAL_ADC_PollForConversion+0x26>
 8000332:	bf00      	nop
 8000334:	2000000c 	.word	0x2000000c
 8000338:	24924924 	.word	0x24924924
 800033c:	12492492 	.word	0x12492492
 8000340:	00924924 	.word	0x00924924
 8000344:	00492492 	.word	0x00492492
 8000348:	00249249 	.word	0x00249249

0800034c <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800034c:	6803      	ldr	r3, [r0, #0]
 800034e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8000350:	4770      	bx	lr
	...

08000354 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000354:	2300      	movs	r3, #0
{ 
 8000356:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000358:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800035a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800035e:	2b01      	cmp	r3, #1
 8000360:	d074      	beq.n	800044c <HAL_ADC_ConfigChannel+0xf8>
 8000362:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000364:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000366:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800036a:	2d06      	cmp	r5, #6
 800036c:	6802      	ldr	r2, [r0, #0]
 800036e:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000372:	680c      	ldr	r4, [r1, #0]
 8000374:	d825      	bhi.n	80003c2 <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000376:	442b      	add	r3, r5
 8000378:	251f      	movs	r5, #31
 800037a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800037c:	3b05      	subs	r3, #5
 800037e:	409d      	lsls	r5, r3
 8000380:	ea26 0505 	bic.w	r5, r6, r5
 8000384:	fa04 f303 	lsl.w	r3, r4, r3
 8000388:	432b      	orrs	r3, r5
 800038a:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800038c:	2c09      	cmp	r4, #9
 800038e:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000392:	688d      	ldr	r5, [r1, #8]
 8000394:	d92f      	bls.n	80003f6 <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000396:	2607      	movs	r6, #7
 8000398:	4423      	add	r3, r4
 800039a:	68d1      	ldr	r1, [r2, #12]
 800039c:	3b1e      	subs	r3, #30
 800039e:	409e      	lsls	r6, r3
 80003a0:	ea21 0106 	bic.w	r1, r1, r6
 80003a4:	fa05 f303 	lsl.w	r3, r5, r3
 80003a8:	430b      	orrs	r3, r1
 80003aa:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80003ac:	f1a4 0310 	sub.w	r3, r4, #16
 80003b0:	2b01      	cmp	r3, #1
 80003b2:	d92b      	bls.n	800040c <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80003b4:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80003b6:	2200      	movs	r2, #0
 80003b8:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 80003bc:	4618      	mov	r0, r3
 80003be:	b002      	add	sp, #8
 80003c0:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80003c2:	2d0c      	cmp	r5, #12
 80003c4:	d80b      	bhi.n	80003de <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80003c6:	442b      	add	r3, r5
 80003c8:	251f      	movs	r5, #31
 80003ca:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80003cc:	3b23      	subs	r3, #35	; 0x23
 80003ce:	409d      	lsls	r5, r3
 80003d0:	ea26 0505 	bic.w	r5, r6, r5
 80003d4:	fa04 f303 	lsl.w	r3, r4, r3
 80003d8:	432b      	orrs	r3, r5
 80003da:	6313      	str	r3, [r2, #48]	; 0x30
 80003dc:	e7d6      	b.n	800038c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80003de:	442b      	add	r3, r5
 80003e0:	251f      	movs	r5, #31
 80003e2:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 80003e4:	3b41      	subs	r3, #65	; 0x41
 80003e6:	409d      	lsls	r5, r3
 80003e8:	ea26 0505 	bic.w	r5, r6, r5
 80003ec:	fa04 f303 	lsl.w	r3, r4, r3
 80003f0:	432b      	orrs	r3, r5
 80003f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80003f4:	e7ca      	b.n	800038c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80003f6:	2607      	movs	r6, #7
 80003f8:	6911      	ldr	r1, [r2, #16]
 80003fa:	4423      	add	r3, r4
 80003fc:	409e      	lsls	r6, r3
 80003fe:	ea21 0106 	bic.w	r1, r1, r6
 8000402:	fa05 f303 	lsl.w	r3, r5, r3
 8000406:	430b      	orrs	r3, r1
 8000408:	6113      	str	r3, [r2, #16]
 800040a:	e7cf      	b.n	80003ac <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 800040c:	4b10      	ldr	r3, [pc, #64]	; (8000450 <HAL_ADC_ConfigChannel+0xfc>)
 800040e:	429a      	cmp	r2, r3
 8000410:	d116      	bne.n	8000440 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000412:	6893      	ldr	r3, [r2, #8]
 8000414:	021b      	lsls	r3, r3, #8
 8000416:	d4cd      	bmi.n	80003b4 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000418:	6893      	ldr	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800041a:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800041c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000420:	6093      	str	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000422:	d1c7      	bne.n	80003b4 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000424:	4b0b      	ldr	r3, [pc, #44]	; (8000454 <HAL_ADC_ConfigChannel+0x100>)
 8000426:	4a0c      	ldr	r2, [pc, #48]	; (8000458 <HAL_ADC_ConfigChannel+0x104>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	fbb3 f2f2 	udiv	r2, r3, r2
 800042e:	230a      	movs	r3, #10
 8000430:	4353      	muls	r3, r2
            wait_loop_index--;
 8000432:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000434:	9b01      	ldr	r3, [sp, #4]
 8000436:	2b00      	cmp	r3, #0
 8000438:	d0bc      	beq.n	80003b4 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 800043a:	9b01      	ldr	r3, [sp, #4]
 800043c:	3b01      	subs	r3, #1
 800043e:	e7f8      	b.n	8000432 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000440:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000442:	f043 0320 	orr.w	r3, r3, #32
 8000446:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000448:	2301      	movs	r3, #1
 800044a:	e7b4      	b.n	80003b6 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 800044c:	2302      	movs	r3, #2
 800044e:	e7b5      	b.n	80003bc <HAL_ADC_ConfigChannel+0x68>
 8000450:	40012400 	.word	0x40012400
 8000454:	2000000c 	.word	0x2000000c
 8000458:	000f4240 	.word	0x000f4240

0800045c <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 800045c:	2300      	movs	r3, #0
{
 800045e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000460:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000462:	6803      	ldr	r3, [r0, #0]
{
 8000464:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000466:	689a      	ldr	r2, [r3, #8]
 8000468:	07d2      	lsls	r2, r2, #31
 800046a:	d502      	bpl.n	8000472 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800046c:	2000      	movs	r0, #0
}
 800046e:	b003      	add	sp, #12
 8000470:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8000472:	689a      	ldr	r2, [r3, #8]
 8000474:	f042 0201 	orr.w	r2, r2, #1
 8000478:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800047a:	4b14      	ldr	r3, [pc, #80]	; (80004cc <ADC_Enable+0x70>)
 800047c:	4a14      	ldr	r2, [pc, #80]	; (80004d0 <ADC_Enable+0x74>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000484:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000486:	9b01      	ldr	r3, [sp, #4]
 8000488:	b9e3      	cbnz	r3, 80004c4 <ADC_Enable+0x68>
    tickstart = HAL_GetTick();
 800048a:	f7ff feab 	bl	80001e4 <HAL_GetTick>
 800048e:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000490:	6823      	ldr	r3, [r4, #0]
 8000492:	689b      	ldr	r3, [r3, #8]
 8000494:	07db      	lsls	r3, r3, #31
 8000496:	d4e9      	bmi.n	800046c <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000498:	f7ff fea4 	bl	80001e4 <HAL_GetTick>
 800049c:	1b40      	subs	r0, r0, r5
 800049e:	2802      	cmp	r0, #2
 80004a0:	d9f6      	bls.n	8000490 <ADC_Enable+0x34>
        if(ADC_IS_ENABLE(hadc) == RESET)
 80004a2:	6823      	ldr	r3, [r4, #0]
 80004a4:	689b      	ldr	r3, [r3, #8]
 80004a6:	f013 0301 	ands.w	r3, r3, #1
 80004aa:	d1f1      	bne.n	8000490 <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004ac:	6aa2      	ldr	r2, [r4, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 80004ae:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004b2:	f042 0210 	orr.w	r2, r2, #16
 80004b6:	62a2      	str	r2, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004b8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 80004ba:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004bc:	f042 0201 	orr.w	r2, r2, #1
 80004c0:	62e2      	str	r2, [r4, #44]	; 0x2c
 80004c2:	e7d4      	b.n	800046e <ADC_Enable+0x12>
      wait_loop_index--;
 80004c4:	9b01      	ldr	r3, [sp, #4]
 80004c6:	3b01      	subs	r3, #1
 80004c8:	e7dc      	b.n	8000484 <ADC_Enable+0x28>
 80004ca:	bf00      	nop
 80004cc:	2000000c 	.word	0x2000000c
 80004d0:	000f4240 	.word	0x000f4240

080004d4 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 80004d4:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80004d8:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80004da:	2b01      	cmp	r3, #1
{
 80004dc:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80004de:	d054      	beq.n	800058a <HAL_ADC_Start+0xb6>
 80004e0:	2301      	movs	r3, #1
 80004e2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 80004e6:	f7ff ffb9 	bl	800045c <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 80004ea:	2800      	cmp	r0, #0
 80004ec:	d149      	bne.n	8000582 <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 80004ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80004f0:	4a27      	ldr	r2, [pc, #156]	; (8000590 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 80004f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80004f6:	f023 0301 	bic.w	r3, r3, #1
 80004fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004fe:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000500:	6823      	ldr	r3, [r4, #0]
 8000502:	4293      	cmp	r3, r2
 8000504:	d104      	bne.n	8000510 <HAL_ADC_Start+0x3c>
 8000506:	4923      	ldr	r1, [pc, #140]	; (8000594 <HAL_ADC_Start+0xc0>)
 8000508:	684a      	ldr	r2, [r1, #4]
 800050a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800050e:	d12e      	bne.n	800056e <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000510:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000512:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000516:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000518:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800051a:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800051c:	bf41      	itttt	mi
 800051e:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8000520:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000524:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000528:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800052a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800052c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000530:	bf1c      	itt	ne
 8000532:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8000534:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000538:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 800053a:	2200      	movs	r2, #0
 800053c:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000540:	f06f 0202 	mvn.w	r2, #2
 8000544:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000546:	689a      	ldr	r2, [r3, #8]
 8000548:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800054c:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000550:	d113      	bne.n	800057a <HAL_ADC_Start+0xa6>
 8000552:	4a0f      	ldr	r2, [pc, #60]	; (8000590 <HAL_ADC_Start+0xbc>)
 8000554:	4293      	cmp	r3, r2
 8000556:	d105      	bne.n	8000564 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000558:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 800055c:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800055e:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000562:	d10a      	bne.n	800057a <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000564:	689a      	ldr	r2, [r3, #8]
 8000566:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800056e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000570:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000574:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000576:	684a      	ldr	r2, [r1, #4]
 8000578:	e7cf      	b.n	800051a <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800057a:	689a      	ldr	r2, [r3, #8]
 800057c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000580:	e7f3      	b.n	800056a <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 8000582:	2300      	movs	r3, #0
 8000584:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000588:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800058a:	2002      	movs	r0, #2
}
 800058c:	bd10      	pop	{r4, pc}
 800058e:	bf00      	nop
 8000590:	40012800 	.word	0x40012800
 8000594:	40012400 	.word	0x40012400

08000598 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000598:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800059a:	6803      	ldr	r3, [r0, #0]
{
 800059c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800059e:	689a      	ldr	r2, [r3, #8]
 80005a0:	07d1      	lsls	r1, r2, #31
 80005a2:	d401      	bmi.n	80005a8 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80005a4:	2000      	movs	r0, #0
 80005a6:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80005a8:	689a      	ldr	r2, [r3, #8]
 80005aa:	f022 0201 	bic.w	r2, r2, #1
 80005ae:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80005b0:	f7ff fe18 	bl	80001e4 <HAL_GetTick>
 80005b4:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80005b6:	6823      	ldr	r3, [r4, #0]
 80005b8:	689b      	ldr	r3, [r3, #8]
 80005ba:	07db      	lsls	r3, r3, #31
 80005bc:	d5f2      	bpl.n	80005a4 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80005be:	f7ff fe11 	bl	80001e4 <HAL_GetTick>
 80005c2:	1b40      	subs	r0, r0, r5
 80005c4:	2802      	cmp	r0, #2
 80005c6:	d9f6      	bls.n	80005b6 <ADC_ConversionStop_Disable+0x1e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 80005c8:	6823      	ldr	r3, [r4, #0]
 80005ca:	689b      	ldr	r3, [r3, #8]
 80005cc:	07da      	lsls	r2, r3, #31
 80005ce:	d5f2      	bpl.n	80005b6 <ADC_ConversionStop_Disable+0x1e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80005d0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005d2:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80005d4:	f043 0310 	orr.w	r3, r3, #16
 80005d8:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80005dc:	f043 0301 	orr.w	r3, r3, #1
 80005e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80005e2:	bd38      	pop	{r3, r4, r5, pc}

080005e4 <HAL_ADC_Init>:
{
 80005e4:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80005e6:	4604      	mov	r4, r0
 80005e8:	2800      	cmp	r0, #0
 80005ea:	d071      	beq.n	80006d0 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80005ec:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80005ee:	b923      	cbnz	r3, 80005fa <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80005f0:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80005f2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80005f6:	f002 fc1d 	bl	8002e34 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80005fa:	4620      	mov	r0, r4
 80005fc:	f7ff ffcc 	bl	8000598 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000600:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000602:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000606:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000608:	d164      	bne.n	80006d4 <HAL_ADC_Init+0xf0>
 800060a:	2800      	cmp	r0, #0
 800060c:	d162      	bne.n	80006d4 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800060e:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000610:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000614:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000616:	f023 0302 	bic.w	r3, r3, #2
 800061a:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800061e:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000620:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000622:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000624:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000626:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800062a:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800062e:	d038      	beq.n	80006a2 <HAL_ADC_Init+0xbe>
 8000630:	2901      	cmp	r1, #1
 8000632:	bf14      	ite	ne
 8000634:	4606      	movne	r6, r0
 8000636:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800063a:	7d25      	ldrb	r5, [r4, #20]
 800063c:	2d01      	cmp	r5, #1
 800063e:	d107      	bne.n	8000650 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000640:	2b00      	cmp	r3, #0
 8000642:	d130      	bne.n	80006a6 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000644:	69a3      	ldr	r3, [r4, #24]
 8000646:	3b01      	subs	r3, #1
 8000648:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 800064c:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000650:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000652:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000656:	685d      	ldr	r5, [r3, #4]
 8000658:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 800065c:	ea45 0506 	orr.w	r5, r5, r6
 8000660:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000662:	689e      	ldr	r6, [r3, #8]
 8000664:	4d1d      	ldr	r5, [pc, #116]	; (80006dc <HAL_ADC_Init+0xf8>)
 8000666:	ea05 0506 	and.w	r5, r5, r6
 800066a:	ea45 0502 	orr.w	r5, r5, r2
 800066e:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000670:	d001      	beq.n	8000676 <HAL_ADC_Init+0x92>
 8000672:	2901      	cmp	r1, #1
 8000674:	d120      	bne.n	80006b8 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000676:	6921      	ldr	r1, [r4, #16]
 8000678:	3901      	subs	r1, #1
 800067a:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 800067c:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800067e:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000682:	4329      	orrs	r1, r5
 8000684:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000686:	6899      	ldr	r1, [r3, #8]
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <HAL_ADC_Init+0xfc>)
 800068a:	400b      	ands	r3, r1
 800068c:	429a      	cmp	r2, r3
 800068e:	d115      	bne.n	80006bc <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000690:	2300      	movs	r3, #0
 8000692:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000694:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000696:	f023 0303 	bic.w	r3, r3, #3
 800069a:	f043 0301 	orr.w	r3, r3, #1
 800069e:	62a3      	str	r3, [r4, #40]	; 0x28
 80006a0:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80006a2:	460e      	mov	r6, r1
 80006a4:	e7c9      	b.n	800063a <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80006a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006a8:	f043 0320 	orr.w	r3, r3, #32
 80006ac:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006ae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80006b6:	e7cb      	b.n	8000650 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 80006b8:	2100      	movs	r1, #0
 80006ba:	e7df      	b.n	800067c <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 80006bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006be:	f023 0312 	bic.w	r3, r3, #18
 80006c2:	f043 0310 	orr.w	r3, r3, #16
 80006c6:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80006ca:	f043 0301 	orr.w	r3, r3, #1
 80006ce:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80006d0:	2001      	movs	r0, #1
}
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80006d4:	f043 0310 	orr.w	r3, r3, #16
 80006d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80006da:	e7f9      	b.n	80006d0 <HAL_ADC_Init+0xec>
 80006dc:	ffe1f7fd 	.word	0xffe1f7fd
 80006e0:	ff1f0efe 	.word	0xff1f0efe

080006e4 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 80006e4:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80006e8:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80006ea:	2b01      	cmp	r3, #1
{
 80006ec:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80006ee:	d011      	beq.n	8000714 <HAL_ADC_Stop+0x30>
 80006f0:	2301      	movs	r3, #1
 80006f2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80006f6:	f7ff ff4f 	bl	8000598 <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 80006fa:	b938      	cbnz	r0, 800070c <HAL_ADC_Stop+0x28>
    ADC_STATE_CLR_SET(hadc->State,
 80006fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006fe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000702:	f023 0301 	bic.w	r3, r3, #1
 8000706:	f043 0301 	orr.w	r3, r3, #1
 800070a:	62a3      	str	r3, [r4, #40]	; 0x28
  __HAL_UNLOCK(hadc);
 800070c:	2300      	movs	r3, #0
 800070e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  return tmp_hal_status;
 8000712:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000714:	2002      	movs	r0, #2
}
 8000716:	bd10      	pop	{r4, pc}

08000718 <HAL_ADCEx_Calibration_Start>:
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8000718:	2300      	movs	r3, #0
{
 800071a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 800071c:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800071e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000722:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000724:	2b01      	cmp	r3, #1
 8000726:	d062      	beq.n	80007ee <HAL_ADCEx_Calibration_Start+0xd6>
 8000728:	2301      	movs	r3, #1
 800072a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800072e:	f7ff ff33 	bl	8000598 <ADC_ConversionStop_Disable>
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000732:	4605      	mov	r5, r0
 8000734:	2800      	cmp	r0, #0
 8000736:	d132      	bne.n	800079e <HAL_ADCEx_Calibration_Start+0x86>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000738:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800073a:	2002      	movs	r0, #2
    ADC_STATE_CLR_SET(hadc->State,
 800073c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000740:	f023 0302 	bic.w	r3, r3, #2
 8000744:	f043 0302 	orr.w	r3, r3, #2
 8000748:	62a3      	str	r3, [r4, #40]	; 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800074a:	4b2a      	ldr	r3, [pc, #168]	; (80007f4 <HAL_ADCEx_Calibration_Start+0xdc>)
 800074c:	681e      	ldr	r6, [r3, #0]
 800074e:	f000 fd39 	bl	80011c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8000752:	fbb6 f0f0 	udiv	r0, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8000756:	0040      	lsls	r0, r0, #1
    wait_loop_index = ((SystemCoreClock
 8000758:	9001      	str	r0, [sp, #4]

    while(wait_loop_index != 0U)
 800075a:	9b01      	ldr	r3, [sp, #4]
 800075c:	bb1b      	cbnz	r3, 80007a6 <HAL_ADCEx_Calibration_Start+0x8e>
    {
      wait_loop_index--;
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 800075e:	4620      	mov	r0, r4
 8000760:	f7ff fe7c 	bl	800045c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8000764:	6822      	ldr	r2, [r4, #0]
 8000766:	6893      	ldr	r3, [r2, #8]
 8000768:	f043 0308 	orr.w	r3, r3, #8
 800076c:	6093      	str	r3, [r2, #8]
    
    tickstart = HAL_GetTick();  
 800076e:	f7ff fd39 	bl	80001e4 <HAL_GetTick>
 8000772:	4606      	mov	r6, r0

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000774:	6823      	ldr	r3, [r4, #0]
 8000776:	689a      	ldr	r2, [r3, #8]
 8000778:	0711      	lsls	r1, r2, #28
 800077a:	d418      	bmi.n	80007ae <HAL_ADCEx_Calibration_Start+0x96>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800077c:	689a      	ldr	r2, [r3, #8]
 800077e:	f042 0204 	orr.w	r2, r2, #4
 8000782:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000784:	f7ff fd2e 	bl	80001e4 <HAL_GetTick>
 8000788:	4606      	mov	r6, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800078a:	6823      	ldr	r3, [r4, #0]
 800078c:	689b      	ldr	r3, [r3, #8]
 800078e:	075b      	lsls	r3, r3, #29
 8000790:	d423      	bmi.n	80007da <HAL_ADCEx_Calibration_Start+0xc2>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000792:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000794:	f023 0303 	bic.w	r3, r3, #3
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	62a3      	str	r3, [r4, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800079e:	2300      	movs	r3, #0
 80007a0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80007a4:	e016      	b.n	80007d4 <HAL_ADCEx_Calibration_Start+0xbc>
      wait_loop_index--;
 80007a6:	9b01      	ldr	r3, [sp, #4]
 80007a8:	3b01      	subs	r3, #1
 80007aa:	9301      	str	r3, [sp, #4]
 80007ac:	e7d5      	b.n	800075a <HAL_ADCEx_Calibration_Start+0x42>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80007ae:	f7ff fd19 	bl	80001e4 <HAL_GetTick>
 80007b2:	1b80      	subs	r0, r0, r6
 80007b4:	280a      	cmp	r0, #10
 80007b6:	d9dd      	bls.n	8000774 <HAL_ADCEx_Calibration_Start+0x5c>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80007b8:	6823      	ldr	r3, [r4, #0]
 80007ba:	689b      	ldr	r3, [r3, #8]
 80007bc:	0718      	lsls	r0, r3, #28
 80007be:	d5d9      	bpl.n	8000774 <HAL_ADCEx_Calibration_Start+0x5c>
          ADC_STATE_CLR_SET(hadc->State,
 80007c0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_ERROR;
 80007c2:	2501      	movs	r5, #1
          ADC_STATE_CLR_SET(hadc->State,
 80007c4:	f023 0312 	bic.w	r3, r3, #18
 80007c8:	f043 0310 	orr.w	r3, r3, #16
 80007cc:	62a3      	str	r3, [r4, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 80007ce:	2300      	movs	r3, #0
 80007d0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 80007d4:	4628      	mov	r0, r5
 80007d6:	b002      	add	sp, #8
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80007da:	f7ff fd03 	bl	80001e4 <HAL_GetTick>
 80007de:	1b80      	subs	r0, r0, r6
 80007e0:	280a      	cmp	r0, #10
 80007e2:	d9d2      	bls.n	800078a <HAL_ADCEx_Calibration_Start+0x72>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80007e4:	6823      	ldr	r3, [r4, #0]
 80007e6:	689b      	ldr	r3, [r3, #8]
 80007e8:	075a      	lsls	r2, r3, #29
 80007ea:	d5ce      	bpl.n	800078a <HAL_ADCEx_Calibration_Start+0x72>
 80007ec:	e7e8      	b.n	80007c0 <HAL_ADCEx_Calibration_Start+0xa8>
  __HAL_LOCK(hadc);
 80007ee:	2502      	movs	r5, #2
 80007f0:	e7f0      	b.n	80007d4 <HAL_ADCEx_Calibration_Start+0xbc>
 80007f2:	bf00      	nop
 80007f4:	2000000c 	.word	0x2000000c

080007f8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007f8:	4a07      	ldr	r2, [pc, #28]	; (8000818 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007fa:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007fc:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007fe:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000802:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000806:	041b      	lsls	r3, r3, #16
 8000808:	0c1b      	lsrs	r3, r3, #16
 800080a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800080e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000812:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000814:	60d3      	str	r3, [r2, #12]
 8000816:	4770      	bx	lr
 8000818:	e000ed00 	.word	0xe000ed00

0800081c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800081c:	4b17      	ldr	r3, [pc, #92]	; (800087c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800081e:	b530      	push	{r4, r5, lr}
 8000820:	68dc      	ldr	r4, [r3, #12]
 8000822:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000826:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800082a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800082c:	2b04      	cmp	r3, #4
 800082e:	bf28      	it	cs
 8000830:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000832:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000834:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000838:	bf98      	it	ls
 800083a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800083c:	fa05 f303 	lsl.w	r3, r5, r3
 8000840:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000844:	bf88      	it	hi
 8000846:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000848:	4019      	ands	r1, r3
 800084a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800084c:	fa05 f404 	lsl.w	r4, r5, r4
 8000850:	3c01      	subs	r4, #1
 8000852:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000854:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000856:	ea42 0201 	orr.w	r2, r2, r1
 800085a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800085e:	bfa9      	itett	ge
 8000860:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000864:	4b06      	ldrlt	r3, [pc, #24]	; (8000880 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000866:	b2d2      	uxtbge	r2, r2
 8000868:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086c:	bfbb      	ittet	lt
 800086e:	f000 000f 	andlt.w	r0, r0, #15
 8000872:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000874:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000878:	541a      	strblt	r2, [r3, r0]
 800087a:	bd30      	pop	{r4, r5, pc}
 800087c:	e000ed00 	.word	0xe000ed00
 8000880:	e000ed14 	.word	0xe000ed14

08000884 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000884:	2800      	cmp	r0, #0
 8000886:	db08      	blt.n	800089a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000888:	2301      	movs	r3, #1
 800088a:	0942      	lsrs	r2, r0, #5
 800088c:	f000 001f 	and.w	r0, r0, #31
 8000890:	fa03 f000 	lsl.w	r0, r3, r0
 8000894:	4b01      	ldr	r3, [pc, #4]	; (800089c <HAL_NVIC_EnableIRQ+0x18>)
 8000896:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800089a:	4770      	bx	lr
 800089c:	e000e100 	.word	0xe000e100

080008a0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008a0:	3801      	subs	r0, #1
 80008a2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80008a6:	d20a      	bcs.n	80008be <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008a8:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008aa:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ac:	4a06      	ldr	r2, [pc, #24]	; (80008c8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ae:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008b0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008b4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008b6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008b8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80008be:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	e000e010 	.word	0xe000e010
 80008c8:	e000ed00 	.word	0xe000ed00

080008cc <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80008cc:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80008d0:	2b02      	cmp	r3, #2
 80008d2:	d006      	beq.n	80008e2 <HAL_DMA_Abort+0x16>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008d4:	2304      	movs	r3, #4
 80008d6:	6383      	str	r3, [r0, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80008d8:	2300      	movs	r3, #0
 80008da:	f880 3020 	strb.w	r3, [r0, #32]
    
    return HAL_ERROR;
 80008de:	2001      	movs	r0, #1
 80008e0:	4770      	bx	lr
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008e2:	6803      	ldr	r3, [r0, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80008e4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008e6:	681a      	ldr	r2, [r3, #0]
 80008e8:	f022 020e 	bic.w	r2, r2, #14
 80008ec:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	f022 0201 	bic.w	r2, r2, #1
 80008f4:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80008f6:	2201      	movs	r2, #1
 80008f8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80008fa:	fa02 f303 	lsl.w	r3, r2, r3
 80008fe:	604b      	str	r3, [r1, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000900:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000902:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 8000906:	f880 3020 	strb.w	r3, [r0, #32]
  
  return status; 
 800090a:	4618      	mov	r0, r3
}
 800090c:	4770      	bx	lr
	...

08000910 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000910:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000914:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000916:	2b02      	cmp	r3, #2
 8000918:	d003      	beq.n	8000922 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800091a:	2304      	movs	r3, #4
 800091c:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800091e:	2001      	movs	r0, #1
 8000920:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000922:	6803      	ldr	r3, [r0, #0]
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	f022 020e 	bic.w	r2, r2, #14
 800092a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	f022 0201 	bic.w	r2, r2, #1
 8000932:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000934:	4a18      	ldr	r2, [pc, #96]	; (8000998 <HAL_DMA_Abort_IT+0x88>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d01f      	beq.n	800097a <HAL_DMA_Abort_IT+0x6a>
 800093a:	3214      	adds	r2, #20
 800093c:	4293      	cmp	r3, r2
 800093e:	d01e      	beq.n	800097e <HAL_DMA_Abort_IT+0x6e>
 8000940:	3214      	adds	r2, #20
 8000942:	4293      	cmp	r3, r2
 8000944:	d01d      	beq.n	8000982 <HAL_DMA_Abort_IT+0x72>
 8000946:	3214      	adds	r2, #20
 8000948:	4293      	cmp	r3, r2
 800094a:	d01d      	beq.n	8000988 <HAL_DMA_Abort_IT+0x78>
 800094c:	3214      	adds	r2, #20
 800094e:	4293      	cmp	r3, r2
 8000950:	d01d      	beq.n	800098e <HAL_DMA_Abort_IT+0x7e>
 8000952:	3214      	adds	r2, #20
 8000954:	4293      	cmp	r3, r2
 8000956:	bf0c      	ite	eq
 8000958:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 800095c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000960:	4a0e      	ldr	r2, [pc, #56]	; (800099c <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000962:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000964:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000966:	2301      	movs	r3, #1
 8000968:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800096c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800096e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000972:	b17b      	cbz	r3, 8000994 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8000974:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000976:	4620      	mov	r0, r4
 8000978:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800097a:	2301      	movs	r3, #1
 800097c:	e7f0      	b.n	8000960 <HAL_DMA_Abort_IT+0x50>
 800097e:	2310      	movs	r3, #16
 8000980:	e7ee      	b.n	8000960 <HAL_DMA_Abort_IT+0x50>
 8000982:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000986:	e7eb      	b.n	8000960 <HAL_DMA_Abort_IT+0x50>
 8000988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800098c:	e7e8      	b.n	8000960 <HAL_DMA_Abort_IT+0x50>
 800098e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000992:	e7e5      	b.n	8000960 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8000994:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8000996:	bd10      	pop	{r4, pc}
 8000998:	40020008 	.word	0x40020008
 800099c:	40020000 	.word	0x40020000

080009a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009a4:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80009a6:	4626      	mov	r6, r4
 80009a8:	4b66      	ldr	r3, [pc, #408]	; (8000b44 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009aa:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000b54 <HAL_GPIO_Init+0x1b4>
 80009ae:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000b58 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009b2:	680a      	ldr	r2, [r1, #0]
 80009b4:	fa32 f506 	lsrs.w	r5, r2, r6
 80009b8:	d102      	bne.n	80009c0 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80009ba:	b003      	add	sp, #12
 80009bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80009c0:	f04f 0801 	mov.w	r8, #1
 80009c4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009c8:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80009cc:	4590      	cmp	r8, r2
 80009ce:	d17f      	bne.n	8000ad0 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80009d0:	684d      	ldr	r5, [r1, #4]
 80009d2:	2d12      	cmp	r5, #18
 80009d4:	f000 80aa 	beq.w	8000b2c <HAL_GPIO_Init+0x18c>
 80009d8:	f200 8083 	bhi.w	8000ae2 <HAL_GPIO_Init+0x142>
 80009dc:	2d02      	cmp	r5, #2
 80009de:	f000 80a2 	beq.w	8000b26 <HAL_GPIO_Init+0x186>
 80009e2:	d877      	bhi.n	8000ad4 <HAL_GPIO_Init+0x134>
 80009e4:	2d00      	cmp	r5, #0
 80009e6:	f000 8089 	beq.w	8000afc <HAL_GPIO_Init+0x15c>
 80009ea:	2d01      	cmp	r5, #1
 80009ec:	f000 8099 	beq.w	8000b22 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009f0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009f4:	2aff      	cmp	r2, #255	; 0xff
 80009f6:	bf93      	iteet	ls
 80009f8:	4682      	movls	sl, r0
 80009fa:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80009fe:	3d08      	subhi	r5, #8
 8000a00:	f8d0 b000 	ldrls.w	fp, [r0]
 8000a04:	bf92      	itee	ls
 8000a06:	00b5      	lslls	r5, r6, #2
 8000a08:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000a0c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a0e:	fa09 f805 	lsl.w	r8, r9, r5
 8000a12:	ea2b 0808 	bic.w	r8, fp, r8
 8000a16:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a1a:	bf88      	it	hi
 8000a1c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a20:	ea48 0505 	orr.w	r5, r8, r5
 8000a24:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a28:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000a2c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000a30:	d04e      	beq.n	8000ad0 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a32:	4d45      	ldr	r5, [pc, #276]	; (8000b48 <HAL_GPIO_Init+0x1a8>)
 8000a34:	4f44      	ldr	r7, [pc, #272]	; (8000b48 <HAL_GPIO_Init+0x1a8>)
 8000a36:	69ad      	ldr	r5, [r5, #24]
 8000a38:	f026 0803 	bic.w	r8, r6, #3
 8000a3c:	f045 0501 	orr.w	r5, r5, #1
 8000a40:	61bd      	str	r5, [r7, #24]
 8000a42:	69bd      	ldr	r5, [r7, #24]
 8000a44:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000a48:	f005 0501 	and.w	r5, r5, #1
 8000a4c:	9501      	str	r5, [sp, #4]
 8000a4e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a52:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a56:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a58:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000a5c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a60:	fa09 f90b 	lsl.w	r9, r9, fp
 8000a64:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a68:	4d38      	ldr	r5, [pc, #224]	; (8000b4c <HAL_GPIO_Init+0x1ac>)
 8000a6a:	42a8      	cmp	r0, r5
 8000a6c:	d063      	beq.n	8000b36 <HAL_GPIO_Init+0x196>
 8000a6e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a72:	42a8      	cmp	r0, r5
 8000a74:	d061      	beq.n	8000b3a <HAL_GPIO_Init+0x19a>
 8000a76:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a7a:	42a8      	cmp	r0, r5
 8000a7c:	d05f      	beq.n	8000b3e <HAL_GPIO_Init+0x19e>
 8000a7e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a82:	42a8      	cmp	r0, r5
 8000a84:	bf0c      	ite	eq
 8000a86:	2503      	moveq	r5, #3
 8000a88:	2504      	movne	r5, #4
 8000a8a:	fa05 f50b 	lsl.w	r5, r5, fp
 8000a8e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000a92:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8000a96:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a98:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000a9c:	bf14      	ite	ne
 8000a9e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000aa0:	4395      	biceq	r5, r2
 8000aa2:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000aa4:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aa6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000aaa:	bf14      	ite	ne
 8000aac:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000aae:	4395      	biceq	r5, r2
 8000ab0:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ab2:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ab4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ab8:	bf14      	ite	ne
 8000aba:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000abc:	4395      	biceq	r5, r2
 8000abe:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ac0:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ac2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ac6:	bf14      	ite	ne
 8000ac8:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000aca:	ea25 0202 	biceq.w	r2, r5, r2
 8000ace:	60da      	str	r2, [r3, #12]
	position++;
 8000ad0:	3601      	adds	r6, #1
 8000ad2:	e76e      	b.n	80009b2 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000ad4:	2d03      	cmp	r5, #3
 8000ad6:	d022      	beq.n	8000b1e <HAL_GPIO_Init+0x17e>
 8000ad8:	2d11      	cmp	r5, #17
 8000ada:	d189      	bne.n	80009f0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000adc:	68cc      	ldr	r4, [r1, #12]
 8000ade:	3404      	adds	r4, #4
          break;
 8000ae0:	e786      	b.n	80009f0 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000ae2:	4f1b      	ldr	r7, [pc, #108]	; (8000b50 <HAL_GPIO_Init+0x1b0>)
 8000ae4:	42bd      	cmp	r5, r7
 8000ae6:	d009      	beq.n	8000afc <HAL_GPIO_Init+0x15c>
 8000ae8:	d812      	bhi.n	8000b10 <HAL_GPIO_Init+0x170>
 8000aea:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000b5c <HAL_GPIO_Init+0x1bc>
 8000aee:	454d      	cmp	r5, r9
 8000af0:	d004      	beq.n	8000afc <HAL_GPIO_Init+0x15c>
 8000af2:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000af6:	454d      	cmp	r5, r9
 8000af8:	f47f af7a 	bne.w	80009f0 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000afc:	688c      	ldr	r4, [r1, #8]
 8000afe:	b1c4      	cbz	r4, 8000b32 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b00:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000b02:	bf0c      	ite	eq
 8000b04:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000b08:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b0c:	2408      	movs	r4, #8
 8000b0e:	e76f      	b.n	80009f0 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000b10:	4575      	cmp	r5, lr
 8000b12:	d0f3      	beq.n	8000afc <HAL_GPIO_Init+0x15c>
 8000b14:	4565      	cmp	r5, ip
 8000b16:	d0f1      	beq.n	8000afc <HAL_GPIO_Init+0x15c>
 8000b18:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000b60 <HAL_GPIO_Init+0x1c0>
 8000b1c:	e7eb      	b.n	8000af6 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b1e:	2400      	movs	r4, #0
 8000b20:	e766      	b.n	80009f0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b22:	68cc      	ldr	r4, [r1, #12]
          break;
 8000b24:	e764      	b.n	80009f0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b26:	68cc      	ldr	r4, [r1, #12]
 8000b28:	3408      	adds	r4, #8
          break;
 8000b2a:	e761      	b.n	80009f0 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b2c:	68cc      	ldr	r4, [r1, #12]
 8000b2e:	340c      	adds	r4, #12
          break;
 8000b30:	e75e      	b.n	80009f0 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b32:	2404      	movs	r4, #4
 8000b34:	e75c      	b.n	80009f0 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b36:	2500      	movs	r5, #0
 8000b38:	e7a7      	b.n	8000a8a <HAL_GPIO_Init+0xea>
 8000b3a:	2501      	movs	r5, #1
 8000b3c:	e7a5      	b.n	8000a8a <HAL_GPIO_Init+0xea>
 8000b3e:	2502      	movs	r5, #2
 8000b40:	e7a3      	b.n	8000a8a <HAL_GPIO_Init+0xea>
 8000b42:	bf00      	nop
 8000b44:	40010400 	.word	0x40010400
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	40010800 	.word	0x40010800
 8000b50:	10210000 	.word	0x10210000
 8000b54:	10310000 	.word	0x10310000
 8000b58:	10320000 	.word	0x10320000
 8000b5c:	10110000 	.word	0x10110000
 8000b60:	10220000 	.word	0x10220000

08000b64 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000b64:	6883      	ldr	r3, [r0, #8]
 8000b66:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000b68:	bf14      	ite	ne
 8000b6a:	2001      	movne	r0, #1
 8000b6c:	2000      	moveq	r0, #0
 8000b6e:	4770      	bx	lr

08000b70 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b70:	b10a      	cbz	r2, 8000b76 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b72:	6101      	str	r1, [r0, #16]
 8000b74:	4770      	bx	lr
 8000b76:	0409      	lsls	r1, r1, #16
 8000b78:	e7fb      	b.n	8000b72 <HAL_GPIO_WritePin+0x2>

08000b7a <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000b7a:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b7c:	ea03 0201 	and.w	r2, r3, r1
 8000b80:	ea21 0103 	bic.w	r1, r1, r3
 8000b84:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000b88:	6101      	str	r1, [r0, #16]
 8000b8a:	4770      	bx	lr

08000b8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b8c:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000b8e:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000b90:	6959      	ldr	r1, [r3, #20]
 8000b92:	4201      	tst	r1, r0
 8000b94:	d002      	beq.n	8000b9c <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b96:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b98:	f001 fc52 	bl	8002440 <HAL_GPIO_EXTI_Callback>
 8000b9c:	bd08      	pop	{r3, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40010400 	.word	0x40010400

08000ba4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ba4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ba8:	4605      	mov	r5, r0
 8000baa:	b908      	cbnz	r0, 8000bb0 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000bac:	2001      	movs	r0, #1
 8000bae:	e03c      	b.n	8000c2a <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bb0:	6803      	ldr	r3, [r0, #0]
 8000bb2:	07db      	lsls	r3, r3, #31
 8000bb4:	d410      	bmi.n	8000bd8 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bb6:	682b      	ldr	r3, [r5, #0]
 8000bb8:	079f      	lsls	r7, r3, #30
 8000bba:	d45d      	bmi.n	8000c78 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bbc:	682b      	ldr	r3, [r5, #0]
 8000bbe:	0719      	lsls	r1, r3, #28
 8000bc0:	f100 8094 	bmi.w	8000cec <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bc4:	682b      	ldr	r3, [r5, #0]
 8000bc6:	075a      	lsls	r2, r3, #29
 8000bc8:	f100 80be 	bmi.w	8000d48 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bcc:	69e8      	ldr	r0, [r5, #28]
 8000bce:	2800      	cmp	r0, #0
 8000bd0:	f040 812c 	bne.w	8000e2c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	e028      	b.n	8000c2a <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bd8:	4c8f      	ldr	r4, [pc, #572]	; (8000e18 <HAL_RCC_OscConfig+0x274>)
 8000bda:	6863      	ldr	r3, [r4, #4]
 8000bdc:	f003 030c 	and.w	r3, r3, #12
 8000be0:	2b04      	cmp	r3, #4
 8000be2:	d007      	beq.n	8000bf4 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000be4:	6863      	ldr	r3, [r4, #4]
 8000be6:	f003 030c 	and.w	r3, r3, #12
 8000bea:	2b08      	cmp	r3, #8
 8000bec:	d109      	bne.n	8000c02 <HAL_RCC_OscConfig+0x5e>
 8000bee:	6863      	ldr	r3, [r4, #4]
 8000bf0:	03de      	lsls	r6, r3, #15
 8000bf2:	d506      	bpl.n	8000c02 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf4:	6823      	ldr	r3, [r4, #0]
 8000bf6:	039c      	lsls	r4, r3, #14
 8000bf8:	d5dd      	bpl.n	8000bb6 <HAL_RCC_OscConfig+0x12>
 8000bfa:	686b      	ldr	r3, [r5, #4]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d1da      	bne.n	8000bb6 <HAL_RCC_OscConfig+0x12>
 8000c00:	e7d4      	b.n	8000bac <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c02:	686b      	ldr	r3, [r5, #4]
 8000c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c08:	d112      	bne.n	8000c30 <HAL_RCC_OscConfig+0x8c>
 8000c0a:	6823      	ldr	r3, [r4, #0]
 8000c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c10:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c12:	f7ff fae7 	bl	80001e4 <HAL_GetTick>
 8000c16:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c18:	6823      	ldr	r3, [r4, #0]
 8000c1a:	0398      	lsls	r0, r3, #14
 8000c1c:	d4cb      	bmi.n	8000bb6 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c1e:	f7ff fae1 	bl	80001e4 <HAL_GetTick>
 8000c22:	1b80      	subs	r0, r0, r6
 8000c24:	2864      	cmp	r0, #100	; 0x64
 8000c26:	d9f7      	bls.n	8000c18 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000c28:	2003      	movs	r0, #3
}
 8000c2a:	b002      	add	sp, #8
 8000c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c30:	b99b      	cbnz	r3, 8000c5a <HAL_RCC_OscConfig+0xb6>
 8000c32:	6823      	ldr	r3, [r4, #0]
 8000c34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c38:	6023      	str	r3, [r4, #0]
 8000c3a:	6823      	ldr	r3, [r4, #0]
 8000c3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c40:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c42:	f7ff facf 	bl	80001e4 <HAL_GetTick>
 8000c46:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c48:	6823      	ldr	r3, [r4, #0]
 8000c4a:	0399      	lsls	r1, r3, #14
 8000c4c:	d5b3      	bpl.n	8000bb6 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c4e:	f7ff fac9 	bl	80001e4 <HAL_GetTick>
 8000c52:	1b80      	subs	r0, r0, r6
 8000c54:	2864      	cmp	r0, #100	; 0x64
 8000c56:	d9f7      	bls.n	8000c48 <HAL_RCC_OscConfig+0xa4>
 8000c58:	e7e6      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c5e:	6823      	ldr	r3, [r4, #0]
 8000c60:	d103      	bne.n	8000c6a <HAL_RCC_OscConfig+0xc6>
 8000c62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c66:	6023      	str	r3, [r4, #0]
 8000c68:	e7cf      	b.n	8000c0a <HAL_RCC_OscConfig+0x66>
 8000c6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c6e:	6023      	str	r3, [r4, #0]
 8000c70:	6823      	ldr	r3, [r4, #0]
 8000c72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c76:	e7cb      	b.n	8000c10 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c78:	4c67      	ldr	r4, [pc, #412]	; (8000e18 <HAL_RCC_OscConfig+0x274>)
 8000c7a:	6863      	ldr	r3, [r4, #4]
 8000c7c:	f013 0f0c 	tst.w	r3, #12
 8000c80:	d007      	beq.n	8000c92 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c82:	6863      	ldr	r3, [r4, #4]
 8000c84:	f003 030c 	and.w	r3, r3, #12
 8000c88:	2b08      	cmp	r3, #8
 8000c8a:	d110      	bne.n	8000cae <HAL_RCC_OscConfig+0x10a>
 8000c8c:	6863      	ldr	r3, [r4, #4]
 8000c8e:	03da      	lsls	r2, r3, #15
 8000c90:	d40d      	bmi.n	8000cae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c92:	6823      	ldr	r3, [r4, #0]
 8000c94:	079b      	lsls	r3, r3, #30
 8000c96:	d502      	bpl.n	8000c9e <HAL_RCC_OscConfig+0xfa>
 8000c98:	692b      	ldr	r3, [r5, #16]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d186      	bne.n	8000bac <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c9e:	6823      	ldr	r3, [r4, #0]
 8000ca0:	696a      	ldr	r2, [r5, #20]
 8000ca2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000ca6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000caa:	6023      	str	r3, [r4, #0]
 8000cac:	e786      	b.n	8000bbc <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cae:	692a      	ldr	r2, [r5, #16]
 8000cb0:	4b5a      	ldr	r3, [pc, #360]	; (8000e1c <HAL_RCC_OscConfig+0x278>)
 8000cb2:	b16a      	cbz	r2, 8000cd0 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000cb8:	f7ff fa94 	bl	80001e4 <HAL_GetTick>
 8000cbc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cbe:	6823      	ldr	r3, [r4, #0]
 8000cc0:	079f      	lsls	r7, r3, #30
 8000cc2:	d4ec      	bmi.n	8000c9e <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cc4:	f7ff fa8e 	bl	80001e4 <HAL_GetTick>
 8000cc8:	1b80      	subs	r0, r0, r6
 8000cca:	2802      	cmp	r0, #2
 8000ccc:	d9f7      	bls.n	8000cbe <HAL_RCC_OscConfig+0x11a>
 8000cce:	e7ab      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000cd0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000cd2:	f7ff fa87 	bl	80001e4 <HAL_GetTick>
 8000cd6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cd8:	6823      	ldr	r3, [r4, #0]
 8000cda:	0798      	lsls	r0, r3, #30
 8000cdc:	f57f af6e 	bpl.w	8000bbc <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ce0:	f7ff fa80 	bl	80001e4 <HAL_GetTick>
 8000ce4:	1b80      	subs	r0, r0, r6
 8000ce6:	2802      	cmp	r0, #2
 8000ce8:	d9f6      	bls.n	8000cd8 <HAL_RCC_OscConfig+0x134>
 8000cea:	e79d      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cec:	69aa      	ldr	r2, [r5, #24]
 8000cee:	4c4a      	ldr	r4, [pc, #296]	; (8000e18 <HAL_RCC_OscConfig+0x274>)
 8000cf0:	4b4b      	ldr	r3, [pc, #300]	; (8000e20 <HAL_RCC_OscConfig+0x27c>)
 8000cf2:	b1da      	cbz	r2, 8000d2c <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000cf8:	f7ff fa74 	bl	80001e4 <HAL_GetTick>
 8000cfc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d00:	079b      	lsls	r3, r3, #30
 8000d02:	d50d      	bpl.n	8000d20 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000d04:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000d08:	4b46      	ldr	r3, [pc, #280]	; (8000e24 <HAL_RCC_OscConfig+0x280>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d10:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000d12:	bf00      	nop
  }
  while (Delay --);
 8000d14:	9b01      	ldr	r3, [sp, #4]
 8000d16:	1e5a      	subs	r2, r3, #1
 8000d18:	9201      	str	r2, [sp, #4]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d1f9      	bne.n	8000d12 <HAL_RCC_OscConfig+0x16e>
 8000d1e:	e751      	b.n	8000bc4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d20:	f7ff fa60 	bl	80001e4 <HAL_GetTick>
 8000d24:	1b80      	subs	r0, r0, r6
 8000d26:	2802      	cmp	r0, #2
 8000d28:	d9e9      	bls.n	8000cfe <HAL_RCC_OscConfig+0x15a>
 8000d2a:	e77d      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000d2c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000d2e:	f7ff fa59 	bl	80001e4 <HAL_GetTick>
 8000d32:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d36:	079f      	lsls	r7, r3, #30
 8000d38:	f57f af44 	bpl.w	8000bc4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d3c:	f7ff fa52 	bl	80001e4 <HAL_GetTick>
 8000d40:	1b80      	subs	r0, r0, r6
 8000d42:	2802      	cmp	r0, #2
 8000d44:	d9f6      	bls.n	8000d34 <HAL_RCC_OscConfig+0x190>
 8000d46:	e76f      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d48:	4c33      	ldr	r4, [pc, #204]	; (8000e18 <HAL_RCC_OscConfig+0x274>)
 8000d4a:	69e3      	ldr	r3, [r4, #28]
 8000d4c:	00d8      	lsls	r0, r3, #3
 8000d4e:	d424      	bmi.n	8000d9a <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000d50:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d52:	69e3      	ldr	r3, [r4, #28]
 8000d54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d58:	61e3      	str	r3, [r4, #28]
 8000d5a:	69e3      	ldr	r3, [r4, #28]
 8000d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d60:	9300      	str	r3, [sp, #0]
 8000d62:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d64:	4e30      	ldr	r6, [pc, #192]	; (8000e28 <HAL_RCC_OscConfig+0x284>)
 8000d66:	6833      	ldr	r3, [r6, #0]
 8000d68:	05d9      	lsls	r1, r3, #23
 8000d6a:	d518      	bpl.n	8000d9e <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d6c:	68eb      	ldr	r3, [r5, #12]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d126      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x21c>
 8000d72:	6a23      	ldr	r3, [r4, #32]
 8000d74:	f043 0301 	orr.w	r3, r3, #1
 8000d78:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000d7a:	f7ff fa33 	bl	80001e4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d7e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000d82:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d84:	6a23      	ldr	r3, [r4, #32]
 8000d86:	079b      	lsls	r3, r3, #30
 8000d88:	d53f      	bpl.n	8000e0a <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8000d8a:	2f00      	cmp	r7, #0
 8000d8c:	f43f af1e 	beq.w	8000bcc <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d90:	69e3      	ldr	r3, [r4, #28]
 8000d92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d96:	61e3      	str	r3, [r4, #28]
 8000d98:	e718      	b.n	8000bcc <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000d9a:	2700      	movs	r7, #0
 8000d9c:	e7e2      	b.n	8000d64 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d9e:	6833      	ldr	r3, [r6, #0]
 8000da0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000da4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000da6:	f7ff fa1d 	bl	80001e4 <HAL_GetTick>
 8000daa:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dac:	6833      	ldr	r3, [r6, #0]
 8000dae:	05da      	lsls	r2, r3, #23
 8000db0:	d4dc      	bmi.n	8000d6c <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000db2:	f7ff fa17 	bl	80001e4 <HAL_GetTick>
 8000db6:	eba0 0008 	sub.w	r0, r0, r8
 8000dba:	2864      	cmp	r0, #100	; 0x64
 8000dbc:	d9f6      	bls.n	8000dac <HAL_RCC_OscConfig+0x208>
 8000dbe:	e733      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dc0:	b9ab      	cbnz	r3, 8000dee <HAL_RCC_OscConfig+0x24a>
 8000dc2:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dc4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dc8:	f023 0301 	bic.w	r3, r3, #1
 8000dcc:	6223      	str	r3, [r4, #32]
 8000dce:	6a23      	ldr	r3, [r4, #32]
 8000dd0:	f023 0304 	bic.w	r3, r3, #4
 8000dd4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000dd6:	f7ff fa05 	bl	80001e4 <HAL_GetTick>
 8000dda:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ddc:	6a23      	ldr	r3, [r4, #32]
 8000dde:	0798      	lsls	r0, r3, #30
 8000de0:	d5d3      	bpl.n	8000d8a <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000de2:	f7ff f9ff 	bl	80001e4 <HAL_GetTick>
 8000de6:	1b80      	subs	r0, r0, r6
 8000de8:	4540      	cmp	r0, r8
 8000dea:	d9f7      	bls.n	8000ddc <HAL_RCC_OscConfig+0x238>
 8000dec:	e71c      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dee:	2b05      	cmp	r3, #5
 8000df0:	6a23      	ldr	r3, [r4, #32]
 8000df2:	d103      	bne.n	8000dfc <HAL_RCC_OscConfig+0x258>
 8000df4:	f043 0304 	orr.w	r3, r3, #4
 8000df8:	6223      	str	r3, [r4, #32]
 8000dfa:	e7ba      	b.n	8000d72 <HAL_RCC_OscConfig+0x1ce>
 8000dfc:	f023 0301 	bic.w	r3, r3, #1
 8000e00:	6223      	str	r3, [r4, #32]
 8000e02:	6a23      	ldr	r3, [r4, #32]
 8000e04:	f023 0304 	bic.w	r3, r3, #4
 8000e08:	e7b6      	b.n	8000d78 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e0a:	f7ff f9eb 	bl	80001e4 <HAL_GetTick>
 8000e0e:	eba0 0008 	sub.w	r0, r0, r8
 8000e12:	42b0      	cmp	r0, r6
 8000e14:	d9b6      	bls.n	8000d84 <HAL_RCC_OscConfig+0x1e0>
 8000e16:	e707      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	42420000 	.word	0x42420000
 8000e20:	42420480 	.word	0x42420480
 8000e24:	2000000c 	.word	0x2000000c
 8000e28:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e2c:	4b2a      	ldr	r3, [pc, #168]	; (8000ed8 <HAL_RCC_OscConfig+0x334>)
 8000e2e:	685a      	ldr	r2, [r3, #4]
 8000e30:	461c      	mov	r4, r3
 8000e32:	f002 020c 	and.w	r2, r2, #12
 8000e36:	2a08      	cmp	r2, #8
 8000e38:	d03d      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x312>
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	4e27      	ldr	r6, [pc, #156]	; (8000edc <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e3e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000e40:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e42:	d12b      	bne.n	8000e9c <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8000e44:	f7ff f9ce 	bl	80001e4 <HAL_GetTick>
 8000e48:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e4a:	6823      	ldr	r3, [r4, #0]
 8000e4c:	0199      	lsls	r1, r3, #6
 8000e4e:	d41f      	bmi.n	8000e90 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e50:	6a2b      	ldr	r3, [r5, #32]
 8000e52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e56:	d105      	bne.n	8000e64 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e58:	6862      	ldr	r2, [r4, #4]
 8000e5a:	68a9      	ldr	r1, [r5, #8]
 8000e5c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000e60:	430a      	orrs	r2, r1
 8000e62:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e64:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000e66:	6862      	ldr	r2, [r4, #4]
 8000e68:	430b      	orrs	r3, r1
 8000e6a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e72:	2301      	movs	r3, #1
 8000e74:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000e76:	f7ff f9b5 	bl	80001e4 <HAL_GetTick>
 8000e7a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e7c:	6823      	ldr	r3, [r4, #0]
 8000e7e:	019a      	lsls	r2, r3, #6
 8000e80:	f53f aea8 	bmi.w	8000bd4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e84:	f7ff f9ae 	bl	80001e4 <HAL_GetTick>
 8000e88:	1b40      	subs	r0, r0, r5
 8000e8a:	2802      	cmp	r0, #2
 8000e8c:	d9f6      	bls.n	8000e7c <HAL_RCC_OscConfig+0x2d8>
 8000e8e:	e6cb      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e90:	f7ff f9a8 	bl	80001e4 <HAL_GetTick>
 8000e94:	1bc0      	subs	r0, r0, r7
 8000e96:	2802      	cmp	r0, #2
 8000e98:	d9d7      	bls.n	8000e4a <HAL_RCC_OscConfig+0x2a6>
 8000e9a:	e6c5      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000e9c:	f7ff f9a2 	bl	80001e4 <HAL_GetTick>
 8000ea0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ea2:	6823      	ldr	r3, [r4, #0]
 8000ea4:	019b      	lsls	r3, r3, #6
 8000ea6:	f57f ae95 	bpl.w	8000bd4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eaa:	f7ff f99b 	bl	80001e4 <HAL_GetTick>
 8000eae:	1b40      	subs	r0, r0, r5
 8000eb0:	2802      	cmp	r0, #2
 8000eb2:	d9f6      	bls.n	8000ea2 <HAL_RCC_OscConfig+0x2fe>
 8000eb4:	e6b8      	b.n	8000c28 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000eb6:	2801      	cmp	r0, #1
 8000eb8:	f43f aeb7 	beq.w	8000c2a <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000ebc:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ebe:	6a2b      	ldr	r3, [r5, #32]
 8000ec0:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	f47f ae71 	bne.w	8000bac <HAL_RCC_OscConfig+0x8>
 8000eca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000ecc:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8000ed0:	1ac0      	subs	r0, r0, r3
 8000ed2:	bf18      	it	ne
 8000ed4:	2001      	movne	r0, #1
 8000ed6:	e6a8      	b.n	8000c2a <HAL_RCC_OscConfig+0x86>
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	42420060 	.word	0x42420060

08000ee0 <HAL_RCC_GetSysClockFreq>:
{
 8000ee0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000ee2:	4b19      	ldr	r3, [pc, #100]	; (8000f48 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000ee4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000ee6:	ac02      	add	r4, sp, #8
 8000ee8:	f103 0510 	add.w	r5, r3, #16
 8000eec:	4622      	mov	r2, r4
 8000eee:	6818      	ldr	r0, [r3, #0]
 8000ef0:	6859      	ldr	r1, [r3, #4]
 8000ef2:	3308      	adds	r3, #8
 8000ef4:	c203      	stmia	r2!, {r0, r1}
 8000ef6:	42ab      	cmp	r3, r5
 8000ef8:	4614      	mov	r4, r2
 8000efa:	d1f7      	bne.n	8000eec <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000efc:	2301      	movs	r3, #1
 8000efe:	f88d 3004 	strb.w	r3, [sp, #4]
 8000f02:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000f04:	4911      	ldr	r1, [pc, #68]	; (8000f4c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000f06:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000f0a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000f0c:	f003 020c 	and.w	r2, r3, #12
 8000f10:	2a08      	cmp	r2, #8
 8000f12:	d117      	bne.n	8000f44 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f14:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000f18:	a806      	add	r0, sp, #24
 8000f1a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f1c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f1e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f22:	d50c      	bpl.n	8000f3e <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f24:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f26:	480a      	ldr	r0, [pc, #40]	; (8000f50 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f28:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f2c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f2e:	aa06      	add	r2, sp, #24
 8000f30:	4413      	add	r3, r2
 8000f32:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f36:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000f3a:	b007      	add	sp, #28
 8000f3c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f3e:	4805      	ldr	r0, [pc, #20]	; (8000f54 <HAL_RCC_GetSysClockFreq+0x74>)
 8000f40:	4350      	muls	r0, r2
 8000f42:	e7fa      	b.n	8000f3a <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000f44:	4802      	ldr	r0, [pc, #8]	; (8000f50 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000f46:	e7f8      	b.n	8000f3a <HAL_RCC_GetSysClockFreq+0x5a>
 8000f48:	080045ec 	.word	0x080045ec
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	007a1200 	.word	0x007a1200
 8000f54:	003d0900 	.word	0x003d0900

08000f58 <HAL_RCC_ClockConfig>:
{
 8000f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f5c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000f5e:	4604      	mov	r4, r0
 8000f60:	b910      	cbnz	r0, 8000f68 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000f62:	2001      	movs	r0, #1
 8000f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f68:	4a45      	ldr	r2, [pc, #276]	; (8001080 <HAL_RCC_ClockConfig+0x128>)
 8000f6a:	6813      	ldr	r3, [r2, #0]
 8000f6c:	f003 0307 	and.w	r3, r3, #7
 8000f70:	428b      	cmp	r3, r1
 8000f72:	d329      	bcc.n	8000fc8 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f74:	6821      	ldr	r1, [r4, #0]
 8000f76:	078e      	lsls	r6, r1, #30
 8000f78:	d431      	bmi.n	8000fde <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f7a:	07ca      	lsls	r2, r1, #31
 8000f7c:	d444      	bmi.n	8001008 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000f7e:	4a40      	ldr	r2, [pc, #256]	; (8001080 <HAL_RCC_ClockConfig+0x128>)
 8000f80:	6813      	ldr	r3, [r2, #0]
 8000f82:	f003 0307 	and.w	r3, r3, #7
 8000f86:	429d      	cmp	r5, r3
 8000f88:	d367      	bcc.n	800105a <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f8a:	6822      	ldr	r2, [r4, #0]
 8000f8c:	4d3d      	ldr	r5, [pc, #244]	; (8001084 <HAL_RCC_ClockConfig+0x12c>)
 8000f8e:	f012 0f04 	tst.w	r2, #4
 8000f92:	d16e      	bne.n	8001072 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f94:	0713      	lsls	r3, r2, #28
 8000f96:	d506      	bpl.n	8000fa6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000f98:	686b      	ldr	r3, [r5, #4]
 8000f9a:	6922      	ldr	r2, [r4, #16]
 8000f9c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000fa0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000fa4:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000fa6:	f7ff ff9b 	bl	8000ee0 <HAL_RCC_GetSysClockFreq>
 8000faa:	686b      	ldr	r3, [r5, #4]
 8000fac:	4a36      	ldr	r2, [pc, #216]	; (8001088 <HAL_RCC_ClockConfig+0x130>)
 8000fae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000fb2:	5cd3      	ldrb	r3, [r2, r3]
 8000fb4:	40d8      	lsrs	r0, r3
 8000fb6:	4b35      	ldr	r3, [pc, #212]	; (800108c <HAL_RCC_ClockConfig+0x134>)
 8000fb8:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000fba:	4b35      	ldr	r3, [pc, #212]	; (8001090 <HAL_RCC_ClockConfig+0x138>)
 8000fbc:	6818      	ldr	r0, [r3, #0]
 8000fbe:	f7ff f8cf 	bl	8000160 <HAL_InitTick>
  return HAL_OK;
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fc8:	6813      	ldr	r3, [r2, #0]
 8000fca:	f023 0307 	bic.w	r3, r3, #7
 8000fce:	430b      	orrs	r3, r1
 8000fd0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fd2:	6813      	ldr	r3, [r2, #0]
 8000fd4:	f003 0307 	and.w	r3, r3, #7
 8000fd8:	4299      	cmp	r1, r3
 8000fda:	d1c2      	bne.n	8000f62 <HAL_RCC_ClockConfig+0xa>
 8000fdc:	e7ca      	b.n	8000f74 <HAL_RCC_ClockConfig+0x1c>
 8000fde:	4b29      	ldr	r3, [pc, #164]	; (8001084 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fe0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fe4:	bf1e      	ittt	ne
 8000fe6:	685a      	ldrne	r2, [r3, #4]
 8000fe8:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000fec:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fee:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ff0:	bf42      	ittt	mi
 8000ff2:	685a      	ldrmi	r2, [r3, #4]
 8000ff4:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000ff8:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ffa:	685a      	ldr	r2, [r3, #4]
 8000ffc:	68a0      	ldr	r0, [r4, #8]
 8000ffe:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001002:	4302      	orrs	r2, r0
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	e7b8      	b.n	8000f7a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001008:	6862      	ldr	r2, [r4, #4]
 800100a:	4e1e      	ldr	r6, [pc, #120]	; (8001084 <HAL_RCC_ClockConfig+0x12c>)
 800100c:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800100e:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001010:	d11b      	bne.n	800104a <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001012:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001016:	d0a4      	beq.n	8000f62 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001018:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800101a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800101e:	f023 0303 	bic.w	r3, r3, #3
 8001022:	4313      	orrs	r3, r2
 8001024:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001026:	f7ff f8dd 	bl	80001e4 <HAL_GetTick>
 800102a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800102c:	6873      	ldr	r3, [r6, #4]
 800102e:	6862      	ldr	r2, [r4, #4]
 8001030:	f003 030c 	and.w	r3, r3, #12
 8001034:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001038:	d0a1      	beq.n	8000f7e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800103a:	f7ff f8d3 	bl	80001e4 <HAL_GetTick>
 800103e:	1bc0      	subs	r0, r0, r7
 8001040:	4540      	cmp	r0, r8
 8001042:	d9f3      	bls.n	800102c <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001044:	2003      	movs	r0, #3
}
 8001046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800104a:	2a02      	cmp	r2, #2
 800104c:	d102      	bne.n	8001054 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800104e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001052:	e7e0      	b.n	8001016 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001054:	f013 0f02 	tst.w	r3, #2
 8001058:	e7dd      	b.n	8001016 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800105a:	6813      	ldr	r3, [r2, #0]
 800105c:	f023 0307 	bic.w	r3, r3, #7
 8001060:	432b      	orrs	r3, r5
 8001062:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001064:	6813      	ldr	r3, [r2, #0]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	429d      	cmp	r5, r3
 800106c:	f47f af79 	bne.w	8000f62 <HAL_RCC_ClockConfig+0xa>
 8001070:	e78b      	b.n	8000f8a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001072:	686b      	ldr	r3, [r5, #4]
 8001074:	68e1      	ldr	r1, [r4, #12]
 8001076:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800107a:	430b      	orrs	r3, r1
 800107c:	606b      	str	r3, [r5, #4]
 800107e:	e789      	b.n	8000f94 <HAL_RCC_ClockConfig+0x3c>
 8001080:	40022000 	.word	0x40022000
 8001084:	40021000 	.word	0x40021000
 8001088:	08004710 	.word	0x08004710
 800108c:	2000000c 	.word	0x2000000c
 8001090:	20000004 	.word	0x20000004

08001094 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001094:	4b04      	ldr	r3, [pc, #16]	; (80010a8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001096:	4a05      	ldr	r2, [pc, #20]	; (80010ac <HAL_RCC_GetPCLK1Freq+0x18>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800109e:	5cd3      	ldrb	r3, [r2, r3]
 80010a0:	4a03      	ldr	r2, [pc, #12]	; (80010b0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80010a2:	6810      	ldr	r0, [r2, #0]
}
 80010a4:	40d8      	lsrs	r0, r3
 80010a6:	4770      	bx	lr
 80010a8:	40021000 	.word	0x40021000
 80010ac:	08004720 	.word	0x08004720
 80010b0:	2000000c 	.word	0x2000000c

080010b4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80010b4:	4b04      	ldr	r3, [pc, #16]	; (80010c8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80010b6:	4a05      	ldr	r2, [pc, #20]	; (80010cc <HAL_RCC_GetPCLK2Freq+0x18>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80010be:	5cd3      	ldrb	r3, [r2, r3]
 80010c0:	4a03      	ldr	r2, [pc, #12]	; (80010d0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80010c2:	6810      	ldr	r0, [r2, #0]
}
 80010c4:	40d8      	lsrs	r0, r3
 80010c6:	4770      	bx	lr
 80010c8:	40021000 	.word	0x40021000
 80010cc:	08004720 	.word	0x08004720
 80010d0:	2000000c 	.word	0x2000000c

080010d4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80010d4:	6803      	ldr	r3, [r0, #0]
{
 80010d6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80010da:	07d9      	lsls	r1, r3, #31
{
 80010dc:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80010de:	d520      	bpl.n	8001122 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010e0:	4c35      	ldr	r4, [pc, #212]	; (80011b8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80010e2:	69e3      	ldr	r3, [r4, #28]
 80010e4:	00da      	lsls	r2, r3, #3
 80010e6:	d432      	bmi.n	800114e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80010e8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80010ea:	69e3      	ldr	r3, [r4, #28]
 80010ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010f0:	61e3      	str	r3, [r4, #28]
 80010f2:	69e3      	ldr	r3, [r4, #28]
 80010f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010fc:	4e2f      	ldr	r6, [pc, #188]	; (80011bc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80010fe:	6833      	ldr	r3, [r6, #0]
 8001100:	05db      	lsls	r3, r3, #23
 8001102:	d526      	bpl.n	8001152 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001104:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001106:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800110a:	d136      	bne.n	800117a <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800110c:	6a23      	ldr	r3, [r4, #32]
 800110e:	686a      	ldr	r2, [r5, #4]
 8001110:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001114:	4313      	orrs	r3, r2
 8001116:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001118:	b11f      	cbz	r7, 8001122 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800111a:	69e3      	ldr	r3, [r4, #28]
 800111c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001120:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001122:	6828      	ldr	r0, [r5, #0]
 8001124:	0783      	lsls	r3, r0, #30
 8001126:	d506      	bpl.n	8001136 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001128:	4a23      	ldr	r2, [pc, #140]	; (80011b8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800112a:	68a9      	ldr	r1, [r5, #8]
 800112c:	6853      	ldr	r3, [r2, #4]
 800112e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001132:	430b      	orrs	r3, r1
 8001134:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001136:	f010 0010 	ands.w	r0, r0, #16
 800113a:	d01b      	beq.n	8001174 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800113c:	4a1e      	ldr	r2, [pc, #120]	; (80011b8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800113e:	68e9      	ldr	r1, [r5, #12]
 8001140:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001142:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001144:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001148:	430b      	orrs	r3, r1
 800114a:	6053      	str	r3, [r2, #4]
 800114c:	e012      	b.n	8001174 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus pwrclkchanged = RESET;
 800114e:	2700      	movs	r7, #0
 8001150:	e7d4      	b.n	80010fc <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001152:	6833      	ldr	r3, [r6, #0]
 8001154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001158:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800115a:	f7ff f843 	bl	80001e4 <HAL_GetTick>
 800115e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001160:	6833      	ldr	r3, [r6, #0]
 8001162:	05d8      	lsls	r0, r3, #23
 8001164:	d4ce      	bmi.n	8001104 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001166:	f7ff f83d 	bl	80001e4 <HAL_GetTick>
 800116a:	eba0 0008 	sub.w	r0, r0, r8
 800116e:	2864      	cmp	r0, #100	; 0x64
 8001170:	d9f6      	bls.n	8001160 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001172:	2003      	movs	r0, #3
}
 8001174:	b002      	add	sp, #8
 8001176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800117a:	686a      	ldr	r2, [r5, #4]
 800117c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001180:	4293      	cmp	r3, r2
 8001182:	d0c3      	beq.n	800110c <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001184:	2001      	movs	r0, #1
 8001186:	4a0e      	ldr	r2, [pc, #56]	; (80011c0 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001188:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800118a:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800118c:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800118e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001192:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001194:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001196:	07d9      	lsls	r1, r3, #31
 8001198:	d5b8      	bpl.n	800110c <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800119a:	f7ff f823 	bl	80001e4 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800119e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80011a2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011a4:	6a23      	ldr	r3, [r4, #32]
 80011a6:	079a      	lsls	r2, r3, #30
 80011a8:	d4b0      	bmi.n	800110c <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011aa:	f7ff f81b 	bl	80001e4 <HAL_GetTick>
 80011ae:	1b80      	subs	r0, r0, r6
 80011b0:	4540      	cmp	r0, r8
 80011b2:	d9f7      	bls.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80011b4:	e7dd      	b.n	8001172 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40007000 	.word	0x40007000
 80011c0:	42420440 	.word	0x42420440

080011c4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80011c4:	b570      	push	{r4, r5, r6, lr}
 80011c6:	4604      	mov	r4, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80011c8:	4b35      	ldr	r3, [pc, #212]	; (80012a0 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
{
 80011ca:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80011cc:	ad02      	add	r5, sp, #8
 80011ce:	f103 0610 	add.w	r6, r3, #16
 80011d2:	462a      	mov	r2, r5
 80011d4:	6818      	ldr	r0, [r3, #0]
 80011d6:	6859      	ldr	r1, [r3, #4]
 80011d8:	3308      	adds	r3, #8
 80011da:	c203      	stmia	r2!, {r0, r1}
 80011dc:	42b3      	cmp	r3, r6
 80011de:	4615      	mov	r5, r2
 80011e0:	d1f7      	bne.n	80011d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80011e2:	2301      	movs	r3, #1
 80011e4:	f88d 3004 	strb.w	r3, [sp, #4]
 80011e8:	2302      	movs	r3, #2
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80011ea:	429c      	cmp	r4, r3
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80011ec:	f88d 3005 	strb.w	r3, [sp, #5]
  switch (PeriphClk)
 80011f0:	d047      	beq.n	8001282 <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
 80011f2:	2c10      	cmp	r4, #16
 80011f4:	d017      	beq.n	8001226 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80011f6:	2c01      	cmp	r4, #1
 80011f8:	d14f      	bne.n	800129a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80011fa:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 80011fe:	4a29      	ldr	r2, [pc, #164]	; (80012a4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001200:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001202:	4019      	ands	r1, r3
 8001204:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8001208:	d044      	beq.n	8001294 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800120a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800120e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001212:	d12d      	bne.n	8001270 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
      {
        frequency = LSI_VALUE;
 8001214:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001218:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 800121a:	f013 0f02 	tst.w	r3, #2
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
      {
        frequency = HSE_VALUE / 128U;
 800121e:	bf08      	it	eq
 8001220:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return (frequency);
}
 8001222:	b006      	add	sp, #24
 8001224:	bd70      	pop	{r4, r5, r6, pc}
      temp_reg = RCC->CFGR;
 8001226:	4b1f      	ldr	r3, [pc, #124]	; (80012a4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001228:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800122a:	6818      	ldr	r0, [r3, #0]
 800122c:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8001230:	d0f7      	beq.n	8001222 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001232:	f3c1 4283 	ubfx	r2, r1, #18, #4
 8001236:	a806      	add	r0, sp, #24
 8001238:	4402      	add	r2, r0
 800123a:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800123e:	03ca      	lsls	r2, r1, #15
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001240:	bf41      	itttt	mi
 8001242:	685a      	ldrmi	r2, [r3, #4]
 8001244:	a906      	addmi	r1, sp, #24
 8001246:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 800124a:	1852      	addmi	r2, r2, r1
 800124c:	bf44      	itt	mi
 800124e:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001252:	4a15      	ldrmi	r2, [pc, #84]	; (80012a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001254:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001256:	bf4c      	ite	mi
 8001258:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800125c:	4a13      	ldrpl	r2, [pc, #76]	; (80012ac <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800125e:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001260:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001264:	d4dd      	bmi.n	8001222 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          frequency = (pllclk * 2) / 3;
 8001266:	2303      	movs	r3, #3
 8001268:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800126a:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800126e:	e7d8      	b.n	8001222 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001270:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001274:	d111      	bne.n	800129a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001276:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 8001278:	f24f 4024 	movw	r0, #62500	; 0xf424
 800127c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001280:	e7cd      	b.n	800121e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001282:	f7ff ff17 	bl	80010b4 <HAL_RCC_GetPCLK2Freq>
 8001286:	4b07      	ldr	r3, [pc, #28]	; (80012a4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f3c3 3381 	ubfx	r3, r3, #14, #2
 800128e:	3301      	adds	r3, #1
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	e7ea      	b.n	800126a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
        frequency = LSE_VALUE;
 8001294:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001298:	e7c3      	b.n	8001222 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
  uint32_t temp_reg = 0U, frequency = 0U;
 800129a:	2000      	movs	r0, #0
 800129c:	e7c1      	b.n	8001222 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 800129e:	bf00      	nop
 80012a0:	080045fc 	.word	0x080045fc
 80012a4:	40021000 	.word	0x40021000
 80012a8:	007a1200 	.word	0x007a1200
 80012ac:	003d0900 	.word	0x003d0900

080012b0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80012b0:	6a03      	ldr	r3, [r0, #32]
{
 80012b2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80012b4:	f023 0301 	bic.w	r3, r3, #1
 80012b8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80012ba:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80012bc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80012be:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80012c0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80012c2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80012c6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80012c8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80012ca:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80012ce:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80012d0:	4d0a      	ldr	r5, [pc, #40]	; (80012fc <TIM_OC1_SetConfig+0x4c>)
 80012d2:	42a8      	cmp	r0, r5
 80012d4:	d10b      	bne.n	80012ee <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80012d6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80012d8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80012dc:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80012de:	698e      	ldr	r6, [r1, #24]
 80012e0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80012e2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80012e6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80012e8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80012ec:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80012ee:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80012f0:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80012f2:	684a      	ldr	r2, [r1, #4]
 80012f4:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80012f6:	6203      	str	r3, [r0, #32]
 80012f8:	bd70      	pop	{r4, r5, r6, pc}
 80012fa:	bf00      	nop
 80012fc:	40012c00 	.word	0x40012c00

08001300 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001300:	6a03      	ldr	r3, [r0, #32]
{
 8001302:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001304:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001308:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800130a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800130c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800130e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001310:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001312:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001316:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001318:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800131a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800131e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001322:	4d0b      	ldr	r5, [pc, #44]	; (8001350 <TIM_OC3_SetConfig+0x50>)
 8001324:	42a8      	cmp	r0, r5
 8001326:	d10d      	bne.n	8001344 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001328:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800132a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800132e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001332:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001334:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001336:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800133a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 800133c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001340:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001344:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001346:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001348:	684a      	ldr	r2, [r1, #4]
 800134a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800134c:	6203      	str	r3, [r0, #32]
 800134e:	bd70      	pop	{r4, r5, r6, pc}
 8001350:	40012c00 	.word	0x40012c00

08001354 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001354:	6a03      	ldr	r3, [r0, #32]
{
 8001356:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001358:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800135c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800135e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001360:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001362:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001364:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001366:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800136a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800136e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001370:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001374:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001378:	4d06      	ldr	r5, [pc, #24]	; (8001394 <TIM_OC4_SetConfig+0x40>)
 800137a:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800137c:	bf02      	ittt	eq
 800137e:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001380:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001384:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001388:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800138a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800138c:	684a      	ldr	r2, [r1, #4]
 800138e:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001390:	6203      	str	r3, [r0, #32]
 8001392:	bd30      	pop	{r4, r5, pc}
 8001394:	40012c00 	.word	0x40012c00

08001398 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8001398:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800139c:	2b01      	cmp	r3, #1
 800139e:	d11c      	bne.n	80013da <HAL_TIM_Base_Start+0x42>
  htim->State = HAL_TIM_STATE_BUSY;
 80013a0:	2302      	movs	r3, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80013a2:	4a0f      	ldr	r2, [pc, #60]	; (80013e0 <HAL_TIM_Base_Start+0x48>)
  htim->State = HAL_TIM_STATE_BUSY;
 80013a4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80013a8:	6803      	ldr	r3, [r0, #0]
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d00a      	beq.n	80013c4 <HAL_TIM_Base_Start+0x2c>
 80013ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013b2:	d007      	beq.n	80013c4 <HAL_TIM_Base_Start+0x2c>
 80013b4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d003      	beq.n	80013c4 <HAL_TIM_Base_Start+0x2c>
 80013bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d104      	bne.n	80013ce <HAL_TIM_Base_Start+0x36>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80013c4:	689a      	ldr	r2, [r3, #8]
 80013c6:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80013ca:	2a06      	cmp	r2, #6
 80013cc:	d003      	beq.n	80013d6 <HAL_TIM_Base_Start+0x3e>
    __HAL_TIM_ENABLE(htim);
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	f042 0201 	orr.w	r2, r2, #1
 80013d4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80013d6:	2000      	movs	r0, #0
}
 80013d8:	4770      	bx	lr
    return HAL_ERROR;
 80013da:	2001      	movs	r0, #1
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40012c00 	.word	0x40012c00

080013e4 <HAL_TIM_Base_Stop>:
  __HAL_TIM_DISABLE(htim);
 80013e4:	f241 1211 	movw	r2, #4369	; 0x1111
 80013e8:	6803      	ldr	r3, [r0, #0]
 80013ea:	6a19      	ldr	r1, [r3, #32]
 80013ec:	4211      	tst	r1, r2
 80013ee:	d108      	bne.n	8001402 <HAL_TIM_Base_Stop+0x1e>
 80013f0:	f240 4244 	movw	r2, #1092	; 0x444
 80013f4:	6a19      	ldr	r1, [r3, #32]
 80013f6:	4211      	tst	r1, r2
 80013f8:	bf02      	ittt	eq
 80013fa:	681a      	ldreq	r2, [r3, #0]
 80013fc:	f022 0201 	biceq.w	r2, r2, #1
 8001400:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001402:	2301      	movs	r3, #1
 8001404:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8001408:	2000      	movs	r0, #0
 800140a:	4770      	bx	lr

0800140c <HAL_TIM_OC_MspInit>:
 800140c:	4770      	bx	lr

0800140e <HAL_TIM_PWM_MspInit>:
 800140e:	4770      	bx	lr

08001410 <HAL_TIM_PeriodElapsedCallback>:
 8001410:	4770      	bx	lr

08001412 <HAL_TIM_IC_CaptureCallback>:
 8001412:	4770      	bx	lr

08001414 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001414:	4770      	bx	lr

08001416 <HAL_TIM_TriggerCallback>:
 8001416:	4770      	bx	lr

08001418 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001418:	6803      	ldr	r3, [r0, #0]
{
 800141a:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800141c:	691a      	ldr	r2, [r3, #16]
{
 800141e:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001420:	0791      	lsls	r1, r2, #30
 8001422:	d50e      	bpl.n	8001442 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001424:	68da      	ldr	r2, [r3, #12]
 8001426:	0792      	lsls	r2, r2, #30
 8001428:	d50b      	bpl.n	8001442 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800142a:	f06f 0202 	mvn.w	r2, #2
 800142e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001430:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001432:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001434:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001436:	079b      	lsls	r3, r3, #30
 8001438:	d077      	beq.n	800152a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800143a:	f7ff ffea 	bl	8001412 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800143e:	2300      	movs	r3, #0
 8001440:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001442:	6823      	ldr	r3, [r4, #0]
 8001444:	691a      	ldr	r2, [r3, #16]
 8001446:	0750      	lsls	r0, r2, #29
 8001448:	d510      	bpl.n	800146c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800144a:	68da      	ldr	r2, [r3, #12]
 800144c:	0751      	lsls	r1, r2, #29
 800144e:	d50d      	bpl.n	800146c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001450:	f06f 0204 	mvn.w	r2, #4
 8001454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001456:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001458:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800145a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800145c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001460:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001462:	d068      	beq.n	8001536 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001464:	f7ff ffd5 	bl	8001412 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001468:	2300      	movs	r3, #0
 800146a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800146c:	6823      	ldr	r3, [r4, #0]
 800146e:	691a      	ldr	r2, [r3, #16]
 8001470:	0712      	lsls	r2, r2, #28
 8001472:	d50f      	bpl.n	8001494 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001474:	68da      	ldr	r2, [r3, #12]
 8001476:	0710      	lsls	r0, r2, #28
 8001478:	d50c      	bpl.n	8001494 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800147a:	f06f 0208 	mvn.w	r2, #8
 800147e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001480:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001482:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001484:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001486:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001488:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800148a:	d05a      	beq.n	8001542 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800148c:	f7ff ffc1 	bl	8001412 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001490:	2300      	movs	r3, #0
 8001492:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001494:	6823      	ldr	r3, [r4, #0]
 8001496:	691a      	ldr	r2, [r3, #16]
 8001498:	06d2      	lsls	r2, r2, #27
 800149a:	d510      	bpl.n	80014be <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800149c:	68da      	ldr	r2, [r3, #12]
 800149e:	06d0      	lsls	r0, r2, #27
 80014a0:	d50d      	bpl.n	80014be <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80014a2:	f06f 0210 	mvn.w	r2, #16
 80014a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014a8:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014aa:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014ac:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014ae:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80014b2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014b4:	d04b      	beq.n	800154e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80014b6:	f7ff ffac 	bl	8001412 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014ba:	2300      	movs	r3, #0
 80014bc:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80014be:	6823      	ldr	r3, [r4, #0]
 80014c0:	691a      	ldr	r2, [r3, #16]
 80014c2:	07d1      	lsls	r1, r2, #31
 80014c4:	d508      	bpl.n	80014d8 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80014c6:	68da      	ldr	r2, [r3, #12]
 80014c8:	07d2      	lsls	r2, r2, #31
 80014ca:	d505      	bpl.n	80014d8 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80014cc:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80014d0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80014d2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80014d4:	f7ff ff9c 	bl	8001410 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80014d8:	6823      	ldr	r3, [r4, #0]
 80014da:	691a      	ldr	r2, [r3, #16]
 80014dc:	0610      	lsls	r0, r2, #24
 80014de:	d508      	bpl.n	80014f2 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80014e0:	68da      	ldr	r2, [r3, #12]
 80014e2:	0611      	lsls	r1, r2, #24
 80014e4:	d505      	bpl.n	80014f2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80014e6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80014ea:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80014ec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80014ee:	f000 fbd2 	bl	8001c96 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	691a      	ldr	r2, [r3, #16]
 80014f6:	0652      	lsls	r2, r2, #25
 80014f8:	d508      	bpl.n	800150c <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80014fa:	68da      	ldr	r2, [r3, #12]
 80014fc:	0650      	lsls	r0, r2, #25
 80014fe:	d505      	bpl.n	800150c <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001500:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001504:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001506:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001508:	f7ff ff85 	bl	8001416 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800150c:	6823      	ldr	r3, [r4, #0]
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	0691      	lsls	r1, r2, #26
 8001512:	d522      	bpl.n	800155a <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001514:	68da      	ldr	r2, [r3, #12]
 8001516:	0692      	lsls	r2, r2, #26
 8001518:	d51f      	bpl.n	800155a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800151a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800151e:	4620      	mov	r0, r4
}
 8001520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001524:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8001526:	f000 bbb5 	b.w	8001c94 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800152a:	f001 fb3d 	bl	8002ba8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800152e:	4620      	mov	r0, r4
 8001530:	f7ff ff70 	bl	8001414 <HAL_TIM_PWM_PulseFinishedCallback>
 8001534:	e783      	b.n	800143e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001536:	f001 fb37 	bl	8002ba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800153a:	4620      	mov	r0, r4
 800153c:	f7ff ff6a 	bl	8001414 <HAL_TIM_PWM_PulseFinishedCallback>
 8001540:	e792      	b.n	8001468 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001542:	f001 fb31 	bl	8002ba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001546:	4620      	mov	r0, r4
 8001548:	f7ff ff64 	bl	8001414 <HAL_TIM_PWM_PulseFinishedCallback>
 800154c:	e7a0      	b.n	8001490 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800154e:	f001 fb2b 	bl	8002ba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001552:	4620      	mov	r0, r4
 8001554:	f7ff ff5e 	bl	8001414 <HAL_TIM_PWM_PulseFinishedCallback>
 8001558:	e7af      	b.n	80014ba <HAL_TIM_IRQHandler+0xa2>
 800155a:	bd10      	pop	{r4, pc}

0800155c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800155c:	4a1a      	ldr	r2, [pc, #104]	; (80015c8 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800155e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001560:	4290      	cmp	r0, r2
 8001562:	d00a      	beq.n	800157a <TIM_Base_SetConfig+0x1e>
 8001564:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001568:	d007      	beq.n	800157a <TIM_Base_SetConfig+0x1e>
 800156a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800156e:	4290      	cmp	r0, r2
 8001570:	d003      	beq.n	800157a <TIM_Base_SetConfig+0x1e>
 8001572:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001576:	4290      	cmp	r0, r2
 8001578:	d115      	bne.n	80015a6 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800157a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800157c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001580:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001582:	4a11      	ldr	r2, [pc, #68]	; (80015c8 <TIM_Base_SetConfig+0x6c>)
 8001584:	4290      	cmp	r0, r2
 8001586:	d00a      	beq.n	800159e <TIM_Base_SetConfig+0x42>
 8001588:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800158c:	d007      	beq.n	800159e <TIM_Base_SetConfig+0x42>
 800158e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001592:	4290      	cmp	r0, r2
 8001594:	d003      	beq.n	800159e <TIM_Base_SetConfig+0x42>
 8001596:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800159a:	4290      	cmp	r0, r2
 800159c:	d103      	bne.n	80015a6 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800159e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80015a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015a4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80015a6:	694a      	ldr	r2, [r1, #20]
 80015a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80015ac:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80015ae:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80015b0:	688b      	ldr	r3, [r1, #8]
 80015b2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80015b4:	680b      	ldr	r3, [r1, #0]
 80015b6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80015b8:	4b03      	ldr	r3, [pc, #12]	; (80015c8 <TIM_Base_SetConfig+0x6c>)
 80015ba:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80015bc:	bf04      	itt	eq
 80015be:	690b      	ldreq	r3, [r1, #16]
 80015c0:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80015c2:	2301      	movs	r3, #1
 80015c4:	6143      	str	r3, [r0, #20]
 80015c6:	4770      	bx	lr
 80015c8:	40012c00 	.word	0x40012c00

080015cc <HAL_TIM_Base_Init>:
{
 80015cc:	b510      	push	{r4, lr}
  if (htim == NULL)
 80015ce:	4604      	mov	r4, r0
 80015d0:	b330      	cbz	r0, 8001620 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 80015d2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80015d6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80015da:	b91b      	cbnz	r3, 80015e4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80015dc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80015e0:	f001 fc56 	bl	8002e90 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80015e4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015e6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80015e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015ec:	1d21      	adds	r1, r4, #4
 80015ee:	f7ff ffb5 	bl	800155c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015f2:	2301      	movs	r3, #1
  return HAL_OK;
 80015f4:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015f6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015fa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80015fe:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8001602:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001606:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800160a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800160e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001612:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001616:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800161a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800161e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001620:	2001      	movs	r0, #1
}
 8001622:	bd10      	pop	{r4, pc}

08001624 <HAL_TIM_OC_Init>:
{
 8001624:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001626:	4604      	mov	r4, r0
 8001628:	b330      	cbz	r0, 8001678 <HAL_TIM_OC_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 800162a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800162e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001632:	b91b      	cbnz	r3, 800163c <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001634:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8001638:	f7ff fee8 	bl	800140c <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800163c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800163e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001640:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001644:	1d21      	adds	r1, r4, #4
 8001646:	f7ff ff89 	bl	800155c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800164a:	2301      	movs	r3, #1
  return HAL_OK;
 800164c:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800164e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001652:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001656:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800165a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800165e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001662:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001666:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800166a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800166e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001672:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001676:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001678:	2001      	movs	r0, #1
}
 800167a:	bd10      	pop	{r4, pc}

0800167c <HAL_TIM_PWM_Init>:
{
 800167c:	b510      	push	{r4, lr}
  if (htim == NULL)
 800167e:	4604      	mov	r4, r0
 8001680:	b330      	cbz	r0, 80016d0 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001682:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001686:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800168a:	b91b      	cbnz	r3, 8001694 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800168c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001690:	f7ff febd 	bl	800140e <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001694:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001696:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001698:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800169c:	1d21      	adds	r1, r4, #4
 800169e:	f7ff ff5d 	bl	800155c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016a2:	2301      	movs	r3, #1
  return HAL_OK;
 80016a4:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016a6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016aa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80016ae:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80016b2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80016b6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80016be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80016c2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80016c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80016ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80016ce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016d0:	2001      	movs	r0, #1
}
 80016d2:	bd10      	pop	{r4, pc}

080016d4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80016d4:	6a03      	ldr	r3, [r0, #32]
{
 80016d6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80016d8:	f023 0310 	bic.w	r3, r3, #16
 80016dc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80016de:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80016e0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80016e2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016e4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80016e6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016ea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016ee:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80016f0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016f4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80016f8:	4d0b      	ldr	r5, [pc, #44]	; (8001728 <TIM_OC2_SetConfig+0x54>)
 80016fa:	42a8      	cmp	r0, r5
 80016fc:	d10d      	bne.n	800171a <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80016fe:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001700:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001704:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001708:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800170a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800170c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001710:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001712:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001716:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800171a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800171c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800171e:	684a      	ldr	r2, [r1, #4]
 8001720:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001722:	6203      	str	r3, [r0, #32]
 8001724:	bd70      	pop	{r4, r5, r6, pc}
 8001726:	bf00      	nop
 8001728:	40012c00 	.word	0x40012c00

0800172c <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 800172c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001730:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8001732:	2b01      	cmp	r3, #1
{
 8001734:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001736:	d020      	beq.n	800177a <HAL_TIM_OC_ConfigChannel+0x4e>
 8001738:	2301      	movs	r3, #1
 800173a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800173e:	2a0c      	cmp	r2, #12
 8001740:	d80b      	bhi.n	800175a <HAL_TIM_OC_ConfigChannel+0x2e>
 8001742:	e8df f002 	tbb	[pc, r2]
 8001746:	0a07      	.short	0x0a07
 8001748:	0a0e0a0a 	.word	0x0a0e0a0a
 800174c:	0a120a0a 	.word	0x0a120a0a
 8001750:	0a0a      	.short	0x0a0a
 8001752:	16          	.byte	0x16
 8001753:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001754:	6800      	ldr	r0, [r0, #0]
 8001756:	f7ff fdab 	bl	80012b0 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 800175a:	2000      	movs	r0, #0
 800175c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8001760:	bd10      	pop	{r4, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001762:	6800      	ldr	r0, [r0, #0]
 8001764:	f7ff ffb6 	bl	80016d4 <TIM_OC2_SetConfig>
      break;
 8001768:	e7f7      	b.n	800175a <HAL_TIM_OC_ConfigChannel+0x2e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800176a:	6800      	ldr	r0, [r0, #0]
 800176c:	f7ff fdc8 	bl	8001300 <TIM_OC3_SetConfig>
      break;
 8001770:	e7f3      	b.n	800175a <HAL_TIM_OC_ConfigChannel+0x2e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001772:	6800      	ldr	r0, [r0, #0]
 8001774:	f7ff fdee 	bl	8001354 <TIM_OC4_SetConfig>
      break;
 8001778:	e7ef      	b.n	800175a <HAL_TIM_OC_ConfigChannel+0x2e>
  __HAL_LOCK(htim);
 800177a:	2002      	movs	r0, #2
}
 800177c:	bd10      	pop	{r4, pc}

0800177e <HAL_TIM_PWM_ConfigChannel>:
{
 800177e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001780:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001784:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001786:	2b01      	cmp	r3, #1
 8001788:	d054      	beq.n	8001834 <HAL_TIM_PWM_ConfigChannel+0xb6>
 800178a:	2301      	movs	r3, #1
 800178c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8001790:	2a0c      	cmp	r2, #12
 8001792:	d818      	bhi.n	80017c6 <HAL_TIM_PWM_ConfigChannel+0x48>
 8001794:	e8df f002 	tbb	[pc, r2]
 8001798:	17171707 	.word	0x17171707
 800179c:	1717171b 	.word	0x1717171b
 80017a0:	1717172c 	.word	0x1717172c
 80017a4:	3d          	.byte	0x3d
 80017a5:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80017a6:	6800      	ldr	r0, [r0, #0]
 80017a8:	f7ff fd82 	bl	80012b0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80017ac:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80017ae:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80017b0:	699a      	ldr	r2, [r3, #24]
 80017b2:	f042 0208 	orr.w	r2, r2, #8
 80017b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80017b8:	699a      	ldr	r2, [r3, #24]
 80017ba:	f022 0204 	bic.w	r2, r2, #4
 80017be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80017c0:	699a      	ldr	r2, [r3, #24]
 80017c2:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017c4:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80017c6:	2000      	movs	r0, #0
 80017c8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80017cc:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80017ce:	6800      	ldr	r0, [r0, #0]
 80017d0:	f7ff ff80 	bl	80016d4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80017d4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017d6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80017d8:	699a      	ldr	r2, [r3, #24]
 80017da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80017e0:	699a      	ldr	r2, [r3, #24]
 80017e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017e8:	699a      	ldr	r2, [r3, #24]
 80017ea:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80017ee:	e7e9      	b.n	80017c4 <HAL_TIM_PWM_ConfigChannel+0x46>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80017f0:	6800      	ldr	r0, [r0, #0]
 80017f2:	f7ff fd85 	bl	8001300 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017f6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80017f8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017fa:	69da      	ldr	r2, [r3, #28]
 80017fc:	f042 0208 	orr.w	r2, r2, #8
 8001800:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001802:	69da      	ldr	r2, [r3, #28]
 8001804:	f022 0204 	bic.w	r2, r2, #4
 8001808:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800180a:	69da      	ldr	r2, [r3, #28]
 800180c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800180e:	61da      	str	r2, [r3, #28]
      break;
 8001810:	e7d9      	b.n	80017c6 <HAL_TIM_PWM_ConfigChannel+0x48>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001812:	6800      	ldr	r0, [r0, #0]
 8001814:	f7ff fd9e 	bl	8001354 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001818:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800181a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800181c:	69da      	ldr	r2, [r3, #28]
 800181e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001822:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001824:	69da      	ldr	r2, [r3, #28]
 8001826:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800182a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800182c:	69da      	ldr	r2, [r3, #28]
 800182e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001832:	e7ec      	b.n	800180e <HAL_TIM_PWM_ConfigChannel+0x90>
  __HAL_LOCK(htim);
 8001834:	2002      	movs	r0, #2
}
 8001836:	bd38      	pop	{r3, r4, r5, pc}

08001838 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001838:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800183a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800183c:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800183e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001842:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001846:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001848:	6083      	str	r3, [r0, #8]
 800184a:	bd10      	pop	{r4, pc}

0800184c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800184c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001850:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001852:	2b01      	cmp	r3, #1
{
 8001854:	4604      	mov	r4, r0
 8001856:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800185a:	d019      	beq.n	8001890 <HAL_TIM_ConfigClockSource+0x44>
 800185c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800185e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001862:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001864:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001868:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800186a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800186e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001872:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001874:	680b      	ldr	r3, [r1, #0]
 8001876:	2b40      	cmp	r3, #64	; 0x40
 8001878:	d065      	beq.n	8001946 <HAL_TIM_ConfigClockSource+0xfa>
 800187a:	d815      	bhi.n	80018a8 <HAL_TIM_ConfigClockSource+0x5c>
 800187c:	2b10      	cmp	r3, #16
 800187e:	d00c      	beq.n	800189a <HAL_TIM_ConfigClockSource+0x4e>
 8001880:	d807      	bhi.n	8001892 <HAL_TIM_ConfigClockSource+0x46>
 8001882:	b153      	cbz	r3, 800189a <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8001884:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001886:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001888:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800188c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001890:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001892:	2b20      	cmp	r3, #32
 8001894:	d001      	beq.n	800189a <HAL_TIM_ConfigClockSource+0x4e>
 8001896:	2b30      	cmp	r3, #48	; 0x30
 8001898:	d1f4      	bne.n	8001884 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 800189a:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800189c:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80018a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80018a4:	4313      	orrs	r3, r2
 80018a6:	e01a      	b.n	80018de <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80018a8:	2b60      	cmp	r3, #96	; 0x60
 80018aa:	d034      	beq.n	8001916 <HAL_TIM_ConfigClockSource+0xca>
 80018ac:	d819      	bhi.n	80018e2 <HAL_TIM_ConfigClockSource+0x96>
 80018ae:	2b50      	cmp	r3, #80	; 0x50
 80018b0:	d1e8      	bne.n	8001884 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80018b2:	684a      	ldr	r2, [r1, #4]
 80018b4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80018b6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80018b8:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80018ba:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80018be:	f025 0501 	bic.w	r5, r5, #1
 80018c2:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80018c4:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80018c6:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80018c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80018cc:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80018d0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80018d2:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80018d4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80018d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80018da:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80018de:	6083      	str	r3, [r0, #8]
 80018e0:	e7d0      	b.n	8001884 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 80018e2:	2b70      	cmp	r3, #112	; 0x70
 80018e4:	d00c      	beq.n	8001900 <HAL_TIM_ConfigClockSource+0xb4>
 80018e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018ea:	d1cb      	bne.n	8001884 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 80018ec:	68cb      	ldr	r3, [r1, #12]
 80018ee:	684a      	ldr	r2, [r1, #4]
 80018f0:	6889      	ldr	r1, [r1, #8]
 80018f2:	f7ff ffa1 	bl	8001838 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80018f6:	6822      	ldr	r2, [r4, #0]
 80018f8:	6893      	ldr	r3, [r2, #8]
 80018fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018fe:	e008      	b.n	8001912 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8001900:	68cb      	ldr	r3, [r1, #12]
 8001902:	684a      	ldr	r2, [r1, #4]
 8001904:	6889      	ldr	r1, [r1, #8]
 8001906:	f7ff ff97 	bl	8001838 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800190a:	6822      	ldr	r2, [r4, #0]
 800190c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800190e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001912:	6093      	str	r3, [r2, #8]
      break;
 8001914:	e7b6      	b.n	8001884 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001916:	684d      	ldr	r5, [r1, #4]
 8001918:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800191a:	6a01      	ldr	r1, [r0, #32]
 800191c:	f021 0110 	bic.w	r1, r1, #16
 8001920:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001922:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001924:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001926:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800192a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800192e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001932:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001936:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001938:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800193a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800193c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001940:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001944:	e7cb      	b.n	80018de <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001946:	684a      	ldr	r2, [r1, #4]
 8001948:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800194a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800194c:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800194e:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001952:	f025 0501 	bic.w	r5, r5, #1
 8001956:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001958:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800195a:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800195c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001960:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001964:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001966:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001968:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800196a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800196e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001972:	e7b4      	b.n	80018de <HAL_TIM_ConfigClockSource+0x92>

08001974 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001974:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001976:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001978:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800197a:	f001 011f 	and.w	r1, r1, #31
 800197e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001980:	ea23 0304 	bic.w	r3, r3, r4
 8001984:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001986:	6a03      	ldr	r3, [r0, #32]
 8001988:	408a      	lsls	r2, r1
 800198a:	431a      	orrs	r2, r3
 800198c:	6202      	str	r2, [r0, #32]
 800198e:	bd10      	pop	{r4, pc}

08001990 <HAL_TIM_PWM_Start>:
{
 8001990:	b510      	push	{r4, lr}
 8001992:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001994:	b929      	cbnz	r1, 80019a2 <HAL_TIM_PWM_Start+0x12>
 8001996:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800199a:	2b01      	cmp	r3, #1
 800199c:	d01d      	beq.n	80019da <HAL_TIM_PWM_Start+0x4a>
    return HAL_ERROR;
 800199e:	2001      	movs	r0, #1
 80019a0:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80019a2:	2904      	cmp	r1, #4
 80019a4:	d107      	bne.n	80019b6 <HAL_TIM_PWM_Start+0x26>
 80019a6:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d1f7      	bne.n	800199e <HAL_TIM_PWM_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80019ae:	2302      	movs	r3, #2
 80019b0:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 80019b4:	e014      	b.n	80019e0 <HAL_TIM_PWM_Start+0x50>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80019b6:	2908      	cmp	r1, #8
 80019b8:	d107      	bne.n	80019ca <HAL_TIM_PWM_Start+0x3a>
 80019ba:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d1ed      	bne.n	800199e <HAL_TIM_PWM_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80019c2:	2302      	movs	r3, #2
 80019c4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80019c8:	e00a      	b.n	80019e0 <HAL_TIM_PWM_Start+0x50>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80019ca:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d1e5      	bne.n	800199e <HAL_TIM_PWM_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80019d2:	2302      	movs	r3, #2
 80019d4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 80019d8:	e002      	b.n	80019e0 <HAL_TIM_PWM_Start+0x50>
 80019da:	2302      	movs	r3, #2
 80019dc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80019e0:	2201      	movs	r2, #1
 80019e2:	6820      	ldr	r0, [r4, #0]
 80019e4:	f7ff ffc6 	bl	8001974 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80019e8:	6823      	ldr	r3, [r4, #0]
 80019ea:	4a0e      	ldr	r2, [pc, #56]	; (8001a24 <HAL_TIM_PWM_Start+0x94>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d10a      	bne.n	8001a06 <HAL_TIM_PWM_Start+0x76>
    __HAL_TIM_MOE_ENABLE(htim);
 80019f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80019f6:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019f8:	689a      	ldr	r2, [r3, #8]
 80019fa:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019fe:	2a06      	cmp	r2, #6
 8001a00:	d10b      	bne.n	8001a1a <HAL_TIM_PWM_Start+0x8a>
  return HAL_OK;
 8001a02:	2000      	movs	r0, #0
 8001a04:	bd10      	pop	{r4, pc}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a0a:	d0f5      	beq.n	80019f8 <HAL_TIM_PWM_Start+0x68>
 8001a0c:	4a06      	ldr	r2, [pc, #24]	; (8001a28 <HAL_TIM_PWM_Start+0x98>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d0f2      	beq.n	80019f8 <HAL_TIM_PWM_Start+0x68>
 8001a12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d0ee      	beq.n	80019f8 <HAL_TIM_PWM_Start+0x68>
    __HAL_TIM_ENABLE(htim);
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	f042 0201 	orr.w	r2, r2, #1
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	e7ee      	b.n	8001a02 <HAL_TIM_PWM_Start+0x72>
 8001a24:	40012c00 	.word	0x40012c00
 8001a28:	40000400 	.word	0x40000400

08001a2c <HAL_TIM_PWM_Stop>:
{
 8001a2c:	b538      	push	{r3, r4, r5, lr}
 8001a2e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001a30:	2200      	movs	r2, #0
 8001a32:	6800      	ldr	r0, [r0, #0]
{
 8001a34:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001a36:	f7ff ff9d 	bl	8001974 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001a3a:	6823      	ldr	r3, [r4, #0]
 8001a3c:	4a18      	ldr	r2, [pc, #96]	; (8001aa0 <HAL_TIM_PWM_Stop+0x74>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d10d      	bne.n	8001a5e <HAL_TIM_PWM_Stop+0x32>
    __HAL_TIM_MOE_DISABLE(htim);
 8001a42:	f241 1211 	movw	r2, #4369	; 0x1111
 8001a46:	6a19      	ldr	r1, [r3, #32]
 8001a48:	4211      	tst	r1, r2
 8001a4a:	d108      	bne.n	8001a5e <HAL_TIM_PWM_Stop+0x32>
 8001a4c:	f240 4244 	movw	r2, #1092	; 0x444
 8001a50:	6a19      	ldr	r1, [r3, #32]
 8001a52:	4211      	tst	r1, r2
 8001a54:	bf02      	ittt	eq
 8001a56:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001a58:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8001a5c:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8001a5e:	f241 1211 	movw	r2, #4369	; 0x1111
 8001a62:	6a19      	ldr	r1, [r3, #32]
 8001a64:	4211      	tst	r1, r2
 8001a66:	d108      	bne.n	8001a7a <HAL_TIM_PWM_Stop+0x4e>
 8001a68:	f240 4244 	movw	r2, #1092	; 0x444
 8001a6c:	6a19      	ldr	r1, [r3, #32]
 8001a6e:	4211      	tst	r1, r2
 8001a70:	bf02      	ittt	eq
 8001a72:	681a      	ldreq	r2, [r3, #0]
 8001a74:	f022 0201 	biceq.w	r2, r2, #1
 8001a78:	601a      	streq	r2, [r3, #0]
 8001a7a:	2301      	movs	r3, #1
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001a7c:	b91d      	cbnz	r5, 8001a86 <HAL_TIM_PWM_Stop+0x5a>
 8001a7e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8001a82:	2000      	movs	r0, #0
 8001a84:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001a86:	2d04      	cmp	r5, #4
 8001a88:	d102      	bne.n	8001a90 <HAL_TIM_PWM_Stop+0x64>
 8001a8a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8001a8e:	e7f8      	b.n	8001a82 <HAL_TIM_PWM_Stop+0x56>
 8001a90:	2d08      	cmp	r5, #8
 8001a92:	bf0c      	ite	eq
 8001a94:	f884 3040 	strbeq.w	r3, [r4, #64]	; 0x40
 8001a98:	f884 3041 	strbne.w	r3, [r4, #65]	; 0x41
 8001a9c:	e7f1      	b.n	8001a82 <HAL_TIM_PWM_Stop+0x56>
 8001a9e:	bf00      	nop
 8001aa0:	40012c00 	.word	0x40012c00

08001aa4 <HAL_TIM_PWM_Start_IT>:
{
 8001aa4:	b510      	push	{r4, lr}
 8001aa6:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001aa8:	b929      	cbnz	r1, 8001ab6 <HAL_TIM_PWM_Start_IT+0x12>
 8001aaa:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d03d      	beq.n	8001b2e <HAL_TIM_PWM_Start_IT+0x8a>
    return HAL_ERROR;
 8001ab2:	2001      	movs	r0, #1
 8001ab4:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001ab6:	2904      	cmp	r1, #4
 8001ab8:	d10b      	bne.n	8001ad2 <HAL_TIM_PWM_Start_IT+0x2e>
 8001aba:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d1f7      	bne.n	8001ab2 <HAL_TIM_PWM_Start_IT+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001ac8:	6822      	ldr	r2, [r4, #0]
 8001aca:	68d3      	ldr	r3, [r2, #12]
 8001acc:	f043 0304 	orr.w	r3, r3, #4
 8001ad0:	e00c      	b.n	8001aec <HAL_TIM_PWM_Start_IT+0x48>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001ad2:	2908      	cmp	r1, #8
 8001ad4:	d10c      	bne.n	8001af0 <HAL_TIM_PWM_Start_IT+0x4c>
 8001ad6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d1e9      	bne.n	8001ab2 <HAL_TIM_PWM_Start_IT+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ade:	2302      	movs	r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001ae0:	6802      	ldr	r2, [r0, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ae2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001ae6:	68d3      	ldr	r3, [r2, #12]
 8001ae8:	f043 0308 	orr.w	r3, r3, #8
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001aec:	60d3      	str	r3, [r2, #12]
      break;
 8001aee:	e00b      	b.n	8001b08 <HAL_TIM_PWM_Start_IT+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001af0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d1dc      	bne.n	8001ab2 <HAL_TIM_PWM_Start_IT+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001af8:	2302      	movs	r3, #2
  switch (Channel)
 8001afa:	2904      	cmp	r1, #4
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001afc:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  switch (Channel)
 8001b00:	d0e2      	beq.n	8001ac8 <HAL_TIM_PWM_Start_IT+0x24>
 8001b02:	290c      	cmp	r1, #12
 8001b04:	d01b      	beq.n	8001b3e <HAL_TIM_PWM_Start_IT+0x9a>
 8001b06:	b1a9      	cbz	r1, 8001b34 <HAL_TIM_PWM_Start_IT+0x90>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001b08:	2201      	movs	r2, #1
 8001b0a:	6820      	ldr	r0, [r4, #0]
 8001b0c:	f7ff ff32 	bl	8001974 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001b10:	6823      	ldr	r3, [r4, #0]
 8001b12:	4a15      	ldr	r2, [pc, #84]	; (8001b68 <HAL_TIM_PWM_Start_IT+0xc4>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d117      	bne.n	8001b48 <HAL_TIM_PWM_Start_IT+0xa4>
    __HAL_TIM_MOE_ENABLE(htim);
 8001b18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b1e:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b20:	689a      	ldr	r2, [r3, #8]
 8001b22:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b26:	2a06      	cmp	r2, #6
 8001b28:	d118      	bne.n	8001b5c <HAL_TIM_PWM_Start_IT+0xb8>
  return HAL_OK;
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b2e:	2302      	movs	r3, #2
 8001b30:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001b34:	6822      	ldr	r2, [r4, #0]
 8001b36:	68d3      	ldr	r3, [r2, #12]
 8001b38:	f043 0302 	orr.w	r3, r3, #2
 8001b3c:	e7d6      	b.n	8001aec <HAL_TIM_PWM_Start_IT+0x48>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001b3e:	6802      	ldr	r2, [r0, #0]
 8001b40:	68d3      	ldr	r3, [r2, #12]
 8001b42:	f043 0310 	orr.w	r3, r3, #16
 8001b46:	e7d1      	b.n	8001aec <HAL_TIM_PWM_Start_IT+0x48>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b4c:	d0e8      	beq.n	8001b20 <HAL_TIM_PWM_Start_IT+0x7c>
 8001b4e:	4a07      	ldr	r2, [pc, #28]	; (8001b6c <HAL_TIM_PWM_Start_IT+0xc8>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d0e5      	beq.n	8001b20 <HAL_TIM_PWM_Start_IT+0x7c>
 8001b54:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d0e1      	beq.n	8001b20 <HAL_TIM_PWM_Start_IT+0x7c>
    __HAL_TIM_ENABLE(htim);
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	f042 0201 	orr.w	r2, r2, #1
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	e7e1      	b.n	8001b2a <HAL_TIM_PWM_Start_IT+0x86>
 8001b66:	bf00      	nop
 8001b68:	40012c00 	.word	0x40012c00
 8001b6c:	40000400 	.word	0x40000400

08001b70 <HAL_TIM_OC_Start_IT>:
 8001b70:	f7ff bf98 	b.w	8001aa4 <HAL_TIM_PWM_Start_IT>

08001b74 <HAL_TIM_PWM_Stop_IT>:
{
 8001b74:	b538      	push	{r3, r4, r5, lr}
 8001b76:	4604      	mov	r4, r0
 8001b78:	460d      	mov	r5, r1
  switch (Channel)
 8001b7a:	290c      	cmp	r1, #12
 8001b7c:	d80d      	bhi.n	8001b9a <HAL_TIM_PWM_Stop_IT+0x26>
 8001b7e:	e8df f001 	tbb	[pc, r1]
 8001b82:	0c07      	.short	0x0c07
 8001b84:	0c370c0c 	.word	0x0c370c0c
 8001b88:	0c3c0c0c 	.word	0x0c3c0c0c
 8001b8c:	0c0c      	.short	0x0c0c
 8001b8e:	41          	.byte	0x41
 8001b8f:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8001b90:	6802      	ldr	r2, [r0, #0]
 8001b92:	68d3      	ldr	r3, [r2, #12]
 8001b94:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8001b98:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	4629      	mov	r1, r5
 8001b9e:	6820      	ldr	r0, [r4, #0]
 8001ba0:	f7ff fee8 	bl	8001974 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001ba4:	6823      	ldr	r3, [r4, #0]
 8001ba6:	4a20      	ldr	r2, [pc, #128]	; (8001c28 <HAL_TIM_PWM_Stop_IT+0xb4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d10d      	bne.n	8001bc8 <HAL_TIM_PWM_Stop_IT+0x54>
    __HAL_TIM_MOE_DISABLE(htim);
 8001bac:	f241 1211 	movw	r2, #4369	; 0x1111
 8001bb0:	6a19      	ldr	r1, [r3, #32]
 8001bb2:	4211      	tst	r1, r2
 8001bb4:	d108      	bne.n	8001bc8 <HAL_TIM_PWM_Stop_IT+0x54>
 8001bb6:	f240 4244 	movw	r2, #1092	; 0x444
 8001bba:	6a19      	ldr	r1, [r3, #32]
 8001bbc:	4211      	tst	r1, r2
 8001bbe:	bf02      	ittt	eq
 8001bc0:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001bc2:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8001bc6:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8001bc8:	f241 1211 	movw	r2, #4369	; 0x1111
 8001bcc:	6a19      	ldr	r1, [r3, #32]
 8001bce:	4211      	tst	r1, r2
 8001bd0:	d108      	bne.n	8001be4 <HAL_TIM_PWM_Stop_IT+0x70>
 8001bd2:	f240 4244 	movw	r2, #1092	; 0x444
 8001bd6:	6a19      	ldr	r1, [r3, #32]
 8001bd8:	4211      	tst	r1, r2
 8001bda:	bf02      	ittt	eq
 8001bdc:	681a      	ldreq	r2, [r3, #0]
 8001bde:	f022 0201 	biceq.w	r2, r2, #1
 8001be2:	601a      	streq	r2, [r3, #0]
 8001be4:	2301      	movs	r3, #1
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001be6:	b995      	cbnz	r5, 8001c0e <HAL_TIM_PWM_Stop_IT+0x9a>
 8001be8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8001bec:	2000      	movs	r0, #0
 8001bee:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8001bf0:	6802      	ldr	r2, [r0, #0]
 8001bf2:	68d3      	ldr	r3, [r2, #12]
 8001bf4:	f023 0304 	bic.w	r3, r3, #4
 8001bf8:	e7ce      	b.n	8001b98 <HAL_TIM_PWM_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8001bfa:	6802      	ldr	r2, [r0, #0]
 8001bfc:	68d3      	ldr	r3, [r2, #12]
 8001bfe:	f023 0308 	bic.w	r3, r3, #8
 8001c02:	e7c9      	b.n	8001b98 <HAL_TIM_PWM_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8001c04:	6802      	ldr	r2, [r0, #0]
 8001c06:	68d3      	ldr	r3, [r2, #12]
 8001c08:	f023 0310 	bic.w	r3, r3, #16
 8001c0c:	e7c4      	b.n	8001b98 <HAL_TIM_PWM_Stop_IT+0x24>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001c0e:	2d04      	cmp	r5, #4
 8001c10:	d102      	bne.n	8001c18 <HAL_TIM_PWM_Stop_IT+0xa4>
 8001c12:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8001c16:	e7e9      	b.n	8001bec <HAL_TIM_PWM_Stop_IT+0x78>
 8001c18:	2d08      	cmp	r5, #8
 8001c1a:	bf0c      	ite	eq
 8001c1c:	f884 3040 	strbeq.w	r3, [r4, #64]	; 0x40
 8001c20:	f884 3041 	strbne.w	r3, [r4, #65]	; 0x41
 8001c24:	e7e2      	b.n	8001bec <HAL_TIM_PWM_Stop_IT+0x78>
 8001c26:	bf00      	nop
 8001c28:	40012c00 	.word	0x40012c00

08001c2c <HAL_TIM_OC_Stop_IT>:
 8001c2c:	f7ff bfa2 	b.w	8001b74 <HAL_TIM_PWM_Stop_IT>

08001c30 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001c30:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001c34:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	f04f 0302 	mov.w	r3, #2
 8001c3c:	d025      	beq.n	8001c8a <HAL_TIMEx_MasterConfigSynchronization+0x5a>
 8001c3e:	2201      	movs	r2, #1

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c40:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001c44:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001c46:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8001c48:	685c      	ldr	r4, [r3, #4]
  __HAL_LOCK(htim);
 8001c4a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpcr2 &= ~TIM_CR2_MMS;
 8001c4e:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001c52:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 8001c54:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001c56:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c58:	4c0d      	ldr	r4, [pc, #52]	; (8001c90 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8001c5a:	42a3      	cmp	r3, r4
 8001c5c:	d00a      	beq.n	8001c74 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8001c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c62:	d007      	beq.n	8001c74 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8001c64:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8001c68:	42a3      	cmp	r3, r4
 8001c6a:	d003      	beq.n	8001c74 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8001c6c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001c70:	42a3      	cmp	r3, r4
 8001c72:	d104      	bne.n	8001c7e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001c74:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001c76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001c7a:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001c7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001c84:	2300      	movs	r3, #0
 8001c86:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001c8a:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001c8c:	bd30      	pop	{r4, r5, pc}
 8001c8e:	bf00      	nop
 8001c90:	40012c00 	.word	0x40012c00

08001c94 <HAL_TIMEx_CommutCallback>:
 8001c94:	4770      	bx	lr

08001c96 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001c96:	4770      	bx	lr

08001c98 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001c98:	6803      	ldr	r3, [r0, #0]
 8001c9a:	68da      	ldr	r2, [r3, #12]
 8001c9c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001ca0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ca2:	695a      	ldr	r2, [r3, #20]
 8001ca4:	f022 0201 	bic.w	r2, r2, #1
 8001ca8:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001caa:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8001cac:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001cae:	bf02      	ittt	eq
 8001cb0:	68da      	ldreq	r2, [r3, #12]
 8001cb2:	f022 0210 	biceq.w	r2, r2, #16
 8001cb6:	60da      	streq	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001cb8:	2320      	movs	r3, #32
 8001cba:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	6303      	str	r3, [r0, #48]	; 0x30
 8001cc2:	4770      	bx	lr

08001cc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cc4:	b538      	push	{r3, r4, r5, lr}
 8001cc6:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cc8:	6803      	ldr	r3, [r0, #0]
 8001cca:	68c1      	ldr	r1, [r0, #12]
 8001ccc:	691a      	ldr	r2, [r3, #16]
 8001cce:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001cd2:	430a      	orrs	r2, r1
 8001cd4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001cd6:	6882      	ldr	r2, [r0, #8]
 8001cd8:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001cda:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001cdc:	4302      	orrs	r2, r0
 8001cde:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001ce0:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8001ce4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001ce8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001cea:	430a      	orrs	r2, r1
 8001cec:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001cee:	695a      	ldr	r2, [r3, #20]
 8001cf0:	69a1      	ldr	r1, [r4, #24]
 8001cf2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001cfa:	4a0e      	ldr	r2, [pc, #56]	; (8001d34 <UART_SetConfig+0x70>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d115      	bne.n	8001d2c <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001d00:	f7ff f9d8 	bl	80010b4 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d04:	2319      	movs	r3, #25
 8001d06:	4358      	muls	r0, r3
 8001d08:	6863      	ldr	r3, [r4, #4]
 8001d0a:	2264      	movs	r2, #100	; 0x64
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d12:	fbb0 f1f2 	udiv	r1, r0, r2
 8001d16:	fb02 0311 	mls	r3, r2, r1, r0
 8001d1a:	011b      	lsls	r3, r3, #4
 8001d1c:	3332      	adds	r3, #50	; 0x32
 8001d1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d22:	6825      	ldr	r5, [r4, #0]
 8001d24:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8001d28:	60ab      	str	r3, [r5, #8]
 8001d2a:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8001d2c:	f7ff f9b2 	bl	8001094 <HAL_RCC_GetPCLK1Freq>
 8001d30:	e7e8      	b.n	8001d04 <UART_SetConfig+0x40>
 8001d32:	bf00      	nop
 8001d34:	40013800 	.word	0x40013800

08001d38 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d3a:	4604      	mov	r4, r0
 8001d3c:	460e      	mov	r6, r1
 8001d3e:	4617      	mov	r7, r2
 8001d40:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d42:	6821      	ldr	r1, [r4, #0]
 8001d44:	680b      	ldr	r3, [r1, #0]
 8001d46:	ea36 0303 	bics.w	r3, r6, r3
 8001d4a:	d101      	bne.n	8001d50 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001d4c:	2000      	movs	r0, #0
}
 8001d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001d50:	1c6b      	adds	r3, r5, #1
 8001d52:	d0f7      	beq.n	8001d44 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d54:	b995      	cbnz	r5, 8001d7c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d56:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8001d58:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d5a:	68da      	ldr	r2, [r3, #12]
 8001d5c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001d60:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d62:	695a      	ldr	r2, [r3, #20]
 8001d64:	f022 0201 	bic.w	r2, r2, #1
 8001d68:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001d6a:	2320      	movs	r3, #32
 8001d6c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001d70:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        __HAL_UNLOCK(huart);
 8001d74:	2300      	movs	r3, #0
 8001d76:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d7c:	f7fe fa32 	bl	80001e4 <HAL_GetTick>
 8001d80:	1bc0      	subs	r0, r0, r7
 8001d82:	4285      	cmp	r5, r0
 8001d84:	d2dd      	bcs.n	8001d42 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001d86:	e7e6      	b.n	8001d56 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001d88 <HAL_UART_Init>:
{
 8001d88:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001d8a:	4604      	mov	r4, r0
 8001d8c:	b340      	cbz	r0, 8001de0 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001d8e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001d92:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d96:	b91b      	cbnz	r3, 8001da0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001d98:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8001d9c:	f001 f894 	bl	8002ec8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001da0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001da2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001da4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8001da8:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001daa:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001dac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001db0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001db2:	f7ff ff87 	bl	8001cc4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001db6:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001db8:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dba:	691a      	ldr	r2, [r3, #16]
 8001dbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001dc0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dc2:	695a      	ldr	r2, [r3, #20]
 8001dc4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001dc8:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001dca:	68da      	ldr	r2, [r3, #12]
 8001dcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001dd0:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001dd2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dd4:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001dd6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001dda:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 8001dde:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001de0:	2001      	movs	r0, #1
}
 8001de2:	bd10      	pop	{r4, pc}

08001de4 <HAL_UART_Transmit>:
{
 8001de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001de8:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001dea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8001dee:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8001df0:	2b20      	cmp	r3, #32
{
 8001df2:	460e      	mov	r6, r1
 8001df4:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001df6:	d14c      	bne.n	8001e92 <HAL_UART_Transmit+0xae>
    if ((pData == NULL) || (Size == 0U))
 8001df8:	2900      	cmp	r1, #0
 8001dfa:	d047      	beq.n	8001e8c <HAL_UART_Transmit+0xa8>
 8001dfc:	2a00      	cmp	r2, #0
 8001dfe:	d045      	beq.n	8001e8c <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 8001e00:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d044      	beq.n	8001e92 <HAL_UART_Transmit+0xae>
 8001e08:	2301      	movs	r3, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e0a:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8001e0c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e10:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e12:	6405      	str	r5, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e14:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    tickstart = HAL_GetTick();
 8001e18:	f7fe f9e4 	bl	80001e4 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e1c:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8001e1e:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferSize = Size;
 8001e24:	f8a4 9024 	strh.w	r9, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e28:	f8a4 9026 	strh.w	r9, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e2c:	d103      	bne.n	8001e36 <HAL_UART_Transmit+0x52>
 8001e2e:	6923      	ldr	r3, [r4, #16]
 8001e30:	b90b      	cbnz	r3, 8001e36 <HAL_UART_Transmit+0x52>
 8001e32:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8001e34:	461e      	mov	r6, r3
    __HAL_UNLOCK(huart);
 8001e36:	2300      	movs	r3, #0
 8001e38:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 8001e3c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	b95b      	cbnz	r3, 8001e5a <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e42:	4643      	mov	r3, r8
 8001e44:	463a      	mov	r2, r7
 8001e46:	2140      	movs	r1, #64	; 0x40
 8001e48:	4620      	mov	r0, r4
 8001e4a:	f7ff ff75 	bl	8001d38 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001e4e:	b958      	cbnz	r0, 8001e68 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8001e50:	2320      	movs	r3, #32
 8001e52:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 8001e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e5a:	4643      	mov	r3, r8
 8001e5c:	463a      	mov	r2, r7
 8001e5e:	2180      	movs	r1, #128	; 0x80
 8001e60:	4620      	mov	r0, r4
 8001e62:	f7ff ff69 	bl	8001d38 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001e66:	b110      	cbz	r0, 8001e6e <HAL_UART_Transmit+0x8a>
        return HAL_TIMEOUT;
 8001e68:	2003      	movs	r0, #3
 8001e6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001e6e:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8001e70:	b94e      	cbnz	r6, 8001e86 <HAL_UART_Transmit+0xa2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e72:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e7a:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8001e7c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	84e3      	strh	r3, [r4, #38]	; 0x26
 8001e84:	e7da      	b.n	8001e3c <HAL_UART_Transmit+0x58>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e86:	f816 3b01 	ldrb.w	r3, [r6], #1
 8001e8a:	e7f6      	b.n	8001e7a <HAL_UART_Transmit+0x96>
      return  HAL_ERROR;
 8001e8c:	2001      	movs	r0, #1
 8001e8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8001e92:	2002      	movs	r0, #2
}
 8001e94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001e98 <HAL_UART_TxCpltCallback>:
 8001e98:	4770      	bx	lr

08001e9a <HAL_UART_ErrorCallback>:
 8001e9a:	4770      	bx	lr

08001e9c <UART_DMAAbortOnError>:
{
 8001e9c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8001e9e:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ea0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8001ea2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001ea4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001ea6:	f7ff fff8 	bl	8001e9a <HAL_UART_ErrorCallback>
 8001eaa:	bd08      	pop	{r3, pc}

08001eac <HAL_UARTEx_RxEventCallback>:
{
 8001eac:	4770      	bx	lr

08001eae <UART_Receive_IT.part.1>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8001eae:	b507      	push	{r0, r1, r2, lr}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001eb0:	6881      	ldr	r1, [r0, #8]
 8001eb2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001eb4:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001eb8:	6802      	ldr	r2, [r0, #0]
 8001eba:	d135      	bne.n	8001f28 <UART_Receive_IT.part.1+0x7a>
 8001ebc:	6901      	ldr	r1, [r0, #16]
 8001ebe:	2900      	cmp	r1, #0
 8001ec0:	d135      	bne.n	8001f2e <UART_Receive_IT.part.1+0x80>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001ec2:	6852      	ldr	r2, [r2, #4]
 8001ec4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ec8:	f823 2b02 	strh.w	r2, [r3], #2
    if (--huart->RxXferCount == 0U)
 8001ecc:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
      huart->pRxBuffPtr += 1U;
 8001ece:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001ed0:	3a01      	subs	r2, #1
 8001ed2:	b292      	uxth	r2, r2
 8001ed4:	85c2      	strh	r2, [r0, #46]	; 0x2e
 8001ed6:	bb1a      	cbnz	r2, 8001f20 <UART_Receive_IT.part.1+0x72>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001ed8:	6803      	ldr	r3, [r0, #0]
 8001eda:	68d9      	ldr	r1, [r3, #12]
 8001edc:	f021 0120 	bic.w	r1, r1, #32
 8001ee0:	60d9      	str	r1, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001ee2:	68d9      	ldr	r1, [r3, #12]
 8001ee4:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001ee8:	60d9      	str	r1, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001eea:	6959      	ldr	r1, [r3, #20]
 8001eec:	f021 0101 	bic.w	r1, r1, #1
 8001ef0:	6159      	str	r1, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001ef2:	2120      	movs	r1, #32
 8001ef4:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ef8:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001efa:	2901      	cmp	r1, #1
 8001efc:	d120      	bne.n	8001f40 <UART_Receive_IT.part.1+0x92>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001efe:	6302      	str	r2, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f00:	68d9      	ldr	r1, [r3, #12]
 8001f02:	f021 0110 	bic.w	r1, r1, #16
 8001f06:	60d9      	str	r1, [r3, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001f08:	6819      	ldr	r1, [r3, #0]
 8001f0a:	06c9      	lsls	r1, r1, #27
 8001f0c:	d505      	bpl.n	8001f1a <UART_Receive_IT.part.1+0x6c>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001f0e:	9201      	str	r2, [sp, #4]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	9201      	str	r2, [sp, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	9301      	str	r3, [sp, #4]
 8001f18:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001f1a:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8001f1c:	f7ff ffc6 	bl	8001eac <HAL_UARTEx_RxEventCallback>
}
 8001f20:	2000      	movs	r0, #0
 8001f22:	b003      	add	sp, #12
 8001f24:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001f28:	b931      	cbnz	r1, 8001f38 <UART_Receive_IT.part.1+0x8a>
 8001f2a:	6901      	ldr	r1, [r0, #16]
 8001f2c:	b921      	cbnz	r1, 8001f38 <UART_Receive_IT.part.1+0x8a>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001f2e:	6852      	ldr	r2, [r2, #4]
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001f30:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 8001f32:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001f34:	3301      	adds	r3, #1
 8001f36:	e7c9      	b.n	8001ecc <UART_Receive_IT.part.1+0x1e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001f38:	6852      	ldr	r2, [r2, #4]
 8001f3a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f3e:	e7f7      	b.n	8001f30 <UART_Receive_IT.part.1+0x82>
       HAL_UART_RxCpltCallback(huart);
 8001f40:	f000 fbd0 	bl	80026e4 <HAL_UART_RxCpltCallback>
 8001f44:	e7ec      	b.n	8001f20 <UART_Receive_IT.part.1+0x72>
	...

08001f48 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001f48:	6803      	ldr	r3, [r0, #0]
{
 8001f4a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001f4c:	681a      	ldr	r2, [r3, #0]
{
 8001f4e:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8001f50:	f012 0f0f 	tst.w	r2, #15
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001f54:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001f56:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8001f58:	d10b      	bne.n	8001f72 <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f5a:	0695      	lsls	r5, r2, #26
 8001f5c:	d563      	bpl.n	8002026 <HAL_UART_IRQHandler+0xde>
 8001f5e:	068d      	lsls	r5, r1, #26
 8001f60:	d561      	bpl.n	8002026 <HAL_UART_IRQHandler+0xde>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001f62:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001f66:	2b22      	cmp	r3, #34	; 0x22
 8001f68:	d101      	bne.n	8001f6e <HAL_UART_IRQHandler+0x26>
 8001f6a:	f7ff ffa0 	bl	8001eae <UART_Receive_IT.part.1>
}
 8001f6e:	b003      	add	sp, #12
 8001f70:	bd30      	pop	{r4, r5, pc}
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001f72:	f015 0501 	ands.w	r5, r5, #1
 8001f76:	d102      	bne.n	8001f7e <HAL_UART_IRQHandler+0x36>
 8001f78:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001f7c:	d053      	beq.n	8002026 <HAL_UART_IRQHandler+0xde>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f7e:	07d0      	lsls	r0, r2, #31
 8001f80:	d505      	bpl.n	8001f8e <HAL_UART_IRQHandler+0x46>
 8001f82:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f84:	bf42      	ittt	mi
 8001f86:	6c23      	ldrmi	r3, [r4, #64]	; 0x40
 8001f88:	f043 0301 	orrmi.w	r3, r3, #1
 8001f8c:	6423      	strmi	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f8e:	0750      	lsls	r0, r2, #29
 8001f90:	d504      	bpl.n	8001f9c <HAL_UART_IRQHandler+0x54>
 8001f92:	b11d      	cbz	r5, 8001f9c <HAL_UART_IRQHandler+0x54>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f96:	f043 0302 	orr.w	r3, r3, #2
 8001f9a:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f9c:	0793      	lsls	r3, r2, #30
 8001f9e:	d504      	bpl.n	8001faa <HAL_UART_IRQHandler+0x62>
 8001fa0:	b11d      	cbz	r5, 8001faa <HAL_UART_IRQHandler+0x62>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001fa2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fa4:	f043 0304 	orr.w	r3, r3, #4
 8001fa8:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001faa:	0710      	lsls	r0, r2, #28
 8001fac:	d506      	bpl.n	8001fbc <HAL_UART_IRQHandler+0x74>
 8001fae:	068b      	lsls	r3, r1, #26
 8001fb0:	d400      	bmi.n	8001fb4 <HAL_UART_IRQHandler+0x6c>
 8001fb2:	b11d      	cbz	r5, 8001fbc <HAL_UART_IRQHandler+0x74>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001fb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fb6:	f043 0308 	orr.w	r3, r3, #8
 8001fba:	6423      	str	r3, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001fbc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d0d5      	beq.n	8001f6e <HAL_UART_IRQHandler+0x26>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fc2:	0690      	lsls	r0, r2, #26
 8001fc4:	d508      	bpl.n	8001fd8 <HAL_UART_IRQHandler+0x90>
 8001fc6:	068a      	lsls	r2, r1, #26
 8001fc8:	d506      	bpl.n	8001fd8 <HAL_UART_IRQHandler+0x90>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001fca:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8001fce:	2b22      	cmp	r3, #34	; 0x22
 8001fd0:	d102      	bne.n	8001fd8 <HAL_UART_IRQHandler+0x90>
 8001fd2:	4620      	mov	r0, r4
 8001fd4:	f7ff ff6b 	bl	8001eae <UART_Receive_IT.part.1>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001fd8:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8001fda:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001fdc:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001fde:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001fe0:	0713      	lsls	r3, r2, #28
 8001fe2:	d402      	bmi.n	8001fea <HAL_UART_IRQHandler+0xa2>
 8001fe4:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001fe8:	d019      	beq.n	800201e <HAL_UART_IRQHandler+0xd6>
        UART_EndRxTransfer(huart);
 8001fea:	f7ff fe55 	bl	8001c98 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fee:	6823      	ldr	r3, [r4, #0]
 8001ff0:	695a      	ldr	r2, [r3, #20]
 8001ff2:	0655      	lsls	r5, r2, #25
 8001ff4:	d50f      	bpl.n	8002016 <HAL_UART_IRQHandler+0xce>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ff6:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001ff8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ffa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ffe:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002000:	b148      	cbz	r0, 8002016 <HAL_UART_IRQHandler+0xce>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002002:	4b54      	ldr	r3, [pc, #336]	; (8002154 <HAL_UART_IRQHandler+0x20c>)
 8002004:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002006:	f7fe fc83 	bl	8000910 <HAL_DMA_Abort_IT>
 800200a:	2800      	cmp	r0, #0
 800200c:	d0af      	beq.n	8001f6e <HAL_UART_IRQHandler+0x26>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800200e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002010:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002012:	4798      	blx	r3
 8002014:	e7ab      	b.n	8001f6e <HAL_UART_IRQHandler+0x26>
            HAL_UART_ErrorCallback(huart);
 8002016:	4620      	mov	r0, r4
 8002018:	f7ff ff3f 	bl	8001e9a <HAL_UART_ErrorCallback>
 800201c:	e7a7      	b.n	8001f6e <HAL_UART_IRQHandler+0x26>
        HAL_UART_ErrorCallback(huart);
 800201e:	f7ff ff3c 	bl	8001e9a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002022:	6425      	str	r5, [r4, #64]	; 0x40
 8002024:	e7a3      	b.n	8001f6e <HAL_UART_IRQHandler+0x26>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002026:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002028:	2801      	cmp	r0, #1
 800202a:	d157      	bne.n	80020dc <HAL_UART_IRQHandler+0x194>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800202c:	06d0      	lsls	r0, r2, #27
 800202e:	d555      	bpl.n	80020dc <HAL_UART_IRQHandler+0x194>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002030:	06cd      	lsls	r5, r1, #27
 8002032:	d553      	bpl.n	80020dc <HAL_UART_IRQHandler+0x194>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002034:	2100      	movs	r1, #0
 8002036:	9101      	str	r1, [sp, #4]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	9201      	str	r2, [sp, #4]
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	9201      	str	r2, [sp, #4]
 8002040:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002042:	695a      	ldr	r2, [r3, #20]
 8002044:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8002048:	d02a      	beq.n	80020a0 <HAL_UART_IRQHandler+0x158>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800204a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800204c:	6802      	ldr	r2, [r0, #0]
 800204e:	6852      	ldr	r2, [r2, #4]
 8002050:	b292      	uxth	r2, r2
      if (  (nb_remaining_rx_data > 0U)
 8002052:	2a00      	cmp	r2, #0
 8002054:	d08b      	beq.n	8001f6e <HAL_UART_IRQHandler+0x26>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002056:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
 8002058:	4295      	cmp	r5, r2
 800205a:	d988      	bls.n	8001f6e <HAL_UART_IRQHandler+0x26>
        huart->RxXferCount = nb_remaining_rx_data;
 800205c:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800205e:	6982      	ldr	r2, [r0, #24]
 8002060:	2a20      	cmp	r2, #32
 8002062:	d015      	beq.n	8002090 <HAL_UART_IRQHandler+0x148>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800206a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800206c:	695a      	ldr	r2, [r3, #20]
 800206e:	f022 0201 	bic.w	r2, r2, #1
 8002072:	615a      	str	r2, [r3, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002074:	695a      	ldr	r2, [r3, #20]
 8002076:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800207a:	615a      	str	r2, [r3, #20]
          huart->RxState = HAL_UART_STATE_READY;
 800207c:	2220      	movs	r2, #32
 800207e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002082:	6321      	str	r1, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002084:	68da      	ldr	r2, [r3, #12]
 8002086:	f022 0210 	bic.w	r2, r2, #16
 800208a:	60da      	str	r2, [r3, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 800208c:	f7fe fc1e 	bl	80008cc <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002090:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002092:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8002094:	1ac9      	subs	r1, r1, r3
 8002096:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002098:	4620      	mov	r0, r4
 800209a:	f7ff ff07 	bl	8001eac <HAL_UARTEx_RxEventCallback>
 800209e:	e766      	b.n	8001f6e <HAL_UART_IRQHandler+0x26>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80020a0:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 80020a2:	b288      	uxth	r0, r1
      if (  (huart->RxXferCount > 0U)
 80020a4:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 80020a6:	b289      	uxth	r1, r1
 80020a8:	2900      	cmp	r1, #0
 80020aa:	f43f af60 	beq.w	8001f6e <HAL_UART_IRQHandler+0x26>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80020ae:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80020b0:	1a09      	subs	r1, r1, r0
 80020b2:	b289      	uxth	r1, r1
          &&(nb_rx_data > 0U) )
 80020b4:	2900      	cmp	r1, #0
 80020b6:	f43f af5a 	beq.w	8001f6e <HAL_UART_IRQHandler+0x26>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020ba:	68d8      	ldr	r0, [r3, #12]
 80020bc:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 80020c0:	60d8      	str	r0, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020c2:	6958      	ldr	r0, [r3, #20]
 80020c4:	f020 0001 	bic.w	r0, r0, #1
 80020c8:	6158      	str	r0, [r3, #20]
        huart->RxState = HAL_UART_STATE_READY;
 80020ca:	2020      	movs	r0, #32
 80020cc:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020d0:	6322      	str	r2, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020d2:	68da      	ldr	r2, [r3, #12]
 80020d4:	f022 0210 	bic.w	r2, r2, #16
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	e7dd      	b.n	8002098 <HAL_UART_IRQHandler+0x150>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80020dc:	0610      	lsls	r0, r2, #24
 80020de:	d528      	bpl.n	8002132 <HAL_UART_IRQHandler+0x1ea>
 80020e0:	060d      	lsls	r5, r1, #24
 80020e2:	d526      	bpl.n	8002132 <HAL_UART_IRQHandler+0x1ea>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80020e4:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80020e8:	2a21      	cmp	r2, #33	; 0x21
 80020ea:	f47f af40 	bne.w	8001f6e <HAL_UART_IRQHandler+0x26>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020ee:	68a2      	ldr	r2, [r4, #8]
 80020f0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80020f4:	6a22      	ldr	r2, [r4, #32]
 80020f6:	d117      	bne.n	8002128 <HAL_UART_IRQHandler+0x1e0>
 80020f8:	6921      	ldr	r1, [r4, #16]
 80020fa:	b9a9      	cbnz	r1, 8002128 <HAL_UART_IRQHandler+0x1e0>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80020fc:	f832 1b02 	ldrh.w	r1, [r2], #2
 8002100:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002104:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002106:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8002108:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800210a:	3a01      	subs	r2, #1
 800210c:	b292      	uxth	r2, r2
 800210e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002110:	2a00      	cmp	r2, #0
 8002112:	f47f af2c 	bne.w	8001f6e <HAL_UART_IRQHandler+0x26>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002116:	68da      	ldr	r2, [r3, #12]
 8002118:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800211c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800211e:	68da      	ldr	r2, [r3, #12]
 8002120:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	e722      	b.n	8001f6e <HAL_UART_IRQHandler+0x26>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002128:	1c51      	adds	r1, r2, #1
 800212a:	6221      	str	r1, [r4, #32]
 800212c:	7812      	ldrb	r2, [r2, #0]
 800212e:	605a      	str	r2, [r3, #4]
 8002130:	e7ea      	b.n	8002108 <HAL_UART_IRQHandler+0x1c0>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002132:	0650      	lsls	r0, r2, #25
 8002134:	f57f af1b 	bpl.w	8001f6e <HAL_UART_IRQHandler+0x26>
 8002138:	064a      	lsls	r2, r1, #25
 800213a:	f57f af18 	bpl.w	8001f6e <HAL_UART_IRQHandler+0x26>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800213e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002140:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002142:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002146:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002148:	2320      	movs	r3, #32
 800214a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 800214e:	f7ff fea3 	bl	8001e98 <HAL_UART_TxCpltCallback>
 8002152:	e70c      	b.n	8001f6e <HAL_UART_IRQHandler+0x26>
 8002154:	08001e9d 	.word	0x08001e9d

08002158 <UART_Start_Receive_IT>:
  huart->RxXferCount = Size;
 8002158:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->RxXferSize = Size;
 800215a:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->pRxBuffPtr = pData;
 800215c:	6281      	str	r1, [r0, #40]	; 0x28
{
 800215e:	4603      	mov	r3, r0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002160:	2222      	movs	r2, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002162:	2000      	movs	r0, #0
 8002164:	6418      	str	r0, [r3, #64]	; 0x40
  __HAL_UNLOCK(huart);
 8002166:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800216a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68da      	ldr	r2, [r3, #12]
 8002172:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002176:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002178:	695a      	ldr	r2, [r3, #20]
 800217a:	f042 0201 	orr.w	r2, r2, #1
 800217e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002180:	68da      	ldr	r2, [r3, #12]
 8002182:	f042 0220 	orr.w	r2, r2, #32
 8002186:	60da      	str	r2, [r3, #12]
}
 8002188:	4770      	bx	lr

0800218a <HAL_UART_Receive_IT>:
{
 800218a:	b470      	push	{r4, r5, r6}
  if (huart->RxState == HAL_UART_STATE_READY)
 800218c:	f890 603e 	ldrb.w	r6, [r0, #62]	; 0x3e
 8002190:	2e20      	cmp	r6, #32
 8002192:	d110      	bne.n	80021b6 <HAL_UART_Receive_IT+0x2c>
    if ((pData == NULL) || (Size == 0U))
 8002194:	b161      	cbz	r1, 80021b0 <HAL_UART_Receive_IT+0x26>
 8002196:	b15a      	cbz	r2, 80021b0 <HAL_UART_Receive_IT+0x26>
    __HAL_LOCK(huart);
 8002198:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 800219c:	2c01      	cmp	r4, #1
 800219e:	d00a      	beq.n	80021b6 <HAL_UART_Receive_IT+0x2c>
 80021a0:	2401      	movs	r4, #1
 80021a2:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021a6:	2400      	movs	r4, #0
 80021a8:	6304      	str	r4, [r0, #48]	; 0x30
}
 80021aa:	bc70      	pop	{r4, r5, r6}
    return(UART_Start_Receive_IT(huart, pData, Size));
 80021ac:	f7ff bfd4 	b.w	8002158 <UART_Start_Receive_IT>
      return HAL_ERROR;
 80021b0:	2001      	movs	r0, #1
}
 80021b2:	bc70      	pop	{r4, r5, r6}
 80021b4:	4770      	bx	lr
    return HAL_BUSY;
 80021b6:	2002      	movs	r0, #2
 80021b8:	e7fb      	b.n	80021b2 <HAL_UART_Receive_IT+0x28>
	...

080021bc <MX_ADC1_Init>:
#include <adc.h>



void MX_ADC1_Init(void)
{
 80021bc:	b570      	push	{r4, r5, r6, lr}


  ADC_ChannelConfTypeDef sConfig = {0};
 80021be:	2500      	movs	r5, #0
{
 80021c0:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c2:	4629      	mov	r1, r5
 80021c4:	2210      	movs	r2, #16
 80021c6:	a806      	add	r0, sp, #24
  ADC_ChannelConfTypeDef sConfig = {0};
 80021c8:	9503      	str	r5, [sp, #12]
 80021ca:	9504      	str	r5, [sp, #16]
 80021cc:	9505      	str	r5, [sp, #20]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ce:	f001 f9d9 	bl	8003584 <memset>

  __HAL_RCC_ADC1_CLK_ENABLE();
 80021d2:	4b1a      	ldr	r3, [pc, #104]	; (800223c <MX_ADC1_Init+0x80>)
      */


      GPIO_InitStruct.Pin = GPIO_PIN_6;
      GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d4:	a906      	add	r1, sp, #24
  __HAL_RCC_ADC1_CLK_ENABLE();
 80021d6:	699a      	ldr	r2, [r3, #24]
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d8:	4819      	ldr	r0, [pc, #100]	; (8002240 <MX_ADC1_Init+0x84>)
  __HAL_RCC_ADC1_CLK_ENABLE();
 80021da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021de:	619a      	str	r2, [r3, #24]
 80021e0:	699a      	ldr	r2, [r3, #24]
  //    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);




  hadc1.Instance = ADC1;
 80021e2:	4c18      	ldr	r4, [pc, #96]	; (8002244 <MX_ADC1_Init+0x88>)
  __HAL_RCC_ADC1_CLK_ENABLE();
 80021e4:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80021e8:	9201      	str	r2, [sp, #4]
 80021ea:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ec:	699a      	ldr	r2, [r3, #24]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 80021ee:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f0:	f042 0204 	orr.w	r2, r2, #4
 80021f4:	619a      	str	r2, [r3, #24]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	f003 0304 	and.w	r3, r3, #4
 80021fc:	9302      	str	r3, [sp, #8]
 80021fe:	9b02      	ldr	r3, [sp, #8]
      GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002200:	2340      	movs	r3, #64	; 0x40
 8002202:	9306      	str	r3, [sp, #24]
      GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002204:	2303      	movs	r3, #3
 8002206:	9307      	str	r3, [sp, #28]
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002208:	f7fe fbca 	bl	80009a0 <HAL_GPIO_Init>
  hadc1.Instance = ADC1;
 800220c:	4b0e      	ldr	r3, [pc, #56]	; (8002248 <MX_ADC1_Init+0x8c>)
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
  HAL_ADC_Init(&hadc1);
 800220e:	4620      	mov	r0, r4
  hadc1.Instance = ADC1;
 8002210:	6023      	str	r3, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002212:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002216:	60a5      	str	r5, [r4, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002218:	61e3      	str	r3, [r4, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800221a:	7326      	strb	r6, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800221c:	7525      	strb	r5, [r4, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800221e:	6065      	str	r5, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002220:	6126      	str	r6, [r4, #16]
  HAL_ADC_Init(&hadc1);
 8002222:	f7fe f9df 	bl	80005e4 <HAL_ADC_Init>

  sConfig.Channel = ADC_CHANNEL_6;
 8002226:	2306      	movs	r3, #6
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime =  ADC_SAMPLETIME_7CYCLES_5;
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002228:	a903      	add	r1, sp, #12
 800222a:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_6;
 800222c:	9303      	str	r3, [sp, #12]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800222e:	9604      	str	r6, [sp, #16]
  sConfig.SamplingTime =  ADC_SAMPLETIME_7CYCLES_5;
 8002230:	9605      	str	r6, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002232:	f7fe f88f 	bl	8000354 <HAL_ADC_ConfigChannel>





}
 8002236:	b00a      	add	sp, #40	; 0x28
 8002238:	bd70      	pop	{r4, r5, r6, pc}
 800223a:	bf00      	nop
 800223c:	40021000 	.word	0x40021000
 8002240:	40010800 	.word	0x40010800
 8002244:	20000218 	.word	0x20000218
 8002248:	40012400 	.word	0x40012400

0800224c <MX_GPIO_Init>:



void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224c:	2210      	movs	r2, #16
{
 800224e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002252:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002254:	eb0d 0002 	add.w	r0, sp, r2
 8002258:	2100      	movs	r1, #0
 800225a:	f001 f993 	bl	8003584 <memset>

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800225e:	4b5f      	ldr	r3, [pc, #380]	; (80023dc <MX_GPIO_Init+0x190>)




  GPIO_InitStruct.Pin = LD1_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002260:	2501      	movs	r5, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002262:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002264:	2702      	movs	r7, #2
  GPIO_InitStruct.Pin = LD1_PIN;
 8002266:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800226a:	f042 0210 	orr.w	r2, r2, #16
 800226e:	619a      	str	r2, [r3, #24]
 8002270:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(LD1_GPIO_PORT, &GPIO_InitStruct);
 8002272:	4e5b      	ldr	r6, [pc, #364]	; (80023e0 <MX_GPIO_Init+0x194>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002274:	f002 0210 	and.w	r2, r2, #16
 8002278:	9200      	str	r2, [sp, #0]
 800227a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800227c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(LD1_GPIO_PORT, &GPIO_InitStruct);
 800227e:	a904      	add	r1, sp, #16
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002280:	f042 0220 	orr.w	r2, r2, #32
 8002284:	619a      	str	r2, [r3, #24]
 8002286:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(LD1_GPIO_PORT, &GPIO_InitStruct);
 8002288:	4630      	mov	r0, r6
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800228a:	f002 0220 	and.w	r2, r2, #32
 800228e:	9201      	str	r2, [sp, #4]
 8002290:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002292:	699a      	ldr	r2, [r3, #24]
  LD1(0);

  GPIO_InitStruct.Pin = LD2_PIN;
 8002294:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002298:	f042 0204 	orr.w	r2, r2, #4
 800229c:	619a      	str	r2, [r3, #24]
 800229e:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD3_GPIO_PORT, &GPIO_InitStruct);
  LD3(0);


  GPIO_InitStruct.Pin = LD4_PIN;
 80022a0:	f44f 7980 	mov.w	r9, #256	; 0x100
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a4:	f002 0204 	and.w	r2, r2, #4
 80022a8:	9202      	str	r2, [sp, #8]
 80022aa:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ac:	699a      	ldr	r2, [r3, #24]
 80022ae:	f042 0208 	orr.w	r2, r2, #8
 80022b2:	619a      	str	r2, [r3, #24]
 80022b4:	699b      	ldr	r3, [r3, #24]
  GPIO_InitStruct.Pin = LD1_PIN;
 80022b6:	9404      	str	r4, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022b8:	f003 0308 	and.w	r3, r3, #8
 80022bc:	9303      	str	r3, [sp, #12]
 80022be:	9b03      	ldr	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c0:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c2:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LD1_GPIO_PORT, &GPIO_InitStruct);
 80022c4:	f7fe fb6c 	bl	80009a0 <HAL_GPIO_Init>
  LD1(0);
 80022c8:	4621      	mov	r1, r4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2400      	movs	r4, #0
  LD1(0);
 80022cc:	462a      	mov	r2, r5
 80022ce:	4630      	mov	r0, r6
 80022d0:	f7fe fc4e 	bl	8000b70 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(LD2_GPIO_PORT, &GPIO_InitStruct);
 80022d4:	a904      	add	r1, sp, #16
 80022d6:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = LD2_PIN;
 80022d8:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022dc:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e0:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LD2_GPIO_PORT, &GPIO_InitStruct);
 80022e2:	f7fe fb5d 	bl	80009a0 <HAL_GPIO_Init>
  LD2(0);
 80022e6:	4641      	mov	r1, r8
  GPIO_InitStruct.Pin = LD3_PIN;
 80022e8:	f44f 4800 	mov.w	r8, #32768	; 0x8000
  LD2(0);
 80022ec:	462a      	mov	r2, r5
 80022ee:	4630      	mov	r0, r6
 80022f0:	f7fe fc3e 	bl	8000b70 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(LD3_GPIO_PORT, &GPIO_InitStruct);
 80022f4:	a904      	add	r1, sp, #16
 80022f6:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = LD3_PIN;
 80022f8:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022fc:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fe:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002300:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LD3_GPIO_PORT, &GPIO_InitStruct);
 8002302:	f7fe fb4d 	bl	80009a0 <HAL_GPIO_Init>
  LD3(0);
 8002306:	4641      	mov	r1, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD4_GPIO_PORT, &GPIO_InitStruct);
 8002308:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800230c:	f508 4808 	add.w	r8, r8, #34816	; 0x8800
  LD3(0);
 8002310:	462a      	mov	r2, r5
 8002312:	4630      	mov	r0, r6
 8002314:	f7fe fc2c 	bl	8000b70 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(LD4_GPIO_PORT, &GPIO_InitStruct);
 8002318:	a904      	add	r1, sp, #16
 800231a:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = LD4_PIN;
 800231c:	f8cd 9010 	str.w	r9, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002320:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002324:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LD4_GPIO_PORT, &GPIO_InitStruct);
 8002326:	f7fe fb3b 	bl	80009a0 <HAL_GPIO_Init>
  LD4(0);
 800232a:	462a      	mov	r2, r5
 800232c:	4649      	mov	r1, r9
 800232e:	4640      	mov	r0, r8
 8002330:	f7fe fc1e 	bl	8000b70 <HAL_GPIO_WritePin>


  /* IN0, IN1 , IN2 , IN3 */


  GPIO_InitStruct.Pin = IN0_PIN|IN1_PIN|IN2_PIN|IN3_PIN;
 8002334:	2333      	movs	r3, #51	; 0x33
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002336:	a904      	add	r1, sp, #16
 8002338:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = IN0_PIN|IN1_PIN|IN2_PIN|IN3_PIN;
 800233a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800233c:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233e:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002340:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002342:	f7fe fb2d 	bl	80009a0 <HAL_GPIO_Init>


  /* IN4 ,  IN5 , IN6 , IN7  */


  GPIO_InitStruct.Pin =  IN4_PIN|IN5_PIN|IN6_PIN|IN7_PIN;
 8002346:	23f0      	movs	r3, #240	; 0xf0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002348:	a904      	add	r1, sp, #16
 800234a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin =  IN4_PIN|IN5_PIN|IN6_PIN|IN7_PIN;
 800234c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800234e:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002350:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002352:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002354:	f7fe fb24 	bl	80009a0 <HAL_GPIO_Init>
  HAL_GPIO_Init(SW4_GPIO_PORT, &GPIO_InitStruct);
  */



  GPIO_InitStruct.Pin = SW1_PIN;
 8002358:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(SW1_GPIO_PORT, &GPIO_InitStruct);
 800235a:	a904      	add	r1, sp, #16
 800235c:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = SW1_PIN;
 800235e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002360:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002362:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(SW1_GPIO_PORT, &GPIO_InitStruct);
 8002364:	f7fe fb1c 	bl	80009a0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SW2_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(SW2_GPIO_PORT, &GPIO_InitStruct);
 8002368:	a904      	add	r1, sp, #16
 800236a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = SW2_PIN;
 800236c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800236e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002370:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(SW2_GPIO_PORT, &GPIO_InitStruct);
 8002372:	f7fe fb15 	bl	80009a0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SW3_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(SW3_GPIO_PORT, &GPIO_InitStruct);
 8002376:	a904      	add	r1, sp, #16
 8002378:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = SW3_PIN;
 800237a:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800237c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800237e:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(SW3_GPIO_PORT, &GPIO_InitStruct);
 8002380:	f7fe fb0e 	bl	80009a0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SW4_PIN;
 8002384:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(SW4_GPIO_PORT, &GPIO_InitStruct);
 8002388:	a904      	add	r1, sp, #16
 800238a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = SW4_PIN;
 800238c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800238e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002390:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(SW4_GPIO_PORT, &GPIO_InitStruct);
 8002392:	f7fe fb05 	bl	80009a0 <HAL_GPIO_Init>



  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002396:	4622      	mov	r2, r4
 8002398:	4621      	mov	r1, r4
 800239a:	2028      	movs	r0, #40	; 0x28
 800239c:	f7fe fa3e 	bl	800081c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80023a0:	2028      	movs	r0, #40	; 0x28
 80023a2:	f7fe fa6f 	bl	8000884 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80023a6:	4622      	mov	r2, r4
 80023a8:	4621      	mov	r1, r4
 80023aa:	2006      	movs	r0, #6
 80023ac:	f7fe fa36 	bl	800081c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80023b0:	2006      	movs	r0, #6
 80023b2:	f7fe fa67 	bl	8000884 <HAL_NVIC_EnableIRQ>


  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80023b6:	4622      	mov	r2, r4
 80023b8:	4621      	mov	r1, r4
 80023ba:	2007      	movs	r0, #7
 80023bc:	f7fe fa2e 	bl	800081c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80023c0:	2007      	movs	r0, #7
 80023c2:	f7fe fa5f 	bl	8000884 <HAL_NVIC_EnableIRQ>


  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80023c6:	4622      	mov	r2, r4
 80023c8:	4621      	mov	r1, r4
 80023ca:	2017      	movs	r0, #23
 80023cc:	f7fe fa26 	bl	800081c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80023d0:	2017      	movs	r0, #23
 80023d2:	f7fe fa57 	bl	8000884 <HAL_NVIC_EnableIRQ>





}
 80023d6:	b009      	add	sp, #36	; 0x24
 80023d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80023dc:	40021000 	.word	0x40021000
 80023e0:	40010c00 	.word	0x40010c00

080023e4 <Motor_Power.part.0>:

	}
	 */

}
void Motor_Power ( uint8_t state)
 80023e4:	b510      	push	{r4, lr}
			case OFF :
			{


				//	HAL_TIM_Base_Stop(&htim2);
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80023e6:	4c0a      	ldr	r4, [pc, #40]	; (8002410 <Motor_Power.part.0+0x2c>)
 80023e8:	2100      	movs	r1, #0
 80023ea:	4620      	mov	r0, r4
 80023ec:	f7ff fb1e 	bl	8001a2c <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 80023f0:	2104      	movs	r1, #4
 80023f2:	4620      	mov	r0, r4
 80023f4:	f7ff fb1a 	bl	8001a2c <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80023f8:	2108      	movs	r1, #8
 80023fa:	4620      	mov	r0, r4
 80023fc:	f7ff fb16 	bl	8001a2c <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8002400:	210c      	movs	r1, #12
 8002402:	4620      	mov	r0, r4
 8002404:	f7ff fb12 	bl	8001a2c <HAL_TIM_PWM_Stop>
		        Motor_Power_Flag = OFF;
 8002408:	2200      	movs	r2, #0
 800240a:	4b02      	ldr	r3, [pc, #8]	; (8002414 <Motor_Power.part.0+0x30>)
 800240c:	701a      	strb	r2, [r3, #0]
 800240e:	bd10      	pop	{r4, pc}
 8002410:	20000a44 	.word	0x20000a44
 8002414:	200001fc 	.word	0x200001fc

08002418 <__io_putchar>:
{
 8002418:	b507      	push	{r0, r1, r2, lr}
	if(serial_flag == ON)
 800241a:	4b07      	ldr	r3, [pc, #28]	; (8002438 <__io_putchar+0x20>)
{
 800241c:	9001      	str	r0, [sp, #4]
	if(serial_flag == ON)
 800241e:	781a      	ldrb	r2, [r3, #0]
 8002420:	2a01      	cmp	r2, #1
 8002422:	d106      	bne.n	8002432 <__io_putchar+0x1a>
		HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002424:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002428:	a901      	add	r1, sp, #4
 800242a:	4804      	ldr	r0, [pc, #16]	; (800243c <__io_putchar+0x24>)
 800242c:	f7ff fcda 	bl	8001de4 <HAL_UART_Transmit>
		return ch;
 8002430:	9801      	ldr	r0, [sp, #4]
}
 8002432:	b003      	add	sp, #12
 8002434:	f85d fb04 	ldr.w	pc, [sp], #4
 8002438:	20000205 	.word	0x20000205
 800243c:	200009fc 	.word	0x200009fc

08002440 <HAL_GPIO_EXTI_Callback>:
{
 8002440:	4770      	bx	lr
	...

08002444 <Motor_Power>:
{
 8002444:	b510      	push	{r4, lr}
	switch(state)
 8002446:	4604      	mov	r4, r0
 8002448:	b1a0      	cbz	r0, 8002474 <Motor_Power+0x30>
 800244a:	2801      	cmp	r0, #1
 800244c:	d116      	bne.n	800247c <Motor_Power+0x38>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800244e:	2100      	movs	r1, #0
 8002450:	480b      	ldr	r0, [pc, #44]	; (8002480 <Motor_Power+0x3c>)
 8002452:	f7ff fa9d 	bl	8001990 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002456:	2104      	movs	r1, #4
 8002458:	4809      	ldr	r0, [pc, #36]	; (8002480 <Motor_Power+0x3c>)
 800245a:	f7ff fa99 	bl	8001990 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800245e:	2108      	movs	r1, #8
 8002460:	4807      	ldr	r0, [pc, #28]	; (8002480 <Motor_Power+0x3c>)
 8002462:	f7ff fa95 	bl	8001990 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002466:	210c      	movs	r1, #12
 8002468:	4805      	ldr	r0, [pc, #20]	; (8002480 <Motor_Power+0x3c>)
 800246a:	f7ff fa91 	bl	8001990 <HAL_TIM_PWM_Start>
				Motor_Power_Flag = ON;
 800246e:	4b05      	ldr	r3, [pc, #20]	; (8002484 <Motor_Power+0x40>)
 8002470:	701c      	strb	r4, [r3, #0]
				break;
 8002472:	bd10      	pop	{r4, pc}
			    break;

			}
	}

}
 8002474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002478:	f7ff bfb4 	b.w	80023e4 <Motor_Power.part.0>
 800247c:	bd10      	pop	{r4, pc}
 800247e:	bf00      	nop
 8002480:	20000a44 	.word	0x20000a44
 8002484:	200001fc 	.word	0x200001fc

08002488 <Motor_Dir>:
void Motor_Dir(uint8_t dir)
{

	switch(dir)
 8002488:	3801      	subs	r0, #1
{
 800248a:	b508      	push	{r3, lr}
	switch(dir)
 800248c:	2806      	cmp	r0, #6
 800248e:	f200 80d7 	bhi.w	8002640 <Motor_Dir+0x1b8>
 8002492:	e8df f000 	tbb	[pc, r0]
 8002496:	2e04      	.short	0x2e04
 8002498:	9f846e49 	.word	0x9f846e49
 800249c:	bf          	.byte	0xbf
 800249d:	00          	.byte	0x00
	{
			case 1 : // forward
			{

				IN0(0); IN1(1);  IN6(0); IN7(1);
 800249e:	2200      	movs	r2, #0
 80024a0:	2101      	movs	r1, #1
 80024a2:	4868      	ldr	r0, [pc, #416]	; (8002644 <Motor_Dir+0x1bc>)
 80024a4:	f7fe fb64 	bl	8000b70 <HAL_GPIO_WritePin>
 80024a8:	2201      	movs	r2, #1
 80024aa:	2102      	movs	r1, #2
 80024ac:	4865      	ldr	r0, [pc, #404]	; (8002644 <Motor_Dir+0x1bc>)
 80024ae:	f7fe fb5f 	bl	8000b70 <HAL_GPIO_WritePin>
 80024b2:	2200      	movs	r2, #0
 80024b4:	2110      	movs	r1, #16
 80024b6:	4864      	ldr	r0, [pc, #400]	; (8002648 <Motor_Dir+0x1c0>)
 80024b8:	f7fe fb5a 	bl	8000b70 <HAL_GPIO_WritePin>
 80024bc:	2201      	movs	r2, #1
 80024be:	2120      	movs	r1, #32
 80024c0:	4861      	ldr	r0, [pc, #388]	; (8002648 <Motor_Dir+0x1c0>)
 80024c2:	f7fe fb55 	bl	8000b70 <HAL_GPIO_WritePin>
				IN2(0); IN3(1);  IN4(0); IN5(1);
 80024c6:	2200      	movs	r2, #0
 80024c8:	2120      	movs	r1, #32
 80024ca:	485e      	ldr	r0, [pc, #376]	; (8002644 <Motor_Dir+0x1bc>)
 80024cc:	f7fe fb50 	bl	8000b70 <HAL_GPIO_WritePin>
 80024d0:	2201      	movs	r2, #1
			}
			case 2 :
			{

				IN0(0); IN1(0);  IN6(0); IN7(1);
				IN2(0); IN3(0);  IN4(0); IN5(1);
 80024d2:	2110      	movs	r1, #16
 80024d4:	485b      	ldr	r0, [pc, #364]	; (8002644 <Motor_Dir+0x1bc>)
 80024d6:	f7fe fb4b 	bl	8000b70 <HAL_GPIO_WritePin>
 80024da:	2200      	movs	r2, #0
 80024dc:	2180      	movs	r1, #128	; 0x80
 80024de:	485a      	ldr	r0, [pc, #360]	; (8002648 <Motor_Dir+0x1c0>)
 80024e0:	f7fe fb46 	bl	8000b70 <HAL_GPIO_WritePin>
 80024e4:	2201      	movs	r2, #1
			}
	}



}
 80024e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				IN2(0); IN3(0);  IN4(0); IN5(0);
 80024ea:	2140      	movs	r1, #64	; 0x40
 80024ec:	4856      	ldr	r0, [pc, #344]	; (8002648 <Motor_Dir+0x1c0>)
 80024ee:	f7fe bb3f 	b.w	8000b70 <HAL_GPIO_WritePin>
				IN0(0); IN1(0);  IN6(0); IN7(1);
 80024f2:	2200      	movs	r2, #0
 80024f4:	2101      	movs	r1, #1
 80024f6:	4853      	ldr	r0, [pc, #332]	; (8002644 <Motor_Dir+0x1bc>)
 80024f8:	f7fe fb3a 	bl	8000b70 <HAL_GPIO_WritePin>
 80024fc:	2200      	movs	r2, #0
 80024fe:	2102      	movs	r1, #2
 8002500:	4850      	ldr	r0, [pc, #320]	; (8002644 <Motor_Dir+0x1bc>)
 8002502:	f7fe fb35 	bl	8000b70 <HAL_GPIO_WritePin>
 8002506:	2200      	movs	r2, #0
 8002508:	2110      	movs	r1, #16
 800250a:	484f      	ldr	r0, [pc, #316]	; (8002648 <Motor_Dir+0x1c0>)
 800250c:	f7fe fb30 	bl	8000b70 <HAL_GPIO_WritePin>
 8002510:	2201      	movs	r2, #1
 8002512:	2120      	movs	r1, #32
 8002514:	484c      	ldr	r0, [pc, #304]	; (8002648 <Motor_Dir+0x1c0>)
 8002516:	f7fe fb2b 	bl	8000b70 <HAL_GPIO_WritePin>
				IN2(0); IN3(0);  IN4(0); IN5(1);
 800251a:	2200      	movs	r2, #0
 800251c:	2120      	movs	r1, #32
 800251e:	4849      	ldr	r0, [pc, #292]	; (8002644 <Motor_Dir+0x1bc>)
 8002520:	f7fe fb26 	bl	8000b70 <HAL_GPIO_WritePin>
 8002524:	2200      	movs	r2, #0
 8002526:	e7d4      	b.n	80024d2 <Motor_Dir+0x4a>
				IN0(0); IN1(0);  IN6(1); IN7(0);
 8002528:	2200      	movs	r2, #0
 800252a:	2101      	movs	r1, #1
 800252c:	4845      	ldr	r0, [pc, #276]	; (8002644 <Motor_Dir+0x1bc>)
 800252e:	f7fe fb1f 	bl	8000b70 <HAL_GPIO_WritePin>
 8002532:	2200      	movs	r2, #0
 8002534:	2102      	movs	r1, #2
 8002536:	4843      	ldr	r0, [pc, #268]	; (8002644 <Motor_Dir+0x1bc>)
 8002538:	f7fe fb1a 	bl	8000b70 <HAL_GPIO_WritePin>
 800253c:	2201      	movs	r2, #1
 800253e:	2110      	movs	r1, #16
 8002540:	4841      	ldr	r0, [pc, #260]	; (8002648 <Motor_Dir+0x1c0>)
 8002542:	f7fe fb15 	bl	8000b70 <HAL_GPIO_WritePin>
 8002546:	2200      	movs	r2, #0
 8002548:	2120      	movs	r1, #32
 800254a:	483f      	ldr	r0, [pc, #252]	; (8002648 <Motor_Dir+0x1c0>)
 800254c:	f7fe fb10 	bl	8000b70 <HAL_GPIO_WritePin>
				IN2(0); IN3(0);  IN4(1); IN5(0);
 8002550:	2200      	movs	r2, #0
				IN2(1); IN3(0);  IN4(1); IN5(0);
 8002552:	2120      	movs	r1, #32
 8002554:	483b      	ldr	r0, [pc, #236]	; (8002644 <Motor_Dir+0x1bc>)
 8002556:	f7fe fb0b 	bl	8000b70 <HAL_GPIO_WritePin>
 800255a:	2200      	movs	r2, #0
 800255c:	2110      	movs	r1, #16
 800255e:	4839      	ldr	r0, [pc, #228]	; (8002644 <Motor_Dir+0x1bc>)
 8002560:	f7fe fb06 	bl	8000b70 <HAL_GPIO_WritePin>
 8002564:	2201      	movs	r2, #1
				IN2(0); IN3(0);  IN4(0); IN5(0);
 8002566:	2180      	movs	r1, #128	; 0x80
 8002568:	4837      	ldr	r0, [pc, #220]	; (8002648 <Motor_Dir+0x1c0>)
 800256a:	f7fe fb01 	bl	8000b70 <HAL_GPIO_WritePin>
 800256e:	2200      	movs	r2, #0
 8002570:	e7b9      	b.n	80024e6 <Motor_Dir+0x5e>
				IN0(1); IN1(0);  IN6(1); IN7(0);
 8002572:	2201      	movs	r2, #1
 8002574:	4833      	ldr	r0, [pc, #204]	; (8002644 <Motor_Dir+0x1bc>)
 8002576:	4611      	mov	r1, r2
 8002578:	f7fe fafa 	bl	8000b70 <HAL_GPIO_WritePin>
 800257c:	2200      	movs	r2, #0
 800257e:	2102      	movs	r1, #2
 8002580:	4830      	ldr	r0, [pc, #192]	; (8002644 <Motor_Dir+0x1bc>)
 8002582:	f7fe faf5 	bl	8000b70 <HAL_GPIO_WritePin>
 8002586:	2201      	movs	r2, #1
 8002588:	2110      	movs	r1, #16
 800258a:	482f      	ldr	r0, [pc, #188]	; (8002648 <Motor_Dir+0x1c0>)
 800258c:	f7fe faf0 	bl	8000b70 <HAL_GPIO_WritePin>
 8002590:	2200      	movs	r2, #0
 8002592:	2120      	movs	r1, #32
 8002594:	482c      	ldr	r0, [pc, #176]	; (8002648 <Motor_Dir+0x1c0>)
 8002596:	f7fe faeb 	bl	8000b70 <HAL_GPIO_WritePin>
				IN2(1); IN3(0);  IN4(1); IN5(0);
 800259a:	2201      	movs	r2, #1
 800259c:	e7d9      	b.n	8002552 <Motor_Dir+0xca>
				IN0(1); IN1(0);  IN6(0); IN7(0);
 800259e:	2201      	movs	r2, #1
 80025a0:	4828      	ldr	r0, [pc, #160]	; (8002644 <Motor_Dir+0x1bc>)
 80025a2:	4611      	mov	r1, r2
 80025a4:	f7fe fae4 	bl	8000b70 <HAL_GPIO_WritePin>
 80025a8:	2200      	movs	r2, #0
 80025aa:	2102      	movs	r1, #2
 80025ac:	4825      	ldr	r0, [pc, #148]	; (8002644 <Motor_Dir+0x1bc>)
 80025ae:	f7fe fadf 	bl	8000b70 <HAL_GPIO_WritePin>
 80025b2:	2200      	movs	r2, #0
 80025b4:	2110      	movs	r1, #16
 80025b6:	4824      	ldr	r0, [pc, #144]	; (8002648 <Motor_Dir+0x1c0>)
 80025b8:	f7fe fada 	bl	8000b70 <HAL_GPIO_WritePin>
 80025bc:	2200      	movs	r2, #0
 80025be:	2120      	movs	r1, #32
 80025c0:	4821      	ldr	r0, [pc, #132]	; (8002648 <Motor_Dir+0x1c0>)
 80025c2:	f7fe fad5 	bl	8000b70 <HAL_GPIO_WritePin>
				IN2(1); IN3(0);  IN4(0); IN5(0);
 80025c6:	2201      	movs	r2, #1
				IN2(0); IN3(0);  IN4(0); IN5(0);
 80025c8:	2120      	movs	r1, #32
 80025ca:	481e      	ldr	r0, [pc, #120]	; (8002644 <Motor_Dir+0x1bc>)
 80025cc:	f7fe fad0 	bl	8000b70 <HAL_GPIO_WritePin>
 80025d0:	2200      	movs	r2, #0
 80025d2:	e019      	b.n	8002608 <Motor_Dir+0x180>
				IN0(0); IN1(1);  IN6(0); IN7(0);
 80025d4:	2200      	movs	r2, #0
 80025d6:	2101      	movs	r1, #1
 80025d8:	481a      	ldr	r0, [pc, #104]	; (8002644 <Motor_Dir+0x1bc>)
 80025da:	f7fe fac9 	bl	8000b70 <HAL_GPIO_WritePin>
 80025de:	2201      	movs	r2, #1
 80025e0:	2102      	movs	r1, #2
 80025e2:	4818      	ldr	r0, [pc, #96]	; (8002644 <Motor_Dir+0x1bc>)
 80025e4:	f7fe fac4 	bl	8000b70 <HAL_GPIO_WritePin>
 80025e8:	2200      	movs	r2, #0
 80025ea:	2110      	movs	r1, #16
 80025ec:	4816      	ldr	r0, [pc, #88]	; (8002648 <Motor_Dir+0x1c0>)
 80025ee:	f7fe fabf 	bl	8000b70 <HAL_GPIO_WritePin>
 80025f2:	2200      	movs	r2, #0
 80025f4:	2120      	movs	r1, #32
 80025f6:	4814      	ldr	r0, [pc, #80]	; (8002648 <Motor_Dir+0x1c0>)
 80025f8:	f7fe faba 	bl	8000b70 <HAL_GPIO_WritePin>
				IN2(0); IN3(1);  IN4(0); IN5(0);
 80025fc:	2200      	movs	r2, #0
 80025fe:	2120      	movs	r1, #32
 8002600:	4810      	ldr	r0, [pc, #64]	; (8002644 <Motor_Dir+0x1bc>)
 8002602:	f7fe fab5 	bl	8000b70 <HAL_GPIO_WritePin>
 8002606:	2201      	movs	r2, #1
				IN2(0); IN3(0);  IN4(0); IN5(0);
 8002608:	2110      	movs	r1, #16
 800260a:	480e      	ldr	r0, [pc, #56]	; (8002644 <Motor_Dir+0x1bc>)
 800260c:	f7fe fab0 	bl	8000b70 <HAL_GPIO_WritePin>
 8002610:	2200      	movs	r2, #0
 8002612:	e7a8      	b.n	8002566 <Motor_Dir+0xde>
				IN0(0); IN1(0);  IN6(0); IN7(0);
 8002614:	2200      	movs	r2, #0
 8002616:	2101      	movs	r1, #1
 8002618:	480a      	ldr	r0, [pc, #40]	; (8002644 <Motor_Dir+0x1bc>)
 800261a:	f7fe faa9 	bl	8000b70 <HAL_GPIO_WritePin>
 800261e:	2200      	movs	r2, #0
 8002620:	2102      	movs	r1, #2
 8002622:	4808      	ldr	r0, [pc, #32]	; (8002644 <Motor_Dir+0x1bc>)
 8002624:	f7fe faa4 	bl	8000b70 <HAL_GPIO_WritePin>
 8002628:	2200      	movs	r2, #0
 800262a:	2110      	movs	r1, #16
 800262c:	4806      	ldr	r0, [pc, #24]	; (8002648 <Motor_Dir+0x1c0>)
 800262e:	f7fe fa9f 	bl	8000b70 <HAL_GPIO_WritePin>
 8002632:	2200      	movs	r2, #0
 8002634:	2120      	movs	r1, #32
 8002636:	4804      	ldr	r0, [pc, #16]	; (8002648 <Motor_Dir+0x1c0>)
 8002638:	f7fe fa9a 	bl	8000b70 <HAL_GPIO_WritePin>
				IN2(0); IN3(0);  IN4(0); IN5(0);
 800263c:	2200      	movs	r2, #0
 800263e:	e7c3      	b.n	80025c8 <Motor_Dir+0x140>
 8002640:	bd08      	pop	{r3, pc}
 8002642:	bf00      	nop
 8002644:	40010800 	.word	0x40010800
 8002648:	40010c00 	.word	0x40010c00

0800264c <main>:
{
 800264c:	b508      	push	{r3, lr}
	HAL_Init();
 800264e:	f7fd fdab 	bl	80001a8 <HAL_Init>
	SystemClock_Config();
 8002652:	f000 fd0f 	bl	8003074 <SystemClock_Config>
	MX_GPIO_Init();
 8002656:	f7ff fdf9 	bl	800224c <MX_GPIO_Init>
	MX_TIM2_Init( 100  , 1000 , 0 ); // freq = 72*10^6 / 100 * 1000 = 720Hz
 800265a:	2200      	movs	r2, #0
 800265c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002660:	2064      	movs	r0, #100	; 0x64
 8002662:	f000 fd41 	bl	80030e8 <MX_TIM2_Init>
	MX_TIM4_Init(7200,500,1000);
 8002666:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800266a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800266e:	f44f 50e1 	mov.w	r0, #7200	; 0x1c20
 8002672:	f000 fddd 	bl	8003230 <MX_TIM4_Init>
	MX_ADC1_Init();
 8002676:	f7ff fda1 	bl	80021bc <MX_ADC1_Init>
	HAL_TIM_Base_Start(&htim4);
 800267a:	4813      	ldr	r0, [pc, #76]	; (80026c8 <main+0x7c>)
 800267c:	f7fe fe8c 	bl	8001398 <HAL_TIM_Base_Start>
	HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);
 8002680:	2100      	movs	r1, #0
 8002682:	4811      	ldr	r0, [pc, #68]	; (80026c8 <main+0x7c>)
 8002684:	f7ff fa74 	bl	8001b70 <HAL_TIM_OC_Start_IT>
	HAL_ADC_Start(&hadc1);
 8002688:	4810      	ldr	r0, [pc, #64]	; (80026cc <main+0x80>)
 800268a:	f7fd ff23 	bl	80004d4 <HAL_ADC_Start>
	HAL_ADCEx_Calibration_Start(&hadc1);
 800268e:	480f      	ldr	r0, [pc, #60]	; (80026cc <main+0x80>)
 8002690:	f7fe f842 	bl	8000718 <HAL_ADCEx_Calibration_Start>
	MX_USART1_UART_Init(38400);      /* UART1 : USB TO TTL */
 8002694:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 8002698:	f000 fe7c 	bl	8003394 <MX_USART1_UART_Init>
	MX_USART3_UART_Init(38400);      /* UART3 : BLUETOOTH  */
 800269c:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 80026a0:	f000 feca 	bl	8003438 <MX_USART3_UART_Init>
	HAL_UART_Receive_IT(&huart1,(uint8_t*)&uart1.rxdata, 1);
 80026a4:	2201      	movs	r2, #1
 80026a6:	490a      	ldr	r1, [pc, #40]	; (80026d0 <main+0x84>)
 80026a8:	480a      	ldr	r0, [pc, #40]	; (80026d4 <main+0x88>)
 80026aa:	f7ff fd6e 	bl	800218a <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3,(uint8_t*)&uart3.rxdata, 1);
 80026ae:	2201      	movs	r2, #1
 80026b0:	4909      	ldr	r1, [pc, #36]	; (80026d8 <main+0x8c>)
 80026b2:	480a      	ldr	r0, [pc, #40]	; (80026dc <main+0x90>)
 80026b4:	f7ff fd69 	bl	800218a <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start(&htim2);
 80026b8:	4809      	ldr	r0, [pc, #36]	; (80026e0 <main+0x94>)
 80026ba:	f7fe fe6d 	bl	8001398 <HAL_TIM_Base_Start>
	Motor_Dir(1);
 80026be:	2001      	movs	r0, #1
 80026c0:	f7ff fee2 	bl	8002488 <Motor_Dir>
 80026c4:	e7fe      	b.n	80026c4 <main+0x78>
 80026c6:	bf00      	nop
 80026c8:	20000250 	.word	0x20000250
 80026cc:	20000218 	.word	0x20000218
 80026d0:	200002de 	.word	0x200002de
 80026d4:	200009fc 	.word	0x200009fc
 80026d8:	200004f9 	.word	0x200004f9
 80026dc:	20000298 	.word	0x20000298
 80026e0:	20000a44 	.word	0x20000a44

080026e4 <HAL_UART_RxCpltCallback>:
{
 80026e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( UART == USART1 )
 80026e6:	4ab1      	ldr	r2, [pc, #708]	; (80029ac <HAL_UART_RxCpltCallback+0x2c8>)
	USART_TypeDef *UART = huart->Instance;
 80026e8:	6803      	ldr	r3, [r0, #0]
	if( UART == USART1 )
 80026ea:	4293      	cmp	r3, r2
 80026ec:	f040 80b3 	bne.w	8002856 <HAL_UART_RxCpltCallback+0x172>
		HAL_UART_Receive_IT(&huart1,(uint8_t*)&uart1.rxdata, 1);
 80026f0:	4caf      	ldr	r4, [pc, #700]	; (80029b0 <HAL_UART_RxCpltCallback+0x2cc>)
 80026f2:	2201      	movs	r2, #1
		uart1.rxbuf[uart1.rxcnt]  = uart1.rxdata;
 80026f4:	4625      	mov	r5, r4
		HAL_UART_Receive_IT(&huart1,(uint8_t*)&uart1.rxdata, 1);
 80026f6:	4621      	mov	r1, r4
 80026f8:	48ae      	ldr	r0, [pc, #696]	; (80029b4 <HAL_UART_RxCpltCallback+0x2d0>)
 80026fa:	f7ff fd46 	bl	800218a <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart1,(uint8_t*)&uart1.rxdata, 1,0xffff);
 80026fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002702:	2201      	movs	r2, #1
 8002704:	4621      	mov	r1, r4
 8002706:	48ab      	ldr	r0, [pc, #684]	; (80029b4 <HAL_UART_RxCpltCallback+0x2d0>)
 8002708:	f7ff fb6c 	bl	8001de4 <HAL_UART_Transmit>
		uart1.rxbuf[uart1.rxcnt]  = uart1.rxdata;
 800270c:	f815 3902 	ldrb.w	r3, [r5], #-2
 8002710:	f814 2c02 	ldrb.w	r2, [r4, #-2]
		if(uart1.rxdata == '\n') //  .
 8002714:	2b0a      	cmp	r3, #10
		uart1.rxbuf[uart1.rxcnt]  = uart1.rxdata;
 8002716:	eb05 0102 	add.w	r1, r5, r2
		uart1.rxcnt++;
 800271a:	f102 0001 	add.w	r0, r2, #1
		uart1.rxbuf[uart1.rxcnt]  = uart1.rxdata;
 800271e:	70cb      	strb	r3, [r1, #3]
		uart1.rxcnt++;
 8002720:	f804 0c02 	strb.w	r0, [r4, #-2]
 8002724:	462e      	mov	r6, r5
		if(uart1.rxdata == '\n') //  .
 8002726:	d176      	bne.n	8002816 <HAL_UART_RxCpltCallback+0x132>
			uart1.rxdata = '\0';
 8002728:	2300      	movs	r3, #0
			printf("Slave : %s\n",uart1.rxbuf);
 800272a:	48a3      	ldr	r0, [pc, #652]	; (80029b8 <HAL_UART_RxCpltCallback+0x2d4>)
			uart1.rxbuf[uart1.rxcnt] = '\0';
 800272c:	70cb      	strb	r3, [r1, #3]
			printf("Slave : %s\n",uart1.rxbuf);
 800272e:	1c61      	adds	r1, r4, #1
			uart1.rxdata = '\0';
 8002730:	70ab      	strb	r3, [r5, #2]
			uart1.rxcnt--;
 8002732:	f804 2c02 	strb.w	r2, [r4, #-2]
			printf("Slave : %s\n",uart1.rxbuf);
 8002736:	f000 ff2d 	bl	8003594 <iprintf>
			if(strcmp(uart1.rxbuf,"ld1") == 0)
 800273a:	49a0      	ldr	r1, [pc, #640]	; (80029bc <HAL_UART_RxCpltCallback+0x2d8>)
 800273c:	1ce8      	adds	r0, r5, #3
 800273e:	f7fd fd05 	bl	800014c <strcmp>
 8002742:	b958      	cbnz	r0, 800275c <HAL_UART_RxCpltCallback+0x78>
				printf("Toggle LD1\n");
 8002744:	489e      	ldr	r0, [pc, #632]	; (80029c0 <HAL_UART_RxCpltCallback+0x2dc>)
 8002746:	f000 ff99 	bl	800367c <puts>
				HAL_GPIO_TogglePin(LD1_GPIO_PORT,LD1_PIN);
 800274a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
				HAL_GPIO_TogglePin(LD2_GPIO_PORT,LD2_PIN);
 800274e:	489d      	ldr	r0, [pc, #628]	; (80029c4 <HAL_UART_RxCpltCallback+0x2e0>)
 8002750:	f7fe fa13 	bl	8000b7a <HAL_GPIO_TogglePin>
	*s = '\0';
 8002754:	2300      	movs	r3, #0
 8002756:	70f3      	strb	r3, [r6, #3]
			uart3.rxcnt = 0;
 8002758:	7033      	strb	r3, [r6, #0]
 800275a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			else if(strcmp(uart1.rxbuf,"ld2") == 0)
 800275c:	499a      	ldr	r1, [pc, #616]	; (80029c8 <HAL_UART_RxCpltCallback+0x2e4>)
 800275e:	1c60      	adds	r0, r4, #1
 8002760:	f7fd fcf4 	bl	800014c <strcmp>
 8002764:	b928      	cbnz	r0, 8002772 <HAL_UART_RxCpltCallback+0x8e>
				printf("Toggle LD2\n");
 8002766:	4899      	ldr	r0, [pc, #612]	; (80029cc <HAL_UART_RxCpltCallback+0x2e8>)
 8002768:	f000 ff88 	bl	800367c <puts>
				HAL_GPIO_TogglePin(LD2_GPIO_PORT,LD2_PIN);
 800276c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002770:	e7ed      	b.n	800274e <HAL_UART_RxCpltCallback+0x6a>
			else if(strcmp(uart1.rxbuf,"ld3") == 0)
 8002772:	4997      	ldr	r1, [pc, #604]	; (80029d0 <HAL_UART_RxCpltCallback+0x2ec>)
 8002774:	1c60      	adds	r0, r4, #1
 8002776:	f7fd fce9 	bl	800014c <strcmp>
 800277a:	b928      	cbnz	r0, 8002788 <HAL_UART_RxCpltCallback+0xa4>
				printf("Toggle LD3\n");
 800277c:	4895      	ldr	r0, [pc, #596]	; (80029d4 <HAL_UART_RxCpltCallback+0x2f0>)
 800277e:	f000 ff7d 	bl	800367c <puts>
				HAL_GPIO_TogglePin(LD3_GPIO_PORT,LD3_PIN);
 8002782:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002786:	e7e2      	b.n	800274e <HAL_UART_RxCpltCallback+0x6a>
			else if(strcmp(uart1.rxbuf,"ld4") == 0)
 8002788:	4993      	ldr	r1, [pc, #588]	; (80029d8 <HAL_UART_RxCpltCallback+0x2f4>)
 800278a:	1c60      	adds	r0, r4, #1
 800278c:	f7fd fcde 	bl	800014c <strcmp>
 8002790:	b930      	cbnz	r0, 80027a0 <HAL_UART_RxCpltCallback+0xbc>
				printf("Toggle LD4\n");
 8002792:	4892      	ldr	r0, [pc, #584]	; (80029dc <HAL_UART_RxCpltCallback+0x2f8>)
 8002794:	f000 ff72 	bl	800367c <puts>
				HAL_GPIO_TogglePin(LD4_GPIO_PORT,LD4_PIN);
 8002798:	f44f 7180 	mov.w	r1, #256	; 0x100
 800279c:	4890      	ldr	r0, [pc, #576]	; (80029e0 <HAL_UART_RxCpltCallback+0x2fc>)
 800279e:	e7d7      	b.n	8002750 <HAL_UART_RxCpltCallback+0x6c>
			else if ( strcmp(uart1.rxbuf,"tim4") == 0 )
 80027a0:	4990      	ldr	r1, [pc, #576]	; (80029e4 <HAL_UART_RxCpltCallback+0x300>)
 80027a2:	1c60      	adds	r0, r4, #1
 80027a4:	f7fd fcd2 	bl	800014c <strcmp>
 80027a8:	4605      	mov	r5, r0
 80027aa:	b9e8      	cbnz	r0, 80027e8 <HAL_UART_RxCpltCallback+0x104>
				if (TIM4_FLAG == OFF)
 80027ac:	4c8e      	ldr	r4, [pc, #568]	; (80029e8 <HAL_UART_RxCpltCallback+0x304>)
 80027ae:	7827      	ldrb	r7, [r4, #0]
 80027b0:	b967      	cbnz	r7, 80027cc <HAL_UART_RxCpltCallback+0xe8>
					printf("--- TIM4 : ACTIVATED ---\n");
 80027b2:	488e      	ldr	r0, [pc, #568]	; (80029ec <HAL_UART_RxCpltCallback+0x308>)
 80027b4:	f000 ff62 	bl	800367c <puts>
					HAL_TIM_Base_Start(&htim4);
 80027b8:	488d      	ldr	r0, [pc, #564]	; (80029f0 <HAL_UART_RxCpltCallback+0x30c>)
 80027ba:	f7fe fded 	bl	8001398 <HAL_TIM_Base_Start>
					HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);
 80027be:	4639      	mov	r1, r7
 80027c0:	488b      	ldr	r0, [pc, #556]	; (80029f0 <HAL_UART_RxCpltCallback+0x30c>)
 80027c2:	f7ff f9d5 	bl	8001b70 <HAL_TIM_OC_Start_IT>
					TIM4_FLAG = ON;
 80027c6:	2301      	movs	r3, #1
					serial_flag = OFF;
 80027c8:	7023      	strb	r3, [r4, #0]
 80027ca:	e7c3      	b.n	8002754 <HAL_UART_RxCpltCallback+0x70>
				else if ( TIM4_FLAG == ON)
 80027cc:	2f01      	cmp	r7, #1
 80027ce:	d1c1      	bne.n	8002754 <HAL_UART_RxCpltCallback+0x70>
					printf("--- TIM4 : INACTIVATED ---\n");
 80027d0:	4888      	ldr	r0, [pc, #544]	; (80029f4 <HAL_UART_RxCpltCallback+0x310>)
 80027d2:	f000 ff53 	bl	800367c <puts>
					HAL_TIM_Base_Stop(&htim4);
 80027d6:	4886      	ldr	r0, [pc, #536]	; (80029f0 <HAL_UART_RxCpltCallback+0x30c>)
 80027d8:	f7fe fe04 	bl	80013e4 <HAL_TIM_Base_Stop>
					HAL_TIM_OC_Stop_IT(&htim4, TIM_CHANNEL_1);
 80027dc:	4629      	mov	r1, r5
 80027de:	4884      	ldr	r0, [pc, #528]	; (80029f0 <HAL_UART_RxCpltCallback+0x30c>)
 80027e0:	f7ff fa24 	bl	8001c2c <HAL_TIM_OC_Stop_IT>
					TIM4_FLAG = OFF;
 80027e4:	7025      	strb	r5, [r4, #0]
 80027e6:	e7b5      	b.n	8002754 <HAL_UART_RxCpltCallback+0x70>
			else if ( strcmp(uart1.rxbuf,"UART") == 0)
 80027e8:	4983      	ldr	r1, [pc, #524]	; (80029f8 <HAL_UART_RxCpltCallback+0x314>)
 80027ea:	1c60      	adds	r0, r4, #1
 80027ec:	f7fd fcae 	bl	800014c <strcmp>
 80027f0:	2800      	cmp	r0, #0
 80027f2:	d1af      	bne.n	8002754 <HAL_UART_RxCpltCallback+0x70>
				if(serial_flag == OFF)
 80027f4:	4b81      	ldr	r3, [pc, #516]	; (80029fc <HAL_UART_RxCpltCallback+0x318>)
 80027f6:	781a      	ldrb	r2, [r3, #0]
 80027f8:	461c      	mov	r4, r3
 80027fa:	b92a      	cbnz	r2, 8002808 <HAL_UART_RxCpltCallback+0x124>
					serial_flag = ON;
 80027fc:	2201      	movs	r2, #1
					printf("--- UART : ACTIVATED ---\n");
 80027fe:	4880      	ldr	r0, [pc, #512]	; (8002a00 <HAL_UART_RxCpltCallback+0x31c>)
					serial_flag = ON;
 8002800:	701a      	strb	r2, [r3, #0]
					printf("--- UART : ACTIVATED ---\n");
 8002802:	f000 ff3b 	bl	800367c <puts>
 8002806:	e7a5      	b.n	8002754 <HAL_UART_RxCpltCallback+0x70>
				else if (serial_flag == ON)
 8002808:	2a01      	cmp	r2, #1
 800280a:	d1a3      	bne.n	8002754 <HAL_UART_RxCpltCallback+0x70>
					printf("--- UART : INACTIVATED ---\n");
 800280c:	487d      	ldr	r0, [pc, #500]	; (8002a04 <HAL_UART_RxCpltCallback+0x320>)
 800280e:	f000 ff35 	bl	800367c <puts>
					serial_flag = OFF;
 8002812:	2300      	movs	r3, #0
 8002814:	e7d8      	b.n	80027c8 <HAL_UART_RxCpltCallback+0xe4>
		else if ( uart1.rxdata == '\b')
 8002816:	2b08      	cmp	r3, #8
 8002818:	f040 81a6 	bne.w	8002b68 <HAL_UART_RxCpltCallback+0x484>
			uart1.rxdata = '\0';
 800281c:	2600      	movs	r6, #0
			HAL_UART_Transmit(&huart1, (uint8_t *)" ", 1, 0xFFFF);
 800281e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002822:	2201      	movs	r2, #1
 8002824:	4978      	ldr	r1, [pc, #480]	; (8002a08 <HAL_UART_RxCpltCallback+0x324>)
 8002826:	4863      	ldr	r0, [pc, #396]	; (80029b4 <HAL_UART_RxCpltCallback+0x2d0>)
			uart1.rxdata = '\0';
 8002828:	70ae      	strb	r6, [r5, #2]
			HAL_UART_Transmit(&huart1, (uint8_t *)" ", 1, 0xFFFF);
 800282a:	f7ff fadb 	bl	8001de4 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, (uint8_t *)"\b", 1, 0xFFFF);
 800282e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002832:	2201      	movs	r2, #1
 8002834:	4975      	ldr	r1, [pc, #468]	; (8002a0c <HAL_UART_RxCpltCallback+0x328>)
 8002836:	485f      	ldr	r0, [pc, #380]	; (80029b4 <HAL_UART_RxCpltCallback+0x2d0>)
 8002838:	f7ff fad4 	bl	8001de4 <HAL_UART_Transmit>
			uart1.rxcnt--;
 800283c:	f814 3c02 	ldrb.w	r3, [r4, #-2]
 8002840:	1e5a      	subs	r2, r3, #1
			uart1.rxcnt--;
 8002842:	3b02      	subs	r3, #2
 8002844:	b2db      	uxtb	r3, r3
			uart1.rxbuf[uart1.rxcnt] = '\0';
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	442a      	add	r2, r5
			uart1.rxbuf[uart1.rxcnt] = '\0';
 800284a:	441d      	add	r5, r3
			uart1.rxbuf[uart1.rxcnt] = '\0';
 800284c:	70d6      	strb	r6, [r2, #3]
			uart1.rxcnt--;
 800284e:	f804 3c02 	strb.w	r3, [r4, #-2]
			uart1.rxbuf[uart1.rxcnt] = '\0';
 8002852:	70ee      	strb	r6, [r5, #3]
 8002854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if( UART == USART3 )
 8002856:	4a6e      	ldr	r2, [pc, #440]	; (8002a10 <HAL_UART_RxCpltCallback+0x32c>)
 8002858:	4293      	cmp	r3, r2
 800285a:	f040 8185 	bne.w	8002b68 <HAL_UART_RxCpltCallback+0x484>
		HAL_UART_Receive_IT(&huart3,(uint8_t*)&uart3.rxdata, 1);
 800285e:	4c6d      	ldr	r4, [pc, #436]	; (8002a14 <HAL_UART_RxCpltCallback+0x330>)
 8002860:	2201      	movs	r2, #1
		uart3.rxbuf[uart3.rxcnt]  = uart3.rxdata;
 8002862:	4625      	mov	r5, r4
		HAL_UART_Receive_IT(&huart3,(uint8_t*)&uart3.rxdata, 1);
 8002864:	4621      	mov	r1, r4
 8002866:	486c      	ldr	r0, [pc, #432]	; (8002a18 <HAL_UART_RxCpltCallback+0x334>)
 8002868:	f7ff fc8f 	bl	800218a <HAL_UART_Receive_IT>
		uart3.rxbuf[uart3.rxcnt]  = uart3.rxdata;
 800286c:	f815 2901 	ldrb.w	r2, [r5], #-1
 8002870:	f814 3c01 	ldrb.w	r3, [r4, #-1]
		if(uart3.rxdata == '\n')
 8002874:	2a0a      	cmp	r2, #10
		uart3.rxbuf[uart3.rxcnt]  = uart3.rxdata;
 8002876:	eb05 0103 	add.w	r1, r5, r3
		uart3.rxcnt++;
 800287a:	f103 0001 	add.w	r0, r3, #1
		uart3.rxbuf[uart3.rxcnt]  = uart3.rxdata;
 800287e:	708a      	strb	r2, [r1, #2]
		uart3.rxcnt++;
 8002880:	f804 0c01 	strb.w	r0, [r4, #-1]
 8002884:	462e      	mov	r6, r5
		if(uart3.rxdata == '\n')
 8002886:	f040 8141 	bne.w	8002b0c <HAL_UART_RxCpltCallback+0x428>
			uart3.rxdata = '\0';
 800288a:	2200      	movs	r2, #0
			if(strcmp(uart3.rxbuf,"Key Mode = ON") == 0) // PC  Key Mode   W,A,S,D .
 800288c:	1c60      	adds	r0, r4, #1
			uart3.rxbuf[uart3.rxcnt] = '\0';
 800288e:	708a      	strb	r2, [r1, #2]
			if(strcmp(uart3.rxbuf,"Key Mode = ON") == 0) // PC  Key Mode   W,A,S,D .
 8002890:	4962      	ldr	r1, [pc, #392]	; (8002a1c <HAL_UART_RxCpltCallback+0x338>)
			uart3.rxdata = '\0';
 8002892:	706a      	strb	r2, [r5, #1]
			uart3.rxcnt--;
 8002894:	f804 3c01 	strb.w	r3, [r4, #-1]
			if(strcmp(uart3.rxbuf,"Key Mode = ON") == 0) // PC  Key Mode   W,A,S,D .
 8002898:	f7fd fc58 	bl	800014c <strcmp>
 800289c:	b9e0      	cbnz	r0, 80028d8 <HAL_UART_RxCpltCallback+0x1f4>
				Motor_Power(ON);
 800289e:	2001      	movs	r0, #1
 80028a0:	f7ff fdd0 	bl	8002444 <Motor_Power>
				Motor_Dir(7);
 80028a4:	2007      	movs	r0, #7
				Motor_Dir(1);
 80028a6:	f7ff fdef 	bl	8002488 <Motor_Dir>
			if(scroll_flag == ON)
 80028aa:	4c5d      	ldr	r4, [pc, #372]	; (8002a20 <HAL_UART_RxCpltCallback+0x33c>)
 80028ac:	7822      	ldrb	r2, [r4, #0]
 80028ae:	2a01      	cmp	r2, #1
 80028b0:	d10f      	bne.n	80028d2 <HAL_UART_RxCpltCallback+0x1ee>
				if(selection == '1')
 80028b2:	4b5c      	ldr	r3, [pc, #368]	; (8002a24 <HAL_UART_RxCpltCallback+0x340>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	7819      	ldrb	r1, [r3, #0]
 80028b8:	2931      	cmp	r1, #49	; 0x31
 80028ba:	f040 80fa 	bne.w	8002ab2 <HAL_UART_RxCpltCallback+0x3ce>
					ch1_pwm_resolution =  atoi(uart3.rxbuf);
 80028be:	485a      	ldr	r0, [pc, #360]	; (8002a28 <HAL_UART_RxCpltCallback+0x344>)
					selection = '\0';
 80028c0:	701a      	strb	r2, [r3, #0]
					ch1_pwm_resolution =  atoi(uart3.rxbuf);
 80028c2:	f000 fe30 	bl	8003526 <atoi>
 80028c6:	4b59      	ldr	r3, [pc, #356]	; (8002a2c <HAL_UART_RxCpltCallback+0x348>)
 80028c8:	6018      	str	r0, [r3, #0]
					analogWrite_ch1(ch1_pwm_resolution);
 80028ca:	f000 fd1a 	bl	8003302 <analogWrite_ch1>
				scroll_flag = OFF;
 80028ce:	2300      	movs	r3, #0
 80028d0:	7023      	strb	r3, [r4, #0]
	*s = '\0';
 80028d2:	2300      	movs	r3, #0
 80028d4:	70b3      	strb	r3, [r6, #2]
 80028d6:	e73f      	b.n	8002758 <HAL_UART_RxCpltCallback+0x74>
			else if(strcmp(uart3.rxbuf,"Key Mode = OFF") == 0)
 80028d8:	4955      	ldr	r1, [pc, #340]	; (8002a30 <HAL_UART_RxCpltCallback+0x34c>)
 80028da:	1ca8      	adds	r0, r5, #2
 80028dc:	f7fd fc36 	bl	800014c <strcmp>
 80028e0:	b918      	cbnz	r0, 80028ea <HAL_UART_RxCpltCallback+0x206>
 80028e2:	f7ff fd7f 	bl	80023e4 <Motor_Power.part.0>
				Motor_Dir(1);
 80028e6:	2001      	movs	r0, #1
 80028e8:	e7dd      	b.n	80028a6 <HAL_UART_RxCpltCallback+0x1c2>
			else if(strcmp(uart3.rxbuf,"W") == 0 ) //  W .
 80028ea:	4952      	ldr	r1, [pc, #328]	; (8002a34 <HAL_UART_RxCpltCallback+0x350>)
 80028ec:	1c60      	adds	r0, r4, #1
 80028ee:	f7fd fc2d 	bl	800014c <strcmp>
 80028f2:	b950      	cbnz	r0, 800290a <HAL_UART_RxCpltCallback+0x226>
				Motor_Dir(1);
 80028f4:	2001      	movs	r0, #1
 80028f6:	f7ff fdc7 	bl	8002488 <Motor_Dir>
				if( Motor_Power_Flag == OFF)
 80028fa:	4b4f      	ldr	r3, [pc, #316]	; (8002a38 <HAL_UART_RxCpltCallback+0x354>)
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1d3      	bne.n	80028aa <HAL_UART_RxCpltCallback+0x1c6>
					Motor_Power(ON);
 8002902:	2001      	movs	r0, #1
 8002904:	f7ff fd9e 	bl	8002444 <Motor_Power>
 8002908:	e7cf      	b.n	80028aa <HAL_UART_RxCpltCallback+0x1c6>
			else if(strcmp(uart3.rxbuf,"S") == 0 ) //  S .
 800290a:	494c      	ldr	r1, [pc, #304]	; (8002a3c <HAL_UART_RxCpltCallback+0x358>)
 800290c:	1c60      	adds	r0, r4, #1
 800290e:	f7fd fc1d 	bl	800014c <strcmp>
 8002912:	b928      	cbnz	r0, 8002920 <HAL_UART_RxCpltCallback+0x23c>
				Motor_Dir(7);
 8002914:	2007      	movs	r0, #7
 8002916:	f7ff fdb7 	bl	8002488 <Motor_Dir>
 800291a:	f7ff fd63 	bl	80023e4 <Motor_Power.part.0>
 800291e:	e7c4      	b.n	80028aa <HAL_UART_RxCpltCallback+0x1c6>
			else if(strcmp(uart3.rxbuf,"X") == 0 )
 8002920:	4947      	ldr	r1, [pc, #284]	; (8002a40 <HAL_UART_RxCpltCallback+0x35c>)
 8002922:	1c60      	adds	r0, r4, #1
 8002924:	f7fd fc12 	bl	800014c <strcmp>
 8002928:	b908      	cbnz	r0, 800292e <HAL_UART_RxCpltCallback+0x24a>
				Motor_Dir(4);
 800292a:	2004      	movs	r0, #4
 800292c:	e7e3      	b.n	80028f6 <HAL_UART_RxCpltCallback+0x212>
			else if(strcmp(uart3.rxbuf,"Q") == 0 )
 800292e:	4945      	ldr	r1, [pc, #276]	; (8002a44 <HAL_UART_RxCpltCallback+0x360>)
 8002930:	1c60      	adds	r0, r4, #1
 8002932:	f7fd fc0b 	bl	800014c <strcmp>
 8002936:	b908      	cbnz	r0, 800293c <HAL_UART_RxCpltCallback+0x258>
				Motor_Dir(2);
 8002938:	2002      	movs	r0, #2
 800293a:	e7dc      	b.n	80028f6 <HAL_UART_RxCpltCallback+0x212>
			else if(strcmp(uart3.rxbuf,"E") == 0 ) // E   
 800293c:	4942      	ldr	r1, [pc, #264]	; (8002a48 <HAL_UART_RxCpltCallback+0x364>)
 800293e:	1ca8      	adds	r0, r5, #2
 8002940:	f7fd fc04 	bl	800014c <strcmp>
 8002944:	b908      	cbnz	r0, 800294a <HAL_UART_RxCpltCallback+0x266>
				Motor_Dir(6);
 8002946:	2006      	movs	r0, #6
 8002948:	e7d5      	b.n	80028f6 <HAL_UART_RxCpltCallback+0x212>
			else if(strcmp(uart3.rxbuf,"Z") == 0 )
 800294a:	4940      	ldr	r1, [pc, #256]	; (8002a4c <HAL_UART_RxCpltCallback+0x368>)
 800294c:	4836      	ldr	r0, [pc, #216]	; (8002a28 <HAL_UART_RxCpltCallback+0x344>)
 800294e:	f7fd fbfd 	bl	800014c <strcmp>
 8002952:	b908      	cbnz	r0, 8002958 <HAL_UART_RxCpltCallback+0x274>
				Motor_Dir(3);
 8002954:	2003      	movs	r0, #3
 8002956:	e7ce      	b.n	80028f6 <HAL_UART_RxCpltCallback+0x212>
			else if(strcmp(uart3.rxbuf,"C") == 0 )
 8002958:	493d      	ldr	r1, [pc, #244]	; (8002a50 <HAL_UART_RxCpltCallback+0x36c>)
 800295a:	4833      	ldr	r0, [pc, #204]	; (8002a28 <HAL_UART_RxCpltCallback+0x344>)
 800295c:	f7fd fbf6 	bl	800014c <strcmp>
 8002960:	b908      	cbnz	r0, 8002966 <HAL_UART_RxCpltCallback+0x282>
				Motor_Dir(5);
 8002962:	2005      	movs	r0, #5
 8002964:	e7c7      	b.n	80028f6 <HAL_UART_RxCpltCallback+0x212>
			else if(strcmp(uart3.rxbuf,"Dial Mode = OFF") == 0)
 8002966:	493b      	ldr	r1, [pc, #236]	; (8002a54 <HAL_UART_RxCpltCallback+0x370>)
 8002968:	482f      	ldr	r0, [pc, #188]	; (8002a28 <HAL_UART_RxCpltCallback+0x344>)
 800296a:	f7fd fbef 	bl	800014c <strcmp>
 800296e:	4604      	mov	r4, r0
 8002970:	b958      	cbnz	r0, 800298a <HAL_UART_RxCpltCallback+0x2a6>
				HAL_TIM_OC_Stop_IT(&htim4, TIM_CHANNEL_1);
 8002972:	4601      	mov	r1, r0
 8002974:	481e      	ldr	r0, [pc, #120]	; (80029f0 <HAL_UART_RxCpltCallback+0x30c>)
 8002976:	f7ff f959 	bl	8001c2c <HAL_TIM_OC_Stop_IT>
				Motor_Dir(7);
 800297a:	2007      	movs	r0, #7
 800297c:	f7ff fd84 	bl	8002488 <Motor_Dir>
 8002980:	f7ff fd30 	bl	80023e4 <Motor_Power.part.0>
				Dial_Mode_Flag = OFF;
 8002984:	4b34      	ldr	r3, [pc, #208]	; (8002a58 <HAL_UART_RxCpltCallback+0x374>)
 8002986:	701c      	strb	r4, [r3, #0]
 8002988:	e78f      	b.n	80028aa <HAL_UART_RxCpltCallback+0x1c6>
			else if(strcmp(uart3.rxbuf,"Dial Mode = ON") == 0)
 800298a:	4934      	ldr	r1, [pc, #208]	; (8002a5c <HAL_UART_RxCpltCallback+0x378>)
 800298c:	4826      	ldr	r0, [pc, #152]	; (8002a28 <HAL_UART_RxCpltCallback+0x344>)
 800298e:	f7fd fbdd 	bl	800014c <strcmp>
 8002992:	4601      	mov	r1, r0
 8002994:	2800      	cmp	r0, #0
 8002996:	d163      	bne.n	8002a60 <HAL_UART_RxCpltCallback+0x37c>
				HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);
 8002998:	4815      	ldr	r0, [pc, #84]	; (80029f0 <HAL_UART_RxCpltCallback+0x30c>)
 800299a:	f7ff f8e9 	bl	8001b70 <HAL_TIM_OC_Start_IT>
				Motor_Dir(1);
 800299e:	2001      	movs	r0, #1
 80029a0:	f7ff fd72 	bl	8002488 <Motor_Dir>
				Dial_Mode_Flag = ON;
 80029a4:	2201      	movs	r2, #1
 80029a6:	4b2c      	ldr	r3, [pc, #176]	; (8002a58 <HAL_UART_RxCpltCallback+0x374>)
 80029a8:	701a      	strb	r2, [r3, #0]
 80029aa:	e77e      	b.n	80028aa <HAL_UART_RxCpltCallback+0x1c6>
 80029ac:	40013800 	.word	0x40013800
 80029b0:	200002de 	.word	0x200002de
 80029b4:	200009fc 	.word	0x200009fc
 80029b8:	0800460c 	.word	0x0800460c
 80029bc:	08004618 	.word	0x08004618
 80029c0:	0800461c 	.word	0x0800461c
 80029c4:	40010c00 	.word	0x40010c00
 80029c8:	08004627 	.word	0x08004627
 80029cc:	0800462b 	.word	0x0800462b
 80029d0:	08004636 	.word	0x08004636
 80029d4:	0800463a 	.word	0x0800463a
 80029d8:	08004645 	.word	0x08004645
 80029dc:	08004649 	.word	0x08004649
 80029e0:	40010800 	.word	0x40010800
 80029e4:	08004654 	.word	0x08004654
 80029e8:	20000009 	.word	0x20000009
 80029ec:	08004659 	.word	0x08004659
 80029f0:	20000250 	.word	0x20000250
 80029f4:	08004672 	.word	0x08004672
 80029f8:	0800468d 	.word	0x0800468d
 80029fc:	20000205 	.word	0x20000205
 8002a00:	08004692 	.word	0x08004692
 8002a04:	080046ab 	.word	0x080046ab
 8002a08:	08004798 	.word	0x08004798
 8002a0c:	080046c6 	.word	0x080046c6
 8002a10:	40004800 	.word	0x40004800
 8002a14:	200004f9 	.word	0x200004f9
 8002a18:	20000298 	.word	0x20000298
 8002a1c:	080046c8 	.word	0x080046c8
 8002a20:	2000000a 	.word	0x2000000a
 8002a24:	200004f0 	.word	0x200004f0
 8002a28:	200004fa 	.word	0x200004fa
 8002a2c:	2000024c 	.word	0x2000024c
 8002a30:	080046d6 	.word	0x080046d6
 8002a34:	080046e5 	.word	0x080046e5
 8002a38:	200001fc 	.word	0x200001fc
 8002a3c:	080046e7 	.word	0x080046e7
 8002a40:	08004790 	.word	0x08004790
 8002a44:	080046e9 	.word	0x080046e9
 8002a48:	080046eb 	.word	0x080046eb
 8002a4c:	080046ed 	.word	0x080046ed
 8002a50:	080046ef 	.word	0x080046ef
 8002a54:	080046f1 	.word	0x080046f1
 8002a58:	20000008 	.word	0x20000008
 8002a5c:	08004701 	.word	0x08004701
			else if ( strcmp(uart3.rxbuf,"LD1") == 0 )
 8002a60:	4942      	ldr	r1, [pc, #264]	; (8002b6c <HAL_UART_RxCpltCallback+0x488>)
 8002a62:	4843      	ldr	r0, [pc, #268]	; (8002b70 <HAL_UART_RxCpltCallback+0x48c>)
 8002a64:	f7fd fb72 	bl	800014c <strcmp>
 8002a68:	b928      	cbnz	r0, 8002a76 <HAL_UART_RxCpltCallback+0x392>
				HAL_GPIO_TogglePin(LD1_GPIO_PORT,LD1_PIN);
 8002a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
				HAL_GPIO_TogglePin(LD3_GPIO_PORT,LD3_PIN);
 8002a6e:	4841      	ldr	r0, [pc, #260]	; (8002b74 <HAL_UART_RxCpltCallback+0x490>)
				HAL_GPIO_TogglePin(LD4_GPIO_PORT,LD4_PIN);
 8002a70:	f7fe f883 	bl	8000b7a <HAL_GPIO_TogglePin>
 8002a74:	e719      	b.n	80028aa <HAL_UART_RxCpltCallback+0x1c6>
			else if ( strcmp(uart3.rxbuf,"LD2") == 0 )
 8002a76:	4940      	ldr	r1, [pc, #256]	; (8002b78 <HAL_UART_RxCpltCallback+0x494>)
 8002a78:	483d      	ldr	r0, [pc, #244]	; (8002b70 <HAL_UART_RxCpltCallback+0x48c>)
 8002a7a:	f7fd fb67 	bl	800014c <strcmp>
 8002a7e:	b910      	cbnz	r0, 8002a86 <HAL_UART_RxCpltCallback+0x3a2>
				HAL_GPIO_TogglePin(LD2_GPIO_PORT,LD2_PIN);
 8002a80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a84:	e7f3      	b.n	8002a6e <HAL_UART_RxCpltCallback+0x38a>
			else if ( strcmp(uart3.rxbuf,"LD3") == 0 )
 8002a86:	493d      	ldr	r1, [pc, #244]	; (8002b7c <HAL_UART_RxCpltCallback+0x498>)
 8002a88:	4839      	ldr	r0, [pc, #228]	; (8002b70 <HAL_UART_RxCpltCallback+0x48c>)
 8002a8a:	f7fd fb5f 	bl	800014c <strcmp>
 8002a8e:	b910      	cbnz	r0, 8002a96 <HAL_UART_RxCpltCallback+0x3b2>
				HAL_GPIO_TogglePin(LD3_GPIO_PORT,LD3_PIN);
 8002a90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a94:	e7eb      	b.n	8002a6e <HAL_UART_RxCpltCallback+0x38a>
			else if ( strcmp(uart3.rxbuf,"LD4") == 0 )
 8002a96:	493a      	ldr	r1, [pc, #232]	; (8002b80 <HAL_UART_RxCpltCallback+0x49c>)
 8002a98:	4835      	ldr	r0, [pc, #212]	; (8002b70 <HAL_UART_RxCpltCallback+0x48c>)
 8002a9a:	f7fd fb57 	bl	800014c <strcmp>
 8002a9e:	2800      	cmp	r0, #0
 8002aa0:	f47f af03 	bne.w	80028aa <HAL_UART_RxCpltCallback+0x1c6>
				HAL_GPIO_TogglePin(LD4_GPIO_PORT,LD4_PIN);
 8002aa4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002aa8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002aac:	f500 3084 	add.w	r0, r0, #67584	; 0x10800
 8002ab0:	e7de      	b.n	8002a70 <HAL_UART_RxCpltCallback+0x38c>
				else if( selection ==  '2')
 8002ab2:	2932      	cmp	r1, #50	; 0x32
 8002ab4:	d108      	bne.n	8002ac8 <HAL_UART_RxCpltCallback+0x3e4>
					ch2_pwm_resolution =  atoi(uart3.rxbuf);
 8002ab6:	482e      	ldr	r0, [pc, #184]	; (8002b70 <HAL_UART_RxCpltCallback+0x48c>)
					selection = '\0';
 8002ab8:	701a      	strb	r2, [r3, #0]
					ch2_pwm_resolution =  atoi(uart3.rxbuf);
 8002aba:	f000 fd34 	bl	8003526 <atoi>
 8002abe:	4b31      	ldr	r3, [pc, #196]	; (8002b84 <HAL_UART_RxCpltCallback+0x4a0>)
 8002ac0:	6018      	str	r0, [r3, #0]
					analogWrite_ch2(ch2_pwm_resolution);
 8002ac2:	f000 fc30 	bl	8003326 <analogWrite_ch2>
 8002ac6:	e702      	b.n	80028ce <HAL_UART_RxCpltCallback+0x1ea>
				else if ( selection == '3')
 8002ac8:	2933      	cmp	r1, #51	; 0x33
 8002aca:	d108      	bne.n	8002ade <HAL_UART_RxCpltCallback+0x3fa>
					ch3_pwm_resolution =  atoi(uart3.rxbuf);
 8002acc:	4828      	ldr	r0, [pc, #160]	; (8002b70 <HAL_UART_RxCpltCallback+0x48c>)
					selection = '\0';
 8002ace:	701a      	strb	r2, [r3, #0]
					ch3_pwm_resolution =  atoi(uart3.rxbuf);
 8002ad0:	f000 fd29 	bl	8003526 <atoi>
 8002ad4:	4b2c      	ldr	r3, [pc, #176]	; (8002b88 <HAL_UART_RxCpltCallback+0x4a4>)
 8002ad6:	6018      	str	r0, [r3, #0]
					analogWrite_ch3(ch3_pwm_resolution);
 8002ad8:	f000 fc37 	bl	800334a <analogWrite_ch3>
 8002adc:	e6f7      	b.n	80028ce <HAL_UART_RxCpltCallback+0x1ea>
				else if ( selection == '4')
 8002ade:	2934      	cmp	r1, #52	; 0x34
 8002ae0:	d108      	bne.n	8002af4 <HAL_UART_RxCpltCallback+0x410>
					ch4_pwm_resolution =  atoi(uart3.rxbuf);
 8002ae2:	4823      	ldr	r0, [pc, #140]	; (8002b70 <HAL_UART_RxCpltCallback+0x48c>)
					selection = '\0';
 8002ae4:	701a      	strb	r2, [r3, #0]
					ch4_pwm_resolution =  atoi(uart3.rxbuf);
 8002ae6:	f000 fd1e 	bl	8003526 <atoi>
 8002aea:	4b28      	ldr	r3, [pc, #160]	; (8002b8c <HAL_UART_RxCpltCallback+0x4a8>)
 8002aec:	6018      	str	r0, [r3, #0]
					analogWrite_ch4(ch4_pwm_resolution);
 8002aee:	f000 fc3e 	bl	800336e <analogWrite_ch4>
 8002af2:	e6ec      	b.n	80028ce <HAL_UART_RxCpltCallback+0x1ea>
				else if ( selection == '5') // M   
 8002af4:	2935      	cmp	r1, #53	; 0x35
 8002af6:	f47f aeea 	bne.w	80028ce <HAL_UART_RxCpltCallback+0x1ea>
					pwm_resolution =  atoi(uart3.rxbuf);
 8002afa:	481d      	ldr	r0, [pc, #116]	; (8002b70 <HAL_UART_RxCpltCallback+0x48c>)
					selection = '\0';
 8002afc:	701a      	strb	r2, [r3, #0]
					pwm_resolution =  atoi(uart3.rxbuf);
 8002afe:	f000 fd12 	bl	8003526 <atoi>
 8002b02:	4b23      	ldr	r3, [pc, #140]	; (8002b90 <HAL_UART_RxCpltCallback+0x4ac>)
 8002b04:	6018      	str	r0, [r3, #0]
					analogWrite(pwm_resolution);
 8002b06:	f000 fbeb 	bl	80032e0 <analogWrite>
 8002b0a:	e6e0      	b.n	80028ce <HAL_UART_RxCpltCallback+0x1ea>
		else if ( uart3.rxdata == '\b')
 8002b0c:	2a08      	cmp	r2, #8
 8002b0e:	d11c      	bne.n	8002b4a <HAL_UART_RxCpltCallback+0x466>
			uart3.rxdata = '\0';
 8002b10:	2600      	movs	r6, #0
			HAL_UART_Transmit(&huart1, (uint8_t *)" ", 1, 0xFFFF);
 8002b12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b16:	2201      	movs	r2, #1
 8002b18:	491e      	ldr	r1, [pc, #120]	; (8002b94 <HAL_UART_RxCpltCallback+0x4b0>)
 8002b1a:	481f      	ldr	r0, [pc, #124]	; (8002b98 <HAL_UART_RxCpltCallback+0x4b4>)
			uart3.rxdata = '\0';
 8002b1c:	706e      	strb	r6, [r5, #1]
			HAL_UART_Transmit(&huart1, (uint8_t *)" ", 1, 0xFFFF);
 8002b1e:	f7ff f961 	bl	8001de4 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, (uint8_t *)"\b", 1, 0xFFFF);
 8002b22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b26:	2201      	movs	r2, #1
 8002b28:	491c      	ldr	r1, [pc, #112]	; (8002b9c <HAL_UART_RxCpltCallback+0x4b8>)
 8002b2a:	481b      	ldr	r0, [pc, #108]	; (8002b98 <HAL_UART_RxCpltCallback+0x4b4>)
 8002b2c:	f7ff f95a 	bl	8001de4 <HAL_UART_Transmit>
			uart3.rxcnt--;
 8002b30:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8002b34:	1e5a      	subs	r2, r3, #1
			uart3.rxcnt--;
 8002b36:	3b02      	subs	r3, #2
 8002b38:	b2db      	uxtb	r3, r3
			uart3.rxbuf[uart3.rxcnt] = '\0';
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	442a      	add	r2, r5
			uart3.rxbuf[uart3.rxcnt] = '\0';
 8002b3e:	441d      	add	r5, r3
			uart3.rxbuf[uart3.rxcnt] = '\0';
 8002b40:	7096      	strb	r6, [r2, #2]
			uart3.rxcnt--;
 8002b42:	f804 3c01 	strb.w	r3, [r4, #-1]
			uart3.rxbuf[uart3.rxcnt] = '\0';
 8002b46:	70ae      	strb	r6, [r5, #2]
 8002b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		else if( uart3.rxdata == ':') //
 8002b4a:	2a3a      	cmp	r2, #58	; 0x3a
 8002b4c:	d10c      	bne.n	8002b68 <HAL_UART_RxCpltCallback+0x484>
			uart3.rxbuf[uart3.rxcnt] = '\0';
 8002b4e:	2200      	movs	r2, #0
 8002b50:	708a      	strb	r2, [r1, #2]
			uart3.rxcnt = 0;
 8002b52:	f804 2c01 	strb.w	r2, [r4, #-1]
			scroll_flag = ON;
 8002b56:	2201      	movs	r2, #1
			uart3.rxcnt--;
 8002b58:	3b01      	subs	r3, #1
			selection = uart3.rxbuf[uart3.rxcnt];
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	441d      	add	r5, r3
 8002b5e:	78a9      	ldrb	r1, [r5, #2]
 8002b60:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <HAL_UART_RxCpltCallback+0x4bc>)
 8002b62:	7019      	strb	r1, [r3, #0]
			scroll_flag = ON;
 8002b64:	4b0f      	ldr	r3, [pc, #60]	; (8002ba4 <HAL_UART_RxCpltCallback+0x4c0>)
 8002b66:	701a      	strb	r2, [r3, #0]
 8002b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	08004623 	.word	0x08004623
 8002b70:	200004fa 	.word	0x200004fa
 8002b74:	40010c00 	.word	0x40010c00
 8002b78:	08004632 	.word	0x08004632
 8002b7c:	08004641 	.word	0x08004641
 8002b80:	08004650 	.word	0x08004650
 8002b84:	200004f4 	.word	0x200004f4
 8002b88:	200004e0 	.word	0x200004e0
 8002b8c:	200004ec 	.word	0x200004ec
 8002b90:	200004e4 	.word	0x200004e4
 8002b94:	08004798 	.word	0x08004798
 8002b98:	200009fc 	.word	0x200009fc
 8002b9c:	080046c6 	.word	0x080046c6
 8002ba0:	200004f0 	.word	0x200004f0
 8002ba4:	2000000a 	.word	0x2000000a

08002ba8 <HAL_TIM_OC_DelayElapsedCallback>:
{
 8002ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if( htim->Instance == TIM4  && htim ->Channel  ==  HAL_TIM_ACTIVE_CHANNEL_1  )
 8002bac:	6802      	ldr	r2, [r0, #0]
 8002bae:	4b79      	ldr	r3, [pc, #484]	; (8002d94 <HAL_TIM_OC_DelayElapsedCallback+0x1ec>)
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	f040 80ed 	bne.w	8002d90 <HAL_TIM_OC_DelayElapsedCallback+0x1e8>
 8002bb6:	7f04      	ldrb	r4, [r0, #28]
 8002bb8:	2c01      	cmp	r4, #1
 8002bba:	f040 80e9 	bne.w	8002d90 <HAL_TIM_OC_DelayElapsedCallback+0x1e8>
		HAL_ADC_Start(&hadc1);
 8002bbe:	4876      	ldr	r0, [pc, #472]	; (8002d98 <HAL_TIM_OC_DelayElapsedCallback+0x1f0>)
 8002bc0:	f7fd fc88 	bl	80004d4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 0xffff);
 8002bc4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002bc8:	4873      	ldr	r0, [pc, #460]	; (8002d98 <HAL_TIM_OC_DelayElapsedCallback+0x1f0>)
 8002bca:	f7fd fb11 	bl	80001f0 <HAL_ADC_PollForConversion>
		adc_resolution  = HAL_ADC_GetValue(&hadc1);
 8002bce:	4872      	ldr	r0, [pc, #456]	; (8002d98 <HAL_TIM_OC_DelayElapsedCallback+0x1f0>)
 8002bd0:	f7fd fbbc 	bl	800034c <HAL_ADC_GetValue>
 8002bd4:	4b71      	ldr	r3, [pc, #452]	; (8002d9c <HAL_TIM_OC_DelayElapsedCallback+0x1f4>)
		SW1_STATE = HAL_GPIO_ReadPin(SW1_GPIO_PORT,SW1_PIN);
 8002bd6:	f8df 8200 	ldr.w	r8, [pc, #512]	; 8002dd8 <HAL_TIM_OC_DelayElapsedCallback+0x230>
		adc_resolution  = HAL_ADC_GetValue(&hadc1);
 8002bda:	6018      	str	r0, [r3, #0]
		pwm_resolution =   floor( adc_resolution *  MAX_PWM_RESOLUTION/MAX_ADC_RESOLUTION ); // 0 ~ MAX_PWM_RESOLUTION  .
 8002bdc:	230a      	movs	r3, #10
 8002bde:	4358      	muls	r0, r3
 8002be0:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002be4:	fbb0 f0f3 	udiv	r0, r0, r3
 8002be8:	4b6d      	ldr	r3, [pc, #436]	; (8002da0 <HAL_TIM_OC_DelayElapsedCallback+0x1f8>)
		SW2_STATE =  HAL_GPIO_ReadPin(SW2_GPIO_PORT,SW2_PIN);
 8002bea:	4f6e      	ldr	r7, [pc, #440]	; (8002da4 <HAL_TIM_OC_DelayElapsedCallback+0x1fc>)
		pwm_resolution =   floor( adc_resolution *  MAX_PWM_RESOLUTION/MAX_ADC_RESOLUTION ); // 0 ~ MAX_PWM_RESOLUTION  .
 8002bec:	6018      	str	r0, [r3, #0]
		analogWrite(pwm_resolution);
 8002bee:	f000 fb77 	bl	80032e0 <analogWrite>
		HAL_ADC_Stop(&hadc1);
 8002bf2:	4869      	ldr	r0, [pc, #420]	; (8002d98 <HAL_TIM_OC_DelayElapsedCallback+0x1f0>)
 8002bf4:	f7fd fd76 	bl	80006e4 <HAL_ADC_Stop>
		SW1_STATE = HAL_GPIO_ReadPin(SW1_GPIO_PORT,SW1_PIN);
 8002bf8:	2180      	movs	r1, #128	; 0x80
 8002bfa:	486b      	ldr	r0, [pc, #428]	; (8002da8 <HAL_TIM_OC_DelayElapsedCallback+0x200>)
 8002bfc:	f7fd ffb2 	bl	8000b64 <HAL_GPIO_ReadPin>
		SW2_STATE =  HAL_GPIO_ReadPin(SW2_GPIO_PORT,SW2_PIN);
 8002c00:	4621      	mov	r1, r4
		SW1_STATE = HAL_GPIO_ReadPin(SW1_GPIO_PORT,SW1_PIN);
 8002c02:	f888 0000 	strb.w	r0, [r8]
		SW2_STATE =  HAL_GPIO_ReadPin(SW2_GPIO_PORT,SW2_PIN);
 8002c06:	4869      	ldr	r0, [pc, #420]	; (8002dac <HAL_TIM_OC_DelayElapsedCallback+0x204>)
 8002c08:	f7fd ffac 	bl	8000b64 <HAL_GPIO_ReadPin>
		SW3_STATE = HAL_GPIO_ReadPin(SW3_GPIO_PORT,SW3_PIN);
 8002c0c:	2102      	movs	r1, #2
		SW2_STATE =  HAL_GPIO_ReadPin(SW2_GPIO_PORT,SW2_PIN);
 8002c0e:	7038      	strb	r0, [r7, #0]
		SW3_STATE = HAL_GPIO_ReadPin(SW3_GPIO_PORT,SW3_PIN);
 8002c10:	4866      	ldr	r0, [pc, #408]	; (8002dac <HAL_TIM_OC_DelayElapsedCallback+0x204>)
 8002c12:	f7fd ffa7 	bl	8000b64 <HAL_GPIO_ReadPin>
 8002c16:	4e66      	ldr	r6, [pc, #408]	; (8002db0 <HAL_TIM_OC_DelayElapsedCallback+0x208>)
		SW4_STATE = HAL_GPIO_ReadPin(SW4_GPIO_PORT,SW4_PIN);
 8002c18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
		SW3_STATE = HAL_GPIO_ReadPin(SW3_GPIO_PORT,SW3_PIN);
 8002c1c:	7030      	strb	r0, [r6, #0]
		SW4_STATE = HAL_GPIO_ReadPin(SW4_GPIO_PORT,SW4_PIN);
 8002c1e:	4863      	ldr	r0, [pc, #396]	; (8002dac <HAL_TIM_OC_DelayElapsedCallback+0x204>)
 8002c20:	f7fd ffa0 	bl	8000b64 <HAL_GPIO_ReadPin>
 8002c24:	4d63      	ldr	r5, [pc, #396]	; (8002db4 <HAL_TIM_OC_DelayElapsedCallback+0x20c>)
		if( SW1_STATE == 0 )
 8002c26:	f898 3000 	ldrb.w	r3, [r8]
		SW4_STATE = HAL_GPIO_ReadPin(SW4_GPIO_PORT,SW4_PIN);
 8002c2a:	7028      	strb	r0, [r5, #0]
		if( SW1_STATE == 0 )
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d173      	bne.n	8002d18 <HAL_TIM_OC_DelayElapsedCallback+0x170>
			if(SW1_CNT == 0)
 8002c30:	4b61      	ldr	r3, [pc, #388]	; (8002db8 <HAL_TIM_OC_DelayElapsedCallback+0x210>)
 8002c32:	f893 9000 	ldrb.w	r9, [r3]
 8002c36:	f1b9 0f00 	cmp.w	r9, #0
 8002c3a:	d113      	bne.n	8002c64 <HAL_TIM_OC_DelayElapsedCallback+0xbc>
				if(PWM_CH1_FLAG == 0) //
 8002c3c:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8002ddc <HAL_TIM_OC_DelayElapsedCallback+0x234>
				HAL_GPIO_TogglePin(LD1_GPIO_PORT,LD1_PIN);
 8002c40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c44:	4859      	ldr	r0, [pc, #356]	; (8002dac <HAL_TIM_OC_DelayElapsedCallback+0x204>)
				SW1_CNT++;
 8002c46:	701c      	strb	r4, [r3, #0]
				HAL_GPIO_TogglePin(LD1_GPIO_PORT,LD1_PIN);
 8002c48:	f7fd ff97 	bl	8000b7a <HAL_GPIO_TogglePin>
				if(PWM_CH1_FLAG == 0) //
 8002c4c:	f898 1000 	ldrb.w	r1, [r8]
 8002c50:	2900      	cmp	r1, #0
 8002c52:	d158      	bne.n	8002d06 <HAL_TIM_OC_DelayElapsedCallback+0x15e>
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002c54:	4859      	ldr	r0, [pc, #356]	; (8002dbc <HAL_TIM_OC_DelayElapsedCallback+0x214>)
 8002c56:	f7fe fe9b 	bl	8001990 <HAL_TIM_PWM_Start>
					Motor_Dir(1);
 8002c5a:	4620      	mov	r0, r4
					PWM_CH1_FLAG = 1;
 8002c5c:	f888 4000 	strb.w	r4, [r8]
					Motor_Dir(1);
 8002c60:	f7ff fc12 	bl	8002488 <Motor_Dir>
		if( SW2_STATE == 0 )
 8002c64:	783b      	ldrb	r3, [r7, #0]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d168      	bne.n	8002d3c <HAL_TIM_OC_DelayElapsedCallback+0x194>
			if(SW2_CNT == 0)
 8002c6a:	4b55      	ldr	r3, [pc, #340]	; (8002dc0 <HAL_TIM_OC_DelayElapsedCallback+0x218>)
 8002c6c:	f893 8000 	ldrb.w	r8, [r3]
 8002c70:	f1b8 0f00 	cmp.w	r8, #0
 8002c74:	d112      	bne.n	8002c9c <HAL_TIM_OC_DelayElapsedCallback+0xf4>
				SW2_CNT++;
 8002c76:	2701      	movs	r7, #1
				if(PWM_CH2_FLAG == 0)
 8002c78:	4c52      	ldr	r4, [pc, #328]	; (8002dc4 <HAL_TIM_OC_DelayElapsedCallback+0x21c>)
				HAL_GPIO_TogglePin(LD2_GPIO_PORT,LD2_PIN);
 8002c7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c7e:	484b      	ldr	r0, [pc, #300]	; (8002dac <HAL_TIM_OC_DelayElapsedCallback+0x204>)
				SW2_CNT++;
 8002c80:	701f      	strb	r7, [r3, #0]
				HAL_GPIO_TogglePin(LD2_GPIO_PORT,LD2_PIN);
 8002c82:	f7fd ff7a 	bl	8000b7a <HAL_GPIO_TogglePin>
				if(PWM_CH2_FLAG == 0)
 8002c86:	7823      	ldrb	r3, [r4, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d14e      	bne.n	8002d2a <HAL_TIM_OC_DelayElapsedCallback+0x182>
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002c8c:	2104      	movs	r1, #4
 8002c8e:	484b      	ldr	r0, [pc, #300]	; (8002dbc <HAL_TIM_OC_DelayElapsedCallback+0x214>)
 8002c90:	f7fe fe7e 	bl	8001990 <HAL_TIM_PWM_Start>
					Motor_Dir(1);
 8002c94:	4638      	mov	r0, r7
					PWM_CH2_FLAG = 1;
 8002c96:	7027      	strb	r7, [r4, #0]
					Motor_Dir(1);
 8002c98:	f7ff fbf6 	bl	8002488 <Motor_Dir>
		if( SW3_STATE == 0 )
 8002c9c:	7833      	ldrb	r3, [r6, #0]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d15d      	bne.n	8002d5e <HAL_TIM_OC_DelayElapsedCallback+0x1b6>
			if(SW3_CNT == 0)
 8002ca2:	4b49      	ldr	r3, [pc, #292]	; (8002dc8 <HAL_TIM_OC_DelayElapsedCallback+0x220>)
 8002ca4:	781f      	ldrb	r7, [r3, #0]
 8002ca6:	b997      	cbnz	r7, 8002cce <HAL_TIM_OC_DelayElapsedCallback+0x126>
				SW3_CNT++;
 8002ca8:	2601      	movs	r6, #1
				if(PWM_CH3_FLAG == 0)
 8002caa:	4c48      	ldr	r4, [pc, #288]	; (8002dcc <HAL_TIM_OC_DelayElapsedCallback+0x224>)
				HAL_GPIO_TogglePin(LD3_GPIO_PORT,LD3_PIN);
 8002cac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cb0:	483e      	ldr	r0, [pc, #248]	; (8002dac <HAL_TIM_OC_DelayElapsedCallback+0x204>)
				SW3_CNT++;
 8002cb2:	701e      	strb	r6, [r3, #0]
				HAL_GPIO_TogglePin(LD3_GPIO_PORT,LD3_PIN);
 8002cb4:	f7fd ff61 	bl	8000b7a <HAL_GPIO_TogglePin>
				if(PWM_CH3_FLAG == 0)
 8002cb8:	7823      	ldrb	r3, [r4, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d147      	bne.n	8002d4e <HAL_TIM_OC_DelayElapsedCallback+0x1a6>
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002cbe:	2108      	movs	r1, #8
 8002cc0:	483e      	ldr	r0, [pc, #248]	; (8002dbc <HAL_TIM_OC_DelayElapsedCallback+0x214>)
 8002cc2:	f7fe fe65 	bl	8001990 <HAL_TIM_PWM_Start>
					Motor_Dir(1);
 8002cc6:	4630      	mov	r0, r6
					PWM_CH3_FLAG = 1;
 8002cc8:	7026      	strb	r6, [r4, #0]
					Motor_Dir(1);
 8002cca:	f7ff fbdd 	bl	8002488 <Motor_Dir>
		if( SW4_STATE == 0 )
 8002cce:	782b      	ldrb	r3, [r5, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d156      	bne.n	8002d82 <HAL_TIM_OC_DelayElapsedCallback+0x1da>
			if(SW4_CNT == 0)
 8002cd4:	4b3e      	ldr	r3, [pc, #248]	; (8002dd0 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002cd6:	781e      	ldrb	r6, [r3, #0]
 8002cd8:	2e00      	cmp	r6, #0
 8002cda:	d159      	bne.n	8002d90 <HAL_TIM_OC_DelayElapsedCallback+0x1e8>
				SW4_CNT++;
 8002cdc:	2501      	movs	r5, #1
				if(PWM_CH4_FLAG == 0) // not PWM CH1 OPERATED.
 8002cde:	4c3d      	ldr	r4, [pc, #244]	; (8002dd4 <HAL_TIM_OC_DelayElapsedCallback+0x22c>)
				HAL_GPIO_TogglePin(LD4_GPIO_PORT,LD4_PIN);
 8002ce0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ce4:	4830      	ldr	r0, [pc, #192]	; (8002da8 <HAL_TIM_OC_DelayElapsedCallback+0x200>)
				SW4_CNT++;
 8002ce6:	701d      	strb	r5, [r3, #0]
				HAL_GPIO_TogglePin(LD4_GPIO_PORT,LD4_PIN);
 8002ce8:	f7fd ff47 	bl	8000b7a <HAL_GPIO_TogglePin>
				if(PWM_CH4_FLAG == 0) // not PWM CH1 OPERATED.
 8002cec:	7823      	ldrb	r3, [r4, #0]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d13e      	bne.n	8002d70 <HAL_TIM_OC_DelayElapsedCallback+0x1c8>
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002cf2:	210c      	movs	r1, #12
 8002cf4:	4831      	ldr	r0, [pc, #196]	; (8002dbc <HAL_TIM_OC_DelayElapsedCallback+0x214>)
 8002cf6:	f7fe fe4b 	bl	8001990 <HAL_TIM_PWM_Start>
					PWM_CH4_FLAG = 1;
 8002cfa:	7025      	strb	r5, [r4, #0]
					Motor_Dir(1);
 8002cfc:	4628      	mov	r0, r5
}
 8002cfe:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
					Motor_Dir(1);
 8002d02:	f7ff bbc1 	b.w	8002488 <Motor_Dir>
				else if(PWM_CH1_FLAG == 1) //
 8002d06:	2901      	cmp	r1, #1
 8002d08:	d1ac      	bne.n	8002c64 <HAL_TIM_OC_DelayElapsedCallback+0xbc>
					HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8002d0a:	4649      	mov	r1, r9
 8002d0c:	482b      	ldr	r0, [pc, #172]	; (8002dbc <HAL_TIM_OC_DelayElapsedCallback+0x214>)
 8002d0e:	f7fe fe8d 	bl	8001a2c <HAL_TIM_PWM_Stop>
					PWM_CH1_FLAG = 0;
 8002d12:	f888 9000 	strb.w	r9, [r8]
 8002d16:	e7a5      	b.n	8002c64 <HAL_TIM_OC_DelayElapsedCallback+0xbc>
		else if ( SW1_STATE == 1)
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d1a3      	bne.n	8002c64 <HAL_TIM_OC_DelayElapsedCallback+0xbc>
			if(SW1_CNT != 0)
 8002d1c:	4b26      	ldr	r3, [pc, #152]	; (8002db8 <HAL_TIM_OC_DelayElapsedCallback+0x210>)
 8002d1e:	781a      	ldrb	r2, [r3, #0]
 8002d20:	2a00      	cmp	r2, #0
 8002d22:	d09f      	beq.n	8002c64 <HAL_TIM_OC_DelayElapsedCallback+0xbc>
				SW1_CNT = 0;
 8002d24:	2200      	movs	r2, #0
 8002d26:	701a      	strb	r2, [r3, #0]
 8002d28:	e79c      	b.n	8002c64 <HAL_TIM_OC_DelayElapsedCallback+0xbc>
				else if(PWM_CH2_FLAG == 1)
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d1b6      	bne.n	8002c9c <HAL_TIM_OC_DelayElapsedCallback+0xf4>
					HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8002d2e:	2104      	movs	r1, #4
 8002d30:	4822      	ldr	r0, [pc, #136]	; (8002dbc <HAL_TIM_OC_DelayElapsedCallback+0x214>)
 8002d32:	f7fe fe7b 	bl	8001a2c <HAL_TIM_PWM_Stop>
					PWM_CH2_FLAG = 0;
 8002d36:	f884 8000 	strb.w	r8, [r4]
 8002d3a:	e7af      	b.n	8002c9c <HAL_TIM_OC_DelayElapsedCallback+0xf4>
		else if ( SW2_STATE == 1)
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d1ad      	bne.n	8002c9c <HAL_TIM_OC_DelayElapsedCallback+0xf4>
			if(SW2_CNT != 0)
 8002d40:	4b1f      	ldr	r3, [pc, #124]	; (8002dc0 <HAL_TIM_OC_DelayElapsedCallback+0x218>)
 8002d42:	781a      	ldrb	r2, [r3, #0]
 8002d44:	2a00      	cmp	r2, #0
 8002d46:	d0a9      	beq.n	8002c9c <HAL_TIM_OC_DelayElapsedCallback+0xf4>
				SW2_CNT = 0;
 8002d48:	2200      	movs	r2, #0
 8002d4a:	701a      	strb	r2, [r3, #0]
 8002d4c:	e7a6      	b.n	8002c9c <HAL_TIM_OC_DelayElapsedCallback+0xf4>
				else if(PWM_CH3_FLAG == 1)
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d1bd      	bne.n	8002cce <HAL_TIM_OC_DelayElapsedCallback+0x126>
					HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002d52:	2108      	movs	r1, #8
 8002d54:	4819      	ldr	r0, [pc, #100]	; (8002dbc <HAL_TIM_OC_DelayElapsedCallback+0x214>)
 8002d56:	f7fe fe69 	bl	8001a2c <HAL_TIM_PWM_Stop>
					PWM_CH3_FLAG = 0;
 8002d5a:	7027      	strb	r7, [r4, #0]
 8002d5c:	e7b7      	b.n	8002cce <HAL_TIM_OC_DelayElapsedCallback+0x126>
		else if ( SW3_STATE == 1)
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d1b5      	bne.n	8002cce <HAL_TIM_OC_DelayElapsedCallback+0x126>
			if(SW3_CNT != 0)
 8002d62:	4b19      	ldr	r3, [pc, #100]	; (8002dc8 <HAL_TIM_OC_DelayElapsedCallback+0x220>)
 8002d64:	781a      	ldrb	r2, [r3, #0]
 8002d66:	2a00      	cmp	r2, #0
 8002d68:	d0b1      	beq.n	8002cce <HAL_TIM_OC_DelayElapsedCallback+0x126>
				SW3_CNT = 0;
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	701a      	strb	r2, [r3, #0]
 8002d6e:	e7ae      	b.n	8002cce <HAL_TIM_OC_DelayElapsedCallback+0x126>
				else if(PWM_CH4_FLAG == 1)
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d10d      	bne.n	8002d90 <HAL_TIM_OC_DelayElapsedCallback+0x1e8>
					HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8002d74:	210c      	movs	r1, #12
 8002d76:	4811      	ldr	r0, [pc, #68]	; (8002dbc <HAL_TIM_OC_DelayElapsedCallback+0x214>)
 8002d78:	f7fe fe58 	bl	8001a2c <HAL_TIM_PWM_Stop>
					PWM_CH4_FLAG = 0;
 8002d7c:	7026      	strb	r6, [r4, #0]
 8002d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		else if ( SW4_STATE == 1)
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d104      	bne.n	8002d90 <HAL_TIM_OC_DelayElapsedCallback+0x1e8>
			if(SW4_CNT != 0)
 8002d86:	4b12      	ldr	r3, [pc, #72]	; (8002dd0 <HAL_TIM_OC_DelayElapsedCallback+0x228>)
 8002d88:	781a      	ldrb	r2, [r3, #0]
 8002d8a:	b10a      	cbz	r2, 8002d90 <HAL_TIM_OC_DelayElapsedCallback+0x1e8>
				SW4_CNT = 0;
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	701a      	strb	r2, [r3, #0]
 8002d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d94:	40000800 	.word	0x40000800
 8002d98:	20000218 	.word	0x20000218
 8002d9c:	200004e8 	.word	0x200004e8
 8002da0:	200004e4 	.word	0x200004e4
 8002da4:	20000a40 	.word	0x20000a40
 8002da8:	40010800 	.word	0x40010800
 8002dac:	40010c00 	.word	0x40010c00
 8002db0:	20000248 	.word	0x20000248
 8002db4:	20000a41 	.word	0x20000a41
 8002db8:	20000201 	.word	0x20000201
 8002dbc:	20000a44 	.word	0x20000a44
 8002dc0:	20000202 	.word	0x20000202
 8002dc4:	200001fe 	.word	0x200001fe
 8002dc8:	20000203 	.word	0x20000203
 8002dcc:	200001ff 	.word	0x200001ff
 8002dd0:	20000204 	.word	0x20000204
 8002dd4:	20000200 	.word	0x20000200
 8002dd8:	20000a8c 	.word	0x20000a8c
 8002ddc:	200001fd 	.word	0x200001fd

08002de0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002de0:	4b12      	ldr	r3, [pc, #72]	; (8002e2c <HAL_MspInit+0x4c>)
{
 8002de2:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002de4:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002de6:	2005      	movs	r0, #5
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002de8:	f042 0201 	orr.w	r2, r2, #1
 8002dec:	619a      	str	r2, [r3, #24]
 8002dee:	699a      	ldr	r2, [r3, #24]
 8002df0:	f002 0201 	and.w	r2, r2, #1
 8002df4:	9200      	str	r2, [sp, #0]
 8002df6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002df8:	69da      	ldr	r2, [r3, #28]
 8002dfa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002dfe:	61da      	str	r2, [r3, #28]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002e00:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e02:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002e04:	4611      	mov	r1, r2
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e0a:	9301      	str	r3, [sp, #4]
 8002e0c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002e0e:	f7fd fd05 	bl	800081c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002e12:	2005      	movs	r0, #5
 8002e14:	f7fd fd36 	bl	8000884 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002e18:	4a05      	ldr	r2, [pc, #20]	; (8002e30 <HAL_MspInit+0x50>)
 8002e1a:	6853      	ldr	r3, [r2, #4]
 8002e1c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002e20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e24:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e26:	b003      	add	sp, #12
 8002e28:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	40010000 	.word	0x40010000

08002e34 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e34:	b510      	push	{r4, lr}
 8002e36:	4604      	mov	r4, r0
 8002e38:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e3a:	2210      	movs	r2, #16
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	a802      	add	r0, sp, #8
 8002e40:	f000 fba0 	bl	8003584 <memset>
  if(hadc->Instance==ADC1)
 8002e44:	6822      	ldr	r2, [r4, #0]
 8002e46:	4b10      	ldr	r3, [pc, #64]	; (8002e88 <HAL_ADC_MspInit+0x54>)
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d11b      	bne.n	8002e84 <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e4c:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8002e50:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA6     ------> ADC1_IN6 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e52:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e58:	619a      	str	r2, [r3, #24]
 8002e5a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e5c:	480b      	ldr	r0, [pc, #44]	; (8002e8c <HAL_ADC_MspInit+0x58>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e5e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002e62:	9200      	str	r2, [sp, #0]
 8002e64:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e66:	699a      	ldr	r2, [r3, #24]
 8002e68:	f042 0204 	orr.w	r2, r2, #4
 8002e6c:	619a      	str	r2, [r3, #24]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	f003 0304 	and.w	r3, r3, #4
 8002e74:	9301      	str	r3, [sp, #4]
 8002e76:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e78:	2340      	movs	r3, #64	; 0x40
 8002e7a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e80:	f7fd fd8e 	bl	80009a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002e84:	b006      	add	sp, #24
 8002e86:	bd10      	pop	{r4, pc}
 8002e88:	40012400 	.word	0x40012400
 8002e8c:	40010800 	.word	0x40010800

08002e90 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8002e90:	6803      	ldr	r3, [r0, #0]
{
 8002e92:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8002e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e98:	d112      	bne.n	8002ec0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e9a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002e9e:	69da      	ldr	r2, [r3, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ea0:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ea2:	f042 0201 	orr.w	r2, r2, #1
 8002ea6:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ea8:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002eaa:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002eac:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	9301      	str	r3, [sp, #4]
 8002eb4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002eb6:	f7fd fcb1 	bl	800081c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002eba:	201c      	movs	r0, #28
 8002ebc:	f7fd fce2 	bl	8000884 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002ec0:	b003      	add	sp, #12
 8002ec2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08002ec8 <HAL_UART_MspInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec8:	2210      	movs	r2, #16
{
 8002eca:	b510      	push	{r4, lr}
 8002ecc:	4604      	mov	r4, r0
 8002ece:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed0:	eb0d 0002 	add.w	r0, sp, r2
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	f000 fb55 	bl	8003584 <memset>
  if(huart->Instance==USART1)
 8002eda:	6823      	ldr	r3, [r4, #0]
 8002edc:	4a27      	ldr	r2, [pc, #156]	; (8002f7c <HAL_UART_MspInit+0xb4>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d129      	bne.n	8002f36 <HAL_UART_MspInit+0x6e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ee2:	4b27      	ldr	r3, [pc, #156]	; (8002f80 <HAL_UART_MspInit+0xb8>)
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee4:	a904      	add	r1, sp, #16
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ee6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee8:	4826      	ldr	r0, [pc, #152]	; (8002f84 <HAL_UART_MspInit+0xbc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002eea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002eee:	619a      	str	r2, [r3, #24]
 8002ef0:	699a      	ldr	r2, [r3, #24]
 8002ef2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002ef6:	9200      	str	r2, [sp, #0]
 8002ef8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002efa:	699a      	ldr	r2, [r3, #24]
 8002efc:	f042 0204 	orr.w	r2, r2, #4
 8002f00:	619a      	str	r2, [r3, #24]
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	9301      	str	r3, [sp, #4]
 8002f0a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f10:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f12:	2302      	movs	r3, #2
 8002f14:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f16:	2303      	movs	r3, #3
 8002f18:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f1a:	f7fd fd41 	bl	80009a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002f22:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f24:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f26:	a904      	add	r1, sp, #16
 8002f28:	4816      	ldr	r0, [pc, #88]	; (8002f84 <HAL_UART_MspInit+0xbc>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f2a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f2c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f2e:	f7fd fd37 	bl	80009a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f32:	b008      	add	sp, #32
 8002f34:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART2)
 8002f36:	4a14      	ldr	r2, [pc, #80]	; (8002f88 <HAL_UART_MspInit+0xc0>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d1fa      	bne.n	8002f32 <HAL_UART_MspInit+0x6a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f3c:	4b10      	ldr	r3, [pc, #64]	; (8002f80 <HAL_UART_MspInit+0xb8>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f3e:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f40:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f42:	4810      	ldr	r0, [pc, #64]	; (8002f84 <HAL_UART_MspInit+0xbc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f44:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002f48:	61da      	str	r2, [r3, #28]
 8002f4a:	69da      	ldr	r2, [r3, #28]
 8002f4c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002f50:	9202      	str	r2, [sp, #8]
 8002f52:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f54:	699a      	ldr	r2, [r3, #24]
 8002f56:	f042 0204 	orr.w	r2, r2, #4
 8002f5a:	619a      	str	r2, [r3, #24]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	f003 0304 	and.w	r3, r3, #4
 8002f62:	9303      	str	r3, [sp, #12]
 8002f64:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002f66:	2304      	movs	r3, #4
 8002f68:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f72:	f7fd fd15 	bl	80009a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002f76:	2308      	movs	r3, #8
 8002f78:	e7d3      	b.n	8002f22 <HAL_UART_MspInit+0x5a>
 8002f7a:	bf00      	nop
 8002f7c:	40013800 	.word	0x40013800
 8002f80:	40021000 	.word	0x40021000
 8002f84:	40010800 	.word	0x40010800
 8002f88:	40004400 	.word	0x40004400

08002f8c <NMI_Handler>:
 8002f8c:	4770      	bx	lr

08002f8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f8e:	e7fe      	b.n	8002f8e <HardFault_Handler>

08002f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f90:	e7fe      	b.n	8002f90 <MemManage_Handler>

08002f92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f92:	e7fe      	b.n	8002f92 <BusFault_Handler>

08002f94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f94:	e7fe      	b.n	8002f94 <UsageFault_Handler>

08002f96 <SVC_Handler>:
 8002f96:	4770      	bx	lr

08002f98 <DebugMon_Handler>:
 8002f98:	4770      	bx	lr

08002f9a <PendSV_Handler>:
 8002f9a:	4770      	bx	lr

08002f9c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f9c:	f7fd b916 	b.w	80001cc <HAL_IncTick>

08002fa0 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002fa0:	4770      	bx	lr
	...

08002fa4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002fa4:	4801      	ldr	r0, [pc, #4]	; (8002fac <TIM2_IRQHandler+0x8>)
 8002fa6:	f7fe ba37 	b.w	8001418 <HAL_TIM_IRQHandler>
 8002faa:	bf00      	nop
 8002fac:	20000a44 	.word	0x20000a44

08002fb0 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002fb0:	4801      	ldr	r0, [pc, #4]	; (8002fb8 <TIM4_IRQHandler+0x8>)
 8002fb2:	f7fe ba31 	b.w	8001418 <HAL_TIM_IRQHandler>
 8002fb6:	bf00      	nop
 8002fb8:	20000250 	.word	0x20000250

08002fbc <EXTI15_10_IRQHandler>:
/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler(void)
{


  HAL_GPIO_EXTI_IRQHandler(SW4_PIN);
 8002fbc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002fc0:	f7fd bde4 	b.w	8000b8c <HAL_GPIO_EXTI_IRQHandler>

08002fc4 <EXTI9_5_IRQHandler>:
}
void EXTI9_5_IRQHandler(void)
{


  HAL_GPIO_EXTI_IRQHandler(SW1_PIN);
 8002fc4:	2080      	movs	r0, #128	; 0x80
 8002fc6:	f7fd bde1 	b.w	8000b8c <HAL_GPIO_EXTI_IRQHandler>

08002fca <EXTI0_IRQHandler>:
}
void EXTI0_IRQHandler(void)
{


  HAL_GPIO_EXTI_IRQHandler(SW2_PIN);
 8002fca:	2001      	movs	r0, #1
 8002fcc:	f7fd bdde 	b.w	8000b8c <HAL_GPIO_EXTI_IRQHandler>

08002fd0 <EXTI1_IRQHandler>:
}
void EXTI1_IRQHandler(void)
{


  HAL_GPIO_EXTI_IRQHandler(SW3_PIN);
 8002fd0:	2002      	movs	r0, #2
 8002fd2:	f7fd bddb 	b.w	8000b8c <HAL_GPIO_EXTI_IRQHandler>
	...

08002fd8 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fd8:	4801      	ldr	r0, [pc, #4]	; (8002fe0 <USART1_IRQHandler+0x8>)
 8002fda:	f7fe bfb5 	b.w	8001f48 <HAL_UART_IRQHandler>
 8002fde:	bf00      	nop
 8002fe0:	200009fc 	.word	0x200009fc

08002fe4 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002fe4:	4801      	ldr	r0, [pc, #4]	; (8002fec <USART3_IRQHandler+0x8>)
 8002fe6:	f7fe bfaf 	b.w	8001f48 <HAL_UART_IRQHandler>
 8002fea:	bf00      	nop
 8002fec:	20000298 	.word	0x20000298

08002ff0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ff0:	b570      	push	{r4, r5, r6, lr}
 8002ff2:	460e      	mov	r6, r1
 8002ff4:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ff6:	460c      	mov	r4, r1
 8002ff8:	1ba3      	subs	r3, r4, r6
 8002ffa:	429d      	cmp	r5, r3
 8002ffc:	dc01      	bgt.n	8003002 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8002ffe:	4628      	mov	r0, r5
 8003000:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8003002:	f3af 8000 	nop.w
 8003006:	f804 0b01 	strb.w	r0, [r4], #1
 800300a:	e7f5      	b.n	8002ff8 <_read+0x8>

0800300c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800300c:	b570      	push	{r4, r5, r6, lr}
 800300e:	460e      	mov	r6, r1
 8003010:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003012:	460c      	mov	r4, r1
 8003014:	1ba3      	subs	r3, r4, r6
 8003016:	429d      	cmp	r5, r3
 8003018:	dc01      	bgt.n	800301e <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 800301a:	4628      	mov	r0, r5
 800301c:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 800301e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003022:	f7ff f9f9 	bl	8002418 <__io_putchar>
 8003026:	e7f5      	b.n	8003014 <_write+0x8>

08003028 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8003028:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800302a:	4b0a      	ldr	r3, [pc, #40]	; (8003054 <_sbrk+0x2c>)
{
 800302c:	4602      	mov	r2, r0
	if (heap_end == 0)
 800302e:	6819      	ldr	r1, [r3, #0]
 8003030:	b909      	cbnz	r1, 8003036 <_sbrk+0xe>
		heap_end = &end;
 8003032:	4909      	ldr	r1, [pc, #36]	; (8003058 <_sbrk+0x30>)
 8003034:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8003036:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8003038:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800303a:	4402      	add	r2, r0
 800303c:	428a      	cmp	r2, r1
 800303e:	d906      	bls.n	800304e <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003040:	f000 fa76 	bl	8003530 <__errno>
 8003044:	230c      	movs	r3, #12
 8003046:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003048:	f04f 30ff 	mov.w	r0, #4294967295
 800304c:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800304e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003050:	bd08      	pop	{r3, pc}
 8003052:	bf00      	nop
 8003054:	20000208 	.word	0x20000208
 8003058:	20000a94 	.word	0x20000a94

0800305c <_close>:

int _close(int file)
{
	return -1;
}
 800305c:	f04f 30ff 	mov.w	r0, #4294967295
 8003060:	4770      	bx	lr

08003062 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003062:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8003066:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8003068:	604b      	str	r3, [r1, #4]
}
 800306a:	4770      	bx	lr

0800306c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800306c:	2001      	movs	r0, #1
 800306e:	4770      	bx	lr

08003070 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003070:	2000      	movs	r0, #0
 8003072:	4770      	bx	lr

08003074 <SystemClock_Config>:





  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003074:	2228      	movs	r2, #40	; 0x28
{
 8003076:	b510      	push	{r4, lr}
 8003078:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800307a:	2100      	movs	r1, #0
 800307c:	eb0d 0002 	add.w	r0, sp, r2
 8003080:	f000 fa80 	bl	8003584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003084:	2214      	movs	r2, #20
 8003086:	2100      	movs	r1, #0
 8003088:	eb0d 0002 	add.w	r0, sp, r2
 800308c:	f000 fa7a 	bl	8003584 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003090:	2100      	movs	r1, #0
 8003092:	2210      	movs	r2, #16
 8003094:	a801      	add	r0, sp, #4
 8003096:	f000 fa75 	bl	8003584 <memset>




  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800309a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800309e:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030a0:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030a2:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030a4:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80030a6:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80030aa:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80030ac:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80030ae:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80030b0:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030b2:	9411      	str	r4, [sp, #68]	; 0x44
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80030b4:	f7fd fd76 	bl	8000ba4 <HAL_RCC_OscConfig>


  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030b8:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80030ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030be:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030c0:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80030c2:	4621      	mov	r1, r4
 80030c4:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030c6:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030c8:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80030ca:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030cc:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80030ce:	f7fd ff43 	bl	8000f58 <HAL_RCC_ClockConfig>
 80030d2:	b100      	cbz	r0, 80030d6 <SystemClock_Config+0x62>

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80030d4:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80030d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 80030da:	a801      	add	r0, sp, #4
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80030dc:	9303      	str	r3, [sp, #12]
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 80030de:	f7fd fff9 	bl	80010d4 <HAL_RCCEx_PeriphCLKConfig>


}
 80030e2:	b014      	add	sp, #80	; 0x50
 80030e4:	bd10      	pop	{r4, pc}

080030e6 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80030e6:	4770      	bx	lr

080030e8 <MX_TIM2_Init>:




void MX_TIM2_Init(uint16_t PSC, uint16_t ARR, uint16_t CCR)
{
 80030e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

		GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ec:	2410      	movs	r4, #16

		TIM_OC_InitTypeDef sConfigOC = {0};
 80030ee:	f04f 0b1c 	mov.w	fp, #28
		TIM_ClockConfigTypeDef sClockSourceConfig = {0};
		TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030f2:	2500      	movs	r5, #0
{
 80030f4:	b095      	sub	sp, #84	; 0x54
 80030f6:	4681      	mov	r9, r0
 80030f8:	4688      	mov	r8, r1
 80030fa:	4617      	mov	r7, r2
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030fc:	2100      	movs	r1, #0
 80030fe:	4622      	mov	r2, r4
 8003100:	a805      	add	r0, sp, #20
 8003102:	f000 fa3f 	bl	8003584 <memset>
		TIM_OC_InitTypeDef sConfigOC = {0};
 8003106:	465a      	mov	r2, fp
 8003108:	2100      	movs	r1, #0
 800310a:	a80d      	add	r0, sp, #52	; 0x34
 800310c:	f000 fa3a 	bl	8003584 <memset>
		TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003110:	4622      	mov	r2, r4
 8003112:	2100      	movs	r1, #0

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003114:	4c41      	ldr	r4, [pc, #260]	; (800321c <MX_TIM2_Init+0x134>)
		TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003116:	a809      	add	r0, sp, #36	; 0x24
 8003118:	f000 fa34 	bl	8003584 <memset>
		TIM_MasterConfigTypeDef sMasterConfig = {0};
 800311c:	9503      	str	r5, [sp, #12]
 800311e:	9504      	str	r5, [sp, #16]
	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003120:	69a3      	ldr	r3, [r4, #24]
	    PA3     ------>  TIM2_CH4  < EN0 >
	    PA15     ------> TIM2_CH1  < EN2 >
	    PB3     ------>  TIM2_CH2  < EN3 >
	    */
	    GPIO_InitStruct.Pin = EN0_PIN|EN1_PIN|EN2_PIN;
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003122:	2602      	movs	r6, #2
	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003124:	f043 0304 	orr.w	r3, r3, #4
 8003128:	61a3      	str	r3, [r4, #24]
 800312a:	69a3      	ldr	r3, [r4, #24]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	    GPIO_InitStruct.Pin = EN3_PIN;
 800312c:	f04f 0a08 	mov.w	sl, #8
	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	9300      	str	r3, [sp, #0]
 8003136:	9b00      	ldr	r3, [sp, #0]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003138:	69a3      	ldr	r3, [r4, #24]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800313a:	a905      	add	r1, sp, #20
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 800313c:	f043 0308 	orr.w	r3, r3, #8
 8003140:	61a3      	str	r3, [r4, #24]
 8003142:	69a3      	ldr	r3, [r4, #24]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003144:	4836      	ldr	r0, [pc, #216]	; (8003220 <MX_TIM2_Init+0x138>)
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003146:	f003 0308 	and.w	r3, r3, #8
 800314a:	9301      	str	r3, [sp, #4]
 800314c:	9b01      	ldr	r3, [sp, #4]
	    GPIO_InitStruct.Pin = EN0_PIN|EN1_PIN|EN2_PIN;
 800314e:	f248 030c 	movw	r3, #32780	; 0x800c
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003152:	9606      	str	r6, [sp, #24]
	    GPIO_InitStruct.Pin = EN0_PIN|EN1_PIN|EN2_PIN;
 8003154:	9305      	str	r3, [sp, #20]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003156:	9608      	str	r6, [sp, #32]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003158:	f7fd fc22 	bl	80009a0 <HAL_GPIO_Init>
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800315c:	a905      	add	r1, sp, #20
 800315e:	4831      	ldr	r0, [pc, #196]	; (8003224 <MX_TIM2_Init+0x13c>)
	    GPIO_InitStruct.Pin = EN3_PIN;
 8003160:	f8cd a014 	str.w	sl, [sp, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003164:	9606      	str	r6, [sp, #24]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003166:	9608      	str	r6, [sp, #32]
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003168:	f7fd fc1a 	bl	80009a0 <HAL_GPIO_Init>

	    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800316c:	4a2e      	ldr	r2, [pc, #184]	; (8003228 <MX_TIM2_Init+0x140>)



	       __HAL_RCC_TIM2_CLK_ENABLE();
	       /* TIM2 interrupt Init */
	       HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800316e:	4629      	mov	r1, r5
	    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003170:	6853      	ldr	r3, [r2, #4]
	       HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003172:	4658      	mov	r0, fp
	    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003174:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003178:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800317c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003180:	6053      	str	r3, [r2, #4]
	       __HAL_RCC_TIM2_CLK_ENABLE();
 8003182:	69e3      	ldr	r3, [r4, #28]
	       HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003184:	462a      	mov	r2, r5
	       __HAL_RCC_TIM2_CLK_ENABLE();
 8003186:	f043 0301 	orr.w	r3, r3, #1
 800318a:	61e3      	str	r3, [r4, #28]
 800318c:	69e3      	ldr	r3, [r4, #28]





  htim2.Instance = TIM2;
 800318e:	4c27      	ldr	r4, [pc, #156]	; (800322c <MX_TIM2_Init+0x144>)
	       __HAL_RCC_TIM2_CLK_ENABLE();
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	9302      	str	r3, [sp, #8]
 8003196:	9b02      	ldr	r3, [sp, #8]
	       HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003198:	f7fd fb40 	bl	800081c <HAL_NVIC_SetPriority>
	       HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800319c:	4658      	mov	r0, fp
 800319e:	f7fd fb71 	bl	8000884 <HAL_NVIC_EnableIRQ>
  htim2.Instance = TIM2;
 80031a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80031a6:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = PSC - 1;
 80031a8:	f109 33ff 	add.w	r3, r9, #4294967295
 80031ac:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = ARR - 1;
 80031ae:	f108 33ff 	add.w	r3, r8, #4294967295
 80031b2:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031b4:	2380      	movs	r3, #128	; 0x80
  HAL_TIM_Base_Init(&htim2);
 80031b6:	4620      	mov	r0, r4
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031b8:	61a3      	str	r3, [r4, #24]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ba:	60a5      	str	r5, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031bc:	6125      	str	r5, [r4, #16]
  HAL_TIM_Base_Init(&htim2);
 80031be:	f7fe fa05 	bl	80015cc <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 80031c6:	a909      	add	r1, sp, #36	; 0x24
 80031c8:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031ca:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 80031cc:	f7fe fb3e 	bl	800184c <HAL_TIM_ConfigClockSource>
  HAL_TIM_PWM_Init(&htim2);
 80031d0:	4620      	mov	r0, r4
 80031d2:	f7fe fa53 	bl	800167c <HAL_TIM_PWM_Init>



  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 80031d6:	a903      	add	r1, sp, #12
 80031d8:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031da:	9503      	str	r5, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031dc:	9504      	str	r5, [sp, #16]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 80031de:	f7fe fd27 	bl	8001c30 <HAL_TIMEx_MasterConfigSynchronization>



  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80031e2:	2370      	movs	r3, #112	; 0x70
  sConfigOC.Pulse = CCR - 1;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;

  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 80031e4:	462a      	mov	r2, r5
 80031e6:	a90d      	add	r1, sp, #52	; 0x34
  sConfigOC.Pulse = CCR - 1;
 80031e8:	3f01      	subs	r7, #1
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 80031ea:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80031ec:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.Pulse = CCR - 1;
 80031ee:	970e      	str	r7, [sp, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80031f0:	960f      	str	r6, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031f2:	9511      	str	r5, [sp, #68]	; 0x44
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 80031f4:	f7fe fac3 	bl	800177e <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 80031f8:	a90d      	add	r1, sp, #52	; 0x34
 80031fa:	2204      	movs	r2, #4
 80031fc:	4620      	mov	r0, r4
 80031fe:	f7fe fabe 	bl	800177e <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8003202:	4652      	mov	r2, sl
 8003204:	a90d      	add	r1, sp, #52	; 0x34
 8003206:	4620      	mov	r0, r4
 8003208:	f7fe fab9 	bl	800177e <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 800320c:	220c      	movs	r2, #12
 800320e:	a90d      	add	r1, sp, #52	; 0x34
 8003210:	4620      	mov	r0, r4
 8003212:	f7fe fab4 	bl	800177e <HAL_TIM_PWM_ConfigChannel>



}
 8003216:	b015      	add	sp, #84	; 0x54
 8003218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800321c:	40021000 	.word	0x40021000
 8003220:	40010800 	.word	0x40010800
 8003224:	40010c00 	.word	0x40010c00
 8003228:	40010000 	.word	0x40010000
 800322c:	20000a44 	.word	0x20000a44

08003230 <MX_TIM4_Init>:




void MX_TIM4_Init(uint16_t PSC, uint16_t CCR, uint16_t ARR)
{
 8003230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003234:	b08e      	sub	sp, #56	; 0x38
 8003236:	4680      	mov	r8, r0
 8003238:	460e      	mov	r6, r1
 800323a:	4617      	mov	r7, r2



	 TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800323c:	2100      	movs	r1, #0
 800323e:	2210      	movs	r2, #16
 8003240:	a803      	add	r0, sp, #12
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003242:	2400      	movs	r4, #0
	 TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003244:	f000 f99e 	bl	8003584 <memset>
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8003248:	221c      	movs	r2, #28
 800324a:	4621      	mov	r1, r4
 800324c:	eb0d 0002 	add.w	r0, sp, r2
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003250:	9401      	str	r4, [sp, #4]
 8003252:	9402      	str	r4, [sp, #8]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8003254:	f000 f996 	bl	8003584 <memset>


   __HAL_RCC_TIM4_CLK_ENABLE();
 8003258:	4b1e      	ldr	r3, [pc, #120]	; (80032d4 <MX_TIM4_Init+0xa4>)
   HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800325a:	4621      	mov	r1, r4
   __HAL_RCC_TIM4_CLK_ENABLE();
 800325c:	69da      	ldr	r2, [r3, #28]
   HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800325e:	201e      	movs	r0, #30
   __HAL_RCC_TIM4_CLK_ENABLE();
 8003260:	f042 0204 	orr.w	r2, r2, #4
 8003264:	61da      	str	r2, [r3, #28]
 8003266:	69db      	ldr	r3, [r3, #28]
   HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003268:	4622      	mov	r2, r4
   __HAL_RCC_TIM4_CLK_ENABLE();
 800326a:	f003 0304 	and.w	r3, r3, #4
 800326e:	9300      	str	r3, [sp, #0]
 8003270:	9b00      	ldr	r3, [sp, #0]
   HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003272:	f7fd fad3 	bl	800081c <HAL_NVIC_SetPriority>
   HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003276:	201e      	movs	r0, #30
 8003278:	f7fd fb04 	bl	8000884 <HAL_NVIC_EnableIRQ>

  htim4.Instance = TIM4;
 800327c:	4d16      	ldr	r5, [pc, #88]	; (80032d8 <MX_TIM4_Init+0xa8>)
 800327e:	4b17      	ldr	r3, [pc, #92]	; (80032dc <MX_TIM4_Init+0xac>)
  htim4.Init.Prescaler = PSC - 1;
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = ARR - 1;
 8003280:	3f01      	subs	r7, #1
  htim4.Instance = TIM4;
 8003282:	602b      	str	r3, [r5, #0]
  htim4.Init.Prescaler = PSC - 1;
 8003284:	f108 33ff 	add.w	r3, r8, #4294967295
 8003288:	606b      	str	r3, [r5, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800328a:	2380      	movs	r3, #128	; 0x80
  HAL_TIM_Base_Init(&htim4);
 800328c:	4628      	mov	r0, r5
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800328e:	61ab      	str	r3, [r5, #24]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003290:	60ac      	str	r4, [r5, #8]
  htim4.Init.Period = ARR - 1;
 8003292:	60ef      	str	r7, [r5, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003294:	612c      	str	r4, [r5, #16]
  HAL_TIM_Base_Init(&htim4);
 8003296:	f7fe f999 	bl	80015cc <HAL_TIM_Base_Init>


  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800329a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800329e:	a903      	add	r1, sp, #12
 80032a0:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032a2:	9303      	str	r3, [sp, #12]
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 80032a4:	f7fe fad2 	bl	800184c <HAL_TIM_ConfigClockSource>
  HAL_TIM_OC_Init(&htim4);
 80032a8:	4628      	mov	r0, r5
 80032aa:	f7fe f9bb 	bl	8001624 <HAL_TIM_OC_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 80032ae:	a901      	add	r1, sp, #4
 80032b0:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032b2:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032b4:	9402      	str	r4, [sp, #8]



  sConfigOC.OCMode = TIM_OCMODE_TIMING;
  sConfigOC.Pulse = CCR - 1;
 80032b6:	3e01      	subs	r6, #1
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 80032b8:	f7fe fcba 	bl	8001c30 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;


  HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80032bc:	4622      	mov	r2, r4
 80032be:	a907      	add	r1, sp, #28
 80032c0:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80032c2:	9407      	str	r4, [sp, #28]
  sConfigOC.Pulse = CCR - 1;
 80032c4:	9608      	str	r6, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032c6:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032c8:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80032ca:	f7fe fa2f 	bl	800172c <HAL_TIM_OC_ConfigChannel>





}
 80032ce:	b00e      	add	sp, #56	; 0x38
 80032d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032d4:	40021000 	.word	0x40021000
 80032d8:	20000250 	.word	0x20000250
 80032dc:	40000800 	.word	0x40000800

080032e0 <analogWrite>:

void analogWrite( uint16_t pwm_resolution )
{


	uint16_t tim2_arr = TIM2 -> ARR;
 80032e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80032e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	uint16_t  TIM2_CCR =  floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );

	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;


	if( pwm_resolution != 0 )
 80032e6:	b138      	cbz	r0, 80032f8 <analogWrite+0x18>
	uint16_t  TIM2_CCR =  floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );
 80032e8:	b292      	uxth	r2, r2
 80032ea:	fb02 0000 	mla	r0, r2, r0, r0
 80032ee:	220a      	movs	r2, #10
 80032f0:	fb90 f0f2 	sdiv	r0, r0, r2
 80032f4:	3801      	subs	r0, #1
	{


		TIM2 -> CCR1  =  TIM2_CCR;
 80032f6:	b280      	uxth	r0, r0
	else if ( pwm_resolution == 0 )
	{

		//  HAL_TIM_Base_Stop(&htim2);

		TIM2 -> CCR1 = 0;
 80032f8:	6358      	str	r0, [r3, #52]	; 0x34
		TIM2 -> CCR2 = 0;
 80032fa:	6398      	str	r0, [r3, #56]	; 0x38
		TIM2 -> CCR3 = 0;
 80032fc:	63d8      	str	r0, [r3, #60]	; 0x3c
		TIM2 -> CCR4  = 0;
 80032fe:	6418      	str	r0, [r3, #64]	; 0x40
 8003300:	4770      	bx	lr

08003302 <analogWrite_ch1>:

void analogWrite_ch1( uint32_t pwm_resolution )
{


	uint32_t tim2_arr = TIM2 -> ARR;
 8003302:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 8003306:	280a      	cmp	r0, #10
	uint32_t tim2_arr = TIM2 -> ARR;
 8003308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 800330a:	d80a      	bhi.n	8003322 <analogWrite_ch1+0x20>

	if(pwm_resolution != 0 )
 800330c:	b138      	cbz	r0, 800331e <analogWrite_ch1+0x1c>
	{


	  TIM2 -> CCR1 =   floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );
 800330e:	230a      	movs	r3, #10
 8003310:	fb02 0000 	mla	r0, r2, r0, r0
 8003314:	fbb0 f0f3 	udiv	r0, r0, r3
 8003318:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800331c:	3801      	subs	r0, #1
	else if ( pwm_resolution == 0 )
	{



		TIM2 -> CCR1 = 0;
 800331e:	6358      	str	r0, [r3, #52]	; 0x34
 8003320:	4770      	bx	lr
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 8003322:	200a      	movs	r0, #10
 8003324:	e7f3      	b.n	800330e <analogWrite_ch1+0xc>

08003326 <analogWrite_ch2>:

void analogWrite_ch2( uint32_t pwm_resolution )
{


	uint32_t tim2_arr = TIM2 -> ARR;
 8003326:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 800332a:	280a      	cmp	r0, #10
	uint32_t tim2_arr = TIM2 -> ARR;
 800332c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 800332e:	d80a      	bhi.n	8003346 <analogWrite_ch2+0x20>

	if(pwm_resolution != 0 )
 8003330:	b138      	cbz	r0, 8003342 <analogWrite_ch2+0x1c>
	{


	  TIM2 -> CCR2 =   floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );
 8003332:	230a      	movs	r3, #10
 8003334:	fb02 0000 	mla	r0, r2, r0, r0
 8003338:	fbb0 f0f3 	udiv	r0, r0, r3
 800333c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003340:	3801      	subs	r0, #1
	else if ( pwm_resolution == 0 )
	{



		TIM2 -> CCR2 = 0;
 8003342:	6398      	str	r0, [r3, #56]	; 0x38
 8003344:	4770      	bx	lr
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 8003346:	200a      	movs	r0, #10
 8003348:	e7f3      	b.n	8003332 <analogWrite_ch2+0xc>

0800334a <analogWrite_ch3>:

void analogWrite_ch3( uint32_t pwm_resolution )
{


	uint32_t tim2_arr = TIM2 -> ARR;
 800334a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 800334e:	280a      	cmp	r0, #10
	uint32_t tim2_arr = TIM2 -> ARR;
 8003350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 8003352:	d80a      	bhi.n	800336a <analogWrite_ch3+0x20>

	if(pwm_resolution != 0 )
 8003354:	b138      	cbz	r0, 8003366 <analogWrite_ch3+0x1c>
	{


	  TIM2 -> CCR3 =   floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );
 8003356:	230a      	movs	r3, #10
 8003358:	fb02 0000 	mla	r0, r2, r0, r0
 800335c:	fbb0 f0f3 	udiv	r0, r0, r3
 8003360:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003364:	3801      	subs	r0, #1
	else if ( pwm_resolution == 0 )
	{



		TIM2 -> CCR3 = 0;
 8003366:	63d8      	str	r0, [r3, #60]	; 0x3c
 8003368:	4770      	bx	lr
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 800336a:	200a      	movs	r0, #10
 800336c:	e7f3      	b.n	8003356 <analogWrite_ch3+0xc>

0800336e <analogWrite_ch4>:

void analogWrite_ch4( uint32_t pwm_resolution )
{


	uint32_t tim2_arr = TIM2 -> ARR;
 800336e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 8003372:	280a      	cmp	r0, #10
	uint32_t tim2_arr = TIM2 -> ARR;
 8003374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 8003376:	d80a      	bhi.n	800338e <analogWrite_ch4+0x20>

	if(pwm_resolution != 0 )
 8003378:	b138      	cbz	r0, 800338a <analogWrite_ch4+0x1c>
	{


	  TIM2 -> CCR4 =   floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );
 800337a:	230a      	movs	r3, #10
 800337c:	fb02 0000 	mla	r0, r2, r0, r0
 8003380:	fbb0 f0f3 	udiv	r0, r0, r3
 8003384:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003388:	3801      	subs	r0, #1
	else if ( pwm_resolution == 0 )
	{



		TIM2 -> CCR4 = 0;
 800338a:	6418      	str	r0, [r3, #64]	; 0x40
 800338c:	4770      	bx	lr
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 800338e:	200a      	movs	r0, #10
 8003390:	e7f3      	b.n	800337a <analogWrite_ch4+0xc>
	...

08003394 <MX_USART1_UART_Init>:




void MX_USART1_UART_Init(int BaudRate)
{
 8003394:	b570      	push	{r4, r5, r6, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	4605      	mov	r5, r0


   /* UART1 ---> USB TO TTL */
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800339a:	2210      	movs	r2, #16
 800339c:	2100      	movs	r1, #0
 800339e:	a802      	add	r0, sp, #8
 80033a0:	f000 f8f0 	bl	8003584 <memset>


	__HAL_RCC_USART1_CLK_ENABLE();
 80033a4:	4b20      	ldr	r3, [pc, #128]	; (8003428 <MX_USART1_UART_Init+0x94>)
		PA10     ------> USART1_RX
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033a6:	4e21      	ldr	r6, [pc, #132]	; (800342c <MX_USART1_UART_Init+0x98>)
	__HAL_RCC_USART1_CLK_ENABLE();
 80033a8:	699a      	ldr	r2, [r3, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033aa:	a902      	add	r1, sp, #8
	__HAL_RCC_USART1_CLK_ENABLE();
 80033ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033b0:	619a      	str	r2, [r3, #24]
 80033b2:	699a      	ldr	r2, [r3, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033b4:	4630      	mov	r0, r6
	__HAL_RCC_USART1_CLK_ENABLE();
 80033b6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80033ba:	9200      	str	r2, [sp, #0]
 80033bc:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80033be:	699a      	ldr	r2, [r3, #24]

	GPIO_InitStruct.Pin = GPIO_PIN_10;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033c0:	2400      	movs	r4, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80033c2:	f042 0204 	orr.w	r2, r2, #4
 80033c6:	619a      	str	r2, [r3, #24]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	f003 0304 	and.w	r3, r3, #4
 80033ce:	9301      	str	r3, [sp, #4]
 80033d0:	9b01      	ldr	r3, [sp, #4]
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 80033d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80033d6:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d8:	2302      	movs	r3, #2
 80033da:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033dc:	2303      	movs	r3, #3
 80033de:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e0:	f7fd fade 	bl	80009a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 80033e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033e8:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033ea:	2301      	movs	r3, #1
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ec:	a902      	add	r1, sp, #8
 80033ee:	4630      	mov	r0, r6
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033f0:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033f2:	9403      	str	r4, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033f4:	f7fd fad4 	bl	80009a0 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80033f8:	4622      	mov	r2, r4
 80033fa:	4621      	mov	r1, r4
 80033fc:	2025      	movs	r0, #37	; 0x25
 80033fe:	f7fd fa0d 	bl	800081c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003402:	2025      	movs	r0, #37	; 0x25
 8003404:	f7fd fa3e 	bl	8000884 <HAL_NVIC_EnableIRQ>


  huart1.Instance = USART1;
 8003408:	4809      	ldr	r0, [pc, #36]	; (8003430 <MX_USART1_UART_Init+0x9c>)
 800340a:	4b0a      	ldr	r3, [pc, #40]	; (8003434 <MX_USART1_UART_Init+0xa0>)
  huart1.Init.BaudRate = BaudRate;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800340c:	6084      	str	r4, [r0, #8]
  huart1.Init.BaudRate = BaudRate;
 800340e:	e880 0028 	stmia.w	r0, {r3, r5}
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003412:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003414:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003416:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003418:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800341a:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800341c:	61c4      	str	r4, [r0, #28]
  HAL_UART_Init(&huart1);
 800341e:	f7fe fcb3 	bl	8001d88 <HAL_UART_Init>



}
 8003422:	b006      	add	sp, #24
 8003424:	bd70      	pop	{r4, r5, r6, pc}
 8003426:	bf00      	nop
 8003428:	40021000 	.word	0x40021000
 800342c:	40010800 	.word	0x40010800
 8003430:	200009fc 	.word	0x200009fc
 8003434:	40013800 	.word	0x40013800

08003438 <MX_USART3_UART_Init>:




void MX_USART3_UART_Init(int BaudRate)
{
 8003438:	b570      	push	{r4, r5, r6, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	4605      	mov	r5, r0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800343e:	2210      	movs	r2, #16
 8003440:	2100      	movs	r1, #0
 8003442:	a802      	add	r0, sp, #8
 8003444:	f000 f89e 	bl	8003584 <memset>


   /* UART3 ---> BLUETOOTH */
	__HAL_RCC_USART3_CLK_ENABLE();
 8003448:	4b20      	ldr	r3, [pc, #128]	; (80034cc <MX_USART3_UART_Init+0x94>)
	    PB11     ------> USART3_RX
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800344a:	4e21      	ldr	r6, [pc, #132]	; (80034d0 <MX_USART3_UART_Init+0x98>)
	__HAL_RCC_USART3_CLK_ENABLE();
 800344c:	69da      	ldr	r2, [r3, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800344e:	a902      	add	r1, sp, #8
	__HAL_RCC_USART3_CLK_ENABLE();
 8003450:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003454:	61da      	str	r2, [r3, #28]
 8003456:	69da      	ldr	r2, [r3, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003458:	4630      	mov	r0, r6
	__HAL_RCC_USART3_CLK_ENABLE();
 800345a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800345e:	9200      	str	r2, [sp, #0]
 8003460:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003462:	699a      	ldr	r2, [r3, #24]

	GPIO_InitStruct.Pin = GPIO_PIN_11;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003464:	2400      	movs	r4, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003466:	f042 0208 	orr.w	r2, r2, #8
 800346a:	619a      	str	r2, [r3, #24]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	f003 0308 	and.w	r3, r3, #8
 8003472:	9301      	str	r3, [sp, #4]
 8003474:	9b01      	ldr	r3, [sp, #4]
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800347a:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800347c:	2302      	movs	r3, #2
 800347e:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003480:	2303      	movs	r3, #3
 8003482:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003484:	f7fd fa8c 	bl	80009a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003488:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800348c:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800348e:	2301      	movs	r3, #1
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003490:	a902      	add	r1, sp, #8
 8003492:	4630      	mov	r0, r6
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003494:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003496:	9403      	str	r4, [sp, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003498:	f7fd fa82 	bl	80009a0 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800349c:	4622      	mov	r2, r4
 800349e:	4621      	mov	r1, r4
 80034a0:	2027      	movs	r0, #39	; 0x27
 80034a2:	f7fd f9bb 	bl	800081c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 80034a6:	2027      	movs	r0, #39	; 0x27
 80034a8:	f7fd f9ec 	bl	8000884 <HAL_NVIC_EnableIRQ>


  huart3.Instance = USART3;
 80034ac:	4809      	ldr	r0, [pc, #36]	; (80034d4 <MX_USART3_UART_Init+0x9c>)
 80034ae:	4b0a      	ldr	r3, [pc, #40]	; (80034d8 <MX_USART3_UART_Init+0xa0>)
  huart3.Init.BaudRate = BaudRate;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80034b0:	6084      	str	r4, [r0, #8]
  huart3.Init.BaudRate = BaudRate;
 80034b2:	e880 0028 	stmia.w	r0, {r3, r5}
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 80034b6:	230c      	movs	r3, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 80034b8:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80034ba:	6104      	str	r4, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80034bc:	6143      	str	r3, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034be:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80034c0:	61c4      	str	r4, [r0, #28]
  HAL_UART_Init(&huart3);
 80034c2:	f7fe fc61 	bl	8001d88 <HAL_UART_Init>





}
 80034c6:	b006      	add	sp, #24
 80034c8:	bd70      	pop	{r4, r5, r6, pc}
 80034ca:	bf00      	nop
 80034cc:	40021000 	.word	0x40021000
 80034d0:	40010c00 	.word	0x40010c00
 80034d4:	20000298 	.word	0x20000298
 80034d8:	40004800 	.word	0x40004800

080034dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034dc:	480c      	ldr	r0, [pc, #48]	; (8003510 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034de:	490d      	ldr	r1, [pc, #52]	; (8003514 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034e0:	4a0d      	ldr	r2, [pc, #52]	; (8003518 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034e4:	e002      	b.n	80034ec <LoopCopyDataInit>

080034e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034ea:	3304      	adds	r3, #4

080034ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034f0:	d3f9      	bcc.n	80034e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034f2:	4a0a      	ldr	r2, [pc, #40]	; (800351c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034f4:	4c0a      	ldr	r4, [pc, #40]	; (8003520 <LoopFillZerobss+0x22>)
  movs r3, #0
 80034f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034f8:	e001      	b.n	80034fe <LoopFillZerobss>

080034fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034fc:	3204      	adds	r2, #4

080034fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003500:	d3fb      	bcc.n	80034fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003502:	f7ff fdf0 	bl	80030e6 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003506:	f000 f819 	bl	800353c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800350a:	f7ff f89f 	bl	800264c <main>
  bx lr
 800350e:	4770      	bx	lr
  ldr r0, =_sdata
 8003510:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003514:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003518:	080048d0 	.word	0x080048d0
  ldr r2, =_sbss
 800351c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003520:	20000a94 	.word	0x20000a94

08003524 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003524:	e7fe      	b.n	8003524 <ADC1_2_IRQHandler>

08003526 <atoi>:
 8003526:	220a      	movs	r2, #10
 8003528:	2100      	movs	r1, #0
 800352a:	f000 b92f 	b.w	800378c <strtol>
	...

08003530 <__errno>:
 8003530:	4b01      	ldr	r3, [pc, #4]	; (8003538 <__errno+0x8>)
 8003532:	6818      	ldr	r0, [r3, #0]
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	20000010 	.word	0x20000010

0800353c <__libc_init_array>:
 800353c:	b570      	push	{r4, r5, r6, lr}
 800353e:	2500      	movs	r5, #0
 8003540:	4e0c      	ldr	r6, [pc, #48]	; (8003574 <__libc_init_array+0x38>)
 8003542:	4c0d      	ldr	r4, [pc, #52]	; (8003578 <__libc_init_array+0x3c>)
 8003544:	1ba4      	subs	r4, r4, r6
 8003546:	10a4      	asrs	r4, r4, #2
 8003548:	42a5      	cmp	r5, r4
 800354a:	d109      	bne.n	8003560 <__libc_init_array+0x24>
 800354c:	f001 f842 	bl	80045d4 <_init>
 8003550:	2500      	movs	r5, #0
 8003552:	4e0a      	ldr	r6, [pc, #40]	; (800357c <__libc_init_array+0x40>)
 8003554:	4c0a      	ldr	r4, [pc, #40]	; (8003580 <__libc_init_array+0x44>)
 8003556:	1ba4      	subs	r4, r4, r6
 8003558:	10a4      	asrs	r4, r4, #2
 800355a:	42a5      	cmp	r5, r4
 800355c:	d105      	bne.n	800356a <__libc_init_array+0x2e>
 800355e:	bd70      	pop	{r4, r5, r6, pc}
 8003560:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003564:	4798      	blx	r3
 8003566:	3501      	adds	r5, #1
 8003568:	e7ee      	b.n	8003548 <__libc_init_array+0xc>
 800356a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800356e:	4798      	blx	r3
 8003570:	3501      	adds	r5, #1
 8003572:	e7f2      	b.n	800355a <__libc_init_array+0x1e>
 8003574:	080048c8 	.word	0x080048c8
 8003578:	080048c8 	.word	0x080048c8
 800357c:	080048c8 	.word	0x080048c8
 8003580:	080048cc 	.word	0x080048cc

08003584 <memset>:
 8003584:	4603      	mov	r3, r0
 8003586:	4402      	add	r2, r0
 8003588:	4293      	cmp	r3, r2
 800358a:	d100      	bne.n	800358e <memset+0xa>
 800358c:	4770      	bx	lr
 800358e:	f803 1b01 	strb.w	r1, [r3], #1
 8003592:	e7f9      	b.n	8003588 <memset+0x4>

08003594 <iprintf>:
 8003594:	b40f      	push	{r0, r1, r2, r3}
 8003596:	4b0a      	ldr	r3, [pc, #40]	; (80035c0 <iprintf+0x2c>)
 8003598:	b513      	push	{r0, r1, r4, lr}
 800359a:	681c      	ldr	r4, [r3, #0]
 800359c:	b124      	cbz	r4, 80035a8 <iprintf+0x14>
 800359e:	69a3      	ldr	r3, [r4, #24]
 80035a0:	b913      	cbnz	r3, 80035a8 <iprintf+0x14>
 80035a2:	4620      	mov	r0, r4
 80035a4:	f000 faba 	bl	8003b1c <__sinit>
 80035a8:	ab05      	add	r3, sp, #20
 80035aa:	9a04      	ldr	r2, [sp, #16]
 80035ac:	68a1      	ldr	r1, [r4, #8]
 80035ae:	4620      	mov	r0, r4
 80035b0:	9301      	str	r3, [sp, #4]
 80035b2:	f000 fc89 	bl	8003ec8 <_vfiprintf_r>
 80035b6:	b002      	add	sp, #8
 80035b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035bc:	b004      	add	sp, #16
 80035be:	4770      	bx	lr
 80035c0:	20000010 	.word	0x20000010

080035c4 <_puts_r>:
 80035c4:	b570      	push	{r4, r5, r6, lr}
 80035c6:	460e      	mov	r6, r1
 80035c8:	4605      	mov	r5, r0
 80035ca:	b118      	cbz	r0, 80035d4 <_puts_r+0x10>
 80035cc:	6983      	ldr	r3, [r0, #24]
 80035ce:	b90b      	cbnz	r3, 80035d4 <_puts_r+0x10>
 80035d0:	f000 faa4 	bl	8003b1c <__sinit>
 80035d4:	69ab      	ldr	r3, [r5, #24]
 80035d6:	68ac      	ldr	r4, [r5, #8]
 80035d8:	b913      	cbnz	r3, 80035e0 <_puts_r+0x1c>
 80035da:	4628      	mov	r0, r5
 80035dc:	f000 fa9e 	bl	8003b1c <__sinit>
 80035e0:	4b23      	ldr	r3, [pc, #140]	; (8003670 <_puts_r+0xac>)
 80035e2:	429c      	cmp	r4, r3
 80035e4:	d117      	bne.n	8003616 <_puts_r+0x52>
 80035e6:	686c      	ldr	r4, [r5, #4]
 80035e8:	89a3      	ldrh	r3, [r4, #12]
 80035ea:	071b      	lsls	r3, r3, #28
 80035ec:	d51d      	bpl.n	800362a <_puts_r+0x66>
 80035ee:	6923      	ldr	r3, [r4, #16]
 80035f0:	b1db      	cbz	r3, 800362a <_puts_r+0x66>
 80035f2:	3e01      	subs	r6, #1
 80035f4:	68a3      	ldr	r3, [r4, #8]
 80035f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80035fa:	3b01      	subs	r3, #1
 80035fc:	60a3      	str	r3, [r4, #8]
 80035fe:	b9e9      	cbnz	r1, 800363c <_puts_r+0x78>
 8003600:	2b00      	cmp	r3, #0
 8003602:	da2e      	bge.n	8003662 <_puts_r+0x9e>
 8003604:	4622      	mov	r2, r4
 8003606:	210a      	movs	r1, #10
 8003608:	4628      	mov	r0, r5
 800360a:	f000 f8d5 	bl	80037b8 <__swbuf_r>
 800360e:	3001      	adds	r0, #1
 8003610:	d011      	beq.n	8003636 <_puts_r+0x72>
 8003612:	200a      	movs	r0, #10
 8003614:	bd70      	pop	{r4, r5, r6, pc}
 8003616:	4b17      	ldr	r3, [pc, #92]	; (8003674 <_puts_r+0xb0>)
 8003618:	429c      	cmp	r4, r3
 800361a:	d101      	bne.n	8003620 <_puts_r+0x5c>
 800361c:	68ac      	ldr	r4, [r5, #8]
 800361e:	e7e3      	b.n	80035e8 <_puts_r+0x24>
 8003620:	4b15      	ldr	r3, [pc, #84]	; (8003678 <_puts_r+0xb4>)
 8003622:	429c      	cmp	r4, r3
 8003624:	bf08      	it	eq
 8003626:	68ec      	ldreq	r4, [r5, #12]
 8003628:	e7de      	b.n	80035e8 <_puts_r+0x24>
 800362a:	4621      	mov	r1, r4
 800362c:	4628      	mov	r0, r5
 800362e:	f000 f915 	bl	800385c <__swsetup_r>
 8003632:	2800      	cmp	r0, #0
 8003634:	d0dd      	beq.n	80035f2 <_puts_r+0x2e>
 8003636:	f04f 30ff 	mov.w	r0, #4294967295
 800363a:	bd70      	pop	{r4, r5, r6, pc}
 800363c:	2b00      	cmp	r3, #0
 800363e:	da04      	bge.n	800364a <_puts_r+0x86>
 8003640:	69a2      	ldr	r2, [r4, #24]
 8003642:	4293      	cmp	r3, r2
 8003644:	db06      	blt.n	8003654 <_puts_r+0x90>
 8003646:	290a      	cmp	r1, #10
 8003648:	d004      	beq.n	8003654 <_puts_r+0x90>
 800364a:	6823      	ldr	r3, [r4, #0]
 800364c:	1c5a      	adds	r2, r3, #1
 800364e:	6022      	str	r2, [r4, #0]
 8003650:	7019      	strb	r1, [r3, #0]
 8003652:	e7cf      	b.n	80035f4 <_puts_r+0x30>
 8003654:	4622      	mov	r2, r4
 8003656:	4628      	mov	r0, r5
 8003658:	f000 f8ae 	bl	80037b8 <__swbuf_r>
 800365c:	3001      	adds	r0, #1
 800365e:	d1c9      	bne.n	80035f4 <_puts_r+0x30>
 8003660:	e7e9      	b.n	8003636 <_puts_r+0x72>
 8003662:	200a      	movs	r0, #10
 8003664:	6823      	ldr	r3, [r4, #0]
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	6022      	str	r2, [r4, #0]
 800366a:	7018      	strb	r0, [r3, #0]
 800366c:	bd70      	pop	{r4, r5, r6, pc}
 800366e:	bf00      	nop
 8003670:	0800474c 	.word	0x0800474c
 8003674:	0800476c 	.word	0x0800476c
 8003678:	0800472c 	.word	0x0800472c

0800367c <puts>:
 800367c:	4b02      	ldr	r3, [pc, #8]	; (8003688 <puts+0xc>)
 800367e:	4601      	mov	r1, r0
 8003680:	6818      	ldr	r0, [r3, #0]
 8003682:	f7ff bf9f 	b.w	80035c4 <_puts_r>
 8003686:	bf00      	nop
 8003688:	20000010 	.word	0x20000010

0800368c <_strtol_l.isra.0>:
 800368c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003690:	4680      	mov	r8, r0
 8003692:	4689      	mov	r9, r1
 8003694:	4692      	mov	sl, r2
 8003696:	461f      	mov	r7, r3
 8003698:	468b      	mov	fp, r1
 800369a:	465d      	mov	r5, fp
 800369c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800369e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80036a2:	f000 fac5 	bl	8003c30 <__locale_ctype_ptr_l>
 80036a6:	4420      	add	r0, r4
 80036a8:	7846      	ldrb	r6, [r0, #1]
 80036aa:	f016 0608 	ands.w	r6, r6, #8
 80036ae:	d10b      	bne.n	80036c8 <_strtol_l.isra.0+0x3c>
 80036b0:	2c2d      	cmp	r4, #45	; 0x2d
 80036b2:	d10b      	bne.n	80036cc <_strtol_l.isra.0+0x40>
 80036b4:	2601      	movs	r6, #1
 80036b6:	782c      	ldrb	r4, [r5, #0]
 80036b8:	f10b 0502 	add.w	r5, fp, #2
 80036bc:	b167      	cbz	r7, 80036d8 <_strtol_l.isra.0+0x4c>
 80036be:	2f10      	cmp	r7, #16
 80036c0:	d114      	bne.n	80036ec <_strtol_l.isra.0+0x60>
 80036c2:	2c30      	cmp	r4, #48	; 0x30
 80036c4:	d00a      	beq.n	80036dc <_strtol_l.isra.0+0x50>
 80036c6:	e011      	b.n	80036ec <_strtol_l.isra.0+0x60>
 80036c8:	46ab      	mov	fp, r5
 80036ca:	e7e6      	b.n	800369a <_strtol_l.isra.0+0xe>
 80036cc:	2c2b      	cmp	r4, #43	; 0x2b
 80036ce:	bf04      	itt	eq
 80036d0:	782c      	ldrbeq	r4, [r5, #0]
 80036d2:	f10b 0502 	addeq.w	r5, fp, #2
 80036d6:	e7f1      	b.n	80036bc <_strtol_l.isra.0+0x30>
 80036d8:	2c30      	cmp	r4, #48	; 0x30
 80036da:	d127      	bne.n	800372c <_strtol_l.isra.0+0xa0>
 80036dc:	782b      	ldrb	r3, [r5, #0]
 80036de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80036e2:	2b58      	cmp	r3, #88	; 0x58
 80036e4:	d14b      	bne.n	800377e <_strtol_l.isra.0+0xf2>
 80036e6:	2710      	movs	r7, #16
 80036e8:	786c      	ldrb	r4, [r5, #1]
 80036ea:	3502      	adds	r5, #2
 80036ec:	2e00      	cmp	r6, #0
 80036ee:	bf0c      	ite	eq
 80036f0:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80036f4:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80036f8:	2200      	movs	r2, #0
 80036fa:	fbb1 fef7 	udiv	lr, r1, r7
 80036fe:	4610      	mov	r0, r2
 8003700:	fb07 1c1e 	mls	ip, r7, lr, r1
 8003704:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8003708:	2b09      	cmp	r3, #9
 800370a:	d811      	bhi.n	8003730 <_strtol_l.isra.0+0xa4>
 800370c:	461c      	mov	r4, r3
 800370e:	42a7      	cmp	r7, r4
 8003710:	dd1d      	ble.n	800374e <_strtol_l.isra.0+0xc2>
 8003712:	1c53      	adds	r3, r2, #1
 8003714:	d007      	beq.n	8003726 <_strtol_l.isra.0+0x9a>
 8003716:	4586      	cmp	lr, r0
 8003718:	d316      	bcc.n	8003748 <_strtol_l.isra.0+0xbc>
 800371a:	d101      	bne.n	8003720 <_strtol_l.isra.0+0x94>
 800371c:	45a4      	cmp	ip, r4
 800371e:	db13      	blt.n	8003748 <_strtol_l.isra.0+0xbc>
 8003720:	2201      	movs	r2, #1
 8003722:	fb00 4007 	mla	r0, r0, r7, r4
 8003726:	f815 4b01 	ldrb.w	r4, [r5], #1
 800372a:	e7eb      	b.n	8003704 <_strtol_l.isra.0+0x78>
 800372c:	270a      	movs	r7, #10
 800372e:	e7dd      	b.n	80036ec <_strtol_l.isra.0+0x60>
 8003730:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8003734:	2b19      	cmp	r3, #25
 8003736:	d801      	bhi.n	800373c <_strtol_l.isra.0+0xb0>
 8003738:	3c37      	subs	r4, #55	; 0x37
 800373a:	e7e8      	b.n	800370e <_strtol_l.isra.0+0x82>
 800373c:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8003740:	2b19      	cmp	r3, #25
 8003742:	d804      	bhi.n	800374e <_strtol_l.isra.0+0xc2>
 8003744:	3c57      	subs	r4, #87	; 0x57
 8003746:	e7e2      	b.n	800370e <_strtol_l.isra.0+0x82>
 8003748:	f04f 32ff 	mov.w	r2, #4294967295
 800374c:	e7eb      	b.n	8003726 <_strtol_l.isra.0+0x9a>
 800374e:	1c53      	adds	r3, r2, #1
 8003750:	d108      	bne.n	8003764 <_strtol_l.isra.0+0xd8>
 8003752:	2322      	movs	r3, #34	; 0x22
 8003754:	4608      	mov	r0, r1
 8003756:	f8c8 3000 	str.w	r3, [r8]
 800375a:	f1ba 0f00 	cmp.w	sl, #0
 800375e:	d107      	bne.n	8003770 <_strtol_l.isra.0+0xe4>
 8003760:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003764:	b106      	cbz	r6, 8003768 <_strtol_l.isra.0+0xdc>
 8003766:	4240      	negs	r0, r0
 8003768:	f1ba 0f00 	cmp.w	sl, #0
 800376c:	d00c      	beq.n	8003788 <_strtol_l.isra.0+0xfc>
 800376e:	b122      	cbz	r2, 800377a <_strtol_l.isra.0+0xee>
 8003770:	3d01      	subs	r5, #1
 8003772:	f8ca 5000 	str.w	r5, [sl]
 8003776:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800377a:	464d      	mov	r5, r9
 800377c:	e7f9      	b.n	8003772 <_strtol_l.isra.0+0xe6>
 800377e:	2430      	movs	r4, #48	; 0x30
 8003780:	2f00      	cmp	r7, #0
 8003782:	d1b3      	bne.n	80036ec <_strtol_l.isra.0+0x60>
 8003784:	2708      	movs	r7, #8
 8003786:	e7b1      	b.n	80036ec <_strtol_l.isra.0+0x60>
 8003788:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800378c <strtol>:
 800378c:	4b08      	ldr	r3, [pc, #32]	; (80037b0 <strtol+0x24>)
 800378e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003790:	681c      	ldr	r4, [r3, #0]
 8003792:	4d08      	ldr	r5, [pc, #32]	; (80037b4 <strtol+0x28>)
 8003794:	6a23      	ldr	r3, [r4, #32]
 8003796:	2b00      	cmp	r3, #0
 8003798:	bf08      	it	eq
 800379a:	462b      	moveq	r3, r5
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	4613      	mov	r3, r2
 80037a0:	460a      	mov	r2, r1
 80037a2:	4601      	mov	r1, r0
 80037a4:	4620      	mov	r0, r4
 80037a6:	f7ff ff71 	bl	800368c <_strtol_l.isra.0>
 80037aa:	b003      	add	sp, #12
 80037ac:	bd30      	pop	{r4, r5, pc}
 80037ae:	bf00      	nop
 80037b0:	20000010 	.word	0x20000010
 80037b4:	20000074 	.word	0x20000074

080037b8 <__swbuf_r>:
 80037b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ba:	460e      	mov	r6, r1
 80037bc:	4614      	mov	r4, r2
 80037be:	4605      	mov	r5, r0
 80037c0:	b118      	cbz	r0, 80037ca <__swbuf_r+0x12>
 80037c2:	6983      	ldr	r3, [r0, #24]
 80037c4:	b90b      	cbnz	r3, 80037ca <__swbuf_r+0x12>
 80037c6:	f000 f9a9 	bl	8003b1c <__sinit>
 80037ca:	4b21      	ldr	r3, [pc, #132]	; (8003850 <__swbuf_r+0x98>)
 80037cc:	429c      	cmp	r4, r3
 80037ce:	d12a      	bne.n	8003826 <__swbuf_r+0x6e>
 80037d0:	686c      	ldr	r4, [r5, #4]
 80037d2:	69a3      	ldr	r3, [r4, #24]
 80037d4:	60a3      	str	r3, [r4, #8]
 80037d6:	89a3      	ldrh	r3, [r4, #12]
 80037d8:	071a      	lsls	r2, r3, #28
 80037da:	d52e      	bpl.n	800383a <__swbuf_r+0x82>
 80037dc:	6923      	ldr	r3, [r4, #16]
 80037de:	b363      	cbz	r3, 800383a <__swbuf_r+0x82>
 80037e0:	6923      	ldr	r3, [r4, #16]
 80037e2:	6820      	ldr	r0, [r4, #0]
 80037e4:	b2f6      	uxtb	r6, r6
 80037e6:	1ac0      	subs	r0, r0, r3
 80037e8:	6963      	ldr	r3, [r4, #20]
 80037ea:	4637      	mov	r7, r6
 80037ec:	4298      	cmp	r0, r3
 80037ee:	db04      	blt.n	80037fa <__swbuf_r+0x42>
 80037f0:	4621      	mov	r1, r4
 80037f2:	4628      	mov	r0, r5
 80037f4:	f000 f928 	bl	8003a48 <_fflush_r>
 80037f8:	bb28      	cbnz	r0, 8003846 <__swbuf_r+0x8e>
 80037fa:	68a3      	ldr	r3, [r4, #8]
 80037fc:	3001      	adds	r0, #1
 80037fe:	3b01      	subs	r3, #1
 8003800:	60a3      	str	r3, [r4, #8]
 8003802:	6823      	ldr	r3, [r4, #0]
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	6022      	str	r2, [r4, #0]
 8003808:	701e      	strb	r6, [r3, #0]
 800380a:	6963      	ldr	r3, [r4, #20]
 800380c:	4298      	cmp	r0, r3
 800380e:	d004      	beq.n	800381a <__swbuf_r+0x62>
 8003810:	89a3      	ldrh	r3, [r4, #12]
 8003812:	07db      	lsls	r3, r3, #31
 8003814:	d519      	bpl.n	800384a <__swbuf_r+0x92>
 8003816:	2e0a      	cmp	r6, #10
 8003818:	d117      	bne.n	800384a <__swbuf_r+0x92>
 800381a:	4621      	mov	r1, r4
 800381c:	4628      	mov	r0, r5
 800381e:	f000 f913 	bl	8003a48 <_fflush_r>
 8003822:	b190      	cbz	r0, 800384a <__swbuf_r+0x92>
 8003824:	e00f      	b.n	8003846 <__swbuf_r+0x8e>
 8003826:	4b0b      	ldr	r3, [pc, #44]	; (8003854 <__swbuf_r+0x9c>)
 8003828:	429c      	cmp	r4, r3
 800382a:	d101      	bne.n	8003830 <__swbuf_r+0x78>
 800382c:	68ac      	ldr	r4, [r5, #8]
 800382e:	e7d0      	b.n	80037d2 <__swbuf_r+0x1a>
 8003830:	4b09      	ldr	r3, [pc, #36]	; (8003858 <__swbuf_r+0xa0>)
 8003832:	429c      	cmp	r4, r3
 8003834:	bf08      	it	eq
 8003836:	68ec      	ldreq	r4, [r5, #12]
 8003838:	e7cb      	b.n	80037d2 <__swbuf_r+0x1a>
 800383a:	4621      	mov	r1, r4
 800383c:	4628      	mov	r0, r5
 800383e:	f000 f80d 	bl	800385c <__swsetup_r>
 8003842:	2800      	cmp	r0, #0
 8003844:	d0cc      	beq.n	80037e0 <__swbuf_r+0x28>
 8003846:	f04f 37ff 	mov.w	r7, #4294967295
 800384a:	4638      	mov	r0, r7
 800384c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800384e:	bf00      	nop
 8003850:	0800474c 	.word	0x0800474c
 8003854:	0800476c 	.word	0x0800476c
 8003858:	0800472c 	.word	0x0800472c

0800385c <__swsetup_r>:
 800385c:	4b32      	ldr	r3, [pc, #200]	; (8003928 <__swsetup_r+0xcc>)
 800385e:	b570      	push	{r4, r5, r6, lr}
 8003860:	681d      	ldr	r5, [r3, #0]
 8003862:	4606      	mov	r6, r0
 8003864:	460c      	mov	r4, r1
 8003866:	b125      	cbz	r5, 8003872 <__swsetup_r+0x16>
 8003868:	69ab      	ldr	r3, [r5, #24]
 800386a:	b913      	cbnz	r3, 8003872 <__swsetup_r+0x16>
 800386c:	4628      	mov	r0, r5
 800386e:	f000 f955 	bl	8003b1c <__sinit>
 8003872:	4b2e      	ldr	r3, [pc, #184]	; (800392c <__swsetup_r+0xd0>)
 8003874:	429c      	cmp	r4, r3
 8003876:	d10f      	bne.n	8003898 <__swsetup_r+0x3c>
 8003878:	686c      	ldr	r4, [r5, #4]
 800387a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800387e:	b29a      	uxth	r2, r3
 8003880:	0715      	lsls	r5, r2, #28
 8003882:	d42c      	bmi.n	80038de <__swsetup_r+0x82>
 8003884:	06d0      	lsls	r0, r2, #27
 8003886:	d411      	bmi.n	80038ac <__swsetup_r+0x50>
 8003888:	2209      	movs	r2, #9
 800388a:	6032      	str	r2, [r6, #0]
 800388c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003890:	81a3      	strh	r3, [r4, #12]
 8003892:	f04f 30ff 	mov.w	r0, #4294967295
 8003896:	bd70      	pop	{r4, r5, r6, pc}
 8003898:	4b25      	ldr	r3, [pc, #148]	; (8003930 <__swsetup_r+0xd4>)
 800389a:	429c      	cmp	r4, r3
 800389c:	d101      	bne.n	80038a2 <__swsetup_r+0x46>
 800389e:	68ac      	ldr	r4, [r5, #8]
 80038a0:	e7eb      	b.n	800387a <__swsetup_r+0x1e>
 80038a2:	4b24      	ldr	r3, [pc, #144]	; (8003934 <__swsetup_r+0xd8>)
 80038a4:	429c      	cmp	r4, r3
 80038a6:	bf08      	it	eq
 80038a8:	68ec      	ldreq	r4, [r5, #12]
 80038aa:	e7e6      	b.n	800387a <__swsetup_r+0x1e>
 80038ac:	0751      	lsls	r1, r2, #29
 80038ae:	d512      	bpl.n	80038d6 <__swsetup_r+0x7a>
 80038b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038b2:	b141      	cbz	r1, 80038c6 <__swsetup_r+0x6a>
 80038b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80038b8:	4299      	cmp	r1, r3
 80038ba:	d002      	beq.n	80038c2 <__swsetup_r+0x66>
 80038bc:	4630      	mov	r0, r6
 80038be:	f000 fa31 	bl	8003d24 <_free_r>
 80038c2:	2300      	movs	r3, #0
 80038c4:	6363      	str	r3, [r4, #52]	; 0x34
 80038c6:	89a3      	ldrh	r3, [r4, #12]
 80038c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80038cc:	81a3      	strh	r3, [r4, #12]
 80038ce:	2300      	movs	r3, #0
 80038d0:	6063      	str	r3, [r4, #4]
 80038d2:	6923      	ldr	r3, [r4, #16]
 80038d4:	6023      	str	r3, [r4, #0]
 80038d6:	89a3      	ldrh	r3, [r4, #12]
 80038d8:	f043 0308 	orr.w	r3, r3, #8
 80038dc:	81a3      	strh	r3, [r4, #12]
 80038de:	6923      	ldr	r3, [r4, #16]
 80038e0:	b94b      	cbnz	r3, 80038f6 <__swsetup_r+0x9a>
 80038e2:	89a3      	ldrh	r3, [r4, #12]
 80038e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80038e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038ec:	d003      	beq.n	80038f6 <__swsetup_r+0x9a>
 80038ee:	4621      	mov	r1, r4
 80038f0:	4630      	mov	r0, r6
 80038f2:	f000 f9c5 	bl	8003c80 <__smakebuf_r>
 80038f6:	89a2      	ldrh	r2, [r4, #12]
 80038f8:	f012 0301 	ands.w	r3, r2, #1
 80038fc:	d00c      	beq.n	8003918 <__swsetup_r+0xbc>
 80038fe:	2300      	movs	r3, #0
 8003900:	60a3      	str	r3, [r4, #8]
 8003902:	6963      	ldr	r3, [r4, #20]
 8003904:	425b      	negs	r3, r3
 8003906:	61a3      	str	r3, [r4, #24]
 8003908:	6923      	ldr	r3, [r4, #16]
 800390a:	b953      	cbnz	r3, 8003922 <__swsetup_r+0xc6>
 800390c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003910:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003914:	d1ba      	bne.n	800388c <__swsetup_r+0x30>
 8003916:	bd70      	pop	{r4, r5, r6, pc}
 8003918:	0792      	lsls	r2, r2, #30
 800391a:	bf58      	it	pl
 800391c:	6963      	ldrpl	r3, [r4, #20]
 800391e:	60a3      	str	r3, [r4, #8]
 8003920:	e7f2      	b.n	8003908 <__swsetup_r+0xac>
 8003922:	2000      	movs	r0, #0
 8003924:	e7f7      	b.n	8003916 <__swsetup_r+0xba>
 8003926:	bf00      	nop
 8003928:	20000010 	.word	0x20000010
 800392c:	0800474c 	.word	0x0800474c
 8003930:	0800476c 	.word	0x0800476c
 8003934:	0800472c 	.word	0x0800472c

08003938 <__sflush_r>:
 8003938:	898a      	ldrh	r2, [r1, #12]
 800393a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800393e:	4605      	mov	r5, r0
 8003940:	0710      	lsls	r0, r2, #28
 8003942:	460c      	mov	r4, r1
 8003944:	d45a      	bmi.n	80039fc <__sflush_r+0xc4>
 8003946:	684b      	ldr	r3, [r1, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	dc05      	bgt.n	8003958 <__sflush_r+0x20>
 800394c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800394e:	2b00      	cmp	r3, #0
 8003950:	dc02      	bgt.n	8003958 <__sflush_r+0x20>
 8003952:	2000      	movs	r0, #0
 8003954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003958:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800395a:	2e00      	cmp	r6, #0
 800395c:	d0f9      	beq.n	8003952 <__sflush_r+0x1a>
 800395e:	2300      	movs	r3, #0
 8003960:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003964:	682f      	ldr	r7, [r5, #0]
 8003966:	602b      	str	r3, [r5, #0]
 8003968:	d033      	beq.n	80039d2 <__sflush_r+0x9a>
 800396a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800396c:	89a3      	ldrh	r3, [r4, #12]
 800396e:	075a      	lsls	r2, r3, #29
 8003970:	d505      	bpl.n	800397e <__sflush_r+0x46>
 8003972:	6863      	ldr	r3, [r4, #4]
 8003974:	1ac0      	subs	r0, r0, r3
 8003976:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003978:	b10b      	cbz	r3, 800397e <__sflush_r+0x46>
 800397a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800397c:	1ac0      	subs	r0, r0, r3
 800397e:	2300      	movs	r3, #0
 8003980:	4602      	mov	r2, r0
 8003982:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003984:	6a21      	ldr	r1, [r4, #32]
 8003986:	4628      	mov	r0, r5
 8003988:	47b0      	blx	r6
 800398a:	1c43      	adds	r3, r0, #1
 800398c:	89a3      	ldrh	r3, [r4, #12]
 800398e:	d106      	bne.n	800399e <__sflush_r+0x66>
 8003990:	6829      	ldr	r1, [r5, #0]
 8003992:	291d      	cmp	r1, #29
 8003994:	d84b      	bhi.n	8003a2e <__sflush_r+0xf6>
 8003996:	4a2b      	ldr	r2, [pc, #172]	; (8003a44 <__sflush_r+0x10c>)
 8003998:	40ca      	lsrs	r2, r1
 800399a:	07d6      	lsls	r6, r2, #31
 800399c:	d547      	bpl.n	8003a2e <__sflush_r+0xf6>
 800399e:	2200      	movs	r2, #0
 80039a0:	6062      	str	r2, [r4, #4]
 80039a2:	6922      	ldr	r2, [r4, #16]
 80039a4:	04d9      	lsls	r1, r3, #19
 80039a6:	6022      	str	r2, [r4, #0]
 80039a8:	d504      	bpl.n	80039b4 <__sflush_r+0x7c>
 80039aa:	1c42      	adds	r2, r0, #1
 80039ac:	d101      	bne.n	80039b2 <__sflush_r+0x7a>
 80039ae:	682b      	ldr	r3, [r5, #0]
 80039b0:	b903      	cbnz	r3, 80039b4 <__sflush_r+0x7c>
 80039b2:	6560      	str	r0, [r4, #84]	; 0x54
 80039b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039b6:	602f      	str	r7, [r5, #0]
 80039b8:	2900      	cmp	r1, #0
 80039ba:	d0ca      	beq.n	8003952 <__sflush_r+0x1a>
 80039bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80039c0:	4299      	cmp	r1, r3
 80039c2:	d002      	beq.n	80039ca <__sflush_r+0x92>
 80039c4:	4628      	mov	r0, r5
 80039c6:	f000 f9ad 	bl	8003d24 <_free_r>
 80039ca:	2000      	movs	r0, #0
 80039cc:	6360      	str	r0, [r4, #52]	; 0x34
 80039ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039d2:	6a21      	ldr	r1, [r4, #32]
 80039d4:	2301      	movs	r3, #1
 80039d6:	4628      	mov	r0, r5
 80039d8:	47b0      	blx	r6
 80039da:	1c41      	adds	r1, r0, #1
 80039dc:	d1c6      	bne.n	800396c <__sflush_r+0x34>
 80039de:	682b      	ldr	r3, [r5, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d0c3      	beq.n	800396c <__sflush_r+0x34>
 80039e4:	2b1d      	cmp	r3, #29
 80039e6:	d001      	beq.n	80039ec <__sflush_r+0xb4>
 80039e8:	2b16      	cmp	r3, #22
 80039ea:	d101      	bne.n	80039f0 <__sflush_r+0xb8>
 80039ec:	602f      	str	r7, [r5, #0]
 80039ee:	e7b0      	b.n	8003952 <__sflush_r+0x1a>
 80039f0:	89a3      	ldrh	r3, [r4, #12]
 80039f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039f6:	81a3      	strh	r3, [r4, #12]
 80039f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039fc:	690f      	ldr	r7, [r1, #16]
 80039fe:	2f00      	cmp	r7, #0
 8003a00:	d0a7      	beq.n	8003952 <__sflush_r+0x1a>
 8003a02:	0793      	lsls	r3, r2, #30
 8003a04:	bf18      	it	ne
 8003a06:	2300      	movne	r3, #0
 8003a08:	680e      	ldr	r6, [r1, #0]
 8003a0a:	bf08      	it	eq
 8003a0c:	694b      	ldreq	r3, [r1, #20]
 8003a0e:	eba6 0807 	sub.w	r8, r6, r7
 8003a12:	600f      	str	r7, [r1, #0]
 8003a14:	608b      	str	r3, [r1, #8]
 8003a16:	f1b8 0f00 	cmp.w	r8, #0
 8003a1a:	dd9a      	ble.n	8003952 <__sflush_r+0x1a>
 8003a1c:	4643      	mov	r3, r8
 8003a1e:	463a      	mov	r2, r7
 8003a20:	6a21      	ldr	r1, [r4, #32]
 8003a22:	4628      	mov	r0, r5
 8003a24:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003a26:	47b0      	blx	r6
 8003a28:	2800      	cmp	r0, #0
 8003a2a:	dc07      	bgt.n	8003a3c <__sflush_r+0x104>
 8003a2c:	89a3      	ldrh	r3, [r4, #12]
 8003a2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a32:	81a3      	strh	r3, [r4, #12]
 8003a34:	f04f 30ff 	mov.w	r0, #4294967295
 8003a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a3c:	4407      	add	r7, r0
 8003a3e:	eba8 0800 	sub.w	r8, r8, r0
 8003a42:	e7e8      	b.n	8003a16 <__sflush_r+0xde>
 8003a44:	20400001 	.word	0x20400001

08003a48 <_fflush_r>:
 8003a48:	b538      	push	{r3, r4, r5, lr}
 8003a4a:	690b      	ldr	r3, [r1, #16]
 8003a4c:	4605      	mov	r5, r0
 8003a4e:	460c      	mov	r4, r1
 8003a50:	b1db      	cbz	r3, 8003a8a <_fflush_r+0x42>
 8003a52:	b118      	cbz	r0, 8003a5c <_fflush_r+0x14>
 8003a54:	6983      	ldr	r3, [r0, #24]
 8003a56:	b90b      	cbnz	r3, 8003a5c <_fflush_r+0x14>
 8003a58:	f000 f860 	bl	8003b1c <__sinit>
 8003a5c:	4b0c      	ldr	r3, [pc, #48]	; (8003a90 <_fflush_r+0x48>)
 8003a5e:	429c      	cmp	r4, r3
 8003a60:	d109      	bne.n	8003a76 <_fflush_r+0x2e>
 8003a62:	686c      	ldr	r4, [r5, #4]
 8003a64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a68:	b17b      	cbz	r3, 8003a8a <_fflush_r+0x42>
 8003a6a:	4621      	mov	r1, r4
 8003a6c:	4628      	mov	r0, r5
 8003a6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a72:	f7ff bf61 	b.w	8003938 <__sflush_r>
 8003a76:	4b07      	ldr	r3, [pc, #28]	; (8003a94 <_fflush_r+0x4c>)
 8003a78:	429c      	cmp	r4, r3
 8003a7a:	d101      	bne.n	8003a80 <_fflush_r+0x38>
 8003a7c:	68ac      	ldr	r4, [r5, #8]
 8003a7e:	e7f1      	b.n	8003a64 <_fflush_r+0x1c>
 8003a80:	4b05      	ldr	r3, [pc, #20]	; (8003a98 <_fflush_r+0x50>)
 8003a82:	429c      	cmp	r4, r3
 8003a84:	bf08      	it	eq
 8003a86:	68ec      	ldreq	r4, [r5, #12]
 8003a88:	e7ec      	b.n	8003a64 <_fflush_r+0x1c>
 8003a8a:	2000      	movs	r0, #0
 8003a8c:	bd38      	pop	{r3, r4, r5, pc}
 8003a8e:	bf00      	nop
 8003a90:	0800474c 	.word	0x0800474c
 8003a94:	0800476c 	.word	0x0800476c
 8003a98:	0800472c 	.word	0x0800472c

08003a9c <_cleanup_r>:
 8003a9c:	4901      	ldr	r1, [pc, #4]	; (8003aa4 <_cleanup_r+0x8>)
 8003a9e:	f000 b8a9 	b.w	8003bf4 <_fwalk_reent>
 8003aa2:	bf00      	nop
 8003aa4:	08003a49 	.word	0x08003a49

08003aa8 <std.isra.0>:
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	b510      	push	{r4, lr}
 8003aac:	4604      	mov	r4, r0
 8003aae:	6003      	str	r3, [r0, #0]
 8003ab0:	6043      	str	r3, [r0, #4]
 8003ab2:	6083      	str	r3, [r0, #8]
 8003ab4:	8181      	strh	r1, [r0, #12]
 8003ab6:	6643      	str	r3, [r0, #100]	; 0x64
 8003ab8:	81c2      	strh	r2, [r0, #14]
 8003aba:	6103      	str	r3, [r0, #16]
 8003abc:	6143      	str	r3, [r0, #20]
 8003abe:	6183      	str	r3, [r0, #24]
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	2208      	movs	r2, #8
 8003ac4:	305c      	adds	r0, #92	; 0x5c
 8003ac6:	f7ff fd5d 	bl	8003584 <memset>
 8003aca:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <std.isra.0+0x38>)
 8003acc:	6224      	str	r4, [r4, #32]
 8003ace:	6263      	str	r3, [r4, #36]	; 0x24
 8003ad0:	4b04      	ldr	r3, [pc, #16]	; (8003ae4 <std.isra.0+0x3c>)
 8003ad2:	62a3      	str	r3, [r4, #40]	; 0x28
 8003ad4:	4b04      	ldr	r3, [pc, #16]	; (8003ae8 <std.isra.0+0x40>)
 8003ad6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003ad8:	4b04      	ldr	r3, [pc, #16]	; (8003aec <std.isra.0+0x44>)
 8003ada:	6323      	str	r3, [r4, #48]	; 0x30
 8003adc:	bd10      	pop	{r4, pc}
 8003ade:	bf00      	nop
 8003ae0:	08004445 	.word	0x08004445
 8003ae4:	08004467 	.word	0x08004467
 8003ae8:	0800449f 	.word	0x0800449f
 8003aec:	080044c3 	.word	0x080044c3

08003af0 <__sfmoreglue>:
 8003af0:	b570      	push	{r4, r5, r6, lr}
 8003af2:	2568      	movs	r5, #104	; 0x68
 8003af4:	1e4a      	subs	r2, r1, #1
 8003af6:	4355      	muls	r5, r2
 8003af8:	460e      	mov	r6, r1
 8003afa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003afe:	f000 f95d 	bl	8003dbc <_malloc_r>
 8003b02:	4604      	mov	r4, r0
 8003b04:	b140      	cbz	r0, 8003b18 <__sfmoreglue+0x28>
 8003b06:	2100      	movs	r1, #0
 8003b08:	e880 0042 	stmia.w	r0, {r1, r6}
 8003b0c:	300c      	adds	r0, #12
 8003b0e:	60a0      	str	r0, [r4, #8]
 8003b10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003b14:	f7ff fd36 	bl	8003584 <memset>
 8003b18:	4620      	mov	r0, r4
 8003b1a:	bd70      	pop	{r4, r5, r6, pc}

08003b1c <__sinit>:
 8003b1c:	6983      	ldr	r3, [r0, #24]
 8003b1e:	b510      	push	{r4, lr}
 8003b20:	4604      	mov	r4, r0
 8003b22:	bb33      	cbnz	r3, 8003b72 <__sinit+0x56>
 8003b24:	6483      	str	r3, [r0, #72]	; 0x48
 8003b26:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003b28:	6503      	str	r3, [r0, #80]	; 0x50
 8003b2a:	4b12      	ldr	r3, [pc, #72]	; (8003b74 <__sinit+0x58>)
 8003b2c:	4a12      	ldr	r2, [pc, #72]	; (8003b78 <__sinit+0x5c>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6282      	str	r2, [r0, #40]	; 0x28
 8003b32:	4298      	cmp	r0, r3
 8003b34:	bf04      	itt	eq
 8003b36:	2301      	moveq	r3, #1
 8003b38:	6183      	streq	r3, [r0, #24]
 8003b3a:	f000 f81f 	bl	8003b7c <__sfp>
 8003b3e:	6060      	str	r0, [r4, #4]
 8003b40:	4620      	mov	r0, r4
 8003b42:	f000 f81b 	bl	8003b7c <__sfp>
 8003b46:	60a0      	str	r0, [r4, #8]
 8003b48:	4620      	mov	r0, r4
 8003b4a:	f000 f817 	bl	8003b7c <__sfp>
 8003b4e:	2200      	movs	r2, #0
 8003b50:	60e0      	str	r0, [r4, #12]
 8003b52:	2104      	movs	r1, #4
 8003b54:	6860      	ldr	r0, [r4, #4]
 8003b56:	f7ff ffa7 	bl	8003aa8 <std.isra.0>
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	2109      	movs	r1, #9
 8003b5e:	68a0      	ldr	r0, [r4, #8]
 8003b60:	f7ff ffa2 	bl	8003aa8 <std.isra.0>
 8003b64:	2202      	movs	r2, #2
 8003b66:	2112      	movs	r1, #18
 8003b68:	68e0      	ldr	r0, [r4, #12]
 8003b6a:	f7ff ff9d 	bl	8003aa8 <std.isra.0>
 8003b6e:	2301      	movs	r3, #1
 8003b70:	61a3      	str	r3, [r4, #24]
 8003b72:	bd10      	pop	{r4, pc}
 8003b74:	08004728 	.word	0x08004728
 8003b78:	08003a9d 	.word	0x08003a9d

08003b7c <__sfp>:
 8003b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b7e:	4b1c      	ldr	r3, [pc, #112]	; (8003bf0 <__sfp+0x74>)
 8003b80:	4607      	mov	r7, r0
 8003b82:	681e      	ldr	r6, [r3, #0]
 8003b84:	69b3      	ldr	r3, [r6, #24]
 8003b86:	b913      	cbnz	r3, 8003b8e <__sfp+0x12>
 8003b88:	4630      	mov	r0, r6
 8003b8a:	f7ff ffc7 	bl	8003b1c <__sinit>
 8003b8e:	3648      	adds	r6, #72	; 0x48
 8003b90:	68b4      	ldr	r4, [r6, #8]
 8003b92:	6873      	ldr	r3, [r6, #4]
 8003b94:	3b01      	subs	r3, #1
 8003b96:	d503      	bpl.n	8003ba0 <__sfp+0x24>
 8003b98:	6833      	ldr	r3, [r6, #0]
 8003b9a:	b133      	cbz	r3, 8003baa <__sfp+0x2e>
 8003b9c:	6836      	ldr	r6, [r6, #0]
 8003b9e:	e7f7      	b.n	8003b90 <__sfp+0x14>
 8003ba0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003ba4:	b16d      	cbz	r5, 8003bc2 <__sfp+0x46>
 8003ba6:	3468      	adds	r4, #104	; 0x68
 8003ba8:	e7f4      	b.n	8003b94 <__sfp+0x18>
 8003baa:	2104      	movs	r1, #4
 8003bac:	4638      	mov	r0, r7
 8003bae:	f7ff ff9f 	bl	8003af0 <__sfmoreglue>
 8003bb2:	6030      	str	r0, [r6, #0]
 8003bb4:	2800      	cmp	r0, #0
 8003bb6:	d1f1      	bne.n	8003b9c <__sfp+0x20>
 8003bb8:	230c      	movs	r3, #12
 8003bba:	4604      	mov	r4, r0
 8003bbc:	603b      	str	r3, [r7, #0]
 8003bbe:	4620      	mov	r0, r4
 8003bc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bc6:	81e3      	strh	r3, [r4, #14]
 8003bc8:	2301      	movs	r3, #1
 8003bca:	6665      	str	r5, [r4, #100]	; 0x64
 8003bcc:	81a3      	strh	r3, [r4, #12]
 8003bce:	6025      	str	r5, [r4, #0]
 8003bd0:	60a5      	str	r5, [r4, #8]
 8003bd2:	6065      	str	r5, [r4, #4]
 8003bd4:	6125      	str	r5, [r4, #16]
 8003bd6:	6165      	str	r5, [r4, #20]
 8003bd8:	61a5      	str	r5, [r4, #24]
 8003bda:	2208      	movs	r2, #8
 8003bdc:	4629      	mov	r1, r5
 8003bde:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003be2:	f7ff fccf 	bl	8003584 <memset>
 8003be6:	6365      	str	r5, [r4, #52]	; 0x34
 8003be8:	63a5      	str	r5, [r4, #56]	; 0x38
 8003bea:	64a5      	str	r5, [r4, #72]	; 0x48
 8003bec:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003bee:	e7e6      	b.n	8003bbe <__sfp+0x42>
 8003bf0:	08004728 	.word	0x08004728

08003bf4 <_fwalk_reent>:
 8003bf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bf8:	4680      	mov	r8, r0
 8003bfa:	4689      	mov	r9, r1
 8003bfc:	2600      	movs	r6, #0
 8003bfe:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003c02:	b914      	cbnz	r4, 8003c0a <_fwalk_reent+0x16>
 8003c04:	4630      	mov	r0, r6
 8003c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c0a:	68a5      	ldr	r5, [r4, #8]
 8003c0c:	6867      	ldr	r7, [r4, #4]
 8003c0e:	3f01      	subs	r7, #1
 8003c10:	d501      	bpl.n	8003c16 <_fwalk_reent+0x22>
 8003c12:	6824      	ldr	r4, [r4, #0]
 8003c14:	e7f5      	b.n	8003c02 <_fwalk_reent+0xe>
 8003c16:	89ab      	ldrh	r3, [r5, #12]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d907      	bls.n	8003c2c <_fwalk_reent+0x38>
 8003c1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c20:	3301      	adds	r3, #1
 8003c22:	d003      	beq.n	8003c2c <_fwalk_reent+0x38>
 8003c24:	4629      	mov	r1, r5
 8003c26:	4640      	mov	r0, r8
 8003c28:	47c8      	blx	r9
 8003c2a:	4306      	orrs	r6, r0
 8003c2c:	3568      	adds	r5, #104	; 0x68
 8003c2e:	e7ee      	b.n	8003c0e <_fwalk_reent+0x1a>

08003c30 <__locale_ctype_ptr_l>:
 8003c30:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003c34:	4770      	bx	lr

08003c36 <__swhatbuf_r>:
 8003c36:	b570      	push	{r4, r5, r6, lr}
 8003c38:	460e      	mov	r6, r1
 8003c3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c3e:	b090      	sub	sp, #64	; 0x40
 8003c40:	2900      	cmp	r1, #0
 8003c42:	4614      	mov	r4, r2
 8003c44:	461d      	mov	r5, r3
 8003c46:	da07      	bge.n	8003c58 <__swhatbuf_r+0x22>
 8003c48:	2300      	movs	r3, #0
 8003c4a:	602b      	str	r3, [r5, #0]
 8003c4c:	89b3      	ldrh	r3, [r6, #12]
 8003c4e:	061a      	lsls	r2, r3, #24
 8003c50:	d410      	bmi.n	8003c74 <__swhatbuf_r+0x3e>
 8003c52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c56:	e00e      	b.n	8003c76 <__swhatbuf_r+0x40>
 8003c58:	aa01      	add	r2, sp, #4
 8003c5a:	f000 fc65 	bl	8004528 <_fstat_r>
 8003c5e:	2800      	cmp	r0, #0
 8003c60:	dbf2      	blt.n	8003c48 <__swhatbuf_r+0x12>
 8003c62:	9a02      	ldr	r2, [sp, #8]
 8003c64:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003c68:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003c6c:	425a      	negs	r2, r3
 8003c6e:	415a      	adcs	r2, r3
 8003c70:	602a      	str	r2, [r5, #0]
 8003c72:	e7ee      	b.n	8003c52 <__swhatbuf_r+0x1c>
 8003c74:	2340      	movs	r3, #64	; 0x40
 8003c76:	2000      	movs	r0, #0
 8003c78:	6023      	str	r3, [r4, #0]
 8003c7a:	b010      	add	sp, #64	; 0x40
 8003c7c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003c80 <__smakebuf_r>:
 8003c80:	898b      	ldrh	r3, [r1, #12]
 8003c82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003c84:	079d      	lsls	r5, r3, #30
 8003c86:	4606      	mov	r6, r0
 8003c88:	460c      	mov	r4, r1
 8003c8a:	d507      	bpl.n	8003c9c <__smakebuf_r+0x1c>
 8003c8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003c90:	6023      	str	r3, [r4, #0]
 8003c92:	6123      	str	r3, [r4, #16]
 8003c94:	2301      	movs	r3, #1
 8003c96:	6163      	str	r3, [r4, #20]
 8003c98:	b002      	add	sp, #8
 8003c9a:	bd70      	pop	{r4, r5, r6, pc}
 8003c9c:	ab01      	add	r3, sp, #4
 8003c9e:	466a      	mov	r2, sp
 8003ca0:	f7ff ffc9 	bl	8003c36 <__swhatbuf_r>
 8003ca4:	9900      	ldr	r1, [sp, #0]
 8003ca6:	4605      	mov	r5, r0
 8003ca8:	4630      	mov	r0, r6
 8003caa:	f000 f887 	bl	8003dbc <_malloc_r>
 8003cae:	b948      	cbnz	r0, 8003cc4 <__smakebuf_r+0x44>
 8003cb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cb4:	059a      	lsls	r2, r3, #22
 8003cb6:	d4ef      	bmi.n	8003c98 <__smakebuf_r+0x18>
 8003cb8:	f023 0303 	bic.w	r3, r3, #3
 8003cbc:	f043 0302 	orr.w	r3, r3, #2
 8003cc0:	81a3      	strh	r3, [r4, #12]
 8003cc2:	e7e3      	b.n	8003c8c <__smakebuf_r+0xc>
 8003cc4:	4b0d      	ldr	r3, [pc, #52]	; (8003cfc <__smakebuf_r+0x7c>)
 8003cc6:	62b3      	str	r3, [r6, #40]	; 0x28
 8003cc8:	89a3      	ldrh	r3, [r4, #12]
 8003cca:	6020      	str	r0, [r4, #0]
 8003ccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cd0:	81a3      	strh	r3, [r4, #12]
 8003cd2:	9b00      	ldr	r3, [sp, #0]
 8003cd4:	6120      	str	r0, [r4, #16]
 8003cd6:	6163      	str	r3, [r4, #20]
 8003cd8:	9b01      	ldr	r3, [sp, #4]
 8003cda:	b15b      	cbz	r3, 8003cf4 <__smakebuf_r+0x74>
 8003cdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ce0:	4630      	mov	r0, r6
 8003ce2:	f000 fc33 	bl	800454c <_isatty_r>
 8003ce6:	b128      	cbz	r0, 8003cf4 <__smakebuf_r+0x74>
 8003ce8:	89a3      	ldrh	r3, [r4, #12]
 8003cea:	f023 0303 	bic.w	r3, r3, #3
 8003cee:	f043 0301 	orr.w	r3, r3, #1
 8003cf2:	81a3      	strh	r3, [r4, #12]
 8003cf4:	89a3      	ldrh	r3, [r4, #12]
 8003cf6:	431d      	orrs	r5, r3
 8003cf8:	81a5      	strh	r5, [r4, #12]
 8003cfa:	e7cd      	b.n	8003c98 <__smakebuf_r+0x18>
 8003cfc:	08003a9d 	.word	0x08003a9d

08003d00 <__ascii_mbtowc>:
 8003d00:	b082      	sub	sp, #8
 8003d02:	b901      	cbnz	r1, 8003d06 <__ascii_mbtowc+0x6>
 8003d04:	a901      	add	r1, sp, #4
 8003d06:	b142      	cbz	r2, 8003d1a <__ascii_mbtowc+0x1a>
 8003d08:	b14b      	cbz	r3, 8003d1e <__ascii_mbtowc+0x1e>
 8003d0a:	7813      	ldrb	r3, [r2, #0]
 8003d0c:	600b      	str	r3, [r1, #0]
 8003d0e:	7812      	ldrb	r2, [r2, #0]
 8003d10:	1c10      	adds	r0, r2, #0
 8003d12:	bf18      	it	ne
 8003d14:	2001      	movne	r0, #1
 8003d16:	b002      	add	sp, #8
 8003d18:	4770      	bx	lr
 8003d1a:	4610      	mov	r0, r2
 8003d1c:	e7fb      	b.n	8003d16 <__ascii_mbtowc+0x16>
 8003d1e:	f06f 0001 	mvn.w	r0, #1
 8003d22:	e7f8      	b.n	8003d16 <__ascii_mbtowc+0x16>

08003d24 <_free_r>:
 8003d24:	b538      	push	{r3, r4, r5, lr}
 8003d26:	4605      	mov	r5, r0
 8003d28:	2900      	cmp	r1, #0
 8003d2a:	d043      	beq.n	8003db4 <_free_r+0x90>
 8003d2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d30:	1f0c      	subs	r4, r1, #4
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	bfb8      	it	lt
 8003d36:	18e4      	addlt	r4, r4, r3
 8003d38:	f000 fc38 	bl	80045ac <__malloc_lock>
 8003d3c:	4a1e      	ldr	r2, [pc, #120]	; (8003db8 <_free_r+0x94>)
 8003d3e:	6813      	ldr	r3, [r2, #0]
 8003d40:	4610      	mov	r0, r2
 8003d42:	b933      	cbnz	r3, 8003d52 <_free_r+0x2e>
 8003d44:	6063      	str	r3, [r4, #4]
 8003d46:	6014      	str	r4, [r2, #0]
 8003d48:	4628      	mov	r0, r5
 8003d4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d4e:	f000 bc2e 	b.w	80045ae <__malloc_unlock>
 8003d52:	42a3      	cmp	r3, r4
 8003d54:	d90b      	bls.n	8003d6e <_free_r+0x4a>
 8003d56:	6821      	ldr	r1, [r4, #0]
 8003d58:	1862      	adds	r2, r4, r1
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	bf01      	itttt	eq
 8003d5e:	681a      	ldreq	r2, [r3, #0]
 8003d60:	685b      	ldreq	r3, [r3, #4]
 8003d62:	1852      	addeq	r2, r2, r1
 8003d64:	6022      	streq	r2, [r4, #0]
 8003d66:	6063      	str	r3, [r4, #4]
 8003d68:	6004      	str	r4, [r0, #0]
 8003d6a:	e7ed      	b.n	8003d48 <_free_r+0x24>
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	b10a      	cbz	r2, 8003d76 <_free_r+0x52>
 8003d72:	42a2      	cmp	r2, r4
 8003d74:	d9fa      	bls.n	8003d6c <_free_r+0x48>
 8003d76:	6819      	ldr	r1, [r3, #0]
 8003d78:	1858      	adds	r0, r3, r1
 8003d7a:	42a0      	cmp	r0, r4
 8003d7c:	d10b      	bne.n	8003d96 <_free_r+0x72>
 8003d7e:	6820      	ldr	r0, [r4, #0]
 8003d80:	4401      	add	r1, r0
 8003d82:	1858      	adds	r0, r3, r1
 8003d84:	4282      	cmp	r2, r0
 8003d86:	6019      	str	r1, [r3, #0]
 8003d88:	d1de      	bne.n	8003d48 <_free_r+0x24>
 8003d8a:	6810      	ldr	r0, [r2, #0]
 8003d8c:	6852      	ldr	r2, [r2, #4]
 8003d8e:	4401      	add	r1, r0
 8003d90:	6019      	str	r1, [r3, #0]
 8003d92:	605a      	str	r2, [r3, #4]
 8003d94:	e7d8      	b.n	8003d48 <_free_r+0x24>
 8003d96:	d902      	bls.n	8003d9e <_free_r+0x7a>
 8003d98:	230c      	movs	r3, #12
 8003d9a:	602b      	str	r3, [r5, #0]
 8003d9c:	e7d4      	b.n	8003d48 <_free_r+0x24>
 8003d9e:	6820      	ldr	r0, [r4, #0]
 8003da0:	1821      	adds	r1, r4, r0
 8003da2:	428a      	cmp	r2, r1
 8003da4:	bf01      	itttt	eq
 8003da6:	6811      	ldreq	r1, [r2, #0]
 8003da8:	6852      	ldreq	r2, [r2, #4]
 8003daa:	1809      	addeq	r1, r1, r0
 8003dac:	6021      	streq	r1, [r4, #0]
 8003dae:	6062      	str	r2, [r4, #4]
 8003db0:	605c      	str	r4, [r3, #4]
 8003db2:	e7c9      	b.n	8003d48 <_free_r+0x24>
 8003db4:	bd38      	pop	{r3, r4, r5, pc}
 8003db6:	bf00      	nop
 8003db8:	2000020c 	.word	0x2000020c

08003dbc <_malloc_r>:
 8003dbc:	b570      	push	{r4, r5, r6, lr}
 8003dbe:	1ccd      	adds	r5, r1, #3
 8003dc0:	f025 0503 	bic.w	r5, r5, #3
 8003dc4:	3508      	adds	r5, #8
 8003dc6:	2d0c      	cmp	r5, #12
 8003dc8:	bf38      	it	cc
 8003dca:	250c      	movcc	r5, #12
 8003dcc:	2d00      	cmp	r5, #0
 8003dce:	4606      	mov	r6, r0
 8003dd0:	db01      	blt.n	8003dd6 <_malloc_r+0x1a>
 8003dd2:	42a9      	cmp	r1, r5
 8003dd4:	d903      	bls.n	8003dde <_malloc_r+0x22>
 8003dd6:	230c      	movs	r3, #12
 8003dd8:	6033      	str	r3, [r6, #0]
 8003dda:	2000      	movs	r0, #0
 8003ddc:	bd70      	pop	{r4, r5, r6, pc}
 8003dde:	f000 fbe5 	bl	80045ac <__malloc_lock>
 8003de2:	4a23      	ldr	r2, [pc, #140]	; (8003e70 <_malloc_r+0xb4>)
 8003de4:	6814      	ldr	r4, [r2, #0]
 8003de6:	4621      	mov	r1, r4
 8003de8:	b991      	cbnz	r1, 8003e10 <_malloc_r+0x54>
 8003dea:	4c22      	ldr	r4, [pc, #136]	; (8003e74 <_malloc_r+0xb8>)
 8003dec:	6823      	ldr	r3, [r4, #0]
 8003dee:	b91b      	cbnz	r3, 8003df8 <_malloc_r+0x3c>
 8003df0:	4630      	mov	r0, r6
 8003df2:	f000 fb17 	bl	8004424 <_sbrk_r>
 8003df6:	6020      	str	r0, [r4, #0]
 8003df8:	4629      	mov	r1, r5
 8003dfa:	4630      	mov	r0, r6
 8003dfc:	f000 fb12 	bl	8004424 <_sbrk_r>
 8003e00:	1c43      	adds	r3, r0, #1
 8003e02:	d126      	bne.n	8003e52 <_malloc_r+0x96>
 8003e04:	230c      	movs	r3, #12
 8003e06:	4630      	mov	r0, r6
 8003e08:	6033      	str	r3, [r6, #0]
 8003e0a:	f000 fbd0 	bl	80045ae <__malloc_unlock>
 8003e0e:	e7e4      	b.n	8003dda <_malloc_r+0x1e>
 8003e10:	680b      	ldr	r3, [r1, #0]
 8003e12:	1b5b      	subs	r3, r3, r5
 8003e14:	d41a      	bmi.n	8003e4c <_malloc_r+0x90>
 8003e16:	2b0b      	cmp	r3, #11
 8003e18:	d90f      	bls.n	8003e3a <_malloc_r+0x7e>
 8003e1a:	600b      	str	r3, [r1, #0]
 8003e1c:	18cc      	adds	r4, r1, r3
 8003e1e:	50cd      	str	r5, [r1, r3]
 8003e20:	4630      	mov	r0, r6
 8003e22:	f000 fbc4 	bl	80045ae <__malloc_unlock>
 8003e26:	f104 000b 	add.w	r0, r4, #11
 8003e2a:	1d23      	adds	r3, r4, #4
 8003e2c:	f020 0007 	bic.w	r0, r0, #7
 8003e30:	1ac3      	subs	r3, r0, r3
 8003e32:	d01b      	beq.n	8003e6c <_malloc_r+0xb0>
 8003e34:	425a      	negs	r2, r3
 8003e36:	50e2      	str	r2, [r4, r3]
 8003e38:	bd70      	pop	{r4, r5, r6, pc}
 8003e3a:	428c      	cmp	r4, r1
 8003e3c:	bf0b      	itete	eq
 8003e3e:	6863      	ldreq	r3, [r4, #4]
 8003e40:	684b      	ldrne	r3, [r1, #4]
 8003e42:	6013      	streq	r3, [r2, #0]
 8003e44:	6063      	strne	r3, [r4, #4]
 8003e46:	bf18      	it	ne
 8003e48:	460c      	movne	r4, r1
 8003e4a:	e7e9      	b.n	8003e20 <_malloc_r+0x64>
 8003e4c:	460c      	mov	r4, r1
 8003e4e:	6849      	ldr	r1, [r1, #4]
 8003e50:	e7ca      	b.n	8003de8 <_malloc_r+0x2c>
 8003e52:	1cc4      	adds	r4, r0, #3
 8003e54:	f024 0403 	bic.w	r4, r4, #3
 8003e58:	42a0      	cmp	r0, r4
 8003e5a:	d005      	beq.n	8003e68 <_malloc_r+0xac>
 8003e5c:	1a21      	subs	r1, r4, r0
 8003e5e:	4630      	mov	r0, r6
 8003e60:	f000 fae0 	bl	8004424 <_sbrk_r>
 8003e64:	3001      	adds	r0, #1
 8003e66:	d0cd      	beq.n	8003e04 <_malloc_r+0x48>
 8003e68:	6025      	str	r5, [r4, #0]
 8003e6a:	e7d9      	b.n	8003e20 <_malloc_r+0x64>
 8003e6c:	bd70      	pop	{r4, r5, r6, pc}
 8003e6e:	bf00      	nop
 8003e70:	2000020c 	.word	0x2000020c
 8003e74:	20000210 	.word	0x20000210

08003e78 <__sfputc_r>:
 8003e78:	6893      	ldr	r3, [r2, #8]
 8003e7a:	b410      	push	{r4}
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	6093      	str	r3, [r2, #8]
 8003e82:	da08      	bge.n	8003e96 <__sfputc_r+0x1e>
 8003e84:	6994      	ldr	r4, [r2, #24]
 8003e86:	42a3      	cmp	r3, r4
 8003e88:	db02      	blt.n	8003e90 <__sfputc_r+0x18>
 8003e8a:	b2cb      	uxtb	r3, r1
 8003e8c:	2b0a      	cmp	r3, #10
 8003e8e:	d102      	bne.n	8003e96 <__sfputc_r+0x1e>
 8003e90:	bc10      	pop	{r4}
 8003e92:	f7ff bc91 	b.w	80037b8 <__swbuf_r>
 8003e96:	6813      	ldr	r3, [r2, #0]
 8003e98:	1c58      	adds	r0, r3, #1
 8003e9a:	6010      	str	r0, [r2, #0]
 8003e9c:	7019      	strb	r1, [r3, #0]
 8003e9e:	b2c8      	uxtb	r0, r1
 8003ea0:	bc10      	pop	{r4}
 8003ea2:	4770      	bx	lr

08003ea4 <__sfputs_r>:
 8003ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ea6:	4606      	mov	r6, r0
 8003ea8:	460f      	mov	r7, r1
 8003eaa:	4614      	mov	r4, r2
 8003eac:	18d5      	adds	r5, r2, r3
 8003eae:	42ac      	cmp	r4, r5
 8003eb0:	d101      	bne.n	8003eb6 <__sfputs_r+0x12>
 8003eb2:	2000      	movs	r0, #0
 8003eb4:	e007      	b.n	8003ec6 <__sfputs_r+0x22>
 8003eb6:	463a      	mov	r2, r7
 8003eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ebc:	4630      	mov	r0, r6
 8003ebe:	f7ff ffdb 	bl	8003e78 <__sfputc_r>
 8003ec2:	1c43      	adds	r3, r0, #1
 8003ec4:	d1f3      	bne.n	8003eae <__sfputs_r+0xa>
 8003ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003ec8 <_vfiprintf_r>:
 8003ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ecc:	b09d      	sub	sp, #116	; 0x74
 8003ece:	460c      	mov	r4, r1
 8003ed0:	4617      	mov	r7, r2
 8003ed2:	9303      	str	r3, [sp, #12]
 8003ed4:	4606      	mov	r6, r0
 8003ed6:	b118      	cbz	r0, 8003ee0 <_vfiprintf_r+0x18>
 8003ed8:	6983      	ldr	r3, [r0, #24]
 8003eda:	b90b      	cbnz	r3, 8003ee0 <_vfiprintf_r+0x18>
 8003edc:	f7ff fe1e 	bl	8003b1c <__sinit>
 8003ee0:	4b7c      	ldr	r3, [pc, #496]	; (80040d4 <_vfiprintf_r+0x20c>)
 8003ee2:	429c      	cmp	r4, r3
 8003ee4:	d157      	bne.n	8003f96 <_vfiprintf_r+0xce>
 8003ee6:	6874      	ldr	r4, [r6, #4]
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	0718      	lsls	r0, r3, #28
 8003eec:	d55d      	bpl.n	8003faa <_vfiprintf_r+0xe2>
 8003eee:	6923      	ldr	r3, [r4, #16]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d05a      	beq.n	8003faa <_vfiprintf_r+0xe2>
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	9309      	str	r3, [sp, #36]	; 0x24
 8003ef8:	2320      	movs	r3, #32
 8003efa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003efe:	2330      	movs	r3, #48	; 0x30
 8003f00:	f04f 0b01 	mov.w	fp, #1
 8003f04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f08:	46b8      	mov	r8, r7
 8003f0a:	4645      	mov	r5, r8
 8003f0c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d155      	bne.n	8003fc0 <_vfiprintf_r+0xf8>
 8003f14:	ebb8 0a07 	subs.w	sl, r8, r7
 8003f18:	d00b      	beq.n	8003f32 <_vfiprintf_r+0x6a>
 8003f1a:	4653      	mov	r3, sl
 8003f1c:	463a      	mov	r2, r7
 8003f1e:	4621      	mov	r1, r4
 8003f20:	4630      	mov	r0, r6
 8003f22:	f7ff ffbf 	bl	8003ea4 <__sfputs_r>
 8003f26:	3001      	adds	r0, #1
 8003f28:	f000 80c4 	beq.w	80040b4 <_vfiprintf_r+0x1ec>
 8003f2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f2e:	4453      	add	r3, sl
 8003f30:	9309      	str	r3, [sp, #36]	; 0x24
 8003f32:	f898 3000 	ldrb.w	r3, [r8]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f000 80bc 	beq.w	80040b4 <_vfiprintf_r+0x1ec>
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f42:	9304      	str	r3, [sp, #16]
 8003f44:	9307      	str	r3, [sp, #28]
 8003f46:	9205      	str	r2, [sp, #20]
 8003f48:	9306      	str	r3, [sp, #24]
 8003f4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f4e:	931a      	str	r3, [sp, #104]	; 0x68
 8003f50:	2205      	movs	r2, #5
 8003f52:	7829      	ldrb	r1, [r5, #0]
 8003f54:	4860      	ldr	r0, [pc, #384]	; (80040d8 <_vfiprintf_r+0x210>)
 8003f56:	f000 fb1b 	bl	8004590 <memchr>
 8003f5a:	f105 0801 	add.w	r8, r5, #1
 8003f5e:	9b04      	ldr	r3, [sp, #16]
 8003f60:	2800      	cmp	r0, #0
 8003f62:	d131      	bne.n	8003fc8 <_vfiprintf_r+0x100>
 8003f64:	06d9      	lsls	r1, r3, #27
 8003f66:	bf44      	itt	mi
 8003f68:	2220      	movmi	r2, #32
 8003f6a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003f6e:	071a      	lsls	r2, r3, #28
 8003f70:	bf44      	itt	mi
 8003f72:	222b      	movmi	r2, #43	; 0x2b
 8003f74:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003f78:	782a      	ldrb	r2, [r5, #0]
 8003f7a:	2a2a      	cmp	r2, #42	; 0x2a
 8003f7c:	d02c      	beq.n	8003fd8 <_vfiprintf_r+0x110>
 8003f7e:	2100      	movs	r1, #0
 8003f80:	200a      	movs	r0, #10
 8003f82:	9a07      	ldr	r2, [sp, #28]
 8003f84:	46a8      	mov	r8, r5
 8003f86:	f898 3000 	ldrb.w	r3, [r8]
 8003f8a:	3501      	adds	r5, #1
 8003f8c:	3b30      	subs	r3, #48	; 0x30
 8003f8e:	2b09      	cmp	r3, #9
 8003f90:	d96d      	bls.n	800406e <_vfiprintf_r+0x1a6>
 8003f92:	b371      	cbz	r1, 8003ff2 <_vfiprintf_r+0x12a>
 8003f94:	e026      	b.n	8003fe4 <_vfiprintf_r+0x11c>
 8003f96:	4b51      	ldr	r3, [pc, #324]	; (80040dc <_vfiprintf_r+0x214>)
 8003f98:	429c      	cmp	r4, r3
 8003f9a:	d101      	bne.n	8003fa0 <_vfiprintf_r+0xd8>
 8003f9c:	68b4      	ldr	r4, [r6, #8]
 8003f9e:	e7a3      	b.n	8003ee8 <_vfiprintf_r+0x20>
 8003fa0:	4b4f      	ldr	r3, [pc, #316]	; (80040e0 <_vfiprintf_r+0x218>)
 8003fa2:	429c      	cmp	r4, r3
 8003fa4:	bf08      	it	eq
 8003fa6:	68f4      	ldreq	r4, [r6, #12]
 8003fa8:	e79e      	b.n	8003ee8 <_vfiprintf_r+0x20>
 8003faa:	4621      	mov	r1, r4
 8003fac:	4630      	mov	r0, r6
 8003fae:	f7ff fc55 	bl	800385c <__swsetup_r>
 8003fb2:	2800      	cmp	r0, #0
 8003fb4:	d09e      	beq.n	8003ef4 <_vfiprintf_r+0x2c>
 8003fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8003fba:	b01d      	add	sp, #116	; 0x74
 8003fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fc0:	2b25      	cmp	r3, #37	; 0x25
 8003fc2:	d0a7      	beq.n	8003f14 <_vfiprintf_r+0x4c>
 8003fc4:	46a8      	mov	r8, r5
 8003fc6:	e7a0      	b.n	8003f0a <_vfiprintf_r+0x42>
 8003fc8:	4a43      	ldr	r2, [pc, #268]	; (80040d8 <_vfiprintf_r+0x210>)
 8003fca:	4645      	mov	r5, r8
 8003fcc:	1a80      	subs	r0, r0, r2
 8003fce:	fa0b f000 	lsl.w	r0, fp, r0
 8003fd2:	4318      	orrs	r0, r3
 8003fd4:	9004      	str	r0, [sp, #16]
 8003fd6:	e7bb      	b.n	8003f50 <_vfiprintf_r+0x88>
 8003fd8:	9a03      	ldr	r2, [sp, #12]
 8003fda:	1d11      	adds	r1, r2, #4
 8003fdc:	6812      	ldr	r2, [r2, #0]
 8003fde:	9103      	str	r1, [sp, #12]
 8003fe0:	2a00      	cmp	r2, #0
 8003fe2:	db01      	blt.n	8003fe8 <_vfiprintf_r+0x120>
 8003fe4:	9207      	str	r2, [sp, #28]
 8003fe6:	e004      	b.n	8003ff2 <_vfiprintf_r+0x12a>
 8003fe8:	4252      	negs	r2, r2
 8003fea:	f043 0302 	orr.w	r3, r3, #2
 8003fee:	9207      	str	r2, [sp, #28]
 8003ff0:	9304      	str	r3, [sp, #16]
 8003ff2:	f898 3000 	ldrb.w	r3, [r8]
 8003ff6:	2b2e      	cmp	r3, #46	; 0x2e
 8003ff8:	d110      	bne.n	800401c <_vfiprintf_r+0x154>
 8003ffa:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003ffe:	f108 0101 	add.w	r1, r8, #1
 8004002:	2b2a      	cmp	r3, #42	; 0x2a
 8004004:	d137      	bne.n	8004076 <_vfiprintf_r+0x1ae>
 8004006:	9b03      	ldr	r3, [sp, #12]
 8004008:	f108 0802 	add.w	r8, r8, #2
 800400c:	1d1a      	adds	r2, r3, #4
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	9203      	str	r2, [sp, #12]
 8004012:	2b00      	cmp	r3, #0
 8004014:	bfb8      	it	lt
 8004016:	f04f 33ff 	movlt.w	r3, #4294967295
 800401a:	9305      	str	r3, [sp, #20]
 800401c:	4d31      	ldr	r5, [pc, #196]	; (80040e4 <_vfiprintf_r+0x21c>)
 800401e:	2203      	movs	r2, #3
 8004020:	f898 1000 	ldrb.w	r1, [r8]
 8004024:	4628      	mov	r0, r5
 8004026:	f000 fab3 	bl	8004590 <memchr>
 800402a:	b140      	cbz	r0, 800403e <_vfiprintf_r+0x176>
 800402c:	2340      	movs	r3, #64	; 0x40
 800402e:	1b40      	subs	r0, r0, r5
 8004030:	fa03 f000 	lsl.w	r0, r3, r0
 8004034:	9b04      	ldr	r3, [sp, #16]
 8004036:	f108 0801 	add.w	r8, r8, #1
 800403a:	4303      	orrs	r3, r0
 800403c:	9304      	str	r3, [sp, #16]
 800403e:	f898 1000 	ldrb.w	r1, [r8]
 8004042:	2206      	movs	r2, #6
 8004044:	4828      	ldr	r0, [pc, #160]	; (80040e8 <_vfiprintf_r+0x220>)
 8004046:	f108 0701 	add.w	r7, r8, #1
 800404a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800404e:	f000 fa9f 	bl	8004590 <memchr>
 8004052:	2800      	cmp	r0, #0
 8004054:	d034      	beq.n	80040c0 <_vfiprintf_r+0x1f8>
 8004056:	4b25      	ldr	r3, [pc, #148]	; (80040ec <_vfiprintf_r+0x224>)
 8004058:	bb03      	cbnz	r3, 800409c <_vfiprintf_r+0x1d4>
 800405a:	9b03      	ldr	r3, [sp, #12]
 800405c:	3307      	adds	r3, #7
 800405e:	f023 0307 	bic.w	r3, r3, #7
 8004062:	3308      	adds	r3, #8
 8004064:	9303      	str	r3, [sp, #12]
 8004066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004068:	444b      	add	r3, r9
 800406a:	9309      	str	r3, [sp, #36]	; 0x24
 800406c:	e74c      	b.n	8003f08 <_vfiprintf_r+0x40>
 800406e:	fb00 3202 	mla	r2, r0, r2, r3
 8004072:	2101      	movs	r1, #1
 8004074:	e786      	b.n	8003f84 <_vfiprintf_r+0xbc>
 8004076:	2300      	movs	r3, #0
 8004078:	250a      	movs	r5, #10
 800407a:	4618      	mov	r0, r3
 800407c:	9305      	str	r3, [sp, #20]
 800407e:	4688      	mov	r8, r1
 8004080:	f898 2000 	ldrb.w	r2, [r8]
 8004084:	3101      	adds	r1, #1
 8004086:	3a30      	subs	r2, #48	; 0x30
 8004088:	2a09      	cmp	r2, #9
 800408a:	d903      	bls.n	8004094 <_vfiprintf_r+0x1cc>
 800408c:	2b00      	cmp	r3, #0
 800408e:	d0c5      	beq.n	800401c <_vfiprintf_r+0x154>
 8004090:	9005      	str	r0, [sp, #20]
 8004092:	e7c3      	b.n	800401c <_vfiprintf_r+0x154>
 8004094:	fb05 2000 	mla	r0, r5, r0, r2
 8004098:	2301      	movs	r3, #1
 800409a:	e7f0      	b.n	800407e <_vfiprintf_r+0x1b6>
 800409c:	ab03      	add	r3, sp, #12
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	4622      	mov	r2, r4
 80040a2:	4b13      	ldr	r3, [pc, #76]	; (80040f0 <_vfiprintf_r+0x228>)
 80040a4:	a904      	add	r1, sp, #16
 80040a6:	4630      	mov	r0, r6
 80040a8:	f3af 8000 	nop.w
 80040ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80040b0:	4681      	mov	r9, r0
 80040b2:	d1d8      	bne.n	8004066 <_vfiprintf_r+0x19e>
 80040b4:	89a3      	ldrh	r3, [r4, #12]
 80040b6:	065b      	lsls	r3, r3, #25
 80040b8:	f53f af7d 	bmi.w	8003fb6 <_vfiprintf_r+0xee>
 80040bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040be:	e77c      	b.n	8003fba <_vfiprintf_r+0xf2>
 80040c0:	ab03      	add	r3, sp, #12
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	4622      	mov	r2, r4
 80040c6:	4b0a      	ldr	r3, [pc, #40]	; (80040f0 <_vfiprintf_r+0x228>)
 80040c8:	a904      	add	r1, sp, #16
 80040ca:	4630      	mov	r0, r6
 80040cc:	f000 f88a 	bl	80041e4 <_printf_i>
 80040d0:	e7ec      	b.n	80040ac <_vfiprintf_r+0x1e4>
 80040d2:	bf00      	nop
 80040d4:	0800474c 	.word	0x0800474c
 80040d8:	08004794 	.word	0x08004794
 80040dc:	0800476c 	.word	0x0800476c
 80040e0:	0800472c 	.word	0x0800472c
 80040e4:	0800479a 	.word	0x0800479a
 80040e8:	0800479e 	.word	0x0800479e
 80040ec:	00000000 	.word	0x00000000
 80040f0:	08003ea5 	.word	0x08003ea5

080040f4 <_printf_common>:
 80040f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040f8:	4691      	mov	r9, r2
 80040fa:	461f      	mov	r7, r3
 80040fc:	688a      	ldr	r2, [r1, #8]
 80040fe:	690b      	ldr	r3, [r1, #16]
 8004100:	4606      	mov	r6, r0
 8004102:	4293      	cmp	r3, r2
 8004104:	bfb8      	it	lt
 8004106:	4613      	movlt	r3, r2
 8004108:	f8c9 3000 	str.w	r3, [r9]
 800410c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004110:	460c      	mov	r4, r1
 8004112:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004116:	b112      	cbz	r2, 800411e <_printf_common+0x2a>
 8004118:	3301      	adds	r3, #1
 800411a:	f8c9 3000 	str.w	r3, [r9]
 800411e:	6823      	ldr	r3, [r4, #0]
 8004120:	0699      	lsls	r1, r3, #26
 8004122:	bf42      	ittt	mi
 8004124:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004128:	3302      	addmi	r3, #2
 800412a:	f8c9 3000 	strmi.w	r3, [r9]
 800412e:	6825      	ldr	r5, [r4, #0]
 8004130:	f015 0506 	ands.w	r5, r5, #6
 8004134:	d107      	bne.n	8004146 <_printf_common+0x52>
 8004136:	f104 0a19 	add.w	sl, r4, #25
 800413a:	68e3      	ldr	r3, [r4, #12]
 800413c:	f8d9 2000 	ldr.w	r2, [r9]
 8004140:	1a9b      	subs	r3, r3, r2
 8004142:	429d      	cmp	r5, r3
 8004144:	db2a      	blt.n	800419c <_printf_common+0xa8>
 8004146:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800414a:	6822      	ldr	r2, [r4, #0]
 800414c:	3300      	adds	r3, #0
 800414e:	bf18      	it	ne
 8004150:	2301      	movne	r3, #1
 8004152:	0692      	lsls	r2, r2, #26
 8004154:	d42f      	bmi.n	80041b6 <_printf_common+0xc2>
 8004156:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800415a:	4639      	mov	r1, r7
 800415c:	4630      	mov	r0, r6
 800415e:	47c0      	blx	r8
 8004160:	3001      	adds	r0, #1
 8004162:	d022      	beq.n	80041aa <_printf_common+0xb6>
 8004164:	6823      	ldr	r3, [r4, #0]
 8004166:	68e5      	ldr	r5, [r4, #12]
 8004168:	f003 0306 	and.w	r3, r3, #6
 800416c:	2b04      	cmp	r3, #4
 800416e:	bf18      	it	ne
 8004170:	2500      	movne	r5, #0
 8004172:	f8d9 2000 	ldr.w	r2, [r9]
 8004176:	f04f 0900 	mov.w	r9, #0
 800417a:	bf08      	it	eq
 800417c:	1aad      	subeq	r5, r5, r2
 800417e:	68a3      	ldr	r3, [r4, #8]
 8004180:	6922      	ldr	r2, [r4, #16]
 8004182:	bf08      	it	eq
 8004184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004188:	4293      	cmp	r3, r2
 800418a:	bfc4      	itt	gt
 800418c:	1a9b      	subgt	r3, r3, r2
 800418e:	18ed      	addgt	r5, r5, r3
 8004190:	341a      	adds	r4, #26
 8004192:	454d      	cmp	r5, r9
 8004194:	d11b      	bne.n	80041ce <_printf_common+0xda>
 8004196:	2000      	movs	r0, #0
 8004198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800419c:	2301      	movs	r3, #1
 800419e:	4652      	mov	r2, sl
 80041a0:	4639      	mov	r1, r7
 80041a2:	4630      	mov	r0, r6
 80041a4:	47c0      	blx	r8
 80041a6:	3001      	adds	r0, #1
 80041a8:	d103      	bne.n	80041b2 <_printf_common+0xbe>
 80041aa:	f04f 30ff 	mov.w	r0, #4294967295
 80041ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041b2:	3501      	adds	r5, #1
 80041b4:	e7c1      	b.n	800413a <_printf_common+0x46>
 80041b6:	2030      	movs	r0, #48	; 0x30
 80041b8:	18e1      	adds	r1, r4, r3
 80041ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041be:	1c5a      	adds	r2, r3, #1
 80041c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041c4:	4422      	add	r2, r4
 80041c6:	3302      	adds	r3, #2
 80041c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041cc:	e7c3      	b.n	8004156 <_printf_common+0x62>
 80041ce:	2301      	movs	r3, #1
 80041d0:	4622      	mov	r2, r4
 80041d2:	4639      	mov	r1, r7
 80041d4:	4630      	mov	r0, r6
 80041d6:	47c0      	blx	r8
 80041d8:	3001      	adds	r0, #1
 80041da:	d0e6      	beq.n	80041aa <_printf_common+0xb6>
 80041dc:	f109 0901 	add.w	r9, r9, #1
 80041e0:	e7d7      	b.n	8004192 <_printf_common+0x9e>
	...

080041e4 <_printf_i>:
 80041e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80041e8:	4617      	mov	r7, r2
 80041ea:	7e0a      	ldrb	r2, [r1, #24]
 80041ec:	b085      	sub	sp, #20
 80041ee:	2a6e      	cmp	r2, #110	; 0x6e
 80041f0:	4698      	mov	r8, r3
 80041f2:	4606      	mov	r6, r0
 80041f4:	460c      	mov	r4, r1
 80041f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80041f8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80041fc:	f000 80bc 	beq.w	8004378 <_printf_i+0x194>
 8004200:	d81a      	bhi.n	8004238 <_printf_i+0x54>
 8004202:	2a63      	cmp	r2, #99	; 0x63
 8004204:	d02e      	beq.n	8004264 <_printf_i+0x80>
 8004206:	d80a      	bhi.n	800421e <_printf_i+0x3a>
 8004208:	2a00      	cmp	r2, #0
 800420a:	f000 80c8 	beq.w	800439e <_printf_i+0x1ba>
 800420e:	2a58      	cmp	r2, #88	; 0x58
 8004210:	f000 808a 	beq.w	8004328 <_printf_i+0x144>
 8004214:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004218:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800421c:	e02a      	b.n	8004274 <_printf_i+0x90>
 800421e:	2a64      	cmp	r2, #100	; 0x64
 8004220:	d001      	beq.n	8004226 <_printf_i+0x42>
 8004222:	2a69      	cmp	r2, #105	; 0x69
 8004224:	d1f6      	bne.n	8004214 <_printf_i+0x30>
 8004226:	6821      	ldr	r1, [r4, #0]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800422e:	d023      	beq.n	8004278 <_printf_i+0x94>
 8004230:	1d11      	adds	r1, r2, #4
 8004232:	6019      	str	r1, [r3, #0]
 8004234:	6813      	ldr	r3, [r2, #0]
 8004236:	e027      	b.n	8004288 <_printf_i+0xa4>
 8004238:	2a73      	cmp	r2, #115	; 0x73
 800423a:	f000 80b4 	beq.w	80043a6 <_printf_i+0x1c2>
 800423e:	d808      	bhi.n	8004252 <_printf_i+0x6e>
 8004240:	2a6f      	cmp	r2, #111	; 0x6f
 8004242:	d02a      	beq.n	800429a <_printf_i+0xb6>
 8004244:	2a70      	cmp	r2, #112	; 0x70
 8004246:	d1e5      	bne.n	8004214 <_printf_i+0x30>
 8004248:	680a      	ldr	r2, [r1, #0]
 800424a:	f042 0220 	orr.w	r2, r2, #32
 800424e:	600a      	str	r2, [r1, #0]
 8004250:	e003      	b.n	800425a <_printf_i+0x76>
 8004252:	2a75      	cmp	r2, #117	; 0x75
 8004254:	d021      	beq.n	800429a <_printf_i+0xb6>
 8004256:	2a78      	cmp	r2, #120	; 0x78
 8004258:	d1dc      	bne.n	8004214 <_printf_i+0x30>
 800425a:	2278      	movs	r2, #120	; 0x78
 800425c:	496f      	ldr	r1, [pc, #444]	; (800441c <_printf_i+0x238>)
 800425e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004262:	e064      	b.n	800432e <_printf_i+0x14a>
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800426a:	1d11      	adds	r1, r2, #4
 800426c:	6019      	str	r1, [r3, #0]
 800426e:	6813      	ldr	r3, [r2, #0]
 8004270:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004274:	2301      	movs	r3, #1
 8004276:	e0a3      	b.n	80043c0 <_printf_i+0x1dc>
 8004278:	f011 0f40 	tst.w	r1, #64	; 0x40
 800427c:	f102 0104 	add.w	r1, r2, #4
 8004280:	6019      	str	r1, [r3, #0]
 8004282:	d0d7      	beq.n	8004234 <_printf_i+0x50>
 8004284:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004288:	2b00      	cmp	r3, #0
 800428a:	da03      	bge.n	8004294 <_printf_i+0xb0>
 800428c:	222d      	movs	r2, #45	; 0x2d
 800428e:	425b      	negs	r3, r3
 8004290:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004294:	4962      	ldr	r1, [pc, #392]	; (8004420 <_printf_i+0x23c>)
 8004296:	220a      	movs	r2, #10
 8004298:	e017      	b.n	80042ca <_printf_i+0xe6>
 800429a:	6820      	ldr	r0, [r4, #0]
 800429c:	6819      	ldr	r1, [r3, #0]
 800429e:	f010 0f80 	tst.w	r0, #128	; 0x80
 80042a2:	d003      	beq.n	80042ac <_printf_i+0xc8>
 80042a4:	1d08      	adds	r0, r1, #4
 80042a6:	6018      	str	r0, [r3, #0]
 80042a8:	680b      	ldr	r3, [r1, #0]
 80042aa:	e006      	b.n	80042ba <_printf_i+0xd6>
 80042ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80042b0:	f101 0004 	add.w	r0, r1, #4
 80042b4:	6018      	str	r0, [r3, #0]
 80042b6:	d0f7      	beq.n	80042a8 <_printf_i+0xc4>
 80042b8:	880b      	ldrh	r3, [r1, #0]
 80042ba:	2a6f      	cmp	r2, #111	; 0x6f
 80042bc:	bf14      	ite	ne
 80042be:	220a      	movne	r2, #10
 80042c0:	2208      	moveq	r2, #8
 80042c2:	4957      	ldr	r1, [pc, #348]	; (8004420 <_printf_i+0x23c>)
 80042c4:	2000      	movs	r0, #0
 80042c6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80042ca:	6865      	ldr	r5, [r4, #4]
 80042cc:	2d00      	cmp	r5, #0
 80042ce:	60a5      	str	r5, [r4, #8]
 80042d0:	f2c0 809c 	blt.w	800440c <_printf_i+0x228>
 80042d4:	6820      	ldr	r0, [r4, #0]
 80042d6:	f020 0004 	bic.w	r0, r0, #4
 80042da:	6020      	str	r0, [r4, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d13f      	bne.n	8004360 <_printf_i+0x17c>
 80042e0:	2d00      	cmp	r5, #0
 80042e2:	f040 8095 	bne.w	8004410 <_printf_i+0x22c>
 80042e6:	4675      	mov	r5, lr
 80042e8:	2a08      	cmp	r2, #8
 80042ea:	d10b      	bne.n	8004304 <_printf_i+0x120>
 80042ec:	6823      	ldr	r3, [r4, #0]
 80042ee:	07da      	lsls	r2, r3, #31
 80042f0:	d508      	bpl.n	8004304 <_printf_i+0x120>
 80042f2:	6923      	ldr	r3, [r4, #16]
 80042f4:	6862      	ldr	r2, [r4, #4]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	bfde      	ittt	le
 80042fa:	2330      	movle	r3, #48	; 0x30
 80042fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004300:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004304:	ebae 0305 	sub.w	r3, lr, r5
 8004308:	6123      	str	r3, [r4, #16]
 800430a:	f8cd 8000 	str.w	r8, [sp]
 800430e:	463b      	mov	r3, r7
 8004310:	aa03      	add	r2, sp, #12
 8004312:	4621      	mov	r1, r4
 8004314:	4630      	mov	r0, r6
 8004316:	f7ff feed 	bl	80040f4 <_printf_common>
 800431a:	3001      	adds	r0, #1
 800431c:	d155      	bne.n	80043ca <_printf_i+0x1e6>
 800431e:	f04f 30ff 	mov.w	r0, #4294967295
 8004322:	b005      	add	sp, #20
 8004324:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004328:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800432c:	493c      	ldr	r1, [pc, #240]	; (8004420 <_printf_i+0x23c>)
 800432e:	6822      	ldr	r2, [r4, #0]
 8004330:	6818      	ldr	r0, [r3, #0]
 8004332:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004336:	f100 0504 	add.w	r5, r0, #4
 800433a:	601d      	str	r5, [r3, #0]
 800433c:	d001      	beq.n	8004342 <_printf_i+0x15e>
 800433e:	6803      	ldr	r3, [r0, #0]
 8004340:	e002      	b.n	8004348 <_printf_i+0x164>
 8004342:	0655      	lsls	r5, r2, #25
 8004344:	d5fb      	bpl.n	800433e <_printf_i+0x15a>
 8004346:	8803      	ldrh	r3, [r0, #0]
 8004348:	07d0      	lsls	r0, r2, #31
 800434a:	bf44      	itt	mi
 800434c:	f042 0220 	orrmi.w	r2, r2, #32
 8004350:	6022      	strmi	r2, [r4, #0]
 8004352:	b91b      	cbnz	r3, 800435c <_printf_i+0x178>
 8004354:	6822      	ldr	r2, [r4, #0]
 8004356:	f022 0220 	bic.w	r2, r2, #32
 800435a:	6022      	str	r2, [r4, #0]
 800435c:	2210      	movs	r2, #16
 800435e:	e7b1      	b.n	80042c4 <_printf_i+0xe0>
 8004360:	4675      	mov	r5, lr
 8004362:	fbb3 f0f2 	udiv	r0, r3, r2
 8004366:	fb02 3310 	mls	r3, r2, r0, r3
 800436a:	5ccb      	ldrb	r3, [r1, r3]
 800436c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004370:	4603      	mov	r3, r0
 8004372:	2800      	cmp	r0, #0
 8004374:	d1f5      	bne.n	8004362 <_printf_i+0x17e>
 8004376:	e7b7      	b.n	80042e8 <_printf_i+0x104>
 8004378:	6808      	ldr	r0, [r1, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004380:	6949      	ldr	r1, [r1, #20]
 8004382:	d004      	beq.n	800438e <_printf_i+0x1aa>
 8004384:	1d10      	adds	r0, r2, #4
 8004386:	6018      	str	r0, [r3, #0]
 8004388:	6813      	ldr	r3, [r2, #0]
 800438a:	6019      	str	r1, [r3, #0]
 800438c:	e007      	b.n	800439e <_printf_i+0x1ba>
 800438e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004392:	f102 0004 	add.w	r0, r2, #4
 8004396:	6018      	str	r0, [r3, #0]
 8004398:	6813      	ldr	r3, [r2, #0]
 800439a:	d0f6      	beq.n	800438a <_printf_i+0x1a6>
 800439c:	8019      	strh	r1, [r3, #0]
 800439e:	2300      	movs	r3, #0
 80043a0:	4675      	mov	r5, lr
 80043a2:	6123      	str	r3, [r4, #16]
 80043a4:	e7b1      	b.n	800430a <_printf_i+0x126>
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	1d11      	adds	r1, r2, #4
 80043aa:	6019      	str	r1, [r3, #0]
 80043ac:	6815      	ldr	r5, [r2, #0]
 80043ae:	2100      	movs	r1, #0
 80043b0:	6862      	ldr	r2, [r4, #4]
 80043b2:	4628      	mov	r0, r5
 80043b4:	f000 f8ec 	bl	8004590 <memchr>
 80043b8:	b108      	cbz	r0, 80043be <_printf_i+0x1da>
 80043ba:	1b40      	subs	r0, r0, r5
 80043bc:	6060      	str	r0, [r4, #4]
 80043be:	6863      	ldr	r3, [r4, #4]
 80043c0:	6123      	str	r3, [r4, #16]
 80043c2:	2300      	movs	r3, #0
 80043c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043c8:	e79f      	b.n	800430a <_printf_i+0x126>
 80043ca:	6923      	ldr	r3, [r4, #16]
 80043cc:	462a      	mov	r2, r5
 80043ce:	4639      	mov	r1, r7
 80043d0:	4630      	mov	r0, r6
 80043d2:	47c0      	blx	r8
 80043d4:	3001      	adds	r0, #1
 80043d6:	d0a2      	beq.n	800431e <_printf_i+0x13a>
 80043d8:	6823      	ldr	r3, [r4, #0]
 80043da:	079b      	lsls	r3, r3, #30
 80043dc:	d507      	bpl.n	80043ee <_printf_i+0x20a>
 80043de:	2500      	movs	r5, #0
 80043e0:	f104 0919 	add.w	r9, r4, #25
 80043e4:	68e3      	ldr	r3, [r4, #12]
 80043e6:	9a03      	ldr	r2, [sp, #12]
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	429d      	cmp	r5, r3
 80043ec:	db05      	blt.n	80043fa <_printf_i+0x216>
 80043ee:	68e0      	ldr	r0, [r4, #12]
 80043f0:	9b03      	ldr	r3, [sp, #12]
 80043f2:	4298      	cmp	r0, r3
 80043f4:	bfb8      	it	lt
 80043f6:	4618      	movlt	r0, r3
 80043f8:	e793      	b.n	8004322 <_printf_i+0x13e>
 80043fa:	2301      	movs	r3, #1
 80043fc:	464a      	mov	r2, r9
 80043fe:	4639      	mov	r1, r7
 8004400:	4630      	mov	r0, r6
 8004402:	47c0      	blx	r8
 8004404:	3001      	adds	r0, #1
 8004406:	d08a      	beq.n	800431e <_printf_i+0x13a>
 8004408:	3501      	adds	r5, #1
 800440a:	e7eb      	b.n	80043e4 <_printf_i+0x200>
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1a7      	bne.n	8004360 <_printf_i+0x17c>
 8004410:	780b      	ldrb	r3, [r1, #0]
 8004412:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004416:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800441a:	e765      	b.n	80042e8 <_printf_i+0x104>
 800441c:	080047b6 	.word	0x080047b6
 8004420:	080047a5 	.word	0x080047a5

08004424 <_sbrk_r>:
 8004424:	b538      	push	{r3, r4, r5, lr}
 8004426:	2300      	movs	r3, #0
 8004428:	4c05      	ldr	r4, [pc, #20]	; (8004440 <_sbrk_r+0x1c>)
 800442a:	4605      	mov	r5, r0
 800442c:	4608      	mov	r0, r1
 800442e:	6023      	str	r3, [r4, #0]
 8004430:	f7fe fdfa 	bl	8003028 <_sbrk>
 8004434:	1c43      	adds	r3, r0, #1
 8004436:	d102      	bne.n	800443e <_sbrk_r+0x1a>
 8004438:	6823      	ldr	r3, [r4, #0]
 800443a:	b103      	cbz	r3, 800443e <_sbrk_r+0x1a>
 800443c:	602b      	str	r3, [r5, #0]
 800443e:	bd38      	pop	{r3, r4, r5, pc}
 8004440:	20000a90 	.word	0x20000a90

08004444 <__sread>:
 8004444:	b510      	push	{r4, lr}
 8004446:	460c      	mov	r4, r1
 8004448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800444c:	f000 f8b0 	bl	80045b0 <_read_r>
 8004450:	2800      	cmp	r0, #0
 8004452:	bfab      	itete	ge
 8004454:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004456:	89a3      	ldrhlt	r3, [r4, #12]
 8004458:	181b      	addge	r3, r3, r0
 800445a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800445e:	bfac      	ite	ge
 8004460:	6563      	strge	r3, [r4, #84]	; 0x54
 8004462:	81a3      	strhlt	r3, [r4, #12]
 8004464:	bd10      	pop	{r4, pc}

08004466 <__swrite>:
 8004466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800446a:	461f      	mov	r7, r3
 800446c:	898b      	ldrh	r3, [r1, #12]
 800446e:	4605      	mov	r5, r0
 8004470:	05db      	lsls	r3, r3, #23
 8004472:	460c      	mov	r4, r1
 8004474:	4616      	mov	r6, r2
 8004476:	d505      	bpl.n	8004484 <__swrite+0x1e>
 8004478:	2302      	movs	r3, #2
 800447a:	2200      	movs	r2, #0
 800447c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004480:	f000 f874 	bl	800456c <_lseek_r>
 8004484:	89a3      	ldrh	r3, [r4, #12]
 8004486:	4632      	mov	r2, r6
 8004488:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800448c:	81a3      	strh	r3, [r4, #12]
 800448e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004492:	463b      	mov	r3, r7
 8004494:	4628      	mov	r0, r5
 8004496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800449a:	f000 b823 	b.w	80044e4 <_write_r>

0800449e <__sseek>:
 800449e:	b510      	push	{r4, lr}
 80044a0:	460c      	mov	r4, r1
 80044a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044a6:	f000 f861 	bl	800456c <_lseek_r>
 80044aa:	1c43      	adds	r3, r0, #1
 80044ac:	89a3      	ldrh	r3, [r4, #12]
 80044ae:	bf15      	itete	ne
 80044b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80044b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80044b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80044ba:	81a3      	strheq	r3, [r4, #12]
 80044bc:	bf18      	it	ne
 80044be:	81a3      	strhne	r3, [r4, #12]
 80044c0:	bd10      	pop	{r4, pc}

080044c2 <__sclose>:
 80044c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044c6:	f000 b81f 	b.w	8004508 <_close_r>

080044ca <__ascii_wctomb>:
 80044ca:	b149      	cbz	r1, 80044e0 <__ascii_wctomb+0x16>
 80044cc:	2aff      	cmp	r2, #255	; 0xff
 80044ce:	bf8b      	itete	hi
 80044d0:	238a      	movhi	r3, #138	; 0x8a
 80044d2:	700a      	strbls	r2, [r1, #0]
 80044d4:	6003      	strhi	r3, [r0, #0]
 80044d6:	2001      	movls	r0, #1
 80044d8:	bf88      	it	hi
 80044da:	f04f 30ff 	movhi.w	r0, #4294967295
 80044de:	4770      	bx	lr
 80044e0:	4608      	mov	r0, r1
 80044e2:	4770      	bx	lr

080044e4 <_write_r>:
 80044e4:	b538      	push	{r3, r4, r5, lr}
 80044e6:	4605      	mov	r5, r0
 80044e8:	4608      	mov	r0, r1
 80044ea:	4611      	mov	r1, r2
 80044ec:	2200      	movs	r2, #0
 80044ee:	4c05      	ldr	r4, [pc, #20]	; (8004504 <_write_r+0x20>)
 80044f0:	6022      	str	r2, [r4, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	f7fe fd8a 	bl	800300c <_write>
 80044f8:	1c43      	adds	r3, r0, #1
 80044fa:	d102      	bne.n	8004502 <_write_r+0x1e>
 80044fc:	6823      	ldr	r3, [r4, #0]
 80044fe:	b103      	cbz	r3, 8004502 <_write_r+0x1e>
 8004500:	602b      	str	r3, [r5, #0]
 8004502:	bd38      	pop	{r3, r4, r5, pc}
 8004504:	20000a90 	.word	0x20000a90

08004508 <_close_r>:
 8004508:	b538      	push	{r3, r4, r5, lr}
 800450a:	2300      	movs	r3, #0
 800450c:	4c05      	ldr	r4, [pc, #20]	; (8004524 <_close_r+0x1c>)
 800450e:	4605      	mov	r5, r0
 8004510:	4608      	mov	r0, r1
 8004512:	6023      	str	r3, [r4, #0]
 8004514:	f7fe fda2 	bl	800305c <_close>
 8004518:	1c43      	adds	r3, r0, #1
 800451a:	d102      	bne.n	8004522 <_close_r+0x1a>
 800451c:	6823      	ldr	r3, [r4, #0]
 800451e:	b103      	cbz	r3, 8004522 <_close_r+0x1a>
 8004520:	602b      	str	r3, [r5, #0]
 8004522:	bd38      	pop	{r3, r4, r5, pc}
 8004524:	20000a90 	.word	0x20000a90

08004528 <_fstat_r>:
 8004528:	b538      	push	{r3, r4, r5, lr}
 800452a:	2300      	movs	r3, #0
 800452c:	4c06      	ldr	r4, [pc, #24]	; (8004548 <_fstat_r+0x20>)
 800452e:	4605      	mov	r5, r0
 8004530:	4608      	mov	r0, r1
 8004532:	4611      	mov	r1, r2
 8004534:	6023      	str	r3, [r4, #0]
 8004536:	f7fe fd94 	bl	8003062 <_fstat>
 800453a:	1c43      	adds	r3, r0, #1
 800453c:	d102      	bne.n	8004544 <_fstat_r+0x1c>
 800453e:	6823      	ldr	r3, [r4, #0]
 8004540:	b103      	cbz	r3, 8004544 <_fstat_r+0x1c>
 8004542:	602b      	str	r3, [r5, #0]
 8004544:	bd38      	pop	{r3, r4, r5, pc}
 8004546:	bf00      	nop
 8004548:	20000a90 	.word	0x20000a90

0800454c <_isatty_r>:
 800454c:	b538      	push	{r3, r4, r5, lr}
 800454e:	2300      	movs	r3, #0
 8004550:	4c05      	ldr	r4, [pc, #20]	; (8004568 <_isatty_r+0x1c>)
 8004552:	4605      	mov	r5, r0
 8004554:	4608      	mov	r0, r1
 8004556:	6023      	str	r3, [r4, #0]
 8004558:	f7fe fd88 	bl	800306c <_isatty>
 800455c:	1c43      	adds	r3, r0, #1
 800455e:	d102      	bne.n	8004566 <_isatty_r+0x1a>
 8004560:	6823      	ldr	r3, [r4, #0]
 8004562:	b103      	cbz	r3, 8004566 <_isatty_r+0x1a>
 8004564:	602b      	str	r3, [r5, #0]
 8004566:	bd38      	pop	{r3, r4, r5, pc}
 8004568:	20000a90 	.word	0x20000a90

0800456c <_lseek_r>:
 800456c:	b538      	push	{r3, r4, r5, lr}
 800456e:	4605      	mov	r5, r0
 8004570:	4608      	mov	r0, r1
 8004572:	4611      	mov	r1, r2
 8004574:	2200      	movs	r2, #0
 8004576:	4c05      	ldr	r4, [pc, #20]	; (800458c <_lseek_r+0x20>)
 8004578:	6022      	str	r2, [r4, #0]
 800457a:	461a      	mov	r2, r3
 800457c:	f7fe fd78 	bl	8003070 <_lseek>
 8004580:	1c43      	adds	r3, r0, #1
 8004582:	d102      	bne.n	800458a <_lseek_r+0x1e>
 8004584:	6823      	ldr	r3, [r4, #0]
 8004586:	b103      	cbz	r3, 800458a <_lseek_r+0x1e>
 8004588:	602b      	str	r3, [r5, #0]
 800458a:	bd38      	pop	{r3, r4, r5, pc}
 800458c:	20000a90 	.word	0x20000a90

08004590 <memchr>:
 8004590:	b510      	push	{r4, lr}
 8004592:	b2c9      	uxtb	r1, r1
 8004594:	4402      	add	r2, r0
 8004596:	4290      	cmp	r0, r2
 8004598:	4603      	mov	r3, r0
 800459a:	d101      	bne.n	80045a0 <memchr+0x10>
 800459c:	2000      	movs	r0, #0
 800459e:	bd10      	pop	{r4, pc}
 80045a0:	781c      	ldrb	r4, [r3, #0]
 80045a2:	3001      	adds	r0, #1
 80045a4:	428c      	cmp	r4, r1
 80045a6:	d1f6      	bne.n	8004596 <memchr+0x6>
 80045a8:	4618      	mov	r0, r3
 80045aa:	bd10      	pop	{r4, pc}

080045ac <__malloc_lock>:
 80045ac:	4770      	bx	lr

080045ae <__malloc_unlock>:
 80045ae:	4770      	bx	lr

080045b0 <_read_r>:
 80045b0:	b538      	push	{r3, r4, r5, lr}
 80045b2:	4605      	mov	r5, r0
 80045b4:	4608      	mov	r0, r1
 80045b6:	4611      	mov	r1, r2
 80045b8:	2200      	movs	r2, #0
 80045ba:	4c05      	ldr	r4, [pc, #20]	; (80045d0 <_read_r+0x20>)
 80045bc:	6022      	str	r2, [r4, #0]
 80045be:	461a      	mov	r2, r3
 80045c0:	f7fe fd16 	bl	8002ff0 <_read>
 80045c4:	1c43      	adds	r3, r0, #1
 80045c6:	d102      	bne.n	80045ce <_read_r+0x1e>
 80045c8:	6823      	ldr	r3, [r4, #0]
 80045ca:	b103      	cbz	r3, 80045ce <_read_r+0x1e>
 80045cc:	602b      	str	r3, [r5, #0]
 80045ce:	bd38      	pop	{r3, r4, r5, pc}
 80045d0:	20000a90 	.word	0x20000a90

080045d4 <_init>:
 80045d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045d6:	bf00      	nop
 80045d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045da:	bc08      	pop	{r3}
 80045dc:	469e      	mov	lr, r3
 80045de:	4770      	bx	lr

080045e0 <_fini>:
 80045e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045e2:	bf00      	nop
 80045e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045e6:	bc08      	pop	{r3}
 80045e8:	469e      	mov	lr, r3
 80045ea:	4770      	bx	lr
