<tei>
	<teiHeader>
	<fileDesc xml:id="478"/>
	</teiHeader>
<text xml:lang="en">
		<front>
		<docTitle>
			<titlePart type="main">Network Subsystem Design: <lb/>A Case for an Integrated Data Path <lb/></titlePart>
		</docTitle>
		<byline><docAuthor>Peter Druschel <lb/>Mark B. Abbott <lb/>Michael A. Pagels <lb/>Larry L. Peterson <lb/></docAuthor></byline>
		<byline><affiliation>Department of Computer Science <lb/>University of Arizona <lb/></affiliation></byline>
		<address>Tucson, AZ 85721 <lb/></address>
		<div type="abstract">Abstract <lb/>This paper argues that the CPU/memory data path is a potential throughput bottleneck in <lb/>workstations connected to high-speed networks, and considers the implications for the design <lb/>of the I/O subsystem. <lb/></div>
		<div type="intro">1 Introduction</div>
		</front>
</text>
</tei>