MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
L2 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 0
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 58 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 1
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 57 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 2
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 56 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 3
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 55 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 4
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 54 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 5
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 53 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 6
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 52 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 7
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 51 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 8
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 50 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 9
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 49 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 10
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 48 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 11
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 47 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 12
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 46 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 13
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 45 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 14
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 44 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 15
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 43 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 16
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 42 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 17
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 41 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 18
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 40 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 19
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 39 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 20
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 38 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 21
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 37 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 22
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 36 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 23
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 35 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 24
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 34 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 25
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 33 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 26
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 32 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 27
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 31 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 28
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 30 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 29
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 29 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 30
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 28 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 31
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 27 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 32
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 26 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 33
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 25 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 34
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 24 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 35
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 23 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 36
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 22 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 37
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 21 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 38
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 20 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 39
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 19 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 40
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 18 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 41
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 17 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 42
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 16 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 43
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 15 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 44
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 14 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 45
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 13 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 46
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 12 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 47
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 11 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 48
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 10 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 49
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 9 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 50
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 8 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 51
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 7 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 52
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 6 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 53
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 5 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 54
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 4 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 55
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 3 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 56
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 2 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 57
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 1 cycles remaining to be serviced
MEM[0]: 24010492
MEM[1]: 10b00
MEM[2]: 24210492
MEM[3]: 10a00
MEM[4]: 24210049
MEM[5]: 1020
MEM[6]: 30230001
MEM[7]: 10600002
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 58
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read hit): 604046482<-[0]
L1 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 59
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 604046482<-[0]
IF: Fetched instruction 0x24010492 from PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: VALID | instruction=0x24010492 | PC+4=0x4
Current PC: 0x4
--------------------------------------------------


CYCLE 60
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 68352<-[4]
IF: Fetched instruction 0x10b00 from PC 0x4

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10b00 | PC+4=0x8
Current PC: 0x8
--------------------------------------------------


CYCLE 61
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 606143634<-[8]
IF: Fetched instruction 0x24210492 from PC 0x8

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x492
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x24210492 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 62
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 68096<-[c]
IF: Fetched instruction 0x10a00 from PC 0xc

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x492 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10a00 | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 63
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1170 to R[1]
L1 Cache (read hit): 606142537<-[10]
IF: Fetched instruction 0x24210049 from PC 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x492
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x24210049 | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 64
R[0]: 0
R[1]: 1170
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[1]
L1 Cache (read hit): 4128<-[14]
IF: Fetched instruction 0x1020 from PC 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x492 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x49200
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1020 | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 65
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1170 to R[1]
L1 Cache (read hit): 807600129<-[18]
IF: Fetched instruction 0x30230001 from PC 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x49200 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x49
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x30230001 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 66
R[0]: 0
R[1]: 1170
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 299520 to R[1]
L1 Cache (read hit): 274726914<-[1c]
IF: Fetched instruction 0x10600002 from PC 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x49 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10600002 | PC+4=0x20
Current PC: 0x20
--------------------------------------------------


CYCLE 67
R[0]: 0
R[1]: 299520
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 73 to R[1]
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x49201
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x24
Current PC: 0x24
--------------------------------------------------


CYCLE 68
R[0]: 0
R[1]: 73
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[2]
EX: Branch taken to 0x28
L1 Cache (read hit): 67650<-[28]
IF: Fetched instruction 0x10842 from PC 0x28

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x49201 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10842 | PC+4=0x2c
Current PC: 0x2c
--------------------------------------------------


CYCLE 69
R[0]: 0
R[1]: 73
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 299521 to R[3]
L1 Cache (read hit): 337707002<-[2c]
IF: Fetched instruction 0x1420fffa from PC 0x2c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1420fffa | PC+4=0x30
Current PC: 0x30
--------------------------------------------------


CYCLE 70
R[0]: 0
R[1]: 73
R[2]: 0
R[3]: 299521
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[30]
IF: Fetched instruction 0x0 from PC 0x30

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x24
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=1
IF/ID: VALID | instruction=0x0 | PC+4=0x34
Current PC: 0x34
--------------------------------------------------


CYCLE 71
R[0]: 0
R[1]: 73
R[2]: 0
R[3]: 299521
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
L1 Cache (read hit): 807600129<-[18]
IF: Fetched instruction 0x30230001 from PC 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x24 | write_reg=1
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x49
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x30230001 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 72
R[0]: 0
R[1]: 73
R[2]: 0
R[3]: 299521
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 36 to R[1]
L1 Cache (read hit): 274726914<-[1c]
IF: Fetched instruction 0x10600002 from PC 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x49 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10600002 | PC+4=0x20
Current PC: 0x20
--------------------------------------------------


CYCLE 73
R[0]: 0
R[1]: 36
R[2]: 0
R[3]: 299521
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x25
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x24
Current PC: 0x24
--------------------------------------------------


CYCLE 74
R[0]: 0
R[1]: 36
R[2]: 0
R[3]: 299521
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 541196289<-[24]
IF: Fetched instruction 0x20420001 from PC 0x24

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x25 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x49201
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x20420001 | PC+4=0x28
Current PC: 0x28
--------------------------------------------------


CYCLE 75
R[0]: 0
R[1]: 36
R[2]: 0
R[3]: 299521
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 37 to R[3]
L1 Cache (read hit): 67650<-[28]
IF: Fetched instruction 0x10842 from PC 0x28

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x49201 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10842 | PC+4=0x2c
Current PC: 0x2c
--------------------------------------------------


CYCLE 76
R[0]: 0
R[1]: 36
R[2]: 0
R[3]: 37
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 337707002<-[2c]
IF: Fetched instruction 0x1420fffa from PC 0x2c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1420fffa | PC+4=0x30
Current PC: 0x30
--------------------------------------------------


CYCLE 77
R[0]: 0
R[1]: 36
R[2]: 0
R[3]: 37
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 0<-[30]
IF: Fetched instruction 0x0 from PC 0x30

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=1
IF/ID: VALID | instruction=0x0 | PC+4=0x34
Current PC: 0x34
--------------------------------------------------


CYCLE 78
R[0]: 0
R[1]: 36
R[2]: 0
R[3]: 37
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[2]
EX: Branch taken to 0x18
L1 Cache (read hit): 807600129<-[18]
IF: Fetched instruction 0x30230001 from PC 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12 | write_reg=1
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x24
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x30230001 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 79
R[0]: 0
R[1]: 36
R[2]: 1
R[3]: 37
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 18 to R[1]
L1 Cache (read hit): 274726914<-[1c]
IF: Fetched instruction 0x10600002 from PC 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x24 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10600002 | PC+4=0x20
Current PC: 0x20
--------------------------------------------------


CYCLE 80
R[0]: 0
R[1]: 18
R[2]: 1
R[3]: 37
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x24
Current PC: 0x24
--------------------------------------------------


CYCLE 81
R[0]: 0
R[1]: 18
R[2]: 1
R[3]: 37
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 541196289<-[24]
IF: Fetched instruction 0x20420001 from PC 0x24

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x25
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x20420001 | PC+4=0x28
Current PC: 0x28
--------------------------------------------------


CYCLE 82
R[0]: 0
R[1]: 18
R[2]: 1
R[3]: 37
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 19 to R[3]
L1 Cache (read hit): 67650<-[28]
IF: Fetched instruction 0x10842 from PC 0x28

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x25 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10842 | PC+4=0x2c
Current PC: 0x2c
--------------------------------------------------


CYCLE 83
R[0]: 0
R[1]: 18
R[2]: 1
R[3]: 19
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 337707002<-[2c]
IF: Fetched instruction 0x1420fffa from PC 0x2c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1420fffa | PC+4=0x30
Current PC: 0x30
--------------------------------------------------


CYCLE 84
R[0]: 0
R[1]: 18
R[2]: 1
R[3]: 19
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 0<-[30]
IF: Fetched instruction 0x0 from PC 0x30

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=1
IF/ID: VALID | instruction=0x0 | PC+4=0x34
Current PC: 0x34
--------------------------------------------------


CYCLE 85
R[0]: 0
R[1]: 18
R[2]: 1
R[3]: 19
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2 to R[2]
EX: Branch taken to 0x18
L1 Cache (read hit): 807600129<-[18]
IF: Fetched instruction 0x30230001 from PC 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9 | write_reg=1
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x12
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x30230001 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 86
R[0]: 0
R[1]: 18
R[2]: 2
R[3]: 19
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 9 to R[1]
L1 Cache (read hit): 274726914<-[1c]
IF: Fetched instruction 0x10600002 from PC 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x12 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10600002 | PC+4=0x20
Current PC: 0x20
--------------------------------------------------


CYCLE 87
R[0]: 0
R[1]: 9
R[2]: 2
R[3]: 19
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x24
Current PC: 0x24
--------------------------------------------------


CYCLE 88
R[0]: 0
R[1]: 9
R[2]: 2
R[3]: 19
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 541196289<-[24]
IF: Fetched instruction 0x20420001 from PC 0x24

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x13
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x20420001 | PC+4=0x28
Current PC: 0x28
--------------------------------------------------


CYCLE 89
R[0]: 0
R[1]: 9
R[2]: 2
R[3]: 19
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 10 to R[3]
L1 Cache (read hit): 67650<-[28]
IF: Fetched instruction 0x10842 from PC 0x28

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x13 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10842 | PC+4=0x2c
Current PC: 0x2c
--------------------------------------------------


CYCLE 90
R[0]: 0
R[1]: 9
R[2]: 2
R[3]: 10
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 337707002<-[2c]
IF: Fetched instruction 0x1420fffa from PC 0x2c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1420fffa | PC+4=0x30
Current PC: 0x30
--------------------------------------------------


CYCLE 91
R[0]: 0
R[1]: 9
R[2]: 2
R[3]: 10
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 0<-[30]
IF: Fetched instruction 0x0 from PC 0x30

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=1
IF/ID: VALID | instruction=0x0 | PC+4=0x34
Current PC: 0x34
--------------------------------------------------


CYCLE 92
R[0]: 0
R[1]: 9
R[2]: 2
R[3]: 10
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 3 to R[2]
EX: Branch taken to 0x18
L1 Cache (read hit): 807600129<-[18]
IF: Fetched instruction 0x30230001 from PC 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4 | write_reg=1
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x30230001 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 93
R[0]: 0
R[1]: 9
R[2]: 3
R[3]: 10
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4 to R[1]
L1 Cache (read hit): 274726914<-[1c]
IF: Fetched instruction 0x10600002 from PC 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x9 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10600002 | PC+4=0x20
Current PC: 0x20
--------------------------------------------------


CYCLE 94
R[0]: 0
R[1]: 4
R[2]: 3
R[3]: 10
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x24
Current PC: 0x24
--------------------------------------------------


CYCLE 95
R[0]: 0
R[1]: 4
R[2]: 3
R[3]: 10
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 541196289<-[24]
IF: Fetched instruction 0x20420001 from PC 0x24

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0xa
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x20420001 | PC+4=0x28
Current PC: 0x28
--------------------------------------------------


CYCLE 96
R[0]: 0
R[1]: 4
R[2]: 3
R[3]: 10
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 5 to R[3]
L1 Cache (read hit): 67650<-[28]
IF: Fetched instruction 0x10842 from PC 0x28

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0xa | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10842 | PC+4=0x2c
Current PC: 0x2c
--------------------------------------------------


CYCLE 97
R[0]: 0
R[1]: 4
R[2]: 3
R[3]: 5
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 337707002<-[2c]
IF: Fetched instruction 0x1420fffa from PC 0x2c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1420fffa | PC+4=0x30
Current PC: 0x30
--------------------------------------------------


CYCLE 98
R[0]: 0
R[1]: 4
R[2]: 3
R[3]: 5
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 0<-[30]
IF: Fetched instruction 0x0 from PC 0x30

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=1
IF/ID: VALID | instruction=0x0 | PC+4=0x34
Current PC: 0x34
--------------------------------------------------


CYCLE 99
R[0]: 0
R[1]: 4
R[2]: 3
R[3]: 5
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4 to R[2]
EX: Branch taken to 0x18
L1 Cache (read hit): 807600129<-[18]
IF: Fetched instruction 0x30230001 from PC 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2 | write_reg=1
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x30230001 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 100
R[0]: 0
R[1]: 4
R[2]: 4
R[3]: 5
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2 to R[1]
L1 Cache (read hit): 274726914<-[1c]
IF: Fetched instruction 0x10600002 from PC 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x4 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10600002 | PC+4=0x20
Current PC: 0x20
--------------------------------------------------


CYCLE 101
R[0]: 0
R[1]: 2
R[2]: 4
R[3]: 5
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x24
Current PC: 0x24
--------------------------------------------------


CYCLE 102
R[0]: 0
R[1]: 2
R[2]: 4
R[3]: 5
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 541196289<-[24]
IF: Fetched instruction 0x20420001 from PC 0x24

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x20420001 | PC+4=0x28
Current PC: 0x28
--------------------------------------------------


CYCLE 103
R[0]: 0
R[1]: 2
R[2]: 4
R[3]: 5
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 3 to R[3]
L1 Cache (read hit): 67650<-[28]
IF: Fetched instruction 0x10842 from PC 0x28

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x5 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10842 | PC+4=0x2c
Current PC: 0x2c
--------------------------------------------------


CYCLE 104
R[0]: 0
R[1]: 2
R[2]: 4
R[3]: 3
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 337707002<-[2c]
IF: Fetched instruction 0x1420fffa from PC 0x2c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1420fffa | PC+4=0x30
Current PC: 0x30
--------------------------------------------------


CYCLE 105
R[0]: 0
R[1]: 2
R[2]: 4
R[3]: 3
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 0<-[30]
IF: Fetched instruction 0x0 from PC 0x30

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=1
IF/ID: VALID | instruction=0x0 | PC+4=0x34
Current PC: 0x34
--------------------------------------------------


CYCLE 106
R[0]: 0
R[1]: 2
R[2]: 4
R[3]: 3
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 5 to R[2]
EX: Branch taken to 0x18
L1 Cache (read hit): 807600129<-[18]
IF: Fetched instruction 0x30230001 from PC 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1 | write_reg=1
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x30230001 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 107
R[0]: 0
R[1]: 2
R[2]: 5
R[3]: 3
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[1]
L1 Cache (read hit): 274726914<-[1c]
IF: Fetched instruction 0x10600002 from PC 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x2 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10600002 | PC+4=0x20
Current PC: 0x20
--------------------------------------------------


CYCLE 108
R[0]: 0
R[1]: 1
R[2]: 5
R[3]: 3
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x24
Current PC: 0x24
--------------------------------------------------


CYCLE 109
R[0]: 0
R[1]: 1
R[2]: 5
R[3]: 3
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 541196289<-[24]
IF: Fetched instruction 0x20420001 from PC 0x24

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x20420001 | PC+4=0x28
Current PC: 0x28
--------------------------------------------------


CYCLE 110
R[0]: 0
R[1]: 1
R[2]: 5
R[3]: 3
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2 to R[3]
L1 Cache (read hit): 67650<-[28]
IF: Fetched instruction 0x10842 from PC 0x28

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x3 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10842 | PC+4=0x2c
Current PC: 0x2c
--------------------------------------------------


CYCLE 111
R[0]: 0
R[1]: 1
R[2]: 5
R[3]: 2
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 337707002<-[2c]
IF: Fetched instruction 0x1420fffa from PC 0x2c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1420fffa | PC+4=0x30
Current PC: 0x30
--------------------------------------------------


CYCLE 112
R[0]: 0
R[1]: 1
R[2]: 5
R[3]: 2
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 0<-[30]
IF: Fetched instruction 0x0 from PC 0x30

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=1
IF/ID: VALID | instruction=0x0 | PC+4=0x34
Current PC: 0x34
--------------------------------------------------


CYCLE 113
R[0]: 0
R[1]: 1
R[2]: 5
R[3]: 2
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 6 to R[2]
EX: Branch taken to 0x18
L1 Cache (read hit): 807600129<-[18]
IF: Fetched instruction 0x30230001 from PC 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=1
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x30230001 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 114
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 2
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[1]
L1 Cache (read hit): 274726914<-[1c]
IF: Fetched instruction 0x10600002 from PC 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x1 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10600002 | PC+4=0x20
Current PC: 0x20
--------------------------------------------------


CYCLE 115
R[0]: 0
R[1]: 0
R[2]: 6
R[3]: 2
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x24
Current PC: 0x24
--------------------------------------------------


CYCLE 116
R[0]: 0
R[1]: 0
R[2]: 6
R[3]: 2
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 541196289<-[24]
IF: Fetched instruction 0x20420001 from PC 0x24

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x20420001 | PC+4=0x28
Current PC: 0x28
--------------------------------------------------


CYCLE 117
R[0]: 0
R[1]: 0
R[2]: 6
R[3]: 2
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
L1 Cache (read hit): 67650<-[28]
IF: Fetched instruction 0x10842 from PC 0x28

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x2 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x10842 | PC+4=0x2c
Current PC: 0x2c
--------------------------------------------------


CYCLE 118
R[0]: 0
R[1]: 0
R[2]: 6
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 337707002<-[2c]
IF: Fetched instruction 0x1420fffa from PC 0x2c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1420fffa | PC+4=0x30
Current PC: 0x30
--------------------------------------------------


CYCLE 119
R[0]: 0
R[1]: 0
R[2]: 6
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read hit): 0<-[30]
IF: Fetched instruction 0x0 from PC 0x30

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=1
IF/ID: VALID | instruction=0x0 | PC+4=0x34
Current PC: 0x34
--------------------------------------------------


CYCLE 120
R[0]: 0
R[1]: 0
R[2]: 6
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 7 to R[2]
L1 Cache (read hit): 2885812224<-[34]
IF: Fetched instruction 0xac020000 from PC 0x34

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=1
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0xac020000 | PC+4=0x38
Current PC: 0x38
--------------------------------------------------


CYCLE 121
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[1]
L1 Cache (read hit): 0<-[38]
IF: Fetched instruction 0x0 from PC 0x38

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=0 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x3c
Current PC: 0x3c
--------------------------------------------------


CYCLE 122
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[3c]
IF: Fetched instruction 0x0 from PC 0x3c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=1 | alu_result=0x0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 123
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (write hit): [0]<-7
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
L2 Cache: replacing line at idx:1 way:0 due to conflicting address:40
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 124
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 58 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 125
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 57 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 126
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 56 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 127
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 55 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 128
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 54 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 129
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 53 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 130
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 52 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 131
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 51 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 132
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 50 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 133
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 49 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 134
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 48 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 135
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 47 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 136
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 46 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 137
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 45 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 138
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 44 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 139
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 43 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 140
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 42 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 141
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 41 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 142
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 40 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 143
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 39 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 144
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 38 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 145
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 37 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 146
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 36 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 147
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 35 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 148
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 34 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 149
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 33 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 150
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 32 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 151
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 31 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 152
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 30 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 153
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 29 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 154
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 28 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 155
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 27 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 156
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 26 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 157
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 25 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 158
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 24 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 159
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 23 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 160
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 22 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 161
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 21 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 162
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 20 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 163
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 19 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 164
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 18 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 165
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 17 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 166
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 16 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 167
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 15 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 168
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 14 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 169
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 13 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 170
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 12 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 171
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 11 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 172
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 10 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 173
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 9 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 174
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 8 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 175
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 7 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 176
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 6 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 177
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 5 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 178
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 4 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 179
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 3 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 180
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 2 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 181
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 1 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 182
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read hit): 0<-[40]
L1 Cache: replacing line at idx:1 way:0 due to conflicting address:40
IF: Memory stall during fetch at PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x0 | PC+4=0x40
Current PC: 0x40
--------------------------------------------------


CYCLE 183
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[40]
IF: Fetched instruction 0x0 from PC 0x40

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0 | PC+4=0x44
Current PC: 0x44
--------------------------------------------------


CYCLE 184
R[0]: 0
R[1]: 0
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 92.5 nanoseconds.
