Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov  3 15:27:29 2020
| Host         : CEBA-X1C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.989        0.000                      0                11329        0.105        0.000                      0                11329        3.000        0.000                       0                  3620  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          0.989        0.000                      0                11263        0.105        0.000                      0                11263        8.870        0.000                       0                  3515  
  timer_clk_clk_pll        6.780        0.000                      0                   66        0.118        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[248].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.263ns  (logic 4.946ns (27.082%)  route 13.317ns (72.918%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.671    -1.517    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y19         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.608 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.170     2.778    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_0[7]
    SLICE_X127Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.883 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.883    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X127Y69        MUXF7 (Prop_muxf7_I0_O)      0.199     3.082 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.082    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X127Y69        MUXF8 (Prop_muxf8_I0_O)      0.085     3.167 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.551     3.718    bridge_1x2/douta[15]
    SLICE_X127Y61        LUT4 (Prop_lut4_I0_O)        0.264     3.982 r  bridge_1x2/ms_to_ws_bus_r[63]_i_4/O
                         net (fo=4, routed)           0.365     4.347    bridge_1x2/cpu_data_rdata[15]
    SLICE_X128Y61        LUT6 (Prop_lut6_I5_O)        0.105     4.452 r  bridge_1x2/ms_to_ws_bus_r[63]_i_7/O
                         net (fo=5, routed)           0.484     4.936    cpu/mem_stage/ms_to_ws_bus_r_reg[47]
    SLICE_X125Y62        LUT6 (Prop_lut6_I4_O)        0.105     5.041 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_3/O
                         net (fo=1, routed)           0.451     5.492    cpu/mem_stage/ms_to_ws_bus_r[47]_i_3_n_0
    SLICE_X124Y64        LUT6 (Prop_lut6_I5_O)        0.105     5.597 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_2/O
                         net (fo=1, routed)           0.581     6.178    cpu/mem_stage/ms_to_ws_bus_r[47]_i_2_n_0
    SLICE_X120Y66        LUT4 (Prop_lut4_I0_O)        0.105     6.283 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_1/O
                         net (fo=3, routed)           0.378     6.661    cpu/wb_stage/u_cp0/D[15]
    SLICE_X116Y68        LUT6 (Prop_lut6_I5_O)        0.105     6.766 f  cpu/wb_stage/u_cp0/ds_to_es_bus_r[79]_i_3/O
                         net (fo=1, routed)           0.467     7.232    cpu/exe_stage/unsigned_mult_res__1_15
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  cpu/exe_stage/ds_to_es_bus_r[79]_i_2/O
                         net (fo=7, routed)           0.802     8.140    cpu/exe_stage/ds_to_es_bus[79]
    SLICE_X107Y71        LUT6 (Prop_lut6_I1_O)        0.105     8.245 r  cpu/exe_stage/ds_to_es_bus_r[161]_i_25/O
                         net (fo=1, routed)           0.000     8.245    cpu/exe_stage/ds_to_es_bus_r[161]_i_25_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.702 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.702    cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.892 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_17/CO[2]
                         net (fo=1, routed)           1.231    10.123    cpu/id_stage/CO[0]
    SLICE_X83Y88         LUT6 (Prop_lut6_I1_O)        0.261    10.384 r  cpu/id_stage/ds_to_es_bus_r[161]_i_11/O
                         net (fo=1, routed)           0.113    10.497    cpu/id_stage/ds_to_es_bus_r[161]_i_11_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.105    10.602 r  cpu/id_stage/ds_to_es_bus_r[161]_i_4/O
                         net (fo=1, routed)           0.116    10.717    cpu/id_stage/ds_to_es_bus_r[161]_i_4_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.822 r  cpu/id_stage/ds_to_es_bus_r[161]_i_1/O
                         net (fo=33, routed)          0.324    11.146    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X81Y88         LUT6 (Prop_lut6_I1_O)        0.105    11.251 r  cpu/wb_stage/u_cp0/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.451    12.702    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y125        LUT3 (Prop_lut3_I2_O)        0.105    12.807 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.030    13.837    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X79Y124        LUT5 (Prop_lut5_I4_O)        0.105    13.942 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=4, routed)           2.805    16.746    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[248].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X7Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[248].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.397    18.730    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[248].ram.r/prim_init.ram/clka
    RAMB36_X7Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[248].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.209    
                         clock uncertainty           -0.087    18.122    
    RAMB36_X7Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.735    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[248].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.735    
                         arrival time                         -16.746    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.364ns  (logic 4.946ns (26.933%)  route 13.418ns (73.067%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 18.902 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.671    -1.517    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y19         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.608 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.170     2.778    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_0[7]
    SLICE_X127Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.883 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.883    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X127Y69        MUXF7 (Prop_muxf7_I0_O)      0.199     3.082 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.082    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X127Y69        MUXF8 (Prop_muxf8_I0_O)      0.085     3.167 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.551     3.718    bridge_1x2/douta[15]
    SLICE_X127Y61        LUT4 (Prop_lut4_I0_O)        0.264     3.982 r  bridge_1x2/ms_to_ws_bus_r[63]_i_4/O
                         net (fo=4, routed)           0.365     4.347    bridge_1x2/cpu_data_rdata[15]
    SLICE_X128Y61        LUT6 (Prop_lut6_I5_O)        0.105     4.452 r  bridge_1x2/ms_to_ws_bus_r[63]_i_7/O
                         net (fo=5, routed)           0.484     4.936    cpu/mem_stage/ms_to_ws_bus_r_reg[47]
    SLICE_X125Y62        LUT6 (Prop_lut6_I4_O)        0.105     5.041 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_3/O
                         net (fo=1, routed)           0.451     5.492    cpu/mem_stage/ms_to_ws_bus_r[47]_i_3_n_0
    SLICE_X124Y64        LUT6 (Prop_lut6_I5_O)        0.105     5.597 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_2/O
                         net (fo=1, routed)           0.581     6.178    cpu/mem_stage/ms_to_ws_bus_r[47]_i_2_n_0
    SLICE_X120Y66        LUT4 (Prop_lut4_I0_O)        0.105     6.283 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_1/O
                         net (fo=3, routed)           0.378     6.661    cpu/wb_stage/u_cp0/D[15]
    SLICE_X116Y68        LUT6 (Prop_lut6_I5_O)        0.105     6.766 f  cpu/wb_stage/u_cp0/ds_to_es_bus_r[79]_i_3/O
                         net (fo=1, routed)           0.467     7.232    cpu/exe_stage/unsigned_mult_res__1_15
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  cpu/exe_stage/ds_to_es_bus_r[79]_i_2/O
                         net (fo=7, routed)           0.802     8.140    cpu/exe_stage/ds_to_es_bus[79]
    SLICE_X107Y71        LUT6 (Prop_lut6_I1_O)        0.105     8.245 r  cpu/exe_stage/ds_to_es_bus_r[161]_i_25/O
                         net (fo=1, routed)           0.000     8.245    cpu/exe_stage/ds_to_es_bus_r[161]_i_25_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.702 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.702    cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.892 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_17/CO[2]
                         net (fo=1, routed)           1.231    10.123    cpu/id_stage/CO[0]
    SLICE_X83Y88         LUT6 (Prop_lut6_I1_O)        0.261    10.384 r  cpu/id_stage/ds_to_es_bus_r[161]_i_11/O
                         net (fo=1, routed)           0.113    10.497    cpu/id_stage/ds_to_es_bus_r[161]_i_11_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.105    10.602 r  cpu/id_stage/ds_to_es_bus_r[161]_i_4/O
                         net (fo=1, routed)           0.116    10.717    cpu/id_stage/ds_to_es_bus_r[161]_i_4_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.822 r  cpu/id_stage/ds_to_es_bus_r[161]_i_1/O
                         net (fo=33, routed)          0.327    11.149    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X81Y88         LUT6 (Prop_lut6_I1_O)        0.105    11.254 r  cpu/wb_stage/u_cp0/fs_pc[14]_i_1/O
                         net (fo=9, routed)           1.362    12.616    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[12]
    SLICE_X75Y120        LUT3 (Prop_lut3_I0_O)        0.105    12.721 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          0.923    13.644    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X78Y125        LUT5 (Prop_lut5_I4_O)        0.105    13.749 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52/O
                         net (fo=4, routed)           3.098    16.847    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X7Y41         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.569    18.902    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/clka
    RAMB36_X7Y41         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.381    
                         clock uncertainty           -0.087    18.294    
    RAMB36_X7Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.907    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.907    
                         arrival time                         -16.847    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.503ns  (logic 4.946ns (26.731%)  route 13.557ns (73.269%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.671    -1.517    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y19         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.608 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.170     2.778    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_0[7]
    SLICE_X127Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.883 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.883    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X127Y69        MUXF7 (Prop_muxf7_I0_O)      0.199     3.082 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.082    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X127Y69        MUXF8 (Prop_muxf8_I0_O)      0.085     3.167 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.551     3.718    bridge_1x2/douta[15]
    SLICE_X127Y61        LUT4 (Prop_lut4_I0_O)        0.264     3.982 r  bridge_1x2/ms_to_ws_bus_r[63]_i_4/O
                         net (fo=4, routed)           0.365     4.347    bridge_1x2/cpu_data_rdata[15]
    SLICE_X128Y61        LUT6 (Prop_lut6_I5_O)        0.105     4.452 r  bridge_1x2/ms_to_ws_bus_r[63]_i_7/O
                         net (fo=5, routed)           0.484     4.936    cpu/mem_stage/ms_to_ws_bus_r_reg[47]
    SLICE_X125Y62        LUT6 (Prop_lut6_I4_O)        0.105     5.041 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_3/O
                         net (fo=1, routed)           0.451     5.492    cpu/mem_stage/ms_to_ws_bus_r[47]_i_3_n_0
    SLICE_X124Y64        LUT6 (Prop_lut6_I5_O)        0.105     5.597 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_2/O
                         net (fo=1, routed)           0.581     6.178    cpu/mem_stage/ms_to_ws_bus_r[47]_i_2_n_0
    SLICE_X120Y66        LUT4 (Prop_lut4_I0_O)        0.105     6.283 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_1/O
                         net (fo=3, routed)           0.378     6.661    cpu/wb_stage/u_cp0/D[15]
    SLICE_X116Y68        LUT6 (Prop_lut6_I5_O)        0.105     6.766 f  cpu/wb_stage/u_cp0/ds_to_es_bus_r[79]_i_3/O
                         net (fo=1, routed)           0.467     7.232    cpu/exe_stage/unsigned_mult_res__1_15
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  cpu/exe_stage/ds_to_es_bus_r[79]_i_2/O
                         net (fo=7, routed)           0.802     8.140    cpu/exe_stage/ds_to_es_bus[79]
    SLICE_X107Y71        LUT6 (Prop_lut6_I1_O)        0.105     8.245 r  cpu/exe_stage/ds_to_es_bus_r[161]_i_25/O
                         net (fo=1, routed)           0.000     8.245    cpu/exe_stage/ds_to_es_bus_r[161]_i_25_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.702 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.702    cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.892 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_17/CO[2]
                         net (fo=1, routed)           1.231    10.123    cpu/id_stage/CO[0]
    SLICE_X83Y88         LUT6 (Prop_lut6_I1_O)        0.261    10.384 r  cpu/id_stage/ds_to_es_bus_r[161]_i_11/O
                         net (fo=1, routed)           0.113    10.497    cpu/id_stage/ds_to_es_bus_r[161]_i_11_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.105    10.602 r  cpu/id_stage/ds_to_es_bus_r[161]_i_4/O
                         net (fo=1, routed)           0.116    10.717    cpu/id_stage/ds_to_es_bus_r[161]_i_4_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.822 r  cpu/id_stage/ds_to_es_bus_r[161]_i_1/O
                         net (fo=33, routed)          0.327    11.149    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X81Y88         LUT6 (Prop_lut6_I1_O)        0.105    11.254 r  cpu/wb_stage/u_cp0/fs_pc[14]_i_1/O
                         net (fo=9, routed)           1.239    12.493    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[12]
    SLICE_X72Y109        LUT3 (Prop_lut3_I0_O)        0.105    12.598 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          1.248    13.846    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[155].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X42Y110        LUT5 (Prop_lut5_I4_O)        0.105    13.951 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[155].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__56/O
                         net (fo=4, routed)           3.035    16.986    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.712    19.045    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    18.537    
                         clock uncertainty           -0.087    18.450    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.063    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.063    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[246].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.163ns  (logic 4.946ns (27.232%)  route 13.217ns (72.768%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.671    -1.517    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y19         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.608 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.170     2.778    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_0[7]
    SLICE_X127Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.883 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.883    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X127Y69        MUXF7 (Prop_muxf7_I0_O)      0.199     3.082 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.082    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X127Y69        MUXF8 (Prop_muxf8_I0_O)      0.085     3.167 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.551     3.718    bridge_1x2/douta[15]
    SLICE_X127Y61        LUT4 (Prop_lut4_I0_O)        0.264     3.982 r  bridge_1x2/ms_to_ws_bus_r[63]_i_4/O
                         net (fo=4, routed)           0.365     4.347    bridge_1x2/cpu_data_rdata[15]
    SLICE_X128Y61        LUT6 (Prop_lut6_I5_O)        0.105     4.452 r  bridge_1x2/ms_to_ws_bus_r[63]_i_7/O
                         net (fo=5, routed)           0.484     4.936    cpu/mem_stage/ms_to_ws_bus_r_reg[47]
    SLICE_X125Y62        LUT6 (Prop_lut6_I4_O)        0.105     5.041 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_3/O
                         net (fo=1, routed)           0.451     5.492    cpu/mem_stage/ms_to_ws_bus_r[47]_i_3_n_0
    SLICE_X124Y64        LUT6 (Prop_lut6_I5_O)        0.105     5.597 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_2/O
                         net (fo=1, routed)           0.581     6.178    cpu/mem_stage/ms_to_ws_bus_r[47]_i_2_n_0
    SLICE_X120Y66        LUT4 (Prop_lut4_I0_O)        0.105     6.283 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_1/O
                         net (fo=3, routed)           0.378     6.661    cpu/wb_stage/u_cp0/D[15]
    SLICE_X116Y68        LUT6 (Prop_lut6_I5_O)        0.105     6.766 f  cpu/wb_stage/u_cp0/ds_to_es_bus_r[79]_i_3/O
                         net (fo=1, routed)           0.467     7.232    cpu/exe_stage/unsigned_mult_res__1_15
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  cpu/exe_stage/ds_to_es_bus_r[79]_i_2/O
                         net (fo=7, routed)           0.802     8.140    cpu/exe_stage/ds_to_es_bus[79]
    SLICE_X107Y71        LUT6 (Prop_lut6_I1_O)        0.105     8.245 r  cpu/exe_stage/ds_to_es_bus_r[161]_i_25/O
                         net (fo=1, routed)           0.000     8.245    cpu/exe_stage/ds_to_es_bus_r[161]_i_25_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.702 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.702    cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.892 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_17/CO[2]
                         net (fo=1, routed)           1.231    10.123    cpu/id_stage/CO[0]
    SLICE_X83Y88         LUT6 (Prop_lut6_I1_O)        0.261    10.384 r  cpu/id_stage/ds_to_es_bus_r[161]_i_11/O
                         net (fo=1, routed)           0.113    10.497    cpu/id_stage/ds_to_es_bus_r[161]_i_11_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.105    10.602 r  cpu/id_stage/ds_to_es_bus_r[161]_i_4/O
                         net (fo=1, routed)           0.116    10.717    cpu/id_stage/ds_to_es_bus_r[161]_i_4_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.822 r  cpu/id_stage/ds_to_es_bus_r[161]_i_1/O
                         net (fo=33, routed)          0.324    11.146    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X81Y88         LUT6 (Prop_lut6_I1_O)        0.105    11.251 r  cpu/wb_stage/u_cp0/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.451    12.702    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y125        LUT3 (Prop_lut3_I2_O)        0.105    12.807 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          0.940    13.747    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X80Y126        LUT5 (Prop_lut5_I4_O)        0.105    13.852 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[182].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=4, routed)           2.794    16.646    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[246].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[246].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.397    18.730    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[246].ram.r/prim_init.ram/clka
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[246].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.209    
                         clock uncertainty           -0.087    18.122    
    RAMB36_X8Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.735    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[246].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.735    
                         arrival time                         -16.646    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.318ns  (logic 4.946ns (27.000%)  route 13.372ns (73.000%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 18.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.671    -1.517    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y19         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.608 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.170     2.778    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_0[7]
    SLICE_X127Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.883 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.883    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X127Y69        MUXF7 (Prop_muxf7_I0_O)      0.199     3.082 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.082    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X127Y69        MUXF8 (Prop_muxf8_I0_O)      0.085     3.167 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.551     3.718    bridge_1x2/douta[15]
    SLICE_X127Y61        LUT4 (Prop_lut4_I0_O)        0.264     3.982 r  bridge_1x2/ms_to_ws_bus_r[63]_i_4/O
                         net (fo=4, routed)           0.365     4.347    bridge_1x2/cpu_data_rdata[15]
    SLICE_X128Y61        LUT6 (Prop_lut6_I5_O)        0.105     4.452 r  bridge_1x2/ms_to_ws_bus_r[63]_i_7/O
                         net (fo=5, routed)           0.484     4.936    cpu/mem_stage/ms_to_ws_bus_r_reg[47]
    SLICE_X125Y62        LUT6 (Prop_lut6_I4_O)        0.105     5.041 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_3/O
                         net (fo=1, routed)           0.451     5.492    cpu/mem_stage/ms_to_ws_bus_r[47]_i_3_n_0
    SLICE_X124Y64        LUT6 (Prop_lut6_I5_O)        0.105     5.597 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_2/O
                         net (fo=1, routed)           0.581     6.178    cpu/mem_stage/ms_to_ws_bus_r[47]_i_2_n_0
    SLICE_X120Y66        LUT4 (Prop_lut4_I0_O)        0.105     6.283 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_1/O
                         net (fo=3, routed)           0.378     6.661    cpu/wb_stage/u_cp0/D[15]
    SLICE_X116Y68        LUT6 (Prop_lut6_I5_O)        0.105     6.766 f  cpu/wb_stage/u_cp0/ds_to_es_bus_r[79]_i_3/O
                         net (fo=1, routed)           0.467     7.232    cpu/exe_stage/unsigned_mult_res__1_15
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  cpu/exe_stage/ds_to_es_bus_r[79]_i_2/O
                         net (fo=7, routed)           0.802     8.140    cpu/exe_stage/ds_to_es_bus[79]
    SLICE_X107Y71        LUT6 (Prop_lut6_I1_O)        0.105     8.245 r  cpu/exe_stage/ds_to_es_bus_r[161]_i_25/O
                         net (fo=1, routed)           0.000     8.245    cpu/exe_stage/ds_to_es_bus_r[161]_i_25_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.702 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.702    cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.892 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_17/CO[2]
                         net (fo=1, routed)           1.231    10.123    cpu/id_stage/CO[0]
    SLICE_X83Y88         LUT6 (Prop_lut6_I1_O)        0.261    10.384 r  cpu/id_stage/ds_to_es_bus_r[161]_i_11/O
                         net (fo=1, routed)           0.113    10.497    cpu/id_stage/ds_to_es_bus_r[161]_i_11_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.105    10.602 r  cpu/id_stage/ds_to_es_bus_r[161]_i_4/O
                         net (fo=1, routed)           0.116    10.717    cpu/id_stage/ds_to_es_bus_r[161]_i_4_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.822 r  cpu/id_stage/ds_to_es_bus_r[161]_i_1/O
                         net (fo=33, routed)          0.327    11.149    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X81Y88         LUT6 (Prop_lut6_I1_O)        0.105    11.254 r  cpu/wb_stage/u_cp0/fs_pc[14]_i_1/O
                         net (fo=9, routed)           1.239    12.493    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[12]
    SLICE_X72Y109        LUT3 (Prop_lut3_I0_O)        0.105    12.598 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          1.248    13.846    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[155].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X42Y110        LUT5 (Prop_lut5_I4_O)        0.105    13.951 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[155].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__56/O
                         net (fo=4, routed)           2.851    16.801    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.625    18.958    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    18.450    
                         clock uncertainty           -0.087    18.363    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.976    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.976    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.202ns  (logic 4.841ns (26.596%)  route 13.361ns (73.404%))
  Logic Levels:           18  (CARRY4=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.100ns = ( 18.900 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.671    -1.517    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y19         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.608 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.170     2.778    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_0[7]
    SLICE_X127Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.883 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.883    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X127Y69        MUXF7 (Prop_muxf7_I0_O)      0.199     3.082 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.082    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X127Y69        MUXF8 (Prop_muxf8_I0_O)      0.085     3.167 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.551     3.718    bridge_1x2/douta[15]
    SLICE_X127Y61        LUT4 (Prop_lut4_I0_O)        0.264     3.982 r  bridge_1x2/ms_to_ws_bus_r[63]_i_4/O
                         net (fo=4, routed)           0.365     4.347    bridge_1x2/cpu_data_rdata[15]
    SLICE_X128Y61        LUT6 (Prop_lut6_I5_O)        0.105     4.452 r  bridge_1x2/ms_to_ws_bus_r[63]_i_7/O
                         net (fo=5, routed)           0.484     4.936    cpu/mem_stage/ms_to_ws_bus_r_reg[47]
    SLICE_X125Y62        LUT6 (Prop_lut6_I4_O)        0.105     5.041 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_3/O
                         net (fo=1, routed)           0.451     5.492    cpu/mem_stage/ms_to_ws_bus_r[47]_i_3_n_0
    SLICE_X124Y64        LUT6 (Prop_lut6_I5_O)        0.105     5.597 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_2/O
                         net (fo=1, routed)           0.581     6.178    cpu/mem_stage/ms_to_ws_bus_r[47]_i_2_n_0
    SLICE_X120Y66        LUT4 (Prop_lut4_I0_O)        0.105     6.283 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_1/O
                         net (fo=3, routed)           0.378     6.661    cpu/wb_stage/u_cp0/D[15]
    SLICE_X116Y68        LUT6 (Prop_lut6_I5_O)        0.105     6.766 f  cpu/wb_stage/u_cp0/ds_to_es_bus_r[79]_i_3/O
                         net (fo=1, routed)           0.467     7.232    cpu/exe_stage/unsigned_mult_res__1_15
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  cpu/exe_stage/ds_to_es_bus_r[79]_i_2/O
                         net (fo=7, routed)           0.802     8.140    cpu/exe_stage/ds_to_es_bus[79]
    SLICE_X107Y71        LUT6 (Prop_lut6_I1_O)        0.105     8.245 r  cpu/exe_stage/ds_to_es_bus_r[161]_i_25/O
                         net (fo=1, routed)           0.000     8.245    cpu/exe_stage/ds_to_es_bus_r[161]_i_25_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.702 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.702    cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.892 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_17/CO[2]
                         net (fo=1, routed)           1.231    10.123    cpu/id_stage/CO[0]
    SLICE_X83Y88         LUT6 (Prop_lut6_I1_O)        0.261    10.384 r  cpu/id_stage/ds_to_es_bus_r[161]_i_11/O
                         net (fo=1, routed)           0.113    10.497    cpu/id_stage/ds_to_es_bus_r[161]_i_11_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.105    10.602 r  cpu/id_stage/ds_to_es_bus_r[161]_i_4/O
                         net (fo=1, routed)           0.116    10.717    cpu/id_stage/ds_to_es_bus_r[161]_i_4_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.822 r  cpu/id_stage/ds_to_es_bus_r[161]_i_1/O
                         net (fo=33, routed)          0.584    11.407    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X78Y92         LUT6 (Prop_lut6_I1_O)        0.105    11.512 f  cpu/wb_stage/u_cp0/fs_pc[16]_i_1/O
                         net (fo=67, routed)          2.085    13.597    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[14]
    SLICE_X61Y124        LUT5 (Prop_lut5_I1_O)        0.105    13.702 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=4, routed)           2.983    16.685    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.567    18.900    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/clka
    RAMB36_X1Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.379    
                         clock uncertainty           -0.087    18.292    
    RAMB36_X1Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.905    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.905    
                         arrival time                         -16.685    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.210ns  (logic 4.841ns (26.584%)  route 13.369ns (73.416%))
  Logic Levels:           18  (CARRY4=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 18.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.671    -1.517    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y19         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.608 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.170     2.778    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_0[7]
    SLICE_X127Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.883 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.883    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X127Y69        MUXF7 (Prop_muxf7_I0_O)      0.199     3.082 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.082    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X127Y69        MUXF8 (Prop_muxf8_I0_O)      0.085     3.167 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.551     3.718    bridge_1x2/douta[15]
    SLICE_X127Y61        LUT4 (Prop_lut4_I0_O)        0.264     3.982 r  bridge_1x2/ms_to_ws_bus_r[63]_i_4/O
                         net (fo=4, routed)           0.365     4.347    bridge_1x2/cpu_data_rdata[15]
    SLICE_X128Y61        LUT6 (Prop_lut6_I5_O)        0.105     4.452 r  bridge_1x2/ms_to_ws_bus_r[63]_i_7/O
                         net (fo=5, routed)           0.484     4.936    cpu/mem_stage/ms_to_ws_bus_r_reg[47]
    SLICE_X125Y62        LUT6 (Prop_lut6_I4_O)        0.105     5.041 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_3/O
                         net (fo=1, routed)           0.451     5.492    cpu/mem_stage/ms_to_ws_bus_r[47]_i_3_n_0
    SLICE_X124Y64        LUT6 (Prop_lut6_I5_O)        0.105     5.597 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_2/O
                         net (fo=1, routed)           0.581     6.178    cpu/mem_stage/ms_to_ws_bus_r[47]_i_2_n_0
    SLICE_X120Y66        LUT4 (Prop_lut4_I0_O)        0.105     6.283 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_1/O
                         net (fo=3, routed)           0.378     6.661    cpu/wb_stage/u_cp0/D[15]
    SLICE_X116Y68        LUT6 (Prop_lut6_I5_O)        0.105     6.766 f  cpu/wb_stage/u_cp0/ds_to_es_bus_r[79]_i_3/O
                         net (fo=1, routed)           0.467     7.232    cpu/exe_stage/unsigned_mult_res__1_15
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  cpu/exe_stage/ds_to_es_bus_r[79]_i_2/O
                         net (fo=7, routed)           0.802     8.140    cpu/exe_stage/ds_to_es_bus[79]
    SLICE_X107Y71        LUT6 (Prop_lut6_I1_O)        0.105     8.245 r  cpu/exe_stage/ds_to_es_bus_r[161]_i_25/O
                         net (fo=1, routed)           0.000     8.245    cpu/exe_stage/ds_to_es_bus_r[161]_i_25_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.702 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.702    cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.892 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_17/CO[2]
                         net (fo=1, routed)           1.231    10.123    cpu/id_stage/CO[0]
    SLICE_X83Y88         LUT6 (Prop_lut6_I1_O)        0.261    10.384 r  cpu/id_stage/ds_to_es_bus_r[161]_i_11/O
                         net (fo=1, routed)           0.113    10.497    cpu/id_stage/ds_to_es_bus_r[161]_i_11_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.105    10.602 r  cpu/id_stage/ds_to_es_bus_r[161]_i_4/O
                         net (fo=1, routed)           0.116    10.717    cpu/id_stage/ds_to_es_bus_r[161]_i_4_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.822 r  cpu/id_stage/ds_to_es_bus_r[161]_i_1/O
                         net (fo=33, routed)          1.096    11.919    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.105    12.024 f  cpu/wb_stage/u_cp0/fs_pc[15]_i_1/O
                         net (fo=69, routed)          1.194    13.217    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/addra[12]
    SLICE_X62Y111        LUT5 (Prop_lut5_I0_O)        0.105    13.322 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26/O
                         net (fo=4, routed)           3.371    16.693    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.582    18.915    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/clka
    RAMB36_X0Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.394    
                         clock uncertainty           -0.087    18.307    
    RAMB36_X0Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.920    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.920    
                         arrival time                         -16.693    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.120ns  (logic 4.946ns (27.296%)  route 13.174ns (72.704%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 18.825 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.671    -1.517    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y19         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.608 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.170     2.778    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_0[7]
    SLICE_X127Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.883 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.883    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X127Y69        MUXF7 (Prop_muxf7_I0_O)      0.199     3.082 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.082    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X127Y69        MUXF8 (Prop_muxf8_I0_O)      0.085     3.167 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.551     3.718    bridge_1x2/douta[15]
    SLICE_X127Y61        LUT4 (Prop_lut4_I0_O)        0.264     3.982 r  bridge_1x2/ms_to_ws_bus_r[63]_i_4/O
                         net (fo=4, routed)           0.365     4.347    bridge_1x2/cpu_data_rdata[15]
    SLICE_X128Y61        LUT6 (Prop_lut6_I5_O)        0.105     4.452 r  bridge_1x2/ms_to_ws_bus_r[63]_i_7/O
                         net (fo=5, routed)           0.484     4.936    cpu/mem_stage/ms_to_ws_bus_r_reg[47]
    SLICE_X125Y62        LUT6 (Prop_lut6_I4_O)        0.105     5.041 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_3/O
                         net (fo=1, routed)           0.451     5.492    cpu/mem_stage/ms_to_ws_bus_r[47]_i_3_n_0
    SLICE_X124Y64        LUT6 (Prop_lut6_I5_O)        0.105     5.597 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_2/O
                         net (fo=1, routed)           0.581     6.178    cpu/mem_stage/ms_to_ws_bus_r[47]_i_2_n_0
    SLICE_X120Y66        LUT4 (Prop_lut4_I0_O)        0.105     6.283 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_1/O
                         net (fo=3, routed)           0.378     6.661    cpu/wb_stage/u_cp0/D[15]
    SLICE_X116Y68        LUT6 (Prop_lut6_I5_O)        0.105     6.766 f  cpu/wb_stage/u_cp0/ds_to_es_bus_r[79]_i_3/O
                         net (fo=1, routed)           0.467     7.232    cpu/exe_stage/unsigned_mult_res__1_15
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  cpu/exe_stage/ds_to_es_bus_r[79]_i_2/O
                         net (fo=7, routed)           0.802     8.140    cpu/exe_stage/ds_to_es_bus[79]
    SLICE_X107Y71        LUT6 (Prop_lut6_I1_O)        0.105     8.245 r  cpu/exe_stage/ds_to_es_bus_r[161]_i_25/O
                         net (fo=1, routed)           0.000     8.245    cpu/exe_stage/ds_to_es_bus_r[161]_i_25_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.702 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.702    cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.892 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_17/CO[2]
                         net (fo=1, routed)           1.231    10.123    cpu/id_stage/CO[0]
    SLICE_X83Y88         LUT6 (Prop_lut6_I1_O)        0.261    10.384 r  cpu/id_stage/ds_to_es_bus_r[161]_i_11/O
                         net (fo=1, routed)           0.113    10.497    cpu/id_stage/ds_to_es_bus_r[161]_i_11_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.105    10.602 r  cpu/id_stage/ds_to_es_bus_r[161]_i_4/O
                         net (fo=1, routed)           0.116    10.717    cpu/id_stage/ds_to_es_bus_r[161]_i_4_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.822 r  cpu/id_stage/ds_to_es_bus_r[161]_i_1/O
                         net (fo=33, routed)          0.327    11.149    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X81Y88         LUT6 (Prop_lut6_I1_O)        0.105    11.254 r  cpu/wb_stage/u_cp0/fs_pc[14]_i_1/O
                         net (fo=9, routed)           1.362    12.616    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[12]
    SLICE_X75Y120        LUT3 (Prop_lut3_I0_O)        0.105    12.721 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          0.681    13.402    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y122        LUT5 (Prop_lut5_I4_O)        0.105    13.507 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35/O
                         net (fo=4, routed)           3.097    16.603    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.492    18.825    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/clka
    RAMB36_X2Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.304    
                         clock uncertainty           -0.087    18.217    
    RAMB36_X2Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.830    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.830    
                         arrival time                         -16.603    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.993ns  (logic 4.946ns (27.488%)  route 13.047ns (72.512%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.671    -1.517    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y19         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.608 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.170     2.778    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_0[7]
    SLICE_X127Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.883 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.883    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X127Y69        MUXF7 (Prop_muxf7_I0_O)      0.199     3.082 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.082    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X127Y69        MUXF8 (Prop_muxf8_I0_O)      0.085     3.167 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.551     3.718    bridge_1x2/douta[15]
    SLICE_X127Y61        LUT4 (Prop_lut4_I0_O)        0.264     3.982 r  bridge_1x2/ms_to_ws_bus_r[63]_i_4/O
                         net (fo=4, routed)           0.365     4.347    bridge_1x2/cpu_data_rdata[15]
    SLICE_X128Y61        LUT6 (Prop_lut6_I5_O)        0.105     4.452 r  bridge_1x2/ms_to_ws_bus_r[63]_i_7/O
                         net (fo=5, routed)           0.484     4.936    cpu/mem_stage/ms_to_ws_bus_r_reg[47]
    SLICE_X125Y62        LUT6 (Prop_lut6_I4_O)        0.105     5.041 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_3/O
                         net (fo=1, routed)           0.451     5.492    cpu/mem_stage/ms_to_ws_bus_r[47]_i_3_n_0
    SLICE_X124Y64        LUT6 (Prop_lut6_I5_O)        0.105     5.597 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_2/O
                         net (fo=1, routed)           0.581     6.178    cpu/mem_stage/ms_to_ws_bus_r[47]_i_2_n_0
    SLICE_X120Y66        LUT4 (Prop_lut4_I0_O)        0.105     6.283 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_1/O
                         net (fo=3, routed)           0.378     6.661    cpu/wb_stage/u_cp0/D[15]
    SLICE_X116Y68        LUT6 (Prop_lut6_I5_O)        0.105     6.766 f  cpu/wb_stage/u_cp0/ds_to_es_bus_r[79]_i_3/O
                         net (fo=1, routed)           0.467     7.232    cpu/exe_stage/unsigned_mult_res__1_15
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  cpu/exe_stage/ds_to_es_bus_r[79]_i_2/O
                         net (fo=7, routed)           0.802     8.140    cpu/exe_stage/ds_to_es_bus[79]
    SLICE_X107Y71        LUT6 (Prop_lut6_I1_O)        0.105     8.245 r  cpu/exe_stage/ds_to_es_bus_r[161]_i_25/O
                         net (fo=1, routed)           0.000     8.245    cpu/exe_stage/ds_to_es_bus_r[161]_i_25_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.702 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.702    cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.892 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_17/CO[2]
                         net (fo=1, routed)           1.231    10.123    cpu/id_stage/CO[0]
    SLICE_X83Y88         LUT6 (Prop_lut6_I1_O)        0.261    10.384 r  cpu/id_stage/ds_to_es_bus_r[161]_i_11/O
                         net (fo=1, routed)           0.113    10.497    cpu/id_stage/ds_to_es_bus_r[161]_i_11_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.105    10.602 r  cpu/id_stage/ds_to_es_bus_r[161]_i_4/O
                         net (fo=1, routed)           0.116    10.717    cpu/id_stage/ds_to_es_bus_r[161]_i_4_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.822 r  cpu/id_stage/ds_to_es_bus_r[161]_i_1/O
                         net (fo=33, routed)          0.327    11.149    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X81Y88         LUT6 (Prop_lut6_I1_O)        0.105    11.254 f  cpu/wb_stage/u_cp0/fs_pc[14]_i_1/O
                         net (fo=9, routed)           1.110    12.364    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/addra[12]
    SLICE_X72Y104        LUT3 (Prop_lut3_I0_O)        0.105    12.469 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=16, routed)          0.657    13.126    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[138].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.105    13.231 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[138].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25/O
                         net (fo=4, routed)           3.245    16.476    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.404    18.737    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.216    
                         clock uncertainty           -0.087    18.129    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.742    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.742    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[230].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.035ns  (logic 4.841ns (26.842%)  route 13.194ns (73.158%))
  Logic Levels:           18  (CARRY4=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.671    -1.517    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y19         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.608 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.170     2.778    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_0[7]
    SLICE_X127Y69        LUT6 (Prop_lut6_I0_O)        0.105     2.883 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.883    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X127Y69        MUXF7 (Prop_muxf7_I0_O)      0.199     3.082 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.082    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X127Y69        MUXF8 (Prop_muxf8_I0_O)      0.085     3.167 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.551     3.718    bridge_1x2/douta[15]
    SLICE_X127Y61        LUT4 (Prop_lut4_I0_O)        0.264     3.982 r  bridge_1x2/ms_to_ws_bus_r[63]_i_4/O
                         net (fo=4, routed)           0.365     4.347    bridge_1x2/cpu_data_rdata[15]
    SLICE_X128Y61        LUT6 (Prop_lut6_I5_O)        0.105     4.452 r  bridge_1x2/ms_to_ws_bus_r[63]_i_7/O
                         net (fo=5, routed)           0.484     4.936    cpu/mem_stage/ms_to_ws_bus_r_reg[47]
    SLICE_X125Y62        LUT6 (Prop_lut6_I4_O)        0.105     5.041 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_3/O
                         net (fo=1, routed)           0.451     5.492    cpu/mem_stage/ms_to_ws_bus_r[47]_i_3_n_0
    SLICE_X124Y64        LUT6 (Prop_lut6_I5_O)        0.105     5.597 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_2/O
                         net (fo=1, routed)           0.581     6.178    cpu/mem_stage/ms_to_ws_bus_r[47]_i_2_n_0
    SLICE_X120Y66        LUT4 (Prop_lut4_I0_O)        0.105     6.283 r  cpu/mem_stage/ms_to_ws_bus_r[47]_i_1/O
                         net (fo=3, routed)           0.378     6.661    cpu/wb_stage/u_cp0/D[15]
    SLICE_X116Y68        LUT6 (Prop_lut6_I5_O)        0.105     6.766 f  cpu/wb_stage/u_cp0/ds_to_es_bus_r[79]_i_3/O
                         net (fo=1, routed)           0.467     7.232    cpu/exe_stage/unsigned_mult_res__1_15
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105     7.337 r  cpu/exe_stage/ds_to_es_bus_r[79]_i_2/O
                         net (fo=7, routed)           0.802     8.140    cpu/exe_stage/ds_to_es_bus[79]
    SLICE_X107Y71        LUT6 (Prop_lut6_I1_O)        0.105     8.245 r  cpu/exe_stage/ds_to_es_bus_r[161]_i_25/O
                         net (fo=1, routed)           0.000     8.245    cpu/exe_stage/ds_to_es_bus_r[161]_i_25_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.702 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.702    cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_18_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.892 r  cpu/exe_stage/ds_to_es_bus_r_reg[161]_i_17/CO[2]
                         net (fo=1, routed)           1.231    10.123    cpu/id_stage/CO[0]
    SLICE_X83Y88         LUT6 (Prop_lut6_I1_O)        0.261    10.384 r  cpu/id_stage/ds_to_es_bus_r[161]_i_11/O
                         net (fo=1, routed)           0.113    10.497    cpu/id_stage/ds_to_es_bus_r[161]_i_11_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I3_O)        0.105    10.602 r  cpu/id_stage/ds_to_es_bus_r[161]_i_4/O
                         net (fo=1, routed)           0.116    10.717    cpu/id_stage/ds_to_es_bus_r[161]_i_4_n_0
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.822 r  cpu/id_stage/ds_to_es_bus_r[161]_i_1/O
                         net (fo=33, routed)          1.096    11.919    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.105    12.024 r  cpu/wb_stage/u_cp0/fs_pc[15]_i_1/O
                         net (fo=69, routed)          1.794    13.818    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[166].ram.r/prim_init.ram/addra[12]
    SLICE_X62Y138        LUT5 (Prop_lut5_I0_O)        0.105    13.923 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[166].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=4, routed)           2.595    16.518    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[230].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[230].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        1.480    18.813    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[230].ram.r/prim_init.ram/clka
    RAMB36_X2Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[230].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.292    
                         clock uncertainty           -0.087    18.205    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.818    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[230].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.818    
                         arrival time                         -16.518    
  -------------------------------------------------------------------
                         slack                                  1.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.651    -0.468    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/aclk
    SLICE_X105Y86        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.053    -0.274    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_fin[12]
    SLICE_X104Y86        LUT1 (Prop_lut1_I0_O)        0.045    -0.229 r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[12]
    SLICE_X104Y86        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.925    -0.226    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X104Y86        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.229    -0.455    
    SLICE_X104Y86        FDRE (Hold_fdre_C_D)         0.121    -0.334    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.467%)  route 0.189ns (53.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.644    -0.475    cpu/wb_stage/cpu_clk
    SLICE_X100Y66        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=196, routed)         0.189    -0.122    cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/A4
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.920    -0.231    cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/WCLK
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/DP/CLK
                         clock pessimism             -0.206    -0.437    
    SLICE_X102Y65        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.237    cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.467%)  route 0.189ns (53.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.644    -0.475    cpu/wb_stage/cpu_clk
    SLICE_X100Y66        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=196, routed)         0.189    -0.122    cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/A4
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.920    -0.231    cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/WCLK
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/SP/CLK
                         clock pessimism             -0.206    -0.437    
    SLICE_X102Y65        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.237    cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.467%)  route 0.189ns (53.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.644    -0.475    cpu/wb_stage/cpu_clk
    SLICE_X100Y66        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=196, routed)         0.189    -0.122    cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/A4
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.920    -0.231    cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/WCLK
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/DP/CLK
                         clock pessimism             -0.206    -0.437    
    SLICE_X102Y65        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.237    cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/DP
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.467%)  route 0.189ns (53.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.644    -0.475    cpu/wb_stage/cpu_clk
    SLICE_X100Y66        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=196, routed)         0.189    -0.122    cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/A4
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.920    -0.231    cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/WCLK
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/SP/CLK
                         clock pessimism             -0.206    -0.437    
    SLICE_X102Y65        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.237    cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.467%)  route 0.189ns (53.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.644    -0.475    cpu/wb_stage/cpu_clk
    SLICE_X100Y66        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=196, routed)         0.189    -0.122    cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/A4
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.920    -0.231    cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/WCLK
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/DP/CLK
                         clock pessimism             -0.206    -0.437    
    SLICE_X102Y65        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.237    cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.467%)  route 0.189ns (53.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.644    -0.475    cpu/wb_stage/cpu_clk
    SLICE_X100Y66        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=196, routed)         0.189    -0.122    cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/A4
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.920    -0.231    cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/WCLK
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/SP/CLK
                         clock pessimism             -0.206    -0.437    
    SLICE_X102Y65        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.237    cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.467%)  route 0.189ns (53.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.644    -0.475    cpu/wb_stage/cpu_clk
    SLICE_X100Y66        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=196, routed)         0.189    -0.122    cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/A4
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.920    -0.231    cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/WCLK
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/DP/CLK
                         clock pessimism             -0.206    -0.437    
    SLICE_X102Y65        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.237    cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/DP
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.467%)  route 0.189ns (53.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.644    -0.475    cpu/wb_stage/cpu_clk
    SLICE_X100Y66        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cpu/wb_stage/ms_to_ws_bus_r_reg[68]/Q
                         net (fo=196, routed)         0.189    -0.122    cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/A4
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.920    -0.231    cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/WCLK
    SLICE_X102Y65        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/SP/CLK
                         clock pessimism             -0.206    -0.437    
    SLICE_X102Y65        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.237    cpu/id_stage/u_regfile/rf_reg_r1_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.643    -0.476    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X105Y76        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.280    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[8]
    SLICE_X105Y76        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3520, routed)        0.915    -0.236    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X105Y76        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.240    -0.476    
    SLICE_X105Y76        FDRE (Hold_fdre_C_D)         0.075    -0.401    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y4     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y4     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y26    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y26    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y26    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y26    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y34    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y34    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y9     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y9     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y68   cpu/id_stage/u_regfile/rf_reg_r1_0_31_4_4/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y68   cpu/id_stage/u_regfile/rf_reg_r1_0_31_4_4/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y68   cpu/id_stage/u_regfile/rf_reg_r1_0_31_5_5/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y68   cpu/id_stage/u_regfile/rf_reg_r1_0_31_5_5/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y68   cpu/id_stage/u_regfile/rf_reg_r1_0_31_6_6/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y68   cpu/id_stage/u_regfile/rf_reg_r1_0_31_6_6/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y68   cpu/id_stage/u_regfile/rf_reg_r1_0_31_7_7/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y68   cpu/id_stage/u_regfile/rf_reg_r1_0_31_7_7/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y65   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y65   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y65   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y65   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y67   cpu/id_stage/u_regfile/rf_reg_r1_0_31_14_14/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y67   cpu/id_stage/u_regfile/rf_reg_r1_0_31_14_14/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y67   cpu/id_stage/u_regfile/rf_reg_r1_0_31_15_15/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X116Y67   cpu/id_stage/u_regfile/rf_reg_r1_0_31_15_15/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y66   cpu/id_stage/u_regfile/rf_reg_r1_0_31_16_16/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y66   cpu/id_stage/u_regfile/rf_reg_r1_0_31_16_16/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y66   cpu/id_stage/u_regfile/rf_reg_r1_0_31_17_17/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y66   cpu/id_stage/u_regfile/rf_reg_r1_0_31_17_17/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 1.799ns (56.620%)  route 1.378ns (43.380%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.555    -1.633    confreg/timer_clk
    SLICE_X119Y77        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.348    -1.285 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.370     0.086    confreg/write_timer_begin_r3
    SLICE_X118Y71        LUT4 (Prop_lut4_I1_O)        0.239     0.325 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.325    confreg/timer[4]_i_4_n_0
    SLICE_X118Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.782 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.782    confreg/timer_reg[4]_i_1_n_0
    SLICE_X118Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.880 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    confreg/timer_reg[8]_i_1_n_0
    SLICE_X118Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.978 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.978    confreg/timer_reg[12]_i_1_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.076 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.084    confreg/timer_reg[16]_i_1_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.182 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.182    confreg/timer_reg[20]_i_1_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.280 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.280    confreg/timer_reg[24]_i_1_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.545 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.545    confreg/timer_reg[28]_i_1_n_6
    SLICE_X118Y77        FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X118Y77        FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.431     8.343    
                         clock uncertainty           -0.077     8.266    
    SLICE_X118Y77        FDRE (Setup_fdre_C_D)        0.059     8.325    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 1.794ns (56.552%)  route 1.378ns (43.448%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.555    -1.633    confreg/timer_clk
    SLICE_X119Y77        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.348    -1.285 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.370     0.086    confreg/write_timer_begin_r3
    SLICE_X118Y71        LUT4 (Prop_lut4_I1_O)        0.239     0.325 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.325    confreg/timer[4]_i_4_n_0
    SLICE_X118Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.782 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.782    confreg/timer_reg[4]_i_1_n_0
    SLICE_X118Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.880 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    confreg/timer_reg[8]_i_1_n_0
    SLICE_X118Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.978 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.978    confreg/timer_reg[12]_i_1_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.076 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.084    confreg/timer_reg[16]_i_1_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.182 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.182    confreg/timer_reg[20]_i_1_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.280 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.280    confreg/timer_reg[24]_i_1_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.540 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.540    confreg/timer_reg[28]_i_1_n_4
    SLICE_X118Y77        FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X118Y77        FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.431     8.343    
                         clock uncertainty           -0.077     8.266    
    SLICE_X118Y77        FDRE (Setup_fdre_C_D)        0.059     8.325    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -1.540    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.734ns (55.714%)  route 1.378ns (44.286%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.555    -1.633    confreg/timer_clk
    SLICE_X119Y77        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.348    -1.285 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.370     0.086    confreg/write_timer_begin_r3
    SLICE_X118Y71        LUT4 (Prop_lut4_I1_O)        0.239     0.325 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.325    confreg/timer[4]_i_4_n_0
    SLICE_X118Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.782 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.782    confreg/timer_reg[4]_i_1_n_0
    SLICE_X118Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.880 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    confreg/timer_reg[8]_i_1_n_0
    SLICE_X118Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.978 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.978    confreg/timer_reg[12]_i_1_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.076 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.084    confreg/timer_reg[16]_i_1_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.182 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.182    confreg/timer_reg[20]_i_1_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.280 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.280    confreg/timer_reg[24]_i_1_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.480 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.480    confreg/timer_reg[28]_i_1_n_5
    SLICE_X118Y77        FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X118Y77        FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.431     8.343    
                         clock uncertainty           -0.077     8.266    
    SLICE_X118Y77        FDRE (Setup_fdre_C_D)        0.059     8.325    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 1.715ns (55.442%)  route 1.378ns (44.558%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 8.774 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.555    -1.633    confreg/timer_clk
    SLICE_X119Y77        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.348    -1.285 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.370     0.086    confreg/write_timer_begin_r3
    SLICE_X118Y71        LUT4 (Prop_lut4_I1_O)        0.239     0.325 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.325    confreg/timer[4]_i_4_n_0
    SLICE_X118Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.782 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.782    confreg/timer_reg[4]_i_1_n_0
    SLICE_X118Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.880 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    confreg/timer_reg[8]_i_1_n_0
    SLICE_X118Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.978 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.978    confreg/timer_reg[12]_i_1_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.076 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.084    confreg/timer_reg[16]_i_1_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.182 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.182    confreg/timer_reg[20]_i_1_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.280 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.280    confreg/timer_reg[24]_i_1_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.461 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.461    confreg/timer_reg[28]_i_1_n_7
    SLICE_X118Y77        FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.441     8.774    confreg/timer_clk
    SLICE_X118Y77        FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.431     8.343    
                         clock uncertainty           -0.077     8.266    
    SLICE_X118Y77        FDRE (Setup_fdre_C_D)        0.059     8.325    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.701ns (55.240%)  route 1.378ns (44.760%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 8.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.555    -1.633    confreg/timer_clk
    SLICE_X119Y77        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.348    -1.285 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.370     0.086    confreg/write_timer_begin_r3
    SLICE_X118Y71        LUT4 (Prop_lut4_I1_O)        0.239     0.325 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.325    confreg/timer[4]_i_4_n_0
    SLICE_X118Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.782 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.782    confreg/timer_reg[4]_i_1_n_0
    SLICE_X118Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.880 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    confreg/timer_reg[8]_i_1_n_0
    SLICE_X118Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.978 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.978    confreg/timer_reg[12]_i_1_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.076 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.084    confreg/timer_reg[16]_i_1_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.182 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.182    confreg/timer_reg[20]_i_1_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.447 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.447    confreg/timer_reg[24]_i_1_n_6
    SLICE_X118Y76        FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.439     8.772    confreg/timer_clk
    SLICE_X118Y76        FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.431     8.341    
                         clock uncertainty           -0.077     8.264    
    SLICE_X118Y76        FDRE (Setup_fdre_C_D)        0.059     8.323    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 1.696ns (55.167%)  route 1.378ns (44.833%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 8.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.555    -1.633    confreg/timer_clk
    SLICE_X119Y77        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.348    -1.285 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.370     0.086    confreg/write_timer_begin_r3
    SLICE_X118Y71        LUT4 (Prop_lut4_I1_O)        0.239     0.325 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.325    confreg/timer[4]_i_4_n_0
    SLICE_X118Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.782 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.782    confreg/timer_reg[4]_i_1_n_0
    SLICE_X118Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.880 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    confreg/timer_reg[8]_i_1_n_0
    SLICE_X118Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.978 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.978    confreg/timer_reg[12]_i_1_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.076 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.084    confreg/timer_reg[16]_i_1_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.182 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.182    confreg/timer_reg[20]_i_1_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.442 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.442    confreg/timer_reg[24]_i_1_n_4
    SLICE_X118Y76        FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.439     8.772    confreg/timer_clk
    SLICE_X118Y76        FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.431     8.341    
                         clock uncertainty           -0.077     8.264    
    SLICE_X118Y76        FDRE (Setup_fdre_C_D)        0.059     8.323    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.636ns (54.274%)  route 1.378ns (45.726%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 8.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.555    -1.633    confreg/timer_clk
    SLICE_X119Y77        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.348    -1.285 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.370     0.086    confreg/write_timer_begin_r3
    SLICE_X118Y71        LUT4 (Prop_lut4_I1_O)        0.239     0.325 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.325    confreg/timer[4]_i_4_n_0
    SLICE_X118Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.782 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.782    confreg/timer_reg[4]_i_1_n_0
    SLICE_X118Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.880 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    confreg/timer_reg[8]_i_1_n_0
    SLICE_X118Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.978 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.978    confreg/timer_reg[12]_i_1_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.076 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.084    confreg/timer_reg[16]_i_1_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.182 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.182    confreg/timer_reg[20]_i_1_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.382 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.382    confreg/timer_reg[24]_i_1_n_5
    SLICE_X118Y76        FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.439     8.772    confreg/timer_clk
    SLICE_X118Y76        FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.431     8.341    
                         clock uncertainty           -0.077     8.264    
    SLICE_X118Y76        FDRE (Setup_fdre_C_D)        0.059     8.323    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.617ns (53.984%)  route 1.378ns (46.016%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 8.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.555    -1.633    confreg/timer_clk
    SLICE_X119Y77        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.348    -1.285 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.370     0.086    confreg/write_timer_begin_r3
    SLICE_X118Y71        LUT4 (Prop_lut4_I1_O)        0.239     0.325 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.325    confreg/timer[4]_i_4_n_0
    SLICE_X118Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.782 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.782    confreg/timer_reg[4]_i_1_n_0
    SLICE_X118Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.880 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    confreg/timer_reg[8]_i_1_n_0
    SLICE_X118Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.978 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.978    confreg/timer_reg[12]_i_1_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.076 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.084    confreg/timer_reg[16]_i_1_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.182 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.182    confreg/timer_reg[20]_i_1_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.363 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.363    confreg/timer_reg[24]_i_1_n_7
    SLICE_X118Y76        FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.439     8.772    confreg/timer_clk
    SLICE_X118Y76        FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.431     8.341    
                         clock uncertainty           -0.077     8.264    
    SLICE_X118Y76        FDRE (Setup_fdre_C_D)        0.059     8.323    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 1.603ns (53.768%)  route 1.378ns (46.232%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 8.771 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.555    -1.633    confreg/timer_clk
    SLICE_X119Y77        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.348    -1.285 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.370     0.086    confreg/write_timer_begin_r3
    SLICE_X118Y71        LUT4 (Prop_lut4_I1_O)        0.239     0.325 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.325    confreg/timer[4]_i_4_n_0
    SLICE_X118Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.782 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.782    confreg/timer_reg[4]_i_1_n_0
    SLICE_X118Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.880 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    confreg/timer_reg[8]_i_1_n_0
    SLICE_X118Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.978 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.978    confreg/timer_reg[12]_i_1_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.076 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.084    confreg/timer_reg[16]_i_1_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.349 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.349    confreg/timer_reg[20]_i_1_n_6
    SLICE_X118Y75        FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.438     8.771    confreg/timer_clk
    SLICE_X118Y75        FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.431     8.340    
                         clock uncertainty           -0.077     8.263    
    SLICE_X118Y75        FDRE (Setup_fdre_C_D)        0.059     8.322    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 1.598ns (53.691%)  route 1.378ns (46.309%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 8.771 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.555    -1.633    confreg/timer_clk
    SLICE_X119Y77        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y77        FDRE (Prop_fdre_C_Q)         0.348    -1.285 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.370     0.086    confreg/write_timer_begin_r3
    SLICE_X118Y71        LUT4 (Prop_lut4_I1_O)        0.239     0.325 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.325    confreg/timer[4]_i_4_n_0
    SLICE_X118Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.782 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.782    confreg/timer_reg[4]_i_1_n_0
    SLICE_X118Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.880 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.880    confreg/timer_reg[8]_i_1_n_0
    SLICE_X118Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.978 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.978    confreg/timer_reg[12]_i_1_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.076 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.084    confreg/timer_reg[16]_i_1_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.344 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.344    confreg/timer_reg[20]_i_1_n_4
    SLICE_X118Y75        FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.438     8.771    confreg/timer_clk
    SLICE_X118Y75        FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.431     8.340    
                         clock uncertainty           -0.077     8.263    
    SLICE_X118Y75        FDRE (Setup_fdre_C_D)        0.059     8.322    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  6.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    confreg/timer_clk
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.272    confreg/conf_wdata_r1[7]
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    confreg/timer_clk
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.241    -0.468    
    SLICE_X119Y69        FDRE (Hold_fdre_C_D)         0.078    -0.390    confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    confreg/timer_clk
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.272    confreg/conf_wdata_r1[3]
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    confreg/timer_clk
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.241    -0.468    
    SLICE_X119Y69        FDRE (Hold_fdre_C_D)         0.076    -0.392    confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    confreg/timer_clk
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.272    confreg/conf_wdata_r1[1]
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    confreg/timer_clk
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.241    -0.468    
    SLICE_X119Y69        FDRE (Hold_fdre_C_D)         0.075    -0.393    confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.650    -0.469    confreg/timer_clk
    SLICE_X126Y72        FDRE                                         r  confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.058    -0.270    confreg/conf_wdata_r1[12]
    SLICE_X126Y72        FDRE                                         r  confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    confreg/timer_clk
    SLICE_X126Y72        FDRE                                         r  confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.240    -0.469    
    SLICE_X126Y72        FDRE (Hold_fdre_C_D)         0.076    -0.393    confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.649    -0.470    confreg/timer_clk
    SLICE_X118Y78        FDRE                                         r  confreg/conf_wdata_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  confreg/conf_wdata_r1_reg[28]/Q
                         net (fo=1, routed)           0.058    -0.271    confreg/conf_wdata_r1[28]
    SLICE_X118Y78        FDRE                                         r  confreg/conf_wdata_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    confreg/timer_clk
    SLICE_X118Y78        FDRE                                         r  confreg/conf_wdata_r2_reg[28]/C
                         clock pessimism             -0.241    -0.470    
    SLICE_X118Y78        FDRE (Hold_fdre_C_D)         0.076    -0.394    confreg/conf_wdata_r2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.650    -0.469    confreg/timer_clk
    SLICE_X126Y72        FDRE                                         r  confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.061    -0.268    confreg/conf_wdata_r1[8]
    SLICE_X126Y72        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    confreg/timer_clk
    SLICE_X126Y72        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.240    -0.469    
    SLICE_X126Y72        FDRE (Hold_fdre_C_D)         0.078    -0.391    confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.649    -0.470    confreg/timer_clk
    SLICE_X118Y78        FDRE                                         r  confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.061    -0.269    confreg/conf_wdata_r1[30]
    SLICE_X118Y78        FDRE                                         r  confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    confreg/timer_clk
    SLICE_X118Y78        FDRE                                         r  confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.241    -0.470    
    SLICE_X118Y78        FDRE (Hold_fdre_C_D)         0.078    -0.392    confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    confreg/timer_clk
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.272    confreg/conf_wdata_r1[2]
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    confreg/timer_clk
    SLICE_X119Y69        FDRE                                         r  confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.241    -0.468    
    SLICE_X119Y69        FDRE (Hold_fdre_C_D)         0.071    -0.397    confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.650    -0.469    confreg/timer_clk
    SLICE_X126Y72        FDRE                                         r  confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.057    -0.271    confreg/conf_wdata_r1[11]
    SLICE_X126Y72        FDRE                                         r  confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    confreg/timer_clk
    SLICE_X126Y72        FDRE                                         r  confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.240    -0.469    
    SLICE_X126Y72        FDRE (Hold_fdre_C_D)         0.071    -0.398    confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.649    -0.470    confreg/timer_clk
    SLICE_X118Y78        FDRE                                         r  confreg/conf_wdata_r1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  confreg/conf_wdata_r1_reg[24]/Q
                         net (fo=1, routed)           0.057    -0.272    confreg/conf_wdata_r1[24]
    SLICE_X118Y78        FDRE                                         r  confreg/conf_wdata_r2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    confreg/timer_clk
    SLICE_X118Y78        FDRE                                         r  confreg/conf_wdata_r2_reg[24]/C
                         clock pessimism             -0.241    -0.470    
    SLICE_X118Y78        FDRE (Hold_fdre_C_D)         0.071    -0.399    confreg/conf_wdata_r2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X116Y70   confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X126Y72   confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X126Y72   confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X126Y72   confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X126Y74   confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X126Y74   confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X127Y73   confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X120Y73   confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X114Y73   confreg/conf_wdata_r1_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X122Y74   confreg/conf_wdata_r1_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y75   confreg/conf_wdata_r1_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y75   confreg/conf_wdata_r1_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y75   confreg/conf_wdata_r1_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X114Y73   confreg/conf_wdata_r2_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y75   confreg/conf_wdata_r2_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y75   confreg/conf_wdata_r2_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y75   confreg/conf_wdata_r2_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X118Y74   confreg/timer_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X116Y70   confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X116Y70   confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X126Y74   confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X126Y74   confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X127Y73   confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y73   confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y73   confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X122Y74   confreg/conf_wdata_r1_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X119Y69   confreg/conf_wdata_r1_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X118Y78   confreg/conf_wdata_r1_reg[20]/C



