deleted im sorry im misunderstanding post dram refreshed access cycle cycle time twice access time refresh phase access time usually means delay time falling edge raw address strobe ras data bus driven dram access cycle timing chart roughly shown following signals intentionally omitted addr racaraca raraw address cacolumn address ras high low floating cas driven either h l data validvalid cycle time access time ras access time yes cycle time twice access time refresh phase refresh done either trailing phase normal access cycle individual cycle stuff deleted ken nakata