// Seed: 4071250812
module module_0 (
    input tri0 id_0
);
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input supply0 id_2,
    output wire id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri id_11[1 'd0 : ""],
    input wand id_12,
    input supply1 id_13
);
  assign id_0 = -1'b0;
  logic id_15 = id_12;
  assign id_0 = id_13;
  assign id_1 = id_10;
  module_0 modCall_1 (id_5);
endmodule
