Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Dec  3 11:18:40 2017
| Host         : samsung running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Computer_control_sets_placed.rpt
| Design       : Computer
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           12 |
| No           | No                    | Yes                    |             172 |           58 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              26 |            6 |
| Yes          | No                    | Yes                    |             128 |           27 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------+----------------------+------------------+----------------+
|             Clock Signal            |               Enable Signal               |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------+----------------------+------------------+----------------+
|  clk_BUFG                           |                                           |                      |                1 |              1 |
|  clk_BUFG                           |                                           | u17/flash_ce_i_1_n_0 |                1 |              1 |
|  local_id/forward_data17_out        |                                           |                      |                1 |              1 |
|  local_id/from_forward_datax043_out |                                           |                      |                1 |              1 |
|  local_id/forward_data1             |                                           |                      |                1 |              1 |
|  u18/count[1]_i_2_n_0               |                                           | rst_IBUF             |                1 |              4 |
|  clk_BUFG                           |                                           | rst_IBUF             |                3 |              7 |
|  clk_BUFG                           | local_exe_mem/ram1_data_retimed_reg[0][0] |                      |                2 |              9 |
|  local_id/E[0]                      |                                           |                      |                8 |             16 |
|  u18/clk__0                         | local_exe/p_1_in                          | rst_IBUF             |                4 |             16 |
| ~clk_3_BUFG                         | local_mem_wb/s0_reg[0][0]                 | rst_IBUF             |                2 |             16 |
|  clk_BUFG                           | local_exe_mem/dataOut_reg[15][0]          | rst_IBUF             |                5 |             16 |
|  clk_BUFG                           | local_exe_mem/ram2_addr_reg[0][0]         | rst_IBUF             |                2 |             16 |
|  clk_BUFG                           | local_exe_mem/E[0]                        |                      |                4 |             17 |
|  clk_3_BUFG                         | local_exe/p_1_in                          | local_exe/AR[0]      |                6 |             32 |
|  clk_BUFG                           | u17/insOut[15]_i_1_n_0                    | rst_IBUF             |                8 |             32 |
|  clk_3_BUFG                         |                                           | rst_IBUF             |               54 |            161 |
+-------------------------------------+-------------------------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 4      |                     1 |
| 7      |                     1 |
| 9      |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


