<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_vdsc.c source code [linux-5.3.1/drivers/gpu/drm/i915/display/intel_vdsc.c] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="COLUMN_INDEX_BPC,ROW_INDEX_BPP,rc_parameters "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/display/intel_vdsc.c'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-5.3.1</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>i915</a>/<a href='./'>display</a>/<a href='intel_vdsc.c.html'>intel_vdsc.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>// SPDX-License-Identifier: MIT</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright Â© 2018 Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Author: Gaurav K Singh &lt;gaurav.k.singh@intel.com&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> *         Manasi Navare &lt;manasi.d.navare@intel.com&gt;</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../../../../../include/drm/i915_drm.h.html">&lt;drm/i915_drm.h&gt;</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../i915_drv.h.html">"i915_drv.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../intel_drv.h.html">"intel_drv.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="intel_vdsc.h.html">"intel_vdsc.h"</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>enum</b> <dfn class="type def" id="ROW_INDEX_BPP" title='ROW_INDEX_BPP' data-ref="ROW_INDEX_BPP" data-ref-filename="ROW_INDEX_BPP">ROW_INDEX_BPP</dfn> {</td></tr>
<tr><th id="16">16</th><td>	<dfn class="enum" id="ROW_INDEX_6BPP" title='ROW_INDEX_6BPP' data-ref="ROW_INDEX_6BPP" data-ref-filename="ROW_INDEX_6BPP">ROW_INDEX_6BPP</dfn> = <var>0</var>,</td></tr>
<tr><th id="17">17</th><td>	<dfn class="enum" id="ROW_INDEX_8BPP" title='ROW_INDEX_8BPP' data-ref="ROW_INDEX_8BPP" data-ref-filename="ROW_INDEX_8BPP">ROW_INDEX_8BPP</dfn>,</td></tr>
<tr><th id="18">18</th><td>	<dfn class="enum" id="ROW_INDEX_10BPP" title='ROW_INDEX_10BPP' data-ref="ROW_INDEX_10BPP" data-ref-filename="ROW_INDEX_10BPP">ROW_INDEX_10BPP</dfn>,</td></tr>
<tr><th id="19">19</th><td>	<dfn class="enum" id="ROW_INDEX_12BPP" title='ROW_INDEX_12BPP' data-ref="ROW_INDEX_12BPP" data-ref-filename="ROW_INDEX_12BPP">ROW_INDEX_12BPP</dfn>,</td></tr>
<tr><th id="20">20</th><td>	<dfn class="enum" id="ROW_INDEX_15BPP" title='ROW_INDEX_15BPP' data-ref="ROW_INDEX_15BPP" data-ref-filename="ROW_INDEX_15BPP">ROW_INDEX_15BPP</dfn>,</td></tr>
<tr><th id="21">21</th><td>	<dfn class="enum" id="MAX_ROW_INDEX" title='MAX_ROW_INDEX' data-ref="MAX_ROW_INDEX" data-ref-filename="MAX_ROW_INDEX">MAX_ROW_INDEX</dfn></td></tr>
<tr><th id="22">22</th><td>};</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>enum</b> <dfn class="type def" id="COLUMN_INDEX_BPC" title='COLUMN_INDEX_BPC' data-ref="COLUMN_INDEX_BPC" data-ref-filename="COLUMN_INDEX_BPC">COLUMN_INDEX_BPC</dfn> {</td></tr>
<tr><th id="25">25</th><td>	<dfn class="enum" id="COLUMN_INDEX_8BPC" title='COLUMN_INDEX_8BPC' data-ref="COLUMN_INDEX_8BPC" data-ref-filename="COLUMN_INDEX_8BPC">COLUMN_INDEX_8BPC</dfn> = <var>0</var>,</td></tr>
<tr><th id="26">26</th><td>	<dfn class="enum" id="COLUMN_INDEX_10BPC" title='COLUMN_INDEX_10BPC' data-ref="COLUMN_INDEX_10BPC" data-ref-filename="COLUMN_INDEX_10BPC">COLUMN_INDEX_10BPC</dfn>,</td></tr>
<tr><th id="27">27</th><td>	<dfn class="enum" id="COLUMN_INDEX_12BPC" title='COLUMN_INDEX_12BPC' data-ref="COLUMN_INDEX_12BPC" data-ref-filename="COLUMN_INDEX_12BPC">COLUMN_INDEX_12BPC</dfn>,</td></tr>
<tr><th id="28">28</th><td>	<dfn class="enum" id="COLUMN_INDEX_14BPC" title='COLUMN_INDEX_14BPC' data-ref="COLUMN_INDEX_14BPC" data-ref-filename="COLUMN_INDEX_14BPC">COLUMN_INDEX_14BPC</dfn>,</td></tr>
<tr><th id="29">29</th><td>	<dfn class="enum" id="COLUMN_INDEX_16BPC" title='COLUMN_INDEX_16BPC' data-ref="COLUMN_INDEX_16BPC" data-ref-filename="COLUMN_INDEX_16BPC">COLUMN_INDEX_16BPC</dfn>,</td></tr>
<tr><th id="30">30</th><td>	<dfn class="enum" id="MAX_COLUMN_INDEX" title='MAX_COLUMN_INDEX' data-ref="MAX_COLUMN_INDEX" data-ref-filename="MAX_COLUMN_INDEX">MAX_COLUMN_INDEX</dfn></td></tr>
<tr><th id="31">31</th><td>};</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DSC_SUPPORTED_VERSION_MIN" data-ref="_M/DSC_SUPPORTED_VERSION_MIN">DSC_SUPPORTED_VERSION_MIN</dfn>		1</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i  data-doc="rc_buf_thresh">/* From DSC_v1.11 spec, rc_parameter_Set syntax element typically constant */</i></td></tr>
<tr><th id="36">36</th><td><em>static</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl def" id="rc_buf_thresh" title='rc_buf_thresh' data-type='u16 [14]' data-ref="rc_buf_thresh" data-ref-filename="rc_buf_thresh">rc_buf_thresh</dfn>[] = {</td></tr>
<tr><th id="37">37</th><td>	<var>896</var>, <var>1792</var>, <var>2688</var>, <var>3584</var>, <var>4480</var>, <var>5376</var>, <var>6272</var>, <var>6720</var>, <var>7168</var>, <var>7616</var>,</td></tr>
<tr><th id="38">38</th><td>	<var>7744</var>, <var>7872</var>, <var>8000</var>, <var>8064</var></td></tr>
<tr><th id="39">39</th><td>};</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>struct</b> <dfn class="type def" id="rc_parameters" title='rc_parameters' data-ref="rc_parameters" data-ref-filename="rc_parameters">rc_parameters</dfn> {</td></tr>
<tr><th id="42">42</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl field" id="rc_parameters::initial_xmit_delay" title='rc_parameters::initial_xmit_delay' data-type='u16' data-ref="rc_parameters::initial_xmit_delay" data-ref-filename="rc_parameters..initial_xmit_delay">initial_xmit_delay</dfn>;</td></tr>
<tr><th id="43">43</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl field" id="rc_parameters::first_line_bpg_offset" title='rc_parameters::first_line_bpg_offset' data-type='u8' data-ref="rc_parameters::first_line_bpg_offset" data-ref-filename="rc_parameters..first_line_bpg_offset">first_line_bpg_offset</dfn>;</td></tr>
<tr><th id="44">44</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl field" id="rc_parameters::initial_offset" title='rc_parameters::initial_offset' data-type='u16' data-ref="rc_parameters::initial_offset" data-ref-filename="rc_parameters..initial_offset">initial_offset</dfn>;</td></tr>
<tr><th id="45">45</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl field" id="rc_parameters::flatness_min_qp" title='rc_parameters::flatness_min_qp' data-type='u8' data-ref="rc_parameters::flatness_min_qp" data-ref-filename="rc_parameters..flatness_min_qp">flatness_min_qp</dfn>;</td></tr>
<tr><th id="46">46</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl field" id="rc_parameters::flatness_max_qp" title='rc_parameters::flatness_max_qp' data-type='u8' data-ref="rc_parameters::flatness_max_qp" data-ref-filename="rc_parameters..flatness_max_qp">flatness_max_qp</dfn>;</td></tr>
<tr><th id="47">47</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl field" id="rc_parameters::rc_quant_incr_limit0" title='rc_parameters::rc_quant_incr_limit0' data-type='u8' data-ref="rc_parameters::rc_quant_incr_limit0" data-ref-filename="rc_parameters..rc_quant_incr_limit0">rc_quant_incr_limit0</dfn>;</td></tr>
<tr><th id="48">48</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl field" id="rc_parameters::rc_quant_incr_limit1" title='rc_parameters::rc_quant_incr_limit1' data-type='u8' data-ref="rc_parameters::rc_quant_incr_limit1" data-ref-filename="rc_parameters..rc_quant_incr_limit1">rc_quant_incr_limit1</dfn>;</td></tr>
<tr><th id="49">49</th><td>	<b>struct</b> <a class="type" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_rc_range_parameters" title='drm_dsc_rc_range_parameters' data-ref="drm_dsc_rc_range_parameters" data-ref-filename="drm_dsc_rc_range_parameters">drm_dsc_rc_range_parameters</a> <dfn class="tu decl field" id="rc_parameters::rc_range_params" title='rc_parameters::rc_range_params' data-type='struct drm_dsc_rc_range_parameters [15]' data-ref="rc_parameters::rc_range_params" data-ref-filename="rc_parameters..rc_range_params">rc_range_params</dfn>[<a class="macro" href="../../../../../include/drm/drm_dsc.h.html#14" title="15" data-ref="_M/DSC_NUM_BUF_RANGES">DSC_NUM_BUF_RANGES</a>];</td></tr>
<tr><th id="50">50</th><td>};</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i  data-doc="rc_params">/*</i></td></tr>
<tr><th id="53">53</th><td><i  data-doc="rc_params"> * Selected Rate Control Related Parameter Recommended Values</i></td></tr>
<tr><th id="54">54</th><td><i  data-doc="rc_params"> * from DSC_v1.11 spec &amp; C Model release: DSC_model_20161212</i></td></tr>
<tr><th id="55">55</th><td><i  data-doc="rc_params"> */</i></td></tr>
<tr><th id="56">56</th><td><em>static</em> <b>struct</b> <a class="type" href="#rc_parameters" title='rc_parameters' data-ref="rc_parameters" data-ref-filename="rc_parameters">rc_parameters</a> <dfn class="tu decl def" id="rc_params" title='rc_params' data-type='struct rc_parameters [5][5]' data-ref="rc_params" data-ref-filename="rc_params">rc_params</dfn>[][<a class="enum" href="#MAX_COLUMN_INDEX" title='MAX_COLUMN_INDEX' data-ref="MAX_COLUMN_INDEX" data-ref-filename="MAX_COLUMN_INDEX">MAX_COLUMN_INDEX</a>] = {</td></tr>
<tr><th id="57">57</th><td>{</td></tr>
<tr><th id="58">58</th><td>	<i>/* 6BPP/8BPC */</i></td></tr>
<tr><th id="59">59</th><td>	{ <var>768</var>, <var>15</var>, <var>6144</var>, <var>3</var>, <var>13</var>, <var>11</var>, <var>11</var>, {</td></tr>
<tr><th id="60">60</th><td>		{ <var>0</var>, <var>4</var>, <var>0</var> }, { <var>1</var>, <var>6</var>, -<var>2</var> }, { <var>3</var>, <var>8</var>, -<var>2</var> }, { <var>4</var>, <var>8</var>, -<var>4</var> },</td></tr>
<tr><th id="61">61</th><td>		{ <var>5</var>, <var>9</var>, -<var>6</var> }, { <var>5</var>, <var>9</var>, -<var>6</var> }, { <var>6</var>, <var>9</var>, -<var>6</var> }, { <var>6</var>, <var>10</var>, -<var>8</var> },</td></tr>
<tr><th id="62">62</th><td>		{ <var>7</var>, <var>11</var>, -<var>8</var> }, { <var>8</var>, <var>12</var>, -<var>10</var> }, { <var>9</var>, <var>12</var>, -<var>10</var> }, { <var>10</var>, <var>12</var>, -<var>12</var> },</td></tr>
<tr><th id="63">63</th><td>		{ <var>10</var>, <var>12</var>, -<var>12</var> }, { <var>11</var>, <var>12</var>, -<var>12</var> }, { <var>13</var>, <var>14</var>, -<var>12</var> }</td></tr>
<tr><th id="64">64</th><td>		}</td></tr>
<tr><th id="65">65</th><td>	},</td></tr>
<tr><th id="66">66</th><td>	<i>/* 6BPP/10BPC */</i></td></tr>
<tr><th id="67">67</th><td>	{ <var>768</var>, <var>15</var>, <var>6144</var>, <var>7</var>, <var>17</var>, <var>15</var>, <var>15</var>, {</td></tr>
<tr><th id="68">68</th><td>		{ <var>0</var>, <var>8</var>, <var>0</var> }, { <var>3</var>, <var>10</var>, -<var>2</var> }, { <var>7</var>, <var>12</var>, -<var>2</var> }, { <var>8</var>, <var>12</var>, -<var>4</var> },</td></tr>
<tr><th id="69">69</th><td>		{ <var>9</var>, <var>13</var>, -<var>6</var> }, { <var>9</var>, <var>13</var>, -<var>6</var> }, { <var>10</var>, <var>13</var>, -<var>6</var> }, { <var>10</var>, <var>14</var>, -<var>8</var> },</td></tr>
<tr><th id="70">70</th><td>		{ <var>11</var>, <var>15</var>, -<var>8</var> }, { <var>12</var>, <var>16</var>, -<var>10</var> }, { <var>13</var>, <var>16</var>, -<var>10</var> },</td></tr>
<tr><th id="71">71</th><td>		{ <var>14</var>, <var>16</var>, -<var>12</var> }, { <var>14</var>, <var>16</var>, -<var>12</var> }, { <var>15</var>, <var>16</var>, -<var>12</var> },</td></tr>
<tr><th id="72">72</th><td>		{ <var>17</var>, <var>18</var>, -<var>12</var> }</td></tr>
<tr><th id="73">73</th><td>		}</td></tr>
<tr><th id="74">74</th><td>	},</td></tr>
<tr><th id="75">75</th><td>	<i>/* 6BPP/12BPC */</i></td></tr>
<tr><th id="76">76</th><td>	{ <var>768</var>, <var>15</var>, <var>6144</var>, <var>11</var>, <var>21</var>, <var>19</var>, <var>19</var>, {</td></tr>
<tr><th id="77">77</th><td>		{ <var>0</var>, <var>12</var>, <var>0</var> }, { <var>5</var>, <var>14</var>, -<var>2</var> }, { <var>11</var>, <var>16</var>, -<var>2</var> }, { <var>12</var>, <var>16</var>, -<var>4</var> },</td></tr>
<tr><th id="78">78</th><td>		{ <var>13</var>, <var>17</var>, -<var>6</var> }, { <var>13</var>, <var>17</var>, -<var>6</var> }, { <var>14</var>, <var>17</var>, -<var>6</var> }, { <var>14</var>, <var>18</var>, -<var>8</var> },</td></tr>
<tr><th id="79">79</th><td>		{ <var>15</var>, <var>19</var>, -<var>8</var> }, { <var>16</var>, <var>20</var>, -<var>10</var> }, { <var>17</var>, <var>20</var>, -<var>10</var> },</td></tr>
<tr><th id="80">80</th><td>		{ <var>18</var>, <var>20</var>, -<var>12</var> }, { <var>18</var>, <var>20</var>, -<var>12</var> }, { <var>19</var>, <var>20</var>, -<var>12</var> },</td></tr>
<tr><th id="81">81</th><td>		{ <var>21</var>, <var>22</var>, -<var>12</var> }</td></tr>
<tr><th id="82">82</th><td>		}</td></tr>
<tr><th id="83">83</th><td>	},</td></tr>
<tr><th id="84">84</th><td>	<i>/* 6BPP/14BPC */</i></td></tr>
<tr><th id="85">85</th><td>	{ <var>768</var>, <var>15</var>, <var>6144</var>, <var>15</var>, <var>25</var>, <var>23</var>, <var>27</var>, {</td></tr>
<tr><th id="86">86</th><td>		{ <var>0</var>, <var>16</var>, <var>0</var> }, { <var>7</var>, <var>18</var>, -<var>2</var> }, { <var>15</var>, <var>20</var>, -<var>2</var> }, { <var>16</var>, <var>20</var>, -<var>4</var> },</td></tr>
<tr><th id="87">87</th><td>		{ <var>17</var>, <var>21</var>, -<var>6</var> }, { <var>17</var>, <var>21</var>, -<var>6</var> }, { <var>18</var>, <var>21</var>, -<var>6</var> }, { <var>18</var>, <var>22</var>, -<var>8</var> },</td></tr>
<tr><th id="88">88</th><td>		{ <var>19</var>, <var>23</var>, -<var>8</var> }, { <var>20</var>, <var>24</var>, -<var>10</var> }, { <var>21</var>, <var>24</var>, -<var>10</var> },</td></tr>
<tr><th id="89">89</th><td>		{ <var>22</var>, <var>24</var>, -<var>12</var> }, { <var>22</var>, <var>24</var>, -<var>12</var> }, { <var>23</var>, <var>24</var>, -<var>12</var> },</td></tr>
<tr><th id="90">90</th><td>		{ <var>25</var>, <var>26</var>, -<var>12</var> }</td></tr>
<tr><th id="91">91</th><td>		}</td></tr>
<tr><th id="92">92</th><td>	},</td></tr>
<tr><th id="93">93</th><td>	<i>/* 6BPP/16BPC */</i></td></tr>
<tr><th id="94">94</th><td>	{ <var>768</var>, <var>15</var>, <var>6144</var>, <var>19</var>, <var>29</var>, <var>27</var>, <var>27</var>, {</td></tr>
<tr><th id="95">95</th><td>		{ <var>0</var>, <var>20</var>, <var>0</var> }, { <var>9</var>, <var>22</var>, -<var>2</var> }, { <var>19</var>, <var>24</var>, -<var>2</var> }, { <var>20</var>, <var>24</var>, -<var>4</var> },</td></tr>
<tr><th id="96">96</th><td>		{ <var>21</var>, <var>25</var>, -<var>6</var> }, { <var>21</var>, <var>25</var>, -<var>6</var> }, { <var>22</var>, <var>25</var>, -<var>6</var> }, { <var>22</var>, <var>26</var>, -<var>8</var> },</td></tr>
<tr><th id="97">97</th><td>		{ <var>23</var>, <var>27</var>, -<var>8</var> }, { <var>24</var>, <var>28</var>, -<var>10</var> }, { <var>25</var>, <var>28</var>, -<var>10</var> },</td></tr>
<tr><th id="98">98</th><td>		{ <var>26</var>, <var>28</var>, -<var>12</var> }, { <var>26</var>, <var>28</var>, -<var>12</var> }, { <var>27</var>, <var>28</var>, -<var>12</var> },</td></tr>
<tr><th id="99">99</th><td>		{ <var>29</var>, <var>30</var>, -<var>12</var> }</td></tr>
<tr><th id="100">100</th><td>		}</td></tr>
<tr><th id="101">101</th><td>	},</td></tr>
<tr><th id="102">102</th><td>},</td></tr>
<tr><th id="103">103</th><td>{</td></tr>
<tr><th id="104">104</th><td>	<i>/* 8BPP/8BPC */</i></td></tr>
<tr><th id="105">105</th><td>	{ <var>512</var>, <var>12</var>, <var>6144</var>, <var>3</var>, <var>12</var>, <var>11</var>, <var>11</var>, {</td></tr>
<tr><th id="106">106</th><td>		{ <var>0</var>, <var>4</var>, <var>2</var> }, { <var>0</var>, <var>4</var>, <var>0</var> }, { <var>1</var>, <var>5</var>, <var>0</var> }, { <var>1</var>, <var>6</var>, -<var>2</var> },</td></tr>
<tr><th id="107">107</th><td>		{ <var>3</var>, <var>7</var>, -<var>4</var> }, { <var>3</var>, <var>7</var>, -<var>6</var> }, { <var>3</var>, <var>7</var>, -<var>8</var> }, { <var>3</var>, <var>8</var>, -<var>8</var> },</td></tr>
<tr><th id="108">108</th><td>		{ <var>3</var>, <var>9</var>, -<var>8</var> }, { <var>3</var>, <var>10</var>, -<var>10</var> }, { <var>5</var>, <var>11</var>, -<var>10</var> }, { <var>5</var>, <var>12</var>, -<var>12</var> },</td></tr>
<tr><th id="109">109</th><td>		{ <var>5</var>, <var>13</var>, -<var>12</var> }, { <var>7</var>, <var>13</var>, -<var>12</var> }, { <var>13</var>, <var>15</var>, -<var>12</var> }</td></tr>
<tr><th id="110">110</th><td>		}</td></tr>
<tr><th id="111">111</th><td>	},</td></tr>
<tr><th id="112">112</th><td>	<i>/* 8BPP/10BPC */</i></td></tr>
<tr><th id="113">113</th><td>	{ <var>512</var>, <var>12</var>, <var>6144</var>, <var>7</var>, <var>16</var>, <var>15</var>, <var>15</var>, {</td></tr>
<tr><th id="114">114</th><td>		{ <var>0</var>, <var>4</var>, <var>2</var> }, { <var>4</var>, <var>8</var>, <var>0</var> }, { <var>5</var>, <var>9</var>, <var>0</var> }, { <var>5</var>, <var>10</var>, -<var>2</var> },</td></tr>
<tr><th id="115">115</th><td>		{ <var>7</var>, <var>11</var>, -<var>4</var> }, { <var>7</var>, <var>11</var>, -<var>6</var> }, { <var>7</var>, <var>11</var>, -<var>8</var> }, { <var>7</var>, <var>12</var>, -<var>8</var> },</td></tr>
<tr><th id="116">116</th><td>		{ <var>7</var>, <var>13</var>, -<var>8</var> }, { <var>7</var>, <var>14</var>, -<var>10</var> }, { <var>9</var>, <var>15</var>, -<var>10</var> }, { <var>9</var>, <var>16</var>, -<var>12</var> },</td></tr>
<tr><th id="117">117</th><td>		{ <var>9</var>, <var>17</var>, -<var>12</var> }, { <var>11</var>, <var>17</var>, -<var>12</var> }, { <var>17</var>, <var>19</var>, -<var>12</var> }</td></tr>
<tr><th id="118">118</th><td>		}</td></tr>
<tr><th id="119">119</th><td>	},</td></tr>
<tr><th id="120">120</th><td>	<i>/* 8BPP/12BPC */</i></td></tr>
<tr><th id="121">121</th><td>	{ <var>512</var>, <var>12</var>, <var>6144</var>, <var>11</var>, <var>20</var>, <var>19</var>, <var>19</var>, {</td></tr>
<tr><th id="122">122</th><td>		{ <var>0</var>, <var>12</var>, <var>2</var> }, { <var>4</var>, <var>12</var>, <var>0</var> }, { <var>9</var>, <var>13</var>, <var>0</var> }, { <var>9</var>, <var>14</var>, -<var>2</var> },</td></tr>
<tr><th id="123">123</th><td>		{ <var>11</var>, <var>15</var>, -<var>4</var> }, { <var>11</var>, <var>15</var>, -<var>6</var> }, { <var>11</var>, <var>15</var>, -<var>8</var> }, { <var>11</var>, <var>16</var>, -<var>8</var> },</td></tr>
<tr><th id="124">124</th><td>		{ <var>11</var>, <var>17</var>, -<var>8</var> }, { <var>11</var>, <var>18</var>, -<var>10</var> }, { <var>13</var>, <var>19</var>, -<var>10</var> },</td></tr>
<tr><th id="125">125</th><td>		{ <var>13</var>, <var>20</var>, -<var>12</var> }, { <var>13</var>, <var>21</var>, -<var>12</var> }, { <var>15</var>, <var>21</var>, -<var>12</var> },</td></tr>
<tr><th id="126">126</th><td>		{ <var>21</var>, <var>23</var>, -<var>12</var> }</td></tr>
<tr><th id="127">127</th><td>		}</td></tr>
<tr><th id="128">128</th><td>	},</td></tr>
<tr><th id="129">129</th><td>	<i>/* 8BPP/14BPC */</i></td></tr>
<tr><th id="130">130</th><td>	{ <var>512</var>, <var>12</var>, <var>6144</var>, <var>15</var>, <var>24</var>, <var>23</var>, <var>23</var>, {</td></tr>
<tr><th id="131">131</th><td>		{ <var>0</var>, <var>12</var>, <var>0</var> }, { <var>5</var>, <var>13</var>, <var>0</var> }, { <var>11</var>, <var>15</var>, <var>0</var> }, { <var>12</var>, <var>17</var>, -<var>2</var> },</td></tr>
<tr><th id="132">132</th><td>		{ <var>15</var>, <var>19</var>, -<var>4</var> }, { <var>15</var>, <var>19</var>, -<var>6</var> }, { <var>15</var>, <var>19</var>, -<var>8</var> }, { <var>15</var>, <var>20</var>, -<var>8</var> },</td></tr>
<tr><th id="133">133</th><td>		{ <var>15</var>, <var>21</var>, -<var>8</var> }, { <var>15</var>, <var>22</var>, -<var>10</var> }, { <var>17</var>, <var>22</var>, -<var>10</var> },</td></tr>
<tr><th id="134">134</th><td>		{ <var>17</var>, <var>23</var>, -<var>12</var> }, { <var>17</var>, <var>23</var>, -<var>12</var> }, { <var>21</var>, <var>24</var>, -<var>12</var> },</td></tr>
<tr><th id="135">135</th><td>		{ <var>24</var>, <var>25</var>, -<var>12</var> }</td></tr>
<tr><th id="136">136</th><td>		}</td></tr>
<tr><th id="137">137</th><td>	},</td></tr>
<tr><th id="138">138</th><td>	<i>/* 8BPP/16BPC */</i></td></tr>
<tr><th id="139">139</th><td>	{ <var>512</var>, <var>12</var>, <var>6144</var>, <var>19</var>, <var>28</var>, <var>27</var>, <var>27</var>, {</td></tr>
<tr><th id="140">140</th><td>		{ <var>0</var>, <var>12</var>, <var>2</var> }, { <var>6</var>, <var>14</var>, <var>0</var> }, { <var>13</var>, <var>17</var>, <var>0</var> }, { <var>15</var>, <var>20</var>, -<var>2</var> },</td></tr>
<tr><th id="141">141</th><td>		{ <var>19</var>, <var>23</var>, -<var>4</var> }, { <var>19</var>, <var>23</var>, -<var>6</var> }, { <var>19</var>, <var>23</var>, -<var>8</var> }, { <var>19</var>, <var>24</var>, -<var>8</var> },</td></tr>
<tr><th id="142">142</th><td>		{ <var>19</var>, <var>25</var>, -<var>8</var> }, { <var>19</var>, <var>26</var>, -<var>10</var> }, { <var>21</var>, <var>26</var>, -<var>10</var> },</td></tr>
<tr><th id="143">143</th><td>		{ <var>21</var>, <var>27</var>, -<var>12</var> }, { <var>21</var>, <var>27</var>, -<var>12</var> }, { <var>25</var>, <var>28</var>, -<var>12</var> },</td></tr>
<tr><th id="144">144</th><td>		{ <var>28</var>, <var>29</var>, -<var>12</var> }</td></tr>
<tr><th id="145">145</th><td>		}</td></tr>
<tr><th id="146">146</th><td>	},</td></tr>
<tr><th id="147">147</th><td>},</td></tr>
<tr><th id="148">148</th><td>{</td></tr>
<tr><th id="149">149</th><td>	<i>/* 10BPP/8BPC */</i></td></tr>
<tr><th id="150">150</th><td>	{ <var>410</var>, <var>15</var>, <var>5632</var>, <var>3</var>, <var>12</var>, <var>11</var>, <var>11</var>, {</td></tr>
<tr><th id="151">151</th><td>		{ <var>0</var>, <var>3</var>, <var>2</var> }, { <var>0</var>, <var>4</var>, <var>0</var> }, { <var>1</var>, <var>5</var>, <var>0</var> }, { <var>2</var>, <var>6</var>, -<var>2</var> },</td></tr>
<tr><th id="152">152</th><td>		{ <var>3</var>, <var>7</var>, -<var>4</var> }, { <var>3</var>, <var>7</var>, -<var>6</var> }, { <var>3</var>, <var>7</var>, -<var>8</var> }, { <var>3</var>, <var>8</var>, -<var>8</var> },</td></tr>
<tr><th id="153">153</th><td>		{ <var>3</var>, <var>9</var>, -<var>8</var> }, { <var>3</var>, <var>9</var>, -<var>10</var> }, { <var>5</var>, <var>10</var>, -<var>10</var> }, { <var>5</var>, <var>10</var>, -<var>10</var> },</td></tr>
<tr><th id="154">154</th><td>		{ <var>5</var>, <var>11</var>, -<var>12</var> }, { <var>7</var>, <var>11</var>, -<var>12</var> }, { <var>11</var>, <var>12</var>, -<var>12</var> }</td></tr>
<tr><th id="155">155</th><td>		}</td></tr>
<tr><th id="156">156</th><td>	},</td></tr>
<tr><th id="157">157</th><td>	<i>/* 10BPP/10BPC */</i></td></tr>
<tr><th id="158">158</th><td>	{ <var>410</var>, <var>15</var>, <var>5632</var>, <var>7</var>, <var>16</var>, <var>15</var>, <var>15</var>, {</td></tr>
<tr><th id="159">159</th><td>		{ <var>0</var>, <var>7</var>, <var>2</var> }, { <var>4</var>, <var>8</var>, <var>0</var> }, { <var>5</var>, <var>9</var>, <var>0</var> }, { <var>6</var>, <var>10</var>, -<var>2</var> },</td></tr>
<tr><th id="160">160</th><td>		{ <var>7</var>, <var>11</var>, -<var>4</var> }, { <var>7</var>, <var>11</var>, -<var>6</var> }, { <var>7</var>, <var>11</var>, -<var>8</var> }, { <var>7</var>, <var>12</var>, -<var>8</var> },</td></tr>
<tr><th id="161">161</th><td>		{ <var>7</var>, <var>13</var>, -<var>8</var> }, { <var>7</var>, <var>13</var>, -<var>10</var> }, { <var>9</var>, <var>14</var>, -<var>10</var> }, { <var>9</var>, <var>14</var>, -<var>10</var> },</td></tr>
<tr><th id="162">162</th><td>		{ <var>9</var>, <var>15</var>, -<var>12</var> }, { <var>11</var>, <var>15</var>, -<var>12</var> }, { <var>15</var>, <var>16</var>, -<var>12</var> }</td></tr>
<tr><th id="163">163</th><td>		}</td></tr>
<tr><th id="164">164</th><td>	},</td></tr>
<tr><th id="165">165</th><td>	<i>/* 10BPP/12BPC */</i></td></tr>
<tr><th id="166">166</th><td>	{ <var>410</var>, <var>15</var>, <var>5632</var>, <var>11</var>, <var>20</var>, <var>19</var>, <var>19</var>, {</td></tr>
<tr><th id="167">167</th><td>		{ <var>0</var>, <var>11</var>, <var>2</var> }, { <var>4</var>, <var>12</var>, <var>0</var> }, { <var>9</var>, <var>13</var>, <var>0</var> }, { <var>10</var>, <var>14</var>, -<var>2</var> },</td></tr>
<tr><th id="168">168</th><td>		{ <var>11</var>, <var>15</var>, -<var>4</var> }, { <var>11</var>, <var>15</var>, -<var>6</var> }, { <var>11</var>, <var>15</var>, -<var>8</var> }, { <var>11</var>, <var>16</var>, -<var>8</var> },</td></tr>
<tr><th id="169">169</th><td>		{ <var>11</var>, <var>17</var>, -<var>8</var> }, { <var>11</var>, <var>17</var>, -<var>10</var> }, { <var>13</var>, <var>18</var>, -<var>10</var> },</td></tr>
<tr><th id="170">170</th><td>		{ <var>13</var>, <var>18</var>, -<var>10</var> }, { <var>13</var>, <var>19</var>, -<var>12</var> }, { <var>15</var>, <var>19</var>, -<var>12</var> },</td></tr>
<tr><th id="171">171</th><td>		{ <var>19</var>, <var>20</var>, -<var>12</var> }</td></tr>
<tr><th id="172">172</th><td>		}</td></tr>
<tr><th id="173">173</th><td>	},</td></tr>
<tr><th id="174">174</th><td>	<i>/* 10BPP/14BPC */</i></td></tr>
<tr><th id="175">175</th><td>	{ <var>410</var>, <var>15</var>, <var>5632</var>, <var>15</var>, <var>24</var>, <var>23</var>, <var>23</var>, {</td></tr>
<tr><th id="176">176</th><td>		{ <var>0</var>, <var>11</var>, <var>2</var> }, { <var>5</var>, <var>13</var>, <var>0</var> }, { <var>11</var>, <var>15</var>, <var>0</var> }, { <var>13</var>, <var>18</var>, -<var>2</var> },</td></tr>
<tr><th id="177">177</th><td>		{ <var>15</var>, <var>19</var>, -<var>4</var> }, { <var>15</var>, <var>19</var>, -<var>6</var> }, { <var>15</var>, <var>19</var>, -<var>8</var> }, { <var>15</var>, <var>20</var>, -<var>8</var> },</td></tr>
<tr><th id="178">178</th><td>		{ <var>15</var>, <var>21</var>, -<var>8</var> }, { <var>15</var>, <var>21</var>, -<var>10</var> }, { <var>17</var>, <var>22</var>, -<var>10</var> },</td></tr>
<tr><th id="179">179</th><td>		{ <var>17</var>, <var>22</var>, -<var>10</var> }, { <var>17</var>, <var>23</var>, -<var>12</var> }, { <var>19</var>, <var>23</var>, -<var>12</var> },</td></tr>
<tr><th id="180">180</th><td>		{ <var>23</var>, <var>24</var>, -<var>12</var> }</td></tr>
<tr><th id="181">181</th><td>		}</td></tr>
<tr><th id="182">182</th><td>	},</td></tr>
<tr><th id="183">183</th><td>	<i>/* 10BPP/16BPC */</i></td></tr>
<tr><th id="184">184</th><td>	{ <var>410</var>, <var>15</var>, <var>5632</var>, <var>19</var>, <var>28</var>, <var>27</var>, <var>27</var>, {</td></tr>
<tr><th id="185">185</th><td>		{ <var>0</var>, <var>11</var>, <var>2</var> }, { <var>6</var>, <var>14</var>, <var>0</var> }, { <var>13</var>, <var>17</var>, <var>0</var> }, { <var>16</var>, <var>20</var>, -<var>2</var> },</td></tr>
<tr><th id="186">186</th><td>		{ <var>19</var>, <var>23</var>, -<var>4</var> }, { <var>19</var>, <var>23</var>, -<var>6</var> }, { <var>19</var>, <var>23</var>, -<var>8</var> }, { <var>19</var>, <var>24</var>, -<var>8</var> },</td></tr>
<tr><th id="187">187</th><td>		{ <var>19</var>, <var>25</var>, -<var>8</var> }, { <var>19</var>, <var>25</var>, -<var>10</var> }, { <var>21</var>, <var>26</var>, -<var>10</var> },</td></tr>
<tr><th id="188">188</th><td>		{ <var>21</var>, <var>26</var>, -<var>10</var> }, { <var>21</var>, <var>27</var>, -<var>12</var> }, { <var>23</var>, <var>27</var>, -<var>12</var> },</td></tr>
<tr><th id="189">189</th><td>		{ <var>27</var>, <var>28</var>, -<var>12</var> }</td></tr>
<tr><th id="190">190</th><td>		}</td></tr>
<tr><th id="191">191</th><td>	},</td></tr>
<tr><th id="192">192</th><td>},</td></tr>
<tr><th id="193">193</th><td>{</td></tr>
<tr><th id="194">194</th><td>	<i>/* 12BPP/8BPC */</i></td></tr>
<tr><th id="195">195</th><td>	{ <var>341</var>, <var>15</var>, <var>2048</var>, <var>3</var>, <var>12</var>, <var>11</var>, <var>11</var>, {</td></tr>
<tr><th id="196">196</th><td>		{ <var>0</var>, <var>2</var>, <var>2</var> }, { <var>0</var>, <var>4</var>, <var>0</var> }, { <var>1</var>, <var>5</var>, <var>0</var> }, { <var>1</var>, <var>6</var>, -<var>2</var> },</td></tr>
<tr><th id="197">197</th><td>		{ <var>3</var>, <var>7</var>, -<var>4</var> }, { <var>3</var>, <var>7</var>, -<var>6</var> }, { <var>3</var>, <var>7</var>, -<var>8</var> }, { <var>3</var>, <var>8</var>, -<var>8</var> },</td></tr>
<tr><th id="198">198</th><td>		{ <var>3</var>, <var>9</var>, -<var>8</var> }, { <var>3</var>, <var>10</var>, -<var>10</var> }, { <var>5</var>, <var>11</var>, -<var>10</var> },</td></tr>
<tr><th id="199">199</th><td>		{ <var>5</var>, <var>12</var>, -<var>12</var> }, { <var>5</var>, <var>13</var>, -<var>12</var> }, { <var>7</var>, <var>13</var>, -<var>12</var> }, { <var>13</var>, <var>15</var>, -<var>12</var> }</td></tr>
<tr><th id="200">200</th><td>		}</td></tr>
<tr><th id="201">201</th><td>	},</td></tr>
<tr><th id="202">202</th><td>	<i>/* 12BPP/10BPC */</i></td></tr>
<tr><th id="203">203</th><td>	{ <var>341</var>, <var>15</var>, <var>2048</var>, <var>7</var>, <var>16</var>, <var>15</var>, <var>15</var>, {</td></tr>
<tr><th id="204">204</th><td>		{ <var>0</var>, <var>2</var>, <var>2</var> }, { <var>2</var>, <var>5</var>, <var>0</var> }, { <var>3</var>, <var>7</var>, <var>0</var> }, { <var>4</var>, <var>8</var>, -<var>2</var> },</td></tr>
<tr><th id="205">205</th><td>		{ <var>6</var>, <var>9</var>, -<var>4</var> }, { <var>7</var>, <var>10</var>, -<var>6</var> }, { <var>7</var>, <var>11</var>, -<var>8</var> }, { <var>7</var>, <var>12</var>, -<var>8</var> },</td></tr>
<tr><th id="206">206</th><td>		{ <var>7</var>, <var>13</var>, -<var>8</var> }, { <var>7</var>, <var>14</var>, -<var>10</var> }, { <var>9</var>, <var>15</var>, -<var>10</var> }, { <var>9</var>, <var>16</var>, -<var>12</var> },</td></tr>
<tr><th id="207">207</th><td>		{ <var>9</var>, <var>17</var>, -<var>12</var> }, { <var>11</var>, <var>17</var>, -<var>12</var> }, { <var>17</var>, <var>19</var>, -<var>12</var> }</td></tr>
<tr><th id="208">208</th><td>		}</td></tr>
<tr><th id="209">209</th><td>	},</td></tr>
<tr><th id="210">210</th><td>	<i>/* 12BPP/12BPC */</i></td></tr>
<tr><th id="211">211</th><td>	{ <var>341</var>, <var>15</var>, <var>2048</var>, <var>11</var>, <var>20</var>, <var>19</var>, <var>19</var>, {</td></tr>
<tr><th id="212">212</th><td>		{ <var>0</var>, <var>6</var>, <var>2</var> }, { <var>4</var>, <var>9</var>, <var>0</var> }, { <var>7</var>, <var>11</var>, <var>0</var> }, { <var>8</var>, <var>12</var>, -<var>2</var> },</td></tr>
<tr><th id="213">213</th><td>		{ <var>10</var>, <var>13</var>, -<var>4</var> }, { <var>11</var>, <var>14</var>, -<var>6</var> }, { <var>11</var>, <var>15</var>, -<var>8</var> }, { <var>11</var>, <var>16</var>, -<var>8</var> },</td></tr>
<tr><th id="214">214</th><td>		{ <var>11</var>, <var>17</var>, -<var>8</var> }, { <var>11</var>, <var>18</var>, -<var>10</var> }, { <var>13</var>, <var>19</var>, -<var>10</var> },</td></tr>
<tr><th id="215">215</th><td>		{ <var>13</var>, <var>20</var>, -<var>12</var> }, { <var>13</var>, <var>21</var>, -<var>12</var> }, { <var>15</var>, <var>21</var>, -<var>12</var> },</td></tr>
<tr><th id="216">216</th><td>		{ <var>21</var>, <var>23</var>, -<var>12</var> }</td></tr>
<tr><th id="217">217</th><td>		}</td></tr>
<tr><th id="218">218</th><td>	},</td></tr>
<tr><th id="219">219</th><td>	<i>/* 12BPP/14BPC */</i></td></tr>
<tr><th id="220">220</th><td>	{ <var>341</var>, <var>15</var>, <var>2048</var>, <var>15</var>, <var>24</var>, <var>23</var>, <var>23</var>, {</td></tr>
<tr><th id="221">221</th><td>		{ <var>0</var>, <var>6</var>, <var>2</var> }, { <var>7</var>, <var>10</var>, <var>0</var> }, { <var>9</var>, <var>13</var>, <var>0</var> }, { <var>11</var>, <var>16</var>, -<var>2</var> },</td></tr>
<tr><th id="222">222</th><td>		{ <var>14</var>, <var>17</var>, -<var>4</var> }, { <var>15</var>, <var>18</var>, -<var>6</var> }, { <var>15</var>, <var>19</var>, -<var>8</var> }, { <var>15</var>, <var>20</var>, -<var>8</var> },</td></tr>
<tr><th id="223">223</th><td>		{ <var>15</var>, <var>20</var>, -<var>8</var> }, { <var>15</var>, <var>21</var>, -<var>10</var> }, { <var>17</var>, <var>21</var>, -<var>10</var> },</td></tr>
<tr><th id="224">224</th><td>		{ <var>17</var>, <var>21</var>, -<var>12</var> }, { <var>17</var>, <var>21</var>, -<var>12</var> }, { <var>19</var>, <var>22</var>, -<var>12</var> },</td></tr>
<tr><th id="225">225</th><td>		{ <var>22</var>, <var>23</var>, -<var>12</var> }</td></tr>
<tr><th id="226">226</th><td>		}</td></tr>
<tr><th id="227">227</th><td>	},</td></tr>
<tr><th id="228">228</th><td>	<i>/* 12BPP/16BPC */</i></td></tr>
<tr><th id="229">229</th><td>	{ <var>341</var>, <var>15</var>, <var>2048</var>, <var>19</var>, <var>28</var>, <var>27</var>, <var>27</var>, {</td></tr>
<tr><th id="230">230</th><td>		{ <var>0</var>, <var>6</var>, <var>2</var> }, { <var>6</var>, <var>11</var>, <var>0</var> }, { <var>11</var>, <var>15</var>, <var>0</var> }, { <var>14</var>, <var>18</var>, -<var>2</var> },</td></tr>
<tr><th id="231">231</th><td>		{ <var>18</var>, <var>21</var>, -<var>4</var> }, { <var>19</var>, <var>22</var>, -<var>6</var> }, { <var>19</var>, <var>23</var>, -<var>8</var> }, { <var>19</var>, <var>24</var>, -<var>8</var> },</td></tr>
<tr><th id="232">232</th><td>		{ <var>19</var>, <var>24</var>, -<var>8</var> }, { <var>19</var>, <var>25</var>, -<var>10</var> }, { <var>21</var>, <var>25</var>, -<var>10</var> },</td></tr>
<tr><th id="233">233</th><td>		{ <var>21</var>, <var>25</var>, -<var>12</var> }, { <var>21</var>, <var>25</var>, -<var>12</var> }, { <var>23</var>, <var>26</var>, -<var>12</var> },</td></tr>
<tr><th id="234">234</th><td>		{ <var>26</var>, <var>27</var>, -<var>12</var> }</td></tr>
<tr><th id="235">235</th><td>		}</td></tr>
<tr><th id="236">236</th><td>	},</td></tr>
<tr><th id="237">237</th><td>},</td></tr>
<tr><th id="238">238</th><td>{</td></tr>
<tr><th id="239">239</th><td>	<i>/* 15BPP/8BPC */</i></td></tr>
<tr><th id="240">240</th><td>	{ <var>273</var>, <var>15</var>, <var>2048</var>, <var>3</var>, <var>12</var>, <var>11</var>, <var>11</var>, {</td></tr>
<tr><th id="241">241</th><td>		{ <var>0</var>, <var>0</var>, <var>10</var> }, { <var>0</var>, <var>1</var>, <var>8</var> }, { <var>0</var>, <var>1</var>, <var>6</var> }, { <var>0</var>, <var>2</var>, <var>4</var> },</td></tr>
<tr><th id="242">242</th><td>		{ <var>1</var>, <var>2</var>, <var>2</var> }, { <var>1</var>, <var>3</var>, <var>0</var> }, { <var>1</var>, <var>3</var>, -<var>2</var> }, { <var>2</var>, <var>4</var>, -<var>4</var> },</td></tr>
<tr><th id="243">243</th><td>		{ <var>2</var>, <var>5</var>, -<var>6</var> }, { <var>3</var>, <var>5</var>, -<var>8</var> }, { <var>4</var>, <var>6</var>, -<var>10</var> }, { <var>4</var>, <var>7</var>, -<var>10</var> },</td></tr>
<tr><th id="244">244</th><td>		{ <var>5</var>, <var>7</var>, -<var>12</var> }, { <var>7</var>, <var>8</var>, -<var>12</var> }, { <var>8</var>, <var>9</var>, -<var>12</var> }</td></tr>
<tr><th id="245">245</th><td>		}</td></tr>
<tr><th id="246">246</th><td>	},</td></tr>
<tr><th id="247">247</th><td>	<i>/* 15BPP/10BPC */</i></td></tr>
<tr><th id="248">248</th><td>	{ <var>273</var>, <var>15</var>, <var>2048</var>, <var>7</var>, <var>16</var>, <var>15</var>, <var>15</var>, {</td></tr>
<tr><th id="249">249</th><td>		{ <var>0</var>, <var>2</var>, <var>10</var> }, { <var>2</var>, <var>5</var>, <var>8</var> }, { <var>3</var>, <var>5</var>, <var>6</var> }, { <var>4</var>, <var>6</var>, <var>4</var> },</td></tr>
<tr><th id="250">250</th><td>		{ <var>5</var>, <var>6</var>, <var>2</var> }, { <var>5</var>, <var>7</var>, <var>0</var> }, { <var>5</var>, <var>7</var>, -<var>2</var> }, { <var>6</var>, <var>8</var>, -<var>4</var> },</td></tr>
<tr><th id="251">251</th><td>		{ <var>6</var>, <var>9</var>, -<var>6</var> }, { <var>7</var>, <var>9</var>, -<var>8</var> }, { <var>8</var>, <var>10</var>, -<var>10</var> }, { <var>8</var>, <var>11</var>, -<var>10</var> },</td></tr>
<tr><th id="252">252</th><td>		{ <var>9</var>, <var>11</var>, -<var>12</var> }, { <var>11</var>, <var>12</var>, -<var>12</var> }, { <var>12</var>, <var>13</var>, -<var>12</var> }</td></tr>
<tr><th id="253">253</th><td>		}</td></tr>
<tr><th id="254">254</th><td>	},</td></tr>
<tr><th id="255">255</th><td>	<i>/* 15BPP/12BPC */</i></td></tr>
<tr><th id="256">256</th><td>	{ <var>273</var>, <var>15</var>, <var>2048</var>, <var>11</var>, <var>20</var>, <var>19</var>, <var>19</var>, {</td></tr>
<tr><th id="257">257</th><td>		{ <var>0</var>, <var>4</var>, <var>10</var> }, { <var>2</var>, <var>7</var>, <var>8</var> }, { <var>4</var>, <var>9</var>, <var>6</var> }, { <var>6</var>, <var>11</var>, <var>4</var> },</td></tr>
<tr><th id="258">258</th><td>		{ <var>9</var>, <var>11</var>, <var>2</var> }, { <var>9</var>, <var>11</var>, <var>0</var> }, { <var>9</var>, <var>12</var>, -<var>2</var> }, { <var>10</var>, <var>12</var>, -<var>4</var> },</td></tr>
<tr><th id="259">259</th><td>		{ <var>11</var>, <var>13</var>, -<var>6</var> }, { <var>11</var>, <var>13</var>, -<var>8</var> }, { <var>12</var>, <var>14</var>, -<var>10</var> },</td></tr>
<tr><th id="260">260</th><td>		{ <var>13</var>, <var>15</var>, -<var>10</var> }, { <var>13</var>, <var>15</var>, -<var>12</var> }, { <var>15</var>, <var>16</var>, -<var>12</var> },</td></tr>
<tr><th id="261">261</th><td>		{ <var>16</var>, <var>17</var>, -<var>12</var> }</td></tr>
<tr><th id="262">262</th><td>		}</td></tr>
<tr><th id="263">263</th><td>	},</td></tr>
<tr><th id="264">264</th><td>	<i>/* 15BPP/14BPC */</i></td></tr>
<tr><th id="265">265</th><td>	{ <var>273</var>, <var>15</var>, <var>2048</var>, <var>15</var>, <var>24</var>, <var>23</var>, <var>23</var>, {</td></tr>
<tr><th id="266">266</th><td>		{ <var>0</var>, <var>4</var>, <var>10</var> }, { <var>3</var>, <var>8</var>, <var>8</var> }, { <var>6</var>, <var>11</var>, <var>6</var> }, { <var>9</var>, <var>14</var>, <var>4</var> },</td></tr>
<tr><th id="267">267</th><td>		{ <var>13</var>, <var>15</var>, <var>2</var> }, { <var>13</var>, <var>15</var>, <var>0</var> }, { <var>13</var>, <var>16</var>, -<var>2</var> }, { <var>14</var>, <var>16</var>, -<var>4</var> },</td></tr>
<tr><th id="268">268</th><td>		{ <var>15</var>, <var>17</var>, -<var>6</var> }, { <var>15</var>, <var>17</var>, -<var>8</var> }, { <var>16</var>, <var>18</var>, -<var>10</var> },</td></tr>
<tr><th id="269">269</th><td>		{ <var>17</var>, <var>19</var>, -<var>10</var> }, { <var>17</var>, <var>19</var>, -<var>12</var> }, { <var>19</var>, <var>20</var>, -<var>12</var> },</td></tr>
<tr><th id="270">270</th><td>		{ <var>20</var>, <var>21</var>, -<var>12</var> }</td></tr>
<tr><th id="271">271</th><td>		}</td></tr>
<tr><th id="272">272</th><td>	},</td></tr>
<tr><th id="273">273</th><td>	<i>/* 15BPP/16BPC */</i></td></tr>
<tr><th id="274">274</th><td>	{ <var>273</var>, <var>15</var>, <var>2048</var>, <var>19</var>, <var>28</var>, <var>27</var>, <var>27</var>, {</td></tr>
<tr><th id="275">275</th><td>		{ <var>0</var>, <var>4</var>, <var>10</var> }, { <var>4</var>, <var>9</var>, <var>8</var> }, { <var>8</var>, <var>13</var>, <var>6</var> }, { <var>12</var>, <var>17</var>, <var>4</var> },</td></tr>
<tr><th id="276">276</th><td>		{ <var>17</var>, <var>19</var>, <var>2</var> }, { <var>17</var>, <var>20</var>, <var>0</var> }, { <var>17</var>, <var>20</var>, -<var>2</var> }, { <var>18</var>, <var>20</var>, -<var>4</var> },</td></tr>
<tr><th id="277">277</th><td>		{ <var>19</var>, <var>21</var>, -<var>6</var> }, { <var>19</var>, <var>21</var>, -<var>8</var> }, { <var>20</var>, <var>22</var>, -<var>10</var> },</td></tr>
<tr><th id="278">278</th><td>		{ <var>21</var>, <var>23</var>, -<var>10</var> }, { <var>21</var>, <var>23</var>, -<var>12</var> }, { <var>23</var>, <var>24</var>, -<var>12</var> },</td></tr>
<tr><th id="279">279</th><td>		{ <var>24</var>, <var>25</var>, -<var>12</var> }</td></tr>
<tr><th id="280">280</th><td>		}</td></tr>
<tr><th id="281">281</th><td>	}</td></tr>
<tr><th id="282">282</th><td>}</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>};</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="get_row_index_for_rc_params" title='get_row_index_for_rc_params' data-type='int get_row_index_for_rc_params(u16 compressed_bpp)' data-ref="get_row_index_for_rc_params" data-ref-filename="get_row_index_for_rc_params">get_row_index_for_rc_params</dfn>(<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col1 decl" id="1compressed_bpp" title='compressed_bpp' data-type='u16' data-ref="1compressed_bpp" data-ref-filename="1compressed_bpp">compressed_bpp</dfn>)</td></tr>
<tr><th id="287">287</th><td>{</td></tr>
<tr><th id="288">288</th><td>	<b>switch</b> (<a class="local col1 ref" href="#1compressed_bpp" title='compressed_bpp' data-ref="1compressed_bpp" data-ref-filename="1compressed_bpp">compressed_bpp</a>) {</td></tr>
<tr><th id="289">289</th><td>	<b>case</b> <var>6</var>:</td></tr>
<tr><th id="290">290</th><td>		<b>return</b> <a class="enum" href="#ROW_INDEX_6BPP" title='ROW_INDEX_6BPP' data-ref="ROW_INDEX_6BPP" data-ref-filename="ROW_INDEX_6BPP">ROW_INDEX_6BPP</a>;</td></tr>
<tr><th id="291">291</th><td>	<b>case</b> <var>8</var>:</td></tr>
<tr><th id="292">292</th><td>		<b>return</b> <a class="enum" href="#ROW_INDEX_8BPP" title='ROW_INDEX_8BPP' data-ref="ROW_INDEX_8BPP" data-ref-filename="ROW_INDEX_8BPP">ROW_INDEX_8BPP</a>;</td></tr>
<tr><th id="293">293</th><td>	<b>case</b> <var>10</var>:</td></tr>
<tr><th id="294">294</th><td>		<b>return</b> <a class="enum" href="#ROW_INDEX_10BPP" title='ROW_INDEX_10BPP' data-ref="ROW_INDEX_10BPP" data-ref-filename="ROW_INDEX_10BPP">ROW_INDEX_10BPP</a>;</td></tr>
<tr><th id="295">295</th><td>	<b>case</b> <var>12</var>:</td></tr>
<tr><th id="296">296</th><td>		<b>return</b> <a class="enum" href="#ROW_INDEX_12BPP" title='ROW_INDEX_12BPP' data-ref="ROW_INDEX_12BPP" data-ref-filename="ROW_INDEX_12BPP">ROW_INDEX_12BPP</a>;</td></tr>
<tr><th id="297">297</th><td>	<b>case</b> <var>15</var>:</td></tr>
<tr><th id="298">298</th><td>		<b>return</b> <a class="enum" href="#ROW_INDEX_15BPP" title='ROW_INDEX_15BPP' data-ref="ROW_INDEX_15BPP" data-ref-filename="ROW_INDEX_15BPP">ROW_INDEX_15BPP</a>;</td></tr>
<tr><th id="299">299</th><td>	<b>default</b>:</td></tr>
<tr><th id="300">300</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="301">301</th><td>	}</td></tr>
<tr><th id="302">302</th><td>}</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="get_column_index_for_rc_params" title='get_column_index_for_rc_params' data-type='int get_column_index_for_rc_params(u8 bits_per_component)' data-ref="get_column_index_for_rc_params" data-ref-filename="get_column_index_for_rc_params">get_column_index_for_rc_params</dfn>(<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col2 decl" id="2bits_per_component" title='bits_per_component' data-type='u8' data-ref="2bits_per_component" data-ref-filename="2bits_per_component">bits_per_component</dfn>)</td></tr>
<tr><th id="305">305</th><td>{</td></tr>
<tr><th id="306">306</th><td>	<b>switch</b> (<a class="local col2 ref" href="#2bits_per_component" title='bits_per_component' data-ref="2bits_per_component" data-ref-filename="2bits_per_component">bits_per_component</a>) {</td></tr>
<tr><th id="307">307</th><td>	<b>case</b> <var>8</var>:</td></tr>
<tr><th id="308">308</th><td>		<b>return</b> <a class="enum" href="#COLUMN_INDEX_8BPC" title='COLUMN_INDEX_8BPC' data-ref="COLUMN_INDEX_8BPC" data-ref-filename="COLUMN_INDEX_8BPC">COLUMN_INDEX_8BPC</a>;</td></tr>
<tr><th id="309">309</th><td>	<b>case</b> <var>10</var>:</td></tr>
<tr><th id="310">310</th><td>		<b>return</b> <a class="enum" href="#COLUMN_INDEX_10BPC" title='COLUMN_INDEX_10BPC' data-ref="COLUMN_INDEX_10BPC" data-ref-filename="COLUMN_INDEX_10BPC">COLUMN_INDEX_10BPC</a>;</td></tr>
<tr><th id="311">311</th><td>	<b>case</b> <var>12</var>:</td></tr>
<tr><th id="312">312</th><td>		<b>return</b> <a class="enum" href="#COLUMN_INDEX_12BPC" title='COLUMN_INDEX_12BPC' data-ref="COLUMN_INDEX_12BPC" data-ref-filename="COLUMN_INDEX_12BPC">COLUMN_INDEX_12BPC</a>;</td></tr>
<tr><th id="313">313</th><td>	<b>case</b> <var>14</var>:</td></tr>
<tr><th id="314">314</th><td>		<b>return</b> <a class="enum" href="#COLUMN_INDEX_14BPC" title='COLUMN_INDEX_14BPC' data-ref="COLUMN_INDEX_14BPC" data-ref-filename="COLUMN_INDEX_14BPC">COLUMN_INDEX_14BPC</a>;</td></tr>
<tr><th id="315">315</th><td>	<b>case</b> <var>16</var>:</td></tr>
<tr><th id="316">316</th><td>		<b>return</b> <a class="enum" href="#COLUMN_INDEX_16BPC" title='COLUMN_INDEX_16BPC' data-ref="COLUMN_INDEX_16BPC" data-ref-filename="COLUMN_INDEX_16BPC">COLUMN_INDEX_16BPC</a>;</td></tr>
<tr><th id="317">317</th><td>	<b>default</b>:</td></tr>
<tr><th id="318">318</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="319">319</th><td>	}</td></tr>
<tr><th id="320">320</th><td>}</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><em>int</em> <dfn class="decl def fn" id="intel_dp_compute_dsc_params" title='intel_dp_compute_dsc_params' data-ref="intel_dp_compute_dsc_params" data-ref-filename="intel_dp_compute_dsc_params">intel_dp_compute_dsc_params</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col3 decl" id="3intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="3intel_dp" data-ref-filename="3intel_dp">intel_dp</dfn>,</td></tr>
<tr><th id="323">323</th><td>				<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col4 decl" id="4pipe_config" title='pipe_config' data-type='struct intel_crtc_state *' data-ref="4pipe_config" data-ref-filename="4pipe_config">pipe_config</dfn>)</td></tr>
<tr><th id="324">324</th><td>{</td></tr>
<tr><th id="325">325</th><td>	<b>struct</b> <a class="type" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config" title='drm_dsc_config' data-ref="drm_dsc_config" data-ref-filename="drm_dsc_config">drm_dsc_config</a> *<dfn class="local col5 decl" id="5vdsc_cfg" title='vdsc_cfg' data-type='struct drm_dsc_config *' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</dfn> = &amp;<a class="local col4 ref" href="#4pipe_config" title='pipe_config' data-ref="4pipe_config" data-ref-filename="4pipe_config">pipe_config</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dp_dsc_cfg" title='intel_crtc_state::dp_dsc_cfg' data-ref="intel_crtc_state::dp_dsc_cfg" data-ref-filename="intel_crtc_state..dp_dsc_cfg">dp_dsc_cfg</a>;</td></tr>
<tr><th id="326">326</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col6 decl" id="6compressed_bpp" title='compressed_bpp' data-type='u16' data-ref="6compressed_bpp" data-ref-filename="6compressed_bpp">compressed_bpp</dfn> = <a class="local col4 ref" href="#4pipe_config" title='pipe_config' data-ref="4pipe_config" data-ref-filename="4pipe_config">pipe_config</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::compressed_bpp" title='intel_crtc_state::(anonymous struct)::compressed_bpp' data-ref="intel_crtc_state::(anonymous)::compressed_bpp" data-ref-filename="intel_crtc_state..(anonymous)..compressed_bpp">compressed_bpp</a>;</td></tr>
<tr><th id="327">327</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col7 decl" id="7i" title='i' data-type='u8' data-ref="7i" data-ref-filename="7i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="328">328</th><td>	<em>int</em> <dfn class="local col8 decl" id="8row_index" title='row_index' data-type='int' data-ref="8row_index" data-ref-filename="8row_index">row_index</dfn> = <var>0</var>;</td></tr>
<tr><th id="329">329</th><td>	<em>int</em> <dfn class="local col9 decl" id="9column_index" title='column_index' data-type='int' data-ref="9column_index" data-ref-filename="9column_index">column_index</dfn> = <var>0</var>;</td></tr>
<tr><th id="330">330</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col0 decl" id="10line_buf_depth" title='line_buf_depth' data-type='u8' data-ref="10line_buf_depth" data-ref-filename="10line_buf_depth">line_buf_depth</dfn> = <var>0</var>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::pic_width" title='drm_dsc_config::pic_width' data-ref="drm_dsc_config::pic_width" data-ref-filename="drm_dsc_config..pic_width">pic_width</a> = <a class="local col4 ref" href="#4pipe_config" title='pipe_config' data-ref="4pipe_config" data-ref-filename="4pipe_config">pipe_config</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>.<a class="ref field" href="../../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_hdisplay" title='drm_display_mode::crtc_hdisplay' data-ref="drm_display_mode::crtc_hdisplay" data-ref-filename="drm_display_mode..crtc_hdisplay">crtc_hdisplay</a>;</td></tr>
<tr><th id="333">333</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::pic_height" title='drm_dsc_config::pic_height' data-ref="drm_dsc_config::pic_height" data-ref-filename="drm_dsc_config..pic_height">pic_height</a> = <a class="local col4 ref" href="#4pipe_config" title='pipe_config' data-ref="4pipe_config" data-ref-filename="4pipe_config">pipe_config</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>.<a class="ref field" href="../../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_vdisplay" title='drm_display_mode::crtc_vdisplay' data-ref="drm_display_mode::crtc_vdisplay" data-ref-filename="drm_display_mode..crtc_vdisplay">crtc_vdisplay</a>;</td></tr>
<tr><th id="334">334</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::slice_width" title='drm_dsc_config::slice_width' data-ref="drm_dsc_config::slice_width" data-ref-filename="drm_dsc_config..slice_width">slice_width</a> = <a class="macro" href="../../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::pic_width" title='drm_dsc_config::pic_width' data-ref="drm_dsc_config::pic_width" data-ref-filename="drm_dsc_config..pic_width">pic_width</a>,</td></tr>
<tr><th id="335">335</th><td>					     <a class="local col4 ref" href="#4pipe_config" title='pipe_config' data-ref="4pipe_config" data-ref-filename="4pipe_config">pipe_config</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::slice_count" title='intel_crtc_state::(anonymous struct)::slice_count' data-ref="intel_crtc_state::(anonymous)::slice_count" data-ref-filename="intel_crtc_state..(anonymous)..slice_count">slice_count</a>);</td></tr>
<tr><th id="336">336</th><td>	<i>/*</i></td></tr>
<tr><th id="337">337</th><td><i>	 * Slice Height of 8 works for all currently available panels. So start</i></td></tr>
<tr><th id="338">338</th><td><i>	 * with that if pic_height is an integral multiple of 8.</i></td></tr>
<tr><th id="339">339</th><td><i>	 * Eventually add logic to try multiple slice heights.</i></td></tr>
<tr><th id="340">340</th><td><i>	 */</i></td></tr>
<tr><th id="341">341</th><td>	<b>if</b> (<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::pic_height" title='drm_dsc_config::pic_height' data-ref="drm_dsc_config::pic_height" data-ref-filename="drm_dsc_config..pic_height">pic_height</a> % <var>8</var> == <var>0</var>)</td></tr>
<tr><th id="342">342</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::slice_height" title='drm_dsc_config::slice_height' data-ref="drm_dsc_config::slice_height" data-ref-filename="drm_dsc_config..slice_height">slice_height</a> = <var>8</var>;</td></tr>
<tr><th id="343">343</th><td>	<b>else</b> <b>if</b> (<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::pic_height" title='drm_dsc_config::pic_height' data-ref="drm_dsc_config::pic_height" data-ref-filename="drm_dsc_config..pic_height">pic_height</a> % <var>4</var> == <var>0</var>)</td></tr>
<tr><th id="344">344</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::slice_height" title='drm_dsc_config::slice_height' data-ref="drm_dsc_config::slice_height" data-ref-filename="drm_dsc_config..slice_height">slice_height</a> = <var>4</var>;</td></tr>
<tr><th id="345">345</th><td>	<b>else</b></td></tr>
<tr><th id="346">346</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::slice_height" title='drm_dsc_config::slice_height' data-ref="drm_dsc_config::slice_height" data-ref-filename="drm_dsc_config..slice_height">slice_height</a> = <var>2</var>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>	<i>/* Values filled from DSC Sink DPCD */</i></td></tr>
<tr><th id="349">349</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::dsc_version_major" title='drm_dsc_config::dsc_version_major' data-ref="drm_dsc_config::dsc_version_major" data-ref-filename="drm_dsc_config..dsc_version_major">dsc_version_major</a> =</td></tr>
<tr><th id="350">350</th><td>		(<a class="local col3 ref" href="#3intel_dp" title='intel_dp' data-ref="3intel_dp" data-ref-filename="3intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dsc_dpcd" title='intel_dp::dsc_dpcd' data-ref="intel_dp::dsc_dpcd" data-ref-filename="intel_dp..dsc_dpcd">dsc_dpcd</a>[<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#193" title="0x061" data-ref="_M/DP_DSC_REV">DP_DSC_REV</a> - <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#190" title="0x060" data-ref="_M/DP_DSC_SUPPORT">DP_DSC_SUPPORT</a>] &amp;</td></tr>
<tr><th id="351">351</th><td>		 <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#194" title="(0xf &lt;&lt; 0)" data-ref="_M/DP_DSC_MAJOR_MASK">DP_DSC_MAJOR_MASK</a>) &gt;&gt; <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#196" title="0" data-ref="_M/DP_DSC_MAJOR_SHIFT">DP_DSC_MAJOR_SHIFT</a>;</td></tr>
<tr><th id="352">352</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::dsc_version_minor" title='drm_dsc_config::dsc_version_minor' data-ref="drm_dsc_config::dsc_version_minor" data-ref-filename="drm_dsc_config..dsc_version_minor">dsc_version_minor</a> =</td></tr>
<tr><th id="353">353</th><td>		<a class="macro" href="../../../../../include/linux/kernel.h.html#854" title="__builtin_choose_expr(((!!(sizeof((typeof(1) *)1 == (typeof((intel_dp-&gt;dsc_dpcd[0x061 - 0x060] &amp; (0xf &lt;&lt; 4)) &gt;&gt; 4) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(1) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((intel_dp-&gt;dsc_dpcd[0x061 - 0x060] &amp; (0xf &lt;&lt; 4)) &gt;&gt; 4) * 0l)) : (int *)8))))), ((1) &lt; ((intel_dp-&gt;dsc_dpcd[0x061 - 0x060] &amp; (0xf &lt;&lt; 4)) &gt;&gt; 4) ? (1) : ((intel_dp-&gt;dsc_dpcd[0x061 - 0x060] &amp; (0xf &lt;&lt; 4)) &gt;&gt; 4)), ({ typeof(1) __UNIQUE_ID___x198 = (1); typeof((intel_dp-&gt;dsc_dpcd[0x061 - 0x060] &amp; (0xf &lt;&lt; 4)) &gt;&gt; 4) __UNIQUE_ID___y199 = ((intel_dp-&gt;dsc_dpcd[0x061 - 0x060] &amp; (0xf &lt;&lt; 4)) &gt;&gt; 4); ((__UNIQUE_ID___x198) &lt; (__UNIQUE_ID___y199) ? (__UNIQUE_ID___x198) : (__UNIQUE_ID___y199)); }))" data-ref="_M/min">min</a>(<a class="macro" href="#33" title="1" data-ref="_M/DSC_SUPPORTED_VERSION_MIN">DSC_SUPPORTED_VERSION_MIN</a>,</td></tr>
<tr><th id="354">354</th><td>		    (<a class="local col3 ref" href="#3intel_dp" title='intel_dp' data-ref="3intel_dp" data-ref-filename="3intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dsc_dpcd" title='intel_dp::dsc_dpcd' data-ref="intel_dp::dsc_dpcd" data-ref-filename="intel_dp..dsc_dpcd">dsc_dpcd</a>[<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#193" title="0x061" data-ref="_M/DP_DSC_REV">DP_DSC_REV</a> - <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#190" title="0x060" data-ref="_M/DP_DSC_SUPPORT">DP_DSC_SUPPORT</a>] &amp;</td></tr>
<tr><th id="355">355</th><td>		     <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#195" title="(0xf &lt;&lt; 4)" data-ref="_M/DP_DSC_MINOR_MASK">DP_DSC_MINOR_MASK</a>) &gt;&gt; <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#197" title="4" data-ref="_M/DP_DSC_MINOR_SHIFT">DP_DSC_MINOR_SHIFT</a>);</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::convert_rgb" title='drm_dsc_config::convert_rgb' data-ref="drm_dsc_config::convert_rgb" data-ref-filename="drm_dsc_config..convert_rgb">convert_rgb</a> = <a class="local col3 ref" href="#3intel_dp" title='intel_dp' data-ref="3intel_dp" data-ref-filename="3intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dsc_dpcd" title='intel_dp::dsc_dpcd' data-ref="intel_dp::dsc_dpcd" data-ref-filename="intel_dp..dsc_dpcd">dsc_dpcd</a>[<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#237" title="0x069" data-ref="_M/DP_DSC_DEC_COLOR_FORMAT_CAP">DP_DSC_DEC_COLOR_FORMAT_CAP</a> - <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#190" title="0x060" data-ref="_M/DP_DSC_SUPPORT">DP_DSC_SUPPORT</a>] &amp;</td></tr>
<tr><th id="358">358</th><td>		<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#238" title="(1 &lt;&lt; 0)" data-ref="_M/DP_DSC_RGB">DP_DSC_RGB</a>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>	<a class="local col0 ref" href="#10line_buf_depth" title='line_buf_depth' data-ref="10line_buf_depth" data-ref-filename="10line_buf_depth">line_buf_depth</a> = <a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_dsc_sink_line_buf_depth" title='drm_dp_dsc_sink_line_buf_depth' data-ref="drm_dp_dsc_sink_line_buf_depth" data-ref-filename="drm_dp_dsc_sink_line_buf_depth">drm_dp_dsc_sink_line_buf_depth</a>(<a class="local col3 ref" href="#3intel_dp" title='intel_dp' data-ref="3intel_dp" data-ref-filename="3intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dsc_dpcd" title='intel_dp::dsc_dpcd' data-ref="intel_dp::dsc_dpcd" data-ref-filename="intel_dp..dsc_dpcd">dsc_dpcd</a>);</td></tr>
<tr><th id="361">361</th><td>	<b>if</b> (!<a class="local col0 ref" href="#10line_buf_depth" title='line_buf_depth' data-ref="10line_buf_depth" data-ref-filename="10line_buf_depth">line_buf_depth</a>) {</td></tr>
<tr><th id="362">362</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;DSC Sink Line Buffer Depth invalid\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"DSC Sink Line Buffer Depth invalid\n"</q>);</td></tr>
<tr><th id="363">363</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="364">364</th><td>	}</td></tr>
<tr><th id="365">365</th><td>	<b>if</b> (<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::dsc_version_minor" title='drm_dsc_config::dsc_version_minor' data-ref="drm_dsc_config::dsc_version_minor" data-ref-filename="drm_dsc_config..dsc_version_minor">dsc_version_minor</a> == <var>2</var>)</td></tr>
<tr><th id="366">366</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::line_buf_depth" title='drm_dsc_config::line_buf_depth' data-ref="drm_dsc_config::line_buf_depth" data-ref-filename="drm_dsc_config..line_buf_depth">line_buf_depth</a> = (<a class="local col0 ref" href="#10line_buf_depth" title='line_buf_depth' data-ref="10line_buf_depth" data-ref-filename="10line_buf_depth">line_buf_depth</a> == <a class="macro" href="../../../../../include/drm/drm_dsc.h.html#43" title="16" data-ref="_M/DSC_1_2_MAX_LINEBUF_DEPTH_BITS">DSC_1_2_MAX_LINEBUF_DEPTH_BITS</a>) ?</td></tr>
<tr><th id="367">367</th><td>			<a class="macro" href="../../../../../include/drm/drm_dsc.h.html#44" title="0" data-ref="_M/DSC_1_2_MAX_LINEBUF_DEPTH_VAL">DSC_1_2_MAX_LINEBUF_DEPTH_VAL</a> : <a class="local col0 ref" href="#10line_buf_depth" title='line_buf_depth' data-ref="10line_buf_depth" data-ref-filename="10line_buf_depth">line_buf_depth</a>;</td></tr>
<tr><th id="368">368</th><td>	<b>else</b></td></tr>
<tr><th id="369">369</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::line_buf_depth" title='drm_dsc_config::line_buf_depth' data-ref="drm_dsc_config::line_buf_depth" data-ref-filename="drm_dsc_config..line_buf_depth">line_buf_depth</a> = (<a class="local col0 ref" href="#10line_buf_depth" title='line_buf_depth' data-ref="10line_buf_depth" data-ref-filename="10line_buf_depth">line_buf_depth</a> &gt; <a class="macro" href="../../../../../include/drm/drm_dsc.h.html#45" title="13" data-ref="_M/DSC_1_1_MAX_LINEBUF_DEPTH_BITS">DSC_1_1_MAX_LINEBUF_DEPTH_BITS</a>) ?</td></tr>
<tr><th id="370">370</th><td>			<a class="macro" href="../../../../../include/drm/drm_dsc.h.html#45" title="13" data-ref="_M/DSC_1_1_MAX_LINEBUF_DEPTH_BITS">DSC_1_1_MAX_LINEBUF_DEPTH_BITS</a> : <a class="local col0 ref" href="#10line_buf_depth" title='line_buf_depth' data-ref="10line_buf_depth" data-ref-filename="10line_buf_depth">line_buf_depth</a>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>	<i>/* Gen 11 does not support YCbCr */</i></td></tr>
<tr><th id="373">373</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::simple_422" title='drm_dsc_config::simple_422' data-ref="drm_dsc_config::simple_422" data-ref-filename="drm_dsc_config..simple_422">simple_422</a> = <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="374">374</th><td>	<i>/* Gen 11 does not support VBR */</i></td></tr>
<tr><th id="375">375</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::vbr_enable" title='drm_dsc_config::vbr_enable' data-ref="drm_dsc_config::vbr_enable" data-ref-filename="drm_dsc_config..vbr_enable">vbr_enable</a> = <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="376">376</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::block_pred_enable" title='drm_dsc_config::block_pred_enable' data-ref="drm_dsc_config::block_pred_enable" data-ref-filename="drm_dsc_config..block_pred_enable">block_pred_enable</a> =</td></tr>
<tr><th id="377">377</th><td>			<a class="local col3 ref" href="#3intel_dp" title='intel_dp' data-ref="3intel_dp" data-ref-filename="3intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dsc_dpcd" title='intel_dp::dsc_dpcd' data-ref="intel_dp::dsc_dpcd" data-ref-filename="intel_dp..dsc_dpcd">dsc_dpcd</a>[<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#228" title="0x066" data-ref="_M/DP_DSC_BLK_PREDICTION_SUPPORT">DP_DSC_BLK_PREDICTION_SUPPORT</a> - <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#190" title="0x060" data-ref="_M/DP_DSC_SUPPORT">DP_DSC_SUPPORT</a>] &amp;</td></tr>
<tr><th id="378">378</th><td>		<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#229" title="(1 &lt;&lt; 0)" data-ref="_M/DP_DSC_BLK_PREDICTION_IS_SUPPORTED">DP_DSC_BLK_PREDICTION_IS_SUPPORTED</a>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>	<i>/* Gen 11 only supports integral values of bpp */</i></td></tr>
<tr><th id="381">381</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::bits_per_pixel" title='drm_dsc_config::bits_per_pixel' data-ref="drm_dsc_config::bits_per_pixel" data-ref-filename="drm_dsc_config..bits_per_pixel">bits_per_pixel</a> = <a class="local col6 ref" href="#6compressed_bpp" title='compressed_bpp' data-ref="6compressed_bpp" data-ref-filename="6compressed_bpp">compressed_bpp</a> &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="382">382</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::bits_per_component" title='drm_dsc_config::bits_per_component' data-ref="drm_dsc_config::bits_per_component" data-ref-filename="drm_dsc_config..bits_per_component">bits_per_component</a> = <a class="local col4 ref" href="#4pipe_config" title='pipe_config' data-ref="4pipe_config" data-ref-filename="4pipe_config">pipe_config</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::pipe_bpp" title='intel_crtc_state::pipe_bpp' data-ref="intel_crtc_state::pipe_bpp" data-ref-filename="intel_crtc_state..pipe_bpp">pipe_bpp</a> / <var>3</var>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>	<b>for</b> (<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a> = <var>0</var>; <a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a> &lt; <a class="macro" href="../../../../../include/drm/drm_dsc.h.html#14" title="15" data-ref="_M/DSC_NUM_BUF_RANGES">DSC_NUM_BUF_RANGES</a> - <var>1</var>; <a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>++) {</td></tr>
<tr><th id="385">385</th><td>		<i>/*</i></td></tr>
<tr><th id="386">386</th><td><i>		 * six 0s are appended to the lsb of each threshold value</i></td></tr>
<tr><th id="387">387</th><td><i>		 * internally in h/w.</i></td></tr>
<tr><th id="388">388</th><td><i>		 * Only 8 bits are allowed for programming RcBufThreshold</i></td></tr>
<tr><th id="389">389</th><td><i>		 */</i></td></tr>
<tr><th id="390">390</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_buf_thresh" title='drm_dsc_config::rc_buf_thresh' data-ref="drm_dsc_config::rc_buf_thresh" data-ref-filename="drm_dsc_config..rc_buf_thresh">rc_buf_thresh</a>[<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>] = <a class="tu ref" href="#rc_buf_thresh" title='rc_buf_thresh' data-use='r' data-ref="rc_buf_thresh" data-ref-filename="rc_buf_thresh">rc_buf_thresh</a>[<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>] &gt;&gt; <var>6</var>;</td></tr>
<tr><th id="391">391</th><td>	}</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>	<i>/*</i></td></tr>
<tr><th id="394">394</th><td><i>	 * For 6bpp, RC Buffer threshold 12 and 13 need a different value</i></td></tr>
<tr><th id="395">395</th><td><i>	 * as per C Model</i></td></tr>
<tr><th id="396">396</th><td><i>	 */</i></td></tr>
<tr><th id="397">397</th><td>	<b>if</b> (<a class="local col6 ref" href="#6compressed_bpp" title='compressed_bpp' data-ref="6compressed_bpp" data-ref-filename="6compressed_bpp">compressed_bpp</a> == <var>6</var>) {</td></tr>
<tr><th id="398">398</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_buf_thresh" title='drm_dsc_config::rc_buf_thresh' data-ref="drm_dsc_config::rc_buf_thresh" data-ref-filename="drm_dsc_config..rc_buf_thresh">rc_buf_thresh</a>[<var>12</var>] = <var>0x7C</var>;</td></tr>
<tr><th id="399">399</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_buf_thresh" title='drm_dsc_config::rc_buf_thresh' data-ref="drm_dsc_config::rc_buf_thresh" data-ref-filename="drm_dsc_config..rc_buf_thresh">rc_buf_thresh</a>[<var>13</var>] = <var>0x7D</var>;</td></tr>
<tr><th id="400">400</th><td>	}</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>	<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a> = <a class="tu ref fn" href="#get_row_index_for_rc_params" title='get_row_index_for_rc_params' data-use='c' data-ref="get_row_index_for_rc_params" data-ref-filename="get_row_index_for_rc_params">get_row_index_for_rc_params</a>(<a class="local col6 ref" href="#6compressed_bpp" title='compressed_bpp' data-ref="6compressed_bpp" data-ref-filename="6compressed_bpp">compressed_bpp</a>);</td></tr>
<tr><th id="403">403</th><td>	<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a> =</td></tr>
<tr><th id="404">404</th><td>		<a class="tu ref fn" href="#get_column_index_for_rc_params" title='get_column_index_for_rc_params' data-use='c' data-ref="get_column_index_for_rc_params" data-ref-filename="get_column_index_for_rc_params">get_column_index_for_rc_params</a>(<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::bits_per_component" title='drm_dsc_config::bits_per_component' data-ref="drm_dsc_config::bits_per_component" data-ref-filename="drm_dsc_config..bits_per_component">bits_per_component</a>);</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>	<b>if</b> (<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a> &lt; <var>0</var> || <a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a> &lt; <var>0</var>)</td></tr>
<tr><th id="407">407</th><td>		<b>return</b> -<a class="macro" href="../../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::first_line_bpg_offset" title='drm_dsc_config::first_line_bpg_offset' data-ref="drm_dsc_config::first_line_bpg_offset" data-ref-filename="drm_dsc_config..first_line_bpg_offset">first_line_bpg_offset</a> =</td></tr>
<tr><th id="410">410</th><td>		<a class="tu ref" href="#rc_params" title='rc_params' data-use='m' data-ref="rc_params" data-ref-filename="rc_params">rc_params</a>[<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a>][<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a>].<a class="tu ref field" href="#rc_parameters::first_line_bpg_offset" title='rc_parameters::first_line_bpg_offset' data-use='r' data-ref="rc_parameters::first_line_bpg_offset" data-ref-filename="rc_parameters..first_line_bpg_offset">first_line_bpg_offset</a>;</td></tr>
<tr><th id="411">411</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::initial_xmit_delay" title='drm_dsc_config::initial_xmit_delay' data-ref="drm_dsc_config::initial_xmit_delay" data-ref-filename="drm_dsc_config..initial_xmit_delay">initial_xmit_delay</a> =</td></tr>
<tr><th id="412">412</th><td>		<a class="tu ref" href="#rc_params" title='rc_params' data-use='m' data-ref="rc_params" data-ref-filename="rc_params">rc_params</a>[<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a>][<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a>].<a class="tu ref field" href="#rc_parameters::initial_xmit_delay" title='rc_parameters::initial_xmit_delay' data-use='r' data-ref="rc_parameters::initial_xmit_delay" data-ref-filename="rc_parameters..initial_xmit_delay">initial_xmit_delay</a>;</td></tr>
<tr><th id="413">413</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::initial_offset" title='drm_dsc_config::initial_offset' data-ref="drm_dsc_config::initial_offset" data-ref-filename="drm_dsc_config..initial_offset">initial_offset</a> =</td></tr>
<tr><th id="414">414</th><td>		<a class="tu ref" href="#rc_params" title='rc_params' data-use='m' data-ref="rc_params" data-ref-filename="rc_params">rc_params</a>[<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a>][<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a>].<a class="tu ref field" href="#rc_parameters::initial_offset" title='rc_parameters::initial_offset' data-use='r' data-ref="rc_parameters::initial_offset" data-ref-filename="rc_parameters..initial_offset">initial_offset</a>;</td></tr>
<tr><th id="415">415</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::flatness_min_qp" title='drm_dsc_config::flatness_min_qp' data-ref="drm_dsc_config::flatness_min_qp" data-ref-filename="drm_dsc_config..flatness_min_qp">flatness_min_qp</a> =</td></tr>
<tr><th id="416">416</th><td>		<a class="tu ref" href="#rc_params" title='rc_params' data-use='m' data-ref="rc_params" data-ref-filename="rc_params">rc_params</a>[<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a>][<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a>].<a class="tu ref field" href="#rc_parameters::flatness_min_qp" title='rc_parameters::flatness_min_qp' data-use='r' data-ref="rc_parameters::flatness_min_qp" data-ref-filename="rc_parameters..flatness_min_qp">flatness_min_qp</a>;</td></tr>
<tr><th id="417">417</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::flatness_max_qp" title='drm_dsc_config::flatness_max_qp' data-ref="drm_dsc_config::flatness_max_qp" data-ref-filename="drm_dsc_config..flatness_max_qp">flatness_max_qp</a> =</td></tr>
<tr><th id="418">418</th><td>		<a class="tu ref" href="#rc_params" title='rc_params' data-use='m' data-ref="rc_params" data-ref-filename="rc_params">rc_params</a>[<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a>][<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a>].<a class="tu ref field" href="#rc_parameters::flatness_max_qp" title='rc_parameters::flatness_max_qp' data-use='r' data-ref="rc_parameters::flatness_max_qp" data-ref-filename="rc_parameters..flatness_max_qp">flatness_max_qp</a>;</td></tr>
<tr><th id="419">419</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_quant_incr_limit0" title='drm_dsc_config::rc_quant_incr_limit0' data-ref="drm_dsc_config::rc_quant_incr_limit0" data-ref-filename="drm_dsc_config..rc_quant_incr_limit0">rc_quant_incr_limit0</a> =</td></tr>
<tr><th id="420">420</th><td>		<a class="tu ref" href="#rc_params" title='rc_params' data-use='m' data-ref="rc_params" data-ref-filename="rc_params">rc_params</a>[<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a>][<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a>].<a class="tu ref field" href="#rc_parameters::rc_quant_incr_limit0" title='rc_parameters::rc_quant_incr_limit0' data-use='r' data-ref="rc_parameters::rc_quant_incr_limit0" data-ref-filename="rc_parameters..rc_quant_incr_limit0">rc_quant_incr_limit0</a>;</td></tr>
<tr><th id="421">421</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_quant_incr_limit1" title='drm_dsc_config::rc_quant_incr_limit1' data-ref="drm_dsc_config::rc_quant_incr_limit1" data-ref-filename="drm_dsc_config..rc_quant_incr_limit1">rc_quant_incr_limit1</a> =</td></tr>
<tr><th id="422">422</th><td>		<a class="tu ref" href="#rc_params" title='rc_params' data-use='m' data-ref="rc_params" data-ref-filename="rc_params">rc_params</a>[<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a>][<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a>].<a class="tu ref field" href="#rc_parameters::rc_quant_incr_limit1" title='rc_parameters::rc_quant_incr_limit1' data-use='r' data-ref="rc_parameters::rc_quant_incr_limit1" data-ref-filename="rc_parameters..rc_quant_incr_limit1">rc_quant_incr_limit1</a>;</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>	<b>for</b> (<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a> = <var>0</var>; <a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a> &lt; <a class="macro" href="../../../../../include/drm/drm_dsc.h.html#14" title="15" data-ref="_M/DSC_NUM_BUF_RANGES">DSC_NUM_BUF_RANGES</a>; <a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>++) {</td></tr>
<tr><th id="425">425</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_range_params" title='drm_dsc_config::rc_range_params' data-ref="drm_dsc_config::rc_range_params" data-ref-filename="drm_dsc_config..rc_range_params">rc_range_params</a>[<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>].<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_rc_range_parameters::range_min_qp" title='drm_dsc_rc_range_parameters::range_min_qp' data-ref="drm_dsc_rc_range_parameters::range_min_qp" data-ref-filename="drm_dsc_rc_range_parameters..range_min_qp">range_min_qp</a> =</td></tr>
<tr><th id="426">426</th><td>			<a class="tu ref" href="#rc_params" title='rc_params' data-use='m' data-ref="rc_params" data-ref-filename="rc_params">rc_params</a>[<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a>][<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a>].<a class="tu ref field" href="#rc_parameters::rc_range_params" title='rc_parameters::rc_range_params' data-use='m' data-ref="rc_parameters::rc_range_params" data-ref-filename="rc_parameters..rc_range_params">rc_range_params</a>[<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>].<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_rc_range_parameters::range_min_qp" title='drm_dsc_rc_range_parameters::range_min_qp' data-ref="drm_dsc_rc_range_parameters::range_min_qp" data-ref-filename="drm_dsc_rc_range_parameters..range_min_qp">range_min_qp</a>;</td></tr>
<tr><th id="427">427</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_range_params" title='drm_dsc_config::rc_range_params' data-ref="drm_dsc_config::rc_range_params" data-ref-filename="drm_dsc_config..rc_range_params">rc_range_params</a>[<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>].<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_rc_range_parameters::range_max_qp" title='drm_dsc_rc_range_parameters::range_max_qp' data-ref="drm_dsc_rc_range_parameters::range_max_qp" data-ref-filename="drm_dsc_rc_range_parameters..range_max_qp">range_max_qp</a> =</td></tr>
<tr><th id="428">428</th><td>			<a class="tu ref" href="#rc_params" title='rc_params' data-use='m' data-ref="rc_params" data-ref-filename="rc_params">rc_params</a>[<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a>][<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a>].<a class="tu ref field" href="#rc_parameters::rc_range_params" title='rc_parameters::rc_range_params' data-use='m' data-ref="rc_parameters::rc_range_params" data-ref-filename="rc_parameters..rc_range_params">rc_range_params</a>[<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>].<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_rc_range_parameters::range_max_qp" title='drm_dsc_rc_range_parameters::range_max_qp' data-ref="drm_dsc_rc_range_parameters::range_max_qp" data-ref-filename="drm_dsc_rc_range_parameters..range_max_qp">range_max_qp</a>;</td></tr>
<tr><th id="429">429</th><td>		<i>/*</i></td></tr>
<tr><th id="430">430</th><td><i>		 * Range BPG Offset uses 2's complement and is only a 6 bits. So</i></td></tr>
<tr><th id="431">431</th><td><i>		 * mask it to get only 6 bits.</i></td></tr>
<tr><th id="432">432</th><td><i>		 */</i></td></tr>
<tr><th id="433">433</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_range_params" title='drm_dsc_config::rc_range_params' data-ref="drm_dsc_config::rc_range_params" data-ref-filename="drm_dsc_config..rc_range_params">rc_range_params</a>[<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>].<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_rc_range_parameters::range_bpg_offset" title='drm_dsc_rc_range_parameters::range_bpg_offset' data-ref="drm_dsc_rc_range_parameters::range_bpg_offset" data-ref-filename="drm_dsc_rc_range_parameters..range_bpg_offset">range_bpg_offset</a> =</td></tr>
<tr><th id="434">434</th><td>			<a class="tu ref" href="#rc_params" title='rc_params' data-use='m' data-ref="rc_params" data-ref-filename="rc_params">rc_params</a>[<a class="local col8 ref" href="#8row_index" title='row_index' data-ref="8row_index" data-ref-filename="8row_index">row_index</a>][<a class="local col9 ref" href="#9column_index" title='column_index' data-ref="9column_index" data-ref-filename="9column_index">column_index</a>].<a class="tu ref field" href="#rc_parameters::rc_range_params" title='rc_parameters::rc_range_params' data-use='m' data-ref="rc_parameters::rc_range_params" data-ref-filename="rc_parameters..rc_range_params">rc_range_params</a>[<a class="local col7 ref" href="#7i" title='i' data-ref="7i" data-ref-filename="7i">i</a>].<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_rc_range_parameters::range_bpg_offset" title='drm_dsc_rc_range_parameters::range_bpg_offset' data-ref="drm_dsc_rc_range_parameters::range_bpg_offset" data-ref-filename="drm_dsc_rc_range_parameters..range_bpg_offset">range_bpg_offset</a> &amp;</td></tr>
<tr><th id="435">435</th><td>			<a class="macro" href="../../../../../include/drm/drm_dsc.h.html#19" title="0x3f" data-ref="_M/DSC_RANGE_BPG_OFFSET_MASK">DSC_RANGE_BPG_OFFSET_MASK</a>;</td></tr>
<tr><th id="436">436</th><td>	}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>	<i>/*</i></td></tr>
<tr><th id="439">439</th><td><i>	 * BitsPerComponent value determines mux_word_size:</i></td></tr>
<tr><th id="440">440</th><td><i>	 * When BitsPerComponent is 12bpc, muxWordSize will be equal to 64 bits</i></td></tr>
<tr><th id="441">441</th><td><i>	 * When BitsPerComponent is 8 or 10bpc, muxWordSize will be equal to</i></td></tr>
<tr><th id="442">442</th><td><i>	 * 48 bits</i></td></tr>
<tr><th id="443">443</th><td><i>	 */</i></td></tr>
<tr><th id="444">444</th><td>	<b>if</b> (<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::bits_per_component" title='drm_dsc_config::bits_per_component' data-ref="drm_dsc_config::bits_per_component" data-ref-filename="drm_dsc_config..bits_per_component">bits_per_component</a> == <var>8</var> ||</td></tr>
<tr><th id="445">445</th><td>	    <a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::bits_per_component" title='drm_dsc_config::bits_per_component' data-ref="drm_dsc_config::bits_per_component" data-ref-filename="drm_dsc_config..bits_per_component">bits_per_component</a> == <var>10</var>)</td></tr>
<tr><th id="446">446</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::mux_word_size" title='drm_dsc_config::mux_word_size' data-ref="drm_dsc_config::mux_word_size" data-ref-filename="drm_dsc_config..mux_word_size">mux_word_size</a> = <a class="macro" href="../../../../../include/drm/drm_dsc.h.html#15" title="48" data-ref="_M/DSC_MUX_WORD_SIZE_8_10_BPC">DSC_MUX_WORD_SIZE_8_10_BPC</a>;</td></tr>
<tr><th id="447">447</th><td>	<b>else</b> <b>if</b> (<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::bits_per_component" title='drm_dsc_config::bits_per_component' data-ref="drm_dsc_config::bits_per_component" data-ref-filename="drm_dsc_config..bits_per_component">bits_per_component</a> == <var>12</var>)</td></tr>
<tr><th id="448">448</th><td>		<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::mux_word_size" title='drm_dsc_config::mux_word_size' data-ref="drm_dsc_config::mux_word_size" data-ref-filename="drm_dsc_config..mux_word_size">mux_word_size</a> = <a class="macro" href="../../../../../include/drm/drm_dsc.h.html#16" title="64" data-ref="_M/DSC_MUX_WORD_SIZE_12_BPC">DSC_MUX_WORD_SIZE_12_BPC</a>;</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>	<i>/* RC_MODEL_SIZE is a constant across all configurations */</i></td></tr>
<tr><th id="451">451</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_model_size" title='drm_dsc_config::rc_model_size' data-ref="drm_dsc_config::rc_model_size" data-ref-filename="drm_dsc_config..rc_model_size">rc_model_size</a> = <a class="macro" href="../../../../../include/drm/drm_dsc.h.html#22" title="8192" data-ref="_M/DSC_RC_MODEL_SIZE_CONST">DSC_RC_MODEL_SIZE_CONST</a>;</td></tr>
<tr><th id="452">452</th><td>	<i>/* InitialScaleValue is a 6 bit value with 3 fractional bits (U3.3) */</i></td></tr>
<tr><th id="453">453</th><td>	<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::initial_scale_value" title='drm_dsc_config::initial_scale_value' data-ref="drm_dsc_config::initial_scale_value" data-ref-filename="drm_dsc_config..initial_scale_value">initial_scale_value</a> = (<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_model_size" title='drm_dsc_config::rc_model_size' data-ref="drm_dsc_config::rc_model_size" data-ref-filename="drm_dsc_config..rc_model_size">rc_model_size</a> &lt;&lt; <var>3</var>) /</td></tr>
<tr><th id="454">454</th><td>		(<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_model_size" title='drm_dsc_config::rc_model_size' data-ref="drm_dsc_config::rc_model_size" data-ref-filename="drm_dsc_config..rc_model_size">rc_model_size</a> - <a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::initial_offset" title='drm_dsc_config::initial_offset' data-ref="drm_dsc_config::initial_offset" data-ref-filename="drm_dsc_config..initial_offset">initial_offset</a>);</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>	<b>return</b> <a class="ref fn" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_compute_rc_parameters" title='drm_dsc_compute_rc_parameters' data-ref="drm_dsc_compute_rc_parameters" data-ref-filename="drm_dsc_compute_rc_parameters">drm_dsc_compute_rc_parameters</a>(<a class="local col5 ref" href="#5vdsc_cfg" title='vdsc_cfg' data-ref="5vdsc_cfg" data-ref-filename="5vdsc_cfg">vdsc_cfg</a>);</td></tr>
<tr><th id="457">457</th><td>}</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><b>enum</b> <a class="type" href="intel_display_power.h.html#intel_display_power_domain" title='intel_display_power_domain' data-ref="intel_display_power_domain" data-ref-filename="intel_display_power_domain">intel_display_power_domain</a></td></tr>
<tr><th id="460">460</th><td><dfn class="decl def fn" id="intel_dsc_power_domain" title='intel_dsc_power_domain' data-ref="intel_dsc_power_domain" data-ref-filename="intel_dsc_power_domain">intel_dsc_power_domain</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="11crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="11crtc_state" data-ref-filename="11crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="461">461</th><td>{</td></tr>
<tr><th id="462">462</th><td>	<b>enum</b> <a class="type" href="intel_display.h.html#transcoder" title='transcoder' data-ref="transcoder" data-ref-filename="transcoder">transcoder</a> <dfn class="local col2 decl" id="12cpu_transcoder" title='cpu_transcoder' data-type='enum transcoder' data-ref="12cpu_transcoder" data-ref-filename="12cpu_transcoder">cpu_transcoder</dfn> = <a class="local col1 ref" href="#11crtc_state" title='crtc_state' data-ref="11crtc_state" data-ref-filename="11crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::cpu_transcoder" title='intel_crtc_state::cpu_transcoder' data-ref="intel_crtc_state::cpu_transcoder" data-ref-filename="intel_crtc_state..cpu_transcoder">cpu_transcoder</a>;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>	<i>/*</i></td></tr>
<tr><th id="465">465</th><td><i>	 * On ICL VDSC/joining for eDP transcoder uses a separate power well PW2</i></td></tr>
<tr><th id="466">466</th><td><i>	 * This requires POWER_DOMAIN_TRANSCODER_EDP_VDSC power domain.</i></td></tr>
<tr><th id="467">467</th><td><i>	 * For any other transcoder, VDSC/joining uses the power well associated</i></td></tr>
<tr><th id="468">468</th><td><i>	 * with the pipe/transcoder in use. Hence another reference on the</i></td></tr>
<tr><th id="469">469</th><td><i>	 * transcoder power domain will suffice.</i></td></tr>
<tr><th id="470">470</th><td><i>	 */</i></td></tr>
<tr><th id="471">471</th><td>	<b>if</b> (<a class="local col2 ref" href="#12cpu_transcoder" title='cpu_transcoder' data-ref="12cpu_transcoder" data-ref-filename="12cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>)</td></tr>
<tr><th id="472">472</th><td>		<b>return</b> <a class="enum" href="intel_display_power.h.html#POWER_DOMAIN_TRANSCODER_EDP_VDSC" title='POWER_DOMAIN_TRANSCODER_EDP_VDSC' data-ref="POWER_DOMAIN_TRANSCODER_EDP_VDSC" data-ref-filename="POWER_DOMAIN_TRANSCODER_EDP_VDSC">POWER_DOMAIN_TRANSCODER_EDP_VDSC</a>;</td></tr>
<tr><th id="473">473</th><td>	<b>else</b></td></tr>
<tr><th id="474">474</th><td>		<b>return</b> <a class="macro" href="intel_display_power.h.html#70" title="((cpu_transcoder) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : (cpu_transcoder) + POWER_DOMAIN_TRANSCODER_A)" data-ref="_M/POWER_DOMAIN_TRANSCODER">POWER_DOMAIN_TRANSCODER</a>(<a class="local col2 ref" href="#12cpu_transcoder" title='cpu_transcoder' data-ref="12cpu_transcoder" data-ref-filename="12cpu_transcoder">cpu_transcoder</a>);</td></tr>
<tr><th id="475">475</th><td>}</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_configure_pps_for_dsc_encoder" title='intel_configure_pps_for_dsc_encoder' data-type='void intel_configure_pps_for_dsc_encoder(struct intel_encoder * encoder, const struct intel_crtc_state * crtc_state)' data-ref="intel_configure_pps_for_dsc_encoder" data-ref-filename="intel_configure_pps_for_dsc_encoder">intel_configure_pps_for_dsc_encoder</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_encoder" title='intel_encoder' data-ref="intel_encoder" data-ref-filename="intel_encoder">intel_encoder</a> *<dfn class="local col3 decl" id="13encoder" title='encoder' data-type='struct intel_encoder *' data-ref="13encoder" data-ref-filename="13encoder">encoder</dfn>,</td></tr>
<tr><th id="478">478</th><td>						<em>const</em> <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col4 decl" id="14crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="479">479</th><td>{</td></tr>
<tr><th id="480">480</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col5 decl" id="15crtc" title='crtc' data-type='struct intel_crtc *' data-ref="15crtc" data-ref-filename="15crtc">crtc</dfn> = <a class="macro" href="../intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_480(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_480(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="481">481</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="16dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="16dev_priv" data-ref-filename="16dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col3 ref" href="#13encoder" title='encoder' data-ref="13encoder" data-ref-filename="13encoder">encoder</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_encoder::base" title='intel_encoder::base' data-ref="intel_encoder::base" data-ref-filename="intel_encoder..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_encoder.h.html#drm_encoder::dev" title='drm_encoder::dev' data-ref="drm_encoder::dev" data-ref-filename="drm_encoder..dev">dev</a>);</td></tr>
<tr><th id="482">482</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config" title='drm_dsc_config' data-ref="drm_dsc_config" data-ref-filename="drm_dsc_config">drm_dsc_config</a> *<dfn class="local col7 decl" id="17vdsc_cfg" title='vdsc_cfg' data-type='const struct drm_dsc_config *' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</dfn> = &amp;<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dp_dsc_cfg" title='intel_crtc_state::dp_dsc_cfg' data-ref="intel_crtc_state::dp_dsc_cfg" data-ref-filename="intel_crtc_state..dp_dsc_cfg">dp_dsc_cfg</a>;</td></tr>
<tr><th id="483">483</th><td>	<b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col8 decl" id="18pipe" title='pipe' data-type='enum pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</dfn> = <a class="local col5 ref" href="#15crtc" title='crtc' data-ref="15crtc" data-ref-filename="15crtc">crtc</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="484">484</th><td>	<b>enum</b> <a class="type" href="intel_display.h.html#transcoder" title='transcoder' data-ref="transcoder" data-ref-filename="transcoder">transcoder</a> <dfn class="local col9 decl" id="19cpu_transcoder" title='cpu_transcoder' data-type='enum transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</dfn> = <a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::cpu_transcoder" title='intel_crtc_state::cpu_transcoder' data-ref="intel_crtc_state::cpu_transcoder" data-ref-filename="intel_crtc_state..cpu_transcoder">cpu_transcoder</a>;</td></tr>
<tr><th id="485">485</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="20pps_val" title='pps_val' data-type='u32' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</dfn> = <var>0</var>;</td></tr>
<tr><th id="486">486</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-type='u32 [4]' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</dfn>[<var>4</var>];</td></tr>
<tr><th id="487">487</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="22rc_range_params_dword" title='rc_range_params_dword' data-type='u32 [8]' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</dfn>[<var>8</var>];</td></tr>
<tr><th id="488">488</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col3 decl" id="23num_vdsc_instances" title='num_vdsc_instances' data-type='u8' data-ref="23num_vdsc_instances" data-ref-filename="23num_vdsc_instances">num_vdsc_instances</dfn> = (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>) ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="489">489</th><td>	<em>int</em> <dfn class="local col4 decl" id="24i" title='i' data-type='int' data-ref="24i" data-ref-filename="24i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_0 registers */</i></td></tr>
<tr><th id="492">492</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <a class="macro" href="../i915_reg.h.html#11170" title="(0x1 &lt;&lt; 0)" data-ref="_M/DSC_VER_MAJ">DSC_VER_MAJ</a> | <a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::dsc_version_minor" title='drm_dsc_config::dsc_version_minor' data-ref="drm_dsc_config::dsc_version_minor" data-ref-filename="drm_dsc_config..dsc_version_minor">dsc_version_minor</a> &lt;&lt;</td></tr>
<tr><th id="493">493</th><td>		<a class="macro" href="../i915_reg.h.html#11169" title="4" data-ref="_M/DSC_VER_MIN_SHIFT">DSC_VER_MIN_SHIFT</a> |</td></tr>
<tr><th id="494">494</th><td>		<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::bits_per_component" title='drm_dsc_config::bits_per_component' data-ref="drm_dsc_config::bits_per_component" data-ref-filename="drm_dsc_config..bits_per_component">bits_per_component</a> &lt;&lt; <a class="macro" href="../i915_reg.h.html#11168" title="8" data-ref="_M/DSC_BPC_SHIFT">DSC_BPC_SHIFT</a> |</td></tr>
<tr><th id="495">495</th><td>		<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::line_buf_depth" title='drm_dsc_config::line_buf_depth' data-ref="drm_dsc_config::line_buf_depth" data-ref-filename="drm_dsc_config..line_buf_depth">line_buf_depth</a> &lt;&lt; <a class="macro" href="../i915_reg.h.html#11167" title="12" data-ref="_M/DSC_LINE_BUF_DEPTH_SHIFT">DSC_LINE_BUF_DEPTH_SHIFT</a>;</td></tr>
<tr><th id="496">496</th><td>	<b>if</b> (<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::block_pred_enable" title='drm_dsc_config::block_pred_enable' data-ref="drm_dsc_config::block_pred_enable" data-ref-filename="drm_dsc_config..block_pred_enable">block_pred_enable</a>)</td></tr>
<tr><th id="497">497</th><td>		<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11166" title="(1 &lt;&lt; 16)" data-ref="_M/DSC_BLOCK_PREDICTION">DSC_BLOCK_PREDICTION</a>;</td></tr>
<tr><th id="498">498</th><td>	<b>if</b> (<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::convert_rgb" title='drm_dsc_config::convert_rgb' data-ref="drm_dsc_config::convert_rgb" data-ref-filename="drm_dsc_config..convert_rgb">convert_rgb</a>)</td></tr>
<tr><th id="499">499</th><td>		<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11165" title="(1 &lt;&lt; 17)" data-ref="_M/DSC_COLOR_SPACE_CONVERSION">DSC_COLOR_SPACE_CONVERSION</a>;</td></tr>
<tr><th id="500">500</th><td>	<b>if</b> (<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::simple_422" title='drm_dsc_config::simple_422' data-ref="drm_dsc_config::simple_422" data-ref-filename="drm_dsc_config..simple_422">simple_422</a>)</td></tr>
<tr><th id="501">501</th><td>		<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11164" title="(1 &lt;&lt; 18)" data-ref="_M/DSC_422_ENABLE">DSC_422_ENABLE</a>;</td></tr>
<tr><th id="502">502</th><td>	<b>if</b> (<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::vbr_enable" title='drm_dsc_config::vbr_enable' data-ref="drm_dsc_config::vbr_enable" data-ref-filename="drm_dsc_config..vbr_enable">vbr_enable</a>)</td></tr>
<tr><th id="503">503</th><td>		<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11163" title="(1 &lt;&lt; 19)" data-ref="_M/DSC_VBR_ENABLE">DSC_VBR_ENABLE</a>;</td></tr>
<tr><th id="504">504</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS0 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS0 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="505">505</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="506">506</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B200) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11151" title="((const i915_reg_t){ .reg = (0x6B200) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_0">DSCA_PICTURE_PARAMETER_SET_0</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="507">507</th><td>		<i>/*</i></td></tr>
<tr><th id="508">508</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="509">509</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="510">510</th><td><i>		 */</i></td></tr>
<tr><th id="511">511</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="512">512</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA00) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11152" title="((const i915_reg_t){ .reg = (0x6BA00) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_0">DSCC_PICTURE_PARAMETER_SET_0</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="513">513</th><td>	} <b>else</b> {</td></tr>
<tr><th id="514">514</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78270) + ((pipe) - PIPE_B) * ((0x78470) - (0x78270)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11157" title="((const i915_reg_t){ .reg = (((0x78270) + ((pipe) - PIPE_B) * ((0x78470) - (0x78270)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_0">ICL_DSC0_PICTURE_PARAMETER_SET_0</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="515">515</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="516">516</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78370) + ((pipe) - PIPE_B) * ((0x78570) - (0x78370)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11160" title="((const i915_reg_t){ .reg = (((0x78370) + ((pipe) - PIPE_B) * ((0x78570) - (0x78370)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_0">ICL_DSC1_PICTURE_PARAMETER_SET_0</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="517">517</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="518">518</th><td>	}</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_1 registers */</i></td></tr>
<tr><th id="521">521</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="522">522</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11184" title="((vdsc_cfg-&gt;bits_per_pixel) &lt;&lt; 0)" data-ref="_M/DSC_BPP">DSC_BPP</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::bits_per_pixel" title='drm_dsc_config::bits_per_pixel' data-ref="drm_dsc_config::bits_per_pixel" data-ref-filename="drm_dsc_config..bits_per_pixel">bits_per_pixel</a>);</td></tr>
<tr><th id="523">523</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS1 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS1 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="524">524</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="525">525</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B204) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11172" title="((const i915_reg_t){ .reg = (0x6B204) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_1">DSCA_PICTURE_PARAMETER_SET_1</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="526">526</th><td>		<i>/*</i></td></tr>
<tr><th id="527">527</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="528">528</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="529">529</th><td><i>		 */</i></td></tr>
<tr><th id="530">530</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="531">531</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA04) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11173" title="((const i915_reg_t){ .reg = (0x6BA04) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_1">DSCC_PICTURE_PARAMETER_SET_1</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="532">532</th><td>	} <b>else</b> {</td></tr>
<tr><th id="533">533</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78274) + ((pipe) - PIPE_B) * ((0x78474) - (0x78274)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11178" title="((const i915_reg_t){ .reg = (((0x78274) + ((pipe) - PIPE_B) * ((0x78474) - (0x78274)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_1">ICL_DSC0_PICTURE_PARAMETER_SET_1</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="534">534</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="535">535</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78374) + ((pipe) - PIPE_B) * ((0x78574) - (0x78374)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11181" title="((const i915_reg_t){ .reg = (((0x78374) + ((pipe) - PIPE_B) * ((0x78574) - (0x78374)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_1">ICL_DSC1_PICTURE_PARAMETER_SET_1</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="536">536</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="537">537</th><td>	}</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_2 registers */</i></td></tr>
<tr><th id="540">540</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="541">541</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11199" title="((vdsc_cfg-&gt;pic_height) &lt;&lt; 0)" data-ref="_M/DSC_PIC_HEIGHT">DSC_PIC_HEIGHT</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::pic_height" title='drm_dsc_config::pic_height' data-ref="drm_dsc_config::pic_height" data-ref-filename="drm_dsc_config..pic_height">pic_height</a>) |</td></tr>
<tr><th id="542">542</th><td>		<a class="macro" href="../i915_reg.h.html#11198" title="((vdsc_cfg-&gt;pic_width / num_vdsc_instances) &lt;&lt; 16)" data-ref="_M/DSC_PIC_WIDTH">DSC_PIC_WIDTH</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::pic_width" title='drm_dsc_config::pic_width' data-ref="drm_dsc_config::pic_width" data-ref-filename="drm_dsc_config..pic_width">pic_width</a> / <a class="local col3 ref" href="#23num_vdsc_instances" title='num_vdsc_instances' data-ref="23num_vdsc_instances" data-ref-filename="23num_vdsc_instances">num_vdsc_instances</a>);</td></tr>
<tr><th id="543">543</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS2 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS2 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="544">544</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="545">545</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B208) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11186" title="((const i915_reg_t){ .reg = (0x6B208) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_2">DSCA_PICTURE_PARAMETER_SET_2</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="546">546</th><td>		<i>/*</i></td></tr>
<tr><th id="547">547</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="548">548</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="549">549</th><td><i>		 */</i></td></tr>
<tr><th id="550">550</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="551">551</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA08) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11187" title="((const i915_reg_t){ .reg = (0x6BA08) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_2">DSCC_PICTURE_PARAMETER_SET_2</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="552">552</th><td>	} <b>else</b> {</td></tr>
<tr><th id="553">553</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78278) + ((pipe) - PIPE_B) * ((0x78478) - (0x78278)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11192" title="((const i915_reg_t){ .reg = (((0x78278) + ((pipe) - PIPE_B) * ((0x78478) - (0x78278)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_2">ICL_DSC0_PICTURE_PARAMETER_SET_2</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="554">554</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="555">555</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78378) + ((pipe) - PIPE_B) * ((0x78578) - (0x78378)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11195" title="((const i915_reg_t){ .reg = (((0x78378) + ((pipe) - PIPE_B) * ((0x78578) - (0x78378)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_2">ICL_DSC1_PICTURE_PARAMETER_SET_2</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="556">556</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="557">557</th><td>	}</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_3 registers */</i></td></tr>
<tr><th id="560">560</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="561">561</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11214" title="((vdsc_cfg-&gt;slice_height) &lt;&lt; 0)" data-ref="_M/DSC_SLICE_HEIGHT">DSC_SLICE_HEIGHT</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::slice_height" title='drm_dsc_config::slice_height' data-ref="drm_dsc_config::slice_height" data-ref-filename="drm_dsc_config..slice_height">slice_height</a>) |</td></tr>
<tr><th id="562">562</th><td>		<a class="macro" href="../i915_reg.h.html#11213" title="((vdsc_cfg-&gt;slice_width) &lt;&lt; 16)" data-ref="_M/DSC_SLICE_WIDTH">DSC_SLICE_WIDTH</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::slice_width" title='drm_dsc_config::slice_width' data-ref="drm_dsc_config::slice_width" data-ref-filename="drm_dsc_config..slice_width">slice_width</a>);</td></tr>
<tr><th id="563">563</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS3 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS3 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="564">564</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="565">565</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B20C) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11201" title="((const i915_reg_t){ .reg = (0x6B20C) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_3">DSCA_PICTURE_PARAMETER_SET_3</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="566">566</th><td>		<i>/*</i></td></tr>
<tr><th id="567">567</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="568">568</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="569">569</th><td><i>		 */</i></td></tr>
<tr><th id="570">570</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="571">571</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA0C) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11202" title="((const i915_reg_t){ .reg = (0x6BA0C) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_3">DSCC_PICTURE_PARAMETER_SET_3</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="572">572</th><td>	} <b>else</b> {</td></tr>
<tr><th id="573">573</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x7827C) + ((pipe) - PIPE_B) * ((0x7847C) - (0x7827C)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11207" title="((const i915_reg_t){ .reg = (((0x7827C) + ((pipe) - PIPE_B) * ((0x7847C) - (0x7827C)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_3">ICL_DSC0_PICTURE_PARAMETER_SET_3</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="574">574</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="575">575</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x7837C) + ((pipe) - PIPE_B) * ((0x7857C) - (0x7837C)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11210" title="((const i915_reg_t){ .reg = (((0x7837C) + ((pipe) - PIPE_B) * ((0x7857C) - (0x7837C)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_3">ICL_DSC1_PICTURE_PARAMETER_SET_3</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="576">576</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="577">577</th><td>	}</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_4 registers */</i></td></tr>
<tr><th id="580">580</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="581">581</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11229" title="((vdsc_cfg-&gt;initial_xmit_delay) &lt;&lt; 0)" data-ref="_M/DSC_INITIAL_XMIT_DELAY">DSC_INITIAL_XMIT_DELAY</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::initial_xmit_delay" title='drm_dsc_config::initial_xmit_delay' data-ref="drm_dsc_config::initial_xmit_delay" data-ref-filename="drm_dsc_config..initial_xmit_delay">initial_xmit_delay</a>) |</td></tr>
<tr><th id="582">582</th><td>		<a class="macro" href="../i915_reg.h.html#11228" title="((vdsc_cfg-&gt;initial_dec_delay) &lt;&lt; 16)" data-ref="_M/DSC_INITIAL_DEC_DELAY">DSC_INITIAL_DEC_DELAY</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::initial_dec_delay" title='drm_dsc_config::initial_dec_delay' data-ref="drm_dsc_config::initial_dec_delay" data-ref-filename="drm_dsc_config..initial_dec_delay">initial_dec_delay</a>);</td></tr>
<tr><th id="583">583</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS4 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS4 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="584">584</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="585">585</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B210) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11216" title="((const i915_reg_t){ .reg = (0x6B210) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_4">DSCA_PICTURE_PARAMETER_SET_4</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="586">586</th><td>		<i>/*</i></td></tr>
<tr><th id="587">587</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="588">588</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="589">589</th><td><i>		 */</i></td></tr>
<tr><th id="590">590</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="591">591</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA10) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11217" title="((const i915_reg_t){ .reg = (0x6BA10) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_4">DSCC_PICTURE_PARAMETER_SET_4</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="592">592</th><td>	} <b>else</b> {</td></tr>
<tr><th id="593">593</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78280) + ((pipe) - PIPE_B) * ((0x78480) - (0x78280)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11222" title="((const i915_reg_t){ .reg = (((0x78280) + ((pipe) - PIPE_B) * ((0x78480) - (0x78280)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_4">ICL_DSC0_PICTURE_PARAMETER_SET_4</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="594">594</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="595">595</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78380) + ((pipe) - PIPE_B) * ((0x78580) - (0x78380)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11225" title="((const i915_reg_t){ .reg = (((0x78380) + ((pipe) - PIPE_B) * ((0x78580) - (0x78380)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_4">ICL_DSC1_PICTURE_PARAMETER_SET_4</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="596">596</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="597">597</th><td>	}</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_5 registers */</i></td></tr>
<tr><th id="600">600</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="601">601</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11244" title="((vdsc_cfg-&gt;scale_increment_interval) &lt;&lt; 0)" data-ref="_M/DSC_SCALE_INC_INT">DSC_SCALE_INC_INT</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::scale_increment_interval" title='drm_dsc_config::scale_increment_interval' data-ref="drm_dsc_config::scale_increment_interval" data-ref-filename="drm_dsc_config..scale_increment_interval">scale_increment_interval</a>) |</td></tr>
<tr><th id="602">602</th><td>		<a class="macro" href="../i915_reg.h.html#11243" title="((vdsc_cfg-&gt;scale_decrement_interval) &lt;&lt; 16)" data-ref="_M/DSC_SCALE_DEC_INT">DSC_SCALE_DEC_INT</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::scale_decrement_interval" title='drm_dsc_config::scale_decrement_interval' data-ref="drm_dsc_config::scale_decrement_interval" data-ref-filename="drm_dsc_config..scale_decrement_interval">scale_decrement_interval</a>);</td></tr>
<tr><th id="603">603</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS5 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS5 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="604">604</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="605">605</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B214) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11231" title="((const i915_reg_t){ .reg = (0x6B214) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_5">DSCA_PICTURE_PARAMETER_SET_5</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="606">606</th><td>		<i>/*</i></td></tr>
<tr><th id="607">607</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="608">608</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="609">609</th><td><i>		 */</i></td></tr>
<tr><th id="610">610</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="611">611</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA14) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11232" title="((const i915_reg_t){ .reg = (0x6BA14) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_5">DSCC_PICTURE_PARAMETER_SET_5</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="612">612</th><td>	} <b>else</b> {</td></tr>
<tr><th id="613">613</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78284) + ((pipe) - PIPE_B) * ((0x78484) - (0x78284)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11237" title="((const i915_reg_t){ .reg = (((0x78284) + ((pipe) - PIPE_B) * ((0x78484) - (0x78284)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_5">ICL_DSC0_PICTURE_PARAMETER_SET_5</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="614">614</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="615">615</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78384) + ((pipe) - PIPE_B) * ((0x78584) - (0x78384)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11240" title="((const i915_reg_t){ .reg = (((0x78384) + ((pipe) - PIPE_B) * ((0x78584) - (0x78384)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_5">ICL_DSC1_PICTURE_PARAMETER_SET_5</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="616">616</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="617">617</th><td>	}</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_6 registers */</i></td></tr>
<tr><th id="620">620</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="621">621</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11261" title="((vdsc_cfg-&gt;initial_scale_value) &lt;&lt; 0)" data-ref="_M/DSC_INITIAL_SCALE_VALUE">DSC_INITIAL_SCALE_VALUE</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::initial_scale_value" title='drm_dsc_config::initial_scale_value' data-ref="drm_dsc_config::initial_scale_value" data-ref-filename="drm_dsc_config..initial_scale_value">initial_scale_value</a>) |</td></tr>
<tr><th id="622">622</th><td>		<a class="macro" href="../i915_reg.h.html#11260" title="((vdsc_cfg-&gt;first_line_bpg_offset) &lt;&lt; 8)" data-ref="_M/DSC_FIRST_LINE_BPG_OFFSET">DSC_FIRST_LINE_BPG_OFFSET</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::first_line_bpg_offset" title='drm_dsc_config::first_line_bpg_offset' data-ref="drm_dsc_config::first_line_bpg_offset" data-ref-filename="drm_dsc_config..first_line_bpg_offset">first_line_bpg_offset</a>) |</td></tr>
<tr><th id="623">623</th><td>		<a class="macro" href="../i915_reg.h.html#11259" title="((vdsc_cfg-&gt;flatness_min_qp) &lt;&lt; 16)" data-ref="_M/DSC_FLATNESS_MIN_QP">DSC_FLATNESS_MIN_QP</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::flatness_min_qp" title='drm_dsc_config::flatness_min_qp' data-ref="drm_dsc_config::flatness_min_qp" data-ref-filename="drm_dsc_config..flatness_min_qp">flatness_min_qp</a>) |</td></tr>
<tr><th id="624">624</th><td>		<a class="macro" href="../i915_reg.h.html#11258" title="((vdsc_cfg-&gt;flatness_max_qp) &lt;&lt; 24)" data-ref="_M/DSC_FLATNESS_MAX_QP">DSC_FLATNESS_MAX_QP</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::flatness_max_qp" title='drm_dsc_config::flatness_max_qp' data-ref="drm_dsc_config::flatness_max_qp" data-ref-filename="drm_dsc_config..flatness_max_qp">flatness_max_qp</a>);</td></tr>
<tr><th id="625">625</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS6 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS6 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="626">626</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="627">627</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B218) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11246" title="((const i915_reg_t){ .reg = (0x6B218) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_6">DSCA_PICTURE_PARAMETER_SET_6</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="628">628</th><td>		<i>/*</i></td></tr>
<tr><th id="629">629</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="630">630</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="631">631</th><td><i>		 */</i></td></tr>
<tr><th id="632">632</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="633">633</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA18) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11247" title="((const i915_reg_t){ .reg = (0x6BA18) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_6">DSCC_PICTURE_PARAMETER_SET_6</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="634">634</th><td>	} <b>else</b> {</td></tr>
<tr><th id="635">635</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78288) + ((pipe) - PIPE_B) * ((0x78488) - (0x78288)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11252" title="((const i915_reg_t){ .reg = (((0x78288) + ((pipe) - PIPE_B) * ((0x78488) - (0x78288)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_6">ICL_DSC0_PICTURE_PARAMETER_SET_6</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="636">636</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="637">637</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78388) + ((pipe) - PIPE_B) * ((0x78588) - (0x78388)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11255" title="((const i915_reg_t){ .reg = (((0x78388) + ((pipe) - PIPE_B) * ((0x78588) - (0x78388)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_6">ICL_DSC1_PICTURE_PARAMETER_SET_6</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="638">638</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="639">639</th><td>	}</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_7 registers */</i></td></tr>
<tr><th id="642">642</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="643">643</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11276" title="((vdsc_cfg-&gt;slice_bpg_offset) &lt;&lt; 0)" data-ref="_M/DSC_SLICE_BPG_OFFSET">DSC_SLICE_BPG_OFFSET</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::slice_bpg_offset" title='drm_dsc_config::slice_bpg_offset' data-ref="drm_dsc_config::slice_bpg_offset" data-ref-filename="drm_dsc_config..slice_bpg_offset">slice_bpg_offset</a>) |</td></tr>
<tr><th id="644">644</th><td>		<a class="macro" href="../i915_reg.h.html#11275" title="((vdsc_cfg-&gt;nfl_bpg_offset) &lt;&lt; 16)" data-ref="_M/DSC_NFL_BPG_OFFSET">DSC_NFL_BPG_OFFSET</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::nfl_bpg_offset" title='drm_dsc_config::nfl_bpg_offset' data-ref="drm_dsc_config::nfl_bpg_offset" data-ref-filename="drm_dsc_config..nfl_bpg_offset">nfl_bpg_offset</a>);</td></tr>
<tr><th id="645">645</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS7 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS7 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="646">646</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="647">647</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B21C) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11263" title="((const i915_reg_t){ .reg = (0x6B21C) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_7">DSCA_PICTURE_PARAMETER_SET_7</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="648">648</th><td>		<i>/*</i></td></tr>
<tr><th id="649">649</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="650">650</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="651">651</th><td><i>		 */</i></td></tr>
<tr><th id="652">652</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="653">653</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA1C) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11264" title="((const i915_reg_t){ .reg = (0x6BA1C) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_7">DSCC_PICTURE_PARAMETER_SET_7</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="654">654</th><td>	} <b>else</b> {</td></tr>
<tr><th id="655">655</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x7828C) + ((pipe) - PIPE_B) * ((0x7848C) - (0x7828C)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11269" title="((const i915_reg_t){ .reg = (((0x7828C) + ((pipe) - PIPE_B) * ((0x7848C) - (0x7828C)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_7">ICL_DSC0_PICTURE_PARAMETER_SET_7</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="656">656</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="657">657</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x7838C) + ((pipe) - PIPE_B) * ((0x7858C) - (0x7838C)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11272" title="((const i915_reg_t){ .reg = (((0x7838C) + ((pipe) - PIPE_B) * ((0x7858C) - (0x7838C)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_7">ICL_DSC1_PICTURE_PARAMETER_SET_7</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="658">658</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="659">659</th><td>	}</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_8 registers */</i></td></tr>
<tr><th id="662">662</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="663">663</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11291" title="((vdsc_cfg-&gt;final_offset) &lt;&lt; 0)" data-ref="_M/DSC_FINAL_OFFSET">DSC_FINAL_OFFSET</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::final_offset" title='drm_dsc_config::final_offset' data-ref="drm_dsc_config::final_offset" data-ref-filename="drm_dsc_config..final_offset">final_offset</a>) |</td></tr>
<tr><th id="664">664</th><td>		<a class="macro" href="../i915_reg.h.html#11290" title="((vdsc_cfg-&gt;initial_offset) &lt;&lt; 16)" data-ref="_M/DSC_INITIAL_OFFSET">DSC_INITIAL_OFFSET</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::initial_offset" title='drm_dsc_config::initial_offset' data-ref="drm_dsc_config::initial_offset" data-ref-filename="drm_dsc_config..initial_offset">initial_offset</a>);</td></tr>
<tr><th id="665">665</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS8 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS8 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="666">666</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="667">667</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B220) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11278" title="((const i915_reg_t){ .reg = (0x6B220) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_8">DSCA_PICTURE_PARAMETER_SET_8</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="668">668</th><td>		<i>/*</i></td></tr>
<tr><th id="669">669</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="670">670</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="671">671</th><td><i>		 */</i></td></tr>
<tr><th id="672">672</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="673">673</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA20) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11279" title="((const i915_reg_t){ .reg = (0x6BA20) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_8">DSCC_PICTURE_PARAMETER_SET_8</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="674">674</th><td>	} <b>else</b> {</td></tr>
<tr><th id="675">675</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78290) + ((pipe) - PIPE_B) * ((0x78490) - (0x78290)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11284" title="((const i915_reg_t){ .reg = (((0x78290) + ((pipe) - PIPE_B) * ((0x78490) - (0x78290)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_8">ICL_DSC0_PICTURE_PARAMETER_SET_8</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="676">676</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="677">677</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78390) + ((pipe) - PIPE_B) * ((0x78590) - (0x78390)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11287" title="((const i915_reg_t){ .reg = (((0x78390) + ((pipe) - PIPE_B) * ((0x78590) - (0x78390)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_8">ICL_DSC1_PICTURE_PARAMETER_SET_8</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="678">678</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="679">679</th><td>	}</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_9 registers */</i></td></tr>
<tr><th id="682">682</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="683">683</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11306" title="((8192) &lt;&lt; 0)" data-ref="_M/DSC_RC_MODEL_SIZE">DSC_RC_MODEL_SIZE</a>(<a class="macro" href="../../../../../include/drm/drm_dsc.h.html#22" title="8192" data-ref="_M/DSC_RC_MODEL_SIZE_CONST">DSC_RC_MODEL_SIZE_CONST</a>) |</td></tr>
<tr><th id="684">684</th><td>		<a class="macro" href="../i915_reg.h.html#11305" title="((6) &lt;&lt; 16)" data-ref="_M/DSC_RC_EDGE_FACTOR">DSC_RC_EDGE_FACTOR</a>(<a class="macro" href="../../../../../include/drm/drm_dsc.h.html#23" title="6" data-ref="_M/DSC_RC_EDGE_FACTOR_CONST">DSC_RC_EDGE_FACTOR_CONST</a>);</td></tr>
<tr><th id="685">685</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS9 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS9 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="686">686</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="687">687</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B224) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11293" title="((const i915_reg_t){ .reg = (0x6B224) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_9">DSCA_PICTURE_PARAMETER_SET_9</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="688">688</th><td>		<i>/*</i></td></tr>
<tr><th id="689">689</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="690">690</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="691">691</th><td><i>		 */</i></td></tr>
<tr><th id="692">692</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="693">693</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA24) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11294" title="((const i915_reg_t){ .reg = (0x6BA24) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_9">DSCC_PICTURE_PARAMETER_SET_9</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="694">694</th><td>	} <b>else</b> {</td></tr>
<tr><th id="695">695</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78294) + ((pipe) - PIPE_B) * ((0x78494) - (0x78294)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11299" title="((const i915_reg_t){ .reg = (((0x78294) + ((pipe) - PIPE_B) * ((0x78494) - (0x78294)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_9">ICL_DSC0_PICTURE_PARAMETER_SET_9</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="696">696</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="697">697</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78394) + ((pipe) - PIPE_B) * ((0x78594) - (0x78394)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11302" title="((const i915_reg_t){ .reg = (((0x78394) + ((pipe) - PIPE_B) * ((0x78594) - (0x78394)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_9">ICL_DSC1_PICTURE_PARAMETER_SET_9</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="698">698</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="699">699</th><td>	}</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>	<i>/* Populate PICTURE_PARAMETER_SET_10 registers */</i></td></tr>
<tr><th id="702">702</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="703">703</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11323" title="((vdsc_cfg-&gt;rc_quant_incr_limit0) &lt;&lt; 0)" data-ref="_M/DSC_RC_QUANT_INC_LIMIT0">DSC_RC_QUANT_INC_LIMIT0</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_quant_incr_limit0" title='drm_dsc_config::rc_quant_incr_limit0' data-ref="drm_dsc_config::rc_quant_incr_limit0" data-ref-filename="drm_dsc_config..rc_quant_incr_limit0">rc_quant_incr_limit0</a>) |</td></tr>
<tr><th id="704">704</th><td>		<a class="macro" href="../i915_reg.h.html#11322" title="((vdsc_cfg-&gt;rc_quant_incr_limit1) &lt;&lt; 8)" data-ref="_M/DSC_RC_QUANT_INC_LIMIT1">DSC_RC_QUANT_INC_LIMIT1</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_quant_incr_limit1" title='drm_dsc_config::rc_quant_incr_limit1' data-ref="drm_dsc_config::rc_quant_incr_limit1" data-ref-filename="drm_dsc_config..rc_quant_incr_limit1">rc_quant_incr_limit1</a>) |</td></tr>
<tr><th id="705">705</th><td>		<a class="macro" href="../i915_reg.h.html#11321" title="((3) &lt;&lt; 16)" data-ref="_M/DSC_RC_TARGET_OFF_HIGH">DSC_RC_TARGET_OFF_HIGH</a>(<a class="macro" href="../../../../../include/drm/drm_dsc.h.html#24" title="3" data-ref="_M/DSC_RC_TGT_OFFSET_HI_CONST">DSC_RC_TGT_OFFSET_HI_CONST</a>) |</td></tr>
<tr><th id="706">706</th><td>		<a class="macro" href="../i915_reg.h.html#11320" title="((3) &lt;&lt; 20)" data-ref="_M/DSC_RC_TARGET_OFF_LOW">DSC_RC_TARGET_OFF_LOW</a>(<a class="macro" href="../../../../../include/drm/drm_dsc.h.html#25" title="3" data-ref="_M/DSC_RC_TGT_OFFSET_LO_CONST">DSC_RC_TGT_OFFSET_LO_CONST</a>);</td></tr>
<tr><th id="707">707</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS10 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS10 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="708">708</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="709">709</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B228) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11308" title="((const i915_reg_t){ .reg = (0x6B228) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_10">DSCA_PICTURE_PARAMETER_SET_10</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="710">710</th><td>		<i>/*</i></td></tr>
<tr><th id="711">711</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="712">712</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="713">713</th><td><i>		 */</i></td></tr>
<tr><th id="714">714</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="715">715</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA28) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11309" title="((const i915_reg_t){ .reg = (0x6BA28) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_10">DSCC_PICTURE_PARAMETER_SET_10</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="716">716</th><td>	} <b>else</b> {</td></tr>
<tr><th id="717">717</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78298) + ((pipe) - PIPE_B) * ((0x78498) - (0x78298)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11314" title="((const i915_reg_t){ .reg = (((0x78298) + ((pipe) - PIPE_B) * ((0x78498) - (0x78298)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_10">ICL_DSC0_PICTURE_PARAMETER_SET_10</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="718">718</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="719">719</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x78398) + ((pipe) - PIPE_B) * ((0x78598) - (0x78398)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11317" title="((const i915_reg_t){ .reg = (((0x78398) + ((pipe) - PIPE_B) * ((0x78598) - (0x78398)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_10">ICL_DSC1_PICTURE_PARAMETER_SET_10</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="720">720</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="721">721</th><td>	}</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>	<i>/* Populate Picture parameter set 16 */</i></td></tr>
<tr><th id="724">724</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> = <var>0</var>;</td></tr>
<tr><th id="725">725</th><td>	<a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a> |= <a class="macro" href="../i915_reg.h.html#11404" title="((vdsc_cfg-&gt;slice_chunk_size) &lt;&lt; 0)" data-ref="_M/DSC_SLICE_CHUNK_SIZE">DSC_SLICE_CHUNK_SIZE</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::slice_chunk_size" title='drm_dsc_config::slice_chunk_size' data-ref="drm_dsc_config::slice_chunk_size" data-ref-filename="drm_dsc_config..slice_chunk_size">slice_chunk_size</a>) |</td></tr>
<tr><th id="726">726</th><td>		<a class="macro" href="../i915_reg.h.html#11403" title="(((vdsc_cfg-&gt;pic_width / num_vdsc_instances) / vdsc_cfg-&gt;slice_width) &lt;&lt; 16)" data-ref="_M/DSC_SLICE_PER_LINE">DSC_SLICE_PER_LINE</a>((<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::pic_width" title='drm_dsc_config::pic_width' data-ref="drm_dsc_config::pic_width" data-ref-filename="drm_dsc_config..pic_width">pic_width</a> / <a class="local col3 ref" href="#23num_vdsc_instances" title='num_vdsc_instances' data-ref="23num_vdsc_instances" data-ref-filename="23num_vdsc_instances">num_vdsc_instances</a>) /</td></tr>
<tr><th id="727">727</th><td>				   <a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::slice_width" title='drm_dsc_config::slice_width' data-ref="drm_dsc_config::slice_width" data-ref-filename="drm_dsc_config..slice_width">slice_width</a>) |</td></tr>
<tr><th id="728">728</th><td>		<a class="macro" href="../i915_reg.h.html#11402" title="((vdsc_cfg-&gt;pic_height / vdsc_cfg-&gt;slice_height) &lt;&lt; 20)" data-ref="_M/DSC_SLICE_ROW_PER_FRAME">DSC_SLICE_ROW_PER_FRAME</a>(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::pic_height" title='drm_dsc_config::pic_height' data-ref="drm_dsc_config::pic_height" data-ref-filename="drm_dsc_config..pic_height">pic_height</a> /</td></tr>
<tr><th id="729">729</th><td>					<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::slice_height" title='drm_dsc_config::slice_height' data-ref="drm_dsc_config::slice_height" data-ref-filename="drm_dsc_config..slice_height">slice_height</a>);</td></tr>
<tr><th id="730">730</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;PPS16 = 0x%08x\n&quot;, pps_val)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"PPS16 = 0x%08x\n"</q>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="731">731</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="732">732</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B270) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11390" title="((const i915_reg_t){ .reg = (0x6B270) })" data-ref="_M/DSCA_PICTURE_PARAMETER_SET_16">DSCA_PICTURE_PARAMETER_SET_16</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="733">733</th><td>		<i>/*</i></td></tr>
<tr><th id="734">734</th><td><i>		 * If 2 VDSC instances are needed, configure PPS for second</i></td></tr>
<tr><th id="735">735</th><td><i>		 * VDSC</i></td></tr>
<tr><th id="736">736</th><td><i>		 */</i></td></tr>
<tr><th id="737">737</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="738">738</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA70) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11391" title="((const i915_reg_t){ .reg = (0x6BA70) })" data-ref="_M/DSCC_PICTURE_PARAMETER_SET_16">DSCC_PICTURE_PARAMETER_SET_16</a>, <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="739">739</th><td>	} <b>else</b> {</td></tr>
<tr><th id="740">740</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x782B0) + ((pipe) - PIPE_B) * ((0x784B0) - (0x782B0)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11396" title="((const i915_reg_t){ .reg = (((0x782B0) + ((pipe) - PIPE_B) * ((0x784B0) - (0x782B0)))) })" data-ref="_M/ICL_DSC0_PICTURE_PARAMETER_SET_16">ICL_DSC0_PICTURE_PARAMETER_SET_16</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>), <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="741">741</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>)</td></tr>
<tr><th id="742">742</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x783B0) + ((pipe) - PIPE_B) * ((0x785B0) - (0x783B0)))) })), (pps_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11399" title="((const i915_reg_t){ .reg = (((0x783B0) + ((pipe) - PIPE_B) * ((0x785B0) - (0x783B0)))) })" data-ref="_M/ICL_DSC1_PICTURE_PARAMETER_SET_16">ICL_DSC1_PICTURE_PARAMETER_SET_16</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="743">743</th><td>				   <a class="local col0 ref" href="#20pps_val" title='pps_val' data-ref="20pps_val" data-ref-filename="20pps_val">pps_val</a>);</td></tr>
<tr><th id="744">744</th><td>	}</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>	<i>/* Populate the RC_BUF_THRESH registers */</i></td></tr>
<tr><th id="747">747</th><td>	<a class="ref fn" href="../../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>, <var>0</var>, <b>sizeof</b>(<a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>));</td></tr>
<tr><th id="748">748</th><td>	<b>for</b> (<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> = <var>0</var>; <a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> &lt; <a class="macro" href="../../../../../include/drm/drm_dsc.h.html#14" title="15" data-ref="_M/DSC_NUM_BUF_RANGES">DSC_NUM_BUF_RANGES</a> - <var>1</var>; <a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>++) {</td></tr>
<tr><th id="749">749</th><td>		<a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> / <var>4</var>] |=</td></tr>
<tr><th id="750">750</th><td>			(<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>)(<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_buf_thresh" title='drm_dsc_config::rc_buf_thresh' data-ref="drm_dsc_config::rc_buf_thresh" data-ref-filename="drm_dsc_config..rc_buf_thresh">rc_buf_thresh</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>] &lt;&lt;</td></tr>
<tr><th id="751">751</th><td>			      <a class="macro" href="../../../../../include/linux/bits.h.html#14" title="8" data-ref="_M/BITS_PER_BYTE">BITS_PER_BYTE</a> * (<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> % <var>4</var>));</td></tr>
<tr><th id="752">752</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot; RC_BUF_THRESH%d = 0x%08x\n&quot;, i, rc_buf_thresh_dword[i / 4])" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>" RC_BUF_THRESH%d = 0x%08x\n"</q>, <a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>,</td></tr>
<tr><th id="753">753</th><td>			 <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> / <var>4</var>]);</td></tr>
<tr><th id="754">754</th><td>	}</td></tr>
<tr><th id="755">755</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="756">756</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B230) })), (rc_buf_thresh_dword[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11407" title="((const i915_reg_t){ .reg = (0x6B230) })" data-ref="_M/DSCA_RC_BUF_THRESH_0">DSCA_RC_BUF_THRESH_0</a>, <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>0</var>]);</td></tr>
<tr><th id="757">757</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B230 + 4) })), (rc_buf_thresh_dword[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11408" title="((const i915_reg_t){ .reg = (0x6B230 + 4) })" data-ref="_M/DSCA_RC_BUF_THRESH_0_UDW">DSCA_RC_BUF_THRESH_0_UDW</a>, <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>1</var>]);</td></tr>
<tr><th id="758">758</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B238) })), (rc_buf_thresh_dword[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11432" title="((const i915_reg_t){ .reg = (0x6B238) })" data-ref="_M/DSCA_RC_BUF_THRESH_1">DSCA_RC_BUF_THRESH_1</a>, <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>2</var>]);</td></tr>
<tr><th id="759">759</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B238 + 4) })), (rc_buf_thresh_dword[3]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11433" title="((const i915_reg_t){ .reg = (0x6B238 + 4) })" data-ref="_M/DSCA_RC_BUF_THRESH_1_UDW">DSCA_RC_BUF_THRESH_1_UDW</a>, <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>3</var>]);</td></tr>
<tr><th id="760">760</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>) {</td></tr>
<tr><th id="761">761</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA30) })), (rc_buf_thresh_dword[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11409" title="((const i915_reg_t){ .reg = (0x6BA30) })" data-ref="_M/DSCC_RC_BUF_THRESH_0">DSCC_RC_BUF_THRESH_0</a>,</td></tr>
<tr><th id="762">762</th><td>				   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>0</var>]);</td></tr>
<tr><th id="763">763</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA30 + 4) })), (rc_buf_thresh_dword[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11410" title="((const i915_reg_t){ .reg = (0x6BA30 + 4) })" data-ref="_M/DSCC_RC_BUF_THRESH_0_UDW">DSCC_RC_BUF_THRESH_0_UDW</a>,</td></tr>
<tr><th id="764">764</th><td>				   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>1</var>]);</td></tr>
<tr><th id="765">765</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA38) })), (rc_buf_thresh_dword[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11434" title="((const i915_reg_t){ .reg = (0x6BA38) })" data-ref="_M/DSCC_RC_BUF_THRESH_1">DSCC_RC_BUF_THRESH_1</a>,</td></tr>
<tr><th id="766">766</th><td>				   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>2</var>]);</td></tr>
<tr><th id="767">767</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA38 + 4) })), (rc_buf_thresh_dword[3]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11435" title="((const i915_reg_t){ .reg = (0x6BA38 + 4) })" data-ref="_M/DSCC_RC_BUF_THRESH_1_UDW">DSCC_RC_BUF_THRESH_1_UDW</a>,</td></tr>
<tr><th id="768">768</th><td>				   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>3</var>]);</td></tr>
<tr><th id="769">769</th><td>		}</td></tr>
<tr><th id="770">770</th><td>	} <b>else</b> {</td></tr>
<tr><th id="771">771</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78254)) + ((pipe) - PIPE_B) * (((0x78454)) - ((0x78254))))) })), (rc_buf_thresh_dword[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11419" title="((const i915_reg_t){ .reg = ((((0x78254)) + ((pipe) - PIPE_B) * (((0x78454)) - ((0x78254))))) })" data-ref="_M/ICL_DSC0_RC_BUF_THRESH_0">ICL_DSC0_RC_BUF_THRESH_0</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="772">772</th><td>			   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>0</var>]);</td></tr>
<tr><th id="773">773</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78254 + 4)) + ((pipe) - PIPE_B) * (((0x78454 + 4)) - ((0x78254 + 4))))) })), (rc_buf_thresh_dword[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11422" title="((const i915_reg_t){ .reg = ((((0x78254 + 4)) + ((pipe) - PIPE_B) * (((0x78454 + 4)) - ((0x78254 + 4))))) })" data-ref="_M/ICL_DSC0_RC_BUF_THRESH_0_UDW">ICL_DSC0_RC_BUF_THRESH_0_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="774">774</th><td>			   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>1</var>]);</td></tr>
<tr><th id="775">775</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x7825C)) + ((pipe) - PIPE_B) * (((0x7845C)) - ((0x7825C))))) })), (rc_buf_thresh_dword[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11444" title="((const i915_reg_t){ .reg = ((((0x7825C)) + ((pipe) - PIPE_B) * (((0x7845C)) - ((0x7825C))))) })" data-ref="_M/ICL_DSC0_RC_BUF_THRESH_1">ICL_DSC0_RC_BUF_THRESH_1</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="776">776</th><td>			   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>2</var>]);</td></tr>
<tr><th id="777">777</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x7825C + 4)) + ((pipe) - PIPE_B) * (((0x7845C + 4)) - ((0x7825C + 4))))) })), (rc_buf_thresh_dword[3]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11447" title="((const i915_reg_t){ .reg = ((((0x7825C + 4)) + ((pipe) - PIPE_B) * (((0x7845C + 4)) - ((0x7825C + 4))))) })" data-ref="_M/ICL_DSC0_RC_BUF_THRESH_1_UDW">ICL_DSC0_RC_BUF_THRESH_1_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="778">778</th><td>			   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>3</var>]);</td></tr>
<tr><th id="779">779</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>) {</td></tr>
<tr><th id="780">780</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78354)) + ((pipe) - PIPE_B) * (((0x78554)) - ((0x78354))))) })), (rc_buf_thresh_dword[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11425" title="((const i915_reg_t){ .reg = ((((0x78354)) + ((pipe) - PIPE_B) * (((0x78554)) - ((0x78354))))) })" data-ref="_M/ICL_DSC1_RC_BUF_THRESH_0">ICL_DSC1_RC_BUF_THRESH_0</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="781">781</th><td>				   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>0</var>]);</td></tr>
<tr><th id="782">782</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78354 + 4)) + ((pipe) - PIPE_B) * (((0x78554 + 4)) - ((0x78354 + 4))))) })), (rc_buf_thresh_dword[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11428" title="((const i915_reg_t){ .reg = ((((0x78354 + 4)) + ((pipe) - PIPE_B) * (((0x78554 + 4)) - ((0x78354 + 4))))) })" data-ref="_M/ICL_DSC1_RC_BUF_THRESH_0_UDW">ICL_DSC1_RC_BUF_THRESH_0_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="783">783</th><td>				   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>1</var>]);</td></tr>
<tr><th id="784">784</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x7835C)) + ((pipe) - PIPE_B) * (((0x7855C)) - ((0x7835C))))) })), (rc_buf_thresh_dword[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11450" title="((const i915_reg_t){ .reg = ((((0x7835C)) + ((pipe) - PIPE_B) * (((0x7855C)) - ((0x7835C))))) })" data-ref="_M/ICL_DSC1_RC_BUF_THRESH_1">ICL_DSC1_RC_BUF_THRESH_1</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="785">785</th><td>				   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>2</var>]);</td></tr>
<tr><th id="786">786</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x7835C + 4)) + ((pipe) - PIPE_B) * (((0x7855C + 4)) - ((0x7835C + 4))))) })), (rc_buf_thresh_dword[3]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#11453" title="((const i915_reg_t){ .reg = ((((0x7835C + 4)) + ((pipe) - PIPE_B) * (((0x7855C + 4)) - ((0x7835C + 4))))) })" data-ref="_M/ICL_DSC1_RC_BUF_THRESH_1_UDW">ICL_DSC1_RC_BUF_THRESH_1_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="787">787</th><td>				   <a class="local col1 ref" href="#21rc_buf_thresh_dword" title='rc_buf_thresh_dword' data-ref="21rc_buf_thresh_dword" data-ref-filename="21rc_buf_thresh_dword">rc_buf_thresh_dword</a>[<var>3</var>]);</td></tr>
<tr><th id="788">788</th><td>		}</td></tr>
<tr><th id="789">789</th><td>	}</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>	<i>/* Populate the RC_RANGE_PARAMETERS registers */</i></td></tr>
<tr><th id="792">792</th><td>	<a class="ref fn" href="../../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>, <var>0</var>, <b>sizeof</b>(<a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>));</td></tr>
<tr><th id="793">793</th><td>	<b>for</b> (<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> = <var>0</var>; <a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> &lt; <a class="macro" href="../../../../../include/drm/drm_dsc.h.html#14" title="15" data-ref="_M/DSC_NUM_BUF_RANGES">DSC_NUM_BUF_RANGES</a>; <a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>++) {</td></tr>
<tr><th id="794">794</th><td>		<a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> / <var>2</var>] |=</td></tr>
<tr><th id="795">795</th><td>			(<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>)(((<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_range_params" title='drm_dsc_config::rc_range_params' data-ref="drm_dsc_config::rc_range_params" data-ref-filename="drm_dsc_config..rc_range_params">rc_range_params</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>].<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_rc_range_parameters::range_bpg_offset" title='drm_dsc_rc_range_parameters::range_bpg_offset' data-ref="drm_dsc_rc_range_parameters::range_bpg_offset" data-ref-filename="drm_dsc_rc_range_parameters..range_bpg_offset">range_bpg_offset</a> &lt;&lt;</td></tr>
<tr><th id="796">796</th><td>				<a class="macro" href="../i915_reg.h.html#7954" title="10" data-ref="_M/RC_BPG_OFFSET_SHIFT">RC_BPG_OFFSET_SHIFT</a>) |</td></tr>
<tr><th id="797">797</th><td>			       (<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_range_params" title='drm_dsc_config::rc_range_params' data-ref="drm_dsc_config::rc_range_params" data-ref-filename="drm_dsc_config..rc_range_params">rc_range_params</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>].<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_rc_range_parameters::range_max_qp" title='drm_dsc_rc_range_parameters::range_max_qp' data-ref="drm_dsc_rc_range_parameters::range_max_qp" data-ref-filename="drm_dsc_rc_range_parameters..range_max_qp">range_max_qp</a> &lt;&lt;</td></tr>
<tr><th id="798">798</th><td>				<a class="macro" href="../i915_reg.h.html#7955" title="5" data-ref="_M/RC_MAX_QP_SHIFT">RC_MAX_QP_SHIFT</a>) |</td></tr>
<tr><th id="799">799</th><td>			       (<a class="local col7 ref" href="#17vdsc_cfg" title='vdsc_cfg' data-ref="17vdsc_cfg" data-ref-filename="17vdsc_cfg">vdsc_cfg</a>-&gt;<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config::rc_range_params" title='drm_dsc_config::rc_range_params' data-ref="drm_dsc_config::rc_range_params" data-ref-filename="drm_dsc_config..rc_range_params">rc_range_params</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>].<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_rc_range_parameters::range_min_qp" title='drm_dsc_rc_range_parameters::range_min_qp' data-ref="drm_dsc_rc_range_parameters::range_min_qp" data-ref-filename="drm_dsc_rc_range_parameters..range_min_qp">range_min_qp</a> &lt;&lt;</td></tr>
<tr><th id="800">800</th><td>				<a class="macro" href="../i915_reg.h.html#7956" title="0" data-ref="_M/RC_MIN_QP_SHIFT">RC_MIN_QP_SHIFT</a>)) &lt;&lt; <var>16</var> * (<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> % <var>2</var>));</td></tr>
<tr><th id="801">801</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot; RC_RANGE_PARAM_%d = 0x%08x\n&quot;, i, rc_range_params_dword[i / 2])" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>" RC_RANGE_PARAM_%d = 0x%08x\n"</q>, <a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>,</td></tr>
<tr><th id="802">802</th><td>			 <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> / <var>2</var>]);</td></tr>
<tr><th id="803">803</th><td>	}</td></tr>
<tr><th id="804">804</th><td>	<b>if</b> (<a class="local col9 ref" href="#19cpu_transcoder" title='cpu_transcoder' data-ref="19cpu_transcoder" data-ref-filename="19cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="805">805</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B240) })), (rc_range_params_dword[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7930" title="((const i915_reg_t){ .reg = (0x6B240) })" data-ref="_M/DSCA_RC_RANGE_PARAMETERS_0">DSCA_RC_RANGE_PARAMETERS_0</a>,</td></tr>
<tr><th id="806">806</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>0</var>]);</td></tr>
<tr><th id="807">807</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B240 + 4) })), (rc_range_params_dword[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7931" title="((const i915_reg_t){ .reg = (0x6B240 + 4) })" data-ref="_M/DSCA_RC_RANGE_PARAMETERS_0_UDW">DSCA_RC_RANGE_PARAMETERS_0_UDW</a>,</td></tr>
<tr><th id="808">808</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>1</var>]);</td></tr>
<tr><th id="809">809</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B248) })), (rc_range_params_dword[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7958" title="((const i915_reg_t){ .reg = (0x6B248) })" data-ref="_M/DSCA_RC_RANGE_PARAMETERS_1">DSCA_RC_RANGE_PARAMETERS_1</a>,</td></tr>
<tr><th id="810">810</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>2</var>]);</td></tr>
<tr><th id="811">811</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B248 + 4) })), (rc_range_params_dword[3]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7959" title="((const i915_reg_t){ .reg = (0x6B248 + 4) })" data-ref="_M/DSCA_RC_RANGE_PARAMETERS_1_UDW">DSCA_RC_RANGE_PARAMETERS_1_UDW</a>,</td></tr>
<tr><th id="812">812</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>3</var>]);</td></tr>
<tr><th id="813">813</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B250) })), (rc_range_params_dword[4]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7983" title="((const i915_reg_t){ .reg = (0x6B250) })" data-ref="_M/DSCA_RC_RANGE_PARAMETERS_2">DSCA_RC_RANGE_PARAMETERS_2</a>,</td></tr>
<tr><th id="814">814</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>4</var>]);</td></tr>
<tr><th id="815">815</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B250 + 4) })), (rc_range_params_dword[5]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7984" title="((const i915_reg_t){ .reg = (0x6B250 + 4) })" data-ref="_M/DSCA_RC_RANGE_PARAMETERS_2_UDW">DSCA_RC_RANGE_PARAMETERS_2_UDW</a>,</td></tr>
<tr><th id="816">816</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>5</var>]);</td></tr>
<tr><th id="817">817</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B258) })), (rc_range_params_dword[6]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8008" title="((const i915_reg_t){ .reg = (0x6B258) })" data-ref="_M/DSCA_RC_RANGE_PARAMETERS_3">DSCA_RC_RANGE_PARAMETERS_3</a>,</td></tr>
<tr><th id="818">818</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>6</var>]);</td></tr>
<tr><th id="819">819</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6B258 + 4) })), (rc_range_params_dword[7]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8009" title="((const i915_reg_t){ .reg = (0x6B258 + 4) })" data-ref="_M/DSCA_RC_RANGE_PARAMETERS_3_UDW">DSCA_RC_RANGE_PARAMETERS_3_UDW</a>,</td></tr>
<tr><th id="820">820</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>7</var>]);</td></tr>
<tr><th id="821">821</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>) {</td></tr>
<tr><th id="822">822</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA40) })), (rc_range_params_dword[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7932" title="((const i915_reg_t){ .reg = (0x6BA40) })" data-ref="_M/DSCC_RC_RANGE_PARAMETERS_0">DSCC_RC_RANGE_PARAMETERS_0</a>,</td></tr>
<tr><th id="823">823</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>0</var>]);</td></tr>
<tr><th id="824">824</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA40 + 4) })), (rc_range_params_dword[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7933" title="((const i915_reg_t){ .reg = (0x6BA40 + 4) })" data-ref="_M/DSCC_RC_RANGE_PARAMETERS_0_UDW">DSCC_RC_RANGE_PARAMETERS_0_UDW</a>,</td></tr>
<tr><th id="825">825</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>1</var>]);</td></tr>
<tr><th id="826">826</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA48) })), (rc_range_params_dword[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7960" title="((const i915_reg_t){ .reg = (0x6BA48) })" data-ref="_M/DSCC_RC_RANGE_PARAMETERS_1">DSCC_RC_RANGE_PARAMETERS_1</a>,</td></tr>
<tr><th id="827">827</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>2</var>]);</td></tr>
<tr><th id="828">828</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA48 + 4) })), (rc_range_params_dword[3]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7961" title="((const i915_reg_t){ .reg = (0x6BA48 + 4) })" data-ref="_M/DSCC_RC_RANGE_PARAMETERS_1_UDW">DSCC_RC_RANGE_PARAMETERS_1_UDW</a>,</td></tr>
<tr><th id="829">829</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>3</var>]);</td></tr>
<tr><th id="830">830</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA50) })), (rc_range_params_dword[4]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7985" title="((const i915_reg_t){ .reg = (0x6BA50) })" data-ref="_M/DSCC_RC_RANGE_PARAMETERS_2">DSCC_RC_RANGE_PARAMETERS_2</a>,</td></tr>
<tr><th id="831">831</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>4</var>]);</td></tr>
<tr><th id="832">832</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA50 + 4) })), (rc_range_params_dword[5]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7986" title="((const i915_reg_t){ .reg = (0x6BA50 + 4) })" data-ref="_M/DSCC_RC_RANGE_PARAMETERS_2_UDW">DSCC_RC_RANGE_PARAMETERS_2_UDW</a>,</td></tr>
<tr><th id="833">833</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>5</var>]);</td></tr>
<tr><th id="834">834</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA58) })), (rc_range_params_dword[6]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8010" title="((const i915_reg_t){ .reg = (0x6BA58) })" data-ref="_M/DSCC_RC_RANGE_PARAMETERS_3">DSCC_RC_RANGE_PARAMETERS_3</a>,</td></tr>
<tr><th id="835">835</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>6</var>]);</td></tr>
<tr><th id="836">836</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6BA58 + 4) })), (rc_range_params_dword[7]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8011" title="((const i915_reg_t){ .reg = (0x6BA58 + 4) })" data-ref="_M/DSCC_RC_RANGE_PARAMETERS_3_UDW">DSCC_RC_RANGE_PARAMETERS_3_UDW</a>,</td></tr>
<tr><th id="837">837</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>7</var>]);</td></tr>
<tr><th id="838">838</th><td>		}</td></tr>
<tr><th id="839">839</th><td>	} <b>else</b> {</td></tr>
<tr><th id="840">840</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78208)) + ((pipe) - PIPE_B) * (((0x78408)) - ((0x78208))))) })), (rc_range_params_dword[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7942" title="((const i915_reg_t){ .reg = ((((0x78208)) + ((pipe) - PIPE_B) * (((0x78408)) - ((0x78208))))) })" data-ref="_M/ICL_DSC0_RC_RANGE_PARAMETERS_0">ICL_DSC0_RC_RANGE_PARAMETERS_0</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="841">841</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>0</var>]);</td></tr>
<tr><th id="842">842</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78208 + 4)) + ((pipe) - PIPE_B) * (((0x78408 + 4)) - ((0x78208 + 4))))) })), (rc_range_params_dword[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7945" title="((const i915_reg_t){ .reg = ((((0x78208 + 4)) + ((pipe) - PIPE_B) * (((0x78408 + 4)) - ((0x78208 + 4))))) })" data-ref="_M/ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW">ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="843">843</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>1</var>]);</td></tr>
<tr><th id="844">844</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78210)) + ((pipe) - PIPE_B) * (((0x78410)) - ((0x78210))))) })), (rc_range_params_dword[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7970" title="((const i915_reg_t){ .reg = ((((0x78210)) + ((pipe) - PIPE_B) * (((0x78410)) - ((0x78210))))) })" data-ref="_M/ICL_DSC0_RC_RANGE_PARAMETERS_1">ICL_DSC0_RC_RANGE_PARAMETERS_1</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="845">845</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>2</var>]);</td></tr>
<tr><th id="846">846</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78210 + 4)) + ((pipe) - PIPE_B) * (((0x78410 + 4)) - ((0x78210 + 4))))) })), (rc_range_params_dword[3]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7973" title="((const i915_reg_t){ .reg = ((((0x78210 + 4)) + ((pipe) - PIPE_B) * (((0x78410 + 4)) - ((0x78210 + 4))))) })" data-ref="_M/ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW">ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="847">847</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>3</var>]);</td></tr>
<tr><th id="848">848</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78218)) + ((pipe) - PIPE_B) * (((0x78418)) - ((0x78218))))) })), (rc_range_params_dword[4]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7995" title="((const i915_reg_t){ .reg = ((((0x78218)) + ((pipe) - PIPE_B) * (((0x78418)) - ((0x78218))))) })" data-ref="_M/ICL_DSC0_RC_RANGE_PARAMETERS_2">ICL_DSC0_RC_RANGE_PARAMETERS_2</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="849">849</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>4</var>]);</td></tr>
<tr><th id="850">850</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78218 + 4)) + ((pipe) - PIPE_B) * (((0x78418 + 4)) - ((0x78218 + 4))))) })), (rc_range_params_dword[5]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7998" title="((const i915_reg_t){ .reg = ((((0x78218 + 4)) + ((pipe) - PIPE_B) * (((0x78418 + 4)) - ((0x78218 + 4))))) })" data-ref="_M/ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW">ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="851">851</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>5</var>]);</td></tr>
<tr><th id="852">852</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78220)) + ((pipe) - PIPE_B) * (((0x78420)) - ((0x78220))))) })), (rc_range_params_dword[6]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8020" title="((const i915_reg_t){ .reg = ((((0x78220)) + ((pipe) - PIPE_B) * (((0x78420)) - ((0x78220))))) })" data-ref="_M/ICL_DSC0_RC_RANGE_PARAMETERS_3">ICL_DSC0_RC_RANGE_PARAMETERS_3</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="853">853</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>6</var>]);</td></tr>
<tr><th id="854">854</th><td>		<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78220 + 4)) + ((pipe) - PIPE_B) * (((0x78420 + 4)) - ((0x78220 + 4))))) })), (rc_range_params_dword[7]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8023" title="((const i915_reg_t){ .reg = ((((0x78220 + 4)) + ((pipe) - PIPE_B) * (((0x78420 + 4)) - ((0x78220 + 4))))) })" data-ref="_M/ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW">ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="855">855</th><td>			   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>7</var>]);</td></tr>
<tr><th id="856">856</th><td>		<b>if</b> (<a class="local col4 ref" href="#14crtc_state" title='crtc_state' data-ref="14crtc_state" data-ref-filename="14crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>) {</td></tr>
<tr><th id="857">857</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78308)) + ((pipe) - PIPE_B) * (((0x78508)) - ((0x78308))))) })), (rc_range_params_dword[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7948" title="((const i915_reg_t){ .reg = ((((0x78308)) + ((pipe) - PIPE_B) * (((0x78508)) - ((0x78308))))) })" data-ref="_M/ICL_DSC1_RC_RANGE_PARAMETERS_0">ICL_DSC1_RC_RANGE_PARAMETERS_0</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="858">858</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>0</var>]);</td></tr>
<tr><th id="859">859</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78308 + 4)) + ((pipe) - PIPE_B) * (((0x78508 + 4)) - ((0x78308 + 4))))) })), (rc_range_params_dword[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7951" title="((const i915_reg_t){ .reg = ((((0x78308 + 4)) + ((pipe) - PIPE_B) * (((0x78508 + 4)) - ((0x78308 + 4))))) })" data-ref="_M/ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW">ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="860">860</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>1</var>]);</td></tr>
<tr><th id="861">861</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78310)) + ((pipe) - PIPE_B) * (((0x78510)) - ((0x78310))))) })), (rc_range_params_dword[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7976" title="((const i915_reg_t){ .reg = ((((0x78310)) + ((pipe) - PIPE_B) * (((0x78510)) - ((0x78310))))) })" data-ref="_M/ICL_DSC1_RC_RANGE_PARAMETERS_1">ICL_DSC1_RC_RANGE_PARAMETERS_1</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="862">862</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>2</var>]);</td></tr>
<tr><th id="863">863</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78310 + 4)) + ((pipe) - PIPE_B) * (((0x78510 + 4)) - ((0x78310 + 4))))) })), (rc_range_params_dword[3]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#7979" title="((const i915_reg_t){ .reg = ((((0x78310 + 4)) + ((pipe) - PIPE_B) * (((0x78510 + 4)) - ((0x78310 + 4))))) })" data-ref="_M/ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW">ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="864">864</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>3</var>]);</td></tr>
<tr><th id="865">865</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78318)) + ((pipe) - PIPE_B) * (((0x78518)) - ((0x78318))))) })), (rc_range_params_dword[4]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8001" title="((const i915_reg_t){ .reg = ((((0x78318)) + ((pipe) - PIPE_B) * (((0x78518)) - ((0x78318))))) })" data-ref="_M/ICL_DSC1_RC_RANGE_PARAMETERS_2">ICL_DSC1_RC_RANGE_PARAMETERS_2</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="866">866</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>4</var>]);</td></tr>
<tr><th id="867">867</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78318 + 4)) + ((pipe) - PIPE_B) * (((0x78518 + 4)) - ((0x78318 + 4))))) })), (rc_range_params_dword[5]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8004" title="((const i915_reg_t){ .reg = ((((0x78318 + 4)) + ((pipe) - PIPE_B) * (((0x78518 + 4)) - ((0x78318 + 4))))) })" data-ref="_M/ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW">ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="868">868</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>5</var>]);</td></tr>
<tr><th id="869">869</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78320)) + ((pipe) - PIPE_B) * (((0x78520)) - ((0x78320))))) })), (rc_range_params_dword[6]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8026" title="((const i915_reg_t){ .reg = ((((0x78320)) + ((pipe) - PIPE_B) * (((0x78520)) - ((0x78320))))) })" data-ref="_M/ICL_DSC1_RC_RANGE_PARAMETERS_3">ICL_DSC1_RC_RANGE_PARAMETERS_3</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="870">870</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>6</var>]);</td></tr>
<tr><th id="871">871</th><td>			<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((((0x78320 + 4)) + ((pipe) - PIPE_B) * (((0x78520 + 4)) - ((0x78320 + 4))))) })), (rc_range_params_dword[7]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="../i915_reg.h.html#8029" title="((const i915_reg_t){ .reg = ((((0x78320 + 4)) + ((pipe) - PIPE_B) * (((0x78520 + 4)) - ((0x78320 + 4))))) })" data-ref="_M/ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW">ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW</a>(<a class="local col8 ref" href="#18pipe" title='pipe' data-ref="18pipe" data-ref-filename="18pipe">pipe</a>),</td></tr>
<tr><th id="872">872</th><td>				   <a class="local col2 ref" href="#22rc_range_params_dword" title='rc_range_params_dword' data-ref="22rc_range_params_dword" data-ref-filename="22rc_range_params_dword">rc_range_params_dword</a>[<var>7</var>]);</td></tr>
<tr><th id="873">873</th><td>		}</td></tr>
<tr><th id="874">874</th><td>	}</td></tr>
<tr><th id="875">875</th><td>}</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_dp_write_dsc_pps_sdp" title='intel_dp_write_dsc_pps_sdp' data-type='void intel_dp_write_dsc_pps_sdp(struct intel_encoder * encoder, const struct intel_crtc_state * crtc_state)' data-ref="intel_dp_write_dsc_pps_sdp" data-ref-filename="intel_dp_write_dsc_pps_sdp">intel_dp_write_dsc_pps_sdp</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_encoder" title='intel_encoder' data-ref="intel_encoder" data-ref-filename="intel_encoder">intel_encoder</a> *<dfn class="local col5 decl" id="25encoder" title='encoder' data-type='struct intel_encoder *' data-ref="25encoder" data-ref-filename="25encoder">encoder</dfn>,</td></tr>
<tr><th id="878">878</th><td>				       <em>const</em> <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="26crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="26crtc_state" data-ref-filename="26crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="879">879</th><td>{</td></tr>
<tr><th id="880">880</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col7 decl" id="27intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="27intel_dp" data-ref-filename="27intel_dp">intel_dp</dfn> = <a class="ref fn" href="../intel_drv.h.html#enc_to_intel_dp" title='enc_to_intel_dp' data-ref="enc_to_intel_dp" data-ref-filename="enc_to_intel_dp">enc_to_intel_dp</a>(&amp;<a class="local col5 ref" href="#25encoder" title='encoder' data-ref="25encoder" data-ref-filename="25encoder">encoder</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_encoder::base" title='intel_encoder::base' data-ref="intel_encoder::base" data-ref-filename="intel_encoder..base">base</a>);</td></tr>
<tr><th id="881">881</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_digital_port" title='intel_digital_port' data-ref="intel_digital_port" data-ref-filename="intel_digital_port">intel_digital_port</a> *<dfn class="local col8 decl" id="28intel_dig_port" title='intel_dig_port' data-type='struct intel_digital_port *' data-ref="28intel_dig_port" data-ref-filename="28intel_dig_port">intel_dig_port</dfn> = <a class="ref fn" href="../intel_drv.h.html#dp_to_dig_port" title='dp_to_dig_port' data-ref="dp_to_dig_port" data-ref-filename="dp_to_dig_port">dp_to_dig_port</a>(<a class="local col7 ref" href="#27intel_dp" title='intel_dp' data-ref="27intel_dp" data-ref-filename="27intel_dp">intel_dp</a>);</td></tr>
<tr><th id="882">882</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_config" title='drm_dsc_config' data-ref="drm_dsc_config" data-ref-filename="drm_dsc_config">drm_dsc_config</a> *<dfn class="local col9 decl" id="29vdsc_cfg" title='vdsc_cfg' data-type='const struct drm_dsc_config *' data-ref="29vdsc_cfg" data-ref-filename="29vdsc_cfg">vdsc_cfg</dfn> = &amp;<a class="local col6 ref" href="#26crtc_state" title='crtc_state' data-ref="26crtc_state" data-ref-filename="26crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dp_dsc_cfg" title='intel_crtc_state::dp_dsc_cfg' data-ref="intel_crtc_state::dp_dsc_cfg" data-ref-filename="intel_crtc_state..dp_dsc_cfg">dp_dsc_cfg</a>;</td></tr>
<tr><th id="883">883</th><td>	<b>struct</b> <a class="type" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_pps_infoframe" title='drm_dsc_pps_infoframe' data-ref="drm_dsc_pps_infoframe" data-ref-filename="drm_dsc_pps_infoframe">drm_dsc_pps_infoframe</a> <dfn class="local col0 decl" id="30dp_dsc_pps_sdp" title='dp_dsc_pps_sdp' data-type='struct drm_dsc_pps_infoframe' data-ref="30dp_dsc_pps_sdp" data-ref-filename="30dp_dsc_pps_sdp">dp_dsc_pps_sdp</dfn>;</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td>	<i>/* Prepare DP SDP PPS header as per DP 1.4 spec, Table 2-123 */</i></td></tr>
<tr><th id="886">886</th><td>	<a class="ref fn" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_dp_pps_header_init" title='drm_dsc_dp_pps_header_init' data-ref="drm_dsc_dp_pps_header_init" data-ref-filename="drm_dsc_dp_pps_header_init">drm_dsc_dp_pps_header_init</a>(&amp;<a class="local col0 ref" href="#30dp_dsc_pps_sdp" title='dp_dsc_pps_sdp' data-ref="30dp_dsc_pps_sdp" data-ref-filename="30dp_dsc_pps_sdp">dp_dsc_pps_sdp</a>.<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_pps_infoframe::pps_header" title='drm_dsc_pps_infoframe::pps_header' data-ref="drm_dsc_pps_infoframe::pps_header" data-ref-filename="drm_dsc_pps_infoframe..pps_header">pps_header</a>);</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>	<i>/* Fill the PPS payload bytes as per DSC spec 1.2 Table 4-1 */</i></td></tr>
<tr><th id="889">889</th><td>	<a class="ref fn" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_pps_payload_pack" title='drm_dsc_pps_payload_pack' data-ref="drm_dsc_pps_payload_pack" data-ref-filename="drm_dsc_pps_payload_pack">drm_dsc_pps_payload_pack</a>(&amp;<a class="local col0 ref" href="#30dp_dsc_pps_sdp" title='dp_dsc_pps_sdp' data-ref="30dp_dsc_pps_sdp" data-ref-filename="30dp_dsc_pps_sdp">dp_dsc_pps_sdp</a>.<a class="ref field" href="../../../../../include/drm/drm_dsc.h.html#drm_dsc_pps_infoframe::pps_payload" title='drm_dsc_pps_infoframe::pps_payload' data-ref="drm_dsc_pps_infoframe::pps_payload" data-ref-filename="drm_dsc_pps_infoframe..pps_payload">pps_payload</a>, <a class="local col9 ref" href="#29vdsc_cfg" title='vdsc_cfg' data-ref="29vdsc_cfg" data-ref-filename="29vdsc_cfg">vdsc_cfg</a>);</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>	<a class="local col8 ref" href="#28intel_dig_port" title='intel_dig_port' data-ref="28intel_dig_port" data-ref-filename="28intel_dig_port">intel_dig_port</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_digital_port::write_infoframe" title='intel_digital_port::write_infoframe' data-ref="intel_digital_port::write_infoframe" data-ref-filename="intel_digital_port..write_infoframe">write_infoframe</a>(<a class="local col5 ref" href="#25encoder" title='encoder' data-ref="25encoder" data-ref-filename="25encoder">encoder</a>, <a class="local col6 ref" href="#26crtc_state" title='crtc_state' data-ref="26crtc_state" data-ref-filename="26crtc_state">crtc_state</a>,</td></tr>
<tr><th id="892">892</th><td>					<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#1072" title="0x10" data-ref="_M/DP_SDP_PPS">DP_SDP_PPS</a>, &amp;<a class="local col0 ref" href="#30dp_dsc_pps_sdp" title='dp_dsc_pps_sdp' data-ref="30dp_dsc_pps_sdp" data-ref-filename="30dp_dsc_pps_sdp">dp_dsc_pps_sdp</a>,</td></tr>
<tr><th id="893">893</th><td>					<b>sizeof</b>(<a class="local col0 ref" href="#30dp_dsc_pps_sdp" title='dp_dsc_pps_sdp' data-ref="30dp_dsc_pps_sdp" data-ref-filename="30dp_dsc_pps_sdp">dp_dsc_pps_sdp</a>));</td></tr>
<tr><th id="894">894</th><td>}</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td><em>void</em> <dfn class="decl def fn" id="intel_dsc_enable" title='intel_dsc_enable' data-ref="intel_dsc_enable" data-ref-filename="intel_dsc_enable">intel_dsc_enable</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_encoder" title='intel_encoder' data-ref="intel_encoder" data-ref-filename="intel_encoder">intel_encoder</a> *<dfn class="local col1 decl" id="31encoder" title='encoder' data-type='struct intel_encoder *' data-ref="31encoder" data-ref-filename="31encoder">encoder</dfn>,</td></tr>
<tr><th id="897">897</th><td>		      <em>const</em> <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col2 decl" id="32crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="32crtc_state" data-ref-filename="32crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="898">898</th><td>{</td></tr>
<tr><th id="899">899</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col3 decl" id="33crtc" title='crtc' data-type='struct intel_crtc *' data-ref="33crtc" data-ref-filename="33crtc">crtc</dfn> = <a class="macro" href="../intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_899(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_899(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col2 ref" href="#32crtc_state" title='crtc_state' data-ref="32crtc_state" data-ref-filename="32crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="900">900</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="34dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="34dev_priv" data-ref-filename="34dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col1 ref" href="#31encoder" title='encoder' data-ref="31encoder" data-ref-filename="31encoder">encoder</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_encoder::base" title='intel_encoder::base' data-ref="intel_encoder::base" data-ref-filename="intel_encoder..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_encoder.h.html#drm_encoder::dev" title='drm_encoder::dev' data-ref="drm_encoder::dev" data-ref-filename="drm_encoder..dev">dev</a>);</td></tr>
<tr><th id="901">901</th><td>	<b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col5 decl" id="35pipe" title='pipe' data-type='enum pipe' data-ref="35pipe" data-ref-filename="35pipe">pipe</dfn> = <a class="local col3 ref" href="#33crtc" title='crtc' data-ref="33crtc" data-ref-filename="33crtc">crtc</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="902">902</th><td>	<a class="typedef" href="../i915_reg.h.html#i915_reg_t" title='i915_reg_t' data-type='struct i915_reg_t' data-ref="i915_reg_t" data-ref-filename="i915_reg_t">i915_reg_t</a> <dfn class="local col6 decl" id="36dss_ctl1_reg" title='dss_ctl1_reg' data-type='i915_reg_t' data-ref="36dss_ctl1_reg" data-ref-filename="36dss_ctl1_reg">dss_ctl1_reg</dfn>, <dfn class="local col7 decl" id="37dss_ctl2_reg" title='dss_ctl2_reg' data-type='i915_reg_t' data-ref="37dss_ctl2_reg" data-ref-filename="37dss_ctl2_reg">dss_ctl2_reg</dfn>;</td></tr>
<tr><th id="903">903</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="38dss_ctl1_val" title='dss_ctl1_val' data-type='u32' data-ref="38dss_ctl1_val" data-ref-filename="38dss_ctl1_val">dss_ctl1_val</dfn> = <var>0</var>;</td></tr>
<tr><th id="904">904</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="39dss_ctl2_val" title='dss_ctl2_val' data-type='u32' data-ref="39dss_ctl2_val" data-ref-filename="39dss_ctl2_val">dss_ctl2_val</dfn> = <var>0</var>;</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>	<b>if</b> (!<a class="local col2 ref" href="#32crtc_state" title='crtc_state' data-ref="32crtc_state" data-ref-filename="32crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::compression_enable" title='intel_crtc_state::(anonymous struct)::compression_enable' data-ref="intel_crtc_state::(anonymous)::compression_enable" data-ref-filename="intel_crtc_state..(anonymous)..compression_enable">compression_enable</a>)</td></tr>
<tr><th id="907">907</th><td>		<b>return</b>;</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>	<i>/* Enable Power wells for VDSC/joining */</i></td></tr>
<tr><th id="910">910</th><td>	<a class="ref fn" href="intel_display_power.h.html#intel_display_power_get" title='intel_display_power_get' data-ref="intel_display_power_get" data-ref-filename="intel_display_power_get">intel_display_power_get</a>(<a class="local col4 ref" href="#34dev_priv" title='dev_priv' data-ref="34dev_priv" data-ref-filename="34dev_priv">dev_priv</a>,</td></tr>
<tr><th id="911">911</th><td>				<a class="ref fn" href="#intel_dsc_power_domain" title='intel_dsc_power_domain' data-ref="intel_dsc_power_domain" data-ref-filename="intel_dsc_power_domain">intel_dsc_power_domain</a>(<a class="local col2 ref" href="#32crtc_state" title='crtc_state' data-ref="32crtc_state" data-ref-filename="32crtc_state">crtc_state</a>));</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>	<a class="tu ref fn" href="#intel_configure_pps_for_dsc_encoder" title='intel_configure_pps_for_dsc_encoder' data-use='c' data-ref="intel_configure_pps_for_dsc_encoder" data-ref-filename="intel_configure_pps_for_dsc_encoder">intel_configure_pps_for_dsc_encoder</a>(<a class="local col1 ref" href="#31encoder" title='encoder' data-ref="31encoder" data-ref-filename="31encoder">encoder</a>, <a class="local col2 ref" href="#32crtc_state" title='crtc_state' data-ref="32crtc_state" data-ref-filename="32crtc_state">crtc_state</a>);</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>	<a class="tu ref fn" href="#intel_dp_write_dsc_pps_sdp" title='intel_dp_write_dsc_pps_sdp' data-use='c' data-ref="intel_dp_write_dsc_pps_sdp" data-ref-filename="intel_dp_write_dsc_pps_sdp">intel_dp_write_dsc_pps_sdp</a>(<a class="local col1 ref" href="#31encoder" title='encoder' data-ref="31encoder" data-ref-filename="31encoder">encoder</a>, <a class="local col2 ref" href="#32crtc_state" title='crtc_state' data-ref="32crtc_state" data-ref-filename="32crtc_state">crtc_state</a>);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>	<b>if</b> (<a class="local col2 ref" href="#32crtc_state" title='crtc_state' data-ref="32crtc_state" data-ref-filename="32crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::cpu_transcoder" title='intel_crtc_state::cpu_transcoder' data-ref="intel_crtc_state::cpu_transcoder" data-ref-filename="intel_crtc_state..cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="918">918</th><td>		<a class="local col6 ref" href="#36dss_ctl1_reg" title='dss_ctl1_reg' data-ref="36dss_ctl1_reg" data-ref-filename="36dss_ctl1_reg">dss_ctl1_reg</a> = <a class="macro" href="../i915_reg.h.html#10408" title="((const i915_reg_t){ .reg = (0x67400) })" data-ref="_M/DSS_CTL1">DSS_CTL1</a>;</td></tr>
<tr><th id="919">919</th><td>		<a class="local col7 ref" href="#37dss_ctl2_reg" title='dss_ctl2_reg' data-ref="37dss_ctl2_reg" data-ref-filename="37dss_ctl2_reg">dss_ctl2_reg</a> = <a class="macro" href="../i915_reg.h.html#10419" title="((const i915_reg_t){ .reg = (0x67404) })" data-ref="_M/DSS_CTL2">DSS_CTL2</a>;</td></tr>
<tr><th id="920">920</th><td>	} <b>else</b> {</td></tr>
<tr><th id="921">921</th><td>		<a class="local col6 ref" href="#36dss_ctl1_reg" title='dss_ctl1_reg' data-ref="36dss_ctl1_reg" data-ref-filename="36dss_ctl1_reg">dss_ctl1_reg</a> = <a class="macro" href="../i915_reg.h.html#10427" title="((const i915_reg_t){ .reg = (((0x78200) + ((pipe) - PIPE_B) * ((0x78400) - (0x78200)))) })" data-ref="_M/ICL_PIPE_DSS_CTL1">ICL_PIPE_DSS_CTL1</a>(<a class="local col5 ref" href="#35pipe" title='pipe' data-ref="35pipe" data-ref-filename="35pipe">pipe</a>);</td></tr>
<tr><th id="922">922</th><td>		<a class="local col7 ref" href="#37dss_ctl2_reg" title='dss_ctl2_reg' data-ref="37dss_ctl2_reg" data-ref-filename="37dss_ctl2_reg">dss_ctl2_reg</a> = <a class="macro" href="../i915_reg.h.html#10436" title="((const i915_reg_t){ .reg = (((0x78204) + ((pipe) - PIPE_B) * ((0x78404) - (0x78204)))) })" data-ref="_M/ICL_PIPE_DSS_CTL2">ICL_PIPE_DSS_CTL2</a>(<a class="local col5 ref" href="#35pipe" title='pipe' data-ref="35pipe" data-ref-filename="35pipe">pipe</a>);</td></tr>
<tr><th id="923">923</th><td>	}</td></tr>
<tr><th id="924">924</th><td>	<a class="local col9 ref" href="#39dss_ctl2_val" title='dss_ctl2_val' data-ref="39dss_ctl2_val" data-ref-filename="39dss_ctl2_val">dss_ctl2_val</a> |= <a class="macro" href="../i915_reg.h.html#10420" title="(1 &lt;&lt; 31)" data-ref="_M/LEFT_BRANCH_VDSC_ENABLE">LEFT_BRANCH_VDSC_ENABLE</a>;</td></tr>
<tr><th id="925">925</th><td>	<b>if</b> (<a class="local col2 ref" href="#32crtc_state" title='crtc_state' data-ref="32crtc_state" data-ref-filename="32crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::dsc_split" title='intel_crtc_state::(anonymous struct)::dsc_split' data-ref="intel_crtc_state::(anonymous)::dsc_split" data-ref-filename="intel_crtc_state..(anonymous)..dsc_split">dsc_split</a>) {</td></tr>
<tr><th id="926">926</th><td>		<a class="local col9 ref" href="#39dss_ctl2_val" title='dss_ctl2_val' data-ref="39dss_ctl2_val" data-ref-filename="39dss_ctl2_val">dss_ctl2_val</a> |= <a class="macro" href="../i915_reg.h.html#10421" title="(1 &lt;&lt; 15)" data-ref="_M/RIGHT_BRANCH_VDSC_ENABLE">RIGHT_BRANCH_VDSC_ENABLE</a>;</td></tr>
<tr><th id="927">927</th><td>		<a class="local col8 ref" href="#38dss_ctl1_val" title='dss_ctl1_val' data-ref="38dss_ctl1_val" data-ref-filename="38dss_ctl1_val">dss_ctl1_val</a> |= <a class="macro" href="../i915_reg.h.html#10410" title="(1 &lt;&lt; 30)" data-ref="_M/JOINER_ENABLE">JOINER_ENABLE</a>;</td></tr>
<tr><th id="928">928</th><td>	}</td></tr>
<tr><th id="929">929</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (dss_ctl1_reg), (dss_ctl1_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="local col6 ref" href="#36dss_ctl1_reg" title='dss_ctl1_reg' data-ref="36dss_ctl1_reg" data-ref-filename="36dss_ctl1_reg">dss_ctl1_reg</a>, <a class="local col8 ref" href="#38dss_ctl1_val" title='dss_ctl1_val' data-ref="38dss_ctl1_val" data-ref-filename="38dss_ctl1_val">dss_ctl1_val</a>);</td></tr>
<tr><th id="930">930</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (dss_ctl2_reg), (dss_ctl2_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="local col7 ref" href="#37dss_ctl2_reg" title='dss_ctl2_reg' data-ref="37dss_ctl2_reg" data-ref-filename="37dss_ctl2_reg">dss_ctl2_reg</a>, <a class="local col9 ref" href="#39dss_ctl2_val" title='dss_ctl2_val' data-ref="39dss_ctl2_val" data-ref-filename="39dss_ctl2_val">dss_ctl2_val</a>);</td></tr>
<tr><th id="931">931</th><td>}</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><em>void</em> <dfn class="decl def fn" id="intel_dsc_disable" title='intel_dsc_disable' data-ref="intel_dsc_disable" data-ref-filename="intel_dsc_disable">intel_dsc_disable</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col0 decl" id="40old_crtc_state" title='old_crtc_state' data-type='const struct intel_crtc_state *' data-ref="40old_crtc_state" data-ref-filename="40old_crtc_state">old_crtc_state</dfn>)</td></tr>
<tr><th id="934">934</th><td>{</td></tr>
<tr><th id="935">935</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col1 decl" id="41crtc" title='crtc' data-type='struct intel_crtc *' data-ref="41crtc" data-ref-filename="41crtc">crtc</dfn> = <a class="macro" href="../intel_drv.h.html#1048" title="({ void *__mptr = (void *)(old_crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_935(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(old_crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(old_crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_935(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col0 ref" href="#40old_crtc_state" title='old_crtc_state' data-ref="40old_crtc_state" data-ref-filename="40old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="936">936</th><td>	<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="42dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="42dev_priv" data-ref-filename="42dev_priv">dev_priv</dfn> = <a class="ref fn" href="../i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col1 ref" href="#41crtc" title='crtc' data-ref="41crtc" data-ref-filename="41crtc">crtc</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="937">937</th><td>	<b>enum</b> <a class="type" href="intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col3 decl" id="43pipe" title='pipe' data-type='enum pipe' data-ref="43pipe" data-ref-filename="43pipe">pipe</dfn> = <a class="local col1 ref" href="#41crtc" title='crtc' data-ref="41crtc" data-ref-filename="41crtc">crtc</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="938">938</th><td>	<a class="typedef" href="../i915_reg.h.html#i915_reg_t" title='i915_reg_t' data-type='struct i915_reg_t' data-ref="i915_reg_t" data-ref-filename="i915_reg_t">i915_reg_t</a> <dfn class="local col4 decl" id="44dss_ctl1_reg" title='dss_ctl1_reg' data-type='i915_reg_t' data-ref="44dss_ctl1_reg" data-ref-filename="44dss_ctl1_reg">dss_ctl1_reg</dfn>, <dfn class="local col5 decl" id="45dss_ctl2_reg" title='dss_ctl2_reg' data-type='i915_reg_t' data-ref="45dss_ctl2_reg" data-ref-filename="45dss_ctl2_reg">dss_ctl2_reg</dfn>;</td></tr>
<tr><th id="939">939</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="46dss_ctl1_val" title='dss_ctl1_val' data-type='u32' data-ref="46dss_ctl1_val" data-ref-filename="46dss_ctl1_val">dss_ctl1_val</dfn> = <var>0</var>, <dfn class="local col7 decl" id="47dss_ctl2_val" title='dss_ctl2_val' data-type='u32' data-ref="47dss_ctl2_val" data-ref-filename="47dss_ctl2_val">dss_ctl2_val</dfn> = <var>0</var>;</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>	<b>if</b> (!<a class="local col0 ref" href="#40old_crtc_state" title='old_crtc_state' data-ref="40old_crtc_state" data-ref-filename="40old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::dsc_params" title='intel_crtc_state::dsc_params' data-ref="intel_crtc_state::dsc_params" data-ref-filename="intel_crtc_state..dsc_params">dsc_params</a>.<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::(anonymous)::compression_enable" title='intel_crtc_state::(anonymous struct)::compression_enable' data-ref="intel_crtc_state::(anonymous)::compression_enable" data-ref-filename="intel_crtc_state..(anonymous)..compression_enable">compression_enable</a>)</td></tr>
<tr><th id="942">942</th><td>		<b>return</b>;</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>	<b>if</b> (<a class="local col0 ref" href="#40old_crtc_state" title='old_crtc_state' data-ref="40old_crtc_state" data-ref-filename="40old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_crtc_state::cpu_transcoder" title='intel_crtc_state::cpu_transcoder' data-ref="intel_crtc_state::cpu_transcoder" data-ref-filename="intel_crtc_state..cpu_transcoder">cpu_transcoder</a> == <a class="enum" href="intel_display.h.html#TRANSCODER_EDP" title='TRANSCODER_EDP' data-ref="TRANSCODER_EDP" data-ref-filename="TRANSCODER_EDP">TRANSCODER_EDP</a>) {</td></tr>
<tr><th id="945">945</th><td>		<a class="local col4 ref" href="#44dss_ctl1_reg" title='dss_ctl1_reg' data-ref="44dss_ctl1_reg" data-ref-filename="44dss_ctl1_reg">dss_ctl1_reg</a> = <a class="macro" href="../i915_reg.h.html#10408" title="((const i915_reg_t){ .reg = (0x67400) })" data-ref="_M/DSS_CTL1">DSS_CTL1</a>;</td></tr>
<tr><th id="946">946</th><td>		<a class="local col5 ref" href="#45dss_ctl2_reg" title='dss_ctl2_reg' data-ref="45dss_ctl2_reg" data-ref-filename="45dss_ctl2_reg">dss_ctl2_reg</a> = <a class="macro" href="../i915_reg.h.html#10419" title="((const i915_reg_t){ .reg = (0x67404) })" data-ref="_M/DSS_CTL2">DSS_CTL2</a>;</td></tr>
<tr><th id="947">947</th><td>	} <b>else</b> {</td></tr>
<tr><th id="948">948</th><td>		<a class="local col4 ref" href="#44dss_ctl1_reg" title='dss_ctl1_reg' data-ref="44dss_ctl1_reg" data-ref-filename="44dss_ctl1_reg">dss_ctl1_reg</a> = <a class="macro" href="../i915_reg.h.html#10427" title="((const i915_reg_t){ .reg = (((0x78200) + ((pipe) - PIPE_B) * ((0x78400) - (0x78200)))) })" data-ref="_M/ICL_PIPE_DSS_CTL1">ICL_PIPE_DSS_CTL1</a>(<a class="local col3 ref" href="#43pipe" title='pipe' data-ref="43pipe" data-ref-filename="43pipe">pipe</a>);</td></tr>
<tr><th id="949">949</th><td>		<a class="local col5 ref" href="#45dss_ctl2_reg" title='dss_ctl2_reg' data-ref="45dss_ctl2_reg" data-ref-filename="45dss_ctl2_reg">dss_ctl2_reg</a> = <a class="macro" href="../i915_reg.h.html#10436" title="((const i915_reg_t){ .reg = (((0x78204) + ((pipe) - PIPE_B) * ((0x78404) - (0x78204)))) })" data-ref="_M/ICL_PIPE_DSS_CTL2">ICL_PIPE_DSS_CTL2</a>(<a class="local col3 ref" href="#43pipe" title='pipe' data-ref="43pipe" data-ref-filename="43pipe">pipe</a>);</td></tr>
<tr><th id="950">950</th><td>	}</td></tr>
<tr><th id="951">951</th><td>	<a class="local col6 ref" href="#46dss_ctl1_val" title='dss_ctl1_val' data-ref="46dss_ctl1_val" data-ref-filename="46dss_ctl1_val">dss_ctl1_val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (dss_ctl1_reg))" data-ref="_M/I915_READ">I915_READ</a>(<a class="local col4 ref" href="#44dss_ctl1_reg" title='dss_ctl1_reg' data-ref="44dss_ctl1_reg" data-ref-filename="44dss_ctl1_reg">dss_ctl1_reg</a>);</td></tr>
<tr><th id="952">952</th><td>	<b>if</b> (<a class="local col6 ref" href="#46dss_ctl1_val" title='dss_ctl1_val' data-ref="46dss_ctl1_val" data-ref-filename="46dss_ctl1_val">dss_ctl1_val</a> &amp; <a class="macro" href="../i915_reg.h.html#10410" title="(1 &lt;&lt; 30)" data-ref="_M/JOINER_ENABLE">JOINER_ENABLE</a>)</td></tr>
<tr><th id="953">953</th><td>		<a class="local col6 ref" href="#46dss_ctl1_val" title='dss_ctl1_val' data-ref="46dss_ctl1_val" data-ref-filename="46dss_ctl1_val">dss_ctl1_val</a> &amp;= ~<a class="macro" href="../i915_reg.h.html#10410" title="(1 &lt;&lt; 30)" data-ref="_M/JOINER_ENABLE">JOINER_ENABLE</a>;</td></tr>
<tr><th id="954">954</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (dss_ctl1_reg), (dss_ctl1_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="local col4 ref" href="#44dss_ctl1_reg" title='dss_ctl1_reg' data-ref="44dss_ctl1_reg" data-ref-filename="44dss_ctl1_reg">dss_ctl1_reg</a>, <a class="local col6 ref" href="#46dss_ctl1_val" title='dss_ctl1_val' data-ref="46dss_ctl1_val" data-ref-filename="46dss_ctl1_val">dss_ctl1_val</a>);</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>	<a class="local col7 ref" href="#47dss_ctl2_val" title='dss_ctl2_val' data-ref="47dss_ctl2_val" data-ref-filename="47dss_ctl2_val">dss_ctl2_val</a> = <a class="macro" href="../i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (dss_ctl2_reg))" data-ref="_M/I915_READ">I915_READ</a>(<a class="local col5 ref" href="#45dss_ctl2_reg" title='dss_ctl2_reg' data-ref="45dss_ctl2_reg" data-ref-filename="45dss_ctl2_reg">dss_ctl2_reg</a>);</td></tr>
<tr><th id="957">957</th><td>	<b>if</b> (<a class="local col7 ref" href="#47dss_ctl2_val" title='dss_ctl2_val' data-ref="47dss_ctl2_val" data-ref-filename="47dss_ctl2_val">dss_ctl2_val</a> &amp; <a class="macro" href="../i915_reg.h.html#10420" title="(1 &lt;&lt; 31)" data-ref="_M/LEFT_BRANCH_VDSC_ENABLE">LEFT_BRANCH_VDSC_ENABLE</a> ||</td></tr>
<tr><th id="958">958</th><td>	    <a class="local col7 ref" href="#47dss_ctl2_val" title='dss_ctl2_val' data-ref="47dss_ctl2_val" data-ref-filename="47dss_ctl2_val">dss_ctl2_val</a> &amp; <a class="macro" href="../i915_reg.h.html#10421" title="(1 &lt;&lt; 15)" data-ref="_M/RIGHT_BRANCH_VDSC_ENABLE">RIGHT_BRANCH_VDSC_ENABLE</a>)</td></tr>
<tr><th id="959">959</th><td>		<a class="local col7 ref" href="#47dss_ctl2_val" title='dss_ctl2_val' data-ref="47dss_ctl2_val" data-ref-filename="47dss_ctl2_val">dss_ctl2_val</a> &amp;= ~(<a class="macro" href="../i915_reg.h.html#10420" title="(1 &lt;&lt; 31)" data-ref="_M/LEFT_BRANCH_VDSC_ENABLE">LEFT_BRANCH_VDSC_ENABLE</a> |</td></tr>
<tr><th id="960">960</th><td>				  <a class="macro" href="../i915_reg.h.html#10421" title="(1 &lt;&lt; 15)" data-ref="_M/RIGHT_BRANCH_VDSC_ENABLE">RIGHT_BRANCH_VDSC_ENABLE</a>);</td></tr>
<tr><th id="961">961</th><td>	<a class="macro" href="../i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (dss_ctl2_reg), (dss_ctl2_val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="local col5 ref" href="#45dss_ctl2_reg" title='dss_ctl2_reg' data-ref="45dss_ctl2_reg" data-ref-filename="45dss_ctl2_reg">dss_ctl2_reg</a>, <a class="local col7 ref" href="#47dss_ctl2_val" title='dss_ctl2_val' data-ref="47dss_ctl2_val" data-ref-filename="47dss_ctl2_val">dss_ctl2_val</a>);</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>	<i>/* Disable Power wells for VDSC/joining */</i></td></tr>
<tr><th id="964">964</th><td>	<a class="ref fn" href="intel_display_power.h.html#intel_display_power_put_unchecked" title='intel_display_power_put_unchecked' data-ref="intel_display_power_put_unchecked" data-ref-filename="intel_display_power_put_unchecked">intel_display_power_put_unchecked</a>(<a class="local col2 ref" href="#42dev_priv" title='dev_priv' data-ref="42dev_priv" data-ref-filename="42dev_priv">dev_priv</a>,</td></tr>
<tr><th id="965">965</th><td>					  <a class="ref fn" href="#intel_dsc_power_domain" title='intel_dsc_power_domain' data-ref="intel_dsc_power_domain" data-ref-filename="intel_dsc_power_domain">intel_dsc_power_domain</a>(<a class="local col0 ref" href="#40old_crtc_state" title='old_crtc_state' data-ref="40old_crtc_state" data-ref-filename="40old_crtc_state">old_crtc_state</a>));</td></tr>
<tr><th id="966">966</th><td>}</td></tr>
<tr><th id="967">967</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
