{
  "Top": "eclair",
  "RtlTop": "eclair",
  "RtlPrefix": "",
  "RtlSubPrefix": "eclair_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu13p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_0",
          "name": "input_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_1",
          "name": "input_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_2",
          "name": "input_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_3",
          "name": "input_3",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_0",
          "name": "output_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_0_ap_vld",
          "name": "output_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_1",
          "name": "output_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_1_ap_vld",
          "name": "output_1_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "feedback": {
      "index": "2",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "feedback_0",
          "name": "feedback_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "feedback_1",
          "name": "feedback_1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "zero_grad": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<2> const ",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "zero_grad",
          "name": "zero_grad",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_compile -name_max_length=80"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "eclair"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "26 ~ 165",
    "Latency": "25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "eclair",
    "Version": "1.0",
    "DisplayName": "Eclair",
    "Revision": "2114347456",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_eclair_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/eclair.cpp"],
    "Vhdl": [
      "impl\/vhdl\/eclair_backward_input_4_2_float_s.vhd",
      "impl\/vhdl\/eclair_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/eclair_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/eclair_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/eclair_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/eclair_forward_layer_4_2_Pipeline_ACCUM_O.vhd",
      "impl\/vhdl\/eclair_forward_layer_4_2_s.vhd",
      "impl\/vhdl\/eclair_LUT_B0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_LUT_B1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_LUT_B2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_LUT_B3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_p_hls_fptosi_float_i32.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_0_0_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_0_1_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_0_2_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_0_3_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_1_0_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_1_1_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_1_2_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_1_3_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_2_0_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_2_1_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_2_2_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_2_3_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_3_0_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_3_1_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_3_2_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_0_3_3_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_0_0_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_0_1_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_0_2_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_0_3_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_1_0_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_1_1_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_1_2_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_1_3_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_2_0_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_2_1_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_2_2_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_2_3_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_3_0_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_3_1_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_3_2_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_p_ZL1P_1_3_3_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_sitofp_32ns_32_3_no_dsp_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/eclair.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/eclair_backward_input_4_2_float_s.v",
      "impl\/verilog\/eclair_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/eclair_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/eclair_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/eclair_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/eclair_forward_layer_4_2_Pipeline_ACCUM_O.v",
      "impl\/verilog\/eclair_forward_layer_4_2_s.v",
      "impl\/verilog\/eclair_LUT_B0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_LUT_B1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_LUT_B2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_LUT_B3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_p_hls_fptosi_float_i32.v",
      "impl\/verilog\/eclair_p_ZL1P_0_0_0_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_0_0_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_0_1_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_0_1_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_0_2_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_0_2_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_0_3_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_0_3_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_1_0_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_1_0_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_1_1_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_1_1_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_1_2_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_1_2_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_1_3_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_1_3_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_2_0_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_2_0_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_2_1_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_2_1_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_2_2_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_2_2_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_2_3_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_2_3_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_3_0_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_3_0_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_3_1_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_3_1_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_3_2_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_3_2_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_0_3_3_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_0_3_3_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_0_0_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_0_0_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_0_1_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_0_1_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_0_2_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_0_2_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_0_3_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_0_3_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_1_0_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_1_0_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_1_1_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_1_1_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_1_2_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_1_2_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_1_3_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_1_3_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_2_0_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_2_0_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_2_1_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_2_1_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_2_2_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_2_2_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_2_3_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_2_3_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_3_0_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_3_0_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_3_1_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_3_1_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_3_2_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_3_2_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_p_ZL1P_1_3_3_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_p_ZL1P_1_3_3_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_sitofp_32ns_32_3_no_dsp_1.v",
      "impl\/verilog\/eclair_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/eclair.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/eclair_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/eclair_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/eclair_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/eclair_sitofp_32ns_32_3_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/eclair.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "eclair_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eclair_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eclair_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name eclair_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eclair_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eclair_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eclair_sitofp_32ns_32_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eclair_sitofp_32ns_32_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_0": "DATA"},
      "ports": ["input_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_1": "DATA"},
      "ports": ["input_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_2": "DATA"},
      "ports": ["input_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_3": "DATA"},
      "ports": ["input_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_0": "DATA"},
      "ports": ["output_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_1": "DATA"},
      "ports": ["output_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "feedback_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"feedback_0": "DATA"},
      "ports": ["feedback_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "feedback"
        }]
    },
    "feedback_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"feedback_1": "DATA"},
      "ports": ["feedback_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "feedback"
        }]
    },
    "zero_grad": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "2",
      "portMap": {"zero_grad": "DATA"},
      "ports": ["zero_grad"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "zero_grad"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_0": {
      "dir": "in",
      "width": "32"
    },
    "input_1": {
      "dir": "in",
      "width": "32"
    },
    "input_2": {
      "dir": "in",
      "width": "32"
    },
    "input_3": {
      "dir": "in",
      "width": "32"
    },
    "output_0": {
      "dir": "out",
      "width": "32"
    },
    "output_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "output_1": {
      "dir": "out",
      "width": "32"
    },
    "output_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "feedback_0": {
      "dir": "in",
      "width": "32"
    },
    "feedback_1": {
      "dir": "in",
      "width": "32"
    },
    "zero_grad": {
      "dir": "in",
      "width": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "eclair",
      "BindInstances": "faddfsub_32ns_32ns_32_5_full_dsp_1_U356 LUT_B0_U p_ZL1P_0_0_0_U p_ZL1P_0_0_1_U p_ZL1P_0_0_2_U p_ZL1P_0_0_3_U LUT_B1_U LUT_B2_U LUT_B3_U p_ZL1P_0_1_0_U p_ZL1P_0_1_1_U p_ZL1P_0_1_2_U p_ZL1P_0_1_3_U p_ZL1P_0_2_0_U p_ZL1P_0_2_1_U p_ZL1P_0_2_2_U p_ZL1P_0_2_3_U p_ZL1P_0_3_0_U p_ZL1P_0_3_1_U p_ZL1P_0_3_2_U p_ZL1P_0_3_3_U p_ZL1P_1_0_0_U p_ZL1P_1_0_1_U p_ZL1P_1_0_2_U p_ZL1P_1_0_3_U p_ZL1P_1_1_0_U p_ZL1P_1_1_1_U p_ZL1P_1_1_2_U p_ZL1P_1_1_3_U p_ZL1P_1_2_0_U p_ZL1P_1_2_1_U p_ZL1P_1_2_2_U p_ZL1P_1_2_3_U p_ZL1P_1_3_0_U p_ZL1P_1_3_1_U p_ZL1P_1_3_2_U p_ZL1P_1_3_3_U",
      "Instances": [
        {
          "ModuleName": "forward_layer_4_2_s",
          "InstanceName": "grp_forward_layer_4_2_s_fu_200",
          "BindInstances": "icmp_ln15_fu_1986_p2 icmp_ln15_1_fu_1992_p2 or_ln15_fu_1998_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U111 and_ln15_fu_2004_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U111 and_ln19_fu_2010_p2 sitofp_32ns_32_3_no_dsp_1_U110 icmp_ln15_2_fu_2057_p2 icmp_ln15_3_fu_2063_p2 or_ln15_1_fu_2069_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U111 and_ln15_1_fu_2075_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U111 and_ln19_1_fu_2081_p2 sitofp_32ns_32_3_no_dsp_1_U110 icmp_ln15_4_fu_2128_p2 icmp_ln15_5_fu_2134_p2 or_ln15_2_fu_2140_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U111 and_ln15_2_fu_2146_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U111 and_ln19_2_fu_2152_p2 sitofp_32ns_32_3_no_dsp_1_U110 icmp_ln15_6_fu_2199_p2 icmp_ln15_7_fu_2205_p2 or_ln15_3_fu_2211_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U111 and_ln15_3_fu_2217_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U111 and_ln19_3_fu_2223_p2 sitofp_32ns_32_3_no_dsp_1_U110 add47_fu_2264_p2 add57_fu_2518_p2 add67_fu_2544_p2 add47_1_fu_2298_p2 add57_1_fu_2570_p2 add67_1_fu_2596_p2 add47_2_fu_2324_p2 add57_2_fu_2630_p2 add67_2_fu_2656_p2 add47_3_fu_2350_p2 add57_3_fu_2682_p2 add67_3_fu_2708_p2 sparsemux_9_2_32_1_1_U112 sparsemux_9_2_32_1_1_U113 sparsemux_9_2_32_1_1_U118 sparsemux_9_2_32_1_1_U119 sparsemux_9_2_32_1_1_U128 sparsemux_9_2_32_1_1_U129 sparsemux_9_2_32_1_1_U130 sparsemux_9_2_32_1_1_U131 sparsemux_9_2_32_1_1_U114 sparsemux_9_2_32_1_1_U115 sparsemux_9_2_32_1_1_U120 sparsemux_9_2_32_1_1_U121 sparsemux_9_2_32_1_1_U132 sparsemux_9_2_32_1_1_U133 sparsemux_9_2_32_1_1_U134 sparsemux_9_2_32_1_1_U135 sparsemux_9_2_32_1_1_U116 sparsemux_9_2_32_1_1_U117 sparsemux_9_2_32_1_1_U122 sparsemux_9_2_32_1_1_U123 sparsemux_9_2_32_1_1_U136 sparsemux_9_2_32_1_1_U137 sparsemux_9_2_32_1_1_U138 sparsemux_9_2_32_1_1_U139 sparsemux_9_2_32_1_1_U124 sparsemux_9_2_32_1_1_U125 sparsemux_9_2_32_1_1_U126 sparsemux_9_2_32_1_1_U127 sparsemux_9_2_32_1_1_U140 sparsemux_9_2_32_1_1_U141 sparsemux_9_2_32_1_1_U142 sparsemux_9_2_32_1_1_U143",
          "Instances": [
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1792",
              "BindInstances": "add_ln317_fu_86_p2 sub_ln18_fu_100_p2 select_ln18_fu_110_p3 lshr_ln18_fu_126_p2 shl_ln18_fu_132_p2 val_fu_158_p3 result_1_fu_166_p2 ap_return"
            },
            {
              "ModuleName": "forward_layer_4_2_Pipeline_ACCUM_O",
              "InstanceName": "grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801",
              "BindInstances": "icmp_ln53_fu_675_p2 add_ln53_fu_681_p2 icmp_ln65_fu_687_p2 icmp_ln75_fu_693_p2 select_ln75_fu_699_p3 select_ln75_1_fu_708_p3 select_ln75_2_fu_818_p3 select_ln75_3_fu_836_p3 select_ln75_4_fu_824_p3 select_ln75_5_fu_830_p3 select_ln75_6_fu_842_p3 select_ln75_7_fu_860_p3 select_ln75_8_fu_848_p3 select_ln75_9_fu_854_p3 select_ln75_10_fu_866_p3 select_ln75_11_fu_884_p3 select_ln75_12_fu_872_p3 select_ln75_13_fu_878_p3 select_ln75_14_fu_890_p3 select_ln75_15_fu_896_p3"
            }
          ]
        },
        {
          "ModuleName": "backward_input_4_2_float_s",
          "InstanceName": "grp_backward_input_4_2_float_s_fu_316",
          "BindInstances": "sparsemux_9_2_32_1_1_U270 add_ln113_fu_2191_p2 add_ln114_fu_2212_p2 add_ln115_fu_2233_p2 add_ln113_1_fu_2261_p2 add_ln114_1_fu_2282_p2 add_ln115_1_fu_2295_p2 add_ln113_2_fu_2315_p2 add_ln114_2_fu_2336_p2 add_ln115_2_fu_2349_p2 add_ln113_3_fu_2369_p2 add_ln114_3_fu_2390_p2 add_ln115_3_fu_2403_p2 add_ln113_4_fu_2698_p2 add_ln114_4_fu_2719_p2 add_ln115_4_fu_2732_p2 add_ln113_5_fu_2448_p2 add_ln114_5_fu_2462_p2 add_ln115_5_fu_2484_p2 add_ln113_6_fu_2522_p2 add_ln114_6_fu_2536_p2 add_ln115_6_fu_2558_p2 add_ln113_7_fu_2596_p2 add_ln114_7_fu_2610_p2 add_ln115_7_fu_2632_p2 sparsemux_9_2_32_1_1_U271 sparsemux_9_2_32_1_1_U272 sparsemux_9_2_32_1_1_U273 sparsemux_9_2_32_1_1_U274 sparsemux_9_2_32_1_1_U275 sparsemux_9_2_32_1_1_U286 sparsemux_9_2_32_1_1_U287 sparsemux_9_2_32_1_1_U276 sparsemux_9_2_32_1_1_U277 sparsemux_9_2_32_1_1_U290 sparsemux_9_2_32_1_1_U291 sparsemux_9_2_32_1_1_U278 sparsemux_9_2_32_1_1_U279 sparsemux_9_2_32_1_1_U294 sparsemux_9_2_32_1_1_U295 sparsemux_9_2_32_1_1_U288 sparsemux_9_2_32_1_1_U289 sparsemux_9_2_32_1_1_U298 sparsemux_9_2_32_1_1_U299 sparsemux_9_2_32_1_1_U292 sparsemux_9_2_32_1_1_U293 sparsemux_9_2_32_1_1_U280 sparsemux_9_2_32_1_1_U281 sparsemux_9_2_32_1_1_U296 sparsemux_9_2_32_1_1_U297 sparsemux_9_2_32_1_1_U282 sparsemux_9_2_32_1_1_U283 sparsemux_9_2_32_1_1_U300 sparsemux_9_2_32_1_1_U301 sparsemux_9_2_32_1_1_U284 sparsemux_9_2_32_1_1_U285"
        }
      ]
    },
    "Info": {
      "p_hls_fptosi_float_i32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "forward_layer_4_2_Pipeline_ACCUM_O": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward_layer_4_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backward_input_4_2_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "eclair": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "p_hls_fptosi_float_i32": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.395"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "627",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "forward_layer_4_2_Pipeline_ACCUM_O": {
        "Latency": {
          "LatencyBest": "41",
          "LatencyAvg": "41",
          "LatencyWorst": "41",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.372"
        },
        "Loops": [{
            "Name": "ACCUM_O",
            "TripCount": "2",
            "Latency": "39",
            "PipelineII": "1",
            "PipelineDepth": "39"
          }],
        "Area": {
          "FF": "1201",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "651",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "forward_layer_4_2_s": {
        "Latency": {
          "LatencyBest": "90",
          "LatencyAvg": "114",
          "LatencyWorst": "162",
          "PipelineIIMin": "90",
          "PipelineIIMax": "162",
          "PipelineII": "90 ~ 162",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.627"
        },
        "Area": {
          "FF": "3323",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4295",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "backward_input_4_2_float_s": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "8",
          "PipelineDepth": "18",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.270"
        },
        "Area": {
          "FF": "3275",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4125",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "eclair": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "71",
          "LatencyWorst": "164",
          "PipelineIIMin": "26",
          "PipelineIIMax": "165",
          "PipelineII": "26 ~ 165",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.627"
        },
        "Area": {
          "DSP": "80",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "13564",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "18668",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-14 06:16:36 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
