$date
	Tue Jul  8 18:14:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var parameter 2 % s0 $end
$var parameter 2 & s1 $end
$var parameter 2 ' s2 $end
$var parameter 2 ( s3 $end
$var reg 1 ) data $end
$var reg 2 * ns [1:0] $end
$var reg 1 ! out $end
$var reg 2 + ps [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 +
b0x *
0)
1$
x#
0"
0!
$end
#5
1"
#10
0"
#12
b0 *
0#
#15
1"
0$
#20
0"
#25
1"
#30
0"
#32
b1 *
1#
#35
b10 *
b1 +
1"
#40
0"
#45
b1 *
b10 +
1"
#50
0"
#52
b11 *
0#
#55
b0 *
b11 +
1"
#60
0"
#62
b1 *
1)
1#
#65
b10 *
0)
1!
b1 +
1"
#70
0"
#75
b1 *
0!
b10 +
1"
#80
0"
#82
b11 *
0#
#85
b0 *
b11 +
1"
#90
0"
#95
b0 +
1"
#100
0"
#102
b1 *
1#
#105
b10 *
b1 +
1"
#110
0"
#115
b1 *
b10 +
1"
#120
0"
#122
b11 *
0#
#125
b0 *
b11 +
1"
#130
0"
#132
b1 *
1)
1#
#135
b10 *
0)
1!
b1 +
1"
#140
0"
#145
b1 *
0!
b10 +
1"
#150
0"
#152
b11 *
0#
#155
b0 *
b11 +
1"
#160
0"
#162
b1 *
1)
1#
#165
b10 *
0)
1!
b1 +
1"
#170
0"
#175
b1 *
0!
b10 +
1"
#180
0"
#182
b11 *
0#
#185
b0 *
b11 +
1"
#190
0"
#192
