Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May 16 17:41:46 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RunningBlock_timing_summary_routed.rpt -pb RunningBlock_timing_summary_routed.pb -rpx RunningBlock_timing_summary_routed.rpx -warn_on_violation
| Design       : RunningBlock
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    108         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (108)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (277)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (108)
--------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: u4/pulse_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_clk50mhz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (277)
--------------------------------------------------
 There are 277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.725        0.000                      0                  240        0.142        0.000                      0                  240        4.020        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.725        0.000                      0                  240        0.142        0.000                      0                  240        4.020        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.723ns (30.382%)  route 3.948ns (69.618%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     6.115 f  spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.993     7.108    spi_master_0/count[8]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     7.232 r  spi_master_0/clk_toggles[4]_i_14/O
                         net (fo=1, routed)           0.000     7.232    spi_master_0/clk_toggles[4]_i_14_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.630 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.744    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.972 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.272     9.244    spi_master_0/busy1
    SLICE_X1Y3           LUT3 (Prop_lut3_I0_O)        0.341     9.585 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.683    11.269    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  spi_master_0/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.564    15.047    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  spi_master_0/rx_data_reg[5]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X11Y22         FDRE (Setup_fdre_C_CE)      -0.413    14.993    spi_master_0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[4]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 1.721ns (32.580%)  route 3.561ns (67.420%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     6.115 f  spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.993     7.108    spi_master_0/count[8]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     7.232 r  spi_master_0/clk_toggles[4]_i_14/O
                         net (fo=1, routed)           0.000     7.232    spi_master_0/clk_toggles[4]_i_14_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.630 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.744    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.972 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.113     9.085    spi_master_0/busy1
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.339     9.424 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           1.456    10.880    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X10Y20         SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.567    15.050    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y20         SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/CLK
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X10Y20         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    14.684    spi_master_0/rx_buffer_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.723ns (31.431%)  route 3.759ns (68.569%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     6.115 f  spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.993     7.108    spi_master_0/count[8]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     7.232 r  spi_master_0/clk_toggles[4]_i_14/O
                         net (fo=1, routed)           0.000     7.232    spi_master_0/clk_toggles[4]_i_14_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.630 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.744    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.972 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.272     9.244    spi_master_0/busy1
    SLICE_X1Y3           LUT3 (Prop_lut3_I0_O)        0.341     9.585 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.494    11.079    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  spi_master_0/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.564    15.047    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  spi_master_0/rx_data_reg[6]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.377    15.029    spi_master_0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.723ns (31.443%)  route 3.757ns (68.557%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     6.115 f  spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.993     7.108    spi_master_0/count[8]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     7.232 r  spi_master_0/clk_toggles[4]_i_14/O
                         net (fo=1, routed)           0.000     7.232    spi_master_0/clk_toggles[4]_i_14_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.630 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.744    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.972 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.272     9.244    spi_master_0/busy1
    SLICE_X1Y3           LUT3 (Prop_lut3_I0_O)        0.341     9.585 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.492    11.077    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.567    15.050    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[11]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X10Y19         FDRE (Setup_fdre_C_CE)      -0.377    15.032    spi_master_0/rx_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.723ns (31.443%)  route 3.757ns (68.557%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     6.115 f  spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.993     7.108    spi_master_0/count[8]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     7.232 r  spi_master_0/clk_toggles[4]_i_14/O
                         net (fo=1, routed)           0.000     7.232    spi_master_0/clk_toggles[4]_i_14_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.630 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.744    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.972 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.272     9.244    spi_master_0/busy1
    SLICE_X1Y3           LUT3 (Prop_lut3_I0_O)        0.341     9.585 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.492    11.077    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.567    15.050    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[7]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X10Y19         FDRE (Setup_fdre_C_CE)      -0.377    15.032    spi_master_0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.723ns (31.443%)  route 3.757ns (68.557%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     6.115 f  spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.993     7.108    spi_master_0/count[8]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     7.232 r  spi_master_0/clk_toggles[4]_i_14/O
                         net (fo=1, routed)           0.000     7.232    spi_master_0/clk_toggles[4]_i_14_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.630 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.744    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.972 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.272     9.244    spi_master_0/busy1
    SLICE_X1Y3           LUT3 (Prop_lut3_I0_O)        0.341     9.585 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.492    11.077    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.567    15.050    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X10Y19         FDRE (Setup_fdre_C_CE)      -0.377    15.032    spi_master_0/rx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 1.721ns (31.739%)  route 3.701ns (68.261%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     6.115 f  spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.993     7.108    spi_master_0/count[8]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     7.232 r  spi_master_0/clk_toggles[4]_i_14/O
                         net (fo=1, routed)           0.000     7.232    spi_master_0/clk_toggles[4]_i_14_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.630 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.744    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.972 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.113     9.085    spi_master_0/busy1
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.339     9.424 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           1.595    11.020    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.566    15.049    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X10Y21         FDRE (Setup_fdre_C_CE)      -0.377    15.031    spi_master_0/rx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.721ns (32.352%)  route 3.599ns (67.648%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     6.115 f  spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.993     7.108    spi_master_0/count[8]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     7.232 r  spi_master_0/clk_toggles[4]_i_14/O
                         net (fo=1, routed)           0.000     7.232    spi_master_0/clk_toggles[4]_i_14_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.630 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.744    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.972 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.113     9.085    spi_master_0/busy1
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.339     9.424 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           1.493    10.917    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X11Y18         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.568    15.051    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
                         clock pessimism              0.394    15.445    
                         clock uncertainty           -0.035    15.410    
    SLICE_X11Y18         FDRE (Setup_fdre_C_CE)      -0.413    14.997    spi_master_0/rx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.723ns (32.454%)  route 3.586ns (67.546%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     6.115 f  spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.993     7.108    spi_master_0/count[8]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     7.232 r  spi_master_0/clk_toggles[4]_i_14/O
                         net (fo=1, routed)           0.000     7.232    spi_master_0/clk_toggles[4]_i_14_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.630 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.744    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.972 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.272     9.244    spi_master_0/busy1
    SLICE_X1Y3           LUT3 (Prop_lut3_I0_O)        0.341     9.585 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.321    10.907    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.567    15.050    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[10]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X11Y19         FDRE (Setup_fdre_C_CE)      -0.413    14.996    spi_master_0/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.723ns (32.454%)  route 3.586ns (67.546%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  spi_master_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     6.115 f  spi_master_0/count_reg[8]/Q
                         net (fo=2, routed)           0.993     7.108    spi_master_0/count[8]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     7.232 r  spi_master_0/clk_toggles[4]_i_14/O
                         net (fo=1, routed)           0.000     7.232    spi_master_0/clk_toggles[4]_i_14_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.630 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.744    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.972 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.272     9.244    spi_master_0/busy1
    SLICE_X1Y3           LUT3 (Prop_lut3_I0_O)        0.341     9.585 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.321    10.907    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.567    15.050    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X11Y19         FDRE (Setup_fdre_C_CE)      -0.413    14.996    spi_master_0/rx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  4.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.587     1.534    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  spi_master_0/rx_buffer_reg[10]/Q
                         net (fo=2, routed)           0.099     1.774    spi_master_0/rx_buffer__0[10]
    SLICE_X10Y18         FDRE                                         r  spi_master_0/rx_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.854     2.048    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  spi_master_0/rx_buffer_reg[11]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.085     1.632    spi_master_0/rx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  spi_master_0/rx_buffer_reg[9]/Q
                         net (fo=2, routed)           0.125     1.799    spi_master_0/rx_buffer__0[9]
    SLICE_X11Y18         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.854     2.048    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X11Y18         FDRE (Hold_fdre_C_D)         0.070     1.638    spi_master_0/rx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  spi_master_0/rx_buffer_reg[9]/Q
                         net (fo=2, routed)           0.129     1.803    spi_master_0/rx_buffer__0[9]
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.853     2.047    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
                         clock pessimism             -0.480     1.567    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.066     1.633    spi_master_0/rx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.587     1.534    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  spi_master_0/rx_buffer_reg[10]/Q
                         net (fo=2, routed)           0.123     1.798    spi_master_0/rx_buffer__0[10]
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.853     2.047    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[10]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.070     1.617    spi_master_0/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.557     1.504    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  u_clk50mhz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_clk50mhz/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.777    u_clk50mhz/count[19]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.937 r  u_clk50mhz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.937    u_clk50mhz/count0_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  u_clk50mhz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.976    u_clk50mhz/count0_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.015 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.016    u_clk50mhz/count0_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.070 r  u_clk50mhz/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.070    u_clk50mhz/count0_carry__6_n_7
    SLICE_X52Y50         FDRE                                         r  u_clk50mhz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.823     2.017    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  u_clk50mhz/count_reg[29]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    u_clk50mhz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.916%)  route 0.133ns (23.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.557     1.504    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  u_clk50mhz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_clk50mhz/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.777    u_clk50mhz/count[19]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.937 r  u_clk50mhz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.937    u_clk50mhz/count0_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  u_clk50mhz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.976    u_clk50mhz/count0_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.015 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.016    u_clk50mhz/count0_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.081 r  u_clk50mhz/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.081    u_clk50mhz/count0_carry__6_n_5
    SLICE_X52Y50         FDRE                                         r  u_clk50mhz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.823     2.017    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  u_clk50mhz/count_reg[31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    u_clk50mhz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  spi_master_0/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.124     1.819    spi_master_0/rx_buffer__0[6]
    SLICE_X10Y22         FDRE                                         r  spi_master_0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.850     2.044    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  spi_master_0/rx_data_reg[6]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.059     1.603    spi_master_0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.469ns (77.874%)  route 0.133ns (22.126%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.557     1.504    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  u_clk50mhz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_clk50mhz/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.777    u_clk50mhz/count[19]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.937 r  u_clk50mhz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.937    u_clk50mhz/count0_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  u_clk50mhz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.976    u_clk50mhz/count0_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.015 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.016    u_clk50mhz/count0_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.106 r  u_clk50mhz/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.106    u_clk50mhz/count0_carry__6_n_6
    SLICE_X52Y50         FDRE                                         r  u_clk50mhz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.823     2.017    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  u_clk50mhz/count_reg[30]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    u_clk50mhz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 spi_master_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.291ns (74.558%)  route 0.099ns (25.442%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  spi_master_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.711 r  spi_master_0/count_reg[1]/Q
                         net (fo=2, routed)           0.099     1.810    spi_master_0/count[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.960 r  spi_master_0/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    spi_master_0/count_reg[3]_i_1_n_6
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.893     2.087    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[2]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.134     1.717    spi_master_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 spi_master_0/clk_toggles_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/clk_toggles_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.508%)  route 0.161ns (43.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  spi_master_0/clk_toggles_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.734 r  spi_master_0/clk_toggles_reg[4]/Q
                         net (fo=3, routed)           0.161     1.895    spi_master_0/clk_toggles[4]
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.045     1.940 r  spi_master_0/clk_toggles[4]_i_3/O
                         net (fo=1, routed)           0.000     1.940    spi_master_0/clk_toggles[4]_i_3_n_0
    SLICE_X0Y3           FDRE                                         r  spi_master_0/clk_toggles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.893     2.087    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  spi_master_0/clk_toggles_reg[4]/C
                         clock pessimism             -0.517     1.570    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.121     1.691    spi_master_0/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y3     mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y5     spi_master_0/assert_data_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y3     spi_master_0/clk_toggles_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y3     spi_master_0/clk_toggles_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y3     spi_master_0/clk_toggles_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y3     spi_master_0/clk_toggles_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y3     spi_master_0/clk_toggles_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y5     spi_master_0/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y6     spi_master_0/count_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y20   spi_master_0/rx_buffer_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y20   spi_master_0/rx_buffer_reg[4]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y3     mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y3     mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y5     spi_master_0/assert_data_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y5     spi_master_0/assert_data_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y3     spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y3     spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y3     spi_master_0/clk_toggles_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y3     spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y20   spi_master_0/rx_buffer_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y20   spi_master_0/rx_buffer_reg[4]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y3     mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y3     mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y5     spi_master_0/assert_data_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y5     spi_master_0/assert_data_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y3     spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y3     spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y3     spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y3     spi_master_0/clk_toggles_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           291 Endpoints
Min Delay           291 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.488ns  (logic 14.021ns (28.332%)  route 35.467ns (71.668%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hcount_reg[1]/Q
                         net (fo=113, routed)         3.699     4.155    hcount_reg_n_0_[1]
    SLICE_X78Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.811 r  red_OBUF[3]_inst_i_3044/CO[3]
                         net (fo=1, routed)           0.000     4.811    red_OBUF[3]_inst_i_3044_n_0
    SLICE_X78Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  red_OBUF[3]_inst_i_3046/CO[3]
                         net (fo=1, routed)           0.000     4.925    red_OBUF[3]_inst_i_3046_n_0
    SLICE_X78Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  red_OBUF[3]_inst_i_3061/CO[3]
                         net (fo=1, routed)           0.000     5.039    red_OBUF[3]_inst_i_3061_n_0
    SLICE_X78Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  red_OBUF[3]_inst_i_3055/CO[3]
                         net (fo=1, routed)           0.000     5.153    red_OBUF[3]_inst_i_3055_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  red_OBUF[3]_inst_i_1699/CO[3]
                         net (fo=1, routed)           0.000     5.267    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  red_OBUF[3]_inst_i_800/CO[3]
                         net (fo=1, routed)           0.000     5.381    red_OBUF[3]_inst_i_800_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  red_OBUF[3]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.000     5.495    red_OBUF[3]_inst_i_352_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.734 r  red_OBUF[3]_inst_i_118/O[2]
                         net (fo=364, routed)         5.388    11.121    red_OBUF[3]_inst_i_118_n_5
    SLICE_X91Y15         LUT3 (Prop_lut3_I1_O)        0.328    11.449 f  red_OBUF[3]_inst_i_3062/O
                         net (fo=12, routed)          1.729    13.178    red_OBUF[3]_inst_i_3062_n_0
    SLICE_X80Y13         LUT6 (Prop_lut6_I3_O)        0.326    13.504 r  red_OBUF[3]_inst_i_1641/O
                         net (fo=4, routed)           1.014    14.518    red_OBUF[3]_inst_i_1641_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.642 r  red_OBUF[3]_inst_i_4661/O
                         net (fo=1, routed)           0.000    14.642    red_OBUF[3]_inst_i_4661_n_0
    SLICE_X86Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.155 r  red_OBUF[3]_inst_i_3142/CO[3]
                         net (fo=1, routed)           0.000    15.155    red_OBUF[3]_inst_i_3142_n_0
    SLICE_X86Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.272 r  red_OBUF[3]_inst_i_1744/CO[3]
                         net (fo=1, routed)           0.000    15.272    red_OBUF[3]_inst_i_1744_n_0
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.389 r  red_OBUF[3]_inst_i_3050/CO[3]
                         net (fo=1, routed)           0.000    15.389    red_OBUF[3]_inst_i_3050_n_0
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.506 r  red_OBUF[3]_inst_i_3048/CO[3]
                         net (fo=1, routed)           0.000    15.506    red_OBUF[3]_inst_i_3048_n_0
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.623 r  red_OBUF[3]_inst_i_3076/CO[3]
                         net (fo=1, routed)           0.000    15.623    red_OBUF[3]_inst_i_3076_n_0
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.877 f  red_OBUF[3]_inst_i_4643/CO[0]
                         net (fo=40, routed)          1.290    17.167    red_OBUF[3]_inst_i_4643_n_3
    SLICE_X90Y16         LUT6 (Prop_lut6_I5_O)        0.367    17.534 r  red_OBUF[3]_inst_i_8376/O
                         net (fo=2, routed)           1.178    18.713    red_OBUF[3]_inst_i_8376_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I0_O)        0.124    18.837 r  red_OBUF[3]_inst_i_8380/O
                         net (fo=1, routed)           0.000    18.837    red_OBUF[3]_inst_i_8380_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.235 r  red_OBUF[3]_inst_i_7406/CO[3]
                         net (fo=1, routed)           0.000    19.235    red_OBUF[3]_inst_i_7406_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.474 r  red_OBUF[3]_inst_i_6117/O[2]
                         net (fo=3, routed)           1.485    20.958    red_OBUF[3]_inst_i_6117_n_5
    SLICE_X90Y18         LUT3 (Prop_lut3_I2_O)        0.302    21.260 r  red_OBUF[3]_inst_i_6120/O
                         net (fo=2, routed)           0.856    22.117    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X90Y18         LUT5 (Prop_lut5_I0_O)        0.153    22.270 r  red_OBUF[3]_inst_i_4603/O
                         net (fo=2, routed)           0.909    23.178    red_OBUF[3]_inst_i_4603_n_0
    SLICE_X88Y18         LUT6 (Prop_lut6_I0_O)        0.331    23.509 r  red_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           0.000    23.509    red_OBUF[3]_inst_i_4607_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.059 r  red_OBUF[3]_inst_i_3099/CO[3]
                         net (fo=1, routed)           0.000    24.059    red_OBUF[3]_inst_i_3099_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.173 r  red_OBUF[3]_inst_i_1720/CO[3]
                         net (fo=1, routed)           0.000    24.173    red_OBUF[3]_inst_i_1720_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.395 r  red_OBUF[3]_inst_i_819/O[0]
                         net (fo=3, routed)           0.964    25.360    red_OBUF[3]_inst_i_819_n_7
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.299    25.659 r  red_OBUF[3]_inst_i_1719/O
                         net (fo=1, routed)           0.000    25.659    red_OBUF[3]_inst_i_1719_n_0
    SLICE_X83Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.191 r  red_OBUF[3]_inst_i_815/CO[3]
                         net (fo=1, routed)           0.000    26.191    red_OBUF[3]_inst_i_815_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.525 r  red_OBUF[3]_inst_i_359/O[1]
                         net (fo=3, routed)           0.843    27.368    red_OBUF[3]_inst_i_359_n_6
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.303    27.671 r  red_OBUF[3]_inst_i_807/O
                         net (fo=1, routed)           0.520    28.191    red_OBUF[3]_inst_i_807_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.589 r  red_OBUF[3]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    28.589    red_OBUF[3]_inst_i_356_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.860 f  red_OBUF[3]_inst_i_119/CO[0]
                         net (fo=2, routed)           0.607    29.467    red_OBUF[3]_inst_i_119_n_3
    SLICE_X81Y20         LUT5 (Prop_lut5_I0_O)        0.373    29.840 r  red_OBUF[3]_inst_i_116/O
                         net (fo=3, routed)           0.465    30.304    red_OBUF[3]_inst_i_116_n_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I4_O)        0.124    30.428 f  red_OBUF[3]_inst_i_2606/O
                         net (fo=1, routed)           1.714    32.143    red_OBUF[3]_inst_i_2606_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124    32.267 f  red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.844    33.110    red_OBUF[3]_inst_i_1431_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    33.234 r  red_OBUF[3]_inst_i_680/O
                         net (fo=1, routed)           1.375    34.609    red_OBUF[3]_inst_i_680_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I3_O)        0.124    34.733 r  red_OBUF[3]_inst_i_286/O
                         net (fo=2, routed)           1.687    36.420    red_OBUF[3]_inst_i_286_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124    36.544 r  green_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.249    37.794    green_OBUF[3]_inst_i_15_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    37.918 r  green_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.033    38.951    green_OBUF[3]_inst_i_8_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I1_O)        0.124    39.075 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.810    39.885    green_OBUF[3]_inst_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.124    40.009 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.194    41.203    green_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    41.327 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.614    45.941    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    49.488 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.488    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.356ns  (logic 14.031ns (28.427%)  route 35.326ns (71.573%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hcount_reg[1]/Q
                         net (fo=113, routed)         3.699     4.155    hcount_reg_n_0_[1]
    SLICE_X78Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.811 r  red_OBUF[3]_inst_i_3044/CO[3]
                         net (fo=1, routed)           0.000     4.811    red_OBUF[3]_inst_i_3044_n_0
    SLICE_X78Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  red_OBUF[3]_inst_i_3046/CO[3]
                         net (fo=1, routed)           0.000     4.925    red_OBUF[3]_inst_i_3046_n_0
    SLICE_X78Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  red_OBUF[3]_inst_i_3061/CO[3]
                         net (fo=1, routed)           0.000     5.039    red_OBUF[3]_inst_i_3061_n_0
    SLICE_X78Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  red_OBUF[3]_inst_i_3055/CO[3]
                         net (fo=1, routed)           0.000     5.153    red_OBUF[3]_inst_i_3055_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  red_OBUF[3]_inst_i_1699/CO[3]
                         net (fo=1, routed)           0.000     5.267    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  red_OBUF[3]_inst_i_800/CO[3]
                         net (fo=1, routed)           0.000     5.381    red_OBUF[3]_inst_i_800_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  red_OBUF[3]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.000     5.495    red_OBUF[3]_inst_i_352_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.734 r  red_OBUF[3]_inst_i_118/O[2]
                         net (fo=364, routed)         5.388    11.121    red_OBUF[3]_inst_i_118_n_5
    SLICE_X91Y15         LUT3 (Prop_lut3_I1_O)        0.328    11.449 f  red_OBUF[3]_inst_i_3062/O
                         net (fo=12, routed)          1.729    13.178    red_OBUF[3]_inst_i_3062_n_0
    SLICE_X80Y13         LUT6 (Prop_lut6_I3_O)        0.326    13.504 r  red_OBUF[3]_inst_i_1641/O
                         net (fo=4, routed)           1.014    14.518    red_OBUF[3]_inst_i_1641_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.642 r  red_OBUF[3]_inst_i_4661/O
                         net (fo=1, routed)           0.000    14.642    red_OBUF[3]_inst_i_4661_n_0
    SLICE_X86Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.155 r  red_OBUF[3]_inst_i_3142/CO[3]
                         net (fo=1, routed)           0.000    15.155    red_OBUF[3]_inst_i_3142_n_0
    SLICE_X86Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.272 r  red_OBUF[3]_inst_i_1744/CO[3]
                         net (fo=1, routed)           0.000    15.272    red_OBUF[3]_inst_i_1744_n_0
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.389 r  red_OBUF[3]_inst_i_3050/CO[3]
                         net (fo=1, routed)           0.000    15.389    red_OBUF[3]_inst_i_3050_n_0
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.506 r  red_OBUF[3]_inst_i_3048/CO[3]
                         net (fo=1, routed)           0.000    15.506    red_OBUF[3]_inst_i_3048_n_0
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.623 r  red_OBUF[3]_inst_i_3076/CO[3]
                         net (fo=1, routed)           0.000    15.623    red_OBUF[3]_inst_i_3076_n_0
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.877 f  red_OBUF[3]_inst_i_4643/CO[0]
                         net (fo=40, routed)          1.290    17.167    red_OBUF[3]_inst_i_4643_n_3
    SLICE_X90Y16         LUT6 (Prop_lut6_I5_O)        0.367    17.534 r  red_OBUF[3]_inst_i_8376/O
                         net (fo=2, routed)           1.178    18.713    red_OBUF[3]_inst_i_8376_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I0_O)        0.124    18.837 r  red_OBUF[3]_inst_i_8380/O
                         net (fo=1, routed)           0.000    18.837    red_OBUF[3]_inst_i_8380_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.235 r  red_OBUF[3]_inst_i_7406/CO[3]
                         net (fo=1, routed)           0.000    19.235    red_OBUF[3]_inst_i_7406_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.474 r  red_OBUF[3]_inst_i_6117/O[2]
                         net (fo=3, routed)           1.485    20.958    red_OBUF[3]_inst_i_6117_n_5
    SLICE_X90Y18         LUT3 (Prop_lut3_I2_O)        0.302    21.260 r  red_OBUF[3]_inst_i_6120/O
                         net (fo=2, routed)           0.856    22.117    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X90Y18         LUT5 (Prop_lut5_I0_O)        0.153    22.270 r  red_OBUF[3]_inst_i_4603/O
                         net (fo=2, routed)           0.909    23.178    red_OBUF[3]_inst_i_4603_n_0
    SLICE_X88Y18         LUT6 (Prop_lut6_I0_O)        0.331    23.509 r  red_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           0.000    23.509    red_OBUF[3]_inst_i_4607_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.059 r  red_OBUF[3]_inst_i_3099/CO[3]
                         net (fo=1, routed)           0.000    24.059    red_OBUF[3]_inst_i_3099_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.173 r  red_OBUF[3]_inst_i_1720/CO[3]
                         net (fo=1, routed)           0.000    24.173    red_OBUF[3]_inst_i_1720_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.395 r  red_OBUF[3]_inst_i_819/O[0]
                         net (fo=3, routed)           0.964    25.360    red_OBUF[3]_inst_i_819_n_7
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.299    25.659 r  red_OBUF[3]_inst_i_1719/O
                         net (fo=1, routed)           0.000    25.659    red_OBUF[3]_inst_i_1719_n_0
    SLICE_X83Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.191 r  red_OBUF[3]_inst_i_815/CO[3]
                         net (fo=1, routed)           0.000    26.191    red_OBUF[3]_inst_i_815_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.525 r  red_OBUF[3]_inst_i_359/O[1]
                         net (fo=3, routed)           0.843    27.368    red_OBUF[3]_inst_i_359_n_6
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.303    27.671 r  red_OBUF[3]_inst_i_807/O
                         net (fo=1, routed)           0.520    28.191    red_OBUF[3]_inst_i_807_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.589 r  red_OBUF[3]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    28.589    red_OBUF[3]_inst_i_356_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.860 f  red_OBUF[3]_inst_i_119/CO[0]
                         net (fo=2, routed)           0.607    29.467    red_OBUF[3]_inst_i_119_n_3
    SLICE_X81Y20         LUT5 (Prop_lut5_I0_O)        0.373    29.840 r  red_OBUF[3]_inst_i_116/O
                         net (fo=3, routed)           0.465    30.304    red_OBUF[3]_inst_i_116_n_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I4_O)        0.124    30.428 f  red_OBUF[3]_inst_i_2606/O
                         net (fo=1, routed)           1.714    32.143    red_OBUF[3]_inst_i_2606_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124    32.267 f  red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.844    33.110    red_OBUF[3]_inst_i_1431_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    33.234 r  red_OBUF[3]_inst_i_680/O
                         net (fo=1, routed)           1.375    34.609    red_OBUF[3]_inst_i_680_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I3_O)        0.124    34.733 r  red_OBUF[3]_inst_i_286/O
                         net (fo=2, routed)           1.687    36.420    red_OBUF[3]_inst_i_286_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124    36.544 r  green_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.249    37.794    green_OBUF[3]_inst_i_15_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    37.918 r  green_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.033    38.951    green_OBUF[3]_inst_i_8_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I1_O)        0.124    39.075 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.810    39.885    green_OBUF[3]_inst_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.124    40.009 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.194    41.203    green_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    41.327 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.473    45.800    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    49.356 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.356    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.330ns  (logic 14.021ns (28.423%)  route 35.309ns (71.577%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hcount_reg[1]/Q
                         net (fo=113, routed)         3.699     4.155    hcount_reg_n_0_[1]
    SLICE_X78Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.811 r  red_OBUF[3]_inst_i_3044/CO[3]
                         net (fo=1, routed)           0.000     4.811    red_OBUF[3]_inst_i_3044_n_0
    SLICE_X78Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  red_OBUF[3]_inst_i_3046/CO[3]
                         net (fo=1, routed)           0.000     4.925    red_OBUF[3]_inst_i_3046_n_0
    SLICE_X78Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  red_OBUF[3]_inst_i_3061/CO[3]
                         net (fo=1, routed)           0.000     5.039    red_OBUF[3]_inst_i_3061_n_0
    SLICE_X78Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  red_OBUF[3]_inst_i_3055/CO[3]
                         net (fo=1, routed)           0.000     5.153    red_OBUF[3]_inst_i_3055_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  red_OBUF[3]_inst_i_1699/CO[3]
                         net (fo=1, routed)           0.000     5.267    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  red_OBUF[3]_inst_i_800/CO[3]
                         net (fo=1, routed)           0.000     5.381    red_OBUF[3]_inst_i_800_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  red_OBUF[3]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.000     5.495    red_OBUF[3]_inst_i_352_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.734 r  red_OBUF[3]_inst_i_118/O[2]
                         net (fo=364, routed)         5.388    11.121    red_OBUF[3]_inst_i_118_n_5
    SLICE_X91Y15         LUT3 (Prop_lut3_I1_O)        0.328    11.449 f  red_OBUF[3]_inst_i_3062/O
                         net (fo=12, routed)          1.729    13.178    red_OBUF[3]_inst_i_3062_n_0
    SLICE_X80Y13         LUT6 (Prop_lut6_I3_O)        0.326    13.504 r  red_OBUF[3]_inst_i_1641/O
                         net (fo=4, routed)           1.014    14.518    red_OBUF[3]_inst_i_1641_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.642 r  red_OBUF[3]_inst_i_4661/O
                         net (fo=1, routed)           0.000    14.642    red_OBUF[3]_inst_i_4661_n_0
    SLICE_X86Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.155 r  red_OBUF[3]_inst_i_3142/CO[3]
                         net (fo=1, routed)           0.000    15.155    red_OBUF[3]_inst_i_3142_n_0
    SLICE_X86Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.272 r  red_OBUF[3]_inst_i_1744/CO[3]
                         net (fo=1, routed)           0.000    15.272    red_OBUF[3]_inst_i_1744_n_0
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.389 r  red_OBUF[3]_inst_i_3050/CO[3]
                         net (fo=1, routed)           0.000    15.389    red_OBUF[3]_inst_i_3050_n_0
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.506 r  red_OBUF[3]_inst_i_3048/CO[3]
                         net (fo=1, routed)           0.000    15.506    red_OBUF[3]_inst_i_3048_n_0
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.623 r  red_OBUF[3]_inst_i_3076/CO[3]
                         net (fo=1, routed)           0.000    15.623    red_OBUF[3]_inst_i_3076_n_0
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.877 f  red_OBUF[3]_inst_i_4643/CO[0]
                         net (fo=40, routed)          1.290    17.167    red_OBUF[3]_inst_i_4643_n_3
    SLICE_X90Y16         LUT6 (Prop_lut6_I5_O)        0.367    17.534 r  red_OBUF[3]_inst_i_8376/O
                         net (fo=2, routed)           1.178    18.713    red_OBUF[3]_inst_i_8376_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I0_O)        0.124    18.837 r  red_OBUF[3]_inst_i_8380/O
                         net (fo=1, routed)           0.000    18.837    red_OBUF[3]_inst_i_8380_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.235 r  red_OBUF[3]_inst_i_7406/CO[3]
                         net (fo=1, routed)           0.000    19.235    red_OBUF[3]_inst_i_7406_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.474 r  red_OBUF[3]_inst_i_6117/O[2]
                         net (fo=3, routed)           1.485    20.958    red_OBUF[3]_inst_i_6117_n_5
    SLICE_X90Y18         LUT3 (Prop_lut3_I2_O)        0.302    21.260 r  red_OBUF[3]_inst_i_6120/O
                         net (fo=2, routed)           0.856    22.117    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X90Y18         LUT5 (Prop_lut5_I0_O)        0.153    22.270 r  red_OBUF[3]_inst_i_4603/O
                         net (fo=2, routed)           0.909    23.178    red_OBUF[3]_inst_i_4603_n_0
    SLICE_X88Y18         LUT6 (Prop_lut6_I0_O)        0.331    23.509 r  red_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           0.000    23.509    red_OBUF[3]_inst_i_4607_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.059 r  red_OBUF[3]_inst_i_3099/CO[3]
                         net (fo=1, routed)           0.000    24.059    red_OBUF[3]_inst_i_3099_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.173 r  red_OBUF[3]_inst_i_1720/CO[3]
                         net (fo=1, routed)           0.000    24.173    red_OBUF[3]_inst_i_1720_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.395 r  red_OBUF[3]_inst_i_819/O[0]
                         net (fo=3, routed)           0.964    25.360    red_OBUF[3]_inst_i_819_n_7
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.299    25.659 r  red_OBUF[3]_inst_i_1719/O
                         net (fo=1, routed)           0.000    25.659    red_OBUF[3]_inst_i_1719_n_0
    SLICE_X83Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.191 r  red_OBUF[3]_inst_i_815/CO[3]
                         net (fo=1, routed)           0.000    26.191    red_OBUF[3]_inst_i_815_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.525 r  red_OBUF[3]_inst_i_359/O[1]
                         net (fo=3, routed)           0.843    27.368    red_OBUF[3]_inst_i_359_n_6
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.303    27.671 r  red_OBUF[3]_inst_i_807/O
                         net (fo=1, routed)           0.520    28.191    red_OBUF[3]_inst_i_807_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.589 r  red_OBUF[3]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    28.589    red_OBUF[3]_inst_i_356_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.860 f  red_OBUF[3]_inst_i_119/CO[0]
                         net (fo=2, routed)           0.607    29.467    red_OBUF[3]_inst_i_119_n_3
    SLICE_X81Y20         LUT5 (Prop_lut5_I0_O)        0.373    29.840 r  red_OBUF[3]_inst_i_116/O
                         net (fo=3, routed)           0.465    30.304    red_OBUF[3]_inst_i_116_n_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I4_O)        0.124    30.428 f  red_OBUF[3]_inst_i_2606/O
                         net (fo=1, routed)           1.714    32.143    red_OBUF[3]_inst_i_2606_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124    32.267 f  red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.844    33.110    red_OBUF[3]_inst_i_1431_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    33.234 r  red_OBUF[3]_inst_i_680/O
                         net (fo=1, routed)           1.375    34.609    red_OBUF[3]_inst_i_680_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I3_O)        0.124    34.733 r  red_OBUF[3]_inst_i_286/O
                         net (fo=2, routed)           1.687    36.420    red_OBUF[3]_inst_i_286_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124    36.544 r  green_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.249    37.794    green_OBUF[3]_inst_i_15_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    37.918 r  green_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.033    38.951    green_OBUF[3]_inst_i_8_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I1_O)        0.124    39.075 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.810    39.885    green_OBUF[3]_inst_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.124    40.009 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.194    41.203    green_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    41.327 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.456    45.783    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    49.330 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.330    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.207ns  (logic 14.032ns (28.517%)  route 35.175ns (71.483%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hcount_reg[1]/Q
                         net (fo=113, routed)         3.699     4.155    hcount_reg_n_0_[1]
    SLICE_X78Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.811 r  red_OBUF[3]_inst_i_3044/CO[3]
                         net (fo=1, routed)           0.000     4.811    red_OBUF[3]_inst_i_3044_n_0
    SLICE_X78Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  red_OBUF[3]_inst_i_3046/CO[3]
                         net (fo=1, routed)           0.000     4.925    red_OBUF[3]_inst_i_3046_n_0
    SLICE_X78Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  red_OBUF[3]_inst_i_3061/CO[3]
                         net (fo=1, routed)           0.000     5.039    red_OBUF[3]_inst_i_3061_n_0
    SLICE_X78Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  red_OBUF[3]_inst_i_3055/CO[3]
                         net (fo=1, routed)           0.000     5.153    red_OBUF[3]_inst_i_3055_n_0
    SLICE_X78Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  red_OBUF[3]_inst_i_1699/CO[3]
                         net (fo=1, routed)           0.000     5.267    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X78Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  red_OBUF[3]_inst_i_800/CO[3]
                         net (fo=1, routed)           0.000     5.381    red_OBUF[3]_inst_i_800_n_0
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  red_OBUF[3]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.000     5.495    red_OBUF[3]_inst_i_352_n_0
    SLICE_X78Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.734 r  red_OBUF[3]_inst_i_118/O[2]
                         net (fo=364, routed)         5.388    11.121    red_OBUF[3]_inst_i_118_n_5
    SLICE_X91Y15         LUT3 (Prop_lut3_I1_O)        0.328    11.449 f  red_OBUF[3]_inst_i_3062/O
                         net (fo=12, routed)          1.729    13.178    red_OBUF[3]_inst_i_3062_n_0
    SLICE_X80Y13         LUT6 (Prop_lut6_I3_O)        0.326    13.504 r  red_OBUF[3]_inst_i_1641/O
                         net (fo=4, routed)           1.014    14.518    red_OBUF[3]_inst_i_1641_n_0
    SLICE_X86Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.642 r  red_OBUF[3]_inst_i_4661/O
                         net (fo=1, routed)           0.000    14.642    red_OBUF[3]_inst_i_4661_n_0
    SLICE_X86Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.155 r  red_OBUF[3]_inst_i_3142/CO[3]
                         net (fo=1, routed)           0.000    15.155    red_OBUF[3]_inst_i_3142_n_0
    SLICE_X86Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.272 r  red_OBUF[3]_inst_i_1744/CO[3]
                         net (fo=1, routed)           0.000    15.272    red_OBUF[3]_inst_i_1744_n_0
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.389 r  red_OBUF[3]_inst_i_3050/CO[3]
                         net (fo=1, routed)           0.000    15.389    red_OBUF[3]_inst_i_3050_n_0
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.506 r  red_OBUF[3]_inst_i_3048/CO[3]
                         net (fo=1, routed)           0.000    15.506    red_OBUF[3]_inst_i_3048_n_0
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.623 r  red_OBUF[3]_inst_i_3076/CO[3]
                         net (fo=1, routed)           0.000    15.623    red_OBUF[3]_inst_i_3076_n_0
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.877 f  red_OBUF[3]_inst_i_4643/CO[0]
                         net (fo=40, routed)          1.290    17.167    red_OBUF[3]_inst_i_4643_n_3
    SLICE_X90Y16         LUT6 (Prop_lut6_I5_O)        0.367    17.534 r  red_OBUF[3]_inst_i_8376/O
                         net (fo=2, routed)           1.178    18.713    red_OBUF[3]_inst_i_8376_n_0
    SLICE_X89Y16         LUT6 (Prop_lut6_I0_O)        0.124    18.837 r  red_OBUF[3]_inst_i_8380/O
                         net (fo=1, routed)           0.000    18.837    red_OBUF[3]_inst_i_8380_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.235 r  red_OBUF[3]_inst_i_7406/CO[3]
                         net (fo=1, routed)           0.000    19.235    red_OBUF[3]_inst_i_7406_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.474 r  red_OBUF[3]_inst_i_6117/O[2]
                         net (fo=3, routed)           1.485    20.958    red_OBUF[3]_inst_i_6117_n_5
    SLICE_X90Y18         LUT3 (Prop_lut3_I2_O)        0.302    21.260 r  red_OBUF[3]_inst_i_6120/O
                         net (fo=2, routed)           0.856    22.117    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X90Y18         LUT5 (Prop_lut5_I0_O)        0.153    22.270 r  red_OBUF[3]_inst_i_4603/O
                         net (fo=2, routed)           0.909    23.178    red_OBUF[3]_inst_i_4603_n_0
    SLICE_X88Y18         LUT6 (Prop_lut6_I0_O)        0.331    23.509 r  red_OBUF[3]_inst_i_4607/O
                         net (fo=1, routed)           0.000    23.509    red_OBUF[3]_inst_i_4607_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.059 r  red_OBUF[3]_inst_i_3099/CO[3]
                         net (fo=1, routed)           0.000    24.059    red_OBUF[3]_inst_i_3099_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.173 r  red_OBUF[3]_inst_i_1720/CO[3]
                         net (fo=1, routed)           0.000    24.173    red_OBUF[3]_inst_i_1720_n_0
    SLICE_X88Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.395 r  red_OBUF[3]_inst_i_819/O[0]
                         net (fo=3, routed)           0.964    25.360    red_OBUF[3]_inst_i_819_n_7
    SLICE_X83Y20         LUT2 (Prop_lut2_I0_O)        0.299    25.659 r  red_OBUF[3]_inst_i_1719/O
                         net (fo=1, routed)           0.000    25.659    red_OBUF[3]_inst_i_1719_n_0
    SLICE_X83Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.191 r  red_OBUF[3]_inst_i_815/CO[3]
                         net (fo=1, routed)           0.000    26.191    red_OBUF[3]_inst_i_815_n_0
    SLICE_X83Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.525 r  red_OBUF[3]_inst_i_359/O[1]
                         net (fo=3, routed)           0.843    27.368    red_OBUF[3]_inst_i_359_n_6
    SLICE_X81Y21         LUT4 (Prop_lut4_I0_O)        0.303    27.671 r  red_OBUF[3]_inst_i_807/O
                         net (fo=1, routed)           0.520    28.191    red_OBUF[3]_inst_i_807_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.589 r  red_OBUF[3]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    28.589    red_OBUF[3]_inst_i_356_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.860 f  red_OBUF[3]_inst_i_119/CO[0]
                         net (fo=2, routed)           0.607    29.467    red_OBUF[3]_inst_i_119_n_3
    SLICE_X81Y20         LUT5 (Prop_lut5_I0_O)        0.373    29.840 r  red_OBUF[3]_inst_i_116/O
                         net (fo=3, routed)           0.465    30.304    red_OBUF[3]_inst_i_116_n_0
    SLICE_X77Y20         LUT6 (Prop_lut6_I4_O)        0.124    30.428 f  red_OBUF[3]_inst_i_2606/O
                         net (fo=1, routed)           1.714    32.143    red_OBUF[3]_inst_i_2606_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124    32.267 f  red_OBUF[3]_inst_i_1431/O
                         net (fo=1, routed)           0.844    33.110    red_OBUF[3]_inst_i_1431_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    33.234 r  red_OBUF[3]_inst_i_680/O
                         net (fo=1, routed)           1.375    34.609    red_OBUF[3]_inst_i_680_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I3_O)        0.124    34.733 r  red_OBUF[3]_inst_i_286/O
                         net (fo=2, routed)           1.687    36.420    red_OBUF[3]_inst_i_286_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124    36.544 r  green_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.249    37.794    green_OBUF[3]_inst_i_15_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    37.918 r  green_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.033    38.951    green_OBUF[3]_inst_i_8_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I1_O)        0.124    39.075 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.810    39.885    green_OBUF[3]_inst_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.124    40.009 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.194    41.203    green_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    41.327 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.322    45.649    green_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    49.207 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.207    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.938ns  (logic 13.981ns (29.786%)  route 32.958ns (70.214%))
  Logic Levels:           46  (CARRY4=26 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE                         0.000     0.000 r  vcount_reg[1]/C
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[1]/Q
                         net (fo=26, routed)          1.280     1.736    vcount_reg_n_0_[1]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.860 r  red_OBUF[3]_inst_i_3572/O
                         net (fo=1, routed)           0.000     1.860    red_OBUF[3]_inst_i_3572_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.393 r  red_OBUF[3]_inst_i_2151/CO[3]
                         net (fo=1, routed)           0.000     2.393    red_OBUF[3]_inst_i_2151_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.510 r  red_OBUF[3]_inst_i_2162/CO[3]
                         net (fo=1, routed)           0.000     2.510    red_OBUF[3]_inst_i_2162_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.627 r  red_OBUF[3]_inst_i_2157/CO[3]
                         net (fo=1, routed)           0.000     2.627    red_OBUF[3]_inst_i_2157_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.744 r  red_OBUF[3]_inst_i_2154/CO[3]
                         net (fo=1, routed)           0.000     2.744    red_OBUF[3]_inst_i_2154_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.861 r  red_OBUF[3]_inst_i_1182/CO[3]
                         net (fo=1, routed)           0.000     2.861    red_OBUF[3]_inst_i_1182_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.978 r  red_OBUF[3]_inst_i_545/CO[3]
                         net (fo=1, routed)           0.000     2.978    red_OBUF[3]_inst_i_545_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.095 r  red_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     3.095    red_OBUF[3]_inst_i_215_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.410 r  red_OBUF[3]_inst_i_57/O[3]
                         net (fo=364, routed)         6.932    10.343    red_OBUF[3]_inst_i_57_n_4
    SLICE_X6Y0           LUT3 (Prop_lut3_I1_O)        0.307    10.650 r  red_OBUF[3]_inst_i_2121/O
                         net (fo=17, routed)          0.992    11.642    red_OBUF[3]_inst_i_2121_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.124    11.766 r  red_OBUF[3]_inst_i_3559/O
                         net (fo=4, routed)           0.677    12.443    red_OBUF[3]_inst_i_3559_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124    12.567 r  red_OBUF[3]_inst_i_7602/O
                         net (fo=1, routed)           0.000    12.567    red_OBUF[3]_inst_i_7602_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.943 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    12.943    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.060 r  red_OBUF[3]_inst_i_4938/CO[3]
                         net (fo=1, routed)           0.000    13.060    red_OBUF[3]_inst_i_4938_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.177 r  red_OBUF[3]_inst_i_3550/CO[3]
                         net (fo=1, routed)           0.000    13.177    red_OBUF[3]_inst_i_3550_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  red_OBUF[3]_inst_i_2120/CO[3]
                         net (fo=1, routed)           0.000    13.294    red_OBUF[3]_inst_i_2120_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.411 r  red_OBUF[3]_inst_i_1107/CO[3]
                         net (fo=1, routed)           0.000    13.411    red_OBUF[3]_inst_i_1107_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  red_OBUF[3]_inst_i_2153/CO[3]
                         net (fo=1, routed)           0.000    13.528    red_OBUF[3]_inst_i_2153_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.851 r  red_OBUF[3]_inst_i_2177/O[1]
                         net (fo=2, routed)           1.682    15.533    red_OBUF[3]_inst_i_2177_n_6
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.306    15.839 r  red_OBUF[3]_inst_i_1175/O
                         net (fo=2, routed)           1.085    16.924    red_OBUF[3]_inst_i_1175_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.124    17.048 r  red_OBUF[3]_inst_i_1179/O
                         net (fo=1, routed)           0.000    17.048    red_OBUF[3]_inst_i_1179_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.446 r  red_OBUF[3]_inst_i_541/CO[3]
                         net (fo=1, routed)           0.000    17.446    red_OBUF[3]_inst_i_541_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.780 r  red_OBUF[3]_inst_i_558/O[1]
                         net (fo=4, routed)           1.686    19.466    red_OBUF[3]_inst_i_558_n_6
    SLICE_X15Y5          LUT3 (Prop_lut3_I2_O)        0.303    19.769 r  red_OBUF[3]_inst_i_7585/O
                         net (fo=1, routed)           0.991    20.760    red_OBUF[3]_inst_i_7585_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.124    20.884 r  red_OBUF[3]_inst_i_6426/O
                         net (fo=2, routed)           1.012    21.896    red_OBUF[3]_inst_i_6426_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.020 r  red_OBUF[3]_inst_i_6430/O
                         net (fo=1, routed)           0.000    22.020    red_OBUF[3]_inst_i_6430_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.552 r  red_OBUF[3]_inst_i_4897/CO[3]
                         net (fo=1, routed)           0.000    22.552    red_OBUF[3]_inst_i_4897_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.774 r  red_OBUF[3]_inst_i_3494/O[0]
                         net (fo=3, routed)           1.298    24.072    red_OBUF[3]_inst_i_3494_n_7
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.299    24.371 r  red_OBUF[3]_inst_i_4896/O
                         net (fo=1, routed)           0.000    24.371    red_OBUF[3]_inst_i_4896_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.884 r  red_OBUF[3]_inst_i_3489/CO[3]
                         net (fo=1, routed)           0.000    24.884    red_OBUF[3]_inst_i_3489_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  red_OBUF[3]_inst_i_2072/CO[3]
                         net (fo=1, routed)           0.000    25.001    red_OBUF[3]_inst_i_2072_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.324 r  red_OBUF[3]_inst_i_1078/O[1]
                         net (fo=3, routed)           1.178    26.502    red_OBUF[3]_inst_i_1078_n_6
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.306    26.808 r  red_OBUF[3]_inst_i_2057/O
                         net (fo=1, routed)           0.568    27.376    red_OBUF[3]_inst_i_2057_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.774 r  red_OBUF[3]_inst_i_1062/CO[3]
                         net (fo=1, routed)           0.000    27.774    red_OBUF[3]_inst_i_1062_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  red_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000    27.888    red_OBUF[3]_inst_i_497_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  red_OBUF[3]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    28.002    red_OBUF[3]_inst_i_200_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.273 r  red_OBUF[3]_inst_i_52/CO[0]
                         net (fo=5, routed)           0.503    28.776    red_OBUF[3]_inst_i_52_n_3
    SLICE_X18Y12         LUT5 (Prop_lut5_I1_O)        0.373    29.149 f  red_OBUF[3]_inst_i_11/O
                         net (fo=8, routed)           0.696    29.845    red_OBUF[3]_inst_i_11_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124    29.969 r  red_OBUF[3]_inst_i_56/O
                         net (fo=3, routed)           0.873    30.842    red_OBUF[3]_inst_i_56_n_0
    SLICE_X18Y11         LUT5 (Prop_lut5_I0_O)        0.124    30.966 f  red_OBUF[3]_inst_i_12/O
                         net (fo=8, routed)           2.904    33.870    red_OBUF[3]_inst_i_12_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I2_O)        0.150    34.020 f  red_OBUF[3]_inst_i_88/O
                         net (fo=3, routed)           1.011    35.030    red_OBUF[3]_inst_i_88_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.326    35.356 f  red_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.265    36.621    red_OBUF[3]_inst_i_18_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.150    36.771 f  red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.514    38.285    red_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.328    38.613 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.810    43.424    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    46.938 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    46.938    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.820ns  (logic 14.004ns (29.909%)  route 32.817ns (70.091%))
  Logic Levels:           46  (CARRY4=26 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE                         0.000     0.000 r  vcount_reg[1]/C
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[1]/Q
                         net (fo=26, routed)          1.280     1.736    vcount_reg_n_0_[1]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.860 r  red_OBUF[3]_inst_i_3572/O
                         net (fo=1, routed)           0.000     1.860    red_OBUF[3]_inst_i_3572_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.393 r  red_OBUF[3]_inst_i_2151/CO[3]
                         net (fo=1, routed)           0.000     2.393    red_OBUF[3]_inst_i_2151_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.510 r  red_OBUF[3]_inst_i_2162/CO[3]
                         net (fo=1, routed)           0.000     2.510    red_OBUF[3]_inst_i_2162_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.627 r  red_OBUF[3]_inst_i_2157/CO[3]
                         net (fo=1, routed)           0.000     2.627    red_OBUF[3]_inst_i_2157_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.744 r  red_OBUF[3]_inst_i_2154/CO[3]
                         net (fo=1, routed)           0.000     2.744    red_OBUF[3]_inst_i_2154_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.861 r  red_OBUF[3]_inst_i_1182/CO[3]
                         net (fo=1, routed)           0.000     2.861    red_OBUF[3]_inst_i_1182_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.978 r  red_OBUF[3]_inst_i_545/CO[3]
                         net (fo=1, routed)           0.000     2.978    red_OBUF[3]_inst_i_545_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.095 r  red_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     3.095    red_OBUF[3]_inst_i_215_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.410 r  red_OBUF[3]_inst_i_57/O[3]
                         net (fo=364, routed)         6.932    10.343    red_OBUF[3]_inst_i_57_n_4
    SLICE_X6Y0           LUT3 (Prop_lut3_I1_O)        0.307    10.650 r  red_OBUF[3]_inst_i_2121/O
                         net (fo=17, routed)          0.992    11.642    red_OBUF[3]_inst_i_2121_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.124    11.766 r  red_OBUF[3]_inst_i_3559/O
                         net (fo=4, routed)           0.677    12.443    red_OBUF[3]_inst_i_3559_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124    12.567 r  red_OBUF[3]_inst_i_7602/O
                         net (fo=1, routed)           0.000    12.567    red_OBUF[3]_inst_i_7602_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.943 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    12.943    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.060 r  red_OBUF[3]_inst_i_4938/CO[3]
                         net (fo=1, routed)           0.000    13.060    red_OBUF[3]_inst_i_4938_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.177 r  red_OBUF[3]_inst_i_3550/CO[3]
                         net (fo=1, routed)           0.000    13.177    red_OBUF[3]_inst_i_3550_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  red_OBUF[3]_inst_i_2120/CO[3]
                         net (fo=1, routed)           0.000    13.294    red_OBUF[3]_inst_i_2120_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.411 r  red_OBUF[3]_inst_i_1107/CO[3]
                         net (fo=1, routed)           0.000    13.411    red_OBUF[3]_inst_i_1107_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  red_OBUF[3]_inst_i_2153/CO[3]
                         net (fo=1, routed)           0.000    13.528    red_OBUF[3]_inst_i_2153_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.851 r  red_OBUF[3]_inst_i_2177/O[1]
                         net (fo=2, routed)           1.682    15.533    red_OBUF[3]_inst_i_2177_n_6
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.306    15.839 r  red_OBUF[3]_inst_i_1175/O
                         net (fo=2, routed)           1.085    16.924    red_OBUF[3]_inst_i_1175_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.124    17.048 r  red_OBUF[3]_inst_i_1179/O
                         net (fo=1, routed)           0.000    17.048    red_OBUF[3]_inst_i_1179_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.446 r  red_OBUF[3]_inst_i_541/CO[3]
                         net (fo=1, routed)           0.000    17.446    red_OBUF[3]_inst_i_541_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.780 r  red_OBUF[3]_inst_i_558/O[1]
                         net (fo=4, routed)           1.686    19.466    red_OBUF[3]_inst_i_558_n_6
    SLICE_X15Y5          LUT3 (Prop_lut3_I2_O)        0.303    19.769 r  red_OBUF[3]_inst_i_7585/O
                         net (fo=1, routed)           0.991    20.760    red_OBUF[3]_inst_i_7585_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.124    20.884 r  red_OBUF[3]_inst_i_6426/O
                         net (fo=2, routed)           1.012    21.896    red_OBUF[3]_inst_i_6426_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.020 r  red_OBUF[3]_inst_i_6430/O
                         net (fo=1, routed)           0.000    22.020    red_OBUF[3]_inst_i_6430_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.552 r  red_OBUF[3]_inst_i_4897/CO[3]
                         net (fo=1, routed)           0.000    22.552    red_OBUF[3]_inst_i_4897_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.774 r  red_OBUF[3]_inst_i_3494/O[0]
                         net (fo=3, routed)           1.298    24.072    red_OBUF[3]_inst_i_3494_n_7
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.299    24.371 r  red_OBUF[3]_inst_i_4896/O
                         net (fo=1, routed)           0.000    24.371    red_OBUF[3]_inst_i_4896_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.884 r  red_OBUF[3]_inst_i_3489/CO[3]
                         net (fo=1, routed)           0.000    24.884    red_OBUF[3]_inst_i_3489_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  red_OBUF[3]_inst_i_2072/CO[3]
                         net (fo=1, routed)           0.000    25.001    red_OBUF[3]_inst_i_2072_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.324 r  red_OBUF[3]_inst_i_1078/O[1]
                         net (fo=3, routed)           1.178    26.502    red_OBUF[3]_inst_i_1078_n_6
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.306    26.808 r  red_OBUF[3]_inst_i_2057/O
                         net (fo=1, routed)           0.568    27.376    red_OBUF[3]_inst_i_2057_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.774 r  red_OBUF[3]_inst_i_1062/CO[3]
                         net (fo=1, routed)           0.000    27.774    red_OBUF[3]_inst_i_1062_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  red_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000    27.888    red_OBUF[3]_inst_i_497_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  red_OBUF[3]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    28.002    red_OBUF[3]_inst_i_200_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.273 r  red_OBUF[3]_inst_i_52/CO[0]
                         net (fo=5, routed)           0.503    28.776    red_OBUF[3]_inst_i_52_n_3
    SLICE_X18Y12         LUT5 (Prop_lut5_I1_O)        0.373    29.149 f  red_OBUF[3]_inst_i_11/O
                         net (fo=8, routed)           0.696    29.845    red_OBUF[3]_inst_i_11_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124    29.969 r  red_OBUF[3]_inst_i_56/O
                         net (fo=3, routed)           0.873    30.842    red_OBUF[3]_inst_i_56_n_0
    SLICE_X18Y11         LUT5 (Prop_lut5_I0_O)        0.124    30.966 f  red_OBUF[3]_inst_i_12/O
                         net (fo=8, routed)           2.904    33.870    red_OBUF[3]_inst_i_12_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I2_O)        0.150    34.020 f  red_OBUF[3]_inst_i_88/O
                         net (fo=3, routed)           1.011    35.030    red_OBUF[3]_inst_i_88_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.326    35.356 f  red_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.265    36.621    red_OBUF[3]_inst_i_18_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.150    36.771 f  red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.514    38.285    red_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.328    38.613 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.669    43.283    blue_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    46.820 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    46.820    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.660ns  (logic 13.995ns (29.993%)  route 32.666ns (70.007%))
  Logic Levels:           46  (CARRY4=26 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE                         0.000     0.000 r  vcount_reg[1]/C
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[1]/Q
                         net (fo=26, routed)          1.280     1.736    vcount_reg_n_0_[1]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.860 r  red_OBUF[3]_inst_i_3572/O
                         net (fo=1, routed)           0.000     1.860    red_OBUF[3]_inst_i_3572_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.393 r  red_OBUF[3]_inst_i_2151/CO[3]
                         net (fo=1, routed)           0.000     2.393    red_OBUF[3]_inst_i_2151_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.510 r  red_OBUF[3]_inst_i_2162/CO[3]
                         net (fo=1, routed)           0.000     2.510    red_OBUF[3]_inst_i_2162_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.627 r  red_OBUF[3]_inst_i_2157/CO[3]
                         net (fo=1, routed)           0.000     2.627    red_OBUF[3]_inst_i_2157_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.744 r  red_OBUF[3]_inst_i_2154/CO[3]
                         net (fo=1, routed)           0.000     2.744    red_OBUF[3]_inst_i_2154_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.861 r  red_OBUF[3]_inst_i_1182/CO[3]
                         net (fo=1, routed)           0.000     2.861    red_OBUF[3]_inst_i_1182_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.978 r  red_OBUF[3]_inst_i_545/CO[3]
                         net (fo=1, routed)           0.000     2.978    red_OBUF[3]_inst_i_545_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.095 r  red_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     3.095    red_OBUF[3]_inst_i_215_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.410 r  red_OBUF[3]_inst_i_57/O[3]
                         net (fo=364, routed)         6.932    10.343    red_OBUF[3]_inst_i_57_n_4
    SLICE_X6Y0           LUT3 (Prop_lut3_I1_O)        0.307    10.650 r  red_OBUF[3]_inst_i_2121/O
                         net (fo=17, routed)          0.992    11.642    red_OBUF[3]_inst_i_2121_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.124    11.766 r  red_OBUF[3]_inst_i_3559/O
                         net (fo=4, routed)           0.677    12.443    red_OBUF[3]_inst_i_3559_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124    12.567 r  red_OBUF[3]_inst_i_7602/O
                         net (fo=1, routed)           0.000    12.567    red_OBUF[3]_inst_i_7602_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.943 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    12.943    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.060 r  red_OBUF[3]_inst_i_4938/CO[3]
                         net (fo=1, routed)           0.000    13.060    red_OBUF[3]_inst_i_4938_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.177 r  red_OBUF[3]_inst_i_3550/CO[3]
                         net (fo=1, routed)           0.000    13.177    red_OBUF[3]_inst_i_3550_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  red_OBUF[3]_inst_i_2120/CO[3]
                         net (fo=1, routed)           0.000    13.294    red_OBUF[3]_inst_i_2120_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.411 r  red_OBUF[3]_inst_i_1107/CO[3]
                         net (fo=1, routed)           0.000    13.411    red_OBUF[3]_inst_i_1107_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  red_OBUF[3]_inst_i_2153/CO[3]
                         net (fo=1, routed)           0.000    13.528    red_OBUF[3]_inst_i_2153_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.851 r  red_OBUF[3]_inst_i_2177/O[1]
                         net (fo=2, routed)           1.682    15.533    red_OBUF[3]_inst_i_2177_n_6
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.306    15.839 r  red_OBUF[3]_inst_i_1175/O
                         net (fo=2, routed)           1.085    16.924    red_OBUF[3]_inst_i_1175_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.124    17.048 r  red_OBUF[3]_inst_i_1179/O
                         net (fo=1, routed)           0.000    17.048    red_OBUF[3]_inst_i_1179_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.446 r  red_OBUF[3]_inst_i_541/CO[3]
                         net (fo=1, routed)           0.000    17.446    red_OBUF[3]_inst_i_541_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.780 r  red_OBUF[3]_inst_i_558/O[1]
                         net (fo=4, routed)           1.686    19.466    red_OBUF[3]_inst_i_558_n_6
    SLICE_X15Y5          LUT3 (Prop_lut3_I2_O)        0.303    19.769 r  red_OBUF[3]_inst_i_7585/O
                         net (fo=1, routed)           0.991    20.760    red_OBUF[3]_inst_i_7585_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.124    20.884 r  red_OBUF[3]_inst_i_6426/O
                         net (fo=2, routed)           1.012    21.896    red_OBUF[3]_inst_i_6426_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.020 r  red_OBUF[3]_inst_i_6430/O
                         net (fo=1, routed)           0.000    22.020    red_OBUF[3]_inst_i_6430_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.552 r  red_OBUF[3]_inst_i_4897/CO[3]
                         net (fo=1, routed)           0.000    22.552    red_OBUF[3]_inst_i_4897_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.774 r  red_OBUF[3]_inst_i_3494/O[0]
                         net (fo=3, routed)           1.298    24.072    red_OBUF[3]_inst_i_3494_n_7
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.299    24.371 r  red_OBUF[3]_inst_i_4896/O
                         net (fo=1, routed)           0.000    24.371    red_OBUF[3]_inst_i_4896_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.884 r  red_OBUF[3]_inst_i_3489/CO[3]
                         net (fo=1, routed)           0.000    24.884    red_OBUF[3]_inst_i_3489_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  red_OBUF[3]_inst_i_2072/CO[3]
                         net (fo=1, routed)           0.000    25.001    red_OBUF[3]_inst_i_2072_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.324 r  red_OBUF[3]_inst_i_1078/O[1]
                         net (fo=3, routed)           1.178    26.502    red_OBUF[3]_inst_i_1078_n_6
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.306    26.808 r  red_OBUF[3]_inst_i_2057/O
                         net (fo=1, routed)           0.568    27.376    red_OBUF[3]_inst_i_2057_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.774 r  red_OBUF[3]_inst_i_1062/CO[3]
                         net (fo=1, routed)           0.000    27.774    red_OBUF[3]_inst_i_1062_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  red_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000    27.888    red_OBUF[3]_inst_i_497_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  red_OBUF[3]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    28.002    red_OBUF[3]_inst_i_200_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.273 r  red_OBUF[3]_inst_i_52/CO[0]
                         net (fo=5, routed)           0.503    28.776    red_OBUF[3]_inst_i_52_n_3
    SLICE_X18Y12         LUT5 (Prop_lut5_I1_O)        0.373    29.149 f  red_OBUF[3]_inst_i_11/O
                         net (fo=8, routed)           0.696    29.845    red_OBUF[3]_inst_i_11_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124    29.969 r  red_OBUF[3]_inst_i_56/O
                         net (fo=3, routed)           0.873    30.842    red_OBUF[3]_inst_i_56_n_0
    SLICE_X18Y11         LUT5 (Prop_lut5_I0_O)        0.124    30.966 f  red_OBUF[3]_inst_i_12/O
                         net (fo=8, routed)           2.904    33.870    red_OBUF[3]_inst_i_12_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I2_O)        0.150    34.020 f  red_OBUF[3]_inst_i_88/O
                         net (fo=3, routed)           1.011    35.030    red_OBUF[3]_inst_i_88_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.326    35.356 f  red_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.265    36.621    red_OBUF[3]_inst_i_18_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.150    36.771 f  red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.514    38.285    red_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.328    38.613 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.518    43.132    blue_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    46.660 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    46.660    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.610ns  (logic 13.997ns (30.030%)  route 32.613ns (69.970%))
  Logic Levels:           46  (CARRY4=26 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE                         0.000     0.000 r  vcount_reg[1]/C
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[1]/Q
                         net (fo=26, routed)          1.280     1.736    vcount_reg_n_0_[1]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.860 r  red_OBUF[3]_inst_i_3572/O
                         net (fo=1, routed)           0.000     1.860    red_OBUF[3]_inst_i_3572_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.393 r  red_OBUF[3]_inst_i_2151/CO[3]
                         net (fo=1, routed)           0.000     2.393    red_OBUF[3]_inst_i_2151_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.510 r  red_OBUF[3]_inst_i_2162/CO[3]
                         net (fo=1, routed)           0.000     2.510    red_OBUF[3]_inst_i_2162_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.627 r  red_OBUF[3]_inst_i_2157/CO[3]
                         net (fo=1, routed)           0.000     2.627    red_OBUF[3]_inst_i_2157_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.744 r  red_OBUF[3]_inst_i_2154/CO[3]
                         net (fo=1, routed)           0.000     2.744    red_OBUF[3]_inst_i_2154_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.861 r  red_OBUF[3]_inst_i_1182/CO[3]
                         net (fo=1, routed)           0.000     2.861    red_OBUF[3]_inst_i_1182_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.978 r  red_OBUF[3]_inst_i_545/CO[3]
                         net (fo=1, routed)           0.000     2.978    red_OBUF[3]_inst_i_545_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.095 r  red_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     3.095    red_OBUF[3]_inst_i_215_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.410 r  red_OBUF[3]_inst_i_57/O[3]
                         net (fo=364, routed)         6.932    10.343    red_OBUF[3]_inst_i_57_n_4
    SLICE_X6Y0           LUT3 (Prop_lut3_I1_O)        0.307    10.650 r  red_OBUF[3]_inst_i_2121/O
                         net (fo=17, routed)          0.992    11.642    red_OBUF[3]_inst_i_2121_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.124    11.766 r  red_OBUF[3]_inst_i_3559/O
                         net (fo=4, routed)           0.677    12.443    red_OBUF[3]_inst_i_3559_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124    12.567 r  red_OBUF[3]_inst_i_7602/O
                         net (fo=1, routed)           0.000    12.567    red_OBUF[3]_inst_i_7602_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.943 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    12.943    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.060 r  red_OBUF[3]_inst_i_4938/CO[3]
                         net (fo=1, routed)           0.000    13.060    red_OBUF[3]_inst_i_4938_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.177 r  red_OBUF[3]_inst_i_3550/CO[3]
                         net (fo=1, routed)           0.000    13.177    red_OBUF[3]_inst_i_3550_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  red_OBUF[3]_inst_i_2120/CO[3]
                         net (fo=1, routed)           0.000    13.294    red_OBUF[3]_inst_i_2120_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.411 r  red_OBUF[3]_inst_i_1107/CO[3]
                         net (fo=1, routed)           0.000    13.411    red_OBUF[3]_inst_i_1107_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  red_OBUF[3]_inst_i_2153/CO[3]
                         net (fo=1, routed)           0.000    13.528    red_OBUF[3]_inst_i_2153_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.851 r  red_OBUF[3]_inst_i_2177/O[1]
                         net (fo=2, routed)           1.682    15.533    red_OBUF[3]_inst_i_2177_n_6
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.306    15.839 r  red_OBUF[3]_inst_i_1175/O
                         net (fo=2, routed)           1.085    16.924    red_OBUF[3]_inst_i_1175_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.124    17.048 r  red_OBUF[3]_inst_i_1179/O
                         net (fo=1, routed)           0.000    17.048    red_OBUF[3]_inst_i_1179_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.446 r  red_OBUF[3]_inst_i_541/CO[3]
                         net (fo=1, routed)           0.000    17.446    red_OBUF[3]_inst_i_541_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.780 r  red_OBUF[3]_inst_i_558/O[1]
                         net (fo=4, routed)           1.686    19.466    red_OBUF[3]_inst_i_558_n_6
    SLICE_X15Y5          LUT3 (Prop_lut3_I2_O)        0.303    19.769 r  red_OBUF[3]_inst_i_7585/O
                         net (fo=1, routed)           0.991    20.760    red_OBUF[3]_inst_i_7585_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.124    20.884 r  red_OBUF[3]_inst_i_6426/O
                         net (fo=2, routed)           1.012    21.896    red_OBUF[3]_inst_i_6426_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.020 r  red_OBUF[3]_inst_i_6430/O
                         net (fo=1, routed)           0.000    22.020    red_OBUF[3]_inst_i_6430_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.552 r  red_OBUF[3]_inst_i_4897/CO[3]
                         net (fo=1, routed)           0.000    22.552    red_OBUF[3]_inst_i_4897_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.774 r  red_OBUF[3]_inst_i_3494/O[0]
                         net (fo=3, routed)           1.298    24.072    red_OBUF[3]_inst_i_3494_n_7
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.299    24.371 r  red_OBUF[3]_inst_i_4896/O
                         net (fo=1, routed)           0.000    24.371    red_OBUF[3]_inst_i_4896_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.884 r  red_OBUF[3]_inst_i_3489/CO[3]
                         net (fo=1, routed)           0.000    24.884    red_OBUF[3]_inst_i_3489_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  red_OBUF[3]_inst_i_2072/CO[3]
                         net (fo=1, routed)           0.000    25.001    red_OBUF[3]_inst_i_2072_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.324 r  red_OBUF[3]_inst_i_1078/O[1]
                         net (fo=3, routed)           1.178    26.502    red_OBUF[3]_inst_i_1078_n_6
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.306    26.808 r  red_OBUF[3]_inst_i_2057/O
                         net (fo=1, routed)           0.568    27.376    red_OBUF[3]_inst_i_2057_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.774 r  red_OBUF[3]_inst_i_1062/CO[3]
                         net (fo=1, routed)           0.000    27.774    red_OBUF[3]_inst_i_1062_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  red_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000    27.888    red_OBUF[3]_inst_i_497_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  red_OBUF[3]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    28.002    red_OBUF[3]_inst_i_200_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.273 r  red_OBUF[3]_inst_i_52/CO[0]
                         net (fo=5, routed)           0.503    28.776    red_OBUF[3]_inst_i_52_n_3
    SLICE_X18Y12         LUT5 (Prop_lut5_I1_O)        0.373    29.149 f  red_OBUF[3]_inst_i_11/O
                         net (fo=8, routed)           0.696    29.845    red_OBUF[3]_inst_i_11_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124    29.969 r  red_OBUF[3]_inst_i_56/O
                         net (fo=3, routed)           0.873    30.842    red_OBUF[3]_inst_i_56_n_0
    SLICE_X18Y11         LUT5 (Prop_lut5_I0_O)        0.124    30.966 f  red_OBUF[3]_inst_i_12/O
                         net (fo=8, routed)           2.904    33.870    red_OBUF[3]_inst_i_12_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I2_O)        0.150    34.020 f  red_OBUF[3]_inst_i_88/O
                         net (fo=3, routed)           1.011    35.030    red_OBUF[3]_inst_i_88_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.326    35.356 f  red_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.265    36.621    red_OBUF[3]_inst_i_18_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.150    36.771 f  red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.514    38.285    red_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.328    38.613 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.466    43.079    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    46.610 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    46.610    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.491ns  (logic 13.977ns (30.063%)  route 32.515ns (69.937%))
  Logic Levels:           46  (CARRY4=26 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE                         0.000     0.000 r  vcount_reg[1]/C
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[1]/Q
                         net (fo=26, routed)          1.280     1.736    vcount_reg_n_0_[1]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.860 r  red_OBUF[3]_inst_i_3572/O
                         net (fo=1, routed)           0.000     1.860    red_OBUF[3]_inst_i_3572_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.393 r  red_OBUF[3]_inst_i_2151/CO[3]
                         net (fo=1, routed)           0.000     2.393    red_OBUF[3]_inst_i_2151_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.510 r  red_OBUF[3]_inst_i_2162/CO[3]
                         net (fo=1, routed)           0.000     2.510    red_OBUF[3]_inst_i_2162_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.627 r  red_OBUF[3]_inst_i_2157/CO[3]
                         net (fo=1, routed)           0.000     2.627    red_OBUF[3]_inst_i_2157_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.744 r  red_OBUF[3]_inst_i_2154/CO[3]
                         net (fo=1, routed)           0.000     2.744    red_OBUF[3]_inst_i_2154_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.861 r  red_OBUF[3]_inst_i_1182/CO[3]
                         net (fo=1, routed)           0.000     2.861    red_OBUF[3]_inst_i_1182_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.978 r  red_OBUF[3]_inst_i_545/CO[3]
                         net (fo=1, routed)           0.000     2.978    red_OBUF[3]_inst_i_545_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.095 r  red_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     3.095    red_OBUF[3]_inst_i_215_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.410 r  red_OBUF[3]_inst_i_57/O[3]
                         net (fo=364, routed)         6.932    10.343    red_OBUF[3]_inst_i_57_n_4
    SLICE_X6Y0           LUT3 (Prop_lut3_I1_O)        0.307    10.650 r  red_OBUF[3]_inst_i_2121/O
                         net (fo=17, routed)          0.992    11.642    red_OBUF[3]_inst_i_2121_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.124    11.766 r  red_OBUF[3]_inst_i_3559/O
                         net (fo=4, routed)           0.677    12.443    red_OBUF[3]_inst_i_3559_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124    12.567 r  red_OBUF[3]_inst_i_7602/O
                         net (fo=1, routed)           0.000    12.567    red_OBUF[3]_inst_i_7602_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.943 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    12.943    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.060 r  red_OBUF[3]_inst_i_4938/CO[3]
                         net (fo=1, routed)           0.000    13.060    red_OBUF[3]_inst_i_4938_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.177 r  red_OBUF[3]_inst_i_3550/CO[3]
                         net (fo=1, routed)           0.000    13.177    red_OBUF[3]_inst_i_3550_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  red_OBUF[3]_inst_i_2120/CO[3]
                         net (fo=1, routed)           0.000    13.294    red_OBUF[3]_inst_i_2120_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.411 r  red_OBUF[3]_inst_i_1107/CO[3]
                         net (fo=1, routed)           0.000    13.411    red_OBUF[3]_inst_i_1107_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  red_OBUF[3]_inst_i_2153/CO[3]
                         net (fo=1, routed)           0.000    13.528    red_OBUF[3]_inst_i_2153_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.851 r  red_OBUF[3]_inst_i_2177/O[1]
                         net (fo=2, routed)           1.682    15.533    red_OBUF[3]_inst_i_2177_n_6
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.306    15.839 r  red_OBUF[3]_inst_i_1175/O
                         net (fo=2, routed)           1.085    16.924    red_OBUF[3]_inst_i_1175_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.124    17.048 r  red_OBUF[3]_inst_i_1179/O
                         net (fo=1, routed)           0.000    17.048    red_OBUF[3]_inst_i_1179_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.446 r  red_OBUF[3]_inst_i_541/CO[3]
                         net (fo=1, routed)           0.000    17.446    red_OBUF[3]_inst_i_541_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.780 r  red_OBUF[3]_inst_i_558/O[1]
                         net (fo=4, routed)           1.686    19.466    red_OBUF[3]_inst_i_558_n_6
    SLICE_X15Y5          LUT3 (Prop_lut3_I2_O)        0.303    19.769 r  red_OBUF[3]_inst_i_7585/O
                         net (fo=1, routed)           0.991    20.760    red_OBUF[3]_inst_i_7585_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.124    20.884 r  red_OBUF[3]_inst_i_6426/O
                         net (fo=2, routed)           1.012    21.896    red_OBUF[3]_inst_i_6426_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.020 r  red_OBUF[3]_inst_i_6430/O
                         net (fo=1, routed)           0.000    22.020    red_OBUF[3]_inst_i_6430_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.552 r  red_OBUF[3]_inst_i_4897/CO[3]
                         net (fo=1, routed)           0.000    22.552    red_OBUF[3]_inst_i_4897_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.774 r  red_OBUF[3]_inst_i_3494/O[0]
                         net (fo=3, routed)           1.298    24.072    red_OBUF[3]_inst_i_3494_n_7
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.299    24.371 r  red_OBUF[3]_inst_i_4896/O
                         net (fo=1, routed)           0.000    24.371    red_OBUF[3]_inst_i_4896_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.884 r  red_OBUF[3]_inst_i_3489/CO[3]
                         net (fo=1, routed)           0.000    24.884    red_OBUF[3]_inst_i_3489_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  red_OBUF[3]_inst_i_2072/CO[3]
                         net (fo=1, routed)           0.000    25.001    red_OBUF[3]_inst_i_2072_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.324 r  red_OBUF[3]_inst_i_1078/O[1]
                         net (fo=3, routed)           1.178    26.502    red_OBUF[3]_inst_i_1078_n_6
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.306    26.808 r  red_OBUF[3]_inst_i_2057/O
                         net (fo=1, routed)           0.568    27.376    red_OBUF[3]_inst_i_2057_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.774 r  red_OBUF[3]_inst_i_1062/CO[3]
                         net (fo=1, routed)           0.000    27.774    red_OBUF[3]_inst_i_1062_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  red_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000    27.888    red_OBUF[3]_inst_i_497_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  red_OBUF[3]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    28.002    red_OBUF[3]_inst_i_200_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.273 r  red_OBUF[3]_inst_i_52/CO[0]
                         net (fo=5, routed)           0.503    28.776    red_OBUF[3]_inst_i_52_n_3
    SLICE_X18Y12         LUT5 (Prop_lut5_I1_O)        0.373    29.149 f  red_OBUF[3]_inst_i_11/O
                         net (fo=8, routed)           0.696    29.845    red_OBUF[3]_inst_i_11_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124    29.969 r  red_OBUF[3]_inst_i_56/O
                         net (fo=3, routed)           0.873    30.842    red_OBUF[3]_inst_i_56_n_0
    SLICE_X18Y11         LUT5 (Prop_lut5_I0_O)        0.124    30.966 f  red_OBUF[3]_inst_i_12/O
                         net (fo=8, routed)           2.904    33.870    red_OBUF[3]_inst_i_12_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I2_O)        0.150    34.020 f  red_OBUF[3]_inst_i_88/O
                         net (fo=3, routed)           1.011    35.030    red_OBUF[3]_inst_i_88_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.326    35.356 f  red_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.265    36.621    red_OBUF[3]_inst_i_18_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.150    36.771 f  red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.514    38.285    red_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.328    38.613 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.368    42.981    blue_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    46.491 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    46.491    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.470ns  (logic 13.998ns (30.123%)  route 32.472ns (69.877%))
  Logic Levels:           46  (CARRY4=26 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE                         0.000     0.000 r  vcount_reg[1]/C
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vcount_reg[1]/Q
                         net (fo=26, routed)          1.280     1.736    vcount_reg_n_0_[1]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.860 r  red_OBUF[3]_inst_i_3572/O
                         net (fo=1, routed)           0.000     1.860    red_OBUF[3]_inst_i_3572_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.393 r  red_OBUF[3]_inst_i_2151/CO[3]
                         net (fo=1, routed)           0.000     2.393    red_OBUF[3]_inst_i_2151_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.510 r  red_OBUF[3]_inst_i_2162/CO[3]
                         net (fo=1, routed)           0.000     2.510    red_OBUF[3]_inst_i_2162_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.627 r  red_OBUF[3]_inst_i_2157/CO[3]
                         net (fo=1, routed)           0.000     2.627    red_OBUF[3]_inst_i_2157_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.744 r  red_OBUF[3]_inst_i_2154/CO[3]
                         net (fo=1, routed)           0.000     2.744    red_OBUF[3]_inst_i_2154_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.861 r  red_OBUF[3]_inst_i_1182/CO[3]
                         net (fo=1, routed)           0.000     2.861    red_OBUF[3]_inst_i_1182_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.978 r  red_OBUF[3]_inst_i_545/CO[3]
                         net (fo=1, routed)           0.000     2.978    red_OBUF[3]_inst_i_545_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.095 r  red_OBUF[3]_inst_i_215/CO[3]
                         net (fo=1, routed)           0.000     3.095    red_OBUF[3]_inst_i_215_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.410 r  red_OBUF[3]_inst_i_57/O[3]
                         net (fo=364, routed)         6.932    10.343    red_OBUF[3]_inst_i_57_n_4
    SLICE_X6Y0           LUT3 (Prop_lut3_I1_O)        0.307    10.650 r  red_OBUF[3]_inst_i_2121/O
                         net (fo=17, routed)          0.992    11.642    red_OBUF[3]_inst_i_2121_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.124    11.766 r  red_OBUF[3]_inst_i_3559/O
                         net (fo=4, routed)           0.677    12.443    red_OBUF[3]_inst_i_3559_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124    12.567 r  red_OBUF[3]_inst_i_7602/O
                         net (fo=1, routed)           0.000    12.567    red_OBUF[3]_inst_i_7602_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.943 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    12.943    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.060 r  red_OBUF[3]_inst_i_4938/CO[3]
                         net (fo=1, routed)           0.000    13.060    red_OBUF[3]_inst_i_4938_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.177 r  red_OBUF[3]_inst_i_3550/CO[3]
                         net (fo=1, routed)           0.000    13.177    red_OBUF[3]_inst_i_3550_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.294 r  red_OBUF[3]_inst_i_2120/CO[3]
                         net (fo=1, routed)           0.000    13.294    red_OBUF[3]_inst_i_2120_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.411 r  red_OBUF[3]_inst_i_1107/CO[3]
                         net (fo=1, routed)           0.000    13.411    red_OBUF[3]_inst_i_1107_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.528 r  red_OBUF[3]_inst_i_2153/CO[3]
                         net (fo=1, routed)           0.000    13.528    red_OBUF[3]_inst_i_2153_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.851 r  red_OBUF[3]_inst_i_2177/O[1]
                         net (fo=2, routed)           1.682    15.533    red_OBUF[3]_inst_i_2177_n_6
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.306    15.839 r  red_OBUF[3]_inst_i_1175/O
                         net (fo=2, routed)           1.085    16.924    red_OBUF[3]_inst_i_1175_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.124    17.048 r  red_OBUF[3]_inst_i_1179/O
                         net (fo=1, routed)           0.000    17.048    red_OBUF[3]_inst_i_1179_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.446 r  red_OBUF[3]_inst_i_541/CO[3]
                         net (fo=1, routed)           0.000    17.446    red_OBUF[3]_inst_i_541_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.780 r  red_OBUF[3]_inst_i_558/O[1]
                         net (fo=4, routed)           1.686    19.466    red_OBUF[3]_inst_i_558_n_6
    SLICE_X15Y5          LUT3 (Prop_lut3_I2_O)        0.303    19.769 r  red_OBUF[3]_inst_i_7585/O
                         net (fo=1, routed)           0.991    20.760    red_OBUF[3]_inst_i_7585_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.124    20.884 r  red_OBUF[3]_inst_i_6426/O
                         net (fo=2, routed)           1.012    21.896    red_OBUF[3]_inst_i_6426_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.020 r  red_OBUF[3]_inst_i_6430/O
                         net (fo=1, routed)           0.000    22.020    red_OBUF[3]_inst_i_6430_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.552 r  red_OBUF[3]_inst_i_4897/CO[3]
                         net (fo=1, routed)           0.000    22.552    red_OBUF[3]_inst_i_4897_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.774 r  red_OBUF[3]_inst_i_3494/O[0]
                         net (fo=3, routed)           1.298    24.072    red_OBUF[3]_inst_i_3494_n_7
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.299    24.371 r  red_OBUF[3]_inst_i_4896/O
                         net (fo=1, routed)           0.000    24.371    red_OBUF[3]_inst_i_4896_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.884 r  red_OBUF[3]_inst_i_3489/CO[3]
                         net (fo=1, routed)           0.000    24.884    red_OBUF[3]_inst_i_3489_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  red_OBUF[3]_inst_i_2072/CO[3]
                         net (fo=1, routed)           0.000    25.001    red_OBUF[3]_inst_i_2072_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.324 r  red_OBUF[3]_inst_i_1078/O[1]
                         net (fo=3, routed)           1.178    26.502    red_OBUF[3]_inst_i_1078_n_6
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.306    26.808 r  red_OBUF[3]_inst_i_2057/O
                         net (fo=1, routed)           0.568    27.376    red_OBUF[3]_inst_i_2057_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.774 r  red_OBUF[3]_inst_i_1062/CO[3]
                         net (fo=1, routed)           0.000    27.774    red_OBUF[3]_inst_i_1062_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  red_OBUF[3]_inst_i_497/CO[3]
                         net (fo=1, routed)           0.000    27.888    red_OBUF[3]_inst_i_497_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  red_OBUF[3]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    28.002    red_OBUF[3]_inst_i_200_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.273 r  red_OBUF[3]_inst_i_52/CO[0]
                         net (fo=5, routed)           0.503    28.776    red_OBUF[3]_inst_i_52_n_3
    SLICE_X18Y12         LUT5 (Prop_lut5_I1_O)        0.373    29.149 f  red_OBUF[3]_inst_i_11/O
                         net (fo=8, routed)           0.696    29.845    red_OBUF[3]_inst_i_11_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124    29.969 r  red_OBUF[3]_inst_i_56/O
                         net (fo=3, routed)           0.873    30.842    red_OBUF[3]_inst_i_56_n_0
    SLICE_X18Y11         LUT5 (Prop_lut5_I0_O)        0.124    30.966 f  red_OBUF[3]_inst_i_12/O
                         net (fo=8, routed)           2.904    33.870    red_OBUF[3]_inst_i_12_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I2_O)        0.150    34.020 f  red_OBUF[3]_inst_i_88/O
                         net (fo=3, routed)           1.011    35.030    red_OBUF[3]_inst_i_88_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.326    35.356 f  red_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.265    36.621    red_OBUF[3]_inst_i_18_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.150    36.771 f  red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.514    38.285    red_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.328    38.613 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.325    42.938    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    46.470 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    46.470    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcount_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE                         0.000     0.000 r  vcount_reg[13]/C
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[13]/Q
                         net (fo=22, routed)          0.115     0.256    vcount_reg_n_0_[13]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  vcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    vcount_reg[16]_i_1_n_7
    SLICE_X19Y16         FDRE                                         r  vcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 insert_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insert_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.293ns (78.504%)  route 0.080ns (21.496%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  insert_reg[0]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  insert_reg[0]/Q
                         net (fo=81, routed)          0.080     0.244    insert_reg[0]
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.373 r  insert_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.373    insert_reg[0]_i_3_n_6
    SLICE_X32Y29         FDRE                                         r  insert_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE                         0.000     0.000 r  vcount_reg[25]/C
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[25]/Q
                         net (fo=22, routed)          0.117     0.258    vcount_reg_n_0_[25]
    SLICE_X19Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  vcount_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    vcount_reg[28]_i_1_n_7
    SLICE_X19Y19         FDRE                                         r  vcount_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hcount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE                         0.000     0.000 r  hcount_reg[3]/C
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hcount_reg[3]/Q
                         net (fo=47, routed)          0.122     0.263    hcount_reg_n_0_[3]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  hcount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    hcount_reg[4]_i_1_n_5
    SLICE_X57Y11         FDRE                                         r  hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE                         0.000     0.000 r  vcount_reg[15]/C
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[15]/Q
                         net (fo=22, routed)          0.122     0.263    vcount_reg_n_0_[15]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  vcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    vcount_reg[16]_i_1_n_5
    SLICE_X19Y16         FDRE                                         r  vcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE                         0.000     0.000 r  vcount_reg[19]/C
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[19]/Q
                         net (fo=22, routed)          0.122     0.263    vcount_reg_n_0_[19]
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  vcount_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    vcount_reg[20]_i_1_n_5
    SLICE_X19Y17         FDRE                                         r  vcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE                         0.000     0.000 r  vcount_reg[23]/C
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[23]/Q
                         net (fo=22, routed)          0.122     0.263    vcount_reg_n_0_[23]
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  vcount_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    vcount_reg[24]_i_1_n_5
    SLICE_X19Y18         FDRE                                         r  vcount_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE                         0.000     0.000 r  vcount_reg[27]/C
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[27]/Q
                         net (fo=22, routed)          0.122     0.263    vcount_reg_n_0_[27]
    SLICE_X19Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  vcount_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    vcount_reg[28]_i_1_n_5
    SLICE_X19Y19         FDRE                                         r  vcount_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE                         0.000     0.000 r  vcount_reg[31]/C
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[31]/Q
                         net (fo=25, routed)          0.122     0.263    vcount_reg_n_0_[31]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  vcount_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.374    vcount_reg[31]_i_3_n_5
    SLICE_X19Y20         FDRE                                         r  vcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE                         0.000     0.000 r  vcount_reg[29]/C
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[29]/Q
                         net (fo=22, routed)          0.120     0.261    vcount_reg_n_0_[29]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.376 r  vcount_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.376    vcount_reg[31]_i_3_n_7
    SLICE_X19Y20         FDRE                                         r  vcount_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.786ns  (logic 4.086ns (70.613%)  route 1.700ns (29.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.419     6.016 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.700     7.717    lopt
    V7                   OBUF (Prop_obuf_I_O)         3.667    11.384 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.384    cs[0]
    V7                                                                r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.770ns  (logic 3.950ns (68.465%)  route 1.820ns (31.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     6.053 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.820     7.873    sclk_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.494    11.367 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.367    sclk
    V4                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.617ns  (logic 3.967ns (70.625%)  route 1.650ns (29.375%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     6.053 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.650     7.703    mosi_TRI
    W7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.511    11.214 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.214    mosi
    W7                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.886ns  (logic 0.704ns (14.408%)  route 4.182ns (85.592%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.742     5.504    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=1, routed)           0.656     6.617    spi_master_0/light[9]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.741 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           1.565     8.305    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.429 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          1.961    10.390    spi_master_0_n_4
    SLICE_X32Y36         FDRE                                         r  insert_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.886ns  (logic 0.704ns (14.408%)  route 4.182ns (85.592%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.742     5.504    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=1, routed)           0.656     6.617    spi_master_0/light[9]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.741 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           1.565     8.305    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.429 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          1.961    10.390    spi_master_0_n_4
    SLICE_X32Y36         FDRE                                         r  insert_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.886ns  (logic 0.704ns (14.408%)  route 4.182ns (85.592%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.742     5.504    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=1, routed)           0.656     6.617    spi_master_0/light[9]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.741 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           1.565     8.305    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.429 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          1.961    10.390    spi_master_0_n_4
    SLICE_X32Y36         FDRE                                         r  insert_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.886ns  (logic 0.704ns (14.408%)  route 4.182ns (85.592%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.742     5.504    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=1, routed)           0.656     6.617    spi_master_0/light[9]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.741 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           1.565     8.305    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.429 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          1.961    10.390    spi_master_0_n_4
    SLICE_X32Y36         FDRE                                         r  insert_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[31]_rep/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.886ns  (logic 0.704ns (14.409%)  route 4.182ns (85.591%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.742     5.504    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=1, routed)           0.656     6.617    spi_master_0/light[9]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.741 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           1.565     8.305    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.429 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          1.961    10.390    spi_master_0_n_4
    SLICE_X36Y33         FDRE                                         r  insert_reg[31]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[31]_rep__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.886ns  (logic 0.704ns (14.409%)  route 4.182ns (85.591%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.742     5.504    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=1, routed)           0.656     6.617    spi_master_0/light[9]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.741 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           1.565     8.305    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.429 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          1.961    10.390    spi_master_0_n_4
    SLICE_X36Y33         FDRE                                         r  insert_reg[31]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[31]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.886ns  (logic 0.704ns (14.409%)  route 4.182ns (85.591%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.742     5.504    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=1, routed)           0.656     6.617    spi_master_0/light[9]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.741 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           1.565     8.305    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.429 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          1.961    10.390    spi_master_0_n_4
    SLICE_X36Y33         FDRE                                         r  insert_reg[31]_rep__1/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.186ns (29.540%)  route 0.444ns (70.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  spi_master_0/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.444     2.115    spi_master_0/light[5]
    SLICE_X26Y23         LUT6 (Prop_lut6_I4_O)        0.045     2.161 r  spi_master_0/coin_i_1/O
                         net (fo=1, routed)           0.000     2.161    spi_master_0_n_3
    SLICE_X26Y23         FDRE                                         r  coin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.254ns (19.547%)  route 1.045ns (80.453%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.051     1.748    spi_master_0/light[8]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           0.665     2.458    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.503 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          0.329     2.832    spi_master_0_n_4
    SLICE_X32Y29         FDRE                                         r  insert_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.254ns (19.547%)  route 1.045ns (80.453%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.051     1.748    spi_master_0/light[8]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           0.665     2.458    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.503 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          0.329     2.832    spi_master_0_n_4
    SLICE_X32Y29         FDRE                                         r  insert_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.254ns (19.547%)  route 1.045ns (80.453%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.051     1.748    spi_master_0/light[8]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           0.665     2.458    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.503 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          0.329     2.832    spi_master_0_n_4
    SLICE_X32Y29         FDRE                                         r  insert_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.254ns (19.547%)  route 1.045ns (80.453%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.051     1.748    spi_master_0/light[8]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           0.665     2.458    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.503 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          0.329     2.832    spi_master_0_n_4
    SLICE_X32Y29         FDRE                                         r  insert_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.436ns  (logic 0.254ns (17.693%)  route 1.182ns (82.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.051     1.748    spi_master_0/light[8]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           0.665     2.458    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.503 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          0.466     2.968    spi_master_0_n_4
    SLICE_X32Y30         FDRE                                         r  insert_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.436ns  (logic 0.254ns (17.693%)  route 1.182ns (82.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.051     1.748    spi_master_0/light[8]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           0.665     2.458    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.503 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          0.466     2.968    spi_master_0_n_4
    SLICE_X32Y30         FDRE                                         r  insert_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.436ns  (logic 0.254ns (17.693%)  route 1.182ns (82.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.051     1.748    spi_master_0/light[8]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           0.665     2.458    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.503 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          0.466     2.968    spi_master_0_n_4
    SLICE_X32Y30         FDRE                                         r  insert_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.436ns  (logic 0.254ns (17.693%)  route 1.182ns (82.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.051     1.748    spi_master_0/light[8]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           0.665     2.458    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.503 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          0.466     2.968    spi_master_0_n_4
    SLICE_X32Y30         FDRE                                         r  insert_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.254ns (16.931%)  route 1.246ns (83.069%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.533    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=1, routed)           0.051     1.748    spi_master_0/light[8]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  spi_master_0/insert[0]_i_8/O
                         net (fo=2, routed)           0.665     2.458    spi_master_0/insert[0]_i_8_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.503 r  spi_master_0/insert[0]_i_2/O
                         net (fo=37, routed)          0.530     3.033    spi_master_0_n_4
    SLICE_X32Y31         FDRE                                         r  insert_reg[10]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.725ns  (logic 1.435ns (52.671%)  route 1.290ns (47.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.290     2.725    spi_master_0/miso_IBUF
    SLICE_X2Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.645     5.128    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.204ns (28.237%)  route 0.518ns (71.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.722    spi_master_0/miso_IBUF
    SLICE_X2Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.883     2.077    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





