<stg><name>sha256_transform</name>


<trans_list>

<trans id="2351" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2427" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2432" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2433" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2438" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2439" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2440" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2441" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2442" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2443" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2444" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2445" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2446" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2447" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2448" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2449" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2450" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2451" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2452" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2453" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2454" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2455" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2456" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2457" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2458" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2459" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2460" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2461" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2462" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2463" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2464" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2465" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2466" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2467" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2468" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2469" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2470" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2471" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2473" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2493" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2494" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2500" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2501" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2502" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2503" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2504" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2505" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2506" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2507" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2514" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %ctx_state_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_6_read)

]]></Node>
<StgValue><ssdm name="ctx_state_6_read_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %ctx_state_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_5_read)

]]></Node>
<StgValue><ssdm name="ctx_state_5_read_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %ctx_state_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_4_read)

]]></Node>
<StgValue><ssdm name="ctx_state_4_read_1"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5  %ctx_state_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_2_read)

]]></Node>
<StgValue><ssdm name="ctx_state_2_read_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %ctx_state_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_1_read)

]]></Node>
<StgValue><ssdm name="ctx_state_1_read_1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:7  %ctx_state_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_0_read)

]]></Node>
<StgValue><ssdm name="ctx_state_0_read_1"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %data_0_addr = getelementptr [16 x i8]* %data_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_0_addr"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %data_0_load = load i8* %data_0_addr, align 1

]]></Node>
<StgValue><ssdm name="data_0_load"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %data_1_addr = getelementptr [16 x i8]* %data_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_1_addr"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %data_1_load = load i8* %data_1_addr, align 1

]]></Node>
<StgValue><ssdm name="data_1_load"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %data_2_addr = getelementptr [16 x i8]* %data_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_2_addr"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %data_2_load = load i8* %data_2_addr, align 1

]]></Node>
<StgValue><ssdm name="data_2_load"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %data_3_addr = getelementptr [16 x i8]* %data_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_3_addr"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %data_3_load = load i8* %data_3_addr, align 1

]]></Node>
<StgValue><ssdm name="data_3_load"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %data_0_addr_1 = getelementptr [16 x i8]* %data_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_0_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:18  %data_0_load_1 = load i8* %data_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %data_1_addr_1 = getelementptr [16 x i8]* %data_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_1_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:20  %data_1_load_1 = load i8* %data_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:21  %data_2_addr_1 = getelementptr [16 x i8]* %data_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_2_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:22  %data_2_load_1 = load i8* %data_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_1"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %data_3_addr_1 = getelementptr [16 x i8]* %data_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_3_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:24  %data_3_load_1 = load i8* %data_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_1"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:386  %dp_key_load = load i32* @dp_key_r, align 4

]]></Node>
<StgValue><ssdm name="dp_key_load"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader:387  %trunc_ln269 = trunc i32 %dp_key_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_48 = call fastcc i32 @EP1(i32 %ctx_state_4_read_1)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_49 = call fastcc i32 @CH(i32 %ctx_state_4_read_1, i32 %ctx_state_5_read_1, i32 %ctx_state_6_read_1)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_50 = call fastcc i32 @EP0(i32 %ctx_state_0_read_1)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_51 = call fastcc i32 @MAJ(i32 %ctx_state_0_read_1, i32 %ctx_state_1_read_1, i32 %ctx_state_2_read_1)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %data_0_load = load i8* %data_0_addr, align 1

]]></Node>
<StgValue><ssdm name="data_0_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %data_1_load = load i8* %data_1_addr, align 1

]]></Node>
<StgValue><ssdm name="data_1_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %data_2_load = load i8* %data_2_addr, align 1

]]></Node>
<StgValue><ssdm name="data_2_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %data_3_load = load i8* %data_3_addr, align 1

]]></Node>
<StgValue><ssdm name="data_3_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:16  %m_0 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load, i8 %data_1_load, i8 %data_2_load, i8 %data_3_load)

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:18  %data_0_load_1 = load i8* %data_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:20  %data_1_load_1 = load i8* %data_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:22  %data_2_load_1 = load i8* %data_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_1"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:24  %data_3_load_1 = load i8* %data_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:25  %m_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_1, i8 %data_1_load_1, i8 %data_2_load_1, i8 %data_3_load_1)

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %data_0_addr_2 = getelementptr [16 x i8]* %data_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_0_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:27  %data_0_load_2 = load i8* %data_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_2"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %data_1_addr_2 = getelementptr [16 x i8]* %data_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_1_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %data_1_load_2 = load i8* %data_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_2"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %data_2_addr_2 = getelementptr [16 x i8]* %data_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_2_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:31  %data_2_load_2 = load i8* %data_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_2"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %data_3_addr_2 = getelementptr [16 x i8]* %data_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_3_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %data_3_load_2 = load i8* %data_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_2"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %data_0_addr_3 = getelementptr [16 x i8]* %data_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_0_addr_3"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:36  %data_0_load_3 = load i8* %data_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_3"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %data_1_addr_3 = getelementptr [16 x i8]* %data_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_1_addr_3"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:38  %data_1_load_3 = load i8* %data_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_3"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:39  %data_2_addr_3 = getelementptr [16 x i8]* %data_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_2_addr_3"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:40  %data_2_load_3 = load i8* %data_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_3"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:41  %data_3_addr_3 = getelementptr [16 x i8]* %data_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_3_addr_3"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:42  %data_3_load_3 = load i8* %data_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_3"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:153  %tmp_1 = call fastcc i32 @SIG0(i32 %m_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_1 = add i32 %m_0, 1116352408

]]></Node>
<StgValue><ssdm name="add_ln273_1"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_2 = add i32 %add_ln273_1, %tmp_48

]]></Node>
<StgValue><ssdm name="add_ln273_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %ctx_state_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_7_read)

]]></Node>
<StgValue><ssdm name="ctx_state_7_read_1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:4  %ctx_state_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_3_read)

]]></Node>
<StgValue><ssdm name="ctx_state_3_read_1"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:27  %data_0_load_2 = load i8* %data_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_2"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %data_1_load_2 = load i8* %data_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_2"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:31  %data_2_load_2 = load i8* %data_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_2"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %data_3_load_2 = load i8* %data_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_2"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:34  %m_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_2, i8 %data_1_load_2, i8 %data_2_load_2, i8 %data_3_load_2)

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:36  %data_0_load_3 = load i8* %data_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_3"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:38  %data_1_load_3 = load i8* %data_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_3"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:40  %data_2_load_3 = load i8* %data_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_3"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:42  %data_3_load_3 = load i8* %data_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_3"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:43  %m_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_3, i8 %data_1_load_3, i8 %data_2_load_3, i8 %data_3_load_3)

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:44  %data_0_addr_4 = getelementptr [16 x i8]* %data_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_0_addr_4"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:45  %data_0_load_4 = load i8* %data_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_4"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:46  %data_1_addr_4 = getelementptr [16 x i8]* %data_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_1_addr_4"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:47  %data_1_load_4 = load i8* %data_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_4"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:48  %data_2_addr_4 = getelementptr [16 x i8]* %data_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_2_addr_4"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:49  %data_2_load_4 = load i8* %data_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_4"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:50  %data_3_addr_4 = getelementptr [16 x i8]* %data_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_3_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:51  %data_3_load_4 = load i8* %data_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_4"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:53  %data_0_addr_5 = getelementptr [16 x i8]* %data_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_0_addr_5"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:54  %data_0_load_5 = load i8* %data_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_5"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:55  %data_1_addr_5 = getelementptr [16 x i8]* %data_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_1_addr_5"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:56  %data_1_load_5 = load i8* %data_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_5"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:57  %data_2_addr_5 = getelementptr [16 x i8]* %data_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_2_addr_5"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:58  %data_2_load_5 = load i8* %data_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_5"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:59  %data_3_addr_5 = getelementptr [16 x i8]* %data_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_3_addr_5"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:60  %data_3_load_5 = load i8* %data_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_5"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:158  %tmp_1_1 = call fastcc i32 @SIG0(i32 %m_2)

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:163  %tmp_1_2 = call fastcc i32 @SIG0(i32 %m_3)

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:388  br i1 %trunc_ln269, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273 = add i32 %tmp_49, %ctx_state_7_read_1

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_3 = add i32 %add_ln273_2, %add_ln273

]]></Node>
<StgValue><ssdm name="add_ln273_3"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_64 = add i32 %add_ln273_3, %tmp_51

]]></Node>
<StgValue><ssdm name="add_ln283_64"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283 = add i32 %add_ln283_64, %tmp_50

]]></Node>
<StgValue><ssdm name="add_ln283"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="258" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:45  %data_0_load_4 = load i8* %data_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_4"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:47  %data_1_load_4 = load i8* %data_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_4"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:49  %data_2_load_4 = load i8* %data_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_4"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:51  %data_3_load_4 = load i8* %data_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_4"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:52  %m_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_4, i8 %data_1_load_4, i8 %data_2_load_4, i8 %data_3_load_4)

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:54  %data_0_load_5 = load i8* %data_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_5"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:56  %data_1_load_5 = load i8* %data_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_5"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:58  %data_2_load_5 = load i8* %data_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_5"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:60  %data_3_load_5 = load i8* %data_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_5"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:61  %m_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_5, i8 %data_1_load_5, i8 %data_2_load_5, i8 %data_3_load_5)

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:62  %data_0_addr_6 = getelementptr [16 x i8]* %data_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_0_addr_6"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:63  %data_0_load_6 = load i8* %data_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_6"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:64  %data_1_addr_6 = getelementptr [16 x i8]* %data_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_1_addr_6"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:65  %data_1_load_6 = load i8* %data_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_6"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:66  %data_2_addr_6 = getelementptr [16 x i8]* %data_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_2_addr_6"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:67  %data_2_load_6 = load i8* %data_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_6"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:68  %data_3_addr_6 = getelementptr [16 x i8]* %data_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_3_addr_6"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:69  %data_3_load_6 = load i8* %data_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_6"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:71  %data_0_addr_7 = getelementptr [16 x i8]* %data_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_0_addr_7"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:72  %data_0_load_7 = load i8* %data_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_7"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:73  %data_1_addr_7 = getelementptr [16 x i8]* %data_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_1_addr_7"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:74  %data_1_load_7 = load i8* %data_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_7"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:75  %data_2_addr_7 = getelementptr [16 x i8]* %data_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_2_addr_7"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:76  %data_2_load_7 = load i8* %data_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_7"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:77  %data_3_addr_7 = getelementptr [16 x i8]* %data_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_3_addr_7"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:78  %data_3_load_7 = load i8* %data_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_7"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:168  %tmp_1_3 = call fastcc i32 @SIG0(i32 %m_4)

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:173  %tmp_1_4 = call fastcc i32 @SIG0(i32 %m_5)

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279 = add i32 %add_ln273_3, %ctx_state_3_read_1

]]></Node>
<StgValue><ssdm name="add_ln279"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %0

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_0 = phi i32 [ %ctx_state_4_read_1, %1 ], [ %ctx_state_3_read_1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="f_1_0"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_0 = phi i32 [ %add_ln279, %1 ], [ %ctx_state_3_read_1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="e_1_0"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_0 = phi i32 [ %ctx_state_1_read_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c_1_0"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_0 = phi i32 [ %ctx_state_0_read_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="b_1_0"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_0 = phi i32 [ %add_ln283, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="a_1_0"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_1 = call fastcc i32 @EP1(i32 %e_1_0)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_1 = call fastcc i32 @CH(i32 %e_1_0, i32 %f_1_0, i32 %ctx_state_5_read_1)

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_1 = call fastcc i32 @EP0(i32 %a_1_0)

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_1 = call fastcc i32 @MAJ(i32 %a_1_0, i32 %b_1_0, i32 %c_1_0)

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="298" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:63  %data_0_load_6 = load i8* %data_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_6"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:65  %data_1_load_6 = load i8* %data_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_6"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:67  %data_2_load_6 = load i8* %data_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_6"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:69  %data_3_load_6 = load i8* %data_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_6"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:70  %m_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_6, i8 %data_1_load_6, i8 %data_2_load_6, i8 %data_3_load_6)

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:72  %data_0_load_7 = load i8* %data_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_7"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:74  %data_1_load_7 = load i8* %data_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_7"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:76  %data_2_load_7 = load i8* %data_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_7"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:78  %data_3_load_7 = load i8* %data_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_7"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:79  %m_7 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_7, i8 %data_1_load_7, i8 %data_2_load_7, i8 %data_3_load_7)

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:80  %data_0_addr_8 = getelementptr [16 x i8]* %data_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="data_0_addr_8"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:81  %data_0_load_8 = load i8* %data_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_8"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:82  %data_1_addr_8 = getelementptr [16 x i8]* %data_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="data_1_addr_8"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:83  %data_1_load_8 = load i8* %data_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_8"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:84  %data_2_addr_8 = getelementptr [16 x i8]* %data_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="data_2_addr_8"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:85  %data_2_load_8 = load i8* %data_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_8"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:86  %data_3_addr_8 = getelementptr [16 x i8]* %data_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="data_3_addr_8"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:87  %data_3_load_8 = load i8* %data_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_8"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:89  %data_0_addr_9 = getelementptr [16 x i8]* %data_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="data_0_addr_9"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:90  %data_0_load_9 = load i8* %data_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_9"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:91  %data_1_addr_9 = getelementptr [16 x i8]* %data_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="data_1_addr_9"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:92  %data_1_load_9 = load i8* %data_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_9"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:93  %data_2_addr_9 = getelementptr [16 x i8]* %data_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="data_2_addr_9"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:94  %data_2_load_9 = load i8* %data_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_9"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:95  %data_3_addr_9 = getelementptr [16 x i8]* %data_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="data_3_addr_9"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:96  %data_3_load_9 = load i8* %data_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_9"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:178  %tmp_1_5 = call fastcc i32 @SIG0(i32 %m_6)

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:183  %tmp_1_6 = call fastcc i32 @SIG0(i32 %m_7)

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_4 = add i32 %tmp_3_1, %ctx_state_6_read_1

]]></Node>
<StgValue><ssdm name="add_ln273_4"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_5 = add i32 %m_1, 1899447441

]]></Node>
<StgValue><ssdm name="add_ln273_5"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_6 = add i32 %add_ln273_5, %tmp_2_1

]]></Node>
<StgValue><ssdm name="add_ln273_6"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_7 = add i32 %add_ln273_6, %add_ln273_4

]]></Node>
<StgValue><ssdm name="add_ln273_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="330" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:81  %data_0_load_8 = load i8* %data_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_8"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:83  %data_1_load_8 = load i8* %data_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_8"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:85  %data_2_load_8 = load i8* %data_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_8"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:87  %data_3_load_8 = load i8* %data_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_8"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:88  %m_8 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_8, i8 %data_1_load_8, i8 %data_2_load_8, i8 %data_3_load_8)

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:90  %data_0_load_9 = load i8* %data_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_9"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:92  %data_1_load_9 = load i8* %data_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_9"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:94  %data_2_load_9 = load i8* %data_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_9"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:96  %data_3_load_9 = load i8* %data_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_9"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:97  %m_9 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_9, i8 %data_1_load_9, i8 %data_2_load_9, i8 %data_3_load_9)

]]></Node>
<StgValue><ssdm name="m_9"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:98  %data_0_addr_10 = getelementptr [16 x i8]* %data_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="data_0_addr_10"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:99  %data_0_load_10 = load i8* %data_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_10"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:100  %data_1_addr_10 = getelementptr [16 x i8]* %data_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="data_1_addr_10"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:101  %data_1_load_10 = load i8* %data_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_10"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:102  %data_2_addr_10 = getelementptr [16 x i8]* %data_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="data_2_addr_10"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:103  %data_2_load_10 = load i8* %data_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_10"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:104  %data_3_addr_10 = getelementptr [16 x i8]* %data_3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="data_3_addr_10"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:105  %data_3_load_10 = load i8* %data_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_10"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:107  %data_0_addr_11 = getelementptr [16 x i8]* %data_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="data_0_addr_11"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:108  %data_0_load_11 = load i8* %data_0_addr_11, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_11"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:109  %data_1_addr_11 = getelementptr [16 x i8]* %data_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="data_1_addr_11"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:110  %data_1_load_11 = load i8* %data_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_11"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:111  %data_2_addr_11 = getelementptr [16 x i8]* %data_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="data_2_addr_11"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:112  %data_2_load_11 = load i8* %data_2_addr_11, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_11"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:113  %data_3_addr_11 = getelementptr [16 x i8]* %data_3, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="data_3_addr_11"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:114  %data_3_load_11 = load i8* %data_3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_11"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:188  %tmp_1_7 = call fastcc i32 @SIG0(i32 %m_8)

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:193  %tmp_1_8 = call fastcc i32 @SIG0(i32 %m_9)

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_1 = add i32 %add_ln273_7, %ctx_state_2_read_1

]]></Node>
<StgValue><ssdm name="add_ln279_1"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_65 = add i32 %add_ln273_7, %tmp_5_1

]]></Node>
<StgValue><ssdm name="add_ln283_65"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_1 = add i32 %add_ln283_65, %tmp_4_1

]]></Node>
<StgValue><ssdm name="add_ln283_1"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %2

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_1 = phi i32 [ %b_1_0, %3 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="c_1_1"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_1 = phi i32 [ %a_1_0, %3 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="b_1_1"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_1 = phi i32 [ %add_ln283_1, %3 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="a_1_1"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_2 = call fastcc i32 @MAJ(i32 %a_1_1, i32 %b_1_1, i32 %c_1_1)

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="367" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:99  %data_0_load_10 = load i8* %data_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_10"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:101  %data_1_load_10 = load i8* %data_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_10"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:103  %data_2_load_10 = load i8* %data_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_10"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:105  %data_3_load_10 = load i8* %data_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_10"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:106  %m_10 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_10, i8 %data_1_load_10, i8 %data_2_load_10, i8 %data_3_load_10)

]]></Node>
<StgValue><ssdm name="m_10"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:108  %data_0_load_11 = load i8* %data_0_addr_11, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_11"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:110  %data_1_load_11 = load i8* %data_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_11"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:112  %data_2_load_11 = load i8* %data_2_addr_11, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_11"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:114  %data_3_load_11 = load i8* %data_3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_11"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:115  %m_11 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_11, i8 %data_1_load_11, i8 %data_2_load_11, i8 %data_3_load_11)

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:116  %data_0_addr_12 = getelementptr [16 x i8]* %data_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="data_0_addr_12"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:117  %data_0_load_12 = load i8* %data_0_addr_12, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_12"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:118  %data_1_addr_12 = getelementptr [16 x i8]* %data_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="data_1_addr_12"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:119  %data_1_load_12 = load i8* %data_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_12"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:120  %data_2_addr_12 = getelementptr [16 x i8]* %data_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="data_2_addr_12"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:121  %data_2_load_12 = load i8* %data_2_addr_12, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_12"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:122  %data_3_addr_12 = getelementptr [16 x i8]* %data_3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="data_3_addr_12"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:123  %data_3_load_12 = load i8* %data_3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_12"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:125  %data_0_addr_13 = getelementptr [16 x i8]* %data_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="data_0_addr_13"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:126  %data_0_load_13 = load i8* %data_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_13"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:127  %data_1_addr_13 = getelementptr [16 x i8]* %data_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="data_1_addr_13"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:128  %data_1_load_13 = load i8* %data_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_13"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:129  %data_2_addr_13 = getelementptr [16 x i8]* %data_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="data_2_addr_13"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:130  %data_2_load_13 = load i8* %data_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_13"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:131  %data_3_addr_13 = getelementptr [16 x i8]* %data_3, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="data_3_addr_13"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:132  %data_3_load_13 = load i8* %data_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_13"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:198  %tmp_1_9 = call fastcc i32 @SIG0(i32 %m_10)

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:203  %tmp_1_s = call fastcc i32 @SIG0(i32 %m_11)

]]></Node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_1 = phi i32 [ %e_1_0, %3 ], [ %ctx_state_2_read_1, %0 ]

]]></Node>
<StgValue><ssdm name="f_1_1"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_1 = phi i32 [ %add_ln279_1, %3 ], [ %ctx_state_2_read_1, %0 ]

]]></Node>
<StgValue><ssdm name="e_1_1"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_2 = call fastcc i32 @EP1(i32 %e_1_1)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_2 = call fastcc i32 @CH(i32 %e_1_1, i32 %f_1_1, i32 %f_1_0)

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_9 = add i32 %tmp_2_2, %m_2

]]></Node>
<StgValue><ssdm name="add_ln273_9"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_10 = add i32 %add_ln273_9, %ctx_state_5_read_1

]]></Node>
<StgValue><ssdm name="add_ln273_10"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_2 = call fastcc i32 @EP0(i32 %a_1_1)

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="402" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:117  %data_0_load_12 = load i8* %data_0_addr_12, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_12"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:119  %data_1_load_12 = load i8* %data_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_12"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:121  %data_2_load_12 = load i8* %data_2_addr_12, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_12"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:123  %data_3_load_12 = load i8* %data_3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_12"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:124  %m_12 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_12, i8 %data_1_load_12, i8 %data_2_load_12, i8 %data_3_load_12)

]]></Node>
<StgValue><ssdm name="m_12"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:126  %data_0_load_13 = load i8* %data_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_13"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:128  %data_1_load_13 = load i8* %data_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_13"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:130  %data_2_load_13 = load i8* %data_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_13"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:132  %data_3_load_13 = load i8* %data_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_13"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:133  %m_13 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_13, i8 %data_1_load_13, i8 %data_2_load_13, i8 %data_3_load_13)

]]></Node>
<StgValue><ssdm name="m_13"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:134  %data_0_addr_14 = getelementptr [16 x i8]* %data_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="data_0_addr_14"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:135  %data_0_load_14 = load i8* %data_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_14"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:136  %data_1_addr_14 = getelementptr [16 x i8]* %data_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="data_1_addr_14"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:137  %data_1_load_14 = load i8* %data_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_14"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:138  %data_2_addr_14 = getelementptr [16 x i8]* %data_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="data_2_addr_14"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:139  %data_2_load_14 = load i8* %data_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_14"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:140  %data_3_addr_14 = getelementptr [16 x i8]* %data_3, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="data_3_addr_14"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:141  %data_3_load_14 = load i8* %data_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_14"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:143  %data_0_addr_15 = getelementptr [16 x i8]* %data_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="data_0_addr_15"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:144  %data_0_load_15 = load i8* %data_0_addr_15, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_15"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:145  %data_1_addr_15 = getelementptr [16 x i8]* %data_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="data_1_addr_15"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:146  %data_1_load_15 = load i8* %data_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_15"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:147  %data_2_addr_15 = getelementptr [16 x i8]* %data_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="data_2_addr_15"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:148  %data_2_load_15 = load i8* %data_2_addr_15, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_15"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:149  %data_3_addr_15 = getelementptr [16 x i8]* %data_3, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="data_3_addr_15"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:150  %data_3_load_15 = load i8* %data_3_addr_15, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_15"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:208  %tmp_1_10 = call fastcc i32 @SIG0(i32 %m_12)

]]></Node>
<StgValue><ssdm name="tmp_1_10"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:213  %tmp_1_11 = call fastcc i32 @SIG0(i32 %m_13)

]]></Node>
<StgValue><ssdm name="tmp_1_11"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_8 = add i32 %tmp_3_2, -1245643825

]]></Node>
<StgValue><ssdm name="add_ln273_8"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_11 = add i32 %add_ln273_10, %add_ln273_8

]]></Node>
<StgValue><ssdm name="add_ln273_11"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_66 = add i32 %add_ln273_11, %tmp_5_2

]]></Node>
<StgValue><ssdm name="add_ln283_66"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_2 = add i32 %add_ln283_66, %tmp_4_2

]]></Node>
<StgValue><ssdm name="add_ln283_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="434" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:135  %data_0_load_14 = load i8* %data_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_14"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:137  %data_1_load_14 = load i8* %data_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_14"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:139  %data_2_load_14 = load i8* %data_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_14"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:141  %data_3_load_14 = load i8* %data_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_14"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:142  %m_14 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_14, i8 %data_1_load_14, i8 %data_2_load_14, i8 %data_3_load_14)

]]></Node>
<StgValue><ssdm name="m_14"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:144  %data_0_load_15 = load i8* %data_0_addr_15, align 1

]]></Node>
<StgValue><ssdm name="data_0_load_15"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:146  %data_1_load_15 = load i8* %data_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="data_1_load_15"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:148  %data_2_load_15 = load i8* %data_2_addr_15, align 1

]]></Node>
<StgValue><ssdm name="data_2_load_15"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:150  %data_3_load_15 = load i8* %data_3_addr_15, align 1

]]></Node>
<StgValue><ssdm name="data_3_load_15"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.preheader:151  %m_15 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_0_load_15, i8 %data_1_load_15, i8 %data_2_load_15, i8 %data_3_load_15)

]]></Node>
<StgValue><ssdm name="m_15"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:152  %tmp1 = call fastcc i32 @SIG1(i32 %m_14)

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:154  %add_ln256 = add i32 %tmp_1, %tmp1

]]></Node>
<StgValue><ssdm name="add_ln256"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:157  %tmp_s = call fastcc i32 @SIG1(i32 %m_15)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:159  %add_ln256_3 = add i32 %tmp_1_1, %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln256_3"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:218  %tmp_1_12 = call fastcc i32 @SIG0(i32 %m_14)

]]></Node>
<StgValue><ssdm name="tmp_1_12"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:223  %tmp_1_13 = call fastcc i32 @SIG0(i32 %m_15)

]]></Node>
<StgValue><ssdm name="tmp_1_13"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_2 = add i32 %add_ln273_11, %c_1_0

]]></Node>
<StgValue><ssdm name="add_ln279_2"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %4

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_2 = phi i32 [ %e_1_1, %5 ], [ %c_1_0, %2 ]

]]></Node>
<StgValue><ssdm name="f_1_2"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_2 = phi i32 [ %add_ln279_2, %5 ], [ %c_1_0, %2 ]

]]></Node>
<StgValue><ssdm name="e_1_2"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_2 = phi i32 [ %b_1_1, %5 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="c_1_2"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_2 = phi i32 [ %a_1_1, %5 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="b_1_2"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_2 = phi i32 [ %add_ln283_2, %5 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="a_1_2"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %7, label %6

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_3 = call fastcc i32 @EP1(i32 %e_1_2)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_3 = call fastcc i32 @CH(i32 %e_1_2, i32 %f_1_2, i32 %f_1_1)

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_3 = call fastcc i32 @EP0(i32 %a_1_2)

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_3 = call fastcc i32 @MAJ(i32 %a_1_2, i32 %b_1_2, i32 %c_1_2)

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="462" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:155  %add_ln256_1 = add i32 %m_0, %m_9

]]></Node>
<StgValue><ssdm name="add_ln256_1"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:156  %m_16 = add i32 %add_ln256, %add_ln256_1

]]></Node>
<StgValue><ssdm name="m_16"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:160  %add_ln256_4 = add i32 %m_1, %m_10

]]></Node>
<StgValue><ssdm name="add_ln256_4"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:161  %m_17 = add i32 %add_ln256_3, %add_ln256_4

]]></Node>
<StgValue><ssdm name="m_17"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:162  %tmp_2 = call fastcc i32 @SIG1(i32 %m_16)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:167  %tmp_3 = call fastcc i32 @SIG1(i32 %m_17)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:228  %tmp_1_14 = call fastcc i32 @SIG0(i32 %m_16)

]]></Node>
<StgValue><ssdm name="tmp_1_14"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:233  %tmp_1_15 = call fastcc i32 @SIG0(i32 %m_17)

]]></Node>
<StgValue><ssdm name="tmp_1_15"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_12 = add i32 %tmp_3_3, %f_1_0

]]></Node>
<StgValue><ssdm name="add_ln273_12"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_13 = add i32 %m_3, -373957723

]]></Node>
<StgValue><ssdm name="add_ln273_13"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_14 = add i32 %add_ln273_13, %tmp_2_3

]]></Node>
<StgValue><ssdm name="add_ln273_14"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_15 = add i32 %add_ln273_14, %add_ln273_12

]]></Node>
<StgValue><ssdm name="add_ln273_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="474" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:164  %add_ln256_6 = add i32 %tmp_1_2, %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln256_6"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:165  %add_ln256_7 = add i32 %m_2, %m_11

]]></Node>
<StgValue><ssdm name="add_ln256_7"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:166  %m_18 = add i32 %add_ln256_6, %add_ln256_7

]]></Node>
<StgValue><ssdm name="m_18"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:169  %add_ln256_9 = add i32 %tmp_1_3, %tmp_3

]]></Node>
<StgValue><ssdm name="add_ln256_9"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:170  %add_ln256_10 = add i32 %m_3, %m_12

]]></Node>
<StgValue><ssdm name="add_ln256_10"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:171  %m_19 = add i32 %add_ln256_9, %add_ln256_10

]]></Node>
<StgValue><ssdm name="m_19"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_3 = add i32 %add_ln273_15, %c_1_1

]]></Node>
<StgValue><ssdm name="add_ln279_3"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_67 = add i32 %add_ln273_15, %tmp_5_3

]]></Node>
<StgValue><ssdm name="add_ln283_67"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_3 = add i32 %add_ln283_67, %tmp_4_3

]]></Node>
<StgValue><ssdm name="add_ln283_3"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %6

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_3 = phi i32 [ %b_1_2, %7 ], [ 0, %4 ]

]]></Node>
<StgValue><ssdm name="c_1_3"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_3 = phi i32 [ %a_1_2, %7 ], [ 0, %4 ]

]]></Node>
<StgValue><ssdm name="b_1_3"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_3 = phi i32 [ %add_ln283_3, %7 ], [ 0, %4 ]

]]></Node>
<StgValue><ssdm name="a_1_3"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %9, label %8

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_4 = call fastcc i32 @MAJ(i32 %a_1_3, i32 %b_1_3, i32 %c_1_3)

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="489" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:172  %tmp_4 = call fastcc i32 @SIG1(i32 %m_18)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:174  %add_ln256_12 = add i32 %tmp_1_4, %tmp_4

]]></Node>
<StgValue><ssdm name="add_ln256_12"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:177  %tmp_5 = call fastcc i32 @SIG1(i32 %m_19)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:179  %add_ln256_15 = add i32 %tmp_1_5, %tmp_5

]]></Node>
<StgValue><ssdm name="add_ln256_15"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:238  %tmp_1_16 = call fastcc i32 @SIG0(i32 %m_18)

]]></Node>
<StgValue><ssdm name="tmp_1_16"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:243  %tmp_1_17 = call fastcc i32 @SIG0(i32 %m_19)

]]></Node>
<StgValue><ssdm name="tmp_1_17"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_3 = phi i32 [ %e_1_2, %7 ], [ %c_1_1, %4 ]

]]></Node>
<StgValue><ssdm name="f_1_3"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_3 = phi i32 [ %add_ln279_3, %7 ], [ %c_1_1, %4 ]

]]></Node>
<StgValue><ssdm name="e_1_3"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_4 = call fastcc i32 @EP1(i32 %e_1_3)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_4 = call fastcc i32 @CH(i32 %e_1_3, i32 %f_1_3, i32 %f_1_2)

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_17 = add i32 %m_4, 961987163

]]></Node>
<StgValue><ssdm name="add_ln273_17"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_18 = add i32 %add_ln273_17, %tmp_2_4

]]></Node>
<StgValue><ssdm name="add_ln273_18"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_4 = call fastcc i32 @EP0(i32 %a_1_3)

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="502" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:175  %add_ln256_13 = add i32 %m_4, %m_13

]]></Node>
<StgValue><ssdm name="add_ln256_13"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:176  %m_20 = add i32 %add_ln256_12, %add_ln256_13

]]></Node>
<StgValue><ssdm name="m_20"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:180  %add_ln256_16 = add i32 %m_5, %m_14

]]></Node>
<StgValue><ssdm name="add_ln256_16"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:181  %m_21 = add i32 %add_ln256_15, %add_ln256_16

]]></Node>
<StgValue><ssdm name="m_21"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:182  %tmp_6 = call fastcc i32 @SIG1(i32 %m_20)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:187  %tmp_7 = call fastcc i32 @SIG1(i32 %m_21)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:248  %tmp_1_18 = call fastcc i32 @SIG0(i32 %m_20)

]]></Node>
<StgValue><ssdm name="tmp_1_18"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:253  %tmp_1_19 = call fastcc i32 @SIG0(i32 %m_21)

]]></Node>
<StgValue><ssdm name="tmp_1_19"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_16 = add i32 %tmp_3_4, %f_1_1

]]></Node>
<StgValue><ssdm name="add_ln273_16"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_19 = add i32 %add_ln273_18, %add_ln273_16

]]></Node>
<StgValue><ssdm name="add_ln273_19"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_68 = add i32 %add_ln273_19, %tmp_5_4

]]></Node>
<StgValue><ssdm name="add_ln283_68"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_4 = add i32 %add_ln283_68, %tmp_4_4

]]></Node>
<StgValue><ssdm name="add_ln283_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="514" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:184  %add_ln256_18 = add i32 %tmp_1_6, %tmp_6

]]></Node>
<StgValue><ssdm name="add_ln256_18"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:185  %add_ln256_19 = add i32 %m_6, %m_15

]]></Node>
<StgValue><ssdm name="add_ln256_19"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:186  %m_22 = add i32 %add_ln256_18, %add_ln256_19

]]></Node>
<StgValue><ssdm name="m_22"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:189  %add_ln256_21 = add i32 %tmp_1_7, %tmp_7

]]></Node>
<StgValue><ssdm name="add_ln256_21"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:190  %add_ln256_22 = add i32 %m_7, %m_16

]]></Node>
<StgValue><ssdm name="add_ln256_22"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:191  %m_23 = add i32 %add_ln256_21, %add_ln256_22

]]></Node>
<StgValue><ssdm name="m_23"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_4 = add i32 %add_ln273_19, %c_1_2

]]></Node>
<StgValue><ssdm name="add_ln279_4"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %8

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_4 = phi i32 [ %e_1_3, %9 ], [ %c_1_2, %6 ]

]]></Node>
<StgValue><ssdm name="f_1_4"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_4 = phi i32 [ %add_ln279_4, %9 ], [ %c_1_2, %6 ]

]]></Node>
<StgValue><ssdm name="e_1_4"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_4 = phi i32 [ %b_1_3, %9 ], [ 0, %6 ]

]]></Node>
<StgValue><ssdm name="c_1_4"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_4 = phi i32 [ %a_1_3, %9 ], [ 0, %6 ]

]]></Node>
<StgValue><ssdm name="b_1_4"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_4 = phi i32 [ %add_ln283_4, %9 ], [ 0, %6 ]

]]></Node>
<StgValue><ssdm name="a_1_4"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %11, label %10

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_5 = call fastcc i32 @EP1(i32 %e_1_4)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_5 = call fastcc i32 @CH(i32 %e_1_4, i32 %f_1_4, i32 %f_1_3)

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_5 = call fastcc i32 @EP0(i32 %a_1_4)

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_5 = call fastcc i32 @MAJ(i32 %a_1_4, i32 %b_1_4, i32 %c_1_4)

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="532" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:192  %tmp_8 = call fastcc i32 @SIG1(i32 %m_22)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:194  %add_ln256_24 = add i32 %tmp_1_8, %tmp_8

]]></Node>
<StgValue><ssdm name="add_ln256_24"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:197  %tmp_9 = call fastcc i32 @SIG1(i32 %m_23)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:199  %add_ln256_27 = add i32 %tmp_1_9, %tmp_9

]]></Node>
<StgValue><ssdm name="add_ln256_27"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:258  %tmp_1_20 = call fastcc i32 @SIG0(i32 %m_22)

]]></Node>
<StgValue><ssdm name="tmp_1_20"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:263  %tmp_1_21 = call fastcc i32 @SIG0(i32 %m_23)

]]></Node>
<StgValue><ssdm name="tmp_1_21"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_20 = add i32 %tmp_3_5, %f_1_2

]]></Node>
<StgValue><ssdm name="add_ln273_20"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_21 = add i32 %m_5, 1508970993

]]></Node>
<StgValue><ssdm name="add_ln273_21"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_22 = add i32 %add_ln273_21, %tmp_2_5

]]></Node>
<StgValue><ssdm name="add_ln273_22"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_23 = add i32 %add_ln273_22, %add_ln273_20

]]></Node>
<StgValue><ssdm name="add_ln273_23"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="542" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:195  %add_ln256_25 = add i32 %m_8, %m_17

]]></Node>
<StgValue><ssdm name="add_ln256_25"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:196  %m_24 = add i32 %add_ln256_24, %add_ln256_25

]]></Node>
<StgValue><ssdm name="m_24"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:200  %add_ln256_28 = add i32 %m_9, %m_18

]]></Node>
<StgValue><ssdm name="add_ln256_28"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:201  %m_25 = add i32 %add_ln256_27, %add_ln256_28

]]></Node>
<StgValue><ssdm name="m_25"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:202  %tmp_10 = call fastcc i32 @SIG1(i32 %m_24)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:207  %tmp_11 = call fastcc i32 @SIG1(i32 %m_25)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:268  %tmp_1_22 = call fastcc i32 @SIG0(i32 %m_24)

]]></Node>
<StgValue><ssdm name="tmp_1_22"/></StgValue>
</operation>

<operation id="549" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:273  %tmp_1_23 = call fastcc i32 @SIG0(i32 %m_25)

]]></Node>
<StgValue><ssdm name="tmp_1_23"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_5 = add i32 %add_ln273_23, %c_1_3

]]></Node>
<StgValue><ssdm name="add_ln279_5"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_69 = add i32 %add_ln273_23, %tmp_5_5

]]></Node>
<StgValue><ssdm name="add_ln283_69"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_5 = add i32 %add_ln283_69, %tmp_4_5

]]></Node>
<StgValue><ssdm name="add_ln283_5"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %10

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_5 = phi i32 [ %b_1_4, %11 ], [ 0, %8 ]

]]></Node>
<StgValue><ssdm name="c_1_5"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_5 = phi i32 [ %a_1_4, %11 ], [ 0, %8 ]

]]></Node>
<StgValue><ssdm name="b_1_5"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_5 = phi i32 [ %add_ln283_5, %11 ], [ 0, %8 ]

]]></Node>
<StgValue><ssdm name="a_1_5"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %13, label %12

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_6 = call fastcc i32 @MAJ(i32 %a_1_5, i32 %b_1_5, i32 %c_1_5)

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="559" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:204  %add_ln256_30 = add i32 %tmp_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="add_ln256_30"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:205  %add_ln256_31 = add i32 %m_10, %m_19

]]></Node>
<StgValue><ssdm name="add_ln256_31"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:206  %m_26 = add i32 %add_ln256_30, %add_ln256_31

]]></Node>
<StgValue><ssdm name="m_26"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:209  %add_ln256_33 = add i32 %tmp_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="add_ln256_33"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:210  %add_ln256_34 = add i32 %m_11, %m_20

]]></Node>
<StgValue><ssdm name="add_ln256_34"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:211  %m_27 = add i32 %add_ln256_33, %add_ln256_34

]]></Node>
<StgValue><ssdm name="m_27"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_5 = phi i32 [ %e_1_4, %11 ], [ %c_1_3, %8 ]

]]></Node>
<StgValue><ssdm name="f_1_5"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_5 = phi i32 [ %add_ln279_5, %11 ], [ %c_1_3, %8 ]

]]></Node>
<StgValue><ssdm name="e_1_5"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_6 = call fastcc i32 @EP1(i32 %e_1_5)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_6 = call fastcc i32 @CH(i32 %e_1_5, i32 %f_1_5, i32 %f_1_4)

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="569" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_25 = add i32 %tmp_2_6, %m_6

]]></Node>
<StgValue><ssdm name="add_ln273_25"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_26 = add i32 %add_ln273_25, %f_1_3

]]></Node>
<StgValue><ssdm name="add_ln273_26"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_6 = call fastcc i32 @EP0(i32 %a_1_5)

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="572" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:212  %tmp_12 = call fastcc i32 @SIG1(i32 %m_26)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:214  %add_ln256_36 = add i32 %tmp_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="add_ln256_36"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:217  %tmp_13 = call fastcc i32 @SIG1(i32 %m_27)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:219  %add_ln256_39 = add i32 %tmp_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="add_ln256_39"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:278  %tmp_1_24 = call fastcc i32 @SIG0(i32 %m_26)

]]></Node>
<StgValue><ssdm name="tmp_1_24"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:283  %tmp_1_25 = call fastcc i32 @SIG0(i32 %m_27)

]]></Node>
<StgValue><ssdm name="tmp_1_25"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_24 = add i32 %tmp_3_6, -1841331548

]]></Node>
<StgValue><ssdm name="add_ln273_24"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_27 = add i32 %add_ln273_26, %add_ln273_24

]]></Node>
<StgValue><ssdm name="add_ln273_27"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_70 = add i32 %add_ln273_27, %tmp_5_6

]]></Node>
<StgValue><ssdm name="add_ln283_70"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_6 = add i32 %add_ln283_70, %tmp_4_6

]]></Node>
<StgValue><ssdm name="add_ln283_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="582" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:215  %add_ln256_37 = add i32 %m_12, %m_21

]]></Node>
<StgValue><ssdm name="add_ln256_37"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:216  %m_28 = add i32 %add_ln256_36, %add_ln256_37

]]></Node>
<StgValue><ssdm name="m_28"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:220  %add_ln256_40 = add i32 %m_13, %m_22

]]></Node>
<StgValue><ssdm name="add_ln256_40"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:221  %m_29 = add i32 %add_ln256_39, %add_ln256_40

]]></Node>
<StgValue><ssdm name="m_29"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:222  %tmp_14 = call fastcc i32 @SIG1(i32 %m_28)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="587" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:227  %tmp_15 = call fastcc i32 @SIG1(i32 %m_29)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:288  %tmp_1_26 = call fastcc i32 @SIG0(i32 %m_28)

]]></Node>
<StgValue><ssdm name="tmp_1_26"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:293  %tmp_1_27 = call fastcc i32 @SIG0(i32 %m_29)

]]></Node>
<StgValue><ssdm name="tmp_1_27"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_6 = add i32 %add_ln273_27, %c_1_4

]]></Node>
<StgValue><ssdm name="add_ln279_6"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %12

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_6 = phi i32 [ %e_1_5, %13 ], [ %c_1_4, %10 ]

]]></Node>
<StgValue><ssdm name="f_1_6"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_6 = phi i32 [ %add_ln279_6, %13 ], [ %c_1_4, %10 ]

]]></Node>
<StgValue><ssdm name="e_1_6"/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_6 = phi i32 [ %b_1_5, %13 ], [ 0, %10 ]

]]></Node>
<StgValue><ssdm name="c_1_6"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_6 = phi i32 [ %a_1_5, %13 ], [ 0, %10 ]

]]></Node>
<StgValue><ssdm name="b_1_6"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_6 = phi i32 [ %add_ln283_6, %13 ], [ 0, %10 ]

]]></Node>
<StgValue><ssdm name="a_1_6"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %15, label %14

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_7 = call fastcc i32 @EP1(i32 %e_1_6)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_7 = call fastcc i32 @CH(i32 %e_1_6, i32 %f_1_6, i32 %f_1_5)

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_7 = call fastcc i32 @EP0(i32 %a_1_6)

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_7 = call fastcc i32 @MAJ(i32 %a_1_6, i32 %b_1_6, i32 %c_1_6)

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="602" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:224  %add_ln256_42 = add i32 %tmp_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="add_ln256_42"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:225  %add_ln256_43 = add i32 %m_14, %m_23

]]></Node>
<StgValue><ssdm name="add_ln256_43"/></StgValue>
</operation>

<operation id="604" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:226  %m_30 = add i32 %add_ln256_42, %add_ln256_43

]]></Node>
<StgValue><ssdm name="m_30"/></StgValue>
</operation>

<operation id="605" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:229  %add_ln256_45 = add i32 %tmp_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="add_ln256_45"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:230  %add_ln256_46 = add i32 %m_15, %m_24

]]></Node>
<StgValue><ssdm name="add_ln256_46"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:231  %m_31 = add i32 %add_ln256_45, %add_ln256_46

]]></Node>
<StgValue><ssdm name="m_31"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_28 = add i32 %tmp_3_7, -1424204075

]]></Node>
<StgValue><ssdm name="add_ln273_28"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_29 = add i32 %tmp_2_7, %m_7

]]></Node>
<StgValue><ssdm name="add_ln273_29"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_30 = add i32 %add_ln273_29, %f_1_4

]]></Node>
<StgValue><ssdm name="add_ln273_30"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_31 = add i32 %add_ln273_30, %add_ln273_28

]]></Node>
<StgValue><ssdm name="add_ln273_31"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="612" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:232  %tmp_16 = call fastcc i32 @SIG1(i32 %m_30)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="613" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:234  %add_ln256_48 = add i32 %tmp_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="add_ln256_48"/></StgValue>
</operation>

<operation id="614" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:237  %tmp_17 = call fastcc i32 @SIG1(i32 %m_31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="615" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:239  %add_ln256_51 = add i32 %tmp_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="add_ln256_51"/></StgValue>
</operation>

<operation id="616" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:298  %tmp_1_28 = call fastcc i32 @SIG0(i32 %m_30)

]]></Node>
<StgValue><ssdm name="tmp_1_28"/></StgValue>
</operation>

<operation id="617" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:303  %tmp_1_29 = call fastcc i32 @SIG0(i32 %m_31)

]]></Node>
<StgValue><ssdm name="tmp_1_29"/></StgValue>
</operation>

<operation id="618" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_7 = add i32 %add_ln273_31, %c_1_5

]]></Node>
<StgValue><ssdm name="add_ln279_7"/></StgValue>
</operation>

<operation id="619" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_71 = add i32 %add_ln273_31, %tmp_5_7

]]></Node>
<StgValue><ssdm name="add_ln283_71"/></StgValue>
</operation>

<operation id="620" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_7 = add i32 %add_ln283_71, %tmp_4_7

]]></Node>
<StgValue><ssdm name="add_ln283_7"/></StgValue>
</operation>

<operation id="621" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %14

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="622" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_7 = phi i32 [ %b_1_6, %15 ], [ 0, %12 ]

]]></Node>
<StgValue><ssdm name="c_1_7"/></StgValue>
</operation>

<operation id="623" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_7 = phi i32 [ %a_1_6, %15 ], [ 0, %12 ]

]]></Node>
<StgValue><ssdm name="b_1_7"/></StgValue>
</operation>

<operation id="624" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_7 = phi i32 [ %add_ln283_7, %15 ], [ 0, %12 ]

]]></Node>
<StgValue><ssdm name="a_1_7"/></StgValue>
</operation>

<operation id="625" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %17, label %16

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="626" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_8 = call fastcc i32 @MAJ(i32 %a_1_7, i32 %b_1_7, i32 %c_1_7)

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="627" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:235  %add_ln256_49 = add i32 %m_16, %m_25

]]></Node>
<StgValue><ssdm name="add_ln256_49"/></StgValue>
</operation>

<operation id="628" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:236  %m_32 = add i32 %add_ln256_48, %add_ln256_49

]]></Node>
<StgValue><ssdm name="m_32"/></StgValue>
</operation>

<operation id="629" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:240  %add_ln256_52 = add i32 %m_17, %m_26

]]></Node>
<StgValue><ssdm name="add_ln256_52"/></StgValue>
</operation>

<operation id="630" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:241  %m_33 = add i32 %add_ln256_51, %add_ln256_52

]]></Node>
<StgValue><ssdm name="m_33"/></StgValue>
</operation>

<operation id="631" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:242  %tmp_18 = call fastcc i32 @SIG1(i32 %m_32)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="632" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:247  %tmp_19 = call fastcc i32 @SIG1(i32 %m_33)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="633" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:308  %tmp_1_30 = call fastcc i32 @SIG0(i32 %m_32)

]]></Node>
<StgValue><ssdm name="tmp_1_30"/></StgValue>
</operation>

<operation id="634" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:313  %tmp_1_31 = call fastcc i32 @SIG0(i32 %m_33)

]]></Node>
<StgValue><ssdm name="tmp_1_31"/></StgValue>
</operation>

<operation id="635" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_7 = phi i32 [ %e_1_6, %15 ], [ %c_1_5, %12 ]

]]></Node>
<StgValue><ssdm name="f_1_7"/></StgValue>
</operation>

<operation id="636" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_7 = phi i32 [ %add_ln279_7, %15 ], [ %c_1_5, %12 ]

]]></Node>
<StgValue><ssdm name="e_1_7"/></StgValue>
</operation>

<operation id="637" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_8 = call fastcc i32 @EP1(i32 %e_1_7)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="638" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_8 = call fastcc i32 @CH(i32 %e_1_7, i32 %f_1_7, i32 %f_1_6)

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="639" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_33 = add i32 %m_8, -670586216

]]></Node>
<StgValue><ssdm name="add_ln273_33"/></StgValue>
</operation>

<operation id="640" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_34 = add i32 %add_ln273_33, %tmp_2_8

]]></Node>
<StgValue><ssdm name="add_ln273_34"/></StgValue>
</operation>

<operation id="641" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_8 = call fastcc i32 @EP0(i32 %a_1_7)

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="642" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:244  %add_ln256_54 = add i32 %tmp_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="add_ln256_54"/></StgValue>
</operation>

<operation id="643" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:245  %add_ln256_55 = add i32 %m_18, %m_27

]]></Node>
<StgValue><ssdm name="add_ln256_55"/></StgValue>
</operation>

<operation id="644" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:246  %m_34 = add i32 %add_ln256_54, %add_ln256_55

]]></Node>
<StgValue><ssdm name="m_34"/></StgValue>
</operation>

<operation id="645" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:249  %add_ln256_57 = add i32 %tmp_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="add_ln256_57"/></StgValue>
</operation>

<operation id="646" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:250  %add_ln256_58 = add i32 %m_19, %m_28

]]></Node>
<StgValue><ssdm name="add_ln256_58"/></StgValue>
</operation>

<operation id="647" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:251  %m_35 = add i32 %add_ln256_57, %add_ln256_58

]]></Node>
<StgValue><ssdm name="m_35"/></StgValue>
</operation>

<operation id="648" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_32 = add i32 %tmp_3_8, %f_1_5

]]></Node>
<StgValue><ssdm name="add_ln273_32"/></StgValue>
</operation>

<operation id="649" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_35 = add i32 %add_ln273_34, %add_ln273_32

]]></Node>
<StgValue><ssdm name="add_ln273_35"/></StgValue>
</operation>

<operation id="650" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_72 = add i32 %add_ln273_35, %tmp_5_8

]]></Node>
<StgValue><ssdm name="add_ln283_72"/></StgValue>
</operation>

<operation id="651" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_8 = add i32 %add_ln283_72, %tmp_4_8

]]></Node>
<StgValue><ssdm name="add_ln283_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="652" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:252  %tmp_20 = call fastcc i32 @SIG1(i32 %m_34)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:254  %add_ln256_60 = add i32 %tmp_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="add_ln256_60"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:257  %tmp_21 = call fastcc i32 @SIG1(i32 %m_35)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:259  %add_ln256_63 = add i32 %tmp_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="add_ln256_63"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:318  %tmp_1_32 = call fastcc i32 @SIG0(i32 %m_34)

]]></Node>
<StgValue><ssdm name="tmp_1_32"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:323  %tmp_1_33 = call fastcc i32 @SIG0(i32 %m_35)

]]></Node>
<StgValue><ssdm name="tmp_1_33"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_8 = add i32 %add_ln273_35, %c_1_6

]]></Node>
<StgValue><ssdm name="add_ln279_8"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %16

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_8 = phi i32 [ %e_1_7, %17 ], [ %c_1_6, %14 ]

]]></Node>
<StgValue><ssdm name="f_1_8"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_8 = phi i32 [ %add_ln279_8, %17 ], [ %c_1_6, %14 ]

]]></Node>
<StgValue><ssdm name="e_1_8"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_8 = phi i32 [ %b_1_7, %17 ], [ 0, %14 ]

]]></Node>
<StgValue><ssdm name="c_1_8"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_8 = phi i32 [ %a_1_7, %17 ], [ 0, %14 ]

]]></Node>
<StgValue><ssdm name="b_1_8"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_8 = phi i32 [ %add_ln283_8, %17 ], [ 0, %14 ]

]]></Node>
<StgValue><ssdm name="a_1_8"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %19, label %18

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_9 = call fastcc i32 @EP1(i32 %e_1_8)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_9 = call fastcc i32 @CH(i32 %e_1_8, i32 %f_1_8, i32 %f_1_7)

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_9 = call fastcc i32 @EP0(i32 %a_1_8)

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_9 = call fastcc i32 @MAJ(i32 %a_1_8, i32 %b_1_8, i32 %c_1_8)

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="670" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:255  %add_ln256_61 = add i32 %m_20, %m_29

]]></Node>
<StgValue><ssdm name="add_ln256_61"/></StgValue>
</operation>

<operation id="671" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:256  %m_36 = add i32 %add_ln256_60, %add_ln256_61

]]></Node>
<StgValue><ssdm name="m_36"/></StgValue>
</operation>

<operation id="672" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:260  %add_ln256_64 = add i32 %m_21, %m_30

]]></Node>
<StgValue><ssdm name="add_ln256_64"/></StgValue>
</operation>

<operation id="673" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:261  %m_37 = add i32 %add_ln256_63, %add_ln256_64

]]></Node>
<StgValue><ssdm name="m_37"/></StgValue>
</operation>

<operation id="674" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:262  %tmp_22 = call fastcc i32 @SIG1(i32 %m_36)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="675" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:267  %tmp_23 = call fastcc i32 @SIG1(i32 %m_37)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="676" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:328  %tmp_1_34 = call fastcc i32 @SIG0(i32 %m_36)

]]></Node>
<StgValue><ssdm name="tmp_1_34"/></StgValue>
</operation>

<operation id="677" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:333  %tmp_1_35 = call fastcc i32 @SIG0(i32 %m_37)

]]></Node>
<StgValue><ssdm name="tmp_1_35"/></StgValue>
</operation>

<operation id="678" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_36 = add i32 %tmp_3_9, %f_1_6

]]></Node>
<StgValue><ssdm name="add_ln273_36"/></StgValue>
</operation>

<operation id="679" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_37 = add i32 %m_9, 310598401

]]></Node>
<StgValue><ssdm name="add_ln273_37"/></StgValue>
</operation>

<operation id="680" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_38 = add i32 %add_ln273_37, %tmp_2_9

]]></Node>
<StgValue><ssdm name="add_ln273_38"/></StgValue>
</operation>

<operation id="681" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_39 = add i32 %add_ln273_38, %add_ln273_36

]]></Node>
<StgValue><ssdm name="add_ln273_39"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="682" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:264  %add_ln256_66 = add i32 %tmp_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="add_ln256_66"/></StgValue>
</operation>

<operation id="683" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:265  %add_ln256_67 = add i32 %m_22, %m_31

]]></Node>
<StgValue><ssdm name="add_ln256_67"/></StgValue>
</operation>

<operation id="684" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:266  %m_38 = add i32 %add_ln256_66, %add_ln256_67

]]></Node>
<StgValue><ssdm name="m_38"/></StgValue>
</operation>

<operation id="685" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:269  %add_ln256_69 = add i32 %tmp_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="add_ln256_69"/></StgValue>
</operation>

<operation id="686" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:270  %add_ln256_70 = add i32 %m_23, %m_32

]]></Node>
<StgValue><ssdm name="add_ln256_70"/></StgValue>
</operation>

<operation id="687" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:271  %m_39 = add i32 %add_ln256_69, %add_ln256_70

]]></Node>
<StgValue><ssdm name="m_39"/></StgValue>
</operation>

<operation id="688" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_9 = add i32 %add_ln273_39, %c_1_7

]]></Node>
<StgValue><ssdm name="add_ln279_9"/></StgValue>
</operation>

<operation id="689" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_73 = add i32 %add_ln273_39, %tmp_5_9

]]></Node>
<StgValue><ssdm name="add_ln283_73"/></StgValue>
</operation>

<operation id="690" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_9 = add i32 %add_ln283_73, %tmp_4_9

]]></Node>
<StgValue><ssdm name="add_ln283_9"/></StgValue>
</operation>

<operation id="691" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %18

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="692" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_9 = phi i32 [ %b_1_8, %19 ], [ 0, %16 ]

]]></Node>
<StgValue><ssdm name="c_1_9"/></StgValue>
</operation>

<operation id="693" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_9 = phi i32 [ %a_1_8, %19 ], [ 0, %16 ]

]]></Node>
<StgValue><ssdm name="b_1_9"/></StgValue>
</operation>

<operation id="694" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_9 = phi i32 [ %add_ln283_9, %19 ], [ 0, %16 ]

]]></Node>
<StgValue><ssdm name="a_1_9"/></StgValue>
</operation>

<operation id="695" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %21, label %20

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="696" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_s = call fastcc i32 @MAJ(i32 %a_1_9, i32 %b_1_9, i32 %c_1_9)

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="697" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:272  %tmp_24 = call fastcc i32 @SIG1(i32 %m_38)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="698" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:274  %add_ln256_72 = add i32 %tmp_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="add_ln256_72"/></StgValue>
</operation>

<operation id="699" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:277  %tmp_25 = call fastcc i32 @SIG1(i32 %m_39)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="700" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:279  %add_ln256_75 = add i32 %tmp_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="add_ln256_75"/></StgValue>
</operation>

<operation id="701" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:338  %tmp_1_36 = call fastcc i32 @SIG0(i32 %m_38)

]]></Node>
<StgValue><ssdm name="tmp_1_36"/></StgValue>
</operation>

<operation id="702" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:343  %tmp_1_37 = call fastcc i32 @SIG0(i32 %m_39)

]]></Node>
<StgValue><ssdm name="tmp_1_37"/></StgValue>
</operation>

<operation id="703" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_9 = phi i32 [ %e_1_8, %19 ], [ %c_1_7, %16 ]

]]></Node>
<StgValue><ssdm name="f_1_9"/></StgValue>
</operation>

<operation id="704" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_9 = phi i32 [ %add_ln279_9, %19 ], [ %c_1_7, %16 ]

]]></Node>
<StgValue><ssdm name="e_1_9"/></StgValue>
</operation>

<operation id="705" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_s = call fastcc i32 @EP1(i32 %e_1_9)

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_s = call fastcc i32 @CH(i32 %e_1_9, i32 %f_1_9, i32 %f_1_8)

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_41 = add i32 %m_10, 607225278

]]></Node>
<StgValue><ssdm name="add_ln273_41"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_42 = add i32 %add_ln273_41, %tmp_2_s

]]></Node>
<StgValue><ssdm name="add_ln273_42"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_s = call fastcc i32 @EP0(i32 %a_1_9)

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="710" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:275  %add_ln256_73 = add i32 %m_24, %m_33

]]></Node>
<StgValue><ssdm name="add_ln256_73"/></StgValue>
</operation>

<operation id="711" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:276  %m_40 = add i32 %add_ln256_72, %add_ln256_73

]]></Node>
<StgValue><ssdm name="m_40"/></StgValue>
</operation>

<operation id="712" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:280  %add_ln256_76 = add i32 %m_25, %m_34

]]></Node>
<StgValue><ssdm name="add_ln256_76"/></StgValue>
</operation>

<operation id="713" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:281  %m_41 = add i32 %add_ln256_75, %add_ln256_76

]]></Node>
<StgValue><ssdm name="m_41"/></StgValue>
</operation>

<operation id="714" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:282  %tmp_26 = call fastcc i32 @SIG1(i32 %m_40)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="715" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:287  %tmp_27 = call fastcc i32 @SIG1(i32 %m_41)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="716" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:348  %tmp_1_38 = call fastcc i32 @SIG0(i32 %m_40)

]]></Node>
<StgValue><ssdm name="tmp_1_38"/></StgValue>
</operation>

<operation id="717" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:353  %tmp_1_39 = call fastcc i32 @SIG0(i32 %m_41)

]]></Node>
<StgValue><ssdm name="tmp_1_39"/></StgValue>
</operation>

<operation id="718" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_40 = add i32 %tmp_3_s, %f_1_7

]]></Node>
<StgValue><ssdm name="add_ln273_40"/></StgValue>
</operation>

<operation id="719" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_43 = add i32 %add_ln273_42, %add_ln273_40

]]></Node>
<StgValue><ssdm name="add_ln273_43"/></StgValue>
</operation>

<operation id="720" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_74 = add i32 %add_ln273_43, %tmp_5_s

]]></Node>
<StgValue><ssdm name="add_ln283_74"/></StgValue>
</operation>

<operation id="721" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_10 = add i32 %add_ln283_74, %tmp_4_s

]]></Node>
<StgValue><ssdm name="add_ln283_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="722" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:284  %add_ln256_78 = add i32 %tmp_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="add_ln256_78"/></StgValue>
</operation>

<operation id="723" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:285  %add_ln256_79 = add i32 %m_26, %m_35

]]></Node>
<StgValue><ssdm name="add_ln256_79"/></StgValue>
</operation>

<operation id="724" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:286  %m_42 = add i32 %add_ln256_78, %add_ln256_79

]]></Node>
<StgValue><ssdm name="m_42"/></StgValue>
</operation>

<operation id="725" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:289  %add_ln256_81 = add i32 %tmp_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="add_ln256_81"/></StgValue>
</operation>

<operation id="726" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:290  %add_ln256_82 = add i32 %m_27, %m_36

]]></Node>
<StgValue><ssdm name="add_ln256_82"/></StgValue>
</operation>

<operation id="727" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:291  %m_43 = add i32 %add_ln256_81, %add_ln256_82

]]></Node>
<StgValue><ssdm name="m_43"/></StgValue>
</operation>

<operation id="728" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_10 = add i32 %add_ln273_43, %c_1_8

]]></Node>
<StgValue><ssdm name="add_ln279_10"/></StgValue>
</operation>

<operation id="729" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %20

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="730" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_10 = phi i32 [ %e_1_9, %21 ], [ %c_1_8, %18 ]

]]></Node>
<StgValue><ssdm name="f_1_10"/></StgValue>
</operation>

<operation id="731" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_10 = phi i32 [ %add_ln279_10, %21 ], [ %c_1_8, %18 ]

]]></Node>
<StgValue><ssdm name="e_1_10"/></StgValue>
</operation>

<operation id="732" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_10 = phi i32 [ %b_1_9, %21 ], [ 0, %18 ]

]]></Node>
<StgValue><ssdm name="c_1_10"/></StgValue>
</operation>

<operation id="733" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_10 = phi i32 [ %a_1_9, %21 ], [ 0, %18 ]

]]></Node>
<StgValue><ssdm name="b_1_10"/></StgValue>
</operation>

<operation id="734" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_10 = phi i32 [ %add_ln283_10, %21 ], [ 0, %18 ]

]]></Node>
<StgValue><ssdm name="a_1_10"/></StgValue>
</operation>

<operation id="735" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %23, label %22

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="736" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_10 = call fastcc i32 @EP1(i32 %e_1_10)

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="737" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_10 = call fastcc i32 @CH(i32 %e_1_10, i32 %f_1_10, i32 %f_1_9)

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="738" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_10 = call fastcc i32 @EP0(i32 %a_1_10)

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="739" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_10 = call fastcc i32 @MAJ(i32 %a_1_10, i32 %b_1_10, i32 %c_1_10)

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="740" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:292  %tmp_28 = call fastcc i32 @SIG1(i32 %m_42)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="741" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:294  %add_ln256_84 = add i32 %tmp_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="add_ln256_84"/></StgValue>
</operation>

<operation id="742" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:297  %tmp_29 = call fastcc i32 @SIG1(i32 %m_43)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="743" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:299  %add_ln256_87 = add i32 %tmp_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="add_ln256_87"/></StgValue>
</operation>

<operation id="744" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:358  %tmp_1_40 = call fastcc i32 @SIG0(i32 %m_42)

]]></Node>
<StgValue><ssdm name="tmp_1_40"/></StgValue>
</operation>

<operation id="745" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:363  %tmp_1_41 = call fastcc i32 @SIG0(i32 %m_43)

]]></Node>
<StgValue><ssdm name="tmp_1_41"/></StgValue>
</operation>

<operation id="746" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_44 = add i32 %tmp_3_10, %f_1_8

]]></Node>
<StgValue><ssdm name="add_ln273_44"/></StgValue>
</operation>

<operation id="747" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_45 = add i32 %m_11, 1426881987

]]></Node>
<StgValue><ssdm name="add_ln273_45"/></StgValue>
</operation>

<operation id="748" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_46 = add i32 %add_ln273_45, %tmp_2_10

]]></Node>
<StgValue><ssdm name="add_ln273_46"/></StgValue>
</operation>

<operation id="749" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_47 = add i32 %add_ln273_46, %add_ln273_44

]]></Node>
<StgValue><ssdm name="add_ln273_47"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="750" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:295  %add_ln256_85 = add i32 %m_28, %m_37

]]></Node>
<StgValue><ssdm name="add_ln256_85"/></StgValue>
</operation>

<operation id="751" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:296  %m_44 = add i32 %add_ln256_84, %add_ln256_85

]]></Node>
<StgValue><ssdm name="m_44"/></StgValue>
</operation>

<operation id="752" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:300  %add_ln256_88 = add i32 %m_29, %m_38

]]></Node>
<StgValue><ssdm name="add_ln256_88"/></StgValue>
</operation>

<operation id="753" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:301  %m_45 = add i32 %add_ln256_87, %add_ln256_88

]]></Node>
<StgValue><ssdm name="m_45"/></StgValue>
</operation>

<operation id="754" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:302  %tmp_30 = call fastcc i32 @SIG1(i32 %m_44)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="755" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:307  %tmp_31 = call fastcc i32 @SIG1(i32 %m_45)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="756" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:368  %tmp_1_42 = call fastcc i32 @SIG0(i32 %m_44)

]]></Node>
<StgValue><ssdm name="tmp_1_42"/></StgValue>
</operation>

<operation id="757" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:373  %tmp_1_43 = call fastcc i32 @SIG0(i32 %m_45)

]]></Node>
<StgValue><ssdm name="tmp_1_43"/></StgValue>
</operation>

<operation id="758" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_11 = add i32 %add_ln273_47, %c_1_9

]]></Node>
<StgValue><ssdm name="add_ln279_11"/></StgValue>
</operation>

<operation id="759" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_75 = add i32 %add_ln273_47, %tmp_5_10

]]></Node>
<StgValue><ssdm name="add_ln283_75"/></StgValue>
</operation>

<operation id="760" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_11 = add i32 %add_ln283_75, %tmp_4_10

]]></Node>
<StgValue><ssdm name="add_ln283_11"/></StgValue>
</operation>

<operation id="761" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %22

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="762" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_11 = phi i32 [ %b_1_10, %23 ], [ 0, %20 ]

]]></Node>
<StgValue><ssdm name="c_1_11"/></StgValue>
</operation>

<operation id="763" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_11 = phi i32 [ %a_1_10, %23 ], [ 0, %20 ]

]]></Node>
<StgValue><ssdm name="b_1_11"/></StgValue>
</operation>

<operation id="764" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_11 = phi i32 [ %add_ln283_11, %23 ], [ 0, %20 ]

]]></Node>
<StgValue><ssdm name="a_1_11"/></StgValue>
</operation>

<operation id="765" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %25, label %24

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="766" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_11 = call fastcc i32 @MAJ(i32 %a_1_11, i32 %b_1_11, i32 %c_1_11)

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="767" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:304  %add_ln256_90 = add i32 %tmp_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="add_ln256_90"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:305  %add_ln256_91 = add i32 %m_30, %m_39

]]></Node>
<StgValue><ssdm name="add_ln256_91"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:306  %m_46 = add i32 %add_ln256_90, %add_ln256_91

]]></Node>
<StgValue><ssdm name="m_46"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:309  %add_ln256_93 = add i32 %tmp_1_30, %tmp_31

]]></Node>
<StgValue><ssdm name="add_ln256_93"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:310  %add_ln256_94 = add i32 %m_31, %m_40

]]></Node>
<StgValue><ssdm name="add_ln256_94"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:311  %m_47 = add i32 %add_ln256_93, %add_ln256_94

]]></Node>
<StgValue><ssdm name="m_47"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_11 = phi i32 [ %e_1_10, %23 ], [ %c_1_9, %20 ]

]]></Node>
<StgValue><ssdm name="f_1_11"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_11 = phi i32 [ %add_ln279_11, %23 ], [ %c_1_9, %20 ]

]]></Node>
<StgValue><ssdm name="e_1_11"/></StgValue>
</operation>

<operation id="775" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_11 = call fastcc i32 @EP1(i32 %e_1_11)

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="776" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_11 = call fastcc i32 @CH(i32 %e_1_11, i32 %f_1_11, i32 %f_1_10)

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_49 = add i32 %m_12, 1925078388

]]></Node>
<StgValue><ssdm name="add_ln273_49"/></StgValue>
</operation>

<operation id="778" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_50 = add i32 %add_ln273_49, %tmp_2_11

]]></Node>
<StgValue><ssdm name="add_ln273_50"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_11 = call fastcc i32 @EP0(i32 %a_1_11)

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="780" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:312  %tmp_32 = call fastcc i32 @SIG1(i32 %m_46)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="781" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:314  %add_ln256_96 = add i32 %tmp_1_31, %tmp_32

]]></Node>
<StgValue><ssdm name="add_ln256_96"/></StgValue>
</operation>

<operation id="782" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:317  %tmp_33 = call fastcc i32 @SIG1(i32 %m_47)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="783" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:319  %add_ln256_99 = add i32 %tmp_1_32, %tmp_33

]]></Node>
<StgValue><ssdm name="add_ln256_99"/></StgValue>
</operation>

<operation id="784" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:378  %tmp_1_44 = call fastcc i32 @SIG0(i32 %m_46)

]]></Node>
<StgValue><ssdm name="tmp_1_44"/></StgValue>
</operation>

<operation id="785" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:383  %tmp_1_45 = call fastcc i32 @SIG0(i32 %m_47)

]]></Node>
<StgValue><ssdm name="tmp_1_45"/></StgValue>
</operation>

<operation id="786" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_48 = add i32 %tmp_3_11, %f_1_9

]]></Node>
<StgValue><ssdm name="add_ln273_48"/></StgValue>
</operation>

<operation id="787" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_51 = add i32 %add_ln273_50, %add_ln273_48

]]></Node>
<StgValue><ssdm name="add_ln273_51"/></StgValue>
</operation>

<operation id="788" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_76 = add i32 %add_ln273_51, %tmp_5_11

]]></Node>
<StgValue><ssdm name="add_ln283_76"/></StgValue>
</operation>

<operation id="789" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_12 = add i32 %add_ln283_76, %tmp_4_11

]]></Node>
<StgValue><ssdm name="add_ln283_12"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="790" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:315  %add_ln256_97 = add i32 %m_32, %m_41

]]></Node>
<StgValue><ssdm name="add_ln256_97"/></StgValue>
</operation>

<operation id="791" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:316  %m_48 = add i32 %add_ln256_96, %add_ln256_97

]]></Node>
<StgValue><ssdm name="m_48"/></StgValue>
</operation>

<operation id="792" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:320  %add_ln256_100 = add i32 %m_33, %m_42

]]></Node>
<StgValue><ssdm name="add_ln256_100"/></StgValue>
</operation>

<operation id="793" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:321  %m_49 = add i32 %add_ln256_99, %add_ln256_100

]]></Node>
<StgValue><ssdm name="m_49"/></StgValue>
</operation>

<operation id="794" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:322  %tmp_34 = call fastcc i32 @SIG1(i32 %m_48)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="795" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:327  %tmp_35 = call fastcc i32 @SIG1(i32 %m_49)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="796" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:385  %tmp_1_46 = call fastcc i32 @SIG0(i32 %m_48)

]]></Node>
<StgValue><ssdm name="tmp_1_46"/></StgValue>
</operation>

<operation id="797" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_12 = add i32 %add_ln273_51, %c_1_10

]]></Node>
<StgValue><ssdm name="add_ln279_12"/></StgValue>
</operation>

<operation id="798" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %24

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="799" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_12 = phi i32 [ %e_1_11, %25 ], [ %c_1_10, %22 ]

]]></Node>
<StgValue><ssdm name="f_1_12"/></StgValue>
</operation>

<operation id="800" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_12 = phi i32 [ %add_ln279_12, %25 ], [ %c_1_10, %22 ]

]]></Node>
<StgValue><ssdm name="e_1_12"/></StgValue>
</operation>

<operation id="801" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_12 = phi i32 [ %b_1_11, %25 ], [ 0, %22 ]

]]></Node>
<StgValue><ssdm name="c_1_12"/></StgValue>
</operation>

<operation id="802" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_12 = phi i32 [ %a_1_11, %25 ], [ 0, %22 ]

]]></Node>
<StgValue><ssdm name="b_1_12"/></StgValue>
</operation>

<operation id="803" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_12 = phi i32 [ %add_ln283_12, %25 ], [ 0, %22 ]

]]></Node>
<StgValue><ssdm name="a_1_12"/></StgValue>
</operation>

<operation id="804" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %27, label %26

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="805" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_12 = call fastcc i32 @EP1(i32 %e_1_12)

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="806" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_12 = call fastcc i32 @CH(i32 %e_1_12, i32 %f_1_12, i32 %f_1_11)

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="807" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_12 = call fastcc i32 @EP0(i32 %a_1_12)

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>

<operation id="808" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_12 = call fastcc i32 @MAJ(i32 %a_1_12, i32 %b_1_12, i32 %c_1_12)

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="809" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:324  %add_ln256_102 = add i32 %tmp_1_33, %tmp_34

]]></Node>
<StgValue><ssdm name="add_ln256_102"/></StgValue>
</operation>

<operation id="810" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:325  %add_ln256_103 = add i32 %m_34, %m_43

]]></Node>
<StgValue><ssdm name="add_ln256_103"/></StgValue>
</operation>

<operation id="811" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:326  %m_50 = add i32 %add_ln256_102, %add_ln256_103

]]></Node>
<StgValue><ssdm name="m_50"/></StgValue>
</operation>

<operation id="812" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:329  %add_ln256_105 = add i32 %tmp_1_34, %tmp_35

]]></Node>
<StgValue><ssdm name="add_ln256_105"/></StgValue>
</operation>

<operation id="813" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:330  %add_ln256_106 = add i32 %m_35, %m_44

]]></Node>
<StgValue><ssdm name="add_ln256_106"/></StgValue>
</operation>

<operation id="814" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:331  %m_51 = add i32 %add_ln256_105, %add_ln256_106

]]></Node>
<StgValue><ssdm name="m_51"/></StgValue>
</operation>

<operation id="815" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_52 = add i32 %tmp_3_12, -2132889090

]]></Node>
<StgValue><ssdm name="add_ln273_52"/></StgValue>
</operation>

<operation id="816" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_53 = add i32 %tmp_2_12, %m_13

]]></Node>
<StgValue><ssdm name="add_ln273_53"/></StgValue>
</operation>

<operation id="817" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_54 = add i32 %add_ln273_53, %f_1_10

]]></Node>
<StgValue><ssdm name="add_ln273_54"/></StgValue>
</operation>

<operation id="818" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_55 = add i32 %add_ln273_54, %add_ln273_52

]]></Node>
<StgValue><ssdm name="add_ln273_55"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="819" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:332  %tmp_36 = call fastcc i32 @SIG1(i32 %m_50)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="820" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:334  %add_ln256_108 = add i32 %tmp_1_35, %tmp_36

]]></Node>
<StgValue><ssdm name="add_ln256_108"/></StgValue>
</operation>

<operation id="821" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:337  %tmp_37 = call fastcc i32 @SIG1(i32 %m_51)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="822" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:339  %add_ln256_111 = add i32 %tmp_1_36, %tmp_37

]]></Node>
<StgValue><ssdm name="add_ln256_111"/></StgValue>
</operation>

<operation id="823" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_13 = add i32 %add_ln273_55, %c_1_11

]]></Node>
<StgValue><ssdm name="add_ln279_13"/></StgValue>
</operation>

<operation id="824" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_77 = add i32 %add_ln273_55, %tmp_5_12

]]></Node>
<StgValue><ssdm name="add_ln283_77"/></StgValue>
</operation>

<operation id="825" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_13 = add i32 %add_ln283_77, %tmp_4_12

]]></Node>
<StgValue><ssdm name="add_ln283_13"/></StgValue>
</operation>

<operation id="826" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %26

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="827" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_13 = phi i32 [ %b_1_12, %27 ], [ 0, %24 ]

]]></Node>
<StgValue><ssdm name="c_1_13"/></StgValue>
</operation>

<operation id="828" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_13 = phi i32 [ %a_1_12, %27 ], [ 0, %24 ]

]]></Node>
<StgValue><ssdm name="b_1_13"/></StgValue>
</operation>

<operation id="829" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_13 = phi i32 [ %add_ln283_13, %27 ], [ 0, %24 ]

]]></Node>
<StgValue><ssdm name="a_1_13"/></StgValue>
</operation>

<operation id="830" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %29, label %28

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="831" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_13 = call fastcc i32 @MAJ(i32 %a_1_13, i32 %b_1_13, i32 %c_1_13)

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="832" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:335  %add_ln256_109 = add i32 %m_36, %m_45

]]></Node>
<StgValue><ssdm name="add_ln256_109"/></StgValue>
</operation>

<operation id="833" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:336  %m_52 = add i32 %add_ln256_108, %add_ln256_109

]]></Node>
<StgValue><ssdm name="m_52"/></StgValue>
</operation>

<operation id="834" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:340  %add_ln256_112 = add i32 %m_37, %m_46

]]></Node>
<StgValue><ssdm name="add_ln256_112"/></StgValue>
</operation>

<operation id="835" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:341  %m_53 = add i32 %add_ln256_111, %add_ln256_112

]]></Node>
<StgValue><ssdm name="m_53"/></StgValue>
</operation>

<operation id="836" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:342  %tmp_38 = call fastcc i32 @SIG1(i32 %m_52)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="837" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:347  %tmp_39 = call fastcc i32 @SIG1(i32 %m_53)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="838" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_13 = phi i32 [ %e_1_12, %27 ], [ %c_1_11, %24 ]

]]></Node>
<StgValue><ssdm name="f_1_13"/></StgValue>
</operation>

<operation id="839" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_13 = phi i32 [ %add_ln279_13, %27 ], [ %c_1_11, %24 ]

]]></Node>
<StgValue><ssdm name="e_1_13"/></StgValue>
</operation>

<operation id="840" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_13 = call fastcc i32 @EP1(i32 %e_1_13)

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>

<operation id="841" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_13 = call fastcc i32 @CH(i32 %e_1_13, i32 %f_1_13, i32 %f_1_12)

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="842" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_57 = add i32 %tmp_2_13, %m_14

]]></Node>
<StgValue><ssdm name="add_ln273_57"/></StgValue>
</operation>

<operation id="843" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_58 = add i32 %add_ln273_57, %f_1_11

]]></Node>
<StgValue><ssdm name="add_ln273_58"/></StgValue>
</operation>

<operation id="844" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_13 = call fastcc i32 @EP0(i32 %a_1_13)

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="845" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:344  %add_ln256_114 = add i32 %tmp_1_37, %tmp_38

]]></Node>
<StgValue><ssdm name="add_ln256_114"/></StgValue>
</operation>

<operation id="846" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:345  %add_ln256_115 = add i32 %m_38, %m_47

]]></Node>
<StgValue><ssdm name="add_ln256_115"/></StgValue>
</operation>

<operation id="847" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:346  %m_54 = add i32 %add_ln256_114, %add_ln256_115

]]></Node>
<StgValue><ssdm name="m_54"/></StgValue>
</operation>

<operation id="848" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:349  %add_ln256_117 = add i32 %tmp_1_38, %tmp_39

]]></Node>
<StgValue><ssdm name="add_ln256_117"/></StgValue>
</operation>

<operation id="849" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:350  %add_ln256_118 = add i32 %m_39, %m_48

]]></Node>
<StgValue><ssdm name="add_ln256_118"/></StgValue>
</operation>

<operation id="850" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:351  %m_55 = add i32 %add_ln256_117, %add_ln256_118

]]></Node>
<StgValue><ssdm name="m_55"/></StgValue>
</operation>

<operation id="851" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_56 = add i32 %tmp_3_13, -1680079193

]]></Node>
<StgValue><ssdm name="add_ln273_56"/></StgValue>
</operation>

<operation id="852" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_59 = add i32 %add_ln273_58, %add_ln273_56

]]></Node>
<StgValue><ssdm name="add_ln273_59"/></StgValue>
</operation>

<operation id="853" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_78 = add i32 %add_ln273_59, %tmp_5_13

]]></Node>
<StgValue><ssdm name="add_ln283_78"/></StgValue>
</operation>

<operation id="854" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_14 = add i32 %add_ln283_78, %tmp_4_13

]]></Node>
<StgValue><ssdm name="add_ln283_14"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="855" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:352  %tmp_40 = call fastcc i32 @SIG1(i32 %m_54)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="856" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:354  %add_ln256_120 = add i32 %tmp_1_39, %tmp_40

]]></Node>
<StgValue><ssdm name="add_ln256_120"/></StgValue>
</operation>

<operation id="857" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:357  %tmp_41 = call fastcc i32 @SIG1(i32 %m_55)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="858" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:359  %add_ln256_123 = add i32 %tmp_1_40, %tmp_41

]]></Node>
<StgValue><ssdm name="add_ln256_123"/></StgValue>
</operation>

<operation id="859" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_14 = add i32 %add_ln273_59, %c_1_12

]]></Node>
<StgValue><ssdm name="add_ln279_14"/></StgValue>
</operation>

<operation id="860" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %28

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="861" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_14 = phi i32 [ %e_1_13, %29 ], [ %c_1_12, %26 ]

]]></Node>
<StgValue><ssdm name="f_1_14"/></StgValue>
</operation>

<operation id="862" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_14 = phi i32 [ %add_ln279_14, %29 ], [ %c_1_12, %26 ]

]]></Node>
<StgValue><ssdm name="e_1_14"/></StgValue>
</operation>

<operation id="863" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_14 = phi i32 [ %b_1_13, %29 ], [ 0, %26 ]

]]></Node>
<StgValue><ssdm name="c_1_14"/></StgValue>
</operation>

<operation id="864" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_14 = phi i32 [ %a_1_13, %29 ], [ 0, %26 ]

]]></Node>
<StgValue><ssdm name="b_1_14"/></StgValue>
</operation>

<operation id="865" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_14 = phi i32 [ %add_ln283_14, %29 ], [ 0, %26 ]

]]></Node>
<StgValue><ssdm name="a_1_14"/></StgValue>
</operation>

<operation id="866" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %31, label %30

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="867" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_14 = call fastcc i32 @EP1(i32 %e_1_14)

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>

<operation id="868" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_14 = call fastcc i32 @CH(i32 %e_1_14, i32 %f_1_14, i32 %f_1_13)

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>

<operation id="869" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_14 = call fastcc i32 @EP0(i32 %a_1_14)

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>

<operation id="870" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_14 = call fastcc i32 @MAJ(i32 %a_1_14, i32 %b_1_14, i32 %c_1_14)

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="871" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:355  %add_ln256_121 = add i32 %m_40, %m_49

]]></Node>
<StgValue><ssdm name="add_ln256_121"/></StgValue>
</operation>

<operation id="872" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:356  %m_56 = add i32 %add_ln256_120, %add_ln256_121

]]></Node>
<StgValue><ssdm name="m_56"/></StgValue>
</operation>

<operation id="873" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:360  %add_ln256_124 = add i32 %m_41, %m_50

]]></Node>
<StgValue><ssdm name="add_ln256_124"/></StgValue>
</operation>

<operation id="874" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:361  %m_57 = add i32 %add_ln256_123, %add_ln256_124

]]></Node>
<StgValue><ssdm name="m_57"/></StgValue>
</operation>

<operation id="875" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:362  %tmp_42 = call fastcc i32 @SIG1(i32 %m_56)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="876" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:367  %tmp_43 = call fastcc i32 @SIG1(i32 %m_57)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="877" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_60 = add i32 %tmp_3_14, %f_1_12

]]></Node>
<StgValue><ssdm name="add_ln273_60"/></StgValue>
</operation>

<operation id="878" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_61 = add i32 %m_15, -1046744716

]]></Node>
<StgValue><ssdm name="add_ln273_61"/></StgValue>
</operation>

<operation id="879" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_62 = add i32 %add_ln273_61, %tmp_2_14

]]></Node>
<StgValue><ssdm name="add_ln273_62"/></StgValue>
</operation>

<operation id="880" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_63 = add i32 %add_ln273_62, %add_ln273_60

]]></Node>
<StgValue><ssdm name="add_ln273_63"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="881" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:364  %add_ln256_126 = add i32 %tmp_1_41, %tmp_42

]]></Node>
<StgValue><ssdm name="add_ln256_126"/></StgValue>
</operation>

<operation id="882" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:369  %add_ln256_129 = add i32 %tmp_1_42, %tmp_43

]]></Node>
<StgValue><ssdm name="add_ln256_129"/></StgValue>
</operation>

<operation id="883" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_15 = add i32 %add_ln273_63, %c_1_13

]]></Node>
<StgValue><ssdm name="add_ln279_15"/></StgValue>
</operation>

<operation id="884" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_79 = add i32 %add_ln273_63, %tmp_5_14

]]></Node>
<StgValue><ssdm name="add_ln283_79"/></StgValue>
</operation>

<operation id="885" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_15 = add i32 %add_ln283_79, %tmp_4_14

]]></Node>
<StgValue><ssdm name="add_ln283_15"/></StgValue>
</operation>

<operation id="886" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %30

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="887" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_15 = phi i32 [ %b_1_14, %31 ], [ 0, %28 ]

]]></Node>
<StgValue><ssdm name="c_1_15"/></StgValue>
</operation>

<operation id="888" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_15 = phi i32 [ %a_1_14, %31 ], [ 0, %28 ]

]]></Node>
<StgValue><ssdm name="b_1_15"/></StgValue>
</operation>

<operation id="889" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_15 = phi i32 [ %add_ln283_15, %31 ], [ 0, %28 ]

]]></Node>
<StgValue><ssdm name="a_1_15"/></StgValue>
</operation>

<operation id="890" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %33, label %32

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="891" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_15 = call fastcc i32 @MAJ(i32 %a_1_15, i32 %b_1_15, i32 %c_1_15)

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="892" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:365  %add_ln256_127 = add i32 %m_42, %m_51

]]></Node>
<StgValue><ssdm name="add_ln256_127"/></StgValue>
</operation>

<operation id="893" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:366  %m_58 = add i32 %add_ln256_126, %add_ln256_127

]]></Node>
<StgValue><ssdm name="m_58"/></StgValue>
</operation>

<operation id="894" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:370  %add_ln256_130 = add i32 %m_43, %m_52

]]></Node>
<StgValue><ssdm name="add_ln256_130"/></StgValue>
</operation>

<operation id="895" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:371  %m_59 = add i32 %add_ln256_129, %add_ln256_130

]]></Node>
<StgValue><ssdm name="m_59"/></StgValue>
</operation>

<operation id="896" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_15 = phi i32 [ %e_1_14, %31 ], [ %c_1_13, %28 ]

]]></Node>
<StgValue><ssdm name="f_1_15"/></StgValue>
</operation>

<operation id="897" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_15 = phi i32 [ %add_ln279_15, %31 ], [ %c_1_13, %28 ]

]]></Node>
<StgValue><ssdm name="e_1_15"/></StgValue>
</operation>

<operation id="898" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_15 = call fastcc i32 @EP1(i32 %e_1_15)

]]></Node>
<StgValue><ssdm name="tmp_2_15"/></StgValue>
</operation>

<operation id="899" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_15 = call fastcc i32 @CH(i32 %e_1_15, i32 %f_1_15, i32 %f_1_14)

]]></Node>
<StgValue><ssdm name="tmp_3_15"/></StgValue>
</operation>

<operation id="900" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_65 = add i32 %m_16, -459576895

]]></Node>
<StgValue><ssdm name="add_ln273_65"/></StgValue>
</operation>

<operation id="901" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_66 = add i32 %add_ln273_65, %tmp_2_15

]]></Node>
<StgValue><ssdm name="add_ln273_66"/></StgValue>
</operation>

<operation id="902" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_15 = call fastcc i32 @EP0(i32 %a_1_15)

]]></Node>
<StgValue><ssdm name="tmp_4_15"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="903" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:372  %tmp_44 = call fastcc i32 @SIG1(i32 %m_58)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="904" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:374  %add_ln256_132 = add i32 %tmp_1_43, %tmp_44

]]></Node>
<StgValue><ssdm name="add_ln256_132"/></StgValue>
</operation>

<operation id="905" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:377  %tmp_45 = call fastcc i32 @SIG1(i32 %m_59)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="906" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:379  %add_ln256_135 = add i32 %tmp_1_44, %tmp_45

]]></Node>
<StgValue><ssdm name="add_ln256_135"/></StgValue>
</operation>

<operation id="907" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_64 = add i32 %tmp_3_15, %f_1_13

]]></Node>
<StgValue><ssdm name="add_ln273_64"/></StgValue>
</operation>

<operation id="908" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_67 = add i32 %add_ln273_66, %add_ln273_64

]]></Node>
<StgValue><ssdm name="add_ln273_67"/></StgValue>
</operation>

<operation id="909" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_80 = add i32 %add_ln273_67, %tmp_5_15

]]></Node>
<StgValue><ssdm name="add_ln283_80"/></StgValue>
</operation>

<operation id="910" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_16 = add i32 %add_ln283_80, %tmp_4_15

]]></Node>
<StgValue><ssdm name="add_ln283_16"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="911" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_16 = add i32 %add_ln273_67, %c_1_14

]]></Node>
<StgValue><ssdm name="add_ln279_16"/></StgValue>
</operation>

<operation id="912" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %32

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="913" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_16 = phi i32 [ %e_1_15, %33 ], [ %c_1_14, %30 ]

]]></Node>
<StgValue><ssdm name="f_1_16"/></StgValue>
</operation>

<operation id="914" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_16 = phi i32 [ %add_ln279_16, %33 ], [ %c_1_14, %30 ]

]]></Node>
<StgValue><ssdm name="e_1_16"/></StgValue>
</operation>

<operation id="915" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_16 = phi i32 [ %b_1_15, %33 ], [ 0, %30 ]

]]></Node>
<StgValue><ssdm name="c_1_16"/></StgValue>
</operation>

<operation id="916" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_16 = phi i32 [ %a_1_15, %33 ], [ 0, %30 ]

]]></Node>
<StgValue><ssdm name="b_1_16"/></StgValue>
</operation>

<operation id="917" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_16 = phi i32 [ %add_ln283_16, %33 ], [ 0, %30 ]

]]></Node>
<StgValue><ssdm name="a_1_16"/></StgValue>
</operation>

<operation id="918" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %35, label %34

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="919" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_16 = call fastcc i32 @EP1(i32 %e_1_16)

]]></Node>
<StgValue><ssdm name="tmp_2_16"/></StgValue>
</operation>

<operation id="920" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_16 = call fastcc i32 @CH(i32 %e_1_16, i32 %f_1_16, i32 %f_1_15)

]]></Node>
<StgValue><ssdm name="tmp_3_16"/></StgValue>
</operation>

<operation id="921" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_16 = call fastcc i32 @EP0(i32 %a_1_16)

]]></Node>
<StgValue><ssdm name="tmp_4_16"/></StgValue>
</operation>

<operation id="922" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_16 = call fastcc i32 @MAJ(i32 %a_1_16, i32 %b_1_16, i32 %c_1_16)

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="923" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:375  %add_ln256_133 = add i32 %m_44, %m_53

]]></Node>
<StgValue><ssdm name="add_ln256_133"/></StgValue>
</operation>

<operation id="924" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:376  %m_60 = add i32 %add_ln256_132, %add_ln256_133

]]></Node>
<StgValue><ssdm name="m_60"/></StgValue>
</operation>

<operation id="925" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_68 = add i32 %tmp_3_16, %f_1_14

]]></Node>
<StgValue><ssdm name="add_ln273_68"/></StgValue>
</operation>

<operation id="926" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_69 = add i32 %m_17, -272742522

]]></Node>
<StgValue><ssdm name="add_ln273_69"/></StgValue>
</operation>

<operation id="927" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_70 = add i32 %add_ln273_69, %tmp_2_16

]]></Node>
<StgValue><ssdm name="add_ln273_70"/></StgValue>
</operation>

<operation id="928" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_71 = add i32 %add_ln273_70, %add_ln273_68

]]></Node>
<StgValue><ssdm name="add_ln273_71"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="929" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:380  %add_ln256_136 = add i32 %m_45, %m_54

]]></Node>
<StgValue><ssdm name="add_ln256_136"/></StgValue>
</operation>

<operation id="930" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:381  %m_61 = add i32 %add_ln256_135, %add_ln256_136

]]></Node>
<StgValue><ssdm name="m_61"/></StgValue>
</operation>

<operation id="931" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:382  %tmp_46 = call fastcc i32 @SIG1(i32 %m_60)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="932" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:384  %tmp_47 = call fastcc i32 @SIG1(i32 %m_61)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="933" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_17 = add i32 %add_ln273_71, %c_1_15

]]></Node>
<StgValue><ssdm name="add_ln279_17"/></StgValue>
</operation>

<operation id="934" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_81 = add i32 %add_ln273_71, %tmp_5_16

]]></Node>
<StgValue><ssdm name="add_ln283_81"/></StgValue>
</operation>

<operation id="935" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_17 = add i32 %add_ln283_81, %tmp_4_16

]]></Node>
<StgValue><ssdm name="add_ln283_17"/></StgValue>
</operation>

<operation id="936" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %34

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="937" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_17 = phi i32 [ %b_1_16, %35 ], [ 0, %32 ]

]]></Node>
<StgValue><ssdm name="c_1_17"/></StgValue>
</operation>

<operation id="938" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_17 = phi i32 [ %a_1_16, %35 ], [ 0, %32 ]

]]></Node>
<StgValue><ssdm name="b_1_17"/></StgValue>
</operation>

<operation id="939" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_17 = phi i32 [ %add_ln283_17, %35 ], [ 0, %32 ]

]]></Node>
<StgValue><ssdm name="a_1_17"/></StgValue>
</operation>

<operation id="940" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %37, label %36

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="941" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_17 = call fastcc i32 @MAJ(i32 %a_1_17, i32 %b_1_17, i32 %c_1_17)

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="942" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_251 = add i32 %tmp_46, %m_55

]]></Node>
<StgValue><ssdm name="add_ln273_251"/></StgValue>
</operation>

<operation id="943" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln273_253 = add i32 %m_46, %tmp_1_45

]]></Node>
<StgValue><ssdm name="add_ln273_253"/></StgValue>
</operation>

<operation id="944" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln273_254 = add i32 %add_ln273_253, %add_ln273_251

]]></Node>
<StgValue><ssdm name="add_ln273_254"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="945" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_17 = phi i32 [ %e_1_16, %35 ], [ %c_1_15, %32 ]

]]></Node>
<StgValue><ssdm name="f_1_17"/></StgValue>
</operation>

<operation id="946" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_17 = phi i32 [ %add_ln279_17, %35 ], [ %c_1_15, %32 ]

]]></Node>
<StgValue><ssdm name="e_1_17"/></StgValue>
</operation>

<operation id="947" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_17 = call fastcc i32 @EP1(i32 %e_1_17)

]]></Node>
<StgValue><ssdm name="tmp_2_17"/></StgValue>
</operation>

<operation id="948" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_17 = call fastcc i32 @CH(i32 %e_1_17, i32 %f_1_17, i32 %f_1_16)

]]></Node>
<StgValue><ssdm name="tmp_3_17"/></StgValue>
</operation>

<operation id="949" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_73 = add i32 %m_18, 264347078

]]></Node>
<StgValue><ssdm name="add_ln273_73"/></StgValue>
</operation>

<operation id="950" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_74 = add i32 %add_ln273_73, %tmp_2_17

]]></Node>
<StgValue><ssdm name="add_ln273_74"/></StgValue>
</operation>

<operation id="951" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_17 = call fastcc i32 @EP0(i32 %a_1_17)

]]></Node>
<StgValue><ssdm name="tmp_4_17"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="952" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_72 = add i32 %tmp_3_17, %f_1_15

]]></Node>
<StgValue><ssdm name="add_ln273_72"/></StgValue>
</operation>

<operation id="953" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_75 = add i32 %add_ln273_74, %add_ln273_72

]]></Node>
<StgValue><ssdm name="add_ln273_75"/></StgValue>
</operation>

<operation id="954" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_82 = add i32 %add_ln273_75, %tmp_5_17

]]></Node>
<StgValue><ssdm name="add_ln283_82"/></StgValue>
</operation>

<operation id="955" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_18 = add i32 %add_ln283_82, %tmp_4_17

]]></Node>
<StgValue><ssdm name="add_ln283_18"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="956" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_18 = add i32 %add_ln273_75, %c_1_16

]]></Node>
<StgValue><ssdm name="add_ln279_18"/></StgValue>
</operation>

<operation id="957" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %36

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="958" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_18 = phi i32 [ %e_1_17, %37 ], [ %c_1_16, %34 ]

]]></Node>
<StgValue><ssdm name="f_1_18"/></StgValue>
</operation>

<operation id="959" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_18 = phi i32 [ %add_ln279_18, %37 ], [ %c_1_16, %34 ]

]]></Node>
<StgValue><ssdm name="e_1_18"/></StgValue>
</operation>

<operation id="960" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_18 = phi i32 [ %b_1_17, %37 ], [ 0, %34 ]

]]></Node>
<StgValue><ssdm name="c_1_18"/></StgValue>
</operation>

<operation id="961" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_18 = phi i32 [ %a_1_17, %37 ], [ 0, %34 ]

]]></Node>
<StgValue><ssdm name="b_1_18"/></StgValue>
</operation>

<operation id="962" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_18 = phi i32 [ %add_ln283_18, %37 ], [ 0, %34 ]

]]></Node>
<StgValue><ssdm name="a_1_18"/></StgValue>
</operation>

<operation id="963" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %39, label %38

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="964" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_18 = call fastcc i32 @EP1(i32 %e_1_18)

]]></Node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="965" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_18 = call fastcc i32 @CH(i32 %e_1_18, i32 %f_1_18, i32 %f_1_17)

]]></Node>
<StgValue><ssdm name="tmp_3_18"/></StgValue>
</operation>

<operation id="966" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_18 = call fastcc i32 @EP0(i32 %a_1_18)

]]></Node>
<StgValue><ssdm name="tmp_4_18"/></StgValue>
</operation>

<operation id="967" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_18 = call fastcc i32 @MAJ(i32 %a_1_18, i32 %b_1_18, i32 %c_1_18)

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="968" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_76 = add i32 %tmp_3_18, %f_1_16

]]></Node>
<StgValue><ssdm name="add_ln273_76"/></StgValue>
</operation>

<operation id="969" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_77 = add i32 %m_19, 604807628

]]></Node>
<StgValue><ssdm name="add_ln273_77"/></StgValue>
</operation>

<operation id="970" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_78 = add i32 %add_ln273_77, %tmp_2_18

]]></Node>
<StgValue><ssdm name="add_ln273_78"/></StgValue>
</operation>

<operation id="971" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_79 = add i32 %add_ln273_78, %add_ln273_76

]]></Node>
<StgValue><ssdm name="add_ln273_79"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="972" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_19 = add i32 %add_ln273_79, %c_1_17

]]></Node>
<StgValue><ssdm name="add_ln279_19"/></StgValue>
</operation>

<operation id="973" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_83 = add i32 %add_ln273_79, %tmp_5_18

]]></Node>
<StgValue><ssdm name="add_ln283_83"/></StgValue>
</operation>

<operation id="974" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_19 = add i32 %add_ln283_83, %tmp_4_18

]]></Node>
<StgValue><ssdm name="add_ln283_19"/></StgValue>
</operation>

<operation id="975" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %38

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="976" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_19 = phi i32 [ %b_1_18, %39 ], [ 0, %36 ]

]]></Node>
<StgValue><ssdm name="c_1_19"/></StgValue>
</operation>

<operation id="977" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_19 = phi i32 [ %a_1_18, %39 ], [ 0, %36 ]

]]></Node>
<StgValue><ssdm name="b_1_19"/></StgValue>
</operation>

<operation id="978" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_19 = phi i32 [ %add_ln283_19, %39 ], [ 0, %36 ]

]]></Node>
<StgValue><ssdm name="a_1_19"/></StgValue>
</operation>

<operation id="979" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %41, label %40

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="980" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_19 = call fastcc i32 @MAJ(i32 %a_1_19, i32 %b_1_19, i32 %c_1_19)

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="981" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_19 = phi i32 [ %e_1_18, %39 ], [ %c_1_17, %36 ]

]]></Node>
<StgValue><ssdm name="f_1_19"/></StgValue>
</operation>

<operation id="982" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_19 = phi i32 [ %add_ln279_19, %39 ], [ %c_1_17, %36 ]

]]></Node>
<StgValue><ssdm name="e_1_19"/></StgValue>
</operation>

<operation id="983" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_19 = call fastcc i32 @EP1(i32 %e_1_19)

]]></Node>
<StgValue><ssdm name="tmp_2_19"/></StgValue>
</operation>

<operation id="984" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_19 = call fastcc i32 @CH(i32 %e_1_19, i32 %f_1_19, i32 %f_1_18)

]]></Node>
<StgValue><ssdm name="tmp_3_19"/></StgValue>
</operation>

<operation id="985" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_81 = add i32 %m_20, 770255983

]]></Node>
<StgValue><ssdm name="add_ln273_81"/></StgValue>
</operation>

<operation id="986" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_82 = add i32 %add_ln273_81, %tmp_2_19

]]></Node>
<StgValue><ssdm name="add_ln273_82"/></StgValue>
</operation>

<operation id="987" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_19 = call fastcc i32 @EP0(i32 %a_1_19)

]]></Node>
<StgValue><ssdm name="tmp_4_19"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="988" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_80 = add i32 %tmp_3_19, %f_1_17

]]></Node>
<StgValue><ssdm name="add_ln273_80"/></StgValue>
</operation>

<operation id="989" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_83 = add i32 %add_ln273_82, %add_ln273_80

]]></Node>
<StgValue><ssdm name="add_ln273_83"/></StgValue>
</operation>

<operation id="990" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_84 = add i32 %add_ln273_83, %tmp_5_19

]]></Node>
<StgValue><ssdm name="add_ln283_84"/></StgValue>
</operation>

<operation id="991" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_20 = add i32 %add_ln283_84, %tmp_4_19

]]></Node>
<StgValue><ssdm name="add_ln283_20"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="992" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_20 = add i32 %add_ln273_83, %c_1_18

]]></Node>
<StgValue><ssdm name="add_ln279_20"/></StgValue>
</operation>

<operation id="993" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %40

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="994" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_20 = phi i32 [ %e_1_19, %41 ], [ %c_1_18, %38 ]

]]></Node>
<StgValue><ssdm name="f_1_20"/></StgValue>
</operation>

<operation id="995" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_20 = phi i32 [ %add_ln279_20, %41 ], [ %c_1_18, %38 ]

]]></Node>
<StgValue><ssdm name="e_1_20"/></StgValue>
</operation>

<operation id="996" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_20 = phi i32 [ %b_1_19, %41 ], [ 0, %38 ]

]]></Node>
<StgValue><ssdm name="c_1_20"/></StgValue>
</operation>

<operation id="997" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_20 = phi i32 [ %a_1_19, %41 ], [ 0, %38 ]

]]></Node>
<StgValue><ssdm name="b_1_20"/></StgValue>
</operation>

<operation id="998" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_20 = phi i32 [ %add_ln283_20, %41 ], [ 0, %38 ]

]]></Node>
<StgValue><ssdm name="a_1_20"/></StgValue>
</operation>

<operation id="999" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %43, label %42

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1000" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_20 = call fastcc i32 @EP1(i32 %e_1_20)

]]></Node>
<StgValue><ssdm name="tmp_2_20"/></StgValue>
</operation>

<operation id="1001" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_20 = call fastcc i32 @CH(i32 %e_1_20, i32 %f_1_20, i32 %f_1_19)

]]></Node>
<StgValue><ssdm name="tmp_3_20"/></StgValue>
</operation>

<operation id="1002" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_20 = call fastcc i32 @EP0(i32 %a_1_20)

]]></Node>
<StgValue><ssdm name="tmp_4_20"/></StgValue>
</operation>

<operation id="1003" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_20 = call fastcc i32 @MAJ(i32 %a_1_20, i32 %b_1_20, i32 %c_1_20)

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1004" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_84 = add i32 %tmp_3_20, %f_1_18

]]></Node>
<StgValue><ssdm name="add_ln273_84"/></StgValue>
</operation>

<operation id="1005" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_85 = add i32 %m_21, 1249150122

]]></Node>
<StgValue><ssdm name="add_ln273_85"/></StgValue>
</operation>

<operation id="1006" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_86 = add i32 %add_ln273_85, %tmp_2_20

]]></Node>
<StgValue><ssdm name="add_ln273_86"/></StgValue>
</operation>

<operation id="1007" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_87 = add i32 %add_ln273_86, %add_ln273_84

]]></Node>
<StgValue><ssdm name="add_ln273_87"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1008" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_21 = add i32 %add_ln273_87, %c_1_19

]]></Node>
<StgValue><ssdm name="add_ln279_21"/></StgValue>
</operation>

<operation id="1009" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_85 = add i32 %add_ln273_87, %tmp_5_20

]]></Node>
<StgValue><ssdm name="add_ln283_85"/></StgValue>
</operation>

<operation id="1010" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_21 = add i32 %add_ln283_85, %tmp_4_20

]]></Node>
<StgValue><ssdm name="add_ln283_21"/></StgValue>
</operation>

<operation id="1011" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %42

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1012" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_21 = phi i32 [ %b_1_20, %43 ], [ 0, %40 ]

]]></Node>
<StgValue><ssdm name="c_1_21"/></StgValue>
</operation>

<operation id="1013" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_21 = phi i32 [ %a_1_20, %43 ], [ 0, %40 ]

]]></Node>
<StgValue><ssdm name="b_1_21"/></StgValue>
</operation>

<operation id="1014" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_21 = phi i32 [ %add_ln283_21, %43 ], [ 0, %40 ]

]]></Node>
<StgValue><ssdm name="a_1_21"/></StgValue>
</operation>

<operation id="1015" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %45, label %44

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1016" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_21 = call fastcc i32 @MAJ(i32 %a_1_21, i32 %b_1_21, i32 %c_1_21)

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1017" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_21 = phi i32 [ %e_1_20, %43 ], [ %c_1_19, %40 ]

]]></Node>
<StgValue><ssdm name="f_1_21"/></StgValue>
</operation>

<operation id="1018" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_21 = phi i32 [ %add_ln279_21, %43 ], [ %c_1_19, %40 ]

]]></Node>
<StgValue><ssdm name="e_1_21"/></StgValue>
</operation>

<operation id="1019" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_21 = call fastcc i32 @EP1(i32 %e_1_21)

]]></Node>
<StgValue><ssdm name="tmp_2_21"/></StgValue>
</operation>

<operation id="1020" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_21 = call fastcc i32 @CH(i32 %e_1_21, i32 %f_1_21, i32 %f_1_20)

]]></Node>
<StgValue><ssdm name="tmp_3_21"/></StgValue>
</operation>

<operation id="1021" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_89 = add i32 %m_22, 1555081692

]]></Node>
<StgValue><ssdm name="add_ln273_89"/></StgValue>
</operation>

<operation id="1022" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_90 = add i32 %add_ln273_89, %tmp_2_21

]]></Node>
<StgValue><ssdm name="add_ln273_90"/></StgValue>
</operation>

<operation id="1023" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_21 = call fastcc i32 @EP0(i32 %a_1_21)

]]></Node>
<StgValue><ssdm name="tmp_4_21"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1024" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_88 = add i32 %tmp_3_21, %f_1_19

]]></Node>
<StgValue><ssdm name="add_ln273_88"/></StgValue>
</operation>

<operation id="1025" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_91 = add i32 %add_ln273_90, %add_ln273_88

]]></Node>
<StgValue><ssdm name="add_ln273_91"/></StgValue>
</operation>

<operation id="1026" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_86 = add i32 %add_ln273_91, %tmp_5_21

]]></Node>
<StgValue><ssdm name="add_ln283_86"/></StgValue>
</operation>

<operation id="1027" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_22 = add i32 %add_ln283_86, %tmp_4_21

]]></Node>
<StgValue><ssdm name="add_ln283_22"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1028" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_22 = add i32 %add_ln273_91, %c_1_20

]]></Node>
<StgValue><ssdm name="add_ln279_22"/></StgValue>
</operation>

<operation id="1029" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %44

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1030" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_22 = phi i32 [ %e_1_21, %45 ], [ %c_1_20, %42 ]

]]></Node>
<StgValue><ssdm name="f_1_22"/></StgValue>
</operation>

<operation id="1031" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_22 = phi i32 [ %add_ln279_22, %45 ], [ %c_1_20, %42 ]

]]></Node>
<StgValue><ssdm name="e_1_22"/></StgValue>
</operation>

<operation id="1032" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_22 = phi i32 [ %b_1_21, %45 ], [ 0, %42 ]

]]></Node>
<StgValue><ssdm name="c_1_22"/></StgValue>
</operation>

<operation id="1033" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_22 = phi i32 [ %a_1_21, %45 ], [ 0, %42 ]

]]></Node>
<StgValue><ssdm name="b_1_22"/></StgValue>
</operation>

<operation id="1034" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_22 = phi i32 [ %add_ln283_22, %45 ], [ 0, %42 ]

]]></Node>
<StgValue><ssdm name="a_1_22"/></StgValue>
</operation>

<operation id="1035" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %47, label %46

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1036" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_22 = call fastcc i32 @EP1(i32 %e_1_22)

]]></Node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="1037" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_22 = call fastcc i32 @CH(i32 %e_1_22, i32 %f_1_22, i32 %f_1_21)

]]></Node>
<StgValue><ssdm name="tmp_3_22"/></StgValue>
</operation>

<operation id="1038" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_22 = call fastcc i32 @EP0(i32 %a_1_22)

]]></Node>
<StgValue><ssdm name="tmp_4_22"/></StgValue>
</operation>

<operation id="1039" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_22 = call fastcc i32 @MAJ(i32 %a_1_22, i32 %b_1_22, i32 %c_1_22)

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1040" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_92 = add i32 %tmp_3_22, %f_1_20

]]></Node>
<StgValue><ssdm name="add_ln273_92"/></StgValue>
</operation>

<operation id="1041" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_93 = add i32 %m_23, 1996064986

]]></Node>
<StgValue><ssdm name="add_ln273_93"/></StgValue>
</operation>

<operation id="1042" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_94 = add i32 %add_ln273_93, %tmp_2_22

]]></Node>
<StgValue><ssdm name="add_ln273_94"/></StgValue>
</operation>

<operation id="1043" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_95 = add i32 %add_ln273_94, %add_ln273_92

]]></Node>
<StgValue><ssdm name="add_ln273_95"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1044" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_23 = add i32 %add_ln273_95, %c_1_21

]]></Node>
<StgValue><ssdm name="add_ln279_23"/></StgValue>
</operation>

<operation id="1045" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_87 = add i32 %add_ln273_95, %tmp_5_22

]]></Node>
<StgValue><ssdm name="add_ln283_87"/></StgValue>
</operation>

<operation id="1046" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_23 = add i32 %add_ln283_87, %tmp_4_22

]]></Node>
<StgValue><ssdm name="add_ln283_23"/></StgValue>
</operation>

<operation id="1047" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %46

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1048" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_23 = phi i32 [ %b_1_22, %47 ], [ 0, %44 ]

]]></Node>
<StgValue><ssdm name="c_1_23"/></StgValue>
</operation>

<operation id="1049" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_23 = phi i32 [ %a_1_22, %47 ], [ 0, %44 ]

]]></Node>
<StgValue><ssdm name="b_1_23"/></StgValue>
</operation>

<operation id="1050" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_23 = phi i32 [ %add_ln283_23, %47 ], [ 0, %44 ]

]]></Node>
<StgValue><ssdm name="a_1_23"/></StgValue>
</operation>

<operation id="1051" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %49, label %48

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1052" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_23 = call fastcc i32 @MAJ(i32 %a_1_23, i32 %b_1_23, i32 %c_1_23)

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1053" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_23 = phi i32 [ %e_1_22, %47 ], [ %c_1_21, %44 ]

]]></Node>
<StgValue><ssdm name="f_1_23"/></StgValue>
</operation>

<operation id="1054" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_23 = phi i32 [ %add_ln279_23, %47 ], [ %c_1_21, %44 ]

]]></Node>
<StgValue><ssdm name="e_1_23"/></StgValue>
</operation>

<operation id="1055" st_id="62" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_23 = call fastcc i32 @EP1(i32 %e_1_23)

]]></Node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="1056" st_id="62" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_23 = call fastcc i32 @CH(i32 %e_1_23, i32 %f_1_23, i32 %f_1_22)

]]></Node>
<StgValue><ssdm name="tmp_3_23"/></StgValue>
</operation>

<operation id="1057" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_97 = add i32 %tmp_2_23, %m_24

]]></Node>
<StgValue><ssdm name="add_ln273_97"/></StgValue>
</operation>

<operation id="1058" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_98 = add i32 %add_ln273_97, %f_1_21

]]></Node>
<StgValue><ssdm name="add_ln273_98"/></StgValue>
</operation>

<operation id="1059" st_id="62" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_23 = call fastcc i32 @EP0(i32 %a_1_23)

]]></Node>
<StgValue><ssdm name="tmp_4_23"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1060" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_96 = add i32 %tmp_3_23, -1740746414

]]></Node>
<StgValue><ssdm name="add_ln273_96"/></StgValue>
</operation>

<operation id="1061" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_99 = add i32 %add_ln273_98, %add_ln273_96

]]></Node>
<StgValue><ssdm name="add_ln273_99"/></StgValue>
</operation>

<operation id="1062" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_88 = add i32 %add_ln273_99, %tmp_5_23

]]></Node>
<StgValue><ssdm name="add_ln283_88"/></StgValue>
</operation>

<operation id="1063" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_24 = add i32 %add_ln283_88, %tmp_4_23

]]></Node>
<StgValue><ssdm name="add_ln283_24"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1064" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_24 = add i32 %add_ln273_99, %c_1_22

]]></Node>
<StgValue><ssdm name="add_ln279_24"/></StgValue>
</operation>

<operation id="1065" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %48

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1066" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_24 = phi i32 [ %e_1_23, %49 ], [ %c_1_22, %46 ]

]]></Node>
<StgValue><ssdm name="f_1_24"/></StgValue>
</operation>

<operation id="1067" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_24 = phi i32 [ %add_ln279_24, %49 ], [ %c_1_22, %46 ]

]]></Node>
<StgValue><ssdm name="e_1_24"/></StgValue>
</operation>

<operation id="1068" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_24 = phi i32 [ %b_1_23, %49 ], [ 0, %46 ]

]]></Node>
<StgValue><ssdm name="c_1_24"/></StgValue>
</operation>

<operation id="1069" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_24 = phi i32 [ %a_1_23, %49 ], [ 0, %46 ]

]]></Node>
<StgValue><ssdm name="b_1_24"/></StgValue>
</operation>

<operation id="1070" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_24 = phi i32 [ %add_ln283_24, %49 ], [ 0, %46 ]

]]></Node>
<StgValue><ssdm name="a_1_24"/></StgValue>
</operation>

<operation id="1071" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %51, label %50

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1072" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_24 = call fastcc i32 @EP1(i32 %e_1_24)

]]></Node>
<StgValue><ssdm name="tmp_2_24"/></StgValue>
</operation>

<operation id="1073" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_24 = call fastcc i32 @CH(i32 %e_1_24, i32 %f_1_24, i32 %f_1_23)

]]></Node>
<StgValue><ssdm name="tmp_3_24"/></StgValue>
</operation>

<operation id="1074" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_24 = call fastcc i32 @EP0(i32 %a_1_24)

]]></Node>
<StgValue><ssdm name="tmp_4_24"/></StgValue>
</operation>

<operation id="1075" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_24 = call fastcc i32 @MAJ(i32 %a_1_24, i32 %b_1_24, i32 %c_1_24)

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1076" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_100 = add i32 %tmp_3_24, -1473132947

]]></Node>
<StgValue><ssdm name="add_ln273_100"/></StgValue>
</operation>

<operation id="1077" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_101 = add i32 %tmp_2_24, %m_25

]]></Node>
<StgValue><ssdm name="add_ln273_101"/></StgValue>
</operation>

<operation id="1078" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_102 = add i32 %add_ln273_101, %f_1_22

]]></Node>
<StgValue><ssdm name="add_ln273_102"/></StgValue>
</operation>

<operation id="1079" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_103 = add i32 %add_ln273_102, %add_ln273_100

]]></Node>
<StgValue><ssdm name="add_ln273_103"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1080" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_25 = add i32 %add_ln273_103, %c_1_23

]]></Node>
<StgValue><ssdm name="add_ln279_25"/></StgValue>
</operation>

<operation id="1081" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_89 = add i32 %add_ln273_103, %tmp_5_24

]]></Node>
<StgValue><ssdm name="add_ln283_89"/></StgValue>
</operation>

<operation id="1082" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_25 = add i32 %add_ln283_89, %tmp_4_24

]]></Node>
<StgValue><ssdm name="add_ln283_25"/></StgValue>
</operation>

<operation id="1083" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %50

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1084" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_25 = phi i32 [ %b_1_24, %51 ], [ 0, %48 ]

]]></Node>
<StgValue><ssdm name="c_1_25"/></StgValue>
</operation>

<operation id="1085" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_25 = phi i32 [ %a_1_24, %51 ], [ 0, %48 ]

]]></Node>
<StgValue><ssdm name="b_1_25"/></StgValue>
</operation>

<operation id="1086" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_25 = phi i32 [ %add_ln283_25, %51 ], [ 0, %48 ]

]]></Node>
<StgValue><ssdm name="a_1_25"/></StgValue>
</operation>

<operation id="1087" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %53, label %52

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1088" st_id="66" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_25 = call fastcc i32 @MAJ(i32 %a_1_25, i32 %b_1_25, i32 %c_1_25)

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1089" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_25 = phi i32 [ %e_1_24, %51 ], [ %c_1_23, %48 ]

]]></Node>
<StgValue><ssdm name="f_1_25"/></StgValue>
</operation>

<operation id="1090" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_25 = phi i32 [ %add_ln279_25, %51 ], [ %c_1_23, %48 ]

]]></Node>
<StgValue><ssdm name="e_1_25"/></StgValue>
</operation>

<operation id="1091" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_25 = call fastcc i32 @EP1(i32 %e_1_25)

]]></Node>
<StgValue><ssdm name="tmp_2_25"/></StgValue>
</operation>

<operation id="1092" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_25 = call fastcc i32 @CH(i32 %e_1_25, i32 %f_1_25, i32 %f_1_24)

]]></Node>
<StgValue><ssdm name="tmp_3_25"/></StgValue>
</operation>

<operation id="1093" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_105 = add i32 %tmp_2_25, %m_26

]]></Node>
<StgValue><ssdm name="add_ln273_105"/></StgValue>
</operation>

<operation id="1094" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_106 = add i32 %add_ln273_105, %f_1_23

]]></Node>
<StgValue><ssdm name="add_ln273_106"/></StgValue>
</operation>

<operation id="1095" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_25 = call fastcc i32 @EP0(i32 %a_1_25)

]]></Node>
<StgValue><ssdm name="tmp_4_25"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1096" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_104 = add i32 %tmp_3_25, -1341970488

]]></Node>
<StgValue><ssdm name="add_ln273_104"/></StgValue>
</operation>

<operation id="1097" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_107 = add i32 %add_ln273_106, %add_ln273_104

]]></Node>
<StgValue><ssdm name="add_ln273_107"/></StgValue>
</operation>

<operation id="1098" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_90 = add i32 %add_ln273_107, %tmp_5_25

]]></Node>
<StgValue><ssdm name="add_ln283_90"/></StgValue>
</operation>

<operation id="1099" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_26 = add i32 %add_ln283_90, %tmp_4_25

]]></Node>
<StgValue><ssdm name="add_ln283_26"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1100" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_26 = add i32 %add_ln273_107, %c_1_24

]]></Node>
<StgValue><ssdm name="add_ln279_26"/></StgValue>
</operation>

<operation id="1101" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %52

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1102" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_26 = phi i32 [ %e_1_25, %53 ], [ %c_1_24, %50 ]

]]></Node>
<StgValue><ssdm name="f_1_26"/></StgValue>
</operation>

<operation id="1103" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_26 = phi i32 [ %add_ln279_26, %53 ], [ %c_1_24, %50 ]

]]></Node>
<StgValue><ssdm name="e_1_26"/></StgValue>
</operation>

<operation id="1104" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_26 = phi i32 [ %b_1_25, %53 ], [ 0, %50 ]

]]></Node>
<StgValue><ssdm name="c_1_26"/></StgValue>
</operation>

<operation id="1105" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_26 = phi i32 [ %a_1_25, %53 ], [ 0, %50 ]

]]></Node>
<StgValue><ssdm name="b_1_26"/></StgValue>
</operation>

<operation id="1106" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_26 = phi i32 [ %add_ln283_26, %53 ], [ 0, %50 ]

]]></Node>
<StgValue><ssdm name="a_1_26"/></StgValue>
</operation>

<operation id="1107" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %55, label %54

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1108" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_26 = call fastcc i32 @EP1(i32 %e_1_26)

]]></Node>
<StgValue><ssdm name="tmp_2_26"/></StgValue>
</operation>

<operation id="1109" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_26 = call fastcc i32 @CH(i32 %e_1_26, i32 %f_1_26, i32 %f_1_25)

]]></Node>
<StgValue><ssdm name="tmp_3_26"/></StgValue>
</operation>

<operation id="1110" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_26 = call fastcc i32 @EP0(i32 %a_1_26)

]]></Node>
<StgValue><ssdm name="tmp_4_26"/></StgValue>
</operation>

<operation id="1111" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_26 = call fastcc i32 @MAJ(i32 %a_1_26, i32 %b_1_26, i32 %c_1_26)

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1112" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_108 = add i32 %tmp_3_26, -1084653625

]]></Node>
<StgValue><ssdm name="add_ln273_108"/></StgValue>
</operation>

<operation id="1113" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_109 = add i32 %tmp_2_26, %m_27

]]></Node>
<StgValue><ssdm name="add_ln273_109"/></StgValue>
</operation>

<operation id="1114" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_110 = add i32 %add_ln273_109, %f_1_24

]]></Node>
<StgValue><ssdm name="add_ln273_110"/></StgValue>
</operation>

<operation id="1115" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_111 = add i32 %add_ln273_110, %add_ln273_108

]]></Node>
<StgValue><ssdm name="add_ln273_111"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1116" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_27 = add i32 %add_ln273_111, %c_1_25

]]></Node>
<StgValue><ssdm name="add_ln279_27"/></StgValue>
</operation>

<operation id="1117" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_91 = add i32 %add_ln273_111, %tmp_5_26

]]></Node>
<StgValue><ssdm name="add_ln283_91"/></StgValue>
</operation>

<operation id="1118" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_27 = add i32 %add_ln283_91, %tmp_4_26

]]></Node>
<StgValue><ssdm name="add_ln283_27"/></StgValue>
</operation>

<operation id="1119" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %54

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1120" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_27 = phi i32 [ %b_1_26, %55 ], [ 0, %52 ]

]]></Node>
<StgValue><ssdm name="c_1_27"/></StgValue>
</operation>

<operation id="1121" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_27 = phi i32 [ %a_1_26, %55 ], [ 0, %52 ]

]]></Node>
<StgValue><ssdm name="b_1_27"/></StgValue>
</operation>

<operation id="1122" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_27 = phi i32 [ %add_ln283_27, %55 ], [ 0, %52 ]

]]></Node>
<StgValue><ssdm name="a_1_27"/></StgValue>
</operation>

<operation id="1123" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %57, label %56

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1124" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_27 = call fastcc i32 @MAJ(i32 %a_1_27, i32 %b_1_27, i32 %c_1_27)

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1125" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_27 = phi i32 [ %e_1_26, %55 ], [ %c_1_25, %52 ]

]]></Node>
<StgValue><ssdm name="f_1_27"/></StgValue>
</operation>

<operation id="1126" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_27 = phi i32 [ %add_ln279_27, %55 ], [ %c_1_25, %52 ]

]]></Node>
<StgValue><ssdm name="e_1_27"/></StgValue>
</operation>

<operation id="1127" st_id="72" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_27 = call fastcc i32 @EP1(i32 %e_1_27)

]]></Node>
<StgValue><ssdm name="tmp_2_27"/></StgValue>
</operation>

<operation id="1128" st_id="72" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_27 = call fastcc i32 @CH(i32 %e_1_27, i32 %f_1_27, i32 %f_1_26)

]]></Node>
<StgValue><ssdm name="tmp_3_27"/></StgValue>
</operation>

<operation id="1129" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_113 = add i32 %m_28, -958395405

]]></Node>
<StgValue><ssdm name="add_ln273_113"/></StgValue>
</operation>

<operation id="1130" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_114 = add i32 %add_ln273_113, %tmp_2_27

]]></Node>
<StgValue><ssdm name="add_ln273_114"/></StgValue>
</operation>

<operation id="1131" st_id="72" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_27 = call fastcc i32 @EP0(i32 %a_1_27)

]]></Node>
<StgValue><ssdm name="tmp_4_27"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1132" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_112 = add i32 %tmp_3_27, %f_1_25

]]></Node>
<StgValue><ssdm name="add_ln273_112"/></StgValue>
</operation>

<operation id="1133" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_115 = add i32 %add_ln273_114, %add_ln273_112

]]></Node>
<StgValue><ssdm name="add_ln273_115"/></StgValue>
</operation>

<operation id="1134" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_92 = add i32 %add_ln273_115, %tmp_5_27

]]></Node>
<StgValue><ssdm name="add_ln283_92"/></StgValue>
</operation>

<operation id="1135" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_28 = add i32 %add_ln283_92, %tmp_4_27

]]></Node>
<StgValue><ssdm name="add_ln283_28"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1136" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_28 = add i32 %add_ln273_115, %c_1_26

]]></Node>
<StgValue><ssdm name="add_ln279_28"/></StgValue>
</operation>

<operation id="1137" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %56

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1138" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_28 = phi i32 [ %e_1_27, %57 ], [ %c_1_26, %54 ]

]]></Node>
<StgValue><ssdm name="f_1_28"/></StgValue>
</operation>

<operation id="1139" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_28 = phi i32 [ %add_ln279_28, %57 ], [ %c_1_26, %54 ]

]]></Node>
<StgValue><ssdm name="e_1_28"/></StgValue>
</operation>

<operation id="1140" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_28 = phi i32 [ %b_1_27, %57 ], [ 0, %54 ]

]]></Node>
<StgValue><ssdm name="c_1_28"/></StgValue>
</operation>

<operation id="1141" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_28 = phi i32 [ %a_1_27, %57 ], [ 0, %54 ]

]]></Node>
<StgValue><ssdm name="b_1_28"/></StgValue>
</operation>

<operation id="1142" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_28 = phi i32 [ %add_ln283_28, %57 ], [ 0, %54 ]

]]></Node>
<StgValue><ssdm name="a_1_28"/></StgValue>
</operation>

<operation id="1143" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %59, label %58

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1144" st_id="74" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_28 = call fastcc i32 @EP1(i32 %e_1_28)

]]></Node>
<StgValue><ssdm name="tmp_2_28"/></StgValue>
</operation>

<operation id="1145" st_id="74" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_28 = call fastcc i32 @CH(i32 %e_1_28, i32 %f_1_28, i32 %f_1_27)

]]></Node>
<StgValue><ssdm name="tmp_3_28"/></StgValue>
</operation>

<operation id="1146" st_id="74" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_28 = call fastcc i32 @EP0(i32 %a_1_28)

]]></Node>
<StgValue><ssdm name="tmp_4_28"/></StgValue>
</operation>

<operation id="1147" st_id="74" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_28 = call fastcc i32 @MAJ(i32 %a_1_28, i32 %b_1_28, i32 %c_1_28)

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1148" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_116 = add i32 %tmp_3_28, %f_1_26

]]></Node>
<StgValue><ssdm name="add_ln273_116"/></StgValue>
</operation>

<operation id="1149" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_117 = add i32 %m_29, -710438585

]]></Node>
<StgValue><ssdm name="add_ln273_117"/></StgValue>
</operation>

<operation id="1150" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_118 = add i32 %add_ln273_117, %tmp_2_28

]]></Node>
<StgValue><ssdm name="add_ln273_118"/></StgValue>
</operation>

<operation id="1151" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_119 = add i32 %add_ln273_118, %add_ln273_116

]]></Node>
<StgValue><ssdm name="add_ln273_119"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1152" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_29 = add i32 %add_ln273_119, %c_1_27

]]></Node>
<StgValue><ssdm name="add_ln279_29"/></StgValue>
</operation>

<operation id="1153" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_93 = add i32 %add_ln273_119, %tmp_5_28

]]></Node>
<StgValue><ssdm name="add_ln283_93"/></StgValue>
</operation>

<operation id="1154" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_29 = add i32 %add_ln283_93, %tmp_4_28

]]></Node>
<StgValue><ssdm name="add_ln283_29"/></StgValue>
</operation>

<operation id="1155" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %58

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1156" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_29 = phi i32 [ %b_1_28, %59 ], [ 0, %56 ]

]]></Node>
<StgValue><ssdm name="c_1_29"/></StgValue>
</operation>

<operation id="1157" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_29 = phi i32 [ %a_1_28, %59 ], [ 0, %56 ]

]]></Node>
<StgValue><ssdm name="b_1_29"/></StgValue>
</operation>

<operation id="1158" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_29 = phi i32 [ %add_ln283_29, %59 ], [ 0, %56 ]

]]></Node>
<StgValue><ssdm name="a_1_29"/></StgValue>
</operation>

<operation id="1159" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %61, label %60

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1160" st_id="76" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_29 = call fastcc i32 @MAJ(i32 %a_1_29, i32 %b_1_29, i32 %c_1_29)

]]></Node>
<StgValue><ssdm name="tmp_5_29"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1161" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_29 = phi i32 [ %e_1_28, %59 ], [ %c_1_27, %56 ]

]]></Node>
<StgValue><ssdm name="f_1_29"/></StgValue>
</operation>

<operation id="1162" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_29 = phi i32 [ %add_ln279_29, %59 ], [ %c_1_27, %56 ]

]]></Node>
<StgValue><ssdm name="e_1_29"/></StgValue>
</operation>

<operation id="1163" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_29 = call fastcc i32 @EP1(i32 %e_1_29)

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>

<operation id="1164" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_29 = call fastcc i32 @CH(i32 %e_1_29, i32 %f_1_29, i32 %f_1_28)

]]></Node>
<StgValue><ssdm name="tmp_3_29"/></StgValue>
</operation>

<operation id="1165" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_121 = add i32 %m_30, 113926993

]]></Node>
<StgValue><ssdm name="add_ln273_121"/></StgValue>
</operation>

<operation id="1166" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_122 = add i32 %add_ln273_121, %tmp_2_29

]]></Node>
<StgValue><ssdm name="add_ln273_122"/></StgValue>
</operation>

<operation id="1167" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_29 = call fastcc i32 @EP0(i32 %a_1_29)

]]></Node>
<StgValue><ssdm name="tmp_4_29"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1168" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_120 = add i32 %tmp_3_29, %f_1_27

]]></Node>
<StgValue><ssdm name="add_ln273_120"/></StgValue>
</operation>

<operation id="1169" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_123 = add i32 %add_ln273_122, %add_ln273_120

]]></Node>
<StgValue><ssdm name="add_ln273_123"/></StgValue>
</operation>

<operation id="1170" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_94 = add i32 %add_ln273_123, %tmp_5_29

]]></Node>
<StgValue><ssdm name="add_ln283_94"/></StgValue>
</operation>

<operation id="1171" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_30 = add i32 %add_ln283_94, %tmp_4_29

]]></Node>
<StgValue><ssdm name="add_ln283_30"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1172" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_30 = add i32 %add_ln273_123, %c_1_28

]]></Node>
<StgValue><ssdm name="add_ln279_30"/></StgValue>
</operation>

<operation id="1173" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %60

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1174" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_30 = phi i32 [ %e_1_29, %61 ], [ %c_1_28, %58 ]

]]></Node>
<StgValue><ssdm name="f_1_30"/></StgValue>
</operation>

<operation id="1175" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_30 = phi i32 [ %add_ln279_30, %61 ], [ %c_1_28, %58 ]

]]></Node>
<StgValue><ssdm name="e_1_30"/></StgValue>
</operation>

<operation id="1176" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_30 = phi i32 [ %b_1_29, %61 ], [ 0, %58 ]

]]></Node>
<StgValue><ssdm name="c_1_30"/></StgValue>
</operation>

<operation id="1177" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_30 = phi i32 [ %a_1_29, %61 ], [ 0, %58 ]

]]></Node>
<StgValue><ssdm name="b_1_30"/></StgValue>
</operation>

<operation id="1178" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_30 = phi i32 [ %add_ln283_30, %61 ], [ 0, %58 ]

]]></Node>
<StgValue><ssdm name="a_1_30"/></StgValue>
</operation>

<operation id="1179" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %63, label %62

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1180" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_30 = call fastcc i32 @EP1(i32 %e_1_30)

]]></Node>
<StgValue><ssdm name="tmp_2_30"/></StgValue>
</operation>

<operation id="1181" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_30 = call fastcc i32 @CH(i32 %e_1_30, i32 %f_1_30, i32 %f_1_29)

]]></Node>
<StgValue><ssdm name="tmp_3_30"/></StgValue>
</operation>

<operation id="1182" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_30 = call fastcc i32 @EP0(i32 %a_1_30)

]]></Node>
<StgValue><ssdm name="tmp_4_30"/></StgValue>
</operation>

<operation id="1183" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_30 = call fastcc i32 @MAJ(i32 %a_1_30, i32 %b_1_30, i32 %c_1_30)

]]></Node>
<StgValue><ssdm name="tmp_5_30"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1184" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_124 = add i32 %tmp_3_30, %f_1_28

]]></Node>
<StgValue><ssdm name="add_ln273_124"/></StgValue>
</operation>

<operation id="1185" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_125 = add i32 %m_31, 338241895

]]></Node>
<StgValue><ssdm name="add_ln273_125"/></StgValue>
</operation>

<operation id="1186" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_126 = add i32 %add_ln273_125, %tmp_2_30

]]></Node>
<StgValue><ssdm name="add_ln273_126"/></StgValue>
</operation>

<operation id="1187" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_127 = add i32 %add_ln273_126, %add_ln273_124

]]></Node>
<StgValue><ssdm name="add_ln273_127"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1188" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_31 = add i32 %add_ln273_127, %c_1_29

]]></Node>
<StgValue><ssdm name="add_ln279_31"/></StgValue>
</operation>

<operation id="1189" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_95 = add i32 %add_ln273_127, %tmp_5_30

]]></Node>
<StgValue><ssdm name="add_ln283_95"/></StgValue>
</operation>

<operation id="1190" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_31 = add i32 %add_ln283_95, %tmp_4_30

]]></Node>
<StgValue><ssdm name="add_ln283_31"/></StgValue>
</operation>

<operation id="1191" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %62

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1192" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_31 = phi i32 [ %b_1_30, %63 ], [ 0, %60 ]

]]></Node>
<StgValue><ssdm name="c_1_31"/></StgValue>
</operation>

<operation id="1193" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_31 = phi i32 [ %a_1_30, %63 ], [ 0, %60 ]

]]></Node>
<StgValue><ssdm name="b_1_31"/></StgValue>
</operation>

<operation id="1194" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_31 = phi i32 [ %add_ln283_31, %63 ], [ 0, %60 ]

]]></Node>
<StgValue><ssdm name="a_1_31"/></StgValue>
</operation>

<operation id="1195" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %65, label %64

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1196" st_id="81" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_31 = call fastcc i32 @MAJ(i32 %a_1_31, i32 %b_1_31, i32 %c_1_31)

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1197" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_31 = phi i32 [ %e_1_30, %63 ], [ %c_1_29, %60 ]

]]></Node>
<StgValue><ssdm name="f_1_31"/></StgValue>
</operation>

<operation id="1198" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_31 = phi i32 [ %add_ln279_31, %63 ], [ %c_1_29, %60 ]

]]></Node>
<StgValue><ssdm name="e_1_31"/></StgValue>
</operation>

<operation id="1199" st_id="82" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_31 = call fastcc i32 @EP1(i32 %e_1_31)

]]></Node>
<StgValue><ssdm name="tmp_2_31"/></StgValue>
</operation>

<operation id="1200" st_id="82" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_31 = call fastcc i32 @CH(i32 %e_1_31, i32 %f_1_31, i32 %f_1_30)

]]></Node>
<StgValue><ssdm name="tmp_3_31"/></StgValue>
</operation>

<operation id="1201" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_129 = add i32 %m_32, 666307205

]]></Node>
<StgValue><ssdm name="add_ln273_129"/></StgValue>
</operation>

<operation id="1202" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_130 = add i32 %add_ln273_129, %tmp_2_31

]]></Node>
<StgValue><ssdm name="add_ln273_130"/></StgValue>
</operation>

<operation id="1203" st_id="82" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_31 = call fastcc i32 @EP0(i32 %a_1_31)

]]></Node>
<StgValue><ssdm name="tmp_4_31"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1204" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_128 = add i32 %tmp_3_31, %f_1_29

]]></Node>
<StgValue><ssdm name="add_ln273_128"/></StgValue>
</operation>

<operation id="1205" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_131 = add i32 %add_ln273_130, %add_ln273_128

]]></Node>
<StgValue><ssdm name="add_ln273_131"/></StgValue>
</operation>

<operation id="1206" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_96 = add i32 %add_ln273_131, %tmp_5_31

]]></Node>
<StgValue><ssdm name="add_ln283_96"/></StgValue>
</operation>

<operation id="1207" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_32 = add i32 %add_ln283_96, %tmp_4_31

]]></Node>
<StgValue><ssdm name="add_ln283_32"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1208" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_32 = add i32 %add_ln273_131, %c_1_30

]]></Node>
<StgValue><ssdm name="add_ln279_32"/></StgValue>
</operation>

<operation id="1209" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %64

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1210" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_32 = phi i32 [ %e_1_31, %65 ], [ %c_1_30, %62 ]

]]></Node>
<StgValue><ssdm name="f_1_32"/></StgValue>
</operation>

<operation id="1211" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_32 = phi i32 [ %add_ln279_32, %65 ], [ %c_1_30, %62 ]

]]></Node>
<StgValue><ssdm name="e_1_32"/></StgValue>
</operation>

<operation id="1212" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_32 = phi i32 [ %b_1_31, %65 ], [ 0, %62 ]

]]></Node>
<StgValue><ssdm name="c_1_32"/></StgValue>
</operation>

<operation id="1213" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_32 = phi i32 [ %a_1_31, %65 ], [ 0, %62 ]

]]></Node>
<StgValue><ssdm name="b_1_32"/></StgValue>
</operation>

<operation id="1214" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_32 = phi i32 [ %add_ln283_32, %65 ], [ 0, %62 ]

]]></Node>
<StgValue><ssdm name="a_1_32"/></StgValue>
</operation>

<operation id="1215" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %67, label %66

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1216" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_32 = call fastcc i32 @EP1(i32 %e_1_32)

]]></Node>
<StgValue><ssdm name="tmp_2_32"/></StgValue>
</operation>

<operation id="1217" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_32 = call fastcc i32 @CH(i32 %e_1_32, i32 %f_1_32, i32 %f_1_31)

]]></Node>
<StgValue><ssdm name="tmp_3_32"/></StgValue>
</operation>

<operation id="1218" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_32 = call fastcc i32 @EP0(i32 %a_1_32)

]]></Node>
<StgValue><ssdm name="tmp_4_32"/></StgValue>
</operation>

<operation id="1219" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_32 = call fastcc i32 @MAJ(i32 %a_1_32, i32 %b_1_32, i32 %c_1_32)

]]></Node>
<StgValue><ssdm name="tmp_5_32"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1220" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_132 = add i32 %tmp_3_32, %f_1_30

]]></Node>
<StgValue><ssdm name="add_ln273_132"/></StgValue>
</operation>

<operation id="1221" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_133 = add i32 %m_33, 773529912

]]></Node>
<StgValue><ssdm name="add_ln273_133"/></StgValue>
</operation>

<operation id="1222" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_134 = add i32 %add_ln273_133, %tmp_2_32

]]></Node>
<StgValue><ssdm name="add_ln273_134"/></StgValue>
</operation>

<operation id="1223" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_135 = add i32 %add_ln273_134, %add_ln273_132

]]></Node>
<StgValue><ssdm name="add_ln273_135"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1224" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_33 = add i32 %add_ln273_135, %c_1_31

]]></Node>
<StgValue><ssdm name="add_ln279_33"/></StgValue>
</operation>

<operation id="1225" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_97 = add i32 %add_ln273_135, %tmp_5_32

]]></Node>
<StgValue><ssdm name="add_ln283_97"/></StgValue>
</operation>

<operation id="1226" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_33 = add i32 %add_ln283_97, %tmp_4_32

]]></Node>
<StgValue><ssdm name="add_ln283_33"/></StgValue>
</operation>

<operation id="1227" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %66

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1228" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_33 = phi i32 [ %b_1_32, %67 ], [ 0, %64 ]

]]></Node>
<StgValue><ssdm name="c_1_33"/></StgValue>
</operation>

<operation id="1229" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_33 = phi i32 [ %a_1_32, %67 ], [ 0, %64 ]

]]></Node>
<StgValue><ssdm name="b_1_33"/></StgValue>
</operation>

<operation id="1230" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_33 = phi i32 [ %add_ln283_33, %67 ], [ 0, %64 ]

]]></Node>
<StgValue><ssdm name="a_1_33"/></StgValue>
</operation>

<operation id="1231" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %69, label %68

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1232" st_id="86" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_33 = call fastcc i32 @MAJ(i32 %a_1_33, i32 %b_1_33, i32 %c_1_33)

]]></Node>
<StgValue><ssdm name="tmp_5_33"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1233" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_33 = phi i32 [ %e_1_32, %67 ], [ %c_1_31, %64 ]

]]></Node>
<StgValue><ssdm name="f_1_33"/></StgValue>
</operation>

<operation id="1234" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_33 = phi i32 [ %add_ln279_33, %67 ], [ %c_1_31, %64 ]

]]></Node>
<StgValue><ssdm name="e_1_33"/></StgValue>
</operation>

<operation id="1235" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_33 = call fastcc i32 @EP1(i32 %e_1_33)

]]></Node>
<StgValue><ssdm name="tmp_2_33"/></StgValue>
</operation>

<operation id="1236" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_33 = call fastcc i32 @CH(i32 %e_1_33, i32 %f_1_33, i32 %f_1_32)

]]></Node>
<StgValue><ssdm name="tmp_3_33"/></StgValue>
</operation>

<operation id="1237" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_137 = add i32 %m_34, 1294757372

]]></Node>
<StgValue><ssdm name="add_ln273_137"/></StgValue>
</operation>

<operation id="1238" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_138 = add i32 %add_ln273_137, %tmp_2_33

]]></Node>
<StgValue><ssdm name="add_ln273_138"/></StgValue>
</operation>

<operation id="1239" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_33 = call fastcc i32 @EP0(i32 %a_1_33)

]]></Node>
<StgValue><ssdm name="tmp_4_33"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1240" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_136 = add i32 %tmp_3_33, %f_1_31

]]></Node>
<StgValue><ssdm name="add_ln273_136"/></StgValue>
</operation>

<operation id="1241" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_139 = add i32 %add_ln273_138, %add_ln273_136

]]></Node>
<StgValue><ssdm name="add_ln273_139"/></StgValue>
</operation>

<operation id="1242" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_98 = add i32 %add_ln273_139, %tmp_5_33

]]></Node>
<StgValue><ssdm name="add_ln283_98"/></StgValue>
</operation>

<operation id="1243" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_34 = add i32 %add_ln283_98, %tmp_4_33

]]></Node>
<StgValue><ssdm name="add_ln283_34"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1244" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_34 = add i32 %add_ln273_139, %c_1_32

]]></Node>
<StgValue><ssdm name="add_ln279_34"/></StgValue>
</operation>

<operation id="1245" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %68

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1246" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_34 = phi i32 [ %e_1_33, %69 ], [ %c_1_32, %66 ]

]]></Node>
<StgValue><ssdm name="f_1_34"/></StgValue>
</operation>

<operation id="1247" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_34 = phi i32 [ %add_ln279_34, %69 ], [ %c_1_32, %66 ]

]]></Node>
<StgValue><ssdm name="e_1_34"/></StgValue>
</operation>

<operation id="1248" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_34 = phi i32 [ %b_1_33, %69 ], [ 0, %66 ]

]]></Node>
<StgValue><ssdm name="c_1_34"/></StgValue>
</operation>

<operation id="1249" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_34 = phi i32 [ %a_1_33, %69 ], [ 0, %66 ]

]]></Node>
<StgValue><ssdm name="b_1_34"/></StgValue>
</operation>

<operation id="1250" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_34 = phi i32 [ %add_ln283_34, %69 ], [ 0, %66 ]

]]></Node>
<StgValue><ssdm name="a_1_34"/></StgValue>
</operation>

<operation id="1251" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %71, label %70

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1252" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_34 = call fastcc i32 @EP1(i32 %e_1_34)

]]></Node>
<StgValue><ssdm name="tmp_2_34"/></StgValue>
</operation>

<operation id="1253" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_34 = call fastcc i32 @CH(i32 %e_1_34, i32 %f_1_34, i32 %f_1_33)

]]></Node>
<StgValue><ssdm name="tmp_3_34"/></StgValue>
</operation>

<operation id="1254" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_34 = call fastcc i32 @EP0(i32 %a_1_34)

]]></Node>
<StgValue><ssdm name="tmp_4_34"/></StgValue>
</operation>

<operation id="1255" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_34 = call fastcc i32 @MAJ(i32 %a_1_34, i32 %b_1_34, i32 %c_1_34)

]]></Node>
<StgValue><ssdm name="tmp_5_34"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1256" st_id="90" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_140 = add i32 %tmp_3_34, %f_1_32

]]></Node>
<StgValue><ssdm name="add_ln273_140"/></StgValue>
</operation>

<operation id="1257" st_id="90" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_141 = add i32 %m_35, 1396182291

]]></Node>
<StgValue><ssdm name="add_ln273_141"/></StgValue>
</operation>

<operation id="1258" st_id="90" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_142 = add i32 %add_ln273_141, %tmp_2_34

]]></Node>
<StgValue><ssdm name="add_ln273_142"/></StgValue>
</operation>

<operation id="1259" st_id="90" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_143 = add i32 %add_ln273_142, %add_ln273_140

]]></Node>
<StgValue><ssdm name="add_ln273_143"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1260" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_35 = add i32 %add_ln273_143, %c_1_33

]]></Node>
<StgValue><ssdm name="add_ln279_35"/></StgValue>
</operation>

<operation id="1261" st_id="91" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_99 = add i32 %add_ln273_143, %tmp_5_34

]]></Node>
<StgValue><ssdm name="add_ln283_99"/></StgValue>
</operation>

<operation id="1262" st_id="91" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_35 = add i32 %add_ln283_99, %tmp_4_34

]]></Node>
<StgValue><ssdm name="add_ln283_35"/></StgValue>
</operation>

<operation id="1263" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %70

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1264" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_35 = phi i32 [ %b_1_34, %71 ], [ 0, %68 ]

]]></Node>
<StgValue><ssdm name="c_1_35"/></StgValue>
</operation>

<operation id="1265" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_35 = phi i32 [ %a_1_34, %71 ], [ 0, %68 ]

]]></Node>
<StgValue><ssdm name="b_1_35"/></StgValue>
</operation>

<operation id="1266" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_35 = phi i32 [ %add_ln283_35, %71 ], [ 0, %68 ]

]]></Node>
<StgValue><ssdm name="a_1_35"/></StgValue>
</operation>

<operation id="1267" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %73, label %72

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1268" st_id="91" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_35 = call fastcc i32 @MAJ(i32 %a_1_35, i32 %b_1_35, i32 %c_1_35)

]]></Node>
<StgValue><ssdm name="tmp_5_35"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1269" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_35 = phi i32 [ %e_1_34, %71 ], [ %c_1_33, %68 ]

]]></Node>
<StgValue><ssdm name="f_1_35"/></StgValue>
</operation>

<operation id="1270" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_35 = phi i32 [ %add_ln279_35, %71 ], [ %c_1_33, %68 ]

]]></Node>
<StgValue><ssdm name="e_1_35"/></StgValue>
</operation>

<operation id="1271" st_id="92" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_35 = call fastcc i32 @EP1(i32 %e_1_35)

]]></Node>
<StgValue><ssdm name="tmp_2_35"/></StgValue>
</operation>

<operation id="1272" st_id="92" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_35 = call fastcc i32 @CH(i32 %e_1_35, i32 %f_1_35, i32 %f_1_34)

]]></Node>
<StgValue><ssdm name="tmp_3_35"/></StgValue>
</operation>

<operation id="1273" st_id="92" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_145 = add i32 %m_36, 1695183700

]]></Node>
<StgValue><ssdm name="add_ln273_145"/></StgValue>
</operation>

<operation id="1274" st_id="92" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_146 = add i32 %add_ln273_145, %tmp_2_35

]]></Node>
<StgValue><ssdm name="add_ln273_146"/></StgValue>
</operation>

<operation id="1275" st_id="92" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_35 = call fastcc i32 @EP0(i32 %a_1_35)

]]></Node>
<StgValue><ssdm name="tmp_4_35"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1276" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_144 = add i32 %tmp_3_35, %f_1_33

]]></Node>
<StgValue><ssdm name="add_ln273_144"/></StgValue>
</operation>

<operation id="1277" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_147 = add i32 %add_ln273_146, %add_ln273_144

]]></Node>
<StgValue><ssdm name="add_ln273_147"/></StgValue>
</operation>

<operation id="1278" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_100 = add i32 %add_ln273_147, %tmp_5_35

]]></Node>
<StgValue><ssdm name="add_ln283_100"/></StgValue>
</operation>

<operation id="1279" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_36 = add i32 %add_ln283_100, %tmp_4_35

]]></Node>
<StgValue><ssdm name="add_ln283_36"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1280" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_36 = add i32 %add_ln273_147, %c_1_34

]]></Node>
<StgValue><ssdm name="add_ln279_36"/></StgValue>
</operation>

<operation id="1281" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %72

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1282" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_36 = phi i32 [ %e_1_35, %73 ], [ %c_1_34, %70 ]

]]></Node>
<StgValue><ssdm name="f_1_36"/></StgValue>
</operation>

<operation id="1283" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_36 = phi i32 [ %add_ln279_36, %73 ], [ %c_1_34, %70 ]

]]></Node>
<StgValue><ssdm name="e_1_36"/></StgValue>
</operation>

<operation id="1284" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_36 = phi i32 [ %b_1_35, %73 ], [ 0, %70 ]

]]></Node>
<StgValue><ssdm name="c_1_36"/></StgValue>
</operation>

<operation id="1285" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_36 = phi i32 [ %a_1_35, %73 ], [ 0, %70 ]

]]></Node>
<StgValue><ssdm name="b_1_36"/></StgValue>
</operation>

<operation id="1286" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_36 = phi i32 [ %add_ln283_36, %73 ], [ 0, %70 ]

]]></Node>
<StgValue><ssdm name="a_1_36"/></StgValue>
</operation>

<operation id="1287" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %75, label %74

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1288" st_id="94" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_36 = call fastcc i32 @EP1(i32 %e_1_36)

]]></Node>
<StgValue><ssdm name="tmp_2_36"/></StgValue>
</operation>

<operation id="1289" st_id="94" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_36 = call fastcc i32 @CH(i32 %e_1_36, i32 %f_1_36, i32 %f_1_35)

]]></Node>
<StgValue><ssdm name="tmp_3_36"/></StgValue>
</operation>

<operation id="1290" st_id="94" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_36 = call fastcc i32 @EP0(i32 %a_1_36)

]]></Node>
<StgValue><ssdm name="tmp_4_36"/></StgValue>
</operation>

<operation id="1291" st_id="94" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_36 = call fastcc i32 @MAJ(i32 %a_1_36, i32 %b_1_36, i32 %c_1_36)

]]></Node>
<StgValue><ssdm name="tmp_5_36"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1292" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_148 = add i32 %tmp_3_36, %f_1_34

]]></Node>
<StgValue><ssdm name="add_ln273_148"/></StgValue>
</operation>

<operation id="1293" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_149 = add i32 %m_37, 1986661051

]]></Node>
<StgValue><ssdm name="add_ln273_149"/></StgValue>
</operation>

<operation id="1294" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_150 = add i32 %add_ln273_149, %tmp_2_36

]]></Node>
<StgValue><ssdm name="add_ln273_150"/></StgValue>
</operation>

<operation id="1295" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_151 = add i32 %add_ln273_150, %add_ln273_148

]]></Node>
<StgValue><ssdm name="add_ln273_151"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1296" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_37 = add i32 %add_ln273_151, %c_1_35

]]></Node>
<StgValue><ssdm name="add_ln279_37"/></StgValue>
</operation>

<operation id="1297" st_id="96" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_101 = add i32 %add_ln273_151, %tmp_5_36

]]></Node>
<StgValue><ssdm name="add_ln283_101"/></StgValue>
</operation>

<operation id="1298" st_id="96" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_37 = add i32 %add_ln283_101, %tmp_4_36

]]></Node>
<StgValue><ssdm name="add_ln283_37"/></StgValue>
</operation>

<operation id="1299" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %74

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1300" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_37 = phi i32 [ %b_1_36, %75 ], [ 0, %72 ]

]]></Node>
<StgValue><ssdm name="c_1_37"/></StgValue>
</operation>

<operation id="1301" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_37 = phi i32 [ %a_1_36, %75 ], [ 0, %72 ]

]]></Node>
<StgValue><ssdm name="b_1_37"/></StgValue>
</operation>

<operation id="1302" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_37 = phi i32 [ %add_ln283_37, %75 ], [ 0, %72 ]

]]></Node>
<StgValue><ssdm name="a_1_37"/></StgValue>
</operation>

<operation id="1303" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %77, label %76

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1304" st_id="96" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_37 = call fastcc i32 @MAJ(i32 %a_1_37, i32 %b_1_37, i32 %c_1_37)

]]></Node>
<StgValue><ssdm name="tmp_5_37"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1305" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_37 = phi i32 [ %e_1_36, %75 ], [ %c_1_35, %72 ]

]]></Node>
<StgValue><ssdm name="f_1_37"/></StgValue>
</operation>

<operation id="1306" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_37 = phi i32 [ %add_ln279_37, %75 ], [ %c_1_35, %72 ]

]]></Node>
<StgValue><ssdm name="e_1_37"/></StgValue>
</operation>

<operation id="1307" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_37 = call fastcc i32 @EP1(i32 %e_1_37)

]]></Node>
<StgValue><ssdm name="tmp_2_37"/></StgValue>
</operation>

<operation id="1308" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_37 = call fastcc i32 @CH(i32 %e_1_37, i32 %f_1_37, i32 %f_1_36)

]]></Node>
<StgValue><ssdm name="tmp_3_37"/></StgValue>
</operation>

<operation id="1309" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_153 = add i32 %tmp_2_37, %m_38

]]></Node>
<StgValue><ssdm name="add_ln273_153"/></StgValue>
</operation>

<operation id="1310" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_154 = add i32 %add_ln273_153, %f_1_35

]]></Node>
<StgValue><ssdm name="add_ln273_154"/></StgValue>
</operation>

<operation id="1311" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_37 = call fastcc i32 @EP0(i32 %a_1_37)

]]></Node>
<StgValue><ssdm name="tmp_4_37"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1312" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_152 = add i32 %tmp_3_37, -2117940946

]]></Node>
<StgValue><ssdm name="add_ln273_152"/></StgValue>
</operation>

<operation id="1313" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_155 = add i32 %add_ln273_154, %add_ln273_152

]]></Node>
<StgValue><ssdm name="add_ln273_155"/></StgValue>
</operation>

<operation id="1314" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_102 = add i32 %add_ln273_155, %tmp_5_37

]]></Node>
<StgValue><ssdm name="add_ln283_102"/></StgValue>
</operation>

<operation id="1315" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_38 = add i32 %add_ln283_102, %tmp_4_37

]]></Node>
<StgValue><ssdm name="add_ln283_38"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1316" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_38 = add i32 %add_ln273_155, %c_1_36

]]></Node>
<StgValue><ssdm name="add_ln279_38"/></StgValue>
</operation>

<operation id="1317" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %76

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1318" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_38 = phi i32 [ %e_1_37, %77 ], [ %c_1_36, %74 ]

]]></Node>
<StgValue><ssdm name="f_1_38"/></StgValue>
</operation>

<operation id="1319" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_38 = phi i32 [ %add_ln279_38, %77 ], [ %c_1_36, %74 ]

]]></Node>
<StgValue><ssdm name="e_1_38"/></StgValue>
</operation>

<operation id="1320" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_38 = phi i32 [ %b_1_37, %77 ], [ 0, %74 ]

]]></Node>
<StgValue><ssdm name="c_1_38"/></StgValue>
</operation>

<operation id="1321" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_38 = phi i32 [ %a_1_37, %77 ], [ 0, %74 ]

]]></Node>
<StgValue><ssdm name="b_1_38"/></StgValue>
</operation>

<operation id="1322" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_38 = phi i32 [ %add_ln283_38, %77 ], [ 0, %74 ]

]]></Node>
<StgValue><ssdm name="a_1_38"/></StgValue>
</operation>

<operation id="1323" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %79, label %78

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1324" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_38 = call fastcc i32 @EP1(i32 %e_1_38)

]]></Node>
<StgValue><ssdm name="tmp_2_38"/></StgValue>
</operation>

<operation id="1325" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_38 = call fastcc i32 @CH(i32 %e_1_38, i32 %f_1_38, i32 %f_1_37)

]]></Node>
<StgValue><ssdm name="tmp_3_38"/></StgValue>
</operation>

<operation id="1326" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_38 = call fastcc i32 @EP0(i32 %a_1_38)

]]></Node>
<StgValue><ssdm name="tmp_4_38"/></StgValue>
</operation>

<operation id="1327" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_38 = call fastcc i32 @MAJ(i32 %a_1_38, i32 %b_1_38, i32 %c_1_38)

]]></Node>
<StgValue><ssdm name="tmp_5_38"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1328" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_156 = add i32 %tmp_3_38, -1838011259

]]></Node>
<StgValue><ssdm name="add_ln273_156"/></StgValue>
</operation>

<operation id="1329" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_157 = add i32 %tmp_2_38, %m_39

]]></Node>
<StgValue><ssdm name="add_ln273_157"/></StgValue>
</operation>

<operation id="1330" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_158 = add i32 %add_ln273_157, %f_1_36

]]></Node>
<StgValue><ssdm name="add_ln273_158"/></StgValue>
</operation>

<operation id="1331" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_159 = add i32 %add_ln273_158, %add_ln273_156

]]></Node>
<StgValue><ssdm name="add_ln273_159"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1332" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_39 = add i32 %add_ln273_159, %c_1_37

]]></Node>
<StgValue><ssdm name="add_ln279_39"/></StgValue>
</operation>

<operation id="1333" st_id="101" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_103 = add i32 %add_ln273_159, %tmp_5_38

]]></Node>
<StgValue><ssdm name="add_ln283_103"/></StgValue>
</operation>

<operation id="1334" st_id="101" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_39 = add i32 %add_ln283_103, %tmp_4_38

]]></Node>
<StgValue><ssdm name="add_ln283_39"/></StgValue>
</operation>

<operation id="1335" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %78

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1336" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_39 = phi i32 [ %b_1_38, %79 ], [ 0, %76 ]

]]></Node>
<StgValue><ssdm name="c_1_39"/></StgValue>
</operation>

<operation id="1337" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_39 = phi i32 [ %a_1_38, %79 ], [ 0, %76 ]

]]></Node>
<StgValue><ssdm name="b_1_39"/></StgValue>
</operation>

<operation id="1338" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_39 = phi i32 [ %add_ln283_39, %79 ], [ 0, %76 ]

]]></Node>
<StgValue><ssdm name="a_1_39"/></StgValue>
</operation>

<operation id="1339" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %81, label %80

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1340" st_id="101" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_39 = call fastcc i32 @MAJ(i32 %a_1_39, i32 %b_1_39, i32 %c_1_39)

]]></Node>
<StgValue><ssdm name="tmp_5_39"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1341" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_39 = phi i32 [ %e_1_38, %79 ], [ %c_1_37, %76 ]

]]></Node>
<StgValue><ssdm name="f_1_39"/></StgValue>
</operation>

<operation id="1342" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_39 = phi i32 [ %add_ln279_39, %79 ], [ %c_1_37, %76 ]

]]></Node>
<StgValue><ssdm name="e_1_39"/></StgValue>
</operation>

<operation id="1343" st_id="102" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_39 = call fastcc i32 @EP1(i32 %e_1_39)

]]></Node>
<StgValue><ssdm name="tmp_2_39"/></StgValue>
</operation>

<operation id="1344" st_id="102" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_39 = call fastcc i32 @CH(i32 %e_1_39, i32 %f_1_39, i32 %f_1_38)

]]></Node>
<StgValue><ssdm name="tmp_3_39"/></StgValue>
</operation>

<operation id="1345" st_id="102" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_161 = add i32 %tmp_2_39, %m_40

]]></Node>
<StgValue><ssdm name="add_ln273_161"/></StgValue>
</operation>

<operation id="1346" st_id="102" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_162 = add i32 %add_ln273_161, %f_1_37

]]></Node>
<StgValue><ssdm name="add_ln273_162"/></StgValue>
</operation>

<operation id="1347" st_id="102" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_39 = call fastcc i32 @EP0(i32 %a_1_39)

]]></Node>
<StgValue><ssdm name="tmp_4_39"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1348" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_160 = add i32 %tmp_3_39, -1564481375

]]></Node>
<StgValue><ssdm name="add_ln273_160"/></StgValue>
</operation>

<operation id="1349" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_163 = add i32 %add_ln273_162, %add_ln273_160

]]></Node>
<StgValue><ssdm name="add_ln273_163"/></StgValue>
</operation>

<operation id="1350" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_104 = add i32 %add_ln273_163, %tmp_5_39

]]></Node>
<StgValue><ssdm name="add_ln283_104"/></StgValue>
</operation>

<operation id="1351" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_40 = add i32 %add_ln283_104, %tmp_4_39

]]></Node>
<StgValue><ssdm name="add_ln283_40"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1352" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_40 = add i32 %add_ln273_163, %c_1_38

]]></Node>
<StgValue><ssdm name="add_ln279_40"/></StgValue>
</operation>

<operation id="1353" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %80

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1354" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_40 = phi i32 [ %e_1_39, %81 ], [ %c_1_38, %78 ]

]]></Node>
<StgValue><ssdm name="f_1_40"/></StgValue>
</operation>

<operation id="1355" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_40 = phi i32 [ %add_ln279_40, %81 ], [ %c_1_38, %78 ]

]]></Node>
<StgValue><ssdm name="e_1_40"/></StgValue>
</operation>

<operation id="1356" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_40 = phi i32 [ %b_1_39, %81 ], [ 0, %78 ]

]]></Node>
<StgValue><ssdm name="c_1_40"/></StgValue>
</operation>

<operation id="1357" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_40 = phi i32 [ %a_1_39, %81 ], [ 0, %78 ]

]]></Node>
<StgValue><ssdm name="b_1_40"/></StgValue>
</operation>

<operation id="1358" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_40 = phi i32 [ %add_ln283_40, %81 ], [ 0, %78 ]

]]></Node>
<StgValue><ssdm name="a_1_40"/></StgValue>
</operation>

<operation id="1359" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %83, label %82

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1360" st_id="104" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_40 = call fastcc i32 @EP1(i32 %e_1_40)

]]></Node>
<StgValue><ssdm name="tmp_2_40"/></StgValue>
</operation>

<operation id="1361" st_id="104" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_40 = call fastcc i32 @CH(i32 %e_1_40, i32 %f_1_40, i32 %f_1_39)

]]></Node>
<StgValue><ssdm name="tmp_3_40"/></StgValue>
</operation>

<operation id="1362" st_id="104" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_40 = call fastcc i32 @EP0(i32 %a_1_40)

]]></Node>
<StgValue><ssdm name="tmp_4_40"/></StgValue>
</operation>

<operation id="1363" st_id="104" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_40 = call fastcc i32 @MAJ(i32 %a_1_40, i32 %b_1_40, i32 %c_1_40)

]]></Node>
<StgValue><ssdm name="tmp_5_40"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1364" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_164 = add i32 %tmp_3_40, -1474664885

]]></Node>
<StgValue><ssdm name="add_ln273_164"/></StgValue>
</operation>

<operation id="1365" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_165 = add i32 %tmp_2_40, %m_41

]]></Node>
<StgValue><ssdm name="add_ln273_165"/></StgValue>
</operation>

<operation id="1366" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_166 = add i32 %add_ln273_165, %f_1_38

]]></Node>
<StgValue><ssdm name="add_ln273_166"/></StgValue>
</operation>

<operation id="1367" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_167 = add i32 %add_ln273_166, %add_ln273_164

]]></Node>
<StgValue><ssdm name="add_ln273_167"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1368" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_41 = add i32 %add_ln273_167, %c_1_39

]]></Node>
<StgValue><ssdm name="add_ln279_41"/></StgValue>
</operation>

<operation id="1369" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_105 = add i32 %add_ln273_167, %tmp_5_40

]]></Node>
<StgValue><ssdm name="add_ln283_105"/></StgValue>
</operation>

<operation id="1370" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_41 = add i32 %add_ln283_105, %tmp_4_40

]]></Node>
<StgValue><ssdm name="add_ln283_41"/></StgValue>
</operation>

<operation id="1371" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %82

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1372" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_41 = phi i32 [ %b_1_40, %83 ], [ 0, %80 ]

]]></Node>
<StgValue><ssdm name="c_1_41"/></StgValue>
</operation>

<operation id="1373" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_41 = phi i32 [ %a_1_40, %83 ], [ 0, %80 ]

]]></Node>
<StgValue><ssdm name="b_1_41"/></StgValue>
</operation>

<operation id="1374" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_41 = phi i32 [ %add_ln283_41, %83 ], [ 0, %80 ]

]]></Node>
<StgValue><ssdm name="a_1_41"/></StgValue>
</operation>

<operation id="1375" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %85, label %84

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1376" st_id="106" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_41 = call fastcc i32 @MAJ(i32 %a_1_41, i32 %b_1_41, i32 %c_1_41)

]]></Node>
<StgValue><ssdm name="tmp_5_41"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1377" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_41 = phi i32 [ %e_1_40, %83 ], [ %c_1_39, %80 ]

]]></Node>
<StgValue><ssdm name="f_1_41"/></StgValue>
</operation>

<operation id="1378" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_41 = phi i32 [ %add_ln279_41, %83 ], [ %c_1_39, %80 ]

]]></Node>
<StgValue><ssdm name="e_1_41"/></StgValue>
</operation>

<operation id="1379" st_id="107" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_41 = call fastcc i32 @EP1(i32 %e_1_41)

]]></Node>
<StgValue><ssdm name="tmp_2_41"/></StgValue>
</operation>

<operation id="1380" st_id="107" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_41 = call fastcc i32 @CH(i32 %e_1_41, i32 %f_1_41, i32 %f_1_40)

]]></Node>
<StgValue><ssdm name="tmp_3_41"/></StgValue>
</operation>

<operation id="1381" st_id="107" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_169 = add i32 %m_42, -1035236496

]]></Node>
<StgValue><ssdm name="add_ln273_169"/></StgValue>
</operation>

<operation id="1382" st_id="107" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_170 = add i32 %add_ln273_169, %tmp_2_41

]]></Node>
<StgValue><ssdm name="add_ln273_170"/></StgValue>
</operation>

<operation id="1383" st_id="107" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_41 = call fastcc i32 @EP0(i32 %a_1_41)

]]></Node>
<StgValue><ssdm name="tmp_4_41"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1384" st_id="108" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_168 = add i32 %tmp_3_41, %f_1_39

]]></Node>
<StgValue><ssdm name="add_ln273_168"/></StgValue>
</operation>

<operation id="1385" st_id="108" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_171 = add i32 %add_ln273_170, %add_ln273_168

]]></Node>
<StgValue><ssdm name="add_ln273_171"/></StgValue>
</operation>

<operation id="1386" st_id="108" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_106 = add i32 %add_ln273_171, %tmp_5_41

]]></Node>
<StgValue><ssdm name="add_ln283_106"/></StgValue>
</operation>

<operation id="1387" st_id="108" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_42 = add i32 %add_ln283_106, %tmp_4_41

]]></Node>
<StgValue><ssdm name="add_ln283_42"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1388" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_42 = add i32 %add_ln273_171, %c_1_40

]]></Node>
<StgValue><ssdm name="add_ln279_42"/></StgValue>
</operation>

<operation id="1389" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %84

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1390" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_42 = phi i32 [ %e_1_41, %85 ], [ %c_1_40, %82 ]

]]></Node>
<StgValue><ssdm name="f_1_42"/></StgValue>
</operation>

<operation id="1391" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_42 = phi i32 [ %add_ln279_42, %85 ], [ %c_1_40, %82 ]

]]></Node>
<StgValue><ssdm name="e_1_42"/></StgValue>
</operation>

<operation id="1392" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_42 = phi i32 [ %b_1_41, %85 ], [ 0, %82 ]

]]></Node>
<StgValue><ssdm name="c_1_42"/></StgValue>
</operation>

<operation id="1393" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_42 = phi i32 [ %a_1_41, %85 ], [ 0, %82 ]

]]></Node>
<StgValue><ssdm name="b_1_42"/></StgValue>
</operation>

<operation id="1394" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_42 = phi i32 [ %add_ln283_42, %85 ], [ 0, %82 ]

]]></Node>
<StgValue><ssdm name="a_1_42"/></StgValue>
</operation>

<operation id="1395" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %87, label %86

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1396" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_42 = call fastcc i32 @EP1(i32 %e_1_42)

]]></Node>
<StgValue><ssdm name="tmp_2_42"/></StgValue>
</operation>

<operation id="1397" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_42 = call fastcc i32 @CH(i32 %e_1_42, i32 %f_1_42, i32 %f_1_41)

]]></Node>
<StgValue><ssdm name="tmp_3_42"/></StgValue>
</operation>

<operation id="1398" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_42 = call fastcc i32 @EP0(i32 %a_1_42)

]]></Node>
<StgValue><ssdm name="tmp_4_42"/></StgValue>
</operation>

<operation id="1399" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_42 = call fastcc i32 @MAJ(i32 %a_1_42, i32 %b_1_42, i32 %c_1_42)

]]></Node>
<StgValue><ssdm name="tmp_5_42"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1400" st_id="110" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_172 = add i32 %tmp_3_42, %f_1_40

]]></Node>
<StgValue><ssdm name="add_ln273_172"/></StgValue>
</operation>

<operation id="1401" st_id="110" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_173 = add i32 %m_43, -949202525

]]></Node>
<StgValue><ssdm name="add_ln273_173"/></StgValue>
</operation>

<operation id="1402" st_id="110" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_174 = add i32 %add_ln273_173, %tmp_2_42

]]></Node>
<StgValue><ssdm name="add_ln273_174"/></StgValue>
</operation>

<operation id="1403" st_id="110" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_175 = add i32 %add_ln273_174, %add_ln273_172

]]></Node>
<StgValue><ssdm name="add_ln273_175"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1404" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_43 = add i32 %add_ln273_175, %c_1_41

]]></Node>
<StgValue><ssdm name="add_ln279_43"/></StgValue>
</operation>

<operation id="1405" st_id="111" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_107 = add i32 %add_ln273_175, %tmp_5_42

]]></Node>
<StgValue><ssdm name="add_ln283_107"/></StgValue>
</operation>

<operation id="1406" st_id="111" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_43 = add i32 %add_ln283_107, %tmp_4_42

]]></Node>
<StgValue><ssdm name="add_ln283_43"/></StgValue>
</operation>

<operation id="1407" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %86

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1408" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_43 = phi i32 [ %b_1_42, %87 ], [ 0, %84 ]

]]></Node>
<StgValue><ssdm name="c_1_43"/></StgValue>
</operation>

<operation id="1409" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_43 = phi i32 [ %a_1_42, %87 ], [ 0, %84 ]

]]></Node>
<StgValue><ssdm name="b_1_43"/></StgValue>
</operation>

<operation id="1410" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_43 = phi i32 [ %add_ln283_43, %87 ], [ 0, %84 ]

]]></Node>
<StgValue><ssdm name="a_1_43"/></StgValue>
</operation>

<operation id="1411" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %89, label %88

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1412" st_id="111" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_43 = call fastcc i32 @MAJ(i32 %a_1_43, i32 %b_1_43, i32 %c_1_43)

]]></Node>
<StgValue><ssdm name="tmp_5_43"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1413" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_43 = phi i32 [ %e_1_42, %87 ], [ %c_1_41, %84 ]

]]></Node>
<StgValue><ssdm name="f_1_43"/></StgValue>
</operation>

<operation id="1414" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_43 = phi i32 [ %add_ln279_43, %87 ], [ %c_1_41, %84 ]

]]></Node>
<StgValue><ssdm name="e_1_43"/></StgValue>
</operation>

<operation id="1415" st_id="112" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_43 = call fastcc i32 @EP1(i32 %e_1_43)

]]></Node>
<StgValue><ssdm name="tmp_2_43"/></StgValue>
</operation>

<operation id="1416" st_id="112" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_43 = call fastcc i32 @CH(i32 %e_1_43, i32 %f_1_43, i32 %f_1_42)

]]></Node>
<StgValue><ssdm name="tmp_3_43"/></StgValue>
</operation>

<operation id="1417" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_177 = add i32 %m_44, -778901479

]]></Node>
<StgValue><ssdm name="add_ln273_177"/></StgValue>
</operation>

<operation id="1418" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_178 = add i32 %add_ln273_177, %tmp_2_43

]]></Node>
<StgValue><ssdm name="add_ln273_178"/></StgValue>
</operation>

<operation id="1419" st_id="112" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_43 = call fastcc i32 @EP0(i32 %a_1_43)

]]></Node>
<StgValue><ssdm name="tmp_4_43"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1420" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_176 = add i32 %tmp_3_43, %f_1_41

]]></Node>
<StgValue><ssdm name="add_ln273_176"/></StgValue>
</operation>

<operation id="1421" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_179 = add i32 %add_ln273_178, %add_ln273_176

]]></Node>
<StgValue><ssdm name="add_ln273_179"/></StgValue>
</operation>

<operation id="1422" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_108 = add i32 %add_ln273_179, %tmp_5_43

]]></Node>
<StgValue><ssdm name="add_ln283_108"/></StgValue>
</operation>

<operation id="1423" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_44 = add i32 %add_ln283_108, %tmp_4_43

]]></Node>
<StgValue><ssdm name="add_ln283_44"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1424" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_44 = add i32 %add_ln273_179, %c_1_42

]]></Node>
<StgValue><ssdm name="add_ln279_44"/></StgValue>
</operation>

<operation id="1425" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %88

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1426" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_44 = phi i32 [ %e_1_43, %89 ], [ %c_1_42, %86 ]

]]></Node>
<StgValue><ssdm name="f_1_44"/></StgValue>
</operation>

<operation id="1427" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_44 = phi i32 [ %add_ln279_44, %89 ], [ %c_1_42, %86 ]

]]></Node>
<StgValue><ssdm name="e_1_44"/></StgValue>
</operation>

<operation id="1428" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_44 = phi i32 [ %b_1_43, %89 ], [ 0, %86 ]

]]></Node>
<StgValue><ssdm name="c_1_44"/></StgValue>
</operation>

<operation id="1429" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_44 = phi i32 [ %a_1_43, %89 ], [ 0, %86 ]

]]></Node>
<StgValue><ssdm name="b_1_44"/></StgValue>
</operation>

<operation id="1430" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_44 = phi i32 [ %add_ln283_44, %89 ], [ 0, %86 ]

]]></Node>
<StgValue><ssdm name="a_1_44"/></StgValue>
</operation>

<operation id="1431" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %91, label %90

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1432" st_id="114" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_44 = call fastcc i32 @EP1(i32 %e_1_44)

]]></Node>
<StgValue><ssdm name="tmp_2_44"/></StgValue>
</operation>

<operation id="1433" st_id="114" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_44 = call fastcc i32 @CH(i32 %e_1_44, i32 %f_1_44, i32 %f_1_43)

]]></Node>
<StgValue><ssdm name="tmp_3_44"/></StgValue>
</operation>

<operation id="1434" st_id="114" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_44 = call fastcc i32 @EP0(i32 %a_1_44)

]]></Node>
<StgValue><ssdm name="tmp_4_44"/></StgValue>
</operation>

<operation id="1435" st_id="114" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_44 = call fastcc i32 @MAJ(i32 %a_1_44, i32 %b_1_44, i32 %c_1_44)

]]></Node>
<StgValue><ssdm name="tmp_5_44"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1436" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_180 = add i32 %tmp_3_44, %f_1_42

]]></Node>
<StgValue><ssdm name="add_ln273_180"/></StgValue>
</operation>

<operation id="1437" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_181 = add i32 %m_45, -694614492

]]></Node>
<StgValue><ssdm name="add_ln273_181"/></StgValue>
</operation>

<operation id="1438" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_182 = add i32 %add_ln273_181, %tmp_2_44

]]></Node>
<StgValue><ssdm name="add_ln273_182"/></StgValue>
</operation>

<operation id="1439" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_183 = add i32 %add_ln273_182, %add_ln273_180

]]></Node>
<StgValue><ssdm name="add_ln273_183"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1440" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_45 = add i32 %add_ln273_183, %c_1_43

]]></Node>
<StgValue><ssdm name="add_ln279_45"/></StgValue>
</operation>

<operation id="1441" st_id="116" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_109 = add i32 %add_ln273_183, %tmp_5_44

]]></Node>
<StgValue><ssdm name="add_ln283_109"/></StgValue>
</operation>

<operation id="1442" st_id="116" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_45 = add i32 %add_ln283_109, %tmp_4_44

]]></Node>
<StgValue><ssdm name="add_ln283_45"/></StgValue>
</operation>

<operation id="1443" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %90

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1444" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_45 = phi i32 [ %b_1_44, %91 ], [ 0, %88 ]

]]></Node>
<StgValue><ssdm name="c_1_45"/></StgValue>
</operation>

<operation id="1445" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_45 = phi i32 [ %a_1_44, %91 ], [ 0, %88 ]

]]></Node>
<StgValue><ssdm name="b_1_45"/></StgValue>
</operation>

<operation id="1446" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_45 = phi i32 [ %add_ln283_45, %91 ], [ 0, %88 ]

]]></Node>
<StgValue><ssdm name="a_1_45"/></StgValue>
</operation>

<operation id="1447" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %93, label %92

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1448" st_id="116" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_45 = call fastcc i32 @MAJ(i32 %a_1_45, i32 %b_1_45, i32 %c_1_45)

]]></Node>
<StgValue><ssdm name="tmp_5_45"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1449" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_45 = phi i32 [ %e_1_44, %91 ], [ %c_1_43, %88 ]

]]></Node>
<StgValue><ssdm name="f_1_45"/></StgValue>
</operation>

<operation id="1450" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_45 = phi i32 [ %add_ln279_45, %91 ], [ %c_1_43, %88 ]

]]></Node>
<StgValue><ssdm name="e_1_45"/></StgValue>
</operation>

<operation id="1451" st_id="117" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_45 = call fastcc i32 @EP1(i32 %e_1_45)

]]></Node>
<StgValue><ssdm name="tmp_2_45"/></StgValue>
</operation>

<operation id="1452" st_id="117" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_45 = call fastcc i32 @CH(i32 %e_1_45, i32 %f_1_45, i32 %f_1_44)

]]></Node>
<StgValue><ssdm name="tmp_3_45"/></StgValue>
</operation>

<operation id="1453" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_185 = add i32 %m_46, -200395387

]]></Node>
<StgValue><ssdm name="add_ln273_185"/></StgValue>
</operation>

<operation id="1454" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_186 = add i32 %add_ln273_185, %tmp_2_45

]]></Node>
<StgValue><ssdm name="add_ln273_186"/></StgValue>
</operation>

<operation id="1455" st_id="117" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_45 = call fastcc i32 @EP0(i32 %a_1_45)

]]></Node>
<StgValue><ssdm name="tmp_4_45"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1456" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_184 = add i32 %tmp_3_45, %f_1_43

]]></Node>
<StgValue><ssdm name="add_ln273_184"/></StgValue>
</operation>

<operation id="1457" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_187 = add i32 %add_ln273_186, %add_ln273_184

]]></Node>
<StgValue><ssdm name="add_ln273_187"/></StgValue>
</operation>

<operation id="1458" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_110 = add i32 %add_ln273_187, %tmp_5_45

]]></Node>
<StgValue><ssdm name="add_ln283_110"/></StgValue>
</operation>

<operation id="1459" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_46 = add i32 %add_ln283_110, %tmp_4_45

]]></Node>
<StgValue><ssdm name="add_ln283_46"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1460" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_46 = add i32 %add_ln273_187, %c_1_44

]]></Node>
<StgValue><ssdm name="add_ln279_46"/></StgValue>
</operation>

<operation id="1461" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %92

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1462" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_46 = phi i32 [ %e_1_45, %93 ], [ %c_1_44, %90 ]

]]></Node>
<StgValue><ssdm name="f_1_46"/></StgValue>
</operation>

<operation id="1463" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_46 = phi i32 [ %add_ln279_46, %93 ], [ %c_1_44, %90 ]

]]></Node>
<StgValue><ssdm name="e_1_46"/></StgValue>
</operation>

<operation id="1464" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_46 = phi i32 [ %b_1_45, %93 ], [ 0, %90 ]

]]></Node>
<StgValue><ssdm name="c_1_46"/></StgValue>
</operation>

<operation id="1465" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_46 = phi i32 [ %a_1_45, %93 ], [ 0, %90 ]

]]></Node>
<StgValue><ssdm name="b_1_46"/></StgValue>
</operation>

<operation id="1466" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_46 = phi i32 [ %add_ln283_46, %93 ], [ 0, %90 ]

]]></Node>
<StgValue><ssdm name="a_1_46"/></StgValue>
</operation>

<operation id="1467" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %95, label %94

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1468" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_46 = call fastcc i32 @EP1(i32 %e_1_46)

]]></Node>
<StgValue><ssdm name="tmp_2_46"/></StgValue>
</operation>

<operation id="1469" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_46 = call fastcc i32 @CH(i32 %e_1_46, i32 %f_1_46, i32 %f_1_45)

]]></Node>
<StgValue><ssdm name="tmp_3_46"/></StgValue>
</operation>

<operation id="1470" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_46 = call fastcc i32 @EP0(i32 %a_1_46)

]]></Node>
<StgValue><ssdm name="tmp_4_46"/></StgValue>
</operation>

<operation id="1471" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_46 = call fastcc i32 @MAJ(i32 %a_1_46, i32 %b_1_46, i32 %c_1_46)

]]></Node>
<StgValue><ssdm name="tmp_5_46"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1472" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_188 = add i32 %tmp_3_46, %f_1_44

]]></Node>
<StgValue><ssdm name="add_ln273_188"/></StgValue>
</operation>

<operation id="1473" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_189 = add i32 %m_47, 275423344

]]></Node>
<StgValue><ssdm name="add_ln273_189"/></StgValue>
</operation>

<operation id="1474" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_190 = add i32 %add_ln273_189, %tmp_2_46

]]></Node>
<StgValue><ssdm name="add_ln273_190"/></StgValue>
</operation>

<operation id="1475" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_191 = add i32 %add_ln273_190, %add_ln273_188

]]></Node>
<StgValue><ssdm name="add_ln273_191"/></StgValue>
</operation>

<operation id="1476" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_259 = add i32 %m_56, %m_47

]]></Node>
<StgValue><ssdm name="add_ln273_259"/></StgValue>
</operation>

<operation id="1477" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln273_260 = add i32 %tmp_1_46, -965641998

]]></Node>
<StgValue><ssdm name="add_ln273_260"/></StgValue>
</operation>

<operation id="1478" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln273_261 = add i32 %add_ln273_260, %add_ln273_259

]]></Node>
<StgValue><ssdm name="add_ln273_261"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1479" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_47 = add i32 %add_ln273_191, %c_1_45

]]></Node>
<StgValue><ssdm name="add_ln279_47"/></StgValue>
</operation>

<operation id="1480" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_111 = add i32 %add_ln273_191, %tmp_5_46

]]></Node>
<StgValue><ssdm name="add_ln283_111"/></StgValue>
</operation>

<operation id="1481" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_47 = add i32 %add_ln283_111, %tmp_4_46

]]></Node>
<StgValue><ssdm name="add_ln283_47"/></StgValue>
</operation>

<operation id="1482" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %94

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1483" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_47 = phi i32 [ %b_1_46, %95 ], [ 0, %92 ]

]]></Node>
<StgValue><ssdm name="c_1_47"/></StgValue>
</operation>

<operation id="1484" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_47 = phi i32 [ %a_1_46, %95 ], [ 0, %92 ]

]]></Node>
<StgValue><ssdm name="b_1_47"/></StgValue>
</operation>

<operation id="1485" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_47 = phi i32 [ %add_ln283_47, %95 ], [ 0, %92 ]

]]></Node>
<StgValue><ssdm name="a_1_47"/></StgValue>
</operation>

<operation id="1486" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %97, label %96

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1487" st_id="121" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_47 = call fastcc i32 @MAJ(i32 %a_1_47, i32 %b_1_47, i32 %c_1_47)

]]></Node>
<StgValue><ssdm name="tmp_5_47"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1488" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_47 = phi i32 [ %e_1_46, %95 ], [ %c_1_45, %92 ]

]]></Node>
<StgValue><ssdm name="f_1_47"/></StgValue>
</operation>

<operation id="1489" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_47 = phi i32 [ %add_ln279_47, %95 ], [ %c_1_45, %92 ]

]]></Node>
<StgValue><ssdm name="e_1_47"/></StgValue>
</operation>

<operation id="1490" st_id="122" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_47 = call fastcc i32 @EP1(i32 %e_1_47)

]]></Node>
<StgValue><ssdm name="tmp_2_47"/></StgValue>
</operation>

<operation id="1491" st_id="122" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_47 = call fastcc i32 @CH(i32 %e_1_47, i32 %f_1_47, i32 %f_1_46)

]]></Node>
<StgValue><ssdm name="tmp_3_47"/></StgValue>
</operation>

<operation id="1492" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_193 = add i32 %m_48, 430227734

]]></Node>
<StgValue><ssdm name="add_ln273_193"/></StgValue>
</operation>

<operation id="1493" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_194 = add i32 %add_ln273_193, %tmp_2_47

]]></Node>
<StgValue><ssdm name="add_ln273_194"/></StgValue>
</operation>

<operation id="1494" st_id="122" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_47 = call fastcc i32 @EP0(i32 %a_1_47)

]]></Node>
<StgValue><ssdm name="tmp_4_47"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1495" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_192 = add i32 %tmp_3_47, %f_1_45

]]></Node>
<StgValue><ssdm name="add_ln273_192"/></StgValue>
</operation>

<operation id="1496" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_195 = add i32 %add_ln273_194, %add_ln273_192

]]></Node>
<StgValue><ssdm name="add_ln273_195"/></StgValue>
</operation>

<operation id="1497" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_112 = add i32 %add_ln273_195, %tmp_5_47

]]></Node>
<StgValue><ssdm name="add_ln283_112"/></StgValue>
</operation>

<operation id="1498" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_48 = add i32 %add_ln283_112, %tmp_4_47

]]></Node>
<StgValue><ssdm name="add_ln283_48"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1499" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_48 = add i32 %add_ln273_195, %c_1_46

]]></Node>
<StgValue><ssdm name="add_ln279_48"/></StgValue>
</operation>

<operation id="1500" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %96

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1501" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_48 = phi i32 [ %e_1_47, %97 ], [ %c_1_46, %94 ]

]]></Node>
<StgValue><ssdm name="f_1_48"/></StgValue>
</operation>

<operation id="1502" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_48 = phi i32 [ %add_ln279_48, %97 ], [ %c_1_46, %94 ]

]]></Node>
<StgValue><ssdm name="e_1_48"/></StgValue>
</operation>

<operation id="1503" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_48 = phi i32 [ %b_1_47, %97 ], [ 0, %94 ]

]]></Node>
<StgValue><ssdm name="c_1_48"/></StgValue>
</operation>

<operation id="1504" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_48 = phi i32 [ %a_1_47, %97 ], [ 0, %94 ]

]]></Node>
<StgValue><ssdm name="b_1_48"/></StgValue>
</operation>

<operation id="1505" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_48 = phi i32 [ %add_ln283_48, %97 ], [ 0, %94 ]

]]></Node>
<StgValue><ssdm name="a_1_48"/></StgValue>
</operation>

<operation id="1506" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %99, label %98

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1507" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_48 = call fastcc i32 @EP1(i32 %e_1_48)

]]></Node>
<StgValue><ssdm name="tmp_2_48"/></StgValue>
</operation>

<operation id="1508" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_48 = call fastcc i32 @CH(i32 %e_1_48, i32 %f_1_48, i32 %f_1_47)

]]></Node>
<StgValue><ssdm name="tmp_3_48"/></StgValue>
</operation>

<operation id="1509" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_48 = call fastcc i32 @EP0(i32 %a_1_48)

]]></Node>
<StgValue><ssdm name="tmp_4_48"/></StgValue>
</operation>

<operation id="1510" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_48 = call fastcc i32 @MAJ(i32 %a_1_48, i32 %b_1_48, i32 %c_1_48)

]]></Node>
<StgValue><ssdm name="tmp_5_48"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1511" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_196 = add i32 %tmp_3_48, %f_1_46

]]></Node>
<StgValue><ssdm name="add_ln273_196"/></StgValue>
</operation>

<operation id="1512" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_197 = add i32 %m_49, 506948616

]]></Node>
<StgValue><ssdm name="add_ln273_197"/></StgValue>
</operation>

<operation id="1513" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_198 = add i32 %add_ln273_197, %tmp_2_48

]]></Node>
<StgValue><ssdm name="add_ln273_198"/></StgValue>
</operation>

<operation id="1514" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_199 = add i32 %add_ln273_198, %add_ln273_196

]]></Node>
<StgValue><ssdm name="add_ln273_199"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1515" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_49 = add i32 %add_ln273_199, %c_1_47

]]></Node>
<StgValue><ssdm name="add_ln279_49"/></StgValue>
</operation>

<operation id="1516" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_113 = add i32 %add_ln273_199, %tmp_5_48

]]></Node>
<StgValue><ssdm name="add_ln283_113"/></StgValue>
</operation>

<operation id="1517" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_49 = add i32 %add_ln283_113, %tmp_4_48

]]></Node>
<StgValue><ssdm name="add_ln283_49"/></StgValue>
</operation>

<operation id="1518" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %98

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1519" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_49 = phi i32 [ %b_1_48, %99 ], [ 0, %96 ]

]]></Node>
<StgValue><ssdm name="c_1_49"/></StgValue>
</operation>

<operation id="1520" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_49 = phi i32 [ %a_1_48, %99 ], [ 0, %96 ]

]]></Node>
<StgValue><ssdm name="b_1_49"/></StgValue>
</operation>

<operation id="1521" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_49 = phi i32 [ %add_ln283_49, %99 ], [ 0, %96 ]

]]></Node>
<StgValue><ssdm name="a_1_49"/></StgValue>
</operation>

<operation id="1522" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %101, label %100

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1523" st_id="126" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_49 = call fastcc i32 @MAJ(i32 %a_1_49, i32 %b_1_49, i32 %c_1_49)

]]></Node>
<StgValue><ssdm name="tmp_5_49"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1524" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_49 = phi i32 [ %e_1_48, %99 ], [ %c_1_47, %96 ]

]]></Node>
<StgValue><ssdm name="f_1_49"/></StgValue>
</operation>

<operation id="1525" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_49 = phi i32 [ %add_ln279_49, %99 ], [ %c_1_47, %96 ]

]]></Node>
<StgValue><ssdm name="e_1_49"/></StgValue>
</operation>

<operation id="1526" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_49 = call fastcc i32 @EP1(i32 %e_1_49)

]]></Node>
<StgValue><ssdm name="tmp_2_49"/></StgValue>
</operation>

<operation id="1527" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_49 = call fastcc i32 @CH(i32 %e_1_49, i32 %f_1_49, i32 %f_1_48)

]]></Node>
<StgValue><ssdm name="tmp_3_49"/></StgValue>
</operation>

<operation id="1528" st_id="127" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_201 = add i32 %m_50, 659060556

]]></Node>
<StgValue><ssdm name="add_ln273_201"/></StgValue>
</operation>

<operation id="1529" st_id="127" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_202 = add i32 %add_ln273_201, %tmp_2_49

]]></Node>
<StgValue><ssdm name="add_ln273_202"/></StgValue>
</operation>

<operation id="1530" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_49 = call fastcc i32 @EP0(i32 %a_1_49)

]]></Node>
<StgValue><ssdm name="tmp_4_49"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1531" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_200 = add i32 %tmp_3_49, %f_1_47

]]></Node>
<StgValue><ssdm name="add_ln273_200"/></StgValue>
</operation>

<operation id="1532" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_203 = add i32 %add_ln273_202, %add_ln273_200

]]></Node>
<StgValue><ssdm name="add_ln273_203"/></StgValue>
</operation>

<operation id="1533" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_114 = add i32 %add_ln273_203, %tmp_5_49

]]></Node>
<StgValue><ssdm name="add_ln283_114"/></StgValue>
</operation>

<operation id="1534" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_50 = add i32 %add_ln283_114, %tmp_4_49

]]></Node>
<StgValue><ssdm name="add_ln283_50"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1535" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_50 = add i32 %add_ln273_203, %c_1_48

]]></Node>
<StgValue><ssdm name="add_ln279_50"/></StgValue>
</operation>

<operation id="1536" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %100

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1537" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_50 = phi i32 [ %e_1_49, %101 ], [ %c_1_48, %98 ]

]]></Node>
<StgValue><ssdm name="f_1_50"/></StgValue>
</operation>

<operation id="1538" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_50 = phi i32 [ %add_ln279_50, %101 ], [ %c_1_48, %98 ]

]]></Node>
<StgValue><ssdm name="e_1_50"/></StgValue>
</operation>

<operation id="1539" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_50 = phi i32 [ %b_1_49, %101 ], [ 0, %98 ]

]]></Node>
<StgValue><ssdm name="c_1_50"/></StgValue>
</operation>

<operation id="1540" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_50 = phi i32 [ %a_1_49, %101 ], [ 0, %98 ]

]]></Node>
<StgValue><ssdm name="b_1_50"/></StgValue>
</operation>

<operation id="1541" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_50 = phi i32 [ %add_ln283_50, %101 ], [ 0, %98 ]

]]></Node>
<StgValue><ssdm name="a_1_50"/></StgValue>
</operation>

<operation id="1542" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %103, label %102

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1543" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_50 = call fastcc i32 @EP1(i32 %e_1_50)

]]></Node>
<StgValue><ssdm name="tmp_2_50"/></StgValue>
</operation>

<operation id="1544" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_50 = call fastcc i32 @CH(i32 %e_1_50, i32 %f_1_50, i32 %f_1_49)

]]></Node>
<StgValue><ssdm name="tmp_3_50"/></StgValue>
</operation>

<operation id="1545" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_50 = call fastcc i32 @EP0(i32 %a_1_50)

]]></Node>
<StgValue><ssdm name="tmp_4_50"/></StgValue>
</operation>

<operation id="1546" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_50 = call fastcc i32 @MAJ(i32 %a_1_50, i32 %b_1_50, i32 %c_1_50)

]]></Node>
<StgValue><ssdm name="tmp_5_50"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1547" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_204 = add i32 %tmp_3_50, %f_1_48

]]></Node>
<StgValue><ssdm name="add_ln273_204"/></StgValue>
</operation>

<operation id="1548" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_205 = add i32 %m_51, 883997877

]]></Node>
<StgValue><ssdm name="add_ln273_205"/></StgValue>
</operation>

<operation id="1549" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_206 = add i32 %add_ln273_205, %tmp_2_50

]]></Node>
<StgValue><ssdm name="add_ln273_206"/></StgValue>
</operation>

<operation id="1550" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_207 = add i32 %add_ln273_206, %add_ln273_204

]]></Node>
<StgValue><ssdm name="add_ln273_207"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1551" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_51 = add i32 %add_ln273_207, %c_1_49

]]></Node>
<StgValue><ssdm name="add_ln279_51"/></StgValue>
</operation>

<operation id="1552" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_115 = add i32 %add_ln273_207, %tmp_5_50

]]></Node>
<StgValue><ssdm name="add_ln283_115"/></StgValue>
</operation>

<operation id="1553" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_51 = add i32 %add_ln283_115, %tmp_4_50

]]></Node>
<StgValue><ssdm name="add_ln283_51"/></StgValue>
</operation>

<operation id="1554" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %102

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1555" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_51 = phi i32 [ %b_1_50, %103 ], [ 0, %100 ]

]]></Node>
<StgValue><ssdm name="c_1_51"/></StgValue>
</operation>

<operation id="1556" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_51 = phi i32 [ %a_1_50, %103 ], [ 0, %100 ]

]]></Node>
<StgValue><ssdm name="b_1_51"/></StgValue>
</operation>

<operation id="1557" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_51 = phi i32 [ %add_ln283_51, %103 ], [ 0, %100 ]

]]></Node>
<StgValue><ssdm name="a_1_51"/></StgValue>
</operation>

<operation id="1558" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %105, label %104

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1559" st_id="131" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_51 = call fastcc i32 @MAJ(i32 %a_1_51, i32 %b_1_51, i32 %c_1_51)

]]></Node>
<StgValue><ssdm name="tmp_5_51"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1560" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_51 = phi i32 [ %e_1_50, %103 ], [ %c_1_49, %100 ]

]]></Node>
<StgValue><ssdm name="f_1_51"/></StgValue>
</operation>

<operation id="1561" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_51 = phi i32 [ %add_ln279_51, %103 ], [ %c_1_49, %100 ]

]]></Node>
<StgValue><ssdm name="e_1_51"/></StgValue>
</operation>

<operation id="1562" st_id="132" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_51 = call fastcc i32 @EP1(i32 %e_1_51)

]]></Node>
<StgValue><ssdm name="tmp_2_51"/></StgValue>
</operation>

<operation id="1563" st_id="132" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_51 = call fastcc i32 @CH(i32 %e_1_51, i32 %f_1_51, i32 %f_1_50)

]]></Node>
<StgValue><ssdm name="tmp_3_51"/></StgValue>
</operation>

<operation id="1564" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_209 = add i32 %m_52, 958139571

]]></Node>
<StgValue><ssdm name="add_ln273_209"/></StgValue>
</operation>

<operation id="1565" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_210 = add i32 %add_ln273_209, %tmp_2_51

]]></Node>
<StgValue><ssdm name="add_ln273_210"/></StgValue>
</operation>

<operation id="1566" st_id="132" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_51 = call fastcc i32 @EP0(i32 %a_1_51)

]]></Node>
<StgValue><ssdm name="tmp_4_51"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1567" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_208 = add i32 %tmp_3_51, %f_1_49

]]></Node>
<StgValue><ssdm name="add_ln273_208"/></StgValue>
</operation>

<operation id="1568" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_211 = add i32 %add_ln273_210, %add_ln273_208

]]></Node>
<StgValue><ssdm name="add_ln273_211"/></StgValue>
</operation>

<operation id="1569" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_116 = add i32 %add_ln273_211, %tmp_5_51

]]></Node>
<StgValue><ssdm name="add_ln283_116"/></StgValue>
</operation>

<operation id="1570" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_52 = add i32 %add_ln283_116, %tmp_4_51

]]></Node>
<StgValue><ssdm name="add_ln283_52"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1571" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_52 = add i32 %add_ln273_211, %c_1_50

]]></Node>
<StgValue><ssdm name="add_ln279_52"/></StgValue>
</operation>

<operation id="1572" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %104

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1573" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_52 = phi i32 [ %e_1_51, %105 ], [ %c_1_50, %102 ]

]]></Node>
<StgValue><ssdm name="f_1_52"/></StgValue>
</operation>

<operation id="1574" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_52 = phi i32 [ %add_ln279_52, %105 ], [ %c_1_50, %102 ]

]]></Node>
<StgValue><ssdm name="e_1_52"/></StgValue>
</operation>

<operation id="1575" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_52 = phi i32 [ %b_1_51, %105 ], [ 0, %102 ]

]]></Node>
<StgValue><ssdm name="c_1_52"/></StgValue>
</operation>

<operation id="1576" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_52 = phi i32 [ %a_1_51, %105 ], [ 0, %102 ]

]]></Node>
<StgValue><ssdm name="b_1_52"/></StgValue>
</operation>

<operation id="1577" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_52 = phi i32 [ %add_ln283_52, %105 ], [ 0, %102 ]

]]></Node>
<StgValue><ssdm name="a_1_52"/></StgValue>
</operation>

<operation id="1578" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %107, label %106

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1579" st_id="134" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_52 = call fastcc i32 @EP1(i32 %e_1_52)

]]></Node>
<StgValue><ssdm name="tmp_2_52"/></StgValue>
</operation>

<operation id="1580" st_id="134" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_52 = call fastcc i32 @CH(i32 %e_1_52, i32 %f_1_52, i32 %f_1_51)

]]></Node>
<StgValue><ssdm name="tmp_3_52"/></StgValue>
</operation>

<operation id="1581" st_id="134" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_52 = call fastcc i32 @EP0(i32 %a_1_52)

]]></Node>
<StgValue><ssdm name="tmp_4_52"/></StgValue>
</operation>

<operation id="1582" st_id="134" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_52 = call fastcc i32 @MAJ(i32 %a_1_52, i32 %b_1_52, i32 %c_1_52)

]]></Node>
<StgValue><ssdm name="tmp_5_52"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1583" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_212 = add i32 %tmp_3_52, %f_1_50

]]></Node>
<StgValue><ssdm name="add_ln273_212"/></StgValue>
</operation>

<operation id="1584" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_213 = add i32 %m_53, 1322822218

]]></Node>
<StgValue><ssdm name="add_ln273_213"/></StgValue>
</operation>

<operation id="1585" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_214 = add i32 %add_ln273_213, %tmp_2_52

]]></Node>
<StgValue><ssdm name="add_ln273_214"/></StgValue>
</operation>

<operation id="1586" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_215 = add i32 %add_ln273_214, %add_ln273_212

]]></Node>
<StgValue><ssdm name="add_ln273_215"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1587" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_53 = add i32 %add_ln273_215, %c_1_51

]]></Node>
<StgValue><ssdm name="add_ln279_53"/></StgValue>
</operation>

<operation id="1588" st_id="136" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_117 = add i32 %add_ln273_215, %tmp_5_52

]]></Node>
<StgValue><ssdm name="add_ln283_117"/></StgValue>
</operation>

<operation id="1589" st_id="136" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_53 = add i32 %add_ln283_117, %tmp_4_52

]]></Node>
<StgValue><ssdm name="add_ln283_53"/></StgValue>
</operation>

<operation id="1590" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %106

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1591" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_53 = phi i32 [ %b_1_52, %107 ], [ 0, %104 ]

]]></Node>
<StgValue><ssdm name="c_1_53"/></StgValue>
</operation>

<operation id="1592" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_53 = phi i32 [ %a_1_52, %107 ], [ 0, %104 ]

]]></Node>
<StgValue><ssdm name="b_1_53"/></StgValue>
</operation>

<operation id="1593" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_53 = phi i32 [ %add_ln283_53, %107 ], [ 0, %104 ]

]]></Node>
<StgValue><ssdm name="a_1_53"/></StgValue>
</operation>

<operation id="1594" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %109, label %108

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1595" st_id="136" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_53 = call fastcc i32 @MAJ(i32 %a_1_53, i32 %b_1_53, i32 %c_1_53)

]]></Node>
<StgValue><ssdm name="tmp_5_53"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1596" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_53 = phi i32 [ %e_1_52, %107 ], [ %c_1_51, %104 ]

]]></Node>
<StgValue><ssdm name="f_1_53"/></StgValue>
</operation>

<operation id="1597" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_53 = phi i32 [ %add_ln279_53, %107 ], [ %c_1_51, %104 ]

]]></Node>
<StgValue><ssdm name="e_1_53"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1598" st_id="138" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_53 = call fastcc i32 @EP1(i32 %e_1_53)

]]></Node>
<StgValue><ssdm name="tmp_2_53"/></StgValue>
</operation>

<operation id="1599" st_id="138" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_53 = call fastcc i32 @CH(i32 %e_1_53, i32 %f_1_53, i32 %f_1_52)

]]></Node>
<StgValue><ssdm name="tmp_3_53"/></StgValue>
</operation>

<operation id="1600" st_id="138" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_217 = add i32 %m_54, 1537002063

]]></Node>
<StgValue><ssdm name="add_ln273_217"/></StgValue>
</operation>

<operation id="1601" st_id="138" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_218 = add i32 %add_ln273_217, %tmp_2_53

]]></Node>
<StgValue><ssdm name="add_ln273_218"/></StgValue>
</operation>

<operation id="1602" st_id="138" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_53 = call fastcc i32 @EP0(i32 %a_1_53)

]]></Node>
<StgValue><ssdm name="tmp_4_53"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1603" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_216 = add i32 %tmp_3_53, %f_1_51

]]></Node>
<StgValue><ssdm name="add_ln273_216"/></StgValue>
</operation>

<operation id="1604" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_219 = add i32 %add_ln273_218, %add_ln273_216

]]></Node>
<StgValue><ssdm name="add_ln273_219"/></StgValue>
</operation>

<operation id="1605" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_118 = add i32 %add_ln273_219, %tmp_5_53

]]></Node>
<StgValue><ssdm name="add_ln283_118"/></StgValue>
</operation>

<operation id="1606" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_54 = add i32 %add_ln283_118, %tmp_4_53

]]></Node>
<StgValue><ssdm name="add_ln283_54"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1607" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_54 = add i32 %add_ln273_219, %c_1_52

]]></Node>
<StgValue><ssdm name="add_ln279_54"/></StgValue>
</operation>

<operation id="1608" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %108

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1609" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_54 = phi i32 [ %b_1_53, %109 ], [ 0, %106 ]

]]></Node>
<StgValue><ssdm name="c_1_54"/></StgValue>
</operation>

<operation id="1610" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_54 = phi i32 [ %a_1_53, %109 ], [ 0, %106 ]

]]></Node>
<StgValue><ssdm name="b_1_54"/></StgValue>
</operation>

<operation id="1611" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_54 = phi i32 [ %add_ln283_54, %109 ], [ 0, %106 ]

]]></Node>
<StgValue><ssdm name="a_1_54"/></StgValue>
</operation>

<operation id="1612" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %111, label %110

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1613" st_id="140" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_54 = call fastcc i32 @MAJ(i32 %a_1_54, i32 %b_1_54, i32 %c_1_54)

]]></Node>
<StgValue><ssdm name="tmp_5_54"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1614" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_54 = phi i32 [ %e_1_53, %109 ], [ %c_1_52, %106 ]

]]></Node>
<StgValue><ssdm name="f_1_54"/></StgValue>
</operation>

<operation id="1615" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_54 = phi i32 [ %add_ln279_54, %109 ], [ %c_1_52, %106 ]

]]></Node>
<StgValue><ssdm name="e_1_54"/></StgValue>
</operation>

<operation id="1616" st_id="141" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_54 = call fastcc i32 @EP1(i32 %e_1_54)

]]></Node>
<StgValue><ssdm name="tmp_2_54"/></StgValue>
</operation>

<operation id="1617" st_id="141" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_54 = call fastcc i32 @CH(i32 %e_1_54, i32 %f_1_54, i32 %f_1_53)

]]></Node>
<StgValue><ssdm name="tmp_3_54"/></StgValue>
</operation>

<operation id="1618" st_id="141" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_221 = add i32 %m_55, 1747873779

]]></Node>
<StgValue><ssdm name="add_ln273_221"/></StgValue>
</operation>

<operation id="1619" st_id="141" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_222 = add i32 %add_ln273_221, %tmp_2_54

]]></Node>
<StgValue><ssdm name="add_ln273_222"/></StgValue>
</operation>

<operation id="1620" st_id="141" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_54 = call fastcc i32 @EP0(i32 %a_1_54)

]]></Node>
<StgValue><ssdm name="tmp_4_54"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1621" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_220 = add i32 %tmp_3_54, %f_1_52

]]></Node>
<StgValue><ssdm name="add_ln273_220"/></StgValue>
</operation>

<operation id="1622" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_223 = add i32 %add_ln273_222, %add_ln273_220

]]></Node>
<StgValue><ssdm name="add_ln273_223"/></StgValue>
</operation>

<operation id="1623" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_119 = add i32 %add_ln273_223, %tmp_5_54

]]></Node>
<StgValue><ssdm name="add_ln283_119"/></StgValue>
</operation>

<operation id="1624" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_55 = add i32 %add_ln283_119, %tmp_4_54

]]></Node>
<StgValue><ssdm name="add_ln283_55"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1625" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_55 = add i32 %add_ln273_223, %c_1_53

]]></Node>
<StgValue><ssdm name="add_ln279_55"/></StgValue>
</operation>

<operation id="1626" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %110

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1627" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_55 = phi i32 [ %e_1_54, %111 ], [ %c_1_53, %108 ]

]]></Node>
<StgValue><ssdm name="f_1_55"/></StgValue>
</operation>

<operation id="1628" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_55 = phi i32 [ %add_ln279_55, %111 ], [ %c_1_53, %108 ]

]]></Node>
<StgValue><ssdm name="e_1_55"/></StgValue>
</operation>

<operation id="1629" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_55 = phi i32 [ %b_1_54, %111 ], [ 0, %108 ]

]]></Node>
<StgValue><ssdm name="c_1_55"/></StgValue>
</operation>

<operation id="1630" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_55 = phi i32 [ %a_1_54, %111 ], [ 0, %108 ]

]]></Node>
<StgValue><ssdm name="b_1_55"/></StgValue>
</operation>

<operation id="1631" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_55 = phi i32 [ %add_ln283_55, %111 ], [ 0, %108 ]

]]></Node>
<StgValue><ssdm name="a_1_55"/></StgValue>
</operation>

<operation id="1632" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %113, label %112

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1633" st_id="143" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_55 = call fastcc i32 @EP1(i32 %e_1_55)

]]></Node>
<StgValue><ssdm name="tmp_2_55"/></StgValue>
</operation>

<operation id="1634" st_id="143" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_55 = call fastcc i32 @CH(i32 %e_1_55, i32 %f_1_55, i32 %f_1_54)

]]></Node>
<StgValue><ssdm name="tmp_3_55"/></StgValue>
</operation>

<operation id="1635" st_id="143" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_55 = call fastcc i32 @EP0(i32 %a_1_55)

]]></Node>
<StgValue><ssdm name="tmp_4_55"/></StgValue>
</operation>

<operation id="1636" st_id="143" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_55 = call fastcc i32 @MAJ(i32 %a_1_55, i32 %b_1_55, i32 %c_1_55)

]]></Node>
<StgValue><ssdm name="tmp_5_55"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1637" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_224 = add i32 %tmp_3_55, %f_1_53

]]></Node>
<StgValue><ssdm name="add_ln273_224"/></StgValue>
</operation>

<operation id="1638" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_225 = add i32 %m_56, 1955562222

]]></Node>
<StgValue><ssdm name="add_ln273_225"/></StgValue>
</operation>

<operation id="1639" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_226 = add i32 %add_ln273_225, %tmp_2_55

]]></Node>
<StgValue><ssdm name="add_ln273_226"/></StgValue>
</operation>

<operation id="1640" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_227 = add i32 %add_ln273_226, %add_ln273_224

]]></Node>
<StgValue><ssdm name="add_ln273_227"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1641" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_56 = add i32 %add_ln273_227, %c_1_54

]]></Node>
<StgValue><ssdm name="add_ln279_56"/></StgValue>
</operation>

<operation id="1642" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_120 = add i32 %add_ln273_227, %tmp_5_55

]]></Node>
<StgValue><ssdm name="add_ln283_120"/></StgValue>
</operation>

<operation id="1643" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_56 = add i32 %add_ln283_120, %tmp_4_55

]]></Node>
<StgValue><ssdm name="add_ln283_56"/></StgValue>
</operation>

<operation id="1644" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %112

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1645" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_56 = phi i32 [ %e_1_55, %113 ], [ %c_1_54, %110 ]

]]></Node>
<StgValue><ssdm name="f_1_56"/></StgValue>
</operation>

<operation id="1646" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_56 = phi i32 [ %add_ln279_56, %113 ], [ %c_1_54, %110 ]

]]></Node>
<StgValue><ssdm name="e_1_56"/></StgValue>
</operation>

<operation id="1647" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_56 = phi i32 [ %b_1_55, %113 ], [ 0, %110 ]

]]></Node>
<StgValue><ssdm name="c_1_56"/></StgValue>
</operation>

<operation id="1648" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_56 = phi i32 [ %a_1_55, %113 ], [ 0, %110 ]

]]></Node>
<StgValue><ssdm name="b_1_56"/></StgValue>
</operation>

<operation id="1649" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_56 = phi i32 [ %add_ln283_56, %113 ], [ 0, %110 ]

]]></Node>
<StgValue><ssdm name="a_1_56"/></StgValue>
</operation>

<operation id="1650" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %115, label %114

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1651" st_id="146" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_56 = call fastcc i32 @EP1(i32 %e_1_56)

]]></Node>
<StgValue><ssdm name="tmp_2_56"/></StgValue>
</operation>

<operation id="1652" st_id="146" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_56 = call fastcc i32 @CH(i32 %e_1_56, i32 %f_1_56, i32 %f_1_55)

]]></Node>
<StgValue><ssdm name="tmp_3_56"/></StgValue>
</operation>

<operation id="1653" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_229 = add i32 %m_57, 2024104815

]]></Node>
<StgValue><ssdm name="add_ln273_229"/></StgValue>
</operation>

<operation id="1654" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_230 = add i32 %add_ln273_229, %tmp_2_56

]]></Node>
<StgValue><ssdm name="add_ln273_230"/></StgValue>
</operation>

<operation id="1655" st_id="146" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_56 = call fastcc i32 @EP0(i32 %a_1_56)

]]></Node>
<StgValue><ssdm name="tmp_4_56"/></StgValue>
</operation>

<operation id="1656" st_id="146" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_56 = call fastcc i32 @MAJ(i32 %a_1_56, i32 %b_1_56, i32 %c_1_56)

]]></Node>
<StgValue><ssdm name="tmp_5_56"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1657" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_228 = add i32 %tmp_3_56, %f_1_54

]]></Node>
<StgValue><ssdm name="add_ln273_228"/></StgValue>
</operation>

<operation id="1658" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_231 = add i32 %add_ln273_230, %add_ln273_228

]]></Node>
<StgValue><ssdm name="add_ln273_231"/></StgValue>
</operation>

<operation id="1659" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_121 = add i32 %add_ln273_231, %tmp_5_56

]]></Node>
<StgValue><ssdm name="add_ln283_121"/></StgValue>
</operation>

<operation id="1660" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_57 = add i32 %add_ln283_121, %tmp_4_56

]]></Node>
<StgValue><ssdm name="add_ln283_57"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1661" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_57 = add i32 %add_ln273_231, %c_1_55

]]></Node>
<StgValue><ssdm name="add_ln279_57"/></StgValue>
</operation>

<operation id="1662" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %114

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1663" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_57 = phi i32 [ %e_1_56, %115 ], [ %c_1_55, %112 ]

]]></Node>
<StgValue><ssdm name="f_1_57"/></StgValue>
</operation>

<operation id="1664" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_57 = phi i32 [ %add_ln279_57, %115 ], [ %c_1_55, %112 ]

]]></Node>
<StgValue><ssdm name="e_1_57"/></StgValue>
</operation>

<operation id="1665" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_57 = phi i32 [ %b_1_56, %115 ], [ 0, %112 ]

]]></Node>
<StgValue><ssdm name="c_1_57"/></StgValue>
</operation>

<operation id="1666" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_57 = phi i32 [ %a_1_56, %115 ], [ 0, %112 ]

]]></Node>
<StgValue><ssdm name="b_1_57"/></StgValue>
</operation>

<operation id="1667" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_57 = phi i32 [ %add_ln283_57, %115 ], [ 0, %112 ]

]]></Node>
<StgValue><ssdm name="a_1_57"/></StgValue>
</operation>

<operation id="1668" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %117, label %116

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1669" st_id="149" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_57 = call fastcc i32 @EP1(i32 %e_1_57)

]]></Node>
<StgValue><ssdm name="tmp_2_57"/></StgValue>
</operation>

<operation id="1670" st_id="149" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_57 = call fastcc i32 @CH(i32 %e_1_57, i32 %f_1_57, i32 %f_1_56)

]]></Node>
<StgValue><ssdm name="tmp_3_57"/></StgValue>
</operation>

<operation id="1671" st_id="149" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_233 = add i32 %tmp_2_57, %m_58

]]></Node>
<StgValue><ssdm name="add_ln273_233"/></StgValue>
</operation>

<operation id="1672" st_id="149" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_234 = add i32 %add_ln273_233, %f_1_55

]]></Node>
<StgValue><ssdm name="add_ln273_234"/></StgValue>
</operation>

<operation id="1673" st_id="149" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_57 = call fastcc i32 @EP0(i32 %a_1_57)

]]></Node>
<StgValue><ssdm name="tmp_4_57"/></StgValue>
</operation>

<operation id="1674" st_id="149" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_57 = call fastcc i32 @MAJ(i32 %a_1_57, i32 %b_1_57, i32 %c_1_57)

]]></Node>
<StgValue><ssdm name="tmp_5_57"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1675" st_id="150" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_232 = add i32 %tmp_3_57, -2067236844

]]></Node>
<StgValue><ssdm name="add_ln273_232"/></StgValue>
</operation>

<operation id="1676" st_id="150" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_235 = add i32 %add_ln273_234, %add_ln273_232

]]></Node>
<StgValue><ssdm name="add_ln273_235"/></StgValue>
</operation>

<operation id="1677" st_id="150" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_122 = add i32 %add_ln273_235, %tmp_5_57

]]></Node>
<StgValue><ssdm name="add_ln283_122"/></StgValue>
</operation>

<operation id="1678" st_id="150" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_58 = add i32 %add_ln283_122, %tmp_4_57

]]></Node>
<StgValue><ssdm name="add_ln283_58"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1679" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_58 = add i32 %add_ln273_235, %c_1_56

]]></Node>
<StgValue><ssdm name="add_ln279_58"/></StgValue>
</operation>

<operation id="1680" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %116

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1681" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_58 = phi i32 [ %b_1_57, %117 ], [ 0, %114 ]

]]></Node>
<StgValue><ssdm name="c_1_58"/></StgValue>
</operation>

<operation id="1682" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_58 = phi i32 [ %a_1_57, %117 ], [ 0, %114 ]

]]></Node>
<StgValue><ssdm name="b_1_58"/></StgValue>
</operation>

<operation id="1683" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_58 = phi i32 [ %add_ln283_58, %117 ], [ 0, %114 ]

]]></Node>
<StgValue><ssdm name="a_1_58"/></StgValue>
</operation>

<operation id="1684" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %119, label %118

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1685" st_id="151" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_58 = call fastcc i32 @MAJ(i32 %a_1_58, i32 %b_1_58, i32 %c_1_58)

]]></Node>
<StgValue><ssdm name="tmp_5_58"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1686" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_58 = phi i32 [ %e_1_57, %117 ], [ %c_1_56, %114 ]

]]></Node>
<StgValue><ssdm name="f_1_58"/></StgValue>
</operation>

<operation id="1687" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_58 = phi i32 [ %add_ln279_58, %117 ], [ %c_1_56, %114 ]

]]></Node>
<StgValue><ssdm name="e_1_58"/></StgValue>
</operation>

<operation id="1688" st_id="152" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_58 = call fastcc i32 @EP1(i32 %e_1_58)

]]></Node>
<StgValue><ssdm name="tmp_2_58"/></StgValue>
</operation>

<operation id="1689" st_id="152" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_58 = call fastcc i32 @CH(i32 %e_1_58, i32 %f_1_58, i32 %f_1_57)

]]></Node>
<StgValue><ssdm name="tmp_3_58"/></StgValue>
</operation>

<operation id="1690" st_id="152" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_237 = add i32 %tmp_2_58, %m_59

]]></Node>
<StgValue><ssdm name="add_ln273_237"/></StgValue>
</operation>

<operation id="1691" st_id="152" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_238 = add i32 %add_ln273_237, %f_1_56

]]></Node>
<StgValue><ssdm name="add_ln273_238"/></StgValue>
</operation>

<operation id="1692" st_id="152" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_58 = call fastcc i32 @EP0(i32 %a_1_58)

]]></Node>
<StgValue><ssdm name="tmp_4_58"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1693" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_236 = add i32 %tmp_3_58, -1933114872

]]></Node>
<StgValue><ssdm name="add_ln273_236"/></StgValue>
</operation>

<operation id="1694" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_239 = add i32 %add_ln273_238, %add_ln273_236

]]></Node>
<StgValue><ssdm name="add_ln273_239"/></StgValue>
</operation>

<operation id="1695" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_123 = add i32 %add_ln273_239, %tmp_5_58

]]></Node>
<StgValue><ssdm name="add_ln283_123"/></StgValue>
</operation>

<operation id="1696" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_59 = add i32 %add_ln283_123, %tmp_4_58

]]></Node>
<StgValue><ssdm name="add_ln283_59"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1697" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_59 = add i32 %add_ln273_239, %c_1_57

]]></Node>
<StgValue><ssdm name="add_ln279_59"/></StgValue>
</operation>

<operation id="1698" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %118

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1699" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_59 = phi i32 [ %b_1_58, %119 ], [ 0, %116 ]

]]></Node>
<StgValue><ssdm name="c_1_59"/></StgValue>
</operation>

<operation id="1700" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_59 = phi i32 [ %a_1_58, %119 ], [ 0, %116 ]

]]></Node>
<StgValue><ssdm name="b_1_59"/></StgValue>
</operation>

<operation id="1701" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_59 = phi i32 [ %add_ln283_59, %119 ], [ 0, %116 ]

]]></Node>
<StgValue><ssdm name="a_1_59"/></StgValue>
</operation>

<operation id="1702" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %121, label %120

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1703" st_id="154" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_59 = call fastcc i32 @MAJ(i32 %a_1_59, i32 %b_1_59, i32 %c_1_59)

]]></Node>
<StgValue><ssdm name="tmp_5_59"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1704" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_59 = phi i32 [ %e_1_58, %119 ], [ %c_1_57, %116 ]

]]></Node>
<StgValue><ssdm name="f_1_59"/></StgValue>
</operation>

<operation id="1705" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_59 = phi i32 [ %add_ln279_59, %119 ], [ %c_1_57, %116 ]

]]></Node>
<StgValue><ssdm name="e_1_59"/></StgValue>
</operation>

<operation id="1706" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_59 = call fastcc i32 @EP1(i32 %e_1_59)

]]></Node>
<StgValue><ssdm name="tmp_2_59"/></StgValue>
</operation>

<operation id="1707" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_59 = call fastcc i32 @CH(i32 %e_1_59, i32 %f_1_59, i32 %f_1_58)

]]></Node>
<StgValue><ssdm name="tmp_3_59"/></StgValue>
</operation>

<operation id="1708" st_id="155" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_241 = add i32 %tmp_2_59, %m_60

]]></Node>
<StgValue><ssdm name="add_ln273_241"/></StgValue>
</operation>

<operation id="1709" st_id="155" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_242 = add i32 %add_ln273_241, %f_1_57

]]></Node>
<StgValue><ssdm name="add_ln273_242"/></StgValue>
</operation>

<operation id="1710" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_59 = call fastcc i32 @EP0(i32 %a_1_59)

]]></Node>
<StgValue><ssdm name="tmp_4_59"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1711" st_id="156" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_240 = add i32 %tmp_3_59, -1866530822

]]></Node>
<StgValue><ssdm name="add_ln273_240"/></StgValue>
</operation>

<operation id="1712" st_id="156" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_243 = add i32 %add_ln273_242, %add_ln273_240

]]></Node>
<StgValue><ssdm name="add_ln273_243"/></StgValue>
</operation>

<operation id="1713" st_id="156" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_124 = add i32 %add_ln273_243, %tmp_5_59

]]></Node>
<StgValue><ssdm name="add_ln283_124"/></StgValue>
</operation>

<operation id="1714" st_id="156" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_60 = add i32 %add_ln283_124, %tmp_4_59

]]></Node>
<StgValue><ssdm name="add_ln283_60"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1715" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_60 = add i32 %add_ln273_243, %c_1_58

]]></Node>
<StgValue><ssdm name="add_ln279_60"/></StgValue>
</operation>

<operation id="1716" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %120

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1717" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_60 = phi i32 [ %b_1_59, %121 ], [ 0, %118 ]

]]></Node>
<StgValue><ssdm name="c_1_60"/></StgValue>
</operation>

<operation id="1718" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_60 = phi i32 [ %a_1_59, %121 ], [ 0, %118 ]

]]></Node>
<StgValue><ssdm name="b_1_60"/></StgValue>
</operation>

<operation id="1719" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_60 = phi i32 [ %add_ln283_60, %121 ], [ 0, %118 ]

]]></Node>
<StgValue><ssdm name="a_1_60"/></StgValue>
</operation>

<operation id="1720" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %123, label %122

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1721" st_id="157" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_5_60 = call fastcc i32 @MAJ(i32 %a_1_60, i32 %b_1_60, i32 %c_1_60)

]]></Node>
<StgValue><ssdm name="tmp_5_60"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1722" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_60 = phi i32 [ %e_1_59, %121 ], [ %c_1_58, %118 ]

]]></Node>
<StgValue><ssdm name="f_1_60"/></StgValue>
</operation>

<operation id="1723" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_60 = phi i32 [ %add_ln279_60, %121 ], [ %c_1_58, %118 ]

]]></Node>
<StgValue><ssdm name="e_1_60"/></StgValue>
</operation>

<operation id="1724" st_id="158" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_60 = call fastcc i32 @EP1(i32 %e_1_60)

]]></Node>
<StgValue><ssdm name="tmp_2_60"/></StgValue>
</operation>

<operation id="1725" st_id="158" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_60 = call fastcc i32 @CH(i32 %e_1_60, i32 %f_1_60, i32 %f_1_59)

]]></Node>
<StgValue><ssdm name="tmp_3_60"/></StgValue>
</operation>

<operation id="1726" st_id="158" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_245 = add i32 %tmp_2_60, %m_61

]]></Node>
<StgValue><ssdm name="add_ln273_245"/></StgValue>
</operation>

<operation id="1727" st_id="158" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_246 = add i32 %add_ln273_245, %f_1_58

]]></Node>
<StgValue><ssdm name="add_ln273_246"/></StgValue>
</operation>

<operation id="1728" st_id="158" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_4_60 = call fastcc i32 @EP0(i32 %a_1_60)

]]></Node>
<StgValue><ssdm name="tmp_4_60"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1729" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_244 = add i32 %tmp_3_60, -1538233109

]]></Node>
<StgValue><ssdm name="add_ln273_244"/></StgValue>
</operation>

<operation id="1730" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln273_247 = add i32 %add_ln273_246, %add_ln273_244

]]></Node>
<StgValue><ssdm name="add_ln273_247"/></StgValue>
</operation>

<operation id="1731" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln279_61 = add i32 %add_ln273_247, %c_1_59

]]></Node>
<StgValue><ssdm name="add_ln279_61"/></StgValue>
</operation>

<operation id="1732" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln283_125 = add i32 %add_ln273_247, %tmp_5_60

]]></Node>
<StgValue><ssdm name="add_ln283_125"/></StgValue>
</operation>

<operation id="1733" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln283_61 = add i32 %add_ln283_125, %tmp_4_60

]]></Node>
<StgValue><ssdm name="add_ln283_61"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1734" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %122

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1735" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_61 = phi i32 [ %e_1_60, %123 ], [ %c_1_59, %120 ]

]]></Node>
<StgValue><ssdm name="f_1_61"/></StgValue>
</operation>

<operation id="1736" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_61 = phi i32 [ %add_ln279_61, %123 ], [ %c_1_59, %120 ]

]]></Node>
<StgValue><ssdm name="e_1_61"/></StgValue>
</operation>

<operation id="1737" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_61 = phi i32 [ %b_1_60, %123 ], [ 0, %120 ]

]]></Node>
<StgValue><ssdm name="c_1_61"/></StgValue>
</operation>

<operation id="1738" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_61 = phi i32 [ %a_1_60, %123 ], [ 0, %120 ]

]]></Node>
<StgValue><ssdm name="b_1_61"/></StgValue>
</operation>

<operation id="1739" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_61 = phi i32 [ %add_ln283_61, %123 ], [ 0, %120 ]

]]></Node>
<StgValue><ssdm name="a_1_61"/></StgValue>
</operation>

<operation id="1740" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %125, label %124

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1741" st_id="160" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_61 = call fastcc i32 @EP1(i32 %e_1_61)

]]></Node>
<StgValue><ssdm name="tmp_2_61"/></StgValue>
</operation>

<operation id="1742" st_id="160" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_61 = call fastcc i32 @CH(i32 %e_1_61, i32 %f_1_61, i32 %f_1_60)

]]></Node>
<StgValue><ssdm name="tmp_3_61"/></StgValue>
</operation>

<operation id="1743" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_248 = add i32 %tmp_3_61, -1090935817

]]></Node>
<StgValue><ssdm name="add_ln273_248"/></StgValue>
</operation>

<operation id="1744" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_249 = add i32 %f_1_59, %tmp_2_61

]]></Node>
<StgValue><ssdm name="add_ln273_249"/></StgValue>
</operation>

<operation id="1745" st_id="160" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmp_4_61 = call fastcc i32 @EP0(i32 %a_1_61)

]]></Node>
<StgValue><ssdm name="tmp_4_61"/></StgValue>
</operation>

<operation id="1746" st_id="160" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10  %tmp_5_61 = call fastcc i32 @MAJ(i32 %a_1_61, i32 %b_1_61, i32 %c_1_61)

]]></Node>
<StgValue><ssdm name="tmp_5_61"/></StgValue>
</operation>

<operation id="1747" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln269, label %127, label %126

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1748" st_id="161" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_250 = add i32 %add_ln273_249, %add_ln273_248

]]></Node>
<StgValue><ssdm name="add_ln273_250"/></StgValue>
</operation>

<operation id="1749" st_id="161" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln273_252 = add i32 %add_ln273_254, %add_ln273_250

]]></Node>
<StgValue><ssdm name="add_ln273_252"/></StgValue>
</operation>

<operation id="1750" st_id="161" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %add_ln283_126 = add i32 %add_ln273_252, %tmp_5_61

]]></Node>
<StgValue><ssdm name="add_ln283_126"/></StgValue>
</operation>

<operation id="1751" st_id="161" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %add_ln283_62 = add i32 %add_ln283_126, %tmp_4_61

]]></Node>
<StgValue><ssdm name="add_ln283_62"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1752" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %add_ln279_62 = add i32 %add_ln273_252, %c_1_60

]]></Node>
<StgValue><ssdm name="add_ln279_62"/></StgValue>
</operation>

<operation id="1753" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %124

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1754" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_62 = phi i32 [ %e_1_61, %125 ], [ %c_1_60, %122 ]

]]></Node>
<StgValue><ssdm name="f_1_62"/></StgValue>
</operation>

<operation id="1755" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_62 = phi i32 [ %add_ln279_62, %125 ], [ %c_1_60, %122 ]

]]></Node>
<StgValue><ssdm name="e_1_62"/></StgValue>
</operation>

<operation id="1756" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_62 = phi i32 [ %b_1_61, %125 ], [ 0, %122 ]

]]></Node>
<StgValue><ssdm name="c_1_62"/></StgValue>
</operation>

<operation id="1757" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_62 = phi i32 [ %a_1_61, %125 ], [ 0, %122 ]

]]></Node>
<StgValue><ssdm name="b_1_62"/></StgValue>
</operation>

<operation id="1758" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_62 = phi i32 [ %add_ln283_62, %125 ], [ 0, %122 ]

]]></Node>
<StgValue><ssdm name="a_1_62"/></StgValue>
</operation>

<operation id="1759" st_id="163" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_2_62 = call fastcc i32 @EP1(i32 %e_1_62)

]]></Node>
<StgValue><ssdm name="tmp_2_62"/></StgValue>
</operation>

<operation id="1760" st_id="163" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %tmp_3_62 = call fastcc i32 @CH(i32 %e_1_62, i32 %f_1_62, i32 %f_1_61)

]]></Node>
<StgValue><ssdm name="tmp_3_62"/></StgValue>
</operation>

<operation id="1761" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln273_256 = add i32 %tmp_3_62, %f_1_60

]]></Node>
<StgValue><ssdm name="add_ln273_256"/></StgValue>
</operation>

<operation id="1762" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln273_257 = add i32 %tmp_2_62, %tmp_47

]]></Node>
<StgValue><ssdm name="add_ln273_257"/></StgValue>
</operation>

<operation id="1763" st_id="163" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmp_4_62 = call fastcc i32 @EP0(i32 %a_1_62)

]]></Node>
<StgValue><ssdm name="tmp_4_62"/></StgValue>
</operation>

<operation id="1764" st_id="163" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:10  %tmp_5_62 = call fastcc i32 @MAJ(i32 %a_1_62, i32 %b_1_62, i32 %c_1_62)

]]></Node>
<StgValue><ssdm name="tmp_5_62"/></StgValue>
</operation>

<operation id="1765" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln311 = add i32 %c_1_62, %ctx_state_3_read_1

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="1766" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %add_ln314 = add i32 %f_1_62, %ctx_state_6_read_1

]]></Node>
<StgValue><ssdm name="add_ln314"/></StgValue>
</operation>

<operation id="1767" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %add_ln315 = add i32 %f_1_61, %ctx_state_7_read_1

]]></Node>
<StgValue><ssdm name="add_ln315"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1768" st_id="164" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln273_258 = add i32 %add_ln273_257, %add_ln273_256

]]></Node>
<StgValue><ssdm name="add_ln273_258"/></StgValue>
</operation>

<operation id="1769" st_id="164" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln273_255 = add i32 %add_ln273_261, %add_ln273_258

]]></Node>
<StgValue><ssdm name="add_ln273_255"/></StgValue>
</operation>

<operation id="1770" st_id="164" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %add_ln283_127 = add i32 %add_ln273_255, %tmp_5_62

]]></Node>
<StgValue><ssdm name="add_ln283_127"/></StgValue>
</operation>

<operation id="1771" st_id="164" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %add_ln283_63 = add i32 %add_ln283_127, %tmp_4_62

]]></Node>
<StgValue><ssdm name="add_ln283_63"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1772" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %add_ln279_63 = add i32 %add_ln273_255, %c_1_61

]]></Node>
<StgValue><ssdm name="add_ln279_63"/></StgValue>
</operation>

<operation id="1773" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %126

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="1774" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %f_1_63 = phi i32 [ %e_1_62, %127 ], [ %c_1_61, %124 ]

]]></Node>
<StgValue><ssdm name="f_1_63"/></StgValue>
</operation>

<operation id="1775" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %e_1_63 = phi i32 [ %add_ln279_63, %127 ], [ %c_1_61, %124 ]

]]></Node>
<StgValue><ssdm name="e_1_63"/></StgValue>
</operation>

<operation id="1776" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %c_1_63 = phi i32 [ %b_1_62, %127 ], [ 0, %124 ]

]]></Node>
<StgValue><ssdm name="c_1_63"/></StgValue>
</operation>

<operation id="1777" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %b_1_63 = phi i32 [ %a_1_62, %127 ], [ 0, %124 ]

]]></Node>
<StgValue><ssdm name="b_1_63"/></StgValue>
</operation>

<operation id="1778" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %a_1_63 = phi i32 [ %add_ln283_63, %127 ], [ 0, %124 ]

]]></Node>
<StgValue><ssdm name="a_1_63"/></StgValue>
</operation>

<operation id="1779" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln308 = add i32 %a_1_63, %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="add_ln308"/></StgValue>
</operation>

<operation id="1780" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln309 = add i32 %b_1_63, %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="add_ln309"/></StgValue>
</operation>

<operation id="1781" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln310 = add i32 %c_1_63, %ctx_state_2_read_1

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>

<operation id="1782" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln312 = add i32 %e_1_63, %ctx_state_4_read_1

]]></Node>
<StgValue><ssdm name="add_ln312"/></StgValue>
</operation>

<operation id="1783" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln313 = add i32 %f_1_63, %ctx_state_5_read_1

]]></Node>
<StgValue><ssdm name="add_ln313"/></StgValue>
</operation>

<operation id="1784" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:13  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %add_ln308, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="1785" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:14  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %add_ln309, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="1786" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:15  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %add_ln310, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="1787" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:16  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %add_ln311, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="1788" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:17  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %add_ln312, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="1789" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:18  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %add_ln313, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="1790" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:19  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %add_ln314, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="1791" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
:20  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %add_ln315, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="1792" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="256">
<![CDATA[
:21  ret { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln316"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
