$date
	Sun Oct 23 03:57:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#313964
b110 !
1"
#313966
b110 &
b110 %
1$
#313967
0"
#313970
b11 &
b11 %
#313974
b1010 &
b1010 %
#313978
b101 &
b101 %
#313982
b10000 &
b10000 %
#313986
b1000 &
b1000 %
#313990
b100 &
b100 %
#313994
b10 &
b10 %
#313998
b1 &
1#
b1 %
#314002
b0 &
b0 %
0#
0$
#1287265
b100 !
1"
#1287266
b100 &
b100 %
1$
#1287267
0"
#1287270
b10 &
b10 %
#1287274
b1 &
b1 %
1#
#1287278
b0 &
0#
b0 %
0$
#2368757
b11101 !
1"
#2368758
b11101 &
b11101 %
1$
#2368759
0"
#2368762
b1011000 &
b1011000 %
#2368766
b101100 &
b101100 %
#2368770
b10110 &
b10110 %
#2368774
b1011 &
b1011 %
#2368778
b100010 &
b100010 %
#2368782
b10001 &
b10001 %
#2368786
b110100 &
b110100 %
#2368790
b11010 &
b11010 %
#2368794
b1101 &
b1101 %
#2368798
b101000 &
b101000 %
#2368802
b10100 &
b10100 %
#2368806
b1010 &
b1010 %
#2368810
b101 &
b101 %
#2368814
b10000 &
b10000 %
#2368818
b1000 &
b1000 %
#2368822
b100 &
b100 %
#2368826
b10 &
b10 %
#2368830
b1 &
1#
b1 %
#2368834
b0 &
b0 %
0#
0$
#4500012
