@BOOK {uvm_sv,
    author    = "Meade, K. and Rosenberg, S.",
    title     = "A Practical Guide to Adopting the Universal Verification Methodology (UVM)",
    publisher = "Cadence Design Systems",
    year      = "2013",
    edition   = "second"
}

@BOOK {sv_verification,
    author    = "Spear, C. and Tumbush, G.",
    title     = "SystemVerilog for Verification",
    publisher = "Springer",
    year      = "2012",
    edition   = "third"
}

@BOOK {uvm_e,
    author    = "Iman, S. and Joshi, S.",
    title     = "The e Hardware Verification Language",
    publisher = "Kluwer Academic Publishers",
    year      = "2004"
}

@BOOK {verilog,
    author    = "Ciletti, M.",
    title     = "Advanced Digital Design with the Verilog HDL",
    publisher = "Prentice Hall",
    year      = "2010",
    edition   = "second"
}

@MISC{uvm,
    author       = "Accellera  Organization,  Inc.",
    title        = "Universal Verification Methodology  (UVM) 1.2 Userâ€™s Guide",
    year         = "2015",
    howpublished = {\url{http://www.accellera.org/images//downloads/standards/uvm/uvm_users_guide_1.2.pdf}},
    note         = {visited on 06/27/2017}
}

@MANUAL {cdnshelp,
    title        = "Cadence Help",
    organization = "Cadence Design Systems",
    edition      = "02.30-p002",
    year         = "2015"
}

@unpublished{fv,
    author       = "Burkhardt, N.",
    title        = "Functional Verification",
    school       = "Heidelberg University",
    year         = "2014",
    note         = {unpublished lecture}
}

@mastersthesis{mce,
  title     ={Implementation of a High Speed Pipelined Microcode Engine},
  author    ={Finkeldey, F.},
  year      ={2017},
  school    ={Heidelberg University}
}