module lab4(Dout, Din, clk, reset);

parameter b0=7;
parameter b1=17;
parameter b2=32;
parameter b3=46;
parameter b4=52;
parameter b5=46;
parameter b6=32;
parameter b7=17;
parameter b8=7;

output	[17:0]	Dout;
input 	[7:0] 	Din;
input 		clk, reset;

//--------------------------------------
//Dataflow or Behavioral
//Combination logic 

reg [7:0] shift_reg [0:7];
integer i;

//--------------------------------------
//Behavioral 
//Procedural Block
//Nonblocking Assignment
always@(posedge clk) begin
    if (reset) begin
        for (i = 0; i < 8; i = i + 1) begin
            shift_reg[i] <= 8'd0;
        end
    end else begin
        shift_reg[0] <= Din;
        for (i = 1; i < 8; i = i + 1) begin
            shift_reg[i] <= shift_reg[i-1];
        end
    end
end

assign Dout = (Din * b0) +
              (shift_reg[0] * b1) +
              (shift_reg[1] * b2) +
              (shift_reg[2] * b3) +
              (shift_reg[3] * b4) +
              (shift_reg[4] * b5) +
              (shift_reg[5] * b6) +
              (shift_reg[6] * b7) +
              (shift_reg[7] * b8);

endmodule

