/**
 * Copyright (c) Huawei Technologies Co., Ltd. 2023-2023. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#include <linux/device.h>
#include <linux/platform_drivers/platform_qos.h>
#ifdef CONFIG_DDR_DFS_FLAG
#include <linux/platform_drivers/ddr_freq.h>
#endif
#include <securec.h>
#include <dpu/soc_dpu_define.h>
#include "dpu/dpu_base_addr.h"
#include "dkmd_log.h"
#include "dkmd_object.h"
#include "dpu_config_utils.h"
#include "ddr_dvfs.h"
#include "dpu_dvfs.h"

#define DDR_BANDWIDTH_MTOK 1000
#define DDR_VALIDATE_STANDARDS_FOR_XPU 100		// DDR standard need wait 100us
#define DDR_VALIDATE_TIMES 300			// 20us per-times
#define DDR_BANDWIDTH_MAX_VALUE 0x7fffffff

struct semaphore g_ddr_sem;
static int32_t g_ddr_bandwidth;
static uint32_t g_vivobus_level;
static struct platform_qos_request g_qos_req_perf;

static ssize_t dpu_ddr_bandwidth_show(struct device *dev, struct device_attribute *attr, char* buf)
{
	int32_t ret;
	dpu_check_and_return((!dev || !buf), -1, err, "input is null pointer");

	down(&g_ddr_sem);

	ret = snprintf_s(buf, PAGE_SIZE, PAGE_SIZE - 1, "%d\n", g_ddr_bandwidth);
	if (ret < 0) {
		dpu_pr_err("snprintf_s failed, ret value is %d\n", ret);
		up(&g_ddr_sem);
		return -1;
	}
	buf[strlen(buf) + 1] = '\0';

	up(&g_ddr_sem);

	return ret;
}

static ssize_t dpu_ddr_bandwidth_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	int32_t ret;

	dpu_check_and_return((!dev || !buf), -1, err, "input is null pointer");

	down(&g_ddr_sem);

	ret = sscanf_s(buf, "%d", &g_ddr_bandwidth);
	if (ret == 0) {
		dpu_pr_err("get buf (%s) g_ddr_bandwidth fail\n", buf);
		up(&g_ddr_sem);
		return -1;
	}

	dpu_pr_debug("g_ddr_bandwidth=%d", g_ddr_bandwidth);

#ifdef CONFIG_DEVFREQ_GOV_PLATFORM_QOS
	platform_qos_update_request(&g_qos_req_perf, g_ddr_bandwidth);
	dpu_ddr_vote_vivobus(dpu_vivobus_get_level_from_bandwidth(g_ddr_bandwidth));
#endif

	up(&g_ddr_sem);

	return (ssize_t)count;
}

static struct device_attribute ddr_freq_attrs[] = {
	__ATTR(ddr_freq, S_IRUSR | S_IRGRP | S_IWUSR, dpu_ddr_bandwidth_show, dpu_ddr_bandwidth_store),
};

void dpu_ddr_bandwidth_release(bool need_vote)
{
	if(!need_vote)
		return;

	dpu_pr_debug("ddr vote release bandwidth 0");

#ifdef CONFIG_DEVFREQ_GOV_PLATFORM_QOS
	platform_qos_update_request(&g_qos_req_perf, 0);
	dpu_ddr_vote_vivobus(dpu_vivobus_get_level_from_bandwidth(0));
#endif
}

void dpu_ddr_bandwidth_recovery(bool need_vote)
{
	if(!need_vote)
		return;

	down(&g_ddr_sem);

	dpu_pr_debug("ddr vote recovery bandwidth %d", g_ddr_bandwidth);

#ifdef CONFIG_DEVFREQ_GOV_PLATFORM_QOS
	platform_qos_update_request(&g_qos_req_perf, g_ddr_bandwidth);
	dpu_ddr_vote_vivobus(dpu_vivobus_get_level_from_bandwidth(g_ddr_bandwidth));
#endif
	up(&g_ddr_sem);
}

void dpu_ddr_dvfs_init(struct device *dev)
{
	dpu_pr_info("ddr dvfs init");

	if (unlikely(!dev)) {
		dpu_pr_err("attrs is null\n");
		return;
	}

	sema_init(&g_ddr_sem, 1);

#ifdef CONFIG_DEVFREQ_GOV_PLATFORM_QOS
	platform_qos_add_request(&g_qos_req_perf, PLATFORM_QOS_MEMORY_THROUGHPUT, 0);
#endif

	ukmd_create_attrs(dev, ddr_freq_attrs, ARRAY_SIZE(ddr_freq_attrs));
}

void dpu_ddr_dvfs_deinit(struct device *dev)
{
#ifdef CONFIG_DEVFREQ_GOV_PLATFORM_QOS
	platform_qos_remove_request(&g_qos_req_perf);
#endif
	ukmd_cleanup_attrs(dev, ddr_freq_attrs, ARRAY_SIZE(ddr_freq_attrs));
}

void dpu_print_curr_ddr_freq(void)
{
	char __iomem *sctrl_base = NULL;

	sctrl_base = dpu_config_get_ip_base(DISP_IP_BASE_SCTRL);
	dpu_check_and_no_retval(!sctrl_base, err, "sctrl_base is NULL");
	dpu_pr_info("DDR:vote bandwidth is %d, curr freq is %#x", 
		g_ddr_bandwidth, inp32(SOC_SCTRL_SCBAKDATA4_ADDR(sctrl_base)));
}

uint32_t dpu_get_ddr_vote_bandwidth(void)
{
	return g_ddr_bandwidth;
}

bool dpu_comp_validate_vote(void)
{
	bool dpu_validate_suc = true;
#ifdef CONFIG_DDR_DFS_FLAG
	uint32_t ddr_wait_count = 0;
	udelay(DDR_VALIDATE_STANDARDS_FOR_XPU);
	dpu_validate_suc = validate_vote(g_ddr_bandwidth * DDR_BANDWIDTH_MTOK);
	while (ddr_wait_count < DDR_VALIDATE_TIMES && !dpu_validate_suc) {
		udelay(20);
		dpu_pr_debug("ddr wait vote! validate_vote_ok %d, ddr_wait_count %u",  dpu_validate_suc, ddr_wait_count);
		dpu_validate_suc = validate_vote(g_ddr_bandwidth * DDR_BANDWIDTH_MTOK);
		ddr_wait_count++;
	}
#endif
	return dpu_validate_suc;
}

void dpu_ddr_vote_max(void)
{
	down(&g_ddr_sem);

	dpu_pr_debug("ddr vote max bandwidth %d", DDR_BANDWIDTH_MAX_VALUE);
#ifdef CONFIG_DEVFREQ_GOV_PLATFORM_QOS
	platform_qos_update_request(&g_qos_req_perf, DDR_BANDWIDTH_MAX_VALUE);
#endif

	up(&g_ddr_sem);
}

void dpu_ddr_vote_current(void)
{
	down(&g_ddr_sem);

	dpu_pr_debug("ddr vote last bandwidth %d", g_ddr_bandwidth);
#ifdef CONFIG_DEVFREQ_GOV_PLATFORM_QOS
	platform_qos_update_request(&g_qos_req_perf, g_ddr_bandwidth);
	dpu_ddr_vote_vivobus(dpu_vivobus_get_level_from_bandwidth(g_ddr_bandwidth));
#endif

	up(&g_ddr_sem);
}

void dpu_ddr_vote_vivobus(uint32_t vivobus_level)
{
	dpu_pr_debug("vivobus_level %u", vivobus_level);
	if (g_vivobus_level != vivobus_level) {
		dpu_legacy_inter_frame_vivo_vote(vivobus_level, false);
		g_vivobus_level = vivobus_level;
	}
}