Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id BFD6C3D30B7
	for <lists+amd-gfx@lfdr.de>; Fri, 23 Jul 2021 02:20:18 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 466A66ED01;
	Fri, 23 Jul 2021 00:20:17 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM10-BN7-obe.outbound.protection.outlook.com
 (mail-bn7nam10on2075.outbound.protection.outlook.com [40.107.92.75])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 2A0916ED01
 for <amd-gfx@lists.freedesktop.org>; Fri, 23 Jul 2021 00:20:16 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=eJD8lYiqKkIuOVXDGWMqNagNtjBUMpj3KzCgnJNNHxoLVyZ2RpxVGVFIYwzxH/L6zPKbBKKBvLAfdIaRbCCkckwPUiu0hXo30CIj1ZOKdZdxry/qz6F3k9SrTGOYOX7FSE3eyEhMSg3dWHgeRPn5Bxme4kKamwHI1i3cKzx27KSQWvIbIPosXfPSc7su0LdNavfhI1fsOmzkrm4Ttib06010X1HWG1NQNykqJ/7QG7DKiFYqAU1nApfDJOIvwnhPxjldsb+vlChKTlP6/HNLJB8o0U1xyZdCu2rbjgSbRwobca5AcpeXgeZid12IeTJvDZztan90QRJ6MweblWwd9Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=2V5CVsiG0HvPk1qfh45PJsvwdkhAeJohBMB2fUlB7LE=;
 b=SznCX7ofsTZ42/KWdna/d2ozWq4ZI9Ivr0jvVCmwKKQ8U2CDvn/mv7HRVTHwNsWnEPkusaD1veFOaElyA3Ri2PCJ/Y1VGD0czWxKWe4NI5zUch0GzMIxSUBn1IZrAhOSPmYEdfIRdv1S+FLTpt23LzBzgU6iTAoyqnIidYwIwYT2Q/bzsYR9U/XAh5f/WPZ6HU+C6/KAmXJJBWacSFYSiwGW1LY1aV0NSqNtpPe5uuTbjZ1C317w5AmL00aa5EJ7rL0wP32S2g8hMSJreOxY0XSVgxHSVWHdxm9J2hGgwzTwgxfVSMahQJ9/6eSJHxsxsIXckcssSrkeSyLBWLTPjg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 165.204.84.17) smtp.rcpttodomain=gmail.com smtp.mailfrom=amd.com; dmarc=pass
 (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com;
 dkim=none (message not signed); arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=2V5CVsiG0HvPk1qfh45PJsvwdkhAeJohBMB2fUlB7LE=;
 b=pgkmUyBE8jQGZQoTxXRLtOlHeObGms46rwDoF7WWn36l7STG2LSFpNJ+wbB/ZURYgz7ESUU1+dlD3pwagkAGJz7vpthfOUkwvx6/YOlM7gTLo6TEPPSHSvmqEefhEuk8xSnj6WVzoWuf7y9wl5PsJQBUc3ZDjQZyhbP3oJj57/k=
Received: from CO2PR04CA0182.namprd04.prod.outlook.com (2603:10b6:104:5::12)
 by BN9PR12MB5177.namprd12.prod.outlook.com (2603:10b6:408:11a::19) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.21; Fri, 23 Jul
 2021 00:20:13 +0000
Received: from CO1NAM11FT009.eop-nam11.prod.protection.outlook.com
 (2603:10b6:104:5:cafe::8a) by CO2PR04CA0182.outlook.office365.com
 (2603:10b6:104:5::12) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4352.24 via Frontend
 Transport; Fri, 23 Jul 2021 00:20:13 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17)
 smtp.mailfrom=amd.com; gmail.com; dkim=none (message not signed)
 header.d=none;gmail.com; dmarc=pass action=none header.from=amd.com;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=SATLEXMB03.amd.com;
Received: from SATLEXMB03.amd.com (165.204.84.17) by
 CO1NAM11FT009.mail.protection.outlook.com (10.13.175.61) with Microsoft SMTP
 Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.20.4352.24 via Frontend Transport; Fri, 23 Jul 2021 00:20:13 +0000
Received: from SATLEXMB07.amd.com (10.181.41.45) by SATLEXMB03.amd.com
 (10.181.40.144) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Thu, 22 Jul
 2021 19:20:12 -0500
Received: from SATLEXMB04.amd.com (10.181.40.145) by SATLEXMB07.amd.com
 (10.181.41.45) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Thu, 22 Jul
 2021 17:20:11 -0700
Received: from wayne-build (10.180.168.240) by SATLEXMB04.amd.com
 (10.181.40.145) with Microsoft SMTP Server id 15.1.2242.4 via Frontend
 Transport; Thu, 22 Jul 2021 19:20:10 -0500
Date: Fri, 23 Jul 2021 08:20:09 +0800
From: Jingwen Chen <Jingwen.Chen2@amd.com>
To: Andrey Grodzovsky <andrey.grodzovsky@amd.com>, Christian
 =?utf-8?B?S8O2bmln?= <ckoenig.leichtzumerken@gmail.com>,
 <amd-gfx@lists.freedesktop.org>
Subject: Re: [PATCH 2/2] drm: add tdr support for embeded hw_fence
Message-ID: <20210723002009.wkm2nb2lvfp64ayr@wayne-build>
References: <20210721031352.413888-1-Jingwen.Chen2@amd.com>
 <20210721031352.413888-2-Jingwen.Chen2@amd.com>
 <36f53a64-2d9c-947b-a5fb-21d9fc06c5e4@amd.com>
 <20210722104525.okcnb43goxg6uqej@wayne-build>
 <0699ff85-4aec-0e33-711b-665307fbbc24@amd.com>
 <9dacfe83-da10-9806-81e0-70077dedce9f@gmail.com>
 <20210722164704.age63nzbviqg4y7v@wayne-build>
 <50f8a8b9-4b83-a3e3-302a-643cd81d1463@amd.com>
 <20210722172718.nqqpskc6wdevs4af@wayne-build>
 <397daa59-5c96-9c17-aec7-ef58196790e3@amd.com>
MIME-Version: 1.0
Content-Disposition: inline
In-Reply-To: <397daa59-5c96-9c17-aec7-ef58196790e3@amd.com>
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: cd6a75dd-5e76-44d8-4d38-08d94d6fa3e6
X-MS-TrafficTypeDiagnostic: BN9PR12MB5177:
X-Microsoft-Antispam-PRVS: <BN9PR12MB5177A2AFE820D17755022762B7E59@BN9PR12MB5177.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:8882;
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: +3gnVsr5onUi5qBpZGY8+G+r/C5LyQdtVuUrHjlKPc7loVEs1PzBqDj0qah6bLWp7ZvAL8Vjy1BmQH4PWVaDoSL0NI+7fmwscHLdEShKj63+4FyW9TfHmCrxHEJPpxkS3mtGDDnmVjFKJGMcFTlgGuz8kv7m6UQjDnU9ZUY+aQ/513wffOsW7FZNVw0zl5QyPoaLesMunWjML7FGiS6tA5Yt7trFBeL/8Gd4++BokJZ4AVog1rN7G1Ol1JS/Al0czbVHozbVwYMW4sO84DSDuEwwlN2s1+0wmFCSqX41a8WpGN4NYQEBxHp9WmUGjlmsVQ30cbX+G/h0+RAfGRF29kh/FlOUpeol6AWYTFgOHnp+SALEho2qL9bT2FN3KFz0t4lAId6mxcOTH/WIJfp4mEIuxBSqIzK3fwVG+XBHLhEwEnd/NKKFi/OXUFMU0s4QY9DroLcledDMxq4a173ZOr3eHgdWS+rAjhO1kWiLpgaWDINNsoy8uUnhEQKpf8gc/lHCApJRYbo13S+OCUBeWdThPe/y5tr3ItOjywH0G0HKlKp4mBm+BG+t2f4gNThX1/mPAzote9f93/ze7/TE+uMSOz6By/SOqSQQr8ulBEPT/IPP2Epp+M6baIT9HHlZi2Sz9iwcqz11ldZHyKf5+L422C1AIaCgrM93lvrVrle7qBO1fvz3gOe1PYVobTaapTXXnuWbBRDIgOLVyW2LhIWE9AfPjezoiRDpOS181d4=
X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:;
 IPV:CAL; SFV:NSPM; H:SATLEXMB03.amd.com; PTR:InfoDomainNonexistent; CAT:NONE;
 SFS:(4636009)(39860400002)(376002)(396003)(346002)(136003)(46966006)(36840700001)(45080400002)(86362001)(4326008)(26005)(30864003)(83380400001)(66574015)(8676002)(81166007)(82310400003)(478600001)(356005)(82740400003)(966005)(36860700001)(9686003)(186003)(53546011)(55016002)(47076005)(33716001)(70206006)(110136005)(426003)(54906003)(70586007)(316002)(336012)(8936002)(1076003)(2906002)(5660300002)(36900700001);
 DIR:OUT; SFP:1101; 
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Jul 2021 00:20:13.4404 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: cd6a75dd-5e76-44d8-4d38-08d94d6fa3e6
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17];
 Helo=[SATLEXMB03.amd.com]
X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT009.eop-nam11.prod.protection.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN9PR12MB5177
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: horace.chen@amd.com, monk.liu@amd.com
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Thu Jul 22, 2021 at 01:50:09PM -0400, Andrey Grodzovsky wrote:
> =

> On 2021-07-22 1:27 p.m., Jingwen Chen wrote:
> > On Thu Jul 22, 2021 at 01:17:13PM -0400, Andrey Grodzovsky wrote:
> > > On 2021-07-22 12:47 p.m., Jingwen Chen wrote:
> > > > On Thu Jul 22, 2021 at 06:24:28PM +0200, Christian K=F6nig wrote:
> > > > > Am 22.07.21 um 16:45 schrieb Andrey Grodzovsky:
> > > > > > On 2021-07-22 6:45 a.m., Jingwen Chen wrote:
> > > > > > > On Wed Jul 21, 2021 at 12:53:51PM -0400, Andrey Grodzovsky wr=
ote:
> > > > > > > > On 2021-07-20 11:13 p.m., Jingwen Chen wrote:
> > > > > > > > > [Why]
> > > > > > > > > After embeded hw_fence to amdgpu_job, we need to add tdr =
support
> > > > > > > > > for this feature.
> > > > > > > > > =

> > > > > > > > > [How]
> > > > > > > > > 1. Add a resubmit_flag for resubmit jobs.
> > > > > > > > > 2. Clear job fence from RCU and force complete vm flush f=
ences in
> > > > > > > > >   =A0=A0=A0=A0 pre_asic_reset
> > > > > > > > > 3. skip dma_fence_get for resubmit jobs and add a dma_fen=
ce_put
> > > > > > > > >   =A0=A0=A0=A0 for guilty jobs.
> > > > > > > > > =

> > > > > > > > > Signed-off-by: Jack Zhang <Jack.Zhang1@amd.com>
> > > > > > > > > Signed-off-by: Jingwen Chen <Jingwen.Chen2@amd.com>
> > > > > > > > > ---
> > > > > > > > >   =A0=A0 drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 12 =
+++++++++++-
> > > > > > > > >   =A0=A0 drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c=A0 | 1=
6 +++++++++++-----
> > > > > > > > >   =A0=A0 drivers/gpu/drm/amd/amdgpu/amdgpu_job.c=A0=A0=A0=
 |=A0 4 +++-
> > > > > > > > >   =A0=A0 drivers/gpu/drm/scheduler/sched_main.c=A0=A0=A0=
=A0 |=A0 1 +
> > > > > > > > >   =A0=A0 include/drm/gpu_scheduler.h=A0=A0=A0=A0=A0=A0=A0=
=A0=A0=A0=A0=A0=A0=A0=A0 |=A0 1 +
> > > > > > > > >   =A0=A0 5 files changed, 27 insertions(+), 7 deletions(-)
> > > > > > > > > =

> > > > > > > > > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> > > > > > > > > b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> > > > > > > > > index 40461547701a..fe0237f72a09 100644
> > > > > > > > > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> > > > > > > > > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> > > > > > > > > @@ -4382,7 +4382,7 @@ int amdgpu_device_mode1_reset(struct
> > > > > > > > > amdgpu_device *adev)
> > > > > > > > >   =A0=A0 int amdgpu_device_pre_asic_reset(struct amdgpu_d=
evice *adev,
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=
=A0 struct amdgpu_reset_context *reset_context)
> > > > > > > > >   =A0=A0 {
> > > > > > > > > -=A0=A0=A0 int i, r =3D 0;
> > > > > > > > > +=A0=A0=A0 int i, j, r =3D 0;
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 struct amdgpu_job *job =3D NULL;
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 bool need_full_reset =3D
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 test_bit(AMDGPU_NEED_FUL=
L_RESET, &reset_context->flags);
> > > > > > > > > @@ -4406,6 +4406,16 @@ int
> > > > > > > > > amdgpu_device_pre_asic_reset(struct amdgpu_device *adev,
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 if (!ring || !ring->sche=
d.thread)
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 continue;
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 /*clear job fence from fence drv t=
o avoid force_completion
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0=A0 *leave NULL and vm flush fence =
in fence drv */
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 for (j =3D 0; j <=3D ring->fence_d=
rv.num_fences_mask; j ++) {
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 struct dma_fence *old,=
**ptr;
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 ptr =3D &ring->fence_d=
rv.fences[j];
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 old =3D rcu_dereferenc=
e_protected(*ptr, 1);
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 if (old && test_bit(DM=
A_FENCE_FLAG_USER_BITS,
> > > > > > > > > &old->flags))) {
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 RCU_INIT_P=
OINTER(*ptr, NULL);
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 }
> > > > > > > > Is this to avoid premature job free because of dma_fence_pu=
t inside
> > > > > > > > amdgpu_fence_process ?
> > > > > > > > I can't currently remember why but we probably want all the=
 HW fences
> > > > > > > > currently in the ring to
> > > > > > > > be forced signaled - maybe better to test for DMA_FENCE_FLA=
G_USER_BITS
> > > > > > > > inside amdgpu_fence_process
> > > > > > > > and still do the signaling but not the dma_fence_put part
> > > > > > > > =

> > > > > > > > Andrey
> > > > > > > Hi Andrey,
> > > > > > > =

> > > > > > > This is to avoid signaling the same fence twice. If we still =
do the
> > > > > > > signaling, then the job in the pending list will be signaled =
first in
> > > > > > > force_completion, and later be signaled in resubmit. This wil=
l go to
> > > > > > > BUG() in amdgpu_fence_process.
> > > > > > Oh, i see, how about just adding 'skip' flag to amdgpu_ring and=
 setting
> > > > > > it before calling
> > > > > > amdgpu_fence_driver_force_completion and resetting it after, th=
en inside
> > > > > > amdgpu_fence_driver_force_completion
> > > > > > you can just skip the signaling part with this flag for fences =
with
> > > > > > DMA_FENCE_FLAG_USER_BITS set
> > > > > > Less lines of code at least.
> > > > > Still sounds quite a bit hacky.
> > > > > =

> > > > > I would rather suggest to completely drop the approach with
> > > > > amdgpu_fence_driver_force_completion(). I could never see why we =
would want
> > > > > that in the first place.
> > > > > =

> > > > > Regards,
> > > > > Christian.
> > > > > =

> > > > Hi Christian,
> > > > =

> > > > I keep the amdgpu_fence_driver_force_completion here to make sure t=
he vm
> > > > flush fence is signaled and put.
> > > =

> > > Right, so we need to do force completion for the sake of all the fenc=
es
> > > without parent jobs since there is code which wait directly on them.
> > > =

> > > =

> > > > So the key question is whether the fence of ib test should be the f=
irst
> > > > fence to be signaled after reset.
> > > =

> > > What do you mean by 'after reset' - at this point in the code there w=
as
> > > no ASIC reset yet, we just stopped the schedulers and detached the
> > > HW fences from their parent jobs (sched_fence)
> > I mean the ASIC reset. There will be a ib_test for each ring after ASIC
> > reset.
> =

> =

> Then why wouldn't they be the first ? They will emit new fences into the
> ring
> which will be signaled right away because the ASIC went through reset and=
 is
> not
> hung anymore.=A0 All the previous fences, including VM flush once from be=
fore
> the
> reset will be already signaled by this time from
> amdgpu_fence_driver_force_completion.
> =

Hi Andrey,

Sorry I didn't make it clear. I mean if we drop force_completion here,
and keep other code unchanged, then the ib_test wouldn't be the first to
be signaled.


Best Regards,
JingWen Chen
> =

> > > =

> > > > If it should be, it means not only fences with DMA_FENCE_FLAG_USER_=
BITS
> > > > but also vm flush fences should be removed from RCU fence array bef=
ore
> > > > ib_test.
> =

> =

> As I mentioned above, not clear to me why VM fences should get special
> treatment here.
> =

> Andrey
> =

> =

> > > =

> > > Which ib_test is it, the one after ASIC reset ?
> > > =

> > Yes
> > =

> > =

> > Best Regards,
> > JingWen Chen
> > > Andrey
> > > =

> > > >    Then we must do the force_completion here for vm flush
> > > > fence, otherwise there will be a memory leak here as no one will si=
gnal
> > > > and put it after we remove it from RCU.
> > > > If not, then the first fence to signal could be vm flush fence. And=
 I'm
> > > > OK with drop amdgpu_fence_driver_force_completion here.
> > > > =

> > > > =

> > > > Best Regards,
> > > > JingWen Chen
> > > > > > Andrey
> > > > > > =

> > > > > > =

> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 }
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 /* after all hw jobs are=
 reset, hw fence is
> > > > > > > > > meaningless, so force_completion */
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 amdgpu_fence_driver_forc=
e_completion(ring);
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 }
> > > > > > > > > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c
> > > > > > > > > b/drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c
> > > > > > > > > index eecf21d8ec33..815776c9a013 100644
> > > > > > > > > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c
> > > > > > > > > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c
> > > > > > > > > @@ -156,11 +156,17 @@ int amdgpu_fence_emit(struct
> > > > > > > > > amdgpu_ring *ring, struct dma_fence **f, struct amd
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 job->ring =3D ring;
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 }
> > > > > > > > > -=A0=A0=A0 seq =3D ++ring->fence_drv.sync_seq;
> > > > > > > > > -=A0=A0=A0 dma_fence_init(fence, &amdgpu_fence_ops,
> > > > > > > > > -=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 &ring->fence_=
drv.lock,
> > > > > > > > > -=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 adev->fence_c=
ontext + ring->idx,
> > > > > > > > > -=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 seq);
> > > > > > > > > +=A0=A0=A0 if (job !=3D NULL && job->base.resubmit_flag =
=3D=3D 1) {
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 /* reinit seq for resubmitted jobs=
 */
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 seq =3D ++ring->fence_drv.sync_seq;
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 fence->seqno =3D seq;
> > > > > > > > > +=A0=A0=A0 } else {
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 seq =3D ++ring->fence_drv.sync_seq;
> > > > > > > > Seems like you could do the above line only once above if-e=
lse
> > > > > > > > as it was
> > > > > > > > before
> > > > > > > Sure, I will modify this.
> > > > > > > =

> > > > > > > =

> > > > > > > Best Regards,
> > > > > > > JingWen Chen
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 dma_fence_init(fence, &amdgpu_fenc=
e_ops,
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 &ring->fen=
ce_drv.lock,
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 adev->fenc=
e_context + ring->idx,
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 seq);
> > > > > > > > > +=A0=A0=A0 }
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 if (job !=3D NULL) {
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 /* mark this fence has a=
 parent job */
> > > > > > > > > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_job.c
> > > > > > > > > b/drivers/gpu/drm/amd/amdgpu/amdgpu_job.c
> > > > > > > > > index 7c426e225b24..d6f848adc3f4 100644
> > > > > > > > > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_job.c
> > > > > > > > > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_job.c
> > > > > > > > > @@ -241,6 +241,7 @@ static struct dma_fence
> > > > > > > > > *amdgpu_job_run(struct drm_sched_job *sched_job)
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 dma_fence_set_error(fini=
shed, -ECANCELED);/* skip
> > > > > > > > > IB as well if VRAM lost */
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 if (finished->error < 0) {
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 dma_fence_put(&job->hw_fence);
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 DRM_INFO("Skip schedulin=
g IBs!\n");
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 } else {
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 r =3D amdgpu_ib_schedule=
(ring, job->num_ibs, job->ibs, job,
> > > > > > > > > @@ -249,7 +250,8 @@ static struct dma_fence
> > > > > > > > > *amdgpu_job_run(struct drm_sched_job *sched_job)
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 DRM_ERROR("E=
rror scheduling IBs (%d)\n", r);
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 }
> > > > > > > > > -=A0=A0=A0 dma_fence_get(fence);
> > > > > > > > > +=A0=A0=A0 if (!job->base.resubmit_flag)
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 dma_fence_get(fence);
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 amdgpu_job_free_resources(job);
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 fence =3D r ? ERR_PTR(r) : fence;
> > > > > > > > > diff --git a/drivers/gpu/drm/scheduler/sched_main.c
> > > > > > > > > b/drivers/gpu/drm/scheduler/sched_main.c
> > > > > > > > > index f4f474944169..5a36ab5aea2d 100644
> > > > > > > > > --- a/drivers/gpu/drm/scheduler/sched_main.c
> > > > > > > > > +++ b/drivers/gpu/drm/scheduler/sched_main.c
> > > > > > > > > @@ -544,6 +544,7 @@ void drm_sched_resubmit_jobs_ext(stru=
ct
> > > > > > > > > drm_gpu_scheduler *sched, int max)
> > > > > > > > > dma_fence_set_error(&s_fence->finished, -ECANCELED);
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 dma_fence_put(s_job->s_f=
ence->parent);
> > > > > > > > > +=A0=A0=A0=A0=A0=A0=A0 s_job->resubmit_flag =3D 1;
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 fence =3D sched->ops->ru=
n_job(s_job);
> > > > > > > > >   =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 i++;
> > > > > > > > > diff --git a/include/drm/gpu_scheduler.h b/include/drm/gp=
u_scheduler.h
> > > > > > > > > index 4ea8606d91fe..06c101af1f71 100644
> > > > > > > > > --- a/include/drm/gpu_scheduler.h
> > > > > > > > > +++ b/include/drm/gpu_scheduler.h
> > > > > > > > > @@ -198,6 +198,7 @@ struct drm_sched_job {
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 enum drm_sched_priority=A0=A0=A0=A0=
=A0=A0=A0 s_priority;
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 struct drm_sched_entity=A0=A0=A0=A0=
=A0=A0=A0=A0 *entity;
> > > > > > > > >   =A0=A0=A0=A0=A0=A0 struct dma_fence_cb=A0=A0=A0=A0=A0=
=A0=A0 cb;
> > > > > > > > > +=A0=A0=A0 int resubmit_flag;
> > > > > > > > >   =A0=A0 };
> > > > > > > > >   =A0=A0 static inline bool drm_sched_invalidate_job(stru=
ct
> > > > > > > > > drm_sched_job *s_job,
> > > > _______________________________________________
> > > > amd-gfx mailing list
> > > > amd-gfx@lists.freedesktop.org
> > > > https://nam11.safelinks.protection.outlook.com/?url=3Dhttps%3A%2F%2=
Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=3D04%7C01%7C=
andrey.grodzovsky%40amd.com%7C9749ced7ce6645bd832408d94d305aaa%7C3dd8961fe4=
884e608e11a82d994e183d%7C0%7C0%7C637625692355112825%7CUnknown%7CTWFpbGZsb3d=
8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C1000&=
amp;sdata=3DOhLndCUDlWcrhg%2FA0QQ%2FoONxdmQ46CT7P%2F8uvSTGnQ8%3D&amp;reserv=
ed=3D0
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
