// Seed: 402704340
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_8 = 32'd74
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wand id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  logic id_5 = id_1[id_2<-1 :-1];
  assign id_3 = id_2;
  generate
    logic id_6;
    ;
  endgenerate
  logic [7:0] id_7;
  assign id_3 = 1;
  wire _id_8;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_3
  );
  assign id_7[id_2] = id_8;
  wire [id_8 : -1 'h0] id_9;
endmodule
