RADIX hex
CDEBUG 0
DEBUGVARS {vec INOUT transactor_vec 0 p IN transactor_p 0 r IN transactor_r 0 twiddle IN transactor_twiddle 0 }
WAVELIST {{DUT vec:rsc(0)(0) vec_rsc_0_0_AWID {scverify_top rtl vec_rsc_0_0_AWID} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWADDR {scverify_top rtl vec_rsc_0_0_AWADDR} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWLEN {scverify_top rtl vec_rsc_0_0_AWLEN} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWSIZE {scverify_top rtl vec_rsc_0_0_AWSIZE} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWBURST {scverify_top rtl vec_rsc_0_0_AWBURST} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWLOCK {scverify_top rtl vec_rsc_0_0_AWLOCK} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWCACHE {scverify_top rtl vec_rsc_0_0_AWCACHE} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWPROT {scverify_top rtl vec_rsc_0_0_AWPROT} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWQOS {scverify_top rtl vec_rsc_0_0_AWQOS} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWREGION {scverify_top rtl vec_rsc_0_0_AWREGION} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWUSER {scverify_top rtl vec_rsc_0_0_AWUSER} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWVALID {scverify_top rtl vec_rsc_0_0_AWVALID} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_AWREADY {scverify_top rtl vec_rsc_0_0_AWREADY} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_WDATA {scverify_top rtl vec_rsc_0_0_WDATA} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_WSTRB {scverify_top rtl vec_rsc_0_0_WSTRB} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_WLAST {scverify_top rtl vec_rsc_0_0_WLAST} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_WUSER {scverify_top rtl vec_rsc_0_0_WUSER} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_WVALID {scverify_top rtl vec_rsc_0_0_WVALID} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_WREADY {scverify_top rtl vec_rsc_0_0_WREADY} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_BID {scverify_top rtl vec_rsc_0_0_BID} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_BRESP {scverify_top rtl vec_rsc_0_0_BRESP} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_BUSER {scverify_top rtl vec_rsc_0_0_BUSER} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_BVALID {scverify_top rtl vec_rsc_0_0_BVALID} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_BREADY {scverify_top rtl vec_rsc_0_0_BREADY} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARID {scverify_top rtl vec_rsc_0_0_ARID} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARADDR {scverify_top rtl vec_rsc_0_0_ARADDR} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARLEN {scverify_top rtl vec_rsc_0_0_ARLEN} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARSIZE {scverify_top rtl vec_rsc_0_0_ARSIZE} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARBURST {scverify_top rtl vec_rsc_0_0_ARBURST} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARLOCK {scverify_top rtl vec_rsc_0_0_ARLOCK} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARCACHE {scverify_top rtl vec_rsc_0_0_ARCACHE} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARPROT {scverify_top rtl vec_rsc_0_0_ARPROT} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARQOS {scverify_top rtl vec_rsc_0_0_ARQOS} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARREGION {scverify_top rtl vec_rsc_0_0_ARREGION} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARUSER {scverify_top rtl vec_rsc_0_0_ARUSER} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARVALID {scverify_top rtl vec_rsc_0_0_ARVALID} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_ARREADY {scverify_top rtl vec_rsc_0_0_ARREADY} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_RID {scverify_top rtl vec_rsc_0_0_RID} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_RDATA {scverify_top rtl vec_rsc_0_0_RDATA} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_RRESP {scverify_top rtl vec_rsc_0_0_RRESP} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_RLAST {scverify_top rtl vec_rsc_0_0_RLAST} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_RUSER {scverify_top rtl vec_rsc_0_0_RUSER} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_RVALID {scverify_top rtl vec_rsc_0_0_RVALID} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_RREADY {scverify_top rtl vec_rsc_0_0_RREADY} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_tr_write_done {scverify_top rtl vec_rsc_0_0_tr_write_done} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_s_tdone {scverify_top rtl vec_rsc_0_0_s_tdone} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWID {scverify_top rtl vec_rsc_0_1_AWID} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWADDR {scverify_top rtl vec_rsc_0_1_AWADDR} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWLEN {scverify_top rtl vec_rsc_0_1_AWLEN} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWSIZE {scverify_top rtl vec_rsc_0_1_AWSIZE} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWBURST {scverify_top rtl vec_rsc_0_1_AWBURST} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWLOCK {scverify_top rtl vec_rsc_0_1_AWLOCK} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWCACHE {scverify_top rtl vec_rsc_0_1_AWCACHE} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWPROT {scverify_top rtl vec_rsc_0_1_AWPROT} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWQOS {scverify_top rtl vec_rsc_0_1_AWQOS} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWREGION {scverify_top rtl vec_rsc_0_1_AWREGION} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWUSER {scverify_top rtl vec_rsc_0_1_AWUSER} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWVALID {scverify_top rtl vec_rsc_0_1_AWVALID} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_AWREADY {scverify_top rtl vec_rsc_0_1_AWREADY} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_WDATA {scverify_top rtl vec_rsc_0_1_WDATA} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_WSTRB {scverify_top rtl vec_rsc_0_1_WSTRB} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_WLAST {scverify_top rtl vec_rsc_0_1_WLAST} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_WUSER {scverify_top rtl vec_rsc_0_1_WUSER} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_WVALID {scverify_top rtl vec_rsc_0_1_WVALID} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_WREADY {scverify_top rtl vec_rsc_0_1_WREADY} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_BID {scverify_top rtl vec_rsc_0_1_BID} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_BRESP {scverify_top rtl vec_rsc_0_1_BRESP} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_BUSER {scverify_top rtl vec_rsc_0_1_BUSER} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_BVALID {scverify_top rtl vec_rsc_0_1_BVALID} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_BREADY {scverify_top rtl vec_rsc_0_1_BREADY} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARID {scverify_top rtl vec_rsc_0_1_ARID} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARADDR {scverify_top rtl vec_rsc_0_1_ARADDR} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARLEN {scverify_top rtl vec_rsc_0_1_ARLEN} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARSIZE {scverify_top rtl vec_rsc_0_1_ARSIZE} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARBURST {scverify_top rtl vec_rsc_0_1_ARBURST} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARLOCK {scverify_top rtl vec_rsc_0_1_ARLOCK} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARCACHE {scverify_top rtl vec_rsc_0_1_ARCACHE} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARPROT {scverify_top rtl vec_rsc_0_1_ARPROT} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARQOS {scverify_top rtl vec_rsc_0_1_ARQOS} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARREGION {scverify_top rtl vec_rsc_0_1_ARREGION} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARUSER {scverify_top rtl vec_rsc_0_1_ARUSER} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARVALID {scverify_top rtl vec_rsc_0_1_ARVALID} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_ARREADY {scverify_top rtl vec_rsc_0_1_ARREADY} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_RID {scverify_top rtl vec_rsc_0_1_RID} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_RDATA {scverify_top rtl vec_rsc_0_1_RDATA} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_RRESP {scverify_top rtl vec_rsc_0_1_RRESP} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_RLAST {scverify_top rtl vec_rsc_0_1_RLAST} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_RUSER {scverify_top rtl vec_rsc_0_1_RUSER} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_RVALID {scverify_top rtl vec_rsc_0_1_RVALID} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_RREADY {scverify_top rtl vec_rsc_0_1_RREADY} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_tr_write_done {scverify_top rtl vec_rsc_0_1_tr_write_done} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_s_tdone {scverify_top rtl vec_rsc_0_1_s_tdone} {}} {DUT p:rsc p_rsc_dat {scverify_top rtl p_rsc_dat} {}} {DUT r:rsc r_rsc_dat {scverify_top rtl r_rsc_dat} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWID {scverify_top rtl twiddle_rsc_0_0_AWID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWADDR {scverify_top rtl twiddle_rsc_0_0_AWADDR} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWLEN {scverify_top rtl twiddle_rsc_0_0_AWLEN} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWSIZE {scverify_top rtl twiddle_rsc_0_0_AWSIZE} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWBURST {scverify_top rtl twiddle_rsc_0_0_AWBURST} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWLOCK {scverify_top rtl twiddle_rsc_0_0_AWLOCK} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWCACHE {scverify_top rtl twiddle_rsc_0_0_AWCACHE} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWPROT {scverify_top rtl twiddle_rsc_0_0_AWPROT} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWQOS {scverify_top rtl twiddle_rsc_0_0_AWQOS} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWREGION {scverify_top rtl twiddle_rsc_0_0_AWREGION} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWUSER {scverify_top rtl twiddle_rsc_0_0_AWUSER} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWVALID {scverify_top rtl twiddle_rsc_0_0_AWVALID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWREADY {scverify_top rtl twiddle_rsc_0_0_AWREADY} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WDATA {scverify_top rtl twiddle_rsc_0_0_WDATA} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WSTRB {scverify_top rtl twiddle_rsc_0_0_WSTRB} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WLAST {scverify_top rtl twiddle_rsc_0_0_WLAST} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WUSER {scverify_top rtl twiddle_rsc_0_0_WUSER} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WVALID {scverify_top rtl twiddle_rsc_0_0_WVALID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WREADY {scverify_top rtl twiddle_rsc_0_0_WREADY} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_BID {scverify_top rtl twiddle_rsc_0_0_BID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_BRESP {scverify_top rtl twiddle_rsc_0_0_BRESP} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_BUSER {scverify_top rtl twiddle_rsc_0_0_BUSER} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_BVALID {scverify_top rtl twiddle_rsc_0_0_BVALID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_BREADY {scverify_top rtl twiddle_rsc_0_0_BREADY} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARID {scverify_top rtl twiddle_rsc_0_0_ARID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARADDR {scverify_top rtl twiddle_rsc_0_0_ARADDR} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARLEN {scverify_top rtl twiddle_rsc_0_0_ARLEN} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARSIZE {scverify_top rtl twiddle_rsc_0_0_ARSIZE} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARBURST {scverify_top rtl twiddle_rsc_0_0_ARBURST} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARLOCK {scverify_top rtl twiddle_rsc_0_0_ARLOCK} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARCACHE {scverify_top rtl twiddle_rsc_0_0_ARCACHE} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARPROT {scverify_top rtl twiddle_rsc_0_0_ARPROT} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARQOS {scverify_top rtl twiddle_rsc_0_0_ARQOS} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARREGION {scverify_top rtl twiddle_rsc_0_0_ARREGION} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARUSER {scverify_top rtl twiddle_rsc_0_0_ARUSER} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARVALID {scverify_top rtl twiddle_rsc_0_0_ARVALID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARREADY {scverify_top rtl twiddle_rsc_0_0_ARREADY} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RID {scverify_top rtl twiddle_rsc_0_0_RID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RDATA {scverify_top rtl twiddle_rsc_0_0_RDATA} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RRESP {scverify_top rtl twiddle_rsc_0_0_RRESP} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RLAST {scverify_top rtl twiddle_rsc_0_0_RLAST} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RUSER {scverify_top rtl twiddle_rsc_0_0_RUSER} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RVALID {scverify_top rtl twiddle_rsc_0_0_RVALID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RREADY {scverify_top rtl twiddle_rsc_0_0_RREADY} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_tr_write_done {scverify_top rtl twiddle_rsc_0_0_tr_write_done} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_s_tdone {scverify_top rtl twiddle_rsc_0_0_s_tdone} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWID {scverify_top rtl twiddle_rsc_0_1_AWID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWADDR {scverify_top rtl twiddle_rsc_0_1_AWADDR} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWLEN {scverify_top rtl twiddle_rsc_0_1_AWLEN} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWSIZE {scverify_top rtl twiddle_rsc_0_1_AWSIZE} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWBURST {scverify_top rtl twiddle_rsc_0_1_AWBURST} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWLOCK {scverify_top rtl twiddle_rsc_0_1_AWLOCK} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWCACHE {scverify_top rtl twiddle_rsc_0_1_AWCACHE} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWPROT {scverify_top rtl twiddle_rsc_0_1_AWPROT} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWQOS {scverify_top rtl twiddle_rsc_0_1_AWQOS} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWREGION {scverify_top rtl twiddle_rsc_0_1_AWREGION} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWUSER {scverify_top rtl twiddle_rsc_0_1_AWUSER} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWVALID {scverify_top rtl twiddle_rsc_0_1_AWVALID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWREADY {scverify_top rtl twiddle_rsc_0_1_AWREADY} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WDATA {scverify_top rtl twiddle_rsc_0_1_WDATA} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WSTRB {scverify_top rtl twiddle_rsc_0_1_WSTRB} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WLAST {scverify_top rtl twiddle_rsc_0_1_WLAST} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WUSER {scverify_top rtl twiddle_rsc_0_1_WUSER} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WVALID {scverify_top rtl twiddle_rsc_0_1_WVALID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WREADY {scverify_top rtl twiddle_rsc_0_1_WREADY} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_BID {scverify_top rtl twiddle_rsc_0_1_BID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_BRESP {scverify_top rtl twiddle_rsc_0_1_BRESP} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_BUSER {scverify_top rtl twiddle_rsc_0_1_BUSER} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_BVALID {scverify_top rtl twiddle_rsc_0_1_BVALID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_BREADY {scverify_top rtl twiddle_rsc_0_1_BREADY} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARID {scverify_top rtl twiddle_rsc_0_1_ARID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARADDR {scverify_top rtl twiddle_rsc_0_1_ARADDR} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARLEN {scverify_top rtl twiddle_rsc_0_1_ARLEN} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARSIZE {scverify_top rtl twiddle_rsc_0_1_ARSIZE} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARBURST {scverify_top rtl twiddle_rsc_0_1_ARBURST} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARLOCK {scverify_top rtl twiddle_rsc_0_1_ARLOCK} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARCACHE {scverify_top rtl twiddle_rsc_0_1_ARCACHE} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARPROT {scverify_top rtl twiddle_rsc_0_1_ARPROT} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARQOS {scverify_top rtl twiddle_rsc_0_1_ARQOS} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARREGION {scverify_top rtl twiddle_rsc_0_1_ARREGION} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARUSER {scverify_top rtl twiddle_rsc_0_1_ARUSER} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARVALID {scverify_top rtl twiddle_rsc_0_1_ARVALID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARREADY {scverify_top rtl twiddle_rsc_0_1_ARREADY} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RID {scverify_top rtl twiddle_rsc_0_1_RID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RDATA {scverify_top rtl twiddle_rsc_0_1_RDATA} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RRESP {scverify_top rtl twiddle_rsc_0_1_RRESP} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RLAST {scverify_top rtl twiddle_rsc_0_1_RLAST} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RUSER {scverify_top rtl twiddle_rsc_0_1_RUSER} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RVALID {scverify_top rtl twiddle_rsc_0_1_RVALID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RREADY {scverify_top rtl twiddle_rsc_0_1_RREADY} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_tr_write_done {scverify_top rtl twiddle_rsc_0_1_tr_write_done} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_s_tdone {scverify_top rtl twiddle_rsc_0_1_s_tdone} {}} {DUT {} vec_rsc_triosy_0_0_lz {scverify_top rtl vec_rsc_triosy_0_0_lz} {}} {DUT {} vec_rsc_triosy_0_1_lz {scverify_top rtl vec_rsc_triosy_0_1_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} r_rsc_triosy_lz {scverify_top rtl r_rsc_triosy_lz} {}} {DUT {} twiddle_rsc_triosy_0_0_lz {scverify_top rtl twiddle_rsc_triosy_0_0_lz} {}} {DUT {} twiddle_rsc_triosy_0_1_lz {scverify_top rtl twiddle_rsc_triosy_0_1_lz} {}} {OutputCompare vec vec-TRANS# {scverify_top user_tb vec_comp _compare_cnt_sig} blue} {OutputCompare vec vec-GOLDEN {scverify_top user_tb vec_comp _golden_sig} {}} {OutputCompare vec vec-DUT {scverify_top user_tb vec_comp _dut_sig} {}} {OutputCompare vec vec-ERR# {scverify_top user_tb vec_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} inPlaceNTT_DIT_precomp_core_inst {scverify_top rtl inPlaceNTT_DIT_precomp_core_inst inPlaceNTT_DIT_precomp_core_staller_inst core_wen} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
