generator(Z)
	input	-1 256
	1	-1 256
	2reshape	-1 16 16 1
	3	-1 16 16 64

	4	-1 32 32 32
	output	-1 64 64 3

loss_D
- D_real: 
	input 	-1 64 64 3
	1	-1 64 64 32
	2	-1 32 32 32

	3 	-1 32 32 64
	4 	-1 16 16 64

	5reshape	-1 16*16*64
	6	-1 256
	output	-1 1

- D_gene(input = generator(Z)):
	input 	-1 64 64 3
	이후 D_real과 같음(예상)

