INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/be/Desktop/ece/Lab-05-Combinatorial-Logic/circuit_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit_a
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/be/Desktop/ece/Lab-05-Combinatorial-Logic/circuit_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/be/Desktop/ece/Lab-05-Combinatorial-Logic/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
