{"vcs1":{"timestamp_begin":1684261363.403608032, "rt":1.33, "ut":0.37, "st":0.22}}
{"vcselab":{"timestamp_begin":1684261364.822476161, "rt":1.20, "ut":0.45, "st":0.15}}
{"link":{"timestamp_begin":1684261366.091019403, "rt":0.48, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261362.751361904}
{"VCS_COMP_START_TIME": 1684261362.751361904}
{"VCS_COMP_END_TIME": 1684261368.147187995}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211884}}
