Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 26 19:03:49 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             469 |          199 |
| Yes          | No                    | No                     |              86 |           33 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                          Enable Signal                                         |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/output_data_strb_V_1_load_B                                               |                                                            |                1 |              2 |
|  ap_clk      | bd_0_i/hls_inst/inst/output_data_strb_V_1_load_A                                               |                                                            |                1 |              2 |
|  ap_clk      | bd_0_i/hls_inst/inst/output_data_keep_V_1_load_B                                               |                                                            |                1 |              2 |
|  ap_clk      | bd_0_i/hls_inst/inst/output_data_keep_V_1_load_A                                               |                                                            |                1 |              2 |
|  ap_clk      | bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/sig_buffer_dest_V_ce0 |                                                            |                4 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/i_0_reg_14416_reg[9]  |                                                            |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ar_hs                                            |                                                            |                2 |              5 |
|  ap_clk      | bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/waddr                                            |                                                            |                2 |              5 |
|  ap_clk      | bd_0_i/hls_inst/inst/sel                                                                       | bd_0_i/hls_inst/inst/ap_CS_fsm_state395                    |                3 |             10 |
|  ap_clk      | bd_0_i/hls_inst/inst/i_0_reg_14416[0]_i_2_n_3                                                  | bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/clear        |                4 |             14 |
|  ap_clk      | bd_0_i/hls_inst/inst/input_data_data_V_0_load_A                                                |                                                            |                7 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/input_data_data_V_0_load_B                                                |                                                            |                7 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/output_data_data_V_1_load_A                                               |                                                            |                3 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/output_data_data_V_1_load_B                                               |                                                            |                4 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/i_2_reg_14427_reg[8]  |                                                            |                4 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/i_0_reg_14416_reg[9]  |                                                            |                4 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/i_0_reg_14416_reg[8]  |                                                            |                4 |             16 |
|  ap_clk      |                                                                                                |                                                            |               14 |             29 |
|  ap_clk      |                                                                                                | bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_rst_n_inv |              199 |            469 |
+--------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


