$date
	Sun Sep  4 20:10:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seq_detect $end
$var wire 1 ! y $end
$var wire 1 " state $end
$var wire 1 # next_state $end
$var reg 1 $ clk $end
$var reg 1 % clr $end
$var reg 1 & x $end
$scope module sq $end
$var wire 1 $ clk $end
$var wire 1 % clr $end
$var wire 1 & x $end
$var reg 2 ' next_state [1:0] $end
$var reg 2 ( state [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
x&
0%
0$
0#
0"
0!
$end
#5
1$
1%
#10
b10 '
0$
1&
#15
b10 (
1$
#20
1#
b1 '
1!
0$
0&
#25
1"
b1 (
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
