{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666189005089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666189005089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:16:44 2022 " "Processing started: Wed Oct 19 22:16:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666189005089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666189005089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666189005090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666189005495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx rs232.v(3) " "Verilog HDL Declaration information at rs232.v(3): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666189005546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx rs232.v(4) " "Verilog HDL Declaration information at rs232.v(4): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666189005546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189005549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_code " "Found entity 1: TX_code" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189005551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005551 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ram_data_out\";  expecting \"(\" RX_code.v(235) " "Verilog HDL syntax error at RX_code.v(235) near text \"ram_data_out\";  expecting \"(\"" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 235 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1666189005557 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RX_code RX_code.v(1) " "Ignored design unit \"RX_code\" at RX_code.v(1) due to previous errors" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1666189005558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_code.v 0 0 " "Found 0 design units, including 0 entities, in source file rx_code.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "aes_sbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_sbox.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189005562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_key_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_key_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_key_mem " "Found entity 1: aes_key_mem" {  } { { "aes_key_mem.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_key_mem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189005565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_inv_sbox " "Found entity 1: aes_inv_sbox" {  } { { "aes_inv_sbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_inv_sbox.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189005567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_encipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_encipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_encipher_block " "Found entity 1: aes_encipher_block" {  } { { "aes_encipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_encipher_block.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189005569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_decipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_decipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_decipher_block " "Found entity 1: aes_decipher_block" {  } { { "aes_decipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_decipher_block.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189005572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_data_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_data_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_data_tb " "Found entity 1: aes_data_tb" {  } { { "aes_data_tb.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_data_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189005575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_core.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_core " "Found entity 1: aes_core" {  } { { "aes_core.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189005578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666189005579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666189005579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/output_files/mcu.map.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666189005607 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666189005661 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 19 22:16:45 2022 " "Processing ended: Wed Oct 19 22:16:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666189005661 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666189005661 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666189005661 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666189005661 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666189006253 ""}
