DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_0"
duLibraryName "last_project"
duName "FLOW_CHART1"
elements [
]
mwi 0
uid 109,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "F:\\4th Level Semester 2\\Logic 2\\Logic 2 Projects\\HDL Designer\\HDS\\my_project1\\last_project\\hdl"
)
(vvPair
variable "HDSDir"
value "F:\\4th Level Semester 2\\Logic 2\\Logic 2 Projects\\HDL Designer\\HDS\\my_project1\\last_project\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "F:\\4th Level Semester 2\\Logic 2\\Logic 2 Projects\\HDL Designer\\HDS\\my_project1\\last_project\\hds\\@u@n@i@t1\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "F:\\4th Level Semester 2\\Logic 2\\Logic 2 Projects\\HDL Designer\\HDS\\my_project1\\last_project\\hds\\@u@n@i@t1\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "F:\\4th Level Semester 2\\Logic 2\\Logic 2 Projects\\HDL Designer\\HDS\\my_project1\\last_project\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "F:\\4th Level Semester 2\\Logic 2\\Logic 2 Projects\\HDL Designer\\HDS\\my_project1\\last_project\\hds\\@u@n@i@t1"
)
(vvPair
variable "d_logical"
value "F:\\4th Level Semester 2\\Logic 2\\Logic 2 Projects\\HDL Designer\\HDS\\my_project1\\last_project\\hds\\UNIT1"
)
(vvPair
variable "date"
value "05/10/2022"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "UNIT1"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-16BG4K6"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "last_project"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "UNIT1"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "F:\\4th Level Semester 2\\Logic 2\\Logic 2 Projects\\HDL Designer\\HDS\\my_project1\\last_project\\hds\\@u@n@i@t1\\struct.bd"
)
(vvPair
variable "p_logical"
value "F:\\4th Level Semester 2\\Logic 2\\Logic 2 Projects\\HDL Designer\\HDS\\my_project1\\last_project\\hds\\UNIT1\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "my_project1"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.5\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:43:12"
)
(vvPair
variable "unit"
value "UNIT1"
)
(vvPair
variable "user"
value "Omark"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,50000,48000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,50000,41300,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,46000,52000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,46000,51200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,48000,41200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,29300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,47000,68000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,47200,57600,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,46000,68000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,46000,57200,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,48000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "34000,46500,41000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,49000,31000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,49000,29300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,50000,31000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,50000,29900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,49000,48000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,49000,40900,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,46000,68000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 109,0
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "30000,15000,38000,25000"
)
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 112,0
va (VaSet
font "arial,8,1"
)
xt "32200,18500,37400,19500"
st "last_project"
blo "32200,19300"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 113,0
va (VaSet
font "arial,8,1"
)
xt "32200,19500,39100,20500"
st "FLOW_CHART1"
blo "32200,20300"
tm "BlkNameMgr"
)
*15 (Text
uid 114,0
va (VaSet
font "arial,8,1"
)
xt "32200,20500,34000,21500"
st "U_0"
blo "32200,21300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 116,0
text (MLText
uid 117,0
va (VaSet
font "Courier New,8,0"
)
xt "32200,28500,32200,28500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 118,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,23250,31750,24750"
iconName "FlowChart.png"
iconMaskName "FlowChart.msk"
ftype 4
)
viewiconposition 0
)
*16 (Net
uid 127,0
decl (Decl
n "inp"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 128,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,47000,8600"
st "SIGNAL inp     : std_logic_vector(31 DOWNTO 0)
"
)
)
*17 (Net
uid 137,0
decl (Decl
n "out1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 138,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,47000,13400"
st "SIGNAL out1    : std_logic_vector(31 DOWNTO 0)
"
)
)
*18 (Net
uid 147,0
decl (Decl
n "out2"
t "std_logic_vector"
b "(32 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,47000,14200"
st "SIGNAL out2    : std_logic_vector(32 DOWNTO 0)
"
)
)
*19 (Net
uid 157,0
decl (Decl
n "out3"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 158,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,47000,15000"
st "SIGNAL out3    : std_logic_vector(31 DOWNTO 0)
"
)
)
*20 (Net
uid 167,0
decl (Decl
n "out4"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 168,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,47000,15800"
st "SIGNAL out4    : std_logic_vector(31 DOWNTO 0)
"
)
)
*21 (Net
uid 177,0
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 178,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,46500,16600"
st "SIGNAL sel     : std_logic_vector(1 DOWNTO 0)
"
)
)
*22 (Net
uid 187,0
decl (Decl
n "en"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 188,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,36500,4600"
st "SIGNAL en      : std_logic
"
)
)
*23 (Net
uid 197,0
decl (Decl
n "carry"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 198,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,36500,3800"
st "SIGNAL carry   : std_logic
"
)
)
*24 (Net
uid 207,0
decl (Decl
n "en1"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 208,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,36500,5400"
st "SIGNAL en1     : std_logic
"
)
)
*25 (Net
uid 217,0
decl (Decl
n "en2"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,36500,6200"
st "SIGNAL en2     : std_logic
"
)
)
*26 (Net
uid 227,0
decl (Decl
n "equal"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 228,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,36500,7000"
st "SIGNAL equal   : std_logic
"
)
)
*27 (Net
uid 237,0
decl (Decl
n "greater"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 238,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,36500,7800"
st "SIGNAL greater : std_logic
"
)
)
*28 (Net
uid 247,0
decl (Decl
n "inp1"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
suid 13,0
)
declText (MLText
uid 248,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,46500,9400"
st "SIGNAL inp1    : std_logic_vector(5 DOWNTO 0)
"
)
)
*29 (Net
uid 257,0
decl (Decl
n "inp2"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 14
suid 14,0
)
declText (MLText
uid 258,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,46500,10200"
st "SIGNAL inp2    : std_logic_vector(5 DOWNTO 0)
"
)
)
*30 (Net
uid 267,0
decl (Decl
n "less"
t "std_logic"
o 15
suid 15,0
)
declText (MLText
uid 268,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,36500,11000"
st "SIGNAL less    : std_logic
"
)
)
*31 (Net
uid 277,0
decl (Decl
n "mul_oup"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 16
suid 16,0
)
declText (MLText
uid 278,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,47000,11800"
st "SIGNAL mul_oup : std_logic_vector(11 DOWNTO 0)
"
)
)
*32 (Net
uid 287,0
decl (Decl
n "oup"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 17
suid 17,0
)
declText (MLText
uid 288,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,46500,12600"
st "SIGNAL oup     : std_logic_vector(5 DOWNTO 0)
"
)
)
*33 (Net
uid 297,0
decl (Decl
n "sum_oup"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 18
suid 18,0
)
declText (MLText
uid 298,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,46500,17400"
st "SIGNAL sum_oup : std_logic_vector(5 DOWNTO 0)
"
)
)
*34 (Wire
uid 119,0
shape (OrthoPolyLine
uid 120,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,16000,30000,16000"
pts [
"20000,16000"
"30000,16000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "22000,15000,26400,16000"
st "inp : (31:0)"
blo "22000,15800"
tm "WireNameMgr"
)
)
on &16
)
*35 (Wire
uid 129,0
shape (OrthoPolyLine
uid 130,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,16000,48000,16000"
pts [
"38000,16000"
"48000,16000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136,0
va (VaSet
font "arial,8,0"
)
xt "40000,15000,44800,16000"
st "out1 : (31:0)"
blo "40000,15800"
tm "WireNameMgr"
)
)
on &17
)
*36 (Wire
uid 139,0
shape (OrthoPolyLine
uid 140,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,17000,48000,17000"
pts [
"38000,17000"
"48000,17000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
font "arial,8,0"
)
xt "40000,16000,44800,17000"
st "out2 : (32:0)"
blo "40000,16800"
tm "WireNameMgr"
)
)
on &18
)
*37 (Wire
uid 149,0
shape (OrthoPolyLine
uid 150,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,18000,48000,18000"
pts [
"38000,18000"
"48000,18000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
font "arial,8,0"
)
xt "40000,17000,44800,18000"
st "out3 : (31:0)"
blo "40000,17800"
tm "WireNameMgr"
)
)
on &19
)
*38 (Wire
uid 159,0
shape (OrthoPolyLine
uid 160,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,19000,48000,19000"
pts [
"38000,19000"
"48000,19000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
font "arial,8,0"
)
xt "40000,18000,44800,19000"
st "out4 : (31:0)"
blo "40000,18800"
tm "WireNameMgr"
)
)
on &20
)
*39 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,17000,30000,17000"
pts [
"20000,17000"
"30000,17000"
]
)
end &12
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
font "arial,8,0"
)
xt "22000,16000,26000,17000"
st "sel : (1:0)"
blo "22000,16800"
tm "WireNameMgr"
)
)
on &21
)
*40 (Wire
uid 179,0
shape (OrthoPolyLine
uid 180,0
va (VaSet
vasetType 3
)
xt "20000,18000,30000,18000"
pts [
"20000,18000"
"30000,18000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 186,0
va (VaSet
font "arial,8,0"
)
xt "22000,17000,23200,18000"
st "en"
blo "22000,17800"
tm "WireNameMgr"
)
)
on &22
)
*41 (Wire
uid 189,0
shape (OrthoPolyLine
uid 190,0
va (VaSet
vasetType 3
)
xt "38000,16000,48000,16000"
pts [
"38000,16000"
"48000,16000"
]
)
start &12
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
font "arial,8,0"
)
xt "40000,15000,42200,16000"
st "carry"
blo "40000,15800"
tm "WireNameMgr"
)
)
on &23
)
*42 (Wire
uid 199,0
shape (OrthoPolyLine
uid 200,0
va (VaSet
vasetType 3
)
xt "20000,18000,30000,18000"
pts [
"20000,18000"
"30000,18000"
]
)
end &12
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
font "arial,8,0"
)
xt "22000,17000,23600,18000"
st "en1"
blo "22000,17800"
tm "WireNameMgr"
)
)
on &24
)
*43 (Wire
uid 209,0
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
)
xt "20000,19000,30000,19000"
pts [
"20000,19000"
"30000,19000"
]
)
end &12
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
font "arial,8,0"
)
xt "22000,18000,23600,19000"
st "en2"
blo "22000,18800"
tm "WireNameMgr"
)
)
on &25
)
*44 (Wire
uid 219,0
shape (OrthoPolyLine
uid 220,0
va (VaSet
vasetType 3
)
xt "38000,17000,48000,17000"
pts [
"38000,17000"
"48000,17000"
]
)
start &12
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 226,0
va (VaSet
font "arial,8,0"
)
xt "40000,16000,42200,17000"
st "equal"
blo "40000,16800"
tm "WireNameMgr"
)
)
on &26
)
*45 (Wire
uid 229,0
shape (OrthoPolyLine
uid 230,0
va (VaSet
vasetType 3
)
xt "38000,18000,48000,18000"
pts [
"38000,18000"
"48000,18000"
]
)
start &12
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 236,0
va (VaSet
font "arial,8,0"
)
xt "40000,17000,42800,18000"
st "greater"
blo "40000,17800"
tm "WireNameMgr"
)
)
on &27
)
*46 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,20000,30000,20000"
pts [
"20000,20000"
"30000,20000"
]
)
end &12
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 246,0
va (VaSet
font "arial,8,0"
)
xt "22000,19000,26400,20000"
st "inp1 : (5:0)"
blo "22000,19800"
tm "WireNameMgr"
)
)
on &28
)
*47 (Wire
uid 249,0
shape (OrthoPolyLine
uid 250,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,21000,30000,21000"
pts [
"20000,21000"
"30000,21000"
]
)
end &12
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 256,0
va (VaSet
font "arial,8,0"
)
xt "22000,20000,26400,21000"
st "inp2 : (5:0)"
blo "22000,20800"
tm "WireNameMgr"
)
)
on &29
)
*48 (Wire
uid 259,0
shape (OrthoPolyLine
uid 260,0
va (VaSet
vasetType 3
)
xt "38000,19000,48000,19000"
pts [
"38000,19000"
"48000,19000"
]
)
start &12
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
font "arial,8,0"
)
xt "40000,18000,41800,19000"
st "less"
blo "40000,18800"
tm "WireNameMgr"
)
)
on &30
)
*49 (Wire
uid 269,0
shape (OrthoPolyLine
uid 270,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,20000,48000,20000"
pts [
"38000,20000"
"48000,20000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
font "arial,8,0"
)
xt "40000,19000,46300,20000"
st "mul_oup : (11:0)"
blo "40000,19800"
tm "WireNameMgr"
)
)
on &31
)
*50 (Wire
uid 279,0
shape (OrthoPolyLine
uid 280,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,21000,48000,21000"
pts [
"38000,21000"
"48000,21000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
font "arial,8,0"
)
xt "40000,20000,44200,21000"
st "oup : (5:0)"
blo "40000,20800"
tm "WireNameMgr"
)
)
on &32
)
*51 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,22000,48000,22000"
pts [
"38000,22000"
"48000,22000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 296,0
va (VaSet
font "arial,8,0"
)
xt "40000,21000,46100,22000"
st "sum_oup : (5:0)"
blo "40000,21800"
tm "WireNameMgr"
)
)
on &33
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *52 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*54 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10800,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*56 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*57 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*58 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*59 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*60 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*61 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1544,842"
viewArea "-19522,-6966,94342,55126"
cachedDiagramExtent "0,0,68000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 334,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*63 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*64 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*66 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*67 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*69 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*70 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*72 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*73 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*75 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*76 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*78 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*80 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*82 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 18,0
usingSuid 1
emptyRow *83 (LEmptyRow
)
uid 54,0
optionalChildren [
*84 (RefLabelRowHdr
)
*85 (TitleRowHdr
)
*86 (FilterRowHdr
)
*87 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*88 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*89 (GroupColHdr
tm "GroupColHdrMgr"
)
*90 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*91 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*92 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*93 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*94 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*95 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*96 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "inp"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 299,0
)
*97 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 301,0
)
*98 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out2"
t "std_logic_vector"
b "(32 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 303,0
)
*99 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out3"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 305,0
)
*100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out4"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 307,0
)
*101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 309,0
)
*102 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en"
t "std_logic"
o 7
suid 7,0
)
)
uid 311,0
)
*103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "carry"
t "std_logic"
o 8
suid 8,0
)
)
uid 313,0
)
*104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en1"
t "std_logic"
o 9
suid 9,0
)
)
uid 315,0
)
*105 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en2"
t "std_logic"
o 10
suid 10,0
)
)
uid 317,0
)
*106 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "equal"
t "std_logic"
o 11
suid 11,0
)
)
uid 319,0
)
*107 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "greater"
t "std_logic"
o 12
suid 12,0
)
)
uid 321,0
)
*108 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "inp1"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
suid 13,0
)
)
uid 323,0
)
*109 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "inp2"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 14
suid 14,0
)
)
uid 325,0
)
*110 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "less"
t "std_logic"
o 15
suid 15,0
)
)
uid 327,0
)
*111 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mul_oup"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 16
suid 16,0
)
)
uid 329,0
)
*112 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oup"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 17
suid 17,0
)
)
uid 331,0
)
*113 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sum_oup"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 18
suid 18,0
)
)
uid 333,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*114 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *115 (MRCItem
litem &83
pos 18
dimension 20
)
uid 69,0
optionalChildren [
*116 (MRCItem
litem &84
pos 0
dimension 20
uid 70,0
)
*117 (MRCItem
litem &85
pos 1
dimension 23
uid 71,0
)
*118 (MRCItem
litem &86
pos 2
hidden 1
dimension 20
uid 72,0
)
*119 (MRCItem
litem &96
pos 0
dimension 20
uid 300,0
)
*120 (MRCItem
litem &97
pos 1
dimension 20
uid 302,0
)
*121 (MRCItem
litem &98
pos 2
dimension 20
uid 304,0
)
*122 (MRCItem
litem &99
pos 3
dimension 20
uid 306,0
)
*123 (MRCItem
litem &100
pos 4
dimension 20
uid 308,0
)
*124 (MRCItem
litem &101
pos 5
dimension 20
uid 310,0
)
*125 (MRCItem
litem &102
pos 6
dimension 20
uid 312,0
)
*126 (MRCItem
litem &103
pos 7
dimension 20
uid 314,0
)
*127 (MRCItem
litem &104
pos 8
dimension 20
uid 316,0
)
*128 (MRCItem
litem &105
pos 9
dimension 20
uid 318,0
)
*129 (MRCItem
litem &106
pos 10
dimension 20
uid 320,0
)
*130 (MRCItem
litem &107
pos 11
dimension 20
uid 322,0
)
*131 (MRCItem
litem &108
pos 12
dimension 20
uid 324,0
)
*132 (MRCItem
litem &109
pos 13
dimension 20
uid 326,0
)
*133 (MRCItem
litem &110
pos 14
dimension 20
uid 328,0
)
*134 (MRCItem
litem &111
pos 15
dimension 20
uid 330,0
)
*135 (MRCItem
litem &112
pos 16
dimension 20
uid 332,0
)
*136 (MRCItem
litem &113
pos 17
dimension 20
uid 334,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*137 (MRCItem
litem &87
pos 0
dimension 20
uid 74,0
)
*138 (MRCItem
litem &89
pos 1
dimension 50
uid 75,0
)
*139 (MRCItem
litem &90
pos 2
dimension 100
uid 76,0
)
*140 (MRCItem
litem &91
pos 3
dimension 50
uid 77,0
)
*141 (MRCItem
litem &92
pos 4
dimension 100
uid 78,0
)
*142 (MRCItem
litem &93
pos 5
dimension 100
uid 79,0
)
*143 (MRCItem
litem &94
pos 6
dimension 50
uid 80,0
)
*144 (MRCItem
litem &95
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *145 (LEmptyRow
)
uid 83,0
optionalChildren [
*146 (RefLabelRowHdr
)
*147 (TitleRowHdr
)
*148 (FilterRowHdr
)
*149 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*150 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*151 (GroupColHdr
tm "GroupColHdrMgr"
)
*152 (NameColHdr
tm "GenericNameColHdrMgr"
)
*153 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*154 (InitColHdr
tm "GenericValueColHdrMgr"
)
*155 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*156 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*157 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *158 (MRCItem
litem &145
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*159 (MRCItem
litem &146
pos 0
dimension 20
uid 98,0
)
*160 (MRCItem
litem &147
pos 1
dimension 23
uid 99,0
)
*161 (MRCItem
litem &148
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*162 (MRCItem
litem &149
pos 0
dimension 20
uid 102,0
)
*163 (MRCItem
litem &151
pos 1
dimension 50
uid 103,0
)
*164 (MRCItem
litem &152
pos 2
dimension 100
uid 104,0
)
*165 (MRCItem
litem &153
pos 3
dimension 100
uid 105,0
)
*166 (MRCItem
litem &154
pos 4
dimension 50
uid 106,0
)
*167 (MRCItem
litem &155
pos 5
dimension 50
uid 107,0
)
*168 (MRCItem
litem &156
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
