<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh2a › clock-sh7264.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>clock-sh7264.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/kernel/cpu/sh2a/clock-sh7264.c</span>
<span class="cm"> *</span>
<span class="cm"> * SH7264 clock framework support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012  Phil Edworthy</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;asm/clock.h&gt;</span>

<span class="cm">/* SH7264 registers */</span>
<span class="cp">#define FRQCR		0xfffe0010</span>
<span class="cp">#define STBCR3		0xfffe0408</span>
<span class="cp">#define STBCR4		0xfffe040c</span>
<span class="cp">#define STBCR5		0xfffe0410</span>
<span class="cp">#define STBCR6		0xfffe0414</span>
<span class="cp">#define STBCR7		0xfffe0418</span>
<span class="cp">#define STBCR8		0xfffe041c</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pll1rate</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">8</span><span class="p">,</span> <span class="mi">12</span><span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pll1_div</span><span class="p">;</span>

<span class="cm">/* Fixed 32 KHz root clock for RTC */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">r_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>           <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Default rate for the root input clock, reset this with clk_set_rate()</span>
<span class="cm"> * from the platform code.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">18000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pll_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">pll1_div</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">rate</span> <span class="o">*</span> <span class="n">pll1rate</span><span class="p">[(</span><span class="n">__raw_readw</span><span class="p">(</span><span class="n">FRQCR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">pll_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">pll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">extal_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">div2</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">12</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="n">div4_div_mult_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">divisors</span> <span class="o">=</span> <span class="n">div2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_divisors</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">div2</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="n">div4_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">div_mult_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div4_div_mult_table</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV4_I</span><span class="p">,</span> <span class="n">DIV4_P</span><span class="p">,</span>
       <span class="n">DIV4_NR</span> <span class="p">};</span>

<span class="cp">#define DIV4(_reg, _bit, _mask, _flags) \</span>
<span class="cp">  SH_CLK_DIV4(&amp;pll_clk, _reg, _bit, _mask, _flags)</span>

<span class="cm">/* The mask field specifies the div2 entries that are valid */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV4_I</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCR</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span>  <span class="n">CLK_ENABLE_REG_16BIT</span>
					<span class="o">|</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_P</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">,</span> <span class="n">CLK_ENABLE_REG_16BIT</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>	<span class="n">MSTP77</span><span class="p">,</span> <span class="n">MSTP74</span><span class="p">,</span> <span class="n">MSTP72</span><span class="p">,</span>
	<span class="n">MSTP60</span><span class="p">,</span>
	<span class="n">MSTP35</span><span class="p">,</span> <span class="n">MSTP34</span><span class="p">,</span> <span class="n">MSTP33</span><span class="p">,</span> <span class="n">MSTP32</span><span class="p">,</span> <span class="n">MSTP30</span><span class="p">,</span>
	<span class="n">MSTP_NR</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">MSTP77</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">STBCR7</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIF */</span>
	<span class="p">[</span><span class="n">MSTP74</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">STBCR7</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VDC */</span>
	<span class="p">[</span><span class="n">MSTP72</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">STBCR7</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CMT */</span>
	<span class="p">[</span><span class="n">MSTP60</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">STBCR6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* USB */</span>
	<span class="p">[</span><span class="n">MSTP35</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">STBCR3</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MTU2 */</span>
	<span class="p">[</span><span class="n">MSTP34</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">STBCR3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI0 */</span>
	<span class="p">[</span><span class="n">MSTP33</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">STBCR3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI1 */</span>
	<span class="p">[</span><span class="n">MSTP32</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">STBCR3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* ADC */</span>
	<span class="p">[</span><span class="n">MSTP30</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span> <span class="n">STBCR3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* RTC */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* main clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">extal_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pll_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll_clk</span><span class="p">),</span>

	<span class="cm">/* DIV4 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;cpu_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;peripheral_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">]),</span>

	<span class="cm">/* MSTP clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sci_ick&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP77</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vdc3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP74</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;cmt_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP72</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;usb0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP60</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;mtu2_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP35</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sdhi0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP34</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sdhi1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP33</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;adc0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP32</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rtc0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP30</span><span class="p">]),</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">arch_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_mode_pin</span><span class="p">(</span><span class="n">MODE_PIN0</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_mode_pin</span><span class="p">(</span><span class="n">MODE_PIN1</span><span class="p">))</span>
			<span class="n">pll1_div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">pll1_div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">pll1_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">lookups</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lookups</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div4_register</span><span class="p">(</span><span class="n">div4_clks</span><span class="p">,</span> <span class="n">DIV4_NR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_table</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_mstp_register</span><span class="p">(</span><span class="n">mstp_clks</span><span class="p">,</span> <span class="n">MSTP_NR</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
