
Starting:    C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
Hostname:    PHOENIX136DESKY
Date:        Mon May  4 22:45:40 2020
Version:     P-2019.03M-SP1-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log FIFO_CDC_test_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srr"
Running: synthesis in foreground

Running FIFO_CDC_test_syn|synthesis

Running Flow: compile (Compile) on FIFO_CDC_test_syn|synthesis
# Mon May  4 22:45:40 2020

Running Flow: compile_flow (Compile Process) on FIFO_CDC_test_syn|synthesis
# Mon May  4 22:45:40 2020

Running: compiler (Compile Input) on FIFO_CDC_test_syn|synthesis
# Mon May  4 22:45:40 2020
Copied E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_comp.srs to E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srs

compiler completed
# Mon May  4 22:45:47 2020

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on FIFO_CDC_test_syn|synthesis
# Mon May  4 22:45:47 2020

multi_srs_gen completed
# Mon May  4 22:45:47 2020

Return Code: 0
Run Time:00h:00m:00s
Copied E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_mult.srs to E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srs
Complete: Compile Process on FIFO_CDC_test_syn|synthesis

Running: premap (Premap) on FIFO_CDC_test_syn|synthesis
# Mon May  4 22:45:47 2020

premap completed with warnings
# Mon May  4 22:45:49 2020

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on FIFO_CDC_test_syn|synthesis

Running Flow: map (Map) on FIFO_CDC_test_syn|synthesis
# Mon May  4 22:45:49 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on FIFO_CDC_test_syn|synthesis
# Mon May  4 22:45:49 2020
Copied E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_m.srm to E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srm

fpga_mapper completed with warnings
# Mon May  4 22:46:07 2020

Return Code: 1
Run Time:00h:00m:18s
Complete: Map on FIFO_CDC_test_syn|synthesis
Complete: Logic Synthesis on FIFO_CDC_test_syn|synthesis
TCL script complete: "FIFO_CDC_test_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
