$date
  Thu Nov 14 22:32:23 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_unsigned_multiplier $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 16 # result[15:0] $end
$scope module dut $end
$var reg 8 $ a[7:0] $end
$var reg 8 % b[7:0] $end
$var reg 16 & result[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00001010 !
b00000011 "
b0000000000011110 #
b00001010 $
b00000011 %
b0000000000011110 &
#10000000
b11111111 !
b00000001 "
b0000000011111111 #
b11111111 $
b00000001 %
b0000000011111111 &
#20000000
b00001111 !
b00001111 "
b0000000011100001 #
b00001111 $
b00001111 %
b0000000011100001 &
#30000000
