 
****************************************
Report : qor
Design : rca_w_regs
Version: T-2022.03-SP5
Date   : Wed May 17 14:04:50 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:        127.51
  Critical Path Slack:         -96.09
  Critical Path Clk Period:     50.00
  Total Negative Slack:       -460.11
  No. of Violating Paths:       10.00
  Worst Hold Violation:         -3.57
  Total Hold Violation:        -28.54
  No. of Hold Violations:        8.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 44
  Buf/Inv Cell Count:              10
  Buf Cell Count:                   4
  Inv Cell Count:                   6
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        31
  Sequential Cell Count:           13
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       38.491200
  Noncombinational Area:    78.848639
  Buf/Inv Area:              8.164800
  Total Buffer Area:             3.97
  Total Inverter Area:           4.20
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               117.339839
  Design Area:             117.339839


  Design Rules
  -----------------------------------
  Total Number of Nets:            54
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.23
  Mapping Optimization:                1.78
  -----------------------------------------
  Overall Compile Time:                8.49
  Overall Compile Wall Clock Time:     8.84

  --------------------------------------------------------------------

  Design  WNS: 96.09  TNS: 460.11  Number of Violating Paths: 10


  Design (Hold)  WNS: 3.57  TNS: 28.54  Number of Violating Paths: 8

  --------------------------------------------------------------------


1
