#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 12:19:12 2024
# Process ID: 47224
# Current directory: C:/Xilinx/Vivado/EE415/projectTest18works
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50300 C:\Xilinx\Vivado\EE415\projectTest18works\projectTest18works.xpr
# Log file: C:/Xilinx/Vivado/EE415/projectTest18works/vivado.log
# Journal file: C:/Xilinx/Vivado/EE415/projectTest18works\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :25769 MB
# Total Virtual     :42312 MB
# Available Virtual :17302 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/ip_repo/myVGA_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NoahG/Downloads/first/ip_repo/ledtest_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/Text Mode VGA/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1755.469 ; gain = 524.121
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_riscv_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_riscv_0_xlconcat
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <design_1> from block design file <C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.766 ; gain = 13.859
update_compile_order -fileset sources_1
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_peripheral_reset] [get_bd_cells clk_wiz_0]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Xilinx\Vivado\EE415\projectTest18works\projectTest18works.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_project_as projectTest22_USB C:/Xilinx/Vivado/EE415/projectTest22_USB -force
save_project_as: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1875.555 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/axi_quad_spi_0' is ignored
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_usb2_device:5.0 axi_usb2_device_0
endgroup
delete_bd_objs [get_bd_cells axi_usb2_device_0]
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
set_property CONFIG.FIFO_INCLUDED {1} [get_bd_cells axi_quad_spi_0]
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
set_property CONFIG.C_NUM_SS_BITS {1} [get_bd_cells axi_quad_spi_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_clk (83 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_clk (83 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axi_quad_spi_0/AXI_LITE} ddr_seg {Auto} intc_ip {/smartconnect_1} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
Slave segment '/axi_quad_spi_0/AXI_LITE/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x44A0_0000 [ 64K ]>.
Slave segment '/axi_quad_spi_0/AXI_LITE/Reg' is being assigned into address space '/microblaze_riscv_0/Instruction' at <0x44A0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 spi_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /spi_rtl_0 /axi_quad_spi_0/SPI_0
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_quad_spi_0_SPI_0] [get_bd_intf_ports spi_rtl_0]
file mkdir C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/new
close [ open C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/new/usbSPI.v w ]
add_files C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/new/usbSPI.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/vga.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/vga.v}}
export_ip_user_files -of_objects  [get_files {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/glyph_rom.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/glyph_rom.v}}
export_ip_user_files -of_objects  [get_files {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/text_ram.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/text_ram.v}}
save_bd_design
Wrote  : <C:\Xilinx\Vivado\EE415\projectTest22_USB\projectTest22_USB.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 15:10:17 2024...
