5 18 1fda1 38 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude7.2.vcd) 2 -o (exclude7.2.cdd) 2 -v (exclude7.2.v) 2 -y (lib) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude7.2.v 10 56 1 
2 1 51 51 51 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clk 1 12 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 13 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 14 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 15 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 16 7000b 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0 1
3 0 fsma "main.fsm" 0 lib/fsma.v 1 46 1 
2 2 23 23 23 110015 24 1 100c 0 0 1 1 clock
2 3 23 23 23 90015 37 27 100a 2 0 1 18 0 1 0 0 0 0
2 4 23 23 23 36003f 4 1 100c 0 0 2 1 next_state
2 5 23 23 23 290032 1 32 1004 0 0 2 1 STATE_IDLE
2 6 23 23 23 210032 5 1a 100c 4 5 2 18 0 3 3 3 0 0
2 7 23 23 23 210025 2 1 100c 0 0 1 1 reset
2 8 23 23 23 21003f 5 19 100c 6 7 2 18 0 3 3 3 0 0
2 9 23 23 23 18001c 0 1 1410 0 0 2 1 state
2 10 23 23 23 18003f 12 38 e 8 9
2 11 35 35 35 230026 3 1 300c 0 0 1 1 tail
2 12 35 35 35 230026 3 29 3008 11 0 1 18 0 1 0 0 0 0
2 13 35 35 35 1a001e 3 1 300c 0 0 1 1 valid
2 14 35 35 35 1a001e 3 29 3008 13 0 1 18 0 1 0 0 0 0
2 15 35 35 35 120015 3 1 300c 0 0 1 1 head
2 16 35 35 35 120015 3 29 3008 15 0 1 18 0 1 0 0 0 0
2 17 35 35 35 9000d 4 1 300c 0 0 2 1 state
2 18 35 35 35 9000d 4 29 3008 17 0 1 18 0 1 0 0 0 0
2 19 35 35 35 90015 6 2b 3008 16 18 1 18 0 1 0 0 0 0
2 20 35 35 35 9001e 6 2b 3008 14 19 1 18 0 1 0 0 0 0
2 21 35 35 35 90026 d 2b 300a 12 20 1 18 0 1 0 0 0 0
2 22 36 36 36 20006 6 3d 7002 0 0 1 18 0 1 0 0 0 0 u$0
2 23 0 0 0 0 6 1 100e 0 0 2 1 next_state
2 24 0 0 0 0 5 1 100e 0 0 2 1 state
1 clock 6 9 a 1 0 0 0 1 17 1 1 0 1 1 0
1 reset 7 10 a 1 0 0 0 1 17 1 1 0 0 1 0
1 head 8 11 a 1 0 0 0 1 17 1 1 0 1 1 0
1 tail 9 12 a 1 0 0 0 1 17 1 1 0 1 1 0
1 valid 10 13 a 1 0 0 0 1 17 1 1 0 1 1 0
1 state 11 20 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 12 21 107000b 1 0 1 0 2 17 0 3 0 3 3 0
1 STATE_IDLE 13 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 14 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 15 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 16 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 23 f 23 23 0
4 24 f 24 24 0
4 3 1 10 0 3
4 10 6 3 3 3
4 21 21 22 0 21
4 22 26 21 0 21
6 24 23 1  1 4 4 2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0  2 16 1 0  2 16 0 0  2 16 3 0  2 16 2 0   8  0 0 3  0 1 3  1 2 3  1 3 2  2 2 2  2 3 2  3 0 2  3 1 3
3 1 fsma.u$0 "main.fsm.u$0" 0 lib/fsma.v 36 43 1 
2 25 38 38 38 5000e 1 32 3004 0 0 2 1 STATE_IDLE
2 26 37 37 37 9000d d 1 300e 0 0 2 1 state
2 27 38 38 38 0 6 2d 300e 25 26 1 18 0 1 1 1 0 0
2 28 39 39 39 5000e 1 32 3008 0 0 2 1 STATE_HEAD
2 29 39 39 39 0 3 2d 300e 28 26 1 18 0 1 1 1 0 0
2 30 40 40 40 5000e 1 32 3008 0 0 2 1 STATE_DATA
2 31 40 40 40 0 2 2d 3006 30 26 1 18 0 1 1 0 0 0
2 32 41 41 41 5000e 1 32 3008 0 0 2 1 STATE_TAIL
2 33 41 41 41 0 2 2d 300e 32 26 1 18 0 1 1 1 0 0
2 34 41 41 41 3d0046 1 32 3004 0 0 2 1 STATE_IDLE
2 35 41 41 41 300039 1 32 3008 0 0 2 1 STATE_HEAD
2 36 41 41 41 1f0039 1 1a 3004 34 35 2 18 0 3 3 0 0 0
2 37 41 41 41 28002b 1 1 3004 0 0 1 1 head
2 38 41 41 41 200024 1 1 3004 0 0 1 1 valid
2 39 41 41 41 1f002c 1 8 203184 37 38 1 18 0 1 1 1 0 0
2 40 41 41 41 1f0046 1 19 3004 36 39 2 18 0 3 3 0 0 0
2 41 41 41 41 12001b 0 1 3410 0 0 2 1 next_state
2 42 41 41 41 120046 1 37 2016 40 41
2 43 40 40 40 3d0046 0 32 3010 0 0 2 1 STATE_DATA
2 44 40 40 40 300039 0 32 3010 0 0 2 1 STATE_TAIL
2 45 40 40 40 1f0039 0 1a 3030 43 44 2 18 0 3 0 0 0 0
2 46 40 40 40 28002b 0 1 3010 0 0 1 1 tail
2 47 40 40 40 200024 0 1 3010 0 0 1 1 valid
2 48 40 40 40 1f002c 0 8 203030 46 47 1 18 0 1 0 0 0 0
2 49 40 40 40 1f0046 0 19 3030 45 48 2 18 0 3 0 0 0 0
2 50 40 40 40 12001b 0 1 3410 0 0 2 1 next_state
2 51 40 40 40 120046 0 37 2032 49 50
2 52 39 39 39 3d0046 1 32 3008 0 0 2 1 STATE_DATA
2 53 39 39 39 300039 1 32 3008 0 0 2 1 STATE_TAIL
2 54 39 39 39 1f0039 1 1a 3008 52 53 2 18 0 3 0 3 0 0
2 55 39 39 39 28002b 1 1 3018 0 0 1 1 tail
2 56 39 39 39 200024 1 1 3018 0 0 1 1 valid
2 57 39 39 39 1f002c 1 8 203238 55 56 1 18 0 1 0 0 1 0
2 58 39 39 39 1f0046 1 19 3038 54 57 2 18 0 3 0 3 0 0
2 59 39 39 39 12001b 0 1 3410 0 0 2 1 next_state
2 60 39 39 39 120046 1 37 203a 58 59
2 61 38 38 38 3d0046 1 32 3004 0 0 2 1 STATE_IDLE
2 62 38 38 38 300039 1 32 3008 0 0 2 1 STATE_HEAD
2 63 38 38 38 1f0039 3 1a 300c 61 62 2 18 0 3 3 1 0 0
2 64 38 38 38 28002b 3 1 300c 0 0 1 1 head
2 65 38 38 38 200024 3 1 300c 0 0 1 1 valid
2 66 38 38 38 1f002c 3 8 20338c 64 65 1 18 0 1 1 1 1 0
2 67 38 38 38 1f0046 3 19 300c 63 66 2 18 0 3 3 1 0 0
2 68 38 38 38 12001b 0 1 3410 0 0 2 1 next_state
2 69 38 38 38 120046 3 37 200e 67 68
4 27 31 69 29 27
4 69 20 0 0 27
4 29 20 60 31 27
4 60 20 0 0 27
4 31 20 51 33 27
4 51 20 0 0 27
4 33 20 42 0 27
4 42 20 0 0 27
3 1 main.u$0 "main.u$0" 0 exclude7.2.v 26 49 1 
3 1 main.u$1 "main.u$1" 0 exclude7.2.v 51 54 1 
2 70 52 52 52 e0011 1 0 21004 0 0 1 16 0 0
2 71 52 52 52 8000a 0 1 1410 0 0 1 1 clk
2 72 52 52 52 80011 1 37 16 70 71
2 73 53 53 53 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 74 53 53 53 120012 1 0 1008 0 0 32 48 2 0
2 75 53 53 53 100013 49 2c 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 53 53 53 1c001e 24 1 101c 0 0 1 1 clk
2 77 53 53 53 1b001e 24 1b 102c 76 0 1 18 0 1 1 1 0 0
2 78 53 53 53 150017 0 1 1410 0 0 1 1 clk
2 79 53 53 53 15001e 24 37 3e 77 78
4 72 11 73 73 72
4 73 0 0 75 72
4 75 0 79 0 72
4 79 6 75 75 72
