
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003709                       # Number of seconds simulated
sim_ticks                                  3709151616                       # Number of ticks simulated
final_tick                               530701590228                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69238                       # Simulator instruction rate (inst/s)
host_op_rate                                    87562                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 127237                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888716                       # Number of bytes of host memory used
host_seconds                                 29151.43                       # Real time elapsed on the host
sim_insts                                  2018379583                       # Number of instructions simulated
sim_ops                                    2552564275                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       432768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       157184                       # Number of bytes read from this memory
system.physmem.bytes_read::total               600320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       135680                       # Number of bytes written to this memory
system.physmem.bytes_written::total            135680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3381                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1228                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4690                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1060                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1060                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1380370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    116675737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1414879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42377346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               161848331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1380370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1414879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2795248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36579793                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36579793                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36579793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1380370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    116675737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1414879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42377346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198428125                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8894849                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3143524                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550020                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214204                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1302379                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1237894                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334849                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9231                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3292840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17318736                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3143524                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572743                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3655580                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1126305                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        643880                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621418                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99834                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8499509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.511598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4843929     56.99%     56.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228652      2.69%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260295      3.06%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474674      5.58%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215410      2.53%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328665      3.87%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179785      2.12%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154380      1.82%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1813719     21.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8499509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353409                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.947052                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474342                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       595514                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3489032                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35528                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905092                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535129                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2101                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20616980                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4980                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905092                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664216                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         154001                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       181019                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3330359                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       264817                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19807409                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4786                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142096                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76870                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1083                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27743186                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92262780                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92262780                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10682511                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4159                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2501                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           676809                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1844286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943629                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13578                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       328425                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18608223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14982063                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29206                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6281450                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18810545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          780                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8499509                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762697                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918879                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3008396     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1785439     21.01%     56.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234729     14.53%     70.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       848104      9.98%     80.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       702750      8.27%     89.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382745      4.50%     93.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377184      4.44%     98.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86271      1.02%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73891      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8499509                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108601     77.07%     77.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         14942     10.60%     87.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17358     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492855     83.39%     83.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212306      1.42%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1493167      9.97%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       782085      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14982063                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684353                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             140904                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009405                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38633742                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24893973                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14548442                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15122967                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29704                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       718944                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          206                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238413                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905092                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58911                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9439                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18612379                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1844286                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943629                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2471                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122733                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249460                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14698741                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392918                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       283319                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145435                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081437                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            752517                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.652500                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14559983                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14548442                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9523987                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26718591                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.635603                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356455                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6330756                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216948                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7594417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617200                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.157722                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3035997     39.98%     39.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049795     26.99%     66.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841099     11.08%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420261      5.53%     83.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429288      5.65%     89.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169339      2.23%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       184441      2.43%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95156      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369041      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7594417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064713                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369041                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25837652                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38130783                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 395340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.889485                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.889485                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.124246                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.124246                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66082411                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20116171                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19073349                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8894849                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3310246                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2698255                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       218727                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1352367                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1287059                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          353336                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9622                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3405469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18079052                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3310246                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1640395                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3788768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1181236                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        554267                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1670858                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94092                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8707965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.572441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.369630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4919197     56.49%     56.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          263595      3.03%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          276537      3.18%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          433453      4.98%     67.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          206561      2.37%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          292004      3.35%     73.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          195734      2.25%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          144039      1.65%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1976845     22.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8707965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372153                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032531                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3586090                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       507599                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3625406                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30354                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        958510                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       560868                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          926                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21604631                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3631                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        958510                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3766838                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         106203                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       167294                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3472920                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       236194                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20825712                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137107                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69812                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29151465                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     97094532                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     97094532                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17784065                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11367397                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3569                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1818                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           619346                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1941880                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1000487                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10519                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       299532                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19521650                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15498053                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28057                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6733371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20795778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8707965                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779756                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.931989                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3046947     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1886986     21.67%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1215505     13.96%     70.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       821088      9.43%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       765338      8.79%     88.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       423758      4.87%     93.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       382617      4.39%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        84859      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80867      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8707965                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         117188     77.67%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17186     11.39%     89.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16502     10.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12933609     83.45%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       206090      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1748      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1534729      9.90%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       821877      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15498053                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.742363                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             150876                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009735                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39883004                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26258731                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15055235                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15648929                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21518                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       777980                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       263829                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        958510                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62618                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12838                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19525249                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48151                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1941880                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1000487                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1817                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       124150                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       255354                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15217150                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1433171                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280903                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2223964                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2162652                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            790793                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710782                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15066593                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15055235                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9886485                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28114656                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692579                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351649                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10363135                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12759383                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6765891                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       220817                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7749455                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.646488                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2988144     38.56%     38.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2185001     28.20%     66.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       869363     11.22%     77.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       435259      5.62%     83.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       400669      5.17%     88.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       181743      2.35%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       197340      2.55%     93.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       101040      1.30%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       390896      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7749455                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10363135                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12759383                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1900558                       # Number of memory references committed
system.switch_cpus1.commit.loads              1163900                       # Number of loads committed
system.switch_cpus1.commit.membars               1776                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1842364                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11494315                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       263070                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       390896                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26883651                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40010121                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 186884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10363135                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12759383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10363135                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858316                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858316                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165071                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165071                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68321046                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20875309                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19885091                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3552                       # number of misc regfile writes
system.l20.replacements                          3422                       # number of replacements
system.l20.tagsinuse                      2046.579218                       # Cycle average of tags in use
system.l20.total_refs                          129403                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5470                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.656856                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.611860                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    26.370993                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   926.380005                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1083.216361                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.005182                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.012876                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.452334                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.528914                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999306                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4100                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4104                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             970                       # number of Writeback hits
system.l20.Writeback_hits::total                  970                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           63                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   63                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4163                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4167                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4163                       # number of overall hits
system.l20.overall_hits::total                   4167                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3381                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3421                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3381                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3421                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3381                       # number of overall misses
system.l20.overall_misses::total                 3421                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4676593                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    311340204                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      316016797                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4676593                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    311340204                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       316016797                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4676593                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    311340204                       # number of overall miss cycles
system.l20.overall_miss_latency::total      316016797                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7481                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7525                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          970                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              970                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           63                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               63                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7544                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7588                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7544                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7588                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.451945                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.454618                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.448171                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.450843                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.448171                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.450843                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 116914.825000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92085.242236                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92375.561824                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 116914.825000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92085.242236                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92375.561824                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 116914.825000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92085.242236                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92375.561824                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 507                       # number of writebacks
system.l20.writebacks::total                      507                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3381                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3421                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3381                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3421                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3381                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3421                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4381828                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    286195084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    290576912                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4381828                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    286195084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    290576912                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4381828                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    286195084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    290576912                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.451945                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.454618                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.448171                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.450843                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.448171                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.450843                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109545.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84648.057971                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84939.173341                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 109545.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84648.057971                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84939.173341                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 109545.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84648.057971                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84939.173341                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1272                       # number of replacements
system.l21.tagsinuse                      2046.475083                       # Cycle average of tags in use
system.l21.total_refs                          188397                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3316                       # Sample count of references to valid blocks.
system.l21.avg_refs                         56.814536                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.346763                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.511889                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   573.112321                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1408.504110                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013841                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.017828                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.279840                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.687746                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999255                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3276                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3278                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             992                       # number of Writeback hits
system.l21.Writeback_hits::total                  992                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3332                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3334                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3332                       # number of overall hits
system.l21.overall_hits::total                   3334                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1228                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1269                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1228                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1269                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1228                       # number of overall misses
system.l21.overall_misses::total                 1269                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4878264                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    111620424                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      116498688                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4878264                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    111620424                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       116498688                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4878264                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    111620424                       # number of overall miss cycles
system.l21.overall_miss_latency::total      116498688                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4504                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4547                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          992                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              992                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4560                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4603                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4560                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4603                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.272647                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.279085                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.269298                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275690                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.269298                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275690                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 118982.048780                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90896.110749                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91803.536643                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 118982.048780                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90896.110749                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91803.536643                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 118982.048780                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90896.110749                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91803.536643                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 553                       # number of writebacks
system.l21.writebacks::total                      553                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1228                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1269                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1228                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1269                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1228                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1269                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4563867                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    102036247                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    106600114                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4563867                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    102036247                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    106600114                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4563867                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    102036247                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    106600114                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.272647                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.279085                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.269298                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275690                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.269298                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275690                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111313.829268                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83091.406352                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 84003.241923                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 111313.829268                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83091.406352                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 84003.241923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 111313.829268                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83091.406352                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 84003.241923                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               513.434569                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630079                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1941143.563953                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.434569                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066402                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.822812                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621352                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621352                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621352                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621352                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621352                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621352                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           66                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           66                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           66                       # number of overall misses
system.cpu0.icache.overall_misses::total           66                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8035511                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8035511                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8035511                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8035511                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8035511                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8035511                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621418                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621418                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621418                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621418                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621418                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621418                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121750.166667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121750.166667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121750.166667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121750.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121750.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121750.166667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4924537                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4924537                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4924537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4924537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4924537                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4924537                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111921.295455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 111921.295455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 111921.295455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 111921.295455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 111921.295455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 111921.295455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7544                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580249                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7800                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21100.031923                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.549725                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.450275                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888866                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111134                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085472                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085472                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701543                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701543                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2405                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2405                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787015                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787015                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787015                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787015                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14935                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14935                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          236                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          236                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15171                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15171                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15171                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15171                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    822672506                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    822672506                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9231384                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9231384                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    831903890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    831903890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    831903890                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    831903890                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100407                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100407                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802186                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802186                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802186                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802186                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013572                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013572                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000336                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000336                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008418                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008418                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008418                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008418                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 55083.529026                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55083.529026                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39116.033898                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39116.033898                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54835.138752                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54835.138752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54835.138752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54835.138752                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          970                       # number of writebacks
system.cpu0.dcache.writebacks::total              970                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7454                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7454                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          173                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          173                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7627                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7627                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7627                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7627                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7481                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7481                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7544                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7544                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    349464390                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    349464390                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1589790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1589790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    351054180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    351054180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    351054180                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    351054180                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006798                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006798                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004186                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004186                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004186                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004186                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46713.593103                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46713.593103                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25234.761905                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25234.761905                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 46534.223224                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46534.223224                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 46534.223224                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46534.223224                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.286511                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999696059                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1979596.156436                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.286511                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064562                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804946                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1670801                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1670801                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1670801                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1670801                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1670801                       # number of overall hits
system.cpu1.icache.overall_hits::total        1670801                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6788465                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6788465                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6788465                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6788465                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6788465                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6788465                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1670858                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1670858                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1670858                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1670858                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1670858                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1670858                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 119095.877193                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 119095.877193                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 119095.877193                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 119095.877193                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 119095.877193                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 119095.877193                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4999197                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4999197                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4999197                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4999197                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4999197                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4999197                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116260.395349                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 116260.395349                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 116260.395349                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 116260.395349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 116260.395349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 116260.395349                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4560                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153104301                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4816                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31790.760174                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.307846                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.692154                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.876203                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.123797                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1122449                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1122449                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       732898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        732898                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1777                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1777                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1776                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1776                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1855347                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1855347                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1855347                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1855347                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11259                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          180                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          180                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11439                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11439                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11439                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11439                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    552263910                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    552263910                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5834483                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5834483                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    558098393                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    558098393                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    558098393                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    558098393                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1133708                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1133708                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       733078                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       733078                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1776                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1776                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1866786                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1866786                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1866786                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1866786                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009931                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009931                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000246                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006128                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006128                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006128                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006128                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49050.884626                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49050.884626                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32413.794444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32413.794444                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 48789.089343                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48789.089343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 48789.089343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48789.089343                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          992                       # number of writebacks
system.cpu1.dcache.writebacks::total              992                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6755                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6755                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6879                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6879                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6879                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6879                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4504                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4504                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4560                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4560                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4560                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4560                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    139228875                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    139228875                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1261933                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1261933                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    140490808                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    140490808                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    140490808                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    140490808                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002443                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002443                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002443                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002443                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30912.272425                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30912.272425                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22534.517857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22534.517857                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30809.387719                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30809.387719                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30809.387719                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30809.387719                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
