<html><body><samp><pre>
<!@TC:1548437773>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/elicahill/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: goeders-ssh2

# Fri Jan 25 10:36:13 2019

#Implementation: test_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1548437774> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1548437774> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :goeders-ssh2
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/new/top.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/encoder.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc010.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc001.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc100.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/ACS.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc011.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc101.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc111.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc110.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/viterbi_tx_rx.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/tbu.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc000.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/round.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/table.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/table.v:59:7:59:8:@N:CG364:@XP_MSG">table.v(59)</a><!@TM:1548437774> | Synthesizing module S in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/table.v:32:7:32:9:@N:CG364:@XP_MSG">table.v(32)</a><!@TM:1548437774> | Synthesizing module S4 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:59:7:59:21:@N:CG364:@XP_MSG">aes128.v(59)</a><!@TM:1548437774> | Synthesizing module expand_key_128 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/table.v:326:7:326:9:@N:CG364:@XP_MSG">table.v(326)</a><!@TM:1548437774> | Synthesizing module xS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/table.v:45:7:45:8:@N:CG364:@XP_MSG">table.v(45)</a><!@TM:1548437774> | Synthesizing module T in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/table.v:17:7:17:19:@N:CG364:@XP_MSG">table.v(17)</a><!@TM:1548437774> | Synthesizing module table_lookup in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/round.v:18:7:18:16:@N:CG364:@XP_MSG">round.v(18)</a><!@TM:1548437774> | Synthesizing module one_round in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/round.v:50:7:50:18:@N:CG364:@XP_MSG">round.v(50)</a><!@TM:1548437774> | Synthesizing module final_round in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:17:7:17:13:@N:CG364:@XP_MSG">aes128.v(17)</a><!@TM:1548437774> | Synthesizing module aes128 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/encoder.v:1:7:1:14:@N:CG364:@XP_MSG">encoder.v(1)</a><!@TM:1548437774> | Synthesizing module encoder in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc000.v:1:7:1:13:@N:CG364:@XP_MSG">bmc000.v(1)</a><!@TM:1548437774> | Synthesizing module bmc000 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc001.v:1:7:1:13:@N:CG364:@XP_MSG">bmc001.v(1)</a><!@TM:1548437774> | Synthesizing module bmc001 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc010.v:1:7:1:13:@N:CG364:@XP_MSG">bmc010.v(1)</a><!@TM:1548437774> | Synthesizing module bmc010 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc011.v:1:7:1:13:@N:CG364:@XP_MSG">bmc011.v(1)</a><!@TM:1548437774> | Synthesizing module bmc011 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc100.v:1:7:1:13:@N:CG364:@XP_MSG">bmc100.v(1)</a><!@TM:1548437774> | Synthesizing module bmc100 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc101.v:1:7:1:13:@N:CG364:@XP_MSG">bmc101.v(1)</a><!@TM:1548437774> | Synthesizing module bmc101 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc110.v:1:7:1:13:@N:CG364:@XP_MSG">bmc110.v(1)</a><!@TM:1548437774> | Synthesizing module bmc110 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/bmc111.v:1:7:1:13:@N:CG364:@XP_MSG">bmc111.v(1)</a><!@TM:1548437774> | Synthesizing module bmc111 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/ACS.v:1:7:1:10:@N:CG364:@XP_MSG">ACS.v(1)</a><!@TM:1548437774> | Synthesizing module ACS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:1:7:1:10:@N:CG364:@XP_MSG">mem_8x1024.v(1)</a><!@TM:1548437774> | Synthesizing module mem in library work.

@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:CL134:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437774> | Found RAM mem, depth=1024, width=8
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/tbu.v:1:7:1:10:@N:CG364:@XP_MSG">tbu.v(1)</a><!@TM:1548437774> | Synthesizing module tbu in library work.

<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/tbu.v:53:6:53:10:@W:CL118:@XP_MSG">tbu.v(53)</a><!@TM:1548437774> | Latch generated from always block for signal d_o_reg; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:1:7:1:15:@N:CG364:@XP_MSG">mem_1x1024.v(1)</a><!@TM:1548437774> | Synthesizing module mem_disp in library work.

@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:CL134:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437774> | Found RAM mem, depth=1024, width=1
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:1:7:1:14:@N:CG364:@XP_MSG">decoder.v(1)</a><!@TM:1548437774> | Synthesizing module decoder in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:382:30:382:42:@N:CG179:@XP_MSG">decoder.v(382)</a><!@TM:1548437774> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:394:30:394:42:@N:CG179:@XP_MSG">decoder.v(394)</a><!@TM:1548437774> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/viterbi_tx_rx.v:1:7:1:20:@N:CG364:@XP_MSG">viterbi_tx_rx.v(1)</a><!@TM:1548437774> | Synthesizing module viterbi_tx_rx in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/new/top.v:23:7:23:10:@N:CG364:@XP_MSG">top.v(23)</a><!@TM:1548437774> | Synthesizing module top in library work.

<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:262:3:262:9:@W:CL177:@XP_MSG">decoder.v(262)</a><!@TM:1548437774> | Sharing sequential element d_in_mem_B. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:262:3:262:9:@W:CL177:@XP_MSG">decoder.v(262)</a><!@TM:1548437774> | Sharing sequential element d_in_mem_C. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:262:3:262:9:@W:CL177:@XP_MSG">decoder.v(262)</a><!@TM:1548437774> | Sharing sequential element d_in_mem_D. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:500:3:500:9:@W:CL177:@XP_MSG">decoder.v(500)</a><!@TM:1548437774> | Sharing sequential element mem_bank_buf_buf_buf. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/tbu.v:32:3:32:9:@W:CL177:@XP_MSG">tbu.v(32)</a><!@TM:1548437774> | Sharing sequential element wr_en. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/tbu.v:38:3:38:9:@N:CL201:@XP_MSG">tbu.v(38)</a><!@TM:1548437774> | Trying to extract state machine for register pstate.
Extracted state machine for register pstate
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/encoder.v:138:3:138:9:@N:CL201:@XP_MSG">encoder.v(138)</a><!@TM:1548437774> | Trying to extract state machine for register cstate.
Extracted state machine for register cstate
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 25 10:36:13 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1548437774> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/new/top.v:23:7:23:10:@N:NF107:@XP_MSG">top.v(23)</a><!@TM:1548437774> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/new/top.v:23:7:23:10:@N:NF107:@XP_MSG">top.v(23)</a><!@TM:1548437774> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 25 10:36:14 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 25 10:36:14 2019

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1548437775> | Running in 64-bit mode 
File /home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/build/test_Implmnt/synwork/test_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/new/top.v:23:7:23:10:@N:NF107:@XP_MSG">top.v(23)</a><!@TM:1548437775> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/new/top.v:23:7:23:10:@N:NF107:@XP_MSG">top.v(23)</a><!@TM:1548437775> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 25 10:36:15 2019

###########################################################]
Pre-mapping Report

# Fri Jan 25 10:36:15 2019

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1548437777> | No constraint file specified. 
Linked File: <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/build/test_Implmnt/test_scck.rpt:@XP_FILE">test_scck.rpt</a>
Printing clock  summary report in "/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/build/test_Implmnt/test_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1548437777> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1548437777> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:88:4:88:10:@N:BN362:@XP_MSG">aes128.v(88)</a><!@TM:1548437777> | Removing sequential instance out_1[127:0] (in view: work.expand_key_128_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 188MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                        Requested     Requested     Clock                        Clock                     Clock
Clock                                        Frequency     Period        Type                         Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------
decoder_0|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_0|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_1|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_1|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_2|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_2|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_3|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_3|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_4|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_4|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_5|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_5|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_6|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_6|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_7|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_7|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_8|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_8|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_9|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_9|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_10|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_10|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_11|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_11|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_12|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_12|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_13|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_13|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_14|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_14|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_15|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_15|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
top|clk_o                                    4.2 MHz       240.072       inferred                     Autoconstr_clkgroup_0     12160
=====================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/table.v:64:4:64:10:@W:MT529:@XP_MSG">table.v(64)</a><!@TM:1548437777> | Found inferred clock top|clk_o which controls 12160 sequential elements including aes128_0.a1.S4_0.S_0.out[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1548437777> | Writing default property annotation file /home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/build/test_Implmnt/test.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 188MB)

Encoding state machine cstate[7:0] (in view: work.encoder_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_5(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_5(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_5(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_6(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_6(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_6(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_7(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_7(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_7(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_9(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_9(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_9(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_10(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_10(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_10(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_11(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_11(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_11(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_12(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_12(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_12(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_13(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_13(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_13(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_14(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_14(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_14(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine cstate[7:0] (in view: work.encoder_15(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_1_15(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_15(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 202MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 111MB peak: 202MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Jan 25 10:36:17 2019

###########################################################]
Map & Optimize Report

# Fri Jan 25 10:36:18 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1548437829> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1548437829> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1548437829> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 176MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:26:4:26:10:@W:BN132:@XP_MSG">aes128.v(26)</a><!@TM:1548437829> | Removing instance aes128_0.k0[16] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:26:4:26:10:@W:BN132:@XP_MSG">aes128.v(26)</a><!@TM:1548437829> | Removing instance aes128_0.k0[32] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:26:4:26:10:@W:BN132:@XP_MSG">aes128.v(26)</a><!@TM:1548437829> | Removing instance aes128_0.k0[48] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:26:4:26:10:@W:BN132:@XP_MSG">aes128.v(26)</a><!@TM:1548437829> | Removing instance aes128_0.k0[64] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:26:4:26:10:@W:BN132:@XP_MSG">aes128.v(26)</a><!@TM:1548437829> | Removing instance aes128_0.k0[80] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:26:4:26:10:@W:BN132:@XP_MSG">aes128.v(26)</a><!@TM:1548437829> | Removing instance aes128_0.k0[96] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:26:4:26:10:@W:BN132:@XP_MSG">aes128.v(26)</a><!@TM:1548437829> | Removing instance aes128_0.k0[112] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:26:4:26:10:@W:BN132:@XP_MSG">aes128.v(26)</a><!@TM:1548437829> | Removing instance aes128_0.s0[64] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:26:4:26:10:@W:BN132:@XP_MSG">aes128.v(26)</a><!@TM:1548437829> | Removing instance aes128_0.s0[80] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v:26:4:26:10:@W:BN132:@XP_MSG">aes128.v(26)</a><!@TM:1548437829> | Removing instance aes128_0.s0[96] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine cstate[7:0] (in view: work.encoder(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_0(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_0(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
Encoding state machine pstate[7:0] (in view: work.tbu_1_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_1(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_1(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
Encoding state machine pstate[7:0] (in view: work.tbu_1_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_2(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_2(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
Encoding state machine pstate[7:0] (in view: work.tbu_1_2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_3(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_3(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_4(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_4(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_4(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_4(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_5(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_5(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_5(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_5(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_5(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_5(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_6(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_6(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_6(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_6(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_6(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_6(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_7(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_7(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_7(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_7(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_7(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_7(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_8(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_8(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_8(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_8(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_9(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_9(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_9(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_9(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_9(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_9(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_10(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_10(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_10(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_10(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_10(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_10(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_11(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_11(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_11(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_11(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_11(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_11(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_12(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_12(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_12(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_12(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_12(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_12(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_13(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_13(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_13(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_13(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_13(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_13(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_14(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_14(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_14(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_14(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_14(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_14(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:240:3:240:9:@N:MO231:@XP_MSG">decoder.v(240)</a><!@TM:1548437829> | Found counter in view:work.decoder_15(verilog) instance rd_mem_counter[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v:230:3:230:9:@N:MO231:@XP_MSG">decoder.v(230)</a><!@TM:1548437829> | Found counter in view:work.decoder_15(verilog) instance wr_mem_counter[9:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX107:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@W:FX975:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. </font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX107:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX975:@XP_HELP">FX975</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@W:FX975:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. </font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_1.mem (in view: work.decoder_15(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v:19:3:19:9:@N:MF135:@XP_MSG">mem_1x1024.v(19)</a><!@TM:1548437829> | RAM disp_mem_0.mem (in view: work.decoder_15(verilog)) is 1024 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_C.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_B.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v:20:3:20:9:@N:MF135:@XP_MSG">mem_8x1024.v(20)</a><!@TM:1548437829> | RAM trelis_mem_A.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_15(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_15(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1548437829> | RAM disp_mem_1.mem required 80 registers during mapping  
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1548437829> | RAM trelis_mem_D.mem[7:0] required 450680 registers during mapping  
<a name=error8></a><font color=red>@E:<a href="@E:MF274:@XP_HELP">MF274</a> : <a href="/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/new/top.v:23:7:23:10:@E:MF274:@XP_MSG">top.v(23)</a><!@TM:1548437829> | The number of registers used to synthesize RAMs in 'view:work.top(verilog)' (450760) is larger than the total number of registers available on the chip ice40hx8kct256 (7680).</font>
Process took 0h:00m:50s realtime, 0h:00m:50s cputime
# Fri Jan 25 10:37:08 2019

###########################################################]

</pre></samp></body></html>
