
obj/bios.elf:     file format elf32-littlearm


Disassembly of section .text:

70010000 <_reset_vector>:
70010000:	e51ff004 	ldr	pc, [pc, #-4]	@ 70010004 <_reset_vector+0x4>
70010004:	00000040 	andeq	r0, r0, r0, asr #32

70010008 <handler_UND>:
70010008:	eafffffe 	b	70010008 <handler_UND>

7001000c <handler_SWI>:
7001000c:	eafffffe 	b	7001000c <handler_SWI>

70010010 <handler_prefetch_abort>:
70010010:	eafffffe 	b	70010010 <handler_prefetch_abort>

70010014 <handler_data_abort>:
70010014:	eafffffe 	b	70010014 <handler_data_abort>

70010018 <handler_reserved>:
70010018:	eafffffe 	b	70010018 <handler_reserved>

7001001c <handler_IRQ>:
7001001c:	e24ee004 	sub	lr, lr, #4
70010020:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
70010024:	e1a0700d 	mov	r7, sp
70010028:	e14f8000 	mrs	r8, SPSR
7001002c:	e92d0180 	push	{r7, r8}
70010030:	e1a0000d 	mov	r0, sp
70010034:	eb000048 	bl	7001015c <kernel_handler_irq>
70010038:	e8bd0180 	pop	{r7, r8}
7001003c:	e14f8000 	mrs	r8, SPSR
70010040:	e1a0d007 	mov	sp, r7
70010044:	e8fd9fff 	ldm	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}^

70010048 <handler_FIQ>:
70010048:	eafffffe 	b	70010048 <handler_FIQ>

7001004c <board_init>:
7001004c:	e92d4800 	push	{fp, lr}
70010050:	e28db004 	add	fp, sp, #4
70010054:	eb000002 	bl	70010064 <__gic_init>
70010058:	eb000020 	bl	700100e0 <__timer_init>
7001005c:	e320f000 	nop	{0}
70010060:	e8bd8800 	pop	{fp, pc}

Disassembly of section .kernel_text:

70010064 <__gic_init>:
70010064:	e52db004 	push	{fp}		@ (str fp, [sp, #-4]!)
70010068:	e28db000 	add	fp, sp, #0
7001006c:	e24dd00c 	sub	sp, sp, #12
70010070:	e3a0341e 	mov	r3, #503316480	@ 0x1e000000
70010074:	e50b3008 	str	r3, [fp, #-8]
70010078:	e3a03a01 	mov	r3, #4096	@ 0x1000
7001007c:	e3413e00 	movt	r3, #7680	@ 0x1e00
70010080:	e50b300c 	str	r3, [fp, #-12]
70010084:	e51b3008 	ldr	r3, [fp, #-8]
70010088:	e3a020f0 	mov	r2, #240	@ 0xf0
7001008c:	e5832004 	str	r2, [r3, #4]
70010090:	e51b300c 	ldr	r3, [fp, #-12]
70010094:	e5933104 	ldr	r3, [r3, #260]	@ 0x104
70010098:	e3832010 	orr	r2, r3, #16
7001009c:	e51b300c 	ldr	r3, [fp, #-12]
700100a0:	e5832104 	str	r2, [r3, #260]	@ 0x104
700100a4:	e51b300c 	ldr	r3, [fp, #-12]
700100a8:	e5933104 	ldr	r3, [r3, #260]	@ 0x104
700100ac:	e3832a01 	orr	r2, r3, #4096	@ 0x1000
700100b0:	e51b300c 	ldr	r3, [fp, #-12]
700100b4:	e5832104 	str	r2, [r3, #260]	@ 0x104
700100b8:	e51b3008 	ldr	r3, [fp, #-8]
700100bc:	e3a02001 	mov	r2, #1
700100c0:	e5832000 	str	r2, [r3]
700100c4:	e51b300c 	ldr	r3, [fp, #-12]
700100c8:	e3a02001 	mov	r2, #1
700100cc:	e5832000 	str	r2, [r3]
700100d0:	e320f000 	nop	{0}
700100d4:	e28bd000 	add	sp, fp, #0
700100d8:	e49db004 	pop	{fp}		@ (ldr fp, [sp], #4)
700100dc:	e12fff1e 	bx	lr

700100e0 <__timer_init>:
700100e0:	e52db004 	push	{fp}		@ (str fp, [sp, #-4]!)
700100e4:	e28db000 	add	fp, sp, #0
700100e8:	e24dd00c 	sub	sp, sp, #12
700100ec:	e3a03a01 	mov	r3, #4096	@ 0x1000
700100f0:	e3413001 	movt	r3, #4097	@ 0x1001
700100f4:	e50b3008 	str	r3, [fp, #-8]
700100f8:	e51b3008 	ldr	r3, [fp, #-8]
700100fc:	e3a02801 	mov	r2, #65536	@ 0x10000
70010100:	e5832000 	str	r2, [r3]
70010104:	e51b3008 	ldr	r3, [fp, #-8]
70010108:	e3a02002 	mov	r2, #2
7001010c:	e5832008 	str	r2, [r3, #8]
70010110:	e51b3008 	ldr	r3, [fp, #-8]
70010114:	e5933008 	ldr	r3, [r3, #8]
70010118:	e3832040 	orr	r2, r3, #64	@ 0x40
7001011c:	e51b3008 	ldr	r3, [fp, #-8]
70010120:	e5832008 	str	r2, [r3, #8]
70010124:	e51b3008 	ldr	r3, [fp, #-8]
70010128:	e5933008 	ldr	r3, [r3, #8]
7001012c:	e3832020 	orr	r2, r3, #32
70010130:	e51b3008 	ldr	r3, [fp, #-8]
70010134:	e5832008 	str	r2, [r3, #8]
70010138:	e51b3008 	ldr	r3, [fp, #-8]
7001013c:	e5933008 	ldr	r3, [r3, #8]
70010140:	e3832080 	orr	r2, r3, #128	@ 0x80
70010144:	e51b3008 	ldr	r3, [fp, #-8]
70010148:	e5832008 	str	r2, [r3, #8]
7001014c:	e320f000 	nop	{0}
70010150:	e28bd000 	add	sp, fp, #0
70010154:	e49db004 	pop	{fp}		@ (ldr fp, [sp], #4)
70010158:	e12fff1e 	bx	lr

Disassembly of section .handler:

7001015c <kernel_handler_irq>:
7001015c:	e52db004 	push	{fp}		@ (str fp, [sp, #-4]!)
70010160:	e28db000 	add	fp, sp, #0
70010164:	e24dd014 	sub	sp, sp, #20
70010168:	e50b0010 	str	r0, [fp, #-16]
7001016c:	e3a0341e 	mov	r3, #503316480	@ 0x1e000000
70010170:	e593300c 	ldr	r3, [r3, #12]
70010174:	e7e83053 	ubfx	r3, r3, #0, #9
70010178:	e50b3008 	str	r3, [fp, #-8]
7001017c:	e51b3008 	ldr	r3, [fp, #-8]
70010180:	e3530024 	cmp	r3, #36	@ 0x24
70010184:	1a00000a 	bne	700101b4 <kernel_handler_irq+0x58>
70010188:	e3a03a01 	mov	r3, #4096	@ 0x1000
7001018c:	e3413001 	movt	r3, #4097	@ 0x1001
70010190:	e5933010 	ldr	r3, [r3, #16]
70010194:	e2033001 	and	r3, r3, #1
70010198:	e3530000 	cmp	r3, #0
7001019c:	0a000006 	beq	700101bc <kernel_handler_irq+0x60>
700101a0:	e3a03a01 	mov	r3, #4096	@ 0x1000
700101a4:	e3413001 	movt	r3, #4097	@ 0x1001
700101a8:	e3a02007 	mov	r2, #7
700101ac:	e583200c 	str	r2, [r3, #12]
700101b0:	ea000001 	b	700101bc <kernel_handler_irq+0x60>
700101b4:	e320f000 	nop	{0}
700101b8:	ea000000 	b	700101c0 <kernel_handler_irq+0x64>
700101bc:	e320f000 	nop	{0}
700101c0:	e3a0341e 	mov	r3, #503316480	@ 0x1e000000
700101c4:	e5932010 	ldr	r2, [r3, #16]
700101c8:	e3a0141e 	mov	r1, #503316480	@ 0x1e000000
700101cc:	e51b3008 	ldr	r3, [fp, #-8]
700101d0:	e1823003 	orr	r3, r2, r3
700101d4:	e5813010 	str	r3, [r1, #16]
700101d8:	e320f000 	nop	{0}
700101dc:	e28bd000 	add	sp, fp, #0
700101e0:	e49db004 	pop	{fp}		@ (ldr fp, [sp], #4)
700101e4:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000089 	andeq	r0, r0, r9, lsl #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00006803 	andeq	r6, r0, r3, lsl #16
  10:	00160c00 	andseq	r0, r6, r0, lsl #24
  14:	00270000 	eoreq	r0, r7, r0
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000103 	andeq	r0, r0, r3, lsl #2
  34:	da060101 	ble	180440 <_STACK_SIZE+0x180340>
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	011e0502 	tsteq	lr, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00011505 	andeq	r1, r1, r5, lsl #10
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000110 	andeq	r0, r0, r0, lsl r1
  50:	d8080101 	stmdale	r8, {r0, r8}
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00e60702 	rsceq	r0, r6, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	0000fe07 	andeq	pc, r0, r7, lsl #28
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000f9 	strdeq	r0, [r0], -r9
  6c:	00012802 	andeq	r2, r1, r2, lsl #16
  70:	02260200 	eoreq	r0, r6, #0, 4
  74:	0000000b 	andeq	r0, r0, fp
  78:	00054103 	andeq	r4, r5, r3, lsl #2
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	004c2805 	subeq	r2, ip, r5, lsl #16
  84:	00187001 	andseq	r7, r8, r1
  88:	9c010000 	stcls	0, cr0, [r1], {-0}
  8c:	0002ed00 	andeq	lr, r2, r0, lsl #26
  90:	01000500 	tsteq	r0, r0, lsl #10
  94:	00005704 	andeq	r5, r0, r4, lsl #14
  98:	00680d00 	rsbeq	r0, r8, r0, lsl #26
  9c:	5d0c0000 	stcpl	0, cr0, [ip, #-0]
  a0:	27000001 	strcs	r0, [r0, -r1]
  a4:	1f000000 	svcne	0x00000000
  a8:	00000000 	andeq	r0, r0, r0
  ac:	66000000 	strvs	r0, [r0], -r0
  b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  b4:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  b8:	04020074 	streq	r0, [r2], #-116	@ 0xffffff8c
  bc:	00010307 	andeq	r0, r1, r7, lsl #6
  c0:	06010200 	streq	r0, [r1], -r0, lsl #4
  c4:	000000da 	ldrdeq	r0, [r0], -sl
  c8:	1e050202 	cdpne	2, 0, cr0, cr5, cr2, {0}
  cc:	02000001 	andeq	r0, r0, #1
  d0:	01150504 	tsteq	r5, r4, lsl #10
  d4:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  d8:	00011005 	andeq	r1, r1, r5
  dc:	01a90600 			@ <UNDEFINED> instruction: 0x01a90600
  e0:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
  e4:	00005c18 	andeq	r5, r0, r8, lsl ip
  e8:	08010200 	stmdaeq	r1, {r9}
  ec:	000000d8 	ldrdeq	r0, [r0], -r8
  f0:	e6070202 	str	r0, [r7], -r2, lsl #4
  f4:	06000000 	streq	r0, [r0], -r0
  f8:	000001db 	ldrdeq	r0, [r0], -fp
  fc:	76193402 	ldrvc	r3, [r9], -r2, lsl #8
 100:	02000000 	andeq	r0, r0, #0
 104:	00fe0704 	rscseq	r0, lr, r4, lsl #14
 108:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
 10c:	0000f907 	andeq	pc, r0, r7, lsl #18
 110:	031c0f00 	tsteq	ip, #0, 30
 114:	00de121c 	sbcseq	r1, lr, ip, lsl r2
 118:	9a050000 	bls	140120 <_STACK_SIZE+0x140020>
 11c:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
 120:	00006a15 	andeq	r6, r0, r5, lsl sl
 124:	50070000 	andpl	r0, r7, r0
 128:	1f00524d 	svcne	0x0000524d
 12c:	0000006a 	andeq	r0, r0, sl, rrx
 130:	50420704 	subpl	r0, r2, r4, lsl #14
 134:	6a200052 	bvs	800284 <_STACK_SIZE+0x800184>
 138:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 13c:	52414907 	subpl	r4, r1, #114688	@ 0x1c000
 140:	006a2100 	rsbeq	r2, sl, r0, lsl #2
 144:	050c0000 	streq	r0, [ip, #-0]
 148:	000001b1 			@ <UNDEFINED> instruction: 0x000001b1
 14c:	006a1522 	rsbeq	r1, sl, r2, lsr #10
 150:	07100000 	ldreq	r0, [r0, -r0]
 154:	00525052 	subseq	r5, r2, r2, asr r0
 158:	00006a23 	andeq	r6, r0, r3, lsr #20
 15c:	6d051400 	cfstrsvs	mvf1, [r5, #-0]
 160:	24000001 	strcs	r0, [r0], #-1
 164:	00006a15 	andeq	r6, r0, r5, lsl sl
 168:	08001800 	stmdaeq	r0, {fp, ip}
 16c:	00000084 	andeq	r0, r0, r4, lsl #1
 170:	00014f06 	andeq	r4, r1, r6, lsl #30
 174:	07250300 	streq	r0, [r5, -r0, lsl #6]!
 178:	000000de 	ldrdeq	r0, [r0], -lr
 17c:	03100010 	tsteq	r0, #16
 180:	02081227 	andeq	r1, r8, #1879048194	@ 0x70000002
 184:	9a050000 	bls	14018c <_STACK_SIZE+0x14008c>
 188:	29000001 	stmdbcs	r0, {r0}
 18c:	00006a12 	andeq	r6, r0, r2, lsl sl
 190:	49050000 	stmdbmi	r5, {}	@ <UNPREDICTABLE>
 194:	2a000001 	bcs	1a0 <_STACK_SIZE+0xa0>
 198:	00006a12 	andeq	r6, r0, r2, lsl sl
 19c:	e4050400 	str	r0, [r5], #-1024	@ 0xfffffc00
 1a0:	2b000001 	blcs	1ac <_STACK_SIZE+0xac>
 1a4:	00020d09 	andeq	r0, r2, r9, lsl #26
 1a8:	86010800 	strhi	r0, [r1], -r0, lsl #16
 1ac:	2c000001 	stccs	0, cr0, [r0], {1}
 1b0:	00021d12 	andeq	r1, r2, r2, lsl sp
 1b4:	01010000 	mrseq	r0, (UNDEF: 1)
 1b8:	000001ee 	andeq	r0, r0, lr, ror #3
 1bc:	022d092d 	eoreq	r0, sp, #737280	@ 0xb4000
 1c0:	010c0000 	mrseq	r0, (UNDEF: 12)
 1c4:	00019001 	andeq	r9, r1, r1
 1c8:	1d122e00 	ldcne	14, cr2, [r2, #-0]
 1cc:	80000002 	andhi	r0, r0, r2
 1d0:	01f80101 	mvnseq	r0, r1, lsl #2
 1d4:	092f0000 	stmdbeq	pc!, {}	@ <UNPREDICTABLE>
 1d8:	0000022d 	andeq	r0, r0, sp, lsr #4
 1dc:	c401018c 	strgt	r0, [r1], #-396	@ 0xfffffe74
 1e0:	30000001 	andcc	r0, r0, r1
 1e4:	00021d12 	andeq	r1, r2, r2, lsl sp
 1e8:	01020000 	mrseq	r0, (UNDEF: 2)
 1ec:	00000202 	andeq	r0, r0, r2, lsl #4
 1f0:	022d0931 	eoreq	r0, sp, #802816	@ 0xc4000
 1f4:	020c0000 	andeq	r0, ip, #0
 1f8:	0001bc01 	andeq	fp, r1, r1, lsl #24
 1fc:	1d123200 	lfmne	f3, 4, [r2, #-0]
 200:	80000002 	andhi	r0, r0, r2
 204:	020c0102 	andeq	r0, ip, #-2147483648	@ 0x80000000
 208:	09330000 	ldmdbeq	r3!, {}	@ <UNPREDICTABLE>
 20c:	0000022d 	andeq	r0, r0, sp, lsr #4
 210:	9f01028c 	svcls	0x0001028c
 214:	34000001 	strcc	r0, [r0], #-1
 218:	00021d12 	andeq	r1, r2, r2, lsl sp
 21c:	01030000 	mrseq	r0, (UNDEF: 3)
 220:	00000216 	andeq	r0, r0, r6, lsl r2
 224:	023d0935 	eorseq	r0, sp, #868352	@ 0xd4000
 228:	030c0000 	movweq	r0, #49152	@ 0xc000
 22c:	00017301 	andeq	r7, r1, r1, lsl #6
 230:	4d123600 	ldcmi	6, cr3, [r2, #-0]
 234:	00000002 	andeq	r0, r0, r2
 238:	02200104 	eoreq	r0, r0, #4, 2
 23c:	09370000 	ldmdbeq	r7!, {}	@ <UNPREDICTABLE>
 240:	0000025d 	andeq	r0, r0, sp, asr r2
 244:	cc010460 	cfstrsgt	mvf0, [r1], {96}	@ 0x60
 248:	38000001 	stmdacc	r0, {r0}
 24c:	00024d12 	andeq	r4, r2, r2, lsl sp
 250:	01080000 	mrseq	r0, (UNDEF: 8)
 254:	0000022a 	andeq	r0, r0, sl, lsr #4
 258:	025d0939 	subseq	r0, sp, #933888	@ 0xe4000
 25c:	08600000 	stmdaeq	r0!, {}^	@ <UNPREDICTABLE>
 260:	00016701 	andeq	r6, r1, r1, lsl #14
 264:	6e123a00 	vnmlsvs.f32	s6, s4, s0
 268:	00000002 	andeq	r0, r0, r2
 26c:	0135010c 	teqeq	r5, ip, lsl #2
 270:	093b0000 	ldmdbeq	fp!, {}	@ <UNPREDICTABLE>
 274:	0000027e 	andeq	r0, r0, lr, ror r2
 278:	d6010c18 			@ <UNDEFINED> instruction: 0xd6010c18
 27c:	3c000001 	stccc	0, cr0, [r0], {1}
 280:	00006a12 	andeq	r6, r0, r2, lsl sl
 284:	010f0000 	mrseq	r0, CPSR
 288:	0000013f 	andeq	r0, r0, pc, lsr r1
 28c:	028f093d 	addeq	r0, pc, #999424	@ 0xf4000
 290:	0f040000 	svceq	0x00040000
 294:	00ef0800 	rsceq	r0, pc, r0, lsl #16
 298:	50030000 	andpl	r0, r3, r0
 29c:	1d000000 	stcne	0, cr0, [r0, #-0]
 2a0:	04000002 	streq	r0, [r0], #-2
 2a4:	0000002d 	andeq	r0, r0, sp, lsr #32
 2a8:	6a0300f4 	bvs	c0680 <_STACK_SIZE+0xc0580>
 2ac:	2d000000 	stccs	0, cr0, [r0, #-0]
 2b0:	04000002 	streq	r0, [r0], #-2
 2b4:	0000002d 	andeq	r0, r0, sp, lsr #32
 2b8:	50030002 	andpl	r0, r3, r2
 2bc:	3d000000 	stccc	0, cr0, [r0, #-0]
 2c0:	04000002 	streq	r0, [r0], #-2
 2c4:	0000002d 	andeq	r0, r0, sp, lsr #32
 2c8:	50030070 	andpl	r0, r3, r0, ror r0
 2cc:	4d000000 	stcmi	0, cr0, [r0, #-0]
 2d0:	04000002 	streq	r0, [r0], #-2
 2d4:	0000002d 	andeq	r0, r0, sp, lsr #32
 2d8:	6a0300f0 	bvs	c06a0 <_STACK_SIZE+0xc05a0>
 2dc:	5d000000 	stcpl	0, cr0, [r0, #-0]
 2e0:	04000002 	streq	r0, [r0], #-2
 2e4:	0000002d 	andeq	r0, r0, sp, lsr #32
 2e8:	50030017 	andpl	r0, r3, r7, lsl r0
 2ec:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
 2f0:	09000002 	stmdbeq	r0, {r1}
 2f4:	0000002d 	andeq	r0, r0, sp, lsr #32
 2f8:	0300039c 	movweq	r0, #924	@ 0x39c
 2fc:	0000006a 	andeq	r0, r0, sl, rrx
 300:	0000027e 	andeq	r0, r0, lr, ror r2
 304:	00002d04 	andeq	r2, r0, r4, lsl #26
 308:	03000500 	movweq	r0, #1280	@ 0x500
 30c:	00000050 	andeq	r0, r0, r0, asr r0
 310:	0000028f 	andeq	r0, r0, pc, lsl #5
 314:	00002d09 	andeq	r2, r0, r9, lsl #26
 318:	0002e400 	andeq	lr, r2, r0, lsl #8
 31c:	00005003 	andeq	r5, r0, r3
 320:	00029f00 	andeq	r9, r2, r0, lsl #30
 324:	002d0400 	eoreq	r0, sp, r0, lsl #8
 328:	00f80000 	rscseq	r0, r8, r0
 32c:	00017e06 	andeq	r7, r1, r6, lsl #28
 330:	073e0300 	ldreq	r0, [lr, -r0, lsl #6]!
 334:	00000208 	andeq	r0, r0, r8, lsl #4
 338:	00000b11 	andeq	r0, r0, r1, lsl fp
 33c:	2f060100 	svccs	0x00060100
 340:	70010064 	andvc	r0, r1, r4, rrx
 344:	0000007c 	andeq	r0, r0, ip, ror r0
 348:	02dc9c01 	sbcseq	r9, ip, #256	@ 0x100
 34c:	b60a0000 	strlt	r0, [sl], -r0
 350:	07000001 	streq	r0, [r0, -r1]
 354:	000002e1 	andeq	r0, r0, r1, ror #5
 358:	0a749102 	beq	1d24768 <_STACK_SIZE+0x1d24668>
 35c:	00000157 	andeq	r0, r0, r7, asr r1
 360:	0002eb08 	andeq	lr, r2, r8, lsl #22
 364:	70910200 	addsvc	r0, r1, r0, lsl #4
 368:	00e30b00 	rsceq	r0, r3, r0, lsl #22
 36c:	dc0c0000 	stcle	0, cr0, [ip], {-0}
 370:	0b000002 	bleq	380 <_STACK_SIZE+0x280>
 374:	0000029f 	muleq	r0, pc, r2	@ <UNPREDICTABLE>
 378:	0002e60c 	andeq	lr, r2, ip, lsl #12
 37c:	00220000 	eoreq	r0, r2, r0
 380:	00020000 	andeq	r0, r2, r0
 384:	00000146 	andeq	r0, r0, r6, asr #2
 388:	01010104 	tsteq	r1, r4, lsl #2
 38c:	00080000 	andeq	r0, r8, r0
 390:	004c7001 	subeq	r7, ip, r1
 394:	02347001 	eorseq	r7, r4, #1
 398:	00270000 	eoreq	r0, r7, r0
 39c:	02430000 	subeq	r0, r3, #0
 3a0:	80010000 	andhi	r0, r1, r0
 3a4:	00000297 	muleq	r0, r7, r2
 3a8:	04010005 	streq	r0, [r1], #-5
 3ac:	0000015a 	andeq	r0, r0, sl, asr r1
 3b0:	00006809 	andeq	r6, r0, r9, lsl #16
 3b4:	02fd0c00 	rscseq	r0, sp, #0, 24
 3b8:	00270000 	eoreq	r0, r7, r0
 3bc:	00320000 	eorseq	r0, r2, r0
 3c0:	00000000 	andeq	r0, r0, r0
 3c4:	014c0000 	mrseq	r0, (UNDEF: 76)
 3c8:	01020000 	mrseq	r0, (UNDEF: 2)
 3cc:	0000da06 	andeq	sp, r0, r6, lsl #20
 3d0:	05020200 	streq	r0, [r2, #-512]	@ 0xfffffe00
 3d4:	0000011e 	andeq	r0, r0, lr, lsl r1
 3d8:	15050402 	strne	r0, [r5, #-1026]	@ 0xfffffbfe
 3dc:	02000001 	andeq	r0, r0, #1
 3e0:	01100508 	tsteq	r0, r8, lsl #10
 3e4:	a9040000 	stmdbge	r4, {}	@ <UNPREDICTABLE>
 3e8:	02000001 	andeq	r0, r0, #1
 3ec:	004e182e 	subeq	r1, lr, lr, lsr #16
 3f0:	01020000 	mrseq	r0, (UNDEF: 2)
 3f4:	0000d808 	andeq	sp, r0, r8, lsl #16
 3f8:	07020200 	streq	r0, [r2, -r0, lsl #4]
 3fc:	000000e6 	andeq	r0, r0, r6, ror #1
 400:	0001db04 	andeq	sp, r1, r4, lsl #22
 404:	19340200 	ldmdbne	r4!, {r9}
 408:	00000068 	andeq	r0, r0, r8, rrx
 40c:	fe070402 	cdp2	4, 0, cr0, cr7, cr2, {0}
 410:	02000000 	andeq	r0, r0, #0
 414:	00f90708 	rscseq	r0, r9, r8, lsl #14
 418:	040a0000 	streq	r0, [sl], #-0
 41c:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
 420:	07040200 	streq	r0, [r4, -r0, lsl #4]
 424:	00000103 	andeq	r0, r0, r3, lsl #2
 428:	1c031c0b 	stcne	12, cr1, [r3], {11}
 42c:	0000e112 	andeq	lr, r0, r2, lsl r1
 430:	019a0100 	orrseq	r0, sl, r0, lsl #2
 434:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
 438:	00005c15 	andeq	r5, r0, r5, lsl ip
 43c:	50050000 	andpl	r0, r5, r0
 440:	1f00524d 	svcne	0x0000524d
 444:	0000005c 	andeq	r0, r0, ip, asr r0
 448:	50420504 	subpl	r0, r2, r4, lsl #10
 44c:	5c200052 	stcpl	0, cr0, [r0], #-328	@ 0xfffffeb8
 450:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 454:	52414905 	subpl	r4, r1, #81920	@ 0x14000
 458:	005c2100 	subseq	r2, ip, r0, lsl #2
 45c:	010c0000 	mrseq	r0, (UNDEF: 12)
 460:	000001b1 			@ <UNDEFINED> instruction: 0x000001b1
 464:	5c152203 	lfmpl	f2, 4, [r5], {3}
 468:	10000000 	andne	r0, r0, r0
 46c:	52505205 	subspl	r5, r0, #1342177280	@ 0x50000000
 470:	005c2300 	subseq	r2, ip, r0, lsl #6
 474:	01140000 	tsteq	r4, r0
 478:	0000016d 	andeq	r0, r0, sp, ror #2
 47c:	5c152403 	cfldrspl	mvf2, [r5], {3}
 480:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 484:	00840800 	addeq	r0, r4, r0, lsl #16
 488:	4f040000 	svcmi	0x00040000
 48c:	03000001 	movweq	r0, #1
 490:	00e10725 	rsceq	r0, r1, r5, lsr #14
 494:	000c0000 	andeq	r0, ip, r0
 498:	120e0410 	andne	r0, lr, #16, 8	@ 0x10000000
 49c:	0000020e 	andeq	r0, r0, lr, lsl #4
 4a0:	00027e01 	andeq	r7, r2, r1, lsl #28
 4a4:	0c0f0400 	cfstrseq	mvf0, [pc], {-0}
 4a8:	0000005c 	andeq	r0, r0, ip, asr r0
 4ac:	034d0100 	movteq	r0, #53504	@ 0xd100
 4b0:	10040000 	andne	r0, r4, r0
 4b4:	00005c0c 	andeq	r5, r0, ip, lsl #24
 4b8:	59010400 	stmdbpl	r1, {sl}
 4bc:	04000002 	streq	r0, [r0], #-2
 4c0:	005c0c11 	subseq	r0, ip, r1, lsl ip
 4c4:	01080000 	mrseq	r0, (UNDEF: 8)
 4c8:	000002d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 4cc:	5c0c1204 	sfmpl	f1, 4, [ip], {4}
 4d0:	0c000000 	stceq	0, cr0, [r0], {-0}
 4d4:	00031601 	andeq	r1, r3, r1, lsl #12
 4d8:	0c130400 	cfldrseq	mvf0, [r3], {-0}
 4dc:	0000005c 	andeq	r0, r0, ip, asr r0
 4e0:	024f0110 	subeq	r0, pc, #16, 2
 4e4:	14040000 	strne	r0, [r4], #-0
 4e8:	00005c0c 	andeq	r5, r0, ip, lsl #24
 4ec:	36011400 	strcc	r1, [r1], -r0, lsl #8
 4f0:	04000003 	streq	r0, [r0], #-3
 4f4:	005c0c15 	subseq	r0, ip, r5, lsl ip
 4f8:	01180000 	tsteq	r8, r0
 4fc:	000001e4 	andeq	r0, r0, r4, ror #3
 500:	13031604 	movwne	r1, #13828	@ 0x3604
 504:	1c000002 	stcne	0, cr0, [r0], {2}
 508:	0002c501 	andeq	ip, r2, r1, lsl #10
 50c:	0c170400 	cfldrseq	mvf0, [r7], {-0}
 510:	0000005c 	andeq	r0, r0, ip, asr r0
 514:	02890120 	addeq	r0, r9, #32, 2
 518:	18040000 	stmdane	r4, {}	@ <UNPREDICTABLE>
 51c:	00005c0c 	andeq	r5, r0, ip, lsl #24
 520:	9f012400 	svcls	0x00012400
 524:	04000002 	streq	r0, [r0], #-2
 528:	005c0c19 	subseq	r0, ip, r9, lsl ip
 52c:	01280000 			@ <UNDEFINED> instruction: 0x01280000
 530:	000002f0 	strdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 534:	5c0c1a04 			@ <UNDEFINED> instruction: 0x5c0c1a04
 538:	2c000000 	stccs	0, cr0, [r0], {-0}
 53c:	00034301 	andeq	r4, r3, r1, lsl #6
 540:	0c1b0400 	cfldrseq	mvf0, [fp], {-0}
 544:	0000005c 	andeq	r0, r0, ip, asr r0
 548:	02640130 	rsbeq	r0, r4, #48, 2
 54c:	1c040000 	stcne	0, cr0, [r4], {-0}
 550:	00005c0c 	andeq	r5, r0, ip, lsl #24
 554:	20013400 	andcs	r3, r1, r0, lsl #8
 558:	04000003 	streq	r0, [r0], #-3
 55c:	005c0c1d 	subseq	r0, ip, sp, lsl ip
 560:	01380000 	teqeq	r8, r0
 564:	000001ee 	andeq	r0, r0, lr, ror #3
 568:	23031e04 	movwcs	r1, #15876	@ 0x3e04
 56c:	3c000002 	stccc	0, cr0, [r0], {2}
 570:	00029503 	andeq	r9, r2, r3, lsl #10
 574:	5c0c1f00 	stcpl	15, cr1, [ip], {-0}
 578:	00000000 	andeq	r0, r0, r0
 57c:	02aa030f 	adceq	r0, sl, #1006632960	@ 0x3c000000
 580:	0c200000 	stceq	0, cr0, [r0], #-0
 584:	0000005c 	andeq	r0, r0, ip, asr r0
 588:	f8030f04 			@ <UNDEFINED> instruction: 0xf8030f04
 58c:	21000001 	tstcs	r0, r1
 590:	00023403 	andeq	r3, r2, r3, lsl #8
 594:	030f0800 	movweq	r0, #63488	@ 0xf800
 598:	0000032d 	andeq	r0, r0, sp, lsr #6
 59c:	02440c22 	subeq	r0, r4, #8704	@ 0x2200
 5a0:	0fe00000 	svceq	0x00e00000
 5a4:	0002bd03 	andeq	fp, r2, r3, lsl #26
 5a8:	440d2300 	strmi	r2, [sp], #-768	@ 0xfffffd00
 5ac:	f0000002 			@ <UNDEFINED> instruction: 0xf0000002
 5b0:	f208000f 	vhadd.s8	d0, d8, d15
 5b4:	06000000 	streq	r0, [r0], -r0
 5b8:	00000042 	andeq	r0, r0, r2, asr #32
 5bc:	00000223 	andeq	r0, r0, r3, lsr #4
 5c0:	00007d07 	andeq	r7, r0, r7, lsl #26
 5c4:	06000300 	streq	r0, [r0], -r0, lsl #6
 5c8:	00000042 	andeq	r0, r0, r2, asr #32
 5cc:	00000234 	andeq	r0, r0, r4, lsr r2
 5d0:	00007d0d 	andeq	r7, r0, sp, lsl #26
 5d4:	000ec300 	andeq	ip, lr, r0, lsl #6
 5d8:	00004206 	andeq	r4, r0, r6, lsl #4
 5dc:	00024400 	andeq	r4, r2, r0, lsl #8
 5e0:	007d0700 	rsbseq	r0, sp, r0, lsl #14
 5e4:	00d70000 	sbcseq	r0, r7, r0
 5e8:	00005c06 	andeq	r5, r0, r6, lsl #24
 5ec:	00025400 	andeq	r5, r2, r0, lsl #8
 5f0:	007d0700 	rsbseq	r0, sp, r0, lsl #14
 5f4:	00030000 	andeq	r0, r3, r0
 5f8:	0002b404 	andeq	fp, r2, r4, lsl #8
 5fc:	03240400 			@ <UNDEFINED> instruction: 0x03240400
 600:	0000020e 	andeq	r0, r0, lr, lsl #4
 604:	0002dd0e 	andeq	sp, r2, lr, lsl #26
 608:	060c0100 	streq	r0, [ip], -r0, lsl #2
 60c:	7001015c 	andvc	r0, r1, ip, asr r1
 610:	0000008c 	andeq	r0, r0, ip, lsl #1
 614:	02949c01 	addseq	r9, r4, #256	@ 0x100
 618:	730f0000 	movwvc	r0, #61440	@ 0xf000
 61c:	0c010070 	stceq	0, cr0, [r1], {112}	@ 0x70
 620:	00029423 	andeq	r9, r2, r3, lsr #8
 624:	6c910200 	lfmvs	f0, 4, [r1], {0}
 628:	00026e10 	andeq	r6, r2, r0, lsl lr
 62c:	0e0f0100 	adfeqe	f0, f7, f0
 630:	0000005c 	andeq	r0, r0, ip, asr r0
 634:	00749102 	rsbseq	r9, r4, r2, lsl #2
 638:	005c0411 	subseq	r0, ip, r1, lsl r4
 63c:	10000000 	andne	r0, r0, r0
 640:	05000002 	streq	r0, [r0, #-2]
 644:	4f040100 	svcmi	0x00040100
 648:	07000002 	streq	r0, [r0, -r2]
 64c:	00000068 	andeq	r0, r0, r8, rrx
 650:	0003590c 	andeq	r5, r3, ip, lsl #18
 654:	00002700 	andeq	r2, r0, r0, lsl #14
 658:	00004600 	andeq	r4, r0, r0, lsl #12
 65c:	00000000 	andeq	r0, r0, r0
 660:	00021100 	andeq	r1, r2, r0, lsl #2
 664:	05040800 	streq	r0, [r4, #-2048]	@ 0xfffff800
 668:	00746e69 	rsbseq	r6, r4, r9, ror #28
 66c:	03070402 	movweq	r0, #29698	@ 0x7402
 670:	02000001 	andeq	r0, r0, #1
 674:	00da0601 	sbcseq	r0, sl, r1, lsl #12
 678:	02020000 	andeq	r0, r2, #0
 67c:	00011e05 	andeq	r1, r1, r5, lsl #28
 680:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
 684:	00000115 	andeq	r0, r0, r5, lsl r1
 688:	10050802 	andne	r0, r5, r2, lsl #16
 68c:	05000001 	streq	r0, [r0, #-1]
 690:	000001a9 	andeq	r0, r0, r9, lsr #3
 694:	5c182e02 	ldcpl	14, cr2, [r8], {2}
 698:	02000000 	andeq	r0, r0, #0
 69c:	00d80801 	sbcseq	r0, r8, r1, lsl #16
 6a0:	02020000 	andeq	r0, r2, #0
 6a4:	0000e607 	andeq	lr, r0, r7, lsl #12
 6a8:	01db0500 	bicseq	r0, fp, r0, lsl #10
 6ac:	34020000 	strcc	r0, [r2], #-0
 6b0:	00007619 	andeq	r7, r0, r9, lsl r6
 6b4:	07040200 	streq	r0, [r4, -r0, lsl #4]
 6b8:	000000fe 	strdeq	r0, [r0], -lr
 6bc:	f9070802 			@ <UNDEFINED> instruction: 0xf9070802
 6c0:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
 6c4:	0e031000 	cdpeq	0, 0, cr1, cr3, cr0, {0}
 6c8:	00019012 	andeq	r9, r1, r2, lsl r0
 6cc:	027e0100 	rsbseq	r0, lr, #0, 2
 6d0:	0c0f0000 	stceq	0, cr0, [pc], {-0}
 6d4:	0000006a 	andeq	r0, r0, sl, rrx
 6d8:	034d0100 	movteq	r0, #53504	@ 0xd100
 6dc:	0c100000 	ldceq	0, cr0, [r0], {-0}
 6e0:	0000006a 	andeq	r0, r0, sl, rrx
 6e4:	02590104 	subseq	r0, r9, #4, 2
 6e8:	0c110000 	ldceq	0, cr0, [r1], {-0}
 6ec:	0000006a 	andeq	r0, r0, sl, rrx
 6f0:	02d00108 	sbcseq	r0, r0, #8, 2
 6f4:	0c120000 	ldceq	0, cr0, [r2], {-0}
 6f8:	0000006a 	andeq	r0, r0, sl, rrx
 6fc:	0316010c 	tsteq	r6, #12, 2
 700:	0c130000 	ldceq	0, cr0, [r3], {-0}
 704:	0000006a 	andeq	r0, r0, sl, rrx
 708:	024f0110 	subeq	r0, pc, #16, 2
 70c:	0c140000 	ldceq	0, cr0, [r4], {-0}
 710:	0000006a 	andeq	r0, r0, sl, rrx
 714:	03360114 	teqeq	r6, #20, 2
 718:	0c150000 	ldceq	0, cr0, [r5], {-0}
 71c:	0000006a 	andeq	r0, r0, sl, rrx
 720:	01e40118 	mvneq	r0, r8, lsl r1
 724:	03160000 	tsteq	r6, #0
 728:	00000195 	muleq	r0, r5, r1
 72c:	02c5011c 	sbceq	r0, r5, #28, 2
 730:	0c170000 	ldceq	0, cr0, [r7], {-0}
 734:	0000006a 	andeq	r0, r0, sl, rrx
 738:	02890120 	addeq	r0, r9, #32, 2
 73c:	0c180000 	ldceq	0, cr0, [r8], {-0}
 740:	0000006a 	andeq	r0, r0, sl, rrx
 744:	029f0124 	addseq	r0, pc, #36, 2
 748:	0c190000 	ldceq	0, cr0, [r9], {-0}
 74c:	0000006a 	andeq	r0, r0, sl, rrx
 750:	02f00128 	rscseq	r0, r0, #40, 2
 754:	0c1a0000 	ldceq	0, cr0, [sl], {-0}
 758:	0000006a 	andeq	r0, r0, sl, rrx
 75c:	0343012c 	movteq	r0, #12588	@ 0x312c
 760:	0c1b0000 	ldceq	0, cr0, [fp], {-0}
 764:	0000006a 	andeq	r0, r0, sl, rrx
 768:	02640130 	rsbeq	r0, r4, #48, 2
 76c:	0c1c0000 	ldceq	0, cr0, [ip], {-0}
 770:	0000006a 	andeq	r0, r0, sl, rrx
 774:	03200134 			@ <UNDEFINED> instruction: 0x03200134
 778:	0c1d0000 	ldceq	0, cr0, [sp], {-0}
 77c:	0000006a 	andeq	r0, r0, sl, rrx
 780:	01ee0138 	mvneq	r0, r8, lsr r1
 784:	031e0000 	tsteq	lr, #0
 788:	000001a5 	andeq	r0, r0, r5, lsr #3
 78c:	0295033c 	addseq	r0, r5, #60, 6	@ 0xf0000000
 790:	0c1f0000 	ldceq	0, cr0, [pc], {-0}
 794:	0000006a 	andeq	r0, r0, sl, rrx
 798:	aa030f00 	bge	c43a0 <_STACK_SIZE+0xc42a0>
 79c:	20000002 	andcs	r0, r0, r2
 7a0:	00006a0c 	andeq	r6, r0, ip, lsl #20
 7a4:	030f0400 	movweq	r0, #62464	@ 0xf400
 7a8:	000001f8 	strdeq	r0, [r0], -r8
 7ac:	01b60321 			@ <UNDEFINED> instruction: 0x01b60321
 7b0:	0f080000 	svceq	0x00080000
 7b4:	00032d03 	andeq	r2, r3, r3, lsl #26
 7b8:	c60c2200 	strgt	r2, [ip], -r0, lsl #4
 7bc:	e0000001 	and	r0, r0, r1
 7c0:	02bd030f 	adcseq	r0, sp, #1006632960	@ 0x3c000000
 7c4:	0d230000 	stceq	0, cr0, [r3, #-0]
 7c8:	000001c6 	andeq	r0, r0, r6, asr #3
 7cc:	0a000ff0 	beq	4794 <_STACK_SIZE+0x4694>
 7d0:	00000084 	andeq	r0, r0, r4, lsl #1
 7d4:	00005004 	andeq	r5, r0, r4
 7d8:	0001a500 	andeq	sl, r1, r0, lsl #10
 7dc:	002d0600 	eoreq	r0, sp, r0, lsl #12
 7e0:	00030000 	andeq	r0, r3, r0
 7e4:	00005004 	andeq	r5, r0, r4
 7e8:	0001b600 	andeq	fp, r1, r0, lsl #12
 7ec:	002d0b00 	eoreq	r0, sp, r0, lsl #22
 7f0:	0ec30000 	cdpeq	0, 12, cr0, cr3, cr0, {0}
 7f4:	00500400 	subseq	r0, r0, r0, lsl #8
 7f8:	01c60000 	biceq	r0, r6, r0
 7fc:	2d060000 	stccs	0, cr0, [r6, #-0]
 800:	d7000000 	strle	r0, [r0, -r0]
 804:	006a0400 	rsbeq	r0, sl, r0, lsl #8
 808:	01d60000 	bicseq	r0, r6, r0
 80c:	2d060000 	stccs	0, cr0, [r6, #-0]
 810:	03000000 	movweq	r0, #0
 814:	02b40500 	adcseq	r0, r4, #0, 10
 818:	24030000 	strcs	r0, [r3], #-0
 81c:	00019003 	andeq	r9, r1, r3
 820:	01280c00 			@ <UNDEFINED> instruction: 0x01280c00
 824:	06010000 	streq	r0, [r1], -r0
 828:	0100e02f 	tsteq	r0, pc, lsr #32
 82c:	00007c70 	andeq	r7, r0, r0, ror ip
 830:	089c0100 	ldmeq	ip, {r8}
 834:	0d000002 	stceq	0, cr0, [r0, #-8]
 838:	00000365 	andeq	r0, r0, r5, ror #6
 83c:	0e190701 	cdpeq	7, 1, cr0, cr9, cr1, {0}
 840:	02000002 	andeq	r0, r0, #2
 844:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
 848:	0001d604 	andeq	sp, r1, r4, lsl #12
 84c:	02080f00 	andeq	r0, r8, #0, 30
 850:	Address 0x850 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <_STACK_SIZE+0x8f0c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  10:	0b3a0e03 	bleq	e83824 <_STACK_SIZE+0xe83724>
  14:	21390b3b 	teqcs	r9, fp, lsr fp
  18:	3c19270d 	ldccc	7, cr2, [r9], {13}
  1c:	03000019 	movweq	r0, #25
  20:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  24:	0e030b13 	vmoveq.32	d3[0], r0
  28:	17550e1b 	smmlane	r5, fp, lr, r0
  2c:	17100111 			@ <UNDEFINED> instruction: 0x17100111
  30:	24040000 	strcs	r0, [r4], #-0
  34:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  38:	0008030b 	andeq	r0, r8, fp, lsl #6
  3c:	002e0500 	eoreq	r0, lr, r0, lsl #10
  40:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  44:	0b3b0b3a 	bleq	ec2d34 <_STACK_SIZE+0xec2c34>
  48:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  4c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  50:	197c1840 	ldmdbne	ip!, {r6, fp, ip}^
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  5c:	3b03213a 	blcc	c854c <_STACK_SIZE+0xc844c>
  60:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  64:	00053813 	andeq	r3, r5, r3, lsl r8
  68:	00240200 	eoreq	r0, r4, r0, lsl #4
  6c:	0b3e0b0b 	bleq	f82ca0 <_STACK_SIZE+0xf82ba0>
  70:	00000e03 	andeq	r0, r0, r3, lsl #28
  74:	49010103 	stmdbmi	r1, {r0, r1, r8}
  78:	00130113 	andseq	r0, r3, r3, lsl r1
  7c:	00210400 	eoreq	r0, r1, r0, lsl #8
  80:	0b2f1349 	bleq	bc4dac <_STACK_SIZE+0xbc4cac>
  84:	0d050000 	stceq	0, cr0, [r5, #-0]
  88:	3a0e0300 	bcc	380c90 <_STACK_SIZE+0x380b90>
  8c:	0b3b0321 	bleq	ec0d18 <_STACK_SIZE+0xec0c18>
  90:	13490b39 	movtne	r0, #39737	@ 0x9b39
  94:	00000b38 	andeq	r0, r0, r8, lsr fp
  98:	03001606 	movweq	r1, #1542	@ 0x606
  9c:	3b0b3a0e 	blcc	2ce8dc <_STACK_SIZE+0x2ce7dc>
  a0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a4:	07000013 	smladeq	r0, r3, r0, r0
  a8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
  ac:	3b03213a 	blcc	c859c <_STACK_SIZE+0xc849c>
  b0:	1521390b 	strne	r3, [r1, #-2315]!	@ 0xfffff6f5
  b4:	0b381349 	bleq	e04de0 <_STACK_SIZE+0xe04ce0>
  b8:	35080000 	strcc	r0, [r8, #-0]
  bc:	00134900 	andseq	r4, r3, r0, lsl #18
  c0:	00210900 	eoreq	r0, r1, r0, lsl #18
  c4:	052f1349 	streq	r1, [pc, #-841]!	@ fffffd83 <__stack_top_und__+0x8ffdf783>
  c8:	340a0000 	strcc	r0, [sl], #-0
  cc:	3a0e0300 	bcc	380cd4 <_STACK_SIZE+0x380bd4>
  d0:	0b3b0121 	bleq	ec055c <_STACK_SIZE+0xec045c>
  d4:	49182139 	ldmdbmi	r8, {r0, r3, r4, r5, r8, sp}
  d8:	00180213 	andseq	r0, r8, r3, lsl r2
  dc:	000f0b00 	andeq	r0, pc, r0, lsl #22
  e0:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  e4:	0c000013 	stceq	0, cr0, [r0], {19}
  e8:	13490026 	movtne	r0, #36902	@ 0x9026
  ec:	110d0000 	mrsne	r0, (UNDEF: 13)
  f0:	130e2501 	movwne	r2, #58625	@ 0xe501
  f4:	1b0e030b 	blne	380d28 <_STACK_SIZE+0x380c28>
  f8:	1117550e 	tstne	r7, lr, lsl #10
  fc:	00171001 	andseq	r1, r7, r1
 100:	00240e00 	eoreq	r0, r4, r0, lsl #28
 104:	0b3e0b0b 	bleq	f82d38 <_STACK_SIZE+0xf82c38>
 108:	00000803 	andeq	r0, r0, r3, lsl #16
 10c:	0b01130f 	bleq	44d50 <_STACK_SIZE+0x44c50>
 110:	3b0b3a0b 	blcc	2ce944 <_STACK_SIZE+0x2ce844>
 114:	010b390b 	tsteq	fp, fp, lsl #18
 118:	10000013 	andne	r0, r0, r3, lsl r0
 11c:	050b0113 	streq	r0, [fp, #-275]	@ 0xfffffeed
 120:	0b3b0b3a 	bleq	ec2e10 <_STACK_SIZE+0xec2d10>
 124:	13010b39 	movwne	r0, #6969	@ 0x1b39
 128:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 12c:	03193f01 	tsteq	r9, #1, 30
 130:	3b0b3a0e 	blcc	2ce970 <_STACK_SIZE+0x2ce870>
 134:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 138:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
 13c:	7a184006 	bvc	61015c <_STACK_SIZE+0x61005c>
 140:	00130119 	andseq	r0, r3, r9, lsl r1
 144:	11010000 	mrsne	r0, (UNDEF: 1)
 148:	11061000 	mrsne	r1, (UNDEF: 6)
 14c:	03011201 	movweq	r1, #4609	@ 0x1201
 150:	250e1b0e 	strcs	r1, [lr, #-2830]	@ 0xfffff4f2
 154:	0005130e 	andeq	r1, r5, lr, lsl #6
 158:	0d010000 	stceq	0, cr0, [r1, #-0]
 15c:	3a0e0300 	bcc	380d64 <_STACK_SIZE+0x380c64>
 160:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 164:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 168:	0200000b 	andeq	r0, r0, #11
 16c:	0b0b0024 	bleq	2c0204 <_STACK_SIZE+0x2c0104>
 170:	0e030b3e 	vmoveq.16	d3[0], r0
 174:	0d030000 	stceq	0, cr0, [r3, #-0]
 178:	3a0e0300 	bcc	380d80 <_STACK_SIZE+0x380c80>
 17c:	0b3b0421 	bleq	ec1208 <_STACK_SIZE+0xec1108>
 180:	13490b39 	movtne	r0, #39737	@ 0x9b39
 184:	00000538 	andeq	r0, r0, r8, lsr r5
 188:	03001604 	movweq	r1, #1540	@ 0x604
 18c:	3b0b3a0e 	blcc	2ce9cc <_STACK_SIZE+0x2ce8cc>
 190:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 194:	05000013 	streq	r0, [r0, #-19]	@ 0xffffffed
 198:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 19c:	3b03213a 	blcc	c868c <_STACK_SIZE+0xc858c>
 1a0:	1521390b 	strne	r3, [r1, #-2315]!	@ 0xfffff6f5
 1a4:	0b381349 	bleq	e04ed0 <_STACK_SIZE+0xe04dd0>
 1a8:	01060000 	mrseq	r0, (UNDEF: 6)
 1ac:	01134901 	tsteq	r3, r1, lsl #18
 1b0:	07000013 	smladeq	r0, r3, r0, r0
 1b4:	13490021 	movtne	r0, #36897	@ 0x9021
 1b8:	00000b2f 	andeq	r0, r0, pc, lsr #22
 1bc:	49003508 	stmdbmi	r0, {r3, r8, sl, ip, sp}
 1c0:	09000013 	stmdbeq	r0, {r0, r1, r4}
 1c4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 1c8:	0e030b13 	vmoveq.32	d3[0], r0
 1cc:	17550e1b 	smmlane	r5, fp, lr, r0
 1d0:	17100111 			@ <UNDEFINED> instruction: 0x17100111
 1d4:	240a0000 	strcs	r0, [sl], #-0
 1d8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 1dc:	0008030b 	andeq	r0, r8, fp, lsl #6
 1e0:	01130b00 	tsteq	r3, r0, lsl #22
 1e4:	0b3a0b0b 	bleq	e82e18 <_STACK_SIZE+0xe82d18>
 1e8:	0b390b3b 	bleq	e42edc <_STACK_SIZE+0xe42ddc>
 1ec:	00001301 	andeq	r1, r0, r1, lsl #6
 1f0:	0b01130c 	bleq	44e28 <_STACK_SIZE+0x44d28>
 1f4:	3b0b3a05 	blcc	2cea10 <_STACK_SIZE+0x2ce910>
 1f8:	010b390b 	tsteq	fp, fp, lsl #18
 1fc:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
 200:	13490021 	movtne	r0, #36897	@ 0x9021
 204:	0000052f 	andeq	r0, r0, pc, lsr #10
 208:	3f012e0e 	svccc	0x00012e0e
 20c:	3a0e0319 	bcc	380e78 <_STACK_SIZE+0x380d78>
 210:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 214:	1119270b 	tstne	r9, fp, lsl #14
 218:	40061201 	andmi	r1, r6, r1, lsl #4
 21c:	01197a18 	tsteq	r9, r8, lsl sl
 220:	0f000013 	svceq	0x00000013
 224:	08030005 	stmdaeq	r3, {r0, r2}
 228:	0b3b0b3a 	bleq	ec2f18 <_STACK_SIZE+0xec2e18>
 22c:	13490b39 	movtne	r0, #39737	@ 0x9b39
 230:	00001802 	andeq	r1, r0, r2, lsl #16
 234:	03003410 	movweq	r3, #1040	@ 0x410
 238:	3b0b3a0e 	blcc	2cea78 <_STACK_SIZE+0x2ce978>
 23c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 240:	00180213 	andseq	r0, r8, r3, lsl r2
 244:	000f1100 	andeq	r1, pc, r0, lsl #2
 248:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
 24c:	01000000 	mrseq	r0, (UNDEF: 0)
 250:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 254:	3b03213a 	blcc	c8744 <_STACK_SIZE+0xc8644>
 258:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 25c:	000b3813 	andeq	r3, fp, r3, lsl r8
 260:	00240200 	eoreq	r0, r4, r0, lsl #4
 264:	0b3e0b0b 	bleq	f82e98 <_STACK_SIZE+0xf82d98>
 268:	00000e03 	andeq	r0, r0, r3, lsl #28
 26c:	03000d03 	movweq	r0, #3331	@ 0xd03
 270:	03213a0e 			@ <UNDEFINED> instruction: 0x03213a0e
 274:	0b390b3b 	bleq	e42f68 <_STACK_SIZE+0xe42e68>
 278:	05381349 	ldreq	r1, [r8, #-841]!	@ 0xfffffcb7
 27c:	01040000 	mrseq	r0, (UNDEF: 4)
 280:	01134901 	tsteq	r3, r1, lsl #18
 284:	05000013 	streq	r0, [r0, #-19]	@ 0xffffffed
 288:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 28c:	0b3b0b3a 	bleq	ec2f7c <_STACK_SIZE+0xec2e7c>
 290:	13490b39 	movtne	r0, #39737	@ 0x9b39
 294:	21060000 	mrscs	r0, (UNDEF: 6)
 298:	2f134900 	svccs	0x00134900
 29c:	0700000b 	streq	r0, [r0, -fp]
 2a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 2a4:	0e030b13 	vmoveq.32	d3[0], r0
 2a8:	17550e1b 	smmlane	r5, fp, lr, r0
 2ac:	17100111 			@ <UNDEFINED> instruction: 0x17100111
 2b0:	24080000 	strcs	r0, [r8], #-0
 2b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 2b8:	0008030b 	andeq	r0, r8, fp, lsl #6
 2bc:	01130900 	tsteq	r3, r0, lsl #18
 2c0:	0b3a050b 	bleq	e816f4 <_STACK_SIZE+0xe815f4>
 2c4:	0b390b3b 	bleq	e42fb8 <_STACK_SIZE+0xe42eb8>
 2c8:	00001301 	andeq	r1, r0, r1, lsl #6
 2cc:	4900350a 	stmdbmi	r0, {r1, r3, r8, sl, ip, sp}
 2d0:	0b000013 	bleq	324 <_STACK_SIZE+0x224>
 2d4:	13490021 	movtne	r0, #36897	@ 0x9021
 2d8:	0000052f 	andeq	r0, r0, pc, lsr #10
 2dc:	3f012e0c 	svccc	0x00012e0c
 2e0:	3a0e0319 	bcc	380f4c <_STACK_SIZE+0x380e4c>
 2e4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 2e8:	1119270b 	tstne	r9, fp, lsl #14
 2ec:	40061201 	andmi	r1, r6, r1, lsl #4
 2f0:	01197a18 	tsteq	r9, r8, lsl sl
 2f4:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
 2f8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 2fc:	0b3b0b3a 	bleq	ec2fec <_STACK_SIZE+0xec2eec>
 300:	13490b39 	movtne	r0, #39737	@ 0x9b39
 304:	00001802 	andeq	r1, r0, r2, lsl #16
 308:	0b000f0e 	bleq	3f48 <_STACK_SIZE+0x3e48>
 30c:	0013490b 	andseq	r4, r3, fp, lsl #18
 310:	00260f00 	eoreq	r0, r6, r0, lsl #30
 314:	00001349 	andeq	r1, r0, r9, asr #6
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	7001004c 	andvc	r0, r1, ip, asr #32
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	008d0002 	addeq	r0, sp, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	70010064 	andvc	r0, r1, r4, rrx
  34:	0000007c 	andeq	r0, r0, ip, ror r0
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	037e0002 	cmneq	lr, #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	70010008 	andvc	r0, r1, r8
  54:	00000044 	andeq	r0, r0, r4, asr #32
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	03a40002 			@ <UNDEFINED> instruction: 0x03a40002
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	7001015c 	andvc	r0, r1, ip, asr r1
  74:	0000008c 	andeq	r0, r0, ip, lsl #1
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	063f0002 	ldrteq	r0, [pc], -r2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	700100e0 	andvc	r0, r1, r0, ror #1
  94:	0000007c 	andeq	r0, r0, ip, ror r0
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	01004c07 	tsteq	r0, r7, lsl #24
  10:	0f001870 	svceq	0x00001870
  14:	05000000 	streq	r0, [r0, #-0]
  18:	00000400 	andeq	r0, r0, r0, lsl #8
  1c:	07000000 	streq	r0, [r0, -r0]
  20:	70010064 	andvc	r0, r1, r4, rrx
  24:	0010007c 	andseq	r0, r0, ip, ror r0
  28:	00050000 	andeq	r0, r5, r0
  2c:	00000004 	andeq	r0, r0, r4
  30:	5c070000 	stcpl	0, cr0, [r7], {-0}
  34:	8c700101 	ldfhie	f0, [r0], #-4
  38:	000f0001 	andeq	r0, pc, r1
  3c:	00050000 	andeq	r0, r5, r0
  40:	00000004 	andeq	r0, r0, r4
  44:	e0070000 	and	r0, r7, r0
  48:	7c700100 	ldfvce	f0, [r0], #-0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000062 	andeq	r0, r0, r2, rrx
   4:	00460003 	subeq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	@ 0x1000
  1c:	73006372 	movwvc	r6, #882	@ 0x372
  20:	2e2f6372 	mcrcs	3, 1, r6, cr15, cr2, {3}
  24:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
  28:	62000063 	andvs	r0, r0, #99	@ 0x63
  2c:	6472616f 	ldrbtvs	r6, [r2], #-367	@ 0xfffffe91
  30:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  34:	00632e74 	rsbeq	r2, r3, r4, ror lr
  38:	74000001 	strvc	r0, [r0], #-1
  3c:	72656d69 	rsbvc	r6, r5, #6720	@ 0x1a40
  40:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  44:	69670000 	stmdbvs	r7!, {}^	@ <UNPREDICTABLE>
  48:	00682e63 	rsbeq	r2, r8, r3, ror #28
  4c:	00000002 	andeq	r0, r0, r2
  50:	05000105 	streq	r0, [r0, #-261]	@ 0xfffffefb
  54:	01004c02 	tsteq	r0, r2, lsl #24
  58:	05051770 	streq	r1, [r5, #-1904]	@ 0xfffff890
  5c:	01052f4d 	tsteq	r5, sp, asr #30
  60:	0004022f 	andeq	r0, r4, pc, lsr #4
  64:	00970101 	addseq	r0, r7, r1, lsl #2
  68:	00030000 	andeq	r0, r3, r0
  6c:	0000006a 	andeq	r0, r0, sl, rrx
  70:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  74:	0101000d 	tsteq	r1, sp
  78:	00000101 	andeq	r0, r0, r1, lsl #2
  7c:	00000100 	andeq	r0, r0, r0, lsl #2
  80:	63727301 	cmnvs	r2, #67108864	@ 0x4000000
  84:	73752f00 	cmnvc	r5, #0, 30
  88:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  8c:	63672f62 	cmnvs	r7, #392	@ 0x188
  90:	72612f63 	rsbvc	r2, r1, #396	@ 0x18c
  94:	6f6e2d6d 	svcvs	0x006e2d6d
  98:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  9c:	2f696261 	svccs	0x00696261
  a0:	322e3331 	eorcc	r3, lr, #-1006632960	@ 0xc4000000
  a4:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	@ <UNPREDICTABLE>
  a8:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  ac:	73006564 	movwvc	r6, #1380	@ 0x564
  b0:	2e2f6372 	mcrcs	3, 1, r6, cr15, cr2, {3}
  b4:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
  b8:	67000063 	strvs	r0, [r0, -r3, rrx]
  bc:	632e6369 			@ <UNDEFINED> instruction: 0x632e6369
  c0:	00000100 	andeq	r0, r0, r0, lsl #2
  c4:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  c8:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  cc:	00000200 	andeq	r0, r0, r0, lsl #4
  d0:	2e636967 	vnmulcs.f16	s13, s6, s15	@ <UNPREDICTABLE>
  d4:	00030068 	andeq	r0, r3, r8, rrx
  d8:	3c050000 	stccc	0, cr0, [r5], {-0}
  dc:	64020500 	strvs	r0, [r2], #-1280	@ 0xfffffb00
  e0:	17700100 	ldrbne	r0, [r0, -r0, lsl #2]!
  e4:	4b671805 	blmi	19c6100 <_STACK_SIZE+0x19c6000>
  e8:	05681505 	strbeq	r1, [r8, #-1285]!	@ 0xfffffafb
  ec:	1d056719 	stcne	7, cr6, [r5, #-100]	@ 0xffffff9c
  f0:	6719054a 	ldrvs	r0, [r9, -sl, asr #10]
  f4:	674a1d05 	strbvs	r1, [sl, -r5, lsl #26]
  f8:	67050567 	strvs	r0, [r5, -r7, ror #10]
  fc:	01000802 	tsteq	r0, r2, lsl #16
 100:	00004701 	andeq	r4, r0, r1, lsl #14
 104:	22000200 	andcs	r0, r0, #0, 4
 108:	02000000 	andeq	r0, r0, #0
 10c:	0a0efb01 	beq	3bed18 <_STACK_SIZE+0x3bec18>
 110:	01010100 	mrseq	r0, (UNDEF: 17)
 114:	00000001 	andeq	r0, r0, r1
 118:	63727301 	cmnvs	r2, #67108864	@ 0x4000000
 11c:	61680000 	cmnvs	r8, r0
 120:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
 124:	732e7372 			@ <UNDEFINED> instruction: 0x732e7372
 128:	00000100 	andeq	r0, r0, r0, lsl #2
 12c:	02050000 	andeq	r0, r5, #0
 130:	70010008 	andvc	r0, r1, r8
 134:	2e011403 	cdpcs	4, 0, cr1, cr1, cr3, {0}
 138:	302e2e2e 	eorcc	r2, lr, lr, lsr #28
 13c:	2c2c2c2c 	stccs	12, cr2, [ip], #-176	@ 0xffffff50
 140:	2c2e2c2e 	stccs	12, cr2, [lr], #-184	@ 0xffffff48
 144:	022e2c2c 	eoreq	r2, lr, #44, 24	@ 0x2c00
 148:	01010002 	tsteq	r1, r2
 14c:	000000c1 	andeq	r0, r0, r1, asr #1
 150:	00840003 	addeq	r0, r4, r3
 154:	01020000 	mrseq	r0, (UNDEF: 2)
 158:	000d0efb 	strdeq	r0, [sp], -fp
 15c:	01010101 	tsteq	r1, r1, lsl #2
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	73010000 	movwvc	r0, #4096	@ 0x1000
 168:	2f006372 	svccs	0x00006372
 16c:	2f727375 	svccs	0x00727375
 170:	2f62696c 	svccs	0x0062696c
 174:	2f636367 	svccs	0x00636367
 178:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	@ 0xfffffe7c
 17c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
 180:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
 184:	33312f69 	teqcc	r1, #420	@ 0x1a4
 188:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
 18c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
 190:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
 194:	63727300 	cmnvs	r2, #0, 6
 198:	2f2e2e2f 	svccs	0x002e2e2f
 19c:	00636e69 	rsbeq	r6, r3, r9, ror #28
 1a0:	72656b00 	rsbvc	r6, r5, #0, 22
 1a4:	5f6c656e 	svcpl	0x006c656e
 1a8:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
 1ac:	5f72656c 	svcpl	0x0072656c
 1b0:	2e717269 	cdpcs	2, 7, cr7, cr1, cr9, {3}
 1b4:	00010063 	andeq	r0, r1, r3, rrx
 1b8:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
 1bc:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 1c0:	00020068 	andeq	r0, r2, r8, rrx
 1c4:	63696700 	cmnvs	r9, #0, 14
 1c8:	0300682e 	movweq	r6, #2094	@ 0x82e
 1cc:	69740000 	ldmdbvs	r4!, {}^	@ <UNPREDICTABLE>
 1d0:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 1d4:	00030068 	andeq	r0, r3, r8, rrx
 1d8:	01050000 	mrseq	r0, (UNDEF: 5)
 1dc:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
 1e0:	03700101 	cmneq	r0, #1073741824	@ 0x40000000
 1e4:	2405010c 	strcs	r0, [r5], #-268	@ 0xfffffef4
 1e8:	4a0e0584 	bmi	381800 <_STACK_SIZE+0x381700>
 1ec:	054c0505 	strbeq	r0, [ip, #-1285]	@ 0xfffffafb
 1f0:	22056916 	andcs	r6, r5, #360448	@ 0x58000
 1f4:	2e0f0566 	cfsh32cs	mvfx0, mvfx15, #54
 1f8:	054b1705 	strbeq	r1, [fp, #-1797]	@ 0xfffff8fb
 1fc:	0d054a26 	vstreq	s8, [r5, #-152]	@ 0xffffff68
 200:	0546324c 	strbeq	r3, [r6, #-588]	@ 0xfffffdb4
 204:	10053609 	andne	r3, r5, r9, lsl #12
 208:	67010566 	strvs	r0, [r1, -r6, ror #10]
 20c:	01000802 	tsteq	r0, r2, lsl #16
 210:	00009f01 	andeq	r9, r0, r1, lsl #30
 214:	6e000300 	cdpvs	3, 0, cr0, cr0, cr0, {0}
 218:	02000000 	andeq	r0, r0, #0
 21c:	0d0efb01 	vstreq	d15, [lr, #-4]
 220:	01010100 	mrseq	r0, (UNDEF: 17)
 224:	00000001 	andeq	r0, r0, r1
 228:	01000001 	tsteq	r0, r1
 22c:	00637273 	rsbeq	r7, r3, r3, ror r2
 230:	7273752f 	rsbsvc	r7, r3, #197132288	@ 0xbc00000
 234:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 238:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
 23c:	6d72612f 	ldfvse	f6, [r2, #-188]!	@ 0xffffff44
 240:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 244:	61652d65 	cmnvs	r5, r5, ror #26
 248:	312f6962 			@ <UNDEFINED> instruction: 0x312f6962
 24c:	2e322e33 	mrccs	14, 1, r2, cr2, cr3, {1}
 250:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
 254:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
 258:	72730065 	rsbsvc	r0, r3, #101	@ 0x65
 25c:	2e2e2f63 	cdpcs	15, 2, cr2, cr14, cr3, {3}
 260:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
 264:	69740000 	ldmdbvs	r4!, {}^	@ <UNPREDICTABLE>
 268:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 26c:	00010063 	andeq	r0, r1, r3, rrx
 270:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
 274:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 278:	00020068 	andeq	r0, r2, r8, rrx
 27c:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 280:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
 284:	00000300 	andeq	r0, r0, r0, lsl #6
 288:	003e0500 	eorseq	r0, lr, r0, lsl #10
 28c:	00e00205 	rsceq	r0, r0, r5, lsl #4
 290:	05177001 	ldreq	r7, [r7, #-1]
 294:	20056719 	andcs	r6, r5, r9, lsl r7
 298:	0f056768 	svceq	0x00056768
 29c:	4a1f0567 	bmi	7c1840 <_STACK_SIZE+0x7c1740>
 2a0:	05670f05 	strbeq	r0, [r7, #-3845]!	@ 0xfffff0fb
 2a4:	0f054a1f 	svceq	0x00054a1f
 2a8:	4a1f0567 	bmi	7c184c <_STACK_SIZE+0x7c174c>
 2ac:	02670505 	rsbeq	r0, r7, #20971520	@ 0x1400000
 2b0:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	72616f62 	rsbvc	r6, r1, #392	@ 0x188
   4:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   8:	5f007469 	svcpl	0x00007469
   c:	6369675f 	cmnvs	r9, #24903680	@ 0x17c0000
  10:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  14:	72730074 	rsbsvc	r0, r3, #116	@ 0x74
  18:	6f622f63 	svcvs	0x00622f63
  1c:	5f647261 	svcpl	0x00647261
  20:	74696e69 	strbtvc	r6, [r9], #-3689	@ 0xfffff197
  24:	2f00632e 	svccs	0x0000632e
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	74616d2f 	strbtvc	r6, [r1], #-3375	@ 0xfffff2d1
  30:	2d736169 	ldfcse	f6, [r3, #-420]!	@ 0xfffffe5c
  34:	6e756275 	mrcvs	2, 3, r6, cr5, cr5, {3}
  38:	452f7574 	strmi	r7, [pc, #-1396]!	@ fffffacc <__stack_top_und__+0x8ffdf4cc>
  3c:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
  40:	69726f74 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
  44:	44542f6f 	ldrbmi	r2, [r4], #-3951	@ 0xfffff091
  48:	616d2d32 	cmnvs	sp, r2, lsr sp
  4c:	702f6e69 	eorvc	r6, pc, r9, ror #28
  50:	656d6972 	strbvs	r6, [sp, #-2418]!	@ 0xfffff68e
  54:	75635f72 	strbvc	r5, [r3, #-3954]!	@ 0xfffff08e
  58:	69727461 	ldmdbvs	r2!, {r0, r5, r6, sl, ip, sp, lr}^
  5c:	7473656d 	ldrbtvc	r6, [r3], #-1389	@ 0xfffffa93
  60:	742f6572 	strtvc	r6, [pc], #-1394	@ 68 <stack_init+0x8>
  64:	00315f70 	eorseq	r5, r1, r0, ror pc
  68:	20554e47 	subscs	r4, r5, r7, asr #28
  6c:	20393943 	eorscs	r3, r9, r3, asr #18
  70:	322e3331 	eorcc	r3, lr, #-1006632960	@ 0xc4000000
  74:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  78:	31333230 	teqcc	r3, r0, lsr r2
  7c:	20393030 	eorscs	r3, r9, r0, lsr r0
  80:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  84:	656e3d75 	strbvs	r3, [lr, #-3445]!	@ 0xfffff28b
  88:	2d206e6f 	stccs	14, cr6, [r0, #-444]!	@ 0xfffffe44
  8c:	6f6c666d 	svcvs	0x006c666d
  90:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
  94:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  98:	20647261 	rsbcs	r7, r4, r1, ror #4
  9c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  a0:	6f633d75 	svcvs	0x00633d75
  a4:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
  a8:	2038612d 	eorscs	r6, r8, sp, lsr #2
  ac:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  b0:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
  b4:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  b8:	6d72613d 	ldfvse	f6, [r2, #-244]!	@ 0xffffff0c
  bc:	612d3776 			@ <UNDEFINED> instruction: 0x612d3776
  c0:	6365732b 	cmnvs	r5, #-1409286144	@ 0xac000000
  c4:	6d69732b 	stclvs	3, cr7, [r9, #-172]!	@ 0xffffff54
  c8:	672d2064 	strvs	r2, [sp, -r4, rrx]!
  cc:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
  d0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  d4:	00393975 	eorseq	r3, r9, r5, ror r9
  d8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  dc:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  e0:	61686320 	cmnvs	r8, r0, lsr #6
  e4:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  e8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  ec:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f0:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  f4:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  f8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  fc:	6f6c2067 	svcvs	0x006c2067
 100:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
 104:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 108:	2064656e 	rsbcs	r6, r4, lr, ror #10
 10c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 110:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 114:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 118:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 11c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 120:	2074726f 	rsbscs	r7, r4, pc, ror #4
 124:	00746e69 	rsbseq	r6, r4, r9, ror #28
 128:	69745f5f 	ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 12c:	5f72656d 	svcpl	0x0072656d
 130:	74696e69 	strbtvc	r6, [r9], #-3689	@ 0xfffff197
 134:	73657200 	cmnvc	r5, #0, 4
 138:	65767265 	ldrbvs	r7, [r6, #-613]!	@ 0xfffffd9b
 13c:	72003864 	andvc	r3, r0, #100, 16	@ 0x640000
 140:	72657365 	rsbvc	r7, r5, #-1811939327	@ 0x94000001
 144:	39646576 	stmdbcc	r4!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
 148:	50595400 	subspl	r5, r9, r0, lsl #8
 14c:	5f005245 	svcpl	0x00005245
 150:	63636967 	cmnvs	r3, #1687552	@ 0x19c000
 154:	4700745f 	smlsdmi	r0, pc, r4, r7	@ <UNPREDICTABLE>
 158:	30444349 	subcc	r4, r4, r9, asr #6
 15c:	63727300 	cmnvs	r2, #0, 6
 160:	6369672f 	cmnvs	r9, #12320768	@ 0xbc0000
 164:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
 168:	52474643 	subpl	r4, r7, #70254592	@ 0x4300000
 16c:	50504800 	subspl	r4, r0, r0, lsl #16
 170:	49005249 	stmdbmi	r0, {r0, r3, r6, r9, ip, lr}
 174:	4f495250 	svcmi	0x00495250
 178:	59544952 	ldmdbpl	r4, {r1, r4, r6, r8, fp, lr}^
 17c:	675f0052 			@ <UNDEFINED> instruction: 0x675f0052
 180:	5f646369 	svcpl	0x00646369
 184:	53490074 	movtpl	r0, #36980	@ 0x9074
 188:	42414e45 	submi	r4, r1, #1104	@ 0x450
 18c:	0052454c 	subseq	r4, r2, ip, asr #10
 190:	4e454349 	cdpmi	3, 4, cr4, cr5, cr9, {2}
 194:	454c4241 	strbmi	r4, [ip, #-577]	@ 0xfffffdbf
 198:	54430052 	strbpl	r0, [r3], #-82	@ 0xffffffae
 19c:	4900524c 	stmdbmi	r0, {r2, r3, r6, r9, ip, lr}
 1a0:	54434153 	strbpl	r4, [r3], #-339	@ 0xfffffead
 1a4:	52455649 	subpl	r5, r5, #76546048	@ 0x4900000
 1a8:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 1ac:	745f3874 	ldrbvc	r3, [pc], #-2164	@ 1b4 <_STACK_SIZE+0xb4>
 1b0:	494f4500 	stmdbmi	pc, {r8, sl, lr}^	@ <UNPREDICTABLE>
 1b4:	49470052 	stmdbmi	r7, {r1, r4, r6}^
 1b8:	00304343 	eorseq	r4, r0, r3, asr #6
 1bc:	45504349 	ldrbmi	r4, [r0, #-841]	@ 0xfffffcb7
 1c0:	0052444e 	subseq	r4, r2, lr, asr #8
 1c4:	45505349 	ldrbmi	r5, [r0, #-841]	@ 0xfffffcb7
 1c8:	0052444e 	subseq	r4, r2, lr, asr #8
 1cc:	52415449 	subpl	r5, r1, #1224736768	@ 0x49000000
 1d0:	53544547 	cmppl	r4, #297795584	@ 0x11c00000
 1d4:	47530052 			@ <UNDEFINED> instruction: 0x47530052
 1d8:	75005249 	strvc	r5, [r0, #-585]	@ 0xfffffdb7
 1dc:	33746e69 	cmncc	r4, #1680	@ 0x690
 1e0:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 1e4:	65736572 	ldrbvs	r6, [r3, #-1394]!	@ 0xfffffa8e
 1e8:	64657672 	strbtvs	r7, [r5], #-1650	@ 0xfffff98e
 1ec:	65720030 	ldrbvs	r0, [r2, #-48]!	@ 0xffffffd0
 1f0:	76726573 			@ <UNDEFINED> instruction: 0x76726573
 1f4:	00316465 	eorseq	r6, r1, r5, ror #8
 1f8:	65736572 	ldrbvs	r6, [r3, #-1394]!	@ 0xfffffa8e
 1fc:	64657672 	strbtvs	r7, [r5], #-1650	@ 0xfffff98e
 200:	65720032 	ldrbvs	r0, [r2, #-50]!	@ 0xffffffce
 204:	76726573 			@ <UNDEFINED> instruction: 0x76726573
 208:	00336465 	eorseq	r6, r3, r5, ror #8
 20c:	65736572 	ldrbvs	r6, [r3, #-1394]!	@ 0xfffffa8e
 210:	64657672 	strbtvs	r7, [r5], #-1650	@ 0xfffff98e
 214:	65720034 	ldrbvs	r0, [r2, #-52]!	@ 0xffffffcc
 218:	76726573 			@ <UNDEFINED> instruction: 0x76726573
 21c:	00356465 	eorseq	r6, r5, r5, ror #8
 220:	65736572 	ldrbvs	r6, [r3, #-1394]!	@ 0xfffffa8e
 224:	64657672 	strbtvs	r7, [r5], #-1650	@ 0xfffff98e
 228:	65720036 	ldrbvs	r0, [r2, #-54]!	@ 0xffffffca
 22c:	76726573 			@ <UNDEFINED> instruction: 0x76726573
 230:	00376465 	eorseq	r6, r7, r5, ror #8
 234:	2f637273 	svccs	0x00637273
 238:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
 23c:	7372656c 	cmnvc	r2, #108, 10	@ 0x1b000000
 240:	4700732e 	strmi	r7, [r0, -lr, lsr #6]
 244:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
 248:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
 24c:	54003234 	strpl	r3, [r0], #-564	@ 0xfffffdcc
 250:	72656d69 	rsbvc	r6, r5, #6720	@ 0x1a40
 254:	53494d31 	movtpl	r4, #40241	@ 0x9d31
 258:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
 25c:	43317265 	teqmi	r1, #1342177286	@ 0x50000006
 260:	006c7274 	rsbeq	r7, ip, r4, ror r2
 264:	656d6954 	strbvs	r6, [sp, #-2388]!	@ 0xfffff6ac
 268:	494d3272 	stmdbmi	sp, {r1, r4, r5, r6, r9, ip, sp}^
 26c:	64690053 	strbtvs	r0, [r9], #-83	@ 0xffffffad
 270:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
 274:	75727265 	ldrbvc	r7, [r2, #-613]!	@ 0xfffffd9b
 278:	6f696370 	svcvs	0x00696370
 27c:	6954006e 	ldmdbvs	r4, {r1, r2, r3, r5, r6}^
 280:	3172656d 	cmncc	r2, sp, ror #10
 284:	64616f4c 	strbtvs	r6, [r1], #-3916	@ 0xfffff0b4
 288:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
 28c:	56327265 	ldrtpl	r7, [r2], -r5, ror #4
 290:	65756c61 	ldrbvs	r6, [r5, #-3169]!	@ 0xfffff39f
 294:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
 298:	54497265 	strbpl	r7, [r9], #-613	@ 0xfffffd9b
 29c:	54005243 	strpl	r5, [r0], #-579	@ 0xfffffdbd
 2a0:	72656d69 	rsbvc	r6, r5, #6720	@ 0x1a40
 2a4:	72744332 	rsbsvc	r4, r4, #-939524096	@ 0xc8000000
 2a8:	6954006c 	ldmdbvs	r4, {r2, r3, r5, r6}^
 2ac:	4972656d 	ldmdbmi	r2!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}^
 2b0:	00504f54 	subseq	r4, r0, r4, asr pc
 2b4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	@ 0xfffffe84
 2b8:	745f7265 	ldrbvc	r7, [pc], #-613	@ 2c0 <_STACK_SIZE+0x1c0>
 2bc:	65435000 	strbvs	r5, [r3, #-0]
 2c0:	44496c6c 	strbmi	r6, [r9], #-3180	@ 0xfffff394
 2c4:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
 2c8:	4c327265 	lfmmi	f7, 4, [r2], #-404	@ 0xfffffe6c
 2cc:	0064616f 	rsbeq	r6, r4, pc, ror #2
 2d0:	656d6954 	strbvs	r6, [sp, #-2388]!	@ 0xfffff6ac
 2d4:	6e493172 	mcrvs	1, 2, r3, cr9, cr2, {3}
 2d8:	726c4374 	rsbvc	r4, ip, #116, 6	@ 0xd0000001
 2dc:	72656b00 	rsbvc	r6, r5, #0, 22
 2e0:	5f6c656e 	svcpl	0x006c656e
 2e4:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
 2e8:	5f72656c 	svcpl	0x0072656c
 2ec:	00717269 	rsbseq	r7, r1, r9, ror #4
 2f0:	656d6954 	strbvs	r6, [sp, #-2388]!	@ 0xfffff6ac
 2f4:	6e493272 	mcrvs	2, 2, r3, cr9, cr2, {3}
 2f8:	726c4374 	rsbvc	r4, ip, #116, 6	@ 0xd0000001
 2fc:	63727300 	cmnvs	r2, #0, 6
 300:	72656b2f 	rsbvc	r6, r5, #48128	@ 0xbc00
 304:	5f6c656e 	svcpl	0x006c656e
 308:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
 30c:	5f72656c 	svcpl	0x0072656c
 310:	2e717269 	cdpcs	2, 7, cr7, cr1, cr9, {3}
 314:	69540063 	ldmdbvs	r4, {r0, r1, r5, r6}^
 318:	3172656d 	cmncc	r2, sp, ror #10
 31c:	00534952 	subseq	r4, r3, r2, asr r9
 320:	656d6954 	strbvs	r6, [sp, #-2388]!	@ 0xfffff6ac
 324:	47423272 	smlsldxmi	r3, r2, r2, r2
 328:	64616f4c 	strbtvs	r6, [r1], #-3916	@ 0xfffff0b4
 32c:	72655000 	rsbvc	r5, r5, #0
 330:	49687069 	stmdbmi	r8!, {r0, r3, r5, r6, ip, sp, lr}^
 334:	69540044 	ldmdbvs	r4, {r2, r6}^
 338:	3172656d 	cmncc	r2, sp, ror #10
 33c:	6f4c4742 	svcvs	0x004c4742
 340:	54006461 	strpl	r6, [r0], #-1121	@ 0xfffffb9f
 344:	72656d69 	rsbvc	r6, r5, #6720	@ 0x1a40
 348:	53495232 	movtpl	r5, #37426	@ 0x9232
 34c:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
 350:	56317265 	ldrtpl	r7, [r1], -r5, ror #4
 354:	65756c61 	ldrbvs	r6, [r5, #-3169]!	@ 0xfffff39f
 358:	63727300 	cmnvs	r2, #0, 6
 35c:	6d69742f 	cfstrdvs	mvd7, [r9, #-188]!	@ 0xffffff44
 360:	632e7265 			@ <UNDEFINED> instruction: 0x632e7265
 364:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 368:	00305245 	eorseq	r5, r0, r5, asr #4

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_STACK_SIZE+0x10d0c24>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	@ 0xfffff7e0
   8:	2e33313a 	mrccs	1, 1, r3, cr3, cr10, {1}
   c:	65722e32 	ldrbvs	r2, [r2, #-3634]!	@ 0xfffff1ce
  10:	322d316c 	eorcc	r3, sp, #108, 2
  14:	33312029 	teqcc	r1, #41	@ 0x29
  18:	312e322e 			@ <UNDEFINED> instruction: 0x312e322e
  1c:	32303220 	eorscc	r3, r0, #32, 4
  20:	30303133 	eorscc	r3, r0, r3, lsr r1
  24:	Address 0x24 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			@ <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c030a02 			@ <UNDEFINED> instruction: 0x0c030a02
  20:	14041201 	strne	r1, [r4], #-513	@ 0xfffffdff
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <_STACK_SIZE+0x45f3c>
  2c:	1e011c01 	cdpne	12, 0, cr1, cr1, cr1, {0}
  30:	44012206 	strmi	r2, [r1], #-518	@ 0xfffffdfa
  34:	Address 0x34 is out of bounds.


Disassembly of section .init::

00000000 <_table_isr>:
   0:	e59ff018 	ldr	pc, [pc, #24]	@ 20 <literal_reset_vector>
   4:	e59ff018 	ldr	pc, [pc, #24]	@ 24 <literal_undef_handler>
   8:	e59ff018 	ldr	pc, [pc, #24]	@ 28 <literal_swi_handler>
   c:	e59ff018 	ldr	pc, [pc, #24]	@ 2c <literal_prefetch_abort>
  10:	e59ff018 	ldr	pc, [pc, #24]	@ 30 <literal_data_abort>
  14:	e59ff018 	ldr	pc, [pc, #24]	@ 34 <literal_reserved_handler>
  18:	e59ff018 	ldr	pc, [pc, #24]	@ 38 <literal_irq_handler>
  1c:	e59ff018 	ldr	pc, [pc, #24]	@ 3c <literal_fiq_handler>

00000020 <literal_reset_vector>:
  20:	70010000 	andvc	r0, r1, r0

00000024 <literal_undef_handler>:
  24:	70010008 	andvc	r0, r1, r8

00000028 <literal_swi_handler>:
  28:	7001000c 	andvc	r0, r1, ip

0000002c <literal_prefetch_abort>:
  2c:	70010010 	andvc	r0, r1, r0, lsl r0

00000030 <literal_data_abort>:
  30:	70010014 	andvc	r0, r1, r4, lsl r0

00000034 <literal_reserved_handler>:
  34:	70010018 	andvc	r0, r1, r8, lsl r0

00000038 <literal_irq_handler>:
  38:	7001001c 	andvc	r0, r1, ip, lsl r0

0000003c <literal_fiq_handler>:
  3c:	70010048 	andvc	r0, r1, r8, asr #32

00000040 <_start>:
  40:	eaffffff 	b	44 <copy_loop>

00000044 <copy_loop>:
  44:	e3a00000 	mov	r0, #0
  48:	e59f1058 	ldr	r1, [pc, #88]	@ a8 <idle+0x8>
  4c:	e59f2058 	ldr	r2, [pc, #88]	@ ac <idle+0xc>

00000050 <copy_loop_body>:
  50:	e4913004 	ldr	r3, [r1], #4
  54:	e4803004 	str	r3, [r0], #4
  58:	e1510002 	cmp	r1, r2
  5c:	1afffffb 	bne	50 <copy_loop_body>

00000060 <stack_init>:
  60:	e321f0d1 	msr	CPSR_c, #209	@ 0xd1
  64:	e59fd044 	ldr	sp, [pc, #68]	@ b0 <idle+0x10>
  68:	e321f0d2 	msr	CPSR_c, #210	@ 0xd2
  6c:	e59fd040 	ldr	sp, [pc, #64]	@ b4 <idle+0x14>
  70:	e321f0d3 	msr	CPSR_c, #211	@ 0xd3
  74:	e59fd03c 	ldr	sp, [pc, #60]	@ b8 <idle+0x18>
  78:	e321f0d7 	msr	CPSR_c, #215	@ 0xd7
  7c:	e59fd038 	ldr	sp, [pc, #56]	@ bc <idle+0x1c>
  80:	e321f0db 	msr	CPSR_c, #219	@ 0xdb
  84:	e59fd034 	ldr	sp, [pc, #52]	@ c0 <MASK>
  88:	e321f0df 	msr	CPSR_c, #223	@ 0xdf
  8c:	e59fd030 	ldr	sp, [pc, #48]	@ c4 <MASK+0x4>

00000090 <board_init>:
  90:	ebfffffe 	bl	90 <board_init>

00000094 <irq_enable>:
  94:	e10f0000 	mrs	r0, CPSR
  98:	e3c00080 	bic	r0, r0, #128	@ 0x80
  9c:	e121f000 	msr	CPSR_c, r0

000000a0 <idle>:
  a0:	e320f003 	wfi
  a4:	eafffffd 	b	a0 <idle>
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000040 	andeq	r0, r0, r0, asr #32
  b0:	70020400 	andvc	r0, r2, r0, lsl #8
  b4:	70020300 	andvc	r0, r2, r0, lsl #6
  b8:	70020200 	andvc	r0, r2, r0, lsl #4
  bc:	70020500 	andvc	r0, r2, r0, lsl #10
  c0:	70020600 	andvc	r0, r2, r0, lsl #12
  c4:	70020100 	andvc	r0, r2, r0, lsl #2

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	7001004c 	andvc	r0, r1, ip, asr #32
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	8b080e42 	blhi	203930 <_STACK_SIZE+0x203830>
  24:	42018e02 	andmi	r8, r1, #2, 28
  28:	00040b0c 	andeq	r0, r4, ip, lsl #22
  2c:	0000000c 	andeq	r0, r0, ip
  30:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
  34:	7c020001 	stcvc	0, cr0, [r2], {1}
  38:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  3c:	0000001c 	andeq	r0, r0, ip, lsl r0
  40:	0000002c 	andeq	r0, r0, ip, lsr #32
  44:	70010064 	andvc	r0, r1, r4, rrx
  48:	0000007c 	andeq	r0, r0, ip, ror r0
  4c:	8b040e42 	blhi	10395c <_STACK_SIZE+0x10385c>
  50:	0b0d4201 	bleq	35085c <_STACK_SIZE+0x35075c>
  54:	420d0d76 	andmi	r0, sp, #7552	@ 0x1d80
  58:	00000ecb 	andeq	r0, r0, fp, asr #29
  5c:	0000000c 	andeq	r0, r0, ip
  60:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
  64:	7c020001 	stcvc	0, cr0, [r2], {1}
  68:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	0000005c 	andeq	r0, r0, ip, asr r0
  74:	7001015c 	andvc	r0, r1, ip, asr r1
  78:	0000008c 	andeq	r0, r0, ip, lsl #1
  7c:	8b040e42 	blhi	10398c <_STACK_SIZE+0x10388c>
  80:	0b0d4201 	bleq	35088c <_STACK_SIZE+0x35078c>
  84:	420d0d7e 	andmi	r0, sp, #8064	@ 0x1f80
  88:	00000ecb 	andeq	r0, r0, fp, asr #29
  8c:	0000000c 	andeq	r0, r0, ip
  90:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
  94:	7c020001 	stcvc	0, cr0, [r2], {1}
  98:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  9c:	0000001c 	andeq	r0, r0, ip, lsl r0
  a0:	0000008c 	andeq	r0, r0, ip, lsl #1
  a4:	700100e0 	andvc	r0, r1, r0, ror #1
  a8:	0000007c 	andeq	r0, r0, ip, ror r0
  ac:	8b040e42 	blhi	1039bc <_STACK_SIZE+0x1038bc>
  b0:	0b0d4201 	bleq	3508bc <_STACK_SIZE+0x3507bc>
  b4:	420d0d76 	andmi	r0, sp, #7552	@ 0x1d80
  b8:	00000ecb 	andeq	r0, r0, fp, asr #29
