// Seed: 2333897200
module module_0 (
    output tri id_0,
    output tri id_1,
    input uwire id_2
    , id_11,
    output supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wand id_7,
    input wire id_8,
    input wor id_9
);
  logic id_12;
  assign id_12 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd17,
    parameter id_13 = 32'd18,
    parameter id_17 = 32'd45
) (
    input wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    input wor id_5,
    output wire id_6,
    output wire id_7,
    input tri id_8,
    input supply1 id_9,
    input wand _id_10,
    input tri0 id_11,
    output tri1 id_12,
    input tri1 _id_13,
    input supply0 id_14,
    input supply1 id_15,
    input uwire id_16,
    input supply1 _id_17,
    output wand id_18,
    output tri1 id_19
);
  assign id_7  = -1;
  assign id_6  = id_14;
  assign id_18 = id_17;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_15,
      id_19,
      id_1,
      id_19,
      id_8,
      id_14,
      id_2,
      id_15
  );
  assign modCall_1.id_2 = 0;
  always @(-1 - -1);
  wire [id_17 : ~  -1 'd0] id_21;
  wire id_22;
  wire [id_13 : (  id_10  )] id_23;
endmodule
