<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</p>
        <p>Date: Wed Jun  5 20:08:15 2024
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_GB0</td>
                <td>(1165, 163)</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_gbs_1</td>
                <td>23825</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_GB0</td>
                <td>(1174, 163)</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_gbs_1</td>
                <td>6142</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>(1166, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td>3789</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0</td>
                <td>(1153, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_Y</td>
                <td>1767</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0</td>
                <td>(1162, 163)</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_Y</td>
                <td>1178</td>
            </tr>
            <tr>
                <td>6</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>(1167, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td>1046</td>
            </tr>
            <tr>
                <td>7</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_GB0</td>
                <td>(1175, 163)</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_gbs_1</td>
                <td>1011</td>
            </tr>
            <tr>
                <td>8</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</td>
                <td>(1171, 162)</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_Y</td>
                <td>878</td>
            </tr>
            <tr>
                <td>9</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</td>
                <td>(1168, 162)</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_Y</td>
                <td>429</td>
            </tr>
            <tr>
                <td>10</td>
                <td>I_1/U0</td>
                <td>(1172, 162)</td>
                <td>I_1/U0_Y</td>
                <td>251</td>
            </tr>
            <tr>
                <td>11</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</td>
                <td>(1165, 162)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</td>
                <td>82</td>
            </tr>
            <tr>
                <td>12</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0</td>
                <td>(1163, 163)</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_Y</td>
                <td>65</td>
            </tr>
            <tr>
                <td>13</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0</td>
                <td>(1170, 162)</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_Y</td>
                <td>12</td>
            </tr>
            <tr>
                <td>14</td>
                <td>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0</td>
                <td>(1169, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0_Y</td>
                <td>10</td>
            </tr>
            <tr>
                <td>15</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</td>
                <td>(1164, 162)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</td>
                <td>4</td>
            </tr>
            <tr>
                <td>16</td>
                <td>I_2/U0</td>
                <td>(1173, 162)</td>
                <td>I_2/U0_Y</td>
                <td>2</td>
            </tr>
            <tr>
                <td>17</td>
                <td>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0</td>
                <td>(1174, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0_Y</td>
                <td>2</td>
            </tr>
            <tr>
                <td>18</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</td>
                <td>(1175, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_Y</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <p>(none)</p>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]_CLK_GATING_AND2:Y</td>
                <td>(2064, 141)</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_GB0</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_Z[1]_CLK_GATING</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]_CLK_GATING_AND2:Y</td>
                <td>(2064, 141)</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_Z[1]_CLK_GATING</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]_CLK_GATING_AND2:Y</td>
                <td>(2269, 102)</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_GB0</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_Z[1]_CLK_GATING</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2:Y</td>
                <td>(1767, 84)</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_rep_Z[1]_CLK_GATING</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1:Y</td>
                <td>(1746, 12)</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1_rgb_net_1</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>6</td>
                <td>I_1_CLK_GATING_AND2:Y</td>
                <td>(193, 78)</td>
                <td>I_1/U0</td>
                <td>FTDI_CLK_ibuf_Z_CLK_GATING</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>7</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</td>
                <td>(1879, 102)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]_CLK_GATING_AND2:Y</td>
                <td>(2269, 102)</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_Z[1]_CLK_GATING</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>9</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1:Y</td>
                <td>(1740, 366)</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0</td>
                <td>Clock_Reset_0/PF_OSC_C0_0_RCOSC_160MHZ_GL</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>10</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>11</td>
                <td>I_2_CLK_GATING_AND2:Y</td>
                <td>(1766, 84)</td>
                <td>I_2/U0</td>
                <td>N_10_CLK_GATING</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0:OUT0</td>
                <td>(2461, 377)</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_GB0</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(2460, 377)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0:OUT0</td>
                <td>(2461, 377)</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>(2460, 377)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/pll_inst_0:OUT0</td>
                <td>(2460, 5)</td>
                <td>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0</td>
                <td>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>6</td>
                <td>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/pll_inst_0:OUT0</td>
                <td>(0, 5)</td>
                <td>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0</td>
                <td>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>7</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:OUT0</td>
                <td>(2461, 5)</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/Clock_Switch_0/Clock_To_PLL_6:Y</td>
                <td>(1868, 90)</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0:REF_CLK_0</td>
                <td>(2461, 377)</td>
                <td>Clock_Reset_0_CLK_SRC_Logic</td>
                <td>ROUTED</td>
                <td>11</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</td>
                <td>(2460, 377)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/Clock_Switch_0_0/Clock_To_PLL_6:Y</td>
                <td>(1860, 90)</td>
                <td>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/pll_inst_0:REF_CLK_0</td>
                <td>(2460, 5)</td>
                <td>Clock_Reset_0_CLK_SRC_Ref</td>
                <td>ROUTED</td>
                <td>11</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:REF_CLK_0</td>
                <td>(2461, 5)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</td>
                <td>(2460, 17)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>408</td>
                <td>(1747, 13)</td>
                <td>372</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1747, 40)</td>
                <td>36</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</td>
                <td>(2460, 17)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>96</td>
                <td>(1750, 13)</td>
                <td>68</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1750, 40)</td>
                <td>24</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1750, 66)</td>
                <td>4</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</td>
                <td>(2460, 98)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>408</td>
                <td>(1747, 67)</td>
                <td>9</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1747, 94)</td>
                <td>399</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</td>
                <td>(2460, 98)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>96</td>
                <td>(1750, 67)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1750, 94)</td>
                <td>95</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</td>
                <td>(2461, 125)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>408</td>
                <td>(1747, 121)</td>
                <td>381</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1747, 148)</td>
                <td>27</td>
            </tr>
            <tr>
                <td>6</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</td>
                <td>(2461, 125)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>96</td>
                <td>(1750, 121)</td>
                <td>48</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1750, 148)</td>
                <td>48</td>
            </tr>
            <tr>
                <td>7</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</td>
                <td>(2460, 44)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>408</td>
                <td>(1748, 41)</td>
                <td>345</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1748, 68)</td>
                <td>63</td>
            </tr>
            <tr>
                <td>8</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</td>
                <td>(2460, 44)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>96</td>
                <td>(1751, 41)</td>
                <td>92</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1751, 68)</td>
                <td>4</td>
            </tr>
            <tr>
                <td>9</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</td>
                <td>(2460, 125)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>408</td>
                <td>(1748, 95)</td>
                <td>27</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1748, 122)</td>
                <td>381</td>
            </tr>
            <tr>
                <td>10</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</td>
                <td>(2460, 125)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>96</td>
                <td>(1750, 120)</td>
                <td>90</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1751, 95)</td>
                <td>6</td>
            </tr>
            <tr>
                <td>11</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</td>
                <td>(2460, 152)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>408</td>
                <td>(1748, 149)</td>
                <td>408</td>
            </tr>
            <tr>
                <td>12</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</td>
                <td>(2460, 152)</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</td>
                <td>HARDWIRED</td>
                <td>96</td>
                <td>(1751, 122)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>(1751, 149)</td>
                <td>93</td>
            </tr>
        </table>
        <p/>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_GB0</td>
                <td>(1165, 163)</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_gbs_1</td>
                <td>23825</td>
                <td>1</td>
                <td>(1744, 12)</td>
                <td>179</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1744, 39)</td>
                <td>275</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1744, 66)</td>
                <td>970</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1744, 93)</td>
                <td>1457</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1744, 120)</td>
                <td>1411</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1744, 147)</td>
                <td>812</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1744, 177)</td>
                <td>675</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1744, 204)</td>
                <td>575</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1744, 231)</td>
                <td>361</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1744, 258)</td>
                <td>353</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1744, 285)</td>
                <td>35</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(1744, 312)</td>
                <td>32</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13</td>
                <td>(1744, 339)</td>
                <td>34</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14</td>
                <td>(1744, 366)</td>
                <td>14</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15</td>
                <td>(1748, 67)</td>
                <td>1876</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16</td>
                <td>(1748, 121)</td>
                <td>1624</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17</td>
                <td>(1750, 12)</td>
                <td>1796</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18</td>
                <td>(1750, 177)</td>
                <td>2823</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>19</td>
                <td>(1750, 204)</td>
                <td>2151</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>20</td>
                <td>(1750, 231)</td>
                <td>294</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21</td>
                <td>(1750, 258)</td>
                <td>56</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22</td>
                <td>(1750, 285)</td>
                <td>40</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23</td>
                <td>(1750, 312)</td>
                <td>24</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>24</td>
                <td>(1750, 339)</td>
                <td>10</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25</td>
                <td>(1750, 366)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>26</td>
                <td>(1751, 40)</td>
                <td>2216</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>27</td>
                <td>(1751, 94)</td>
                <td>1530</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>28</td>
                <td>(1751, 148)</td>
                <td>2198</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_GB0</td>
                <td>(1174, 163)</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_gbs_1</td>
                <td>6142</td>
                <td>1</td>
                <td>(1741, 40)</td>
                <td>192</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1741, 67)</td>
                <td>317</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1741, 94)</td>
                <td>485</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1741, 121)</td>
                <td>272</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1741, 148)</td>
                <td>62</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1741, 178)</td>
                <td>309</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1741, 205)</td>
                <td>372</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1741, 232)</td>
                <td>257</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1741, 259)</td>
                <td>78</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1744, 13)</td>
                <td>151</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1747, 39)</td>
                <td>742</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(1747, 66)</td>
                <td>139</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13</td>
                <td>(1747, 93)</td>
                <td>891</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14</td>
                <td>(1747, 120)</td>
                <td>495</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15</td>
                <td>(1747, 147)</td>
                <td>775</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16</td>
                <td>(1747, 178)</td>
                <td>383</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17</td>
                <td>(1747, 205)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18</td>
                <td>(1748, 14)</td>
                <td>219</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>(1166, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td>3789</td>
                <td>1</td>
                <td>(1741, 41)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1741, 68)</td>
                <td>154</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1741, 122)</td>
                <td>50</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1741, 149)</td>
                <td>15</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1747, 41)</td>
                <td>373</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1747, 68)</td>
                <td>1060</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1747, 95)</td>
                <td>984</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1747, 122)</td>
                <td>631</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1747, 149)</td>
                <td>497</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1747, 179)</td>
                <td>22</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0</td>
                <td>(1153, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_Y</td>
                <td>1767</td>
                <td>1</td>
                <td>(579, 66)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(579, 93)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(579, 120)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(579, 147)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(579, 177)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(579, 204)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(579, 231)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(585, 12)</td>
                <td>202</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(585, 39)</td>
                <td>245</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(585, 66)</td>
                <td>270</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(585, 93)</td>
                <td>225</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(585, 120)</td>
                <td>196</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13</td>
                <td>(585, 147)</td>
                <td>165</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14</td>
                <td>(585, 177)</td>
                <td>113</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15</td>
                <td>(585, 204)</td>
                <td>53</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16</td>
                <td>(585, 231)</td>
                <td>102</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17</td>
                <td>(585, 258)</td>
                <td>110</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18</td>
                <td>(585, 285)</td>
                <td>30</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>19</td>
                <td>(585, 312)</td>
                <td>20</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>20</td>
                <td>(585, 339)</td>
                <td>6</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0</td>
                <td>(1162, 163)</td>
                <td>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_Y</td>
                <td>1178</td>
                <td>1</td>
                <td>(583, 40)</td>
                <td>216</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(583, 67)</td>
                <td>229</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(583, 94)</td>
                <td>182</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(583, 121)</td>
                <td>152</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(583, 148)</td>
                <td>67</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(583, 178)</td>
                <td>52</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(583, 205)</td>
                <td>16</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(586, 13)</td>
                <td>194</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(586, 232)</td>
                <td>70</td>
            </tr>
            <tr>
                <td>6</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>(1167, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td>1046</td>
                <td>1</td>
                <td>(1744, 41)</td>
                <td>24</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1744, 122)</td>
                <td>35</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1744, 149)</td>
                <td>430</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1744, 179)</td>
                <td>60</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1750, 41)</td>
                <td>279</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1750, 68)</td>
                <td>118</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1750, 95)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1750, 122)</td>
                <td>6</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1750, 149)</td>
                <td>89</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1750, 179)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>7</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_GB0</td>
                <td>(1175, 163)</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_gbs_1</td>
                <td>1011</td>
                <td>1</td>
                <td>(1744, 40)</td>
                <td>9</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1744, 67)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1744, 94)</td>
                <td>24</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1744, 121)</td>
                <td>99</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1744, 148)</td>
                <td>409</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1744, 178)</td>
                <td>37</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1744, 205)</td>
                <td>40</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1744, 232)</td>
                <td>14</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1744, 259)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1744, 286)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1744, 340)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(1750, 39)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13</td>
                <td>(1750, 93)</td>
                <td>51</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14</td>
                <td>(1750, 147)</td>
                <td>57</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15</td>
                <td>(1750, 178)</td>
                <td>9</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16</td>
                <td>(1750, 205)</td>
                <td>19</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17</td>
                <td>(1750, 232)</td>
                <td>6</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18</td>
                <td>(1751, 14)</td>
                <td>7</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>19</td>
                <td>(1751, 67)</td>
                <td>13</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>20</td>
                <td>(1751, 121)</td>
                <td>186</td>
            </tr>
            <tr>
                <td>8</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</td>
                <td>(1171, 162)</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_Y</td>
                <td>878</td>
                <td>1</td>
                <td>(1745, 120)</td>
                <td>35</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1745, 147)</td>
                <td>350</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1745, 177)</td>
                <td>48</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1751, 39)</td>
                <td>235</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1751, 66)</td>
                <td>116</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1751, 120)</td>
                <td>6</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1751, 147)</td>
                <td>87</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1751, 177)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>9</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</td>
                <td>(1168, 162)</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_Y</td>
                <td>429</td>
                <td>1</td>
                <td>(1746, 13)</td>
                <td>102</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1746, 40)</td>
                <td>27</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1746, 67)</td>
                <td>49</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1746, 94)</td>
                <td>117</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1746, 121)</td>
                <td>134</td>
            </tr>
            <tr>
                <td>10</td>
                <td>I_1/U0</td>
                <td>(1172, 162)</td>
                <td>I_1/U0_Y</td>
                <td>251</td>
                <td>1</td>
                <td>(1740, 41)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1740, 68)</td>
                <td>26</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1740, 149)</td>
                <td>7</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1746, 41)</td>
                <td>35</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1746, 122)</td>
                <td>25</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1746, 149)</td>
                <td>140</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1746, 179)</td>
                <td>10</td>
            </tr>
            <tr>
                <td>11</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</td>
                <td>(1165, 162)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</td>
                <td>82</td>
                <td>1</td>
                <td>(1749, 39)</td>
                <td>18</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1749, 66)</td>
                <td>15</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1749, 93)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1749, 120)</td>
                <td>5</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1749, 147)</td>
                <td>42</td>
            </tr>
            <tr>
                <td>12</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0</td>
                <td>(1163, 163)</td>
                <td>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_Y</td>
                <td>65</td>
                <td>1</td>
                <td>(586, 40)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(586, 67)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(586, 94)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(586, 121)</td>
                <td>12</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(586, 148)</td>
                <td>30</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(586, 178)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(586, 205)</td>
                <td>5</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(586, 259)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(586, 286)</td>
                <td>4</td>
            </tr>
            <tr>
                <td>13</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0</td>
                <td>(1170, 162)</td>
                <td>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_Y</td>
                <td>12</td>
                <td>1</td>
                <td>(1748, 66)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1748, 93)</td>
                <td>8</td>
            </tr>
            <tr>
                <td>14</td>
                <td>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0</td>
                <td>(1169, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0_Y</td>
                <td>10</td>
                <td>1</td>
                <td>(1749, 13)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1749, 40)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1749, 67)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1749, 94)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1749, 121)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1749, 148)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>15</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</td>
                <td>(1164, 162)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</td>
                <td>4</td>
                <td>1</td>
                <td>(1740, 366)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1746, 12)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1746, 366)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>16</td>
                <td>I_2/U0</td>
                <td>(1173, 162)</td>
                <td>I_2/U0_Y</td>
                <td>2</td>
                <td/>
                <td>(1749, 95)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>17</td>
                <td>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0</td>
                <td>(1174, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/clkint_0/U0_Y</td>
                <td>2</td>
                <td/>
                <td>(1748, 94)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>18</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</td>
                <td>(1175, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_Y</td>
                <td>1</td>
                <td/>
                <td>(1745, 13)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Clock Signals Summary</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>The number of clock signals through  H-Chip Global resources</td>
                <td>8</td>
            </tr>
            <tr>
                <td>The number of clock signals through     Row Global resources</td>
                <td>106</td>
            </tr>
            <tr>
                <td>The number of clock signals through  Sector Global resources</td>
                <td>504</td>
            </tr>
            <tr>
                <td>The number of clock signals through Cluster Global resources</td>
                <td>5517</td>
            </tr>
        </table>
        <p/>
        <h2>Warning: Local Clock Nets</h2>
        <p>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to noise than those using dedicated global resources. Microchip recommends promoting these signals to dedicated global resources.
</p>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> Driving Net </th>
                <th> To </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250_0</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250_2</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_530</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</td>
            </tr>
            <tr>
                <td>6</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250_1</td>
                <td>Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</td>
            </tr>
        </table>
    </body>
</html>
