
Motor-Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf78  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000063c  0800c088  0800c088  0001c088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6c4  0800c6c4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800c6c4  0800c6c4  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c6c4  0800c6c4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6c4  0800c6c4  0001c6c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c6c8  0800c6c8  0001c6c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800c6cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ae0  200001e4  0800c8b0  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001cc4  0800c8b0  00021cc4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019624  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004052  00000000  00000000  00039831  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001748  00000000  00000000  0003d888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001590  00000000  00000000  0003efd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001be14  00000000  00000000  00040560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019fb3  00000000  00000000  0005c374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d6dd  00000000  00000000  00076327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00113a04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000076a8  00000000  00000000  00113a54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c070 	.word	0x0800c070

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	0800c070 	.word	0x0800c070

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_d2lz>:
 800115c:	b538      	push	{r3, r4, r5, lr}
 800115e:	4605      	mov	r5, r0
 8001160:	460c      	mov	r4, r1
 8001162:	2200      	movs	r2, #0
 8001164:	2300      	movs	r3, #0
 8001166:	4628      	mov	r0, r5
 8001168:	4621      	mov	r1, r4
 800116a:	f7ff fc27 	bl	80009bc <__aeabi_dcmplt>
 800116e:	b928      	cbnz	r0, 800117c <__aeabi_d2lz+0x20>
 8001170:	4628      	mov	r0, r5
 8001172:	4621      	mov	r1, r4
 8001174:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001178:	f000 b80a 	b.w	8001190 <__aeabi_d2ulz>
 800117c:	4628      	mov	r0, r5
 800117e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001182:	f000 f805 	bl	8001190 <__aeabi_d2ulz>
 8001186:	4240      	negs	r0, r0
 8001188:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800118c:	bd38      	pop	{r3, r4, r5, pc}
 800118e:	bf00      	nop

08001190 <__aeabi_d2ulz>:
 8001190:	b5d0      	push	{r4, r6, r7, lr}
 8001192:	2200      	movs	r2, #0
 8001194:	4b0b      	ldr	r3, [pc, #44]	; (80011c4 <__aeabi_d2ulz+0x34>)
 8001196:	4606      	mov	r6, r0
 8001198:	460f      	mov	r7, r1
 800119a:	f7ff f99d 	bl	80004d8 <__aeabi_dmul>
 800119e:	f7ff fc73 	bl	8000a88 <__aeabi_d2uiz>
 80011a2:	4604      	mov	r4, r0
 80011a4:	f7ff f91e 	bl	80003e4 <__aeabi_ui2d>
 80011a8:	2200      	movs	r2, #0
 80011aa:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <__aeabi_d2ulz+0x38>)
 80011ac:	f7ff f994 	bl	80004d8 <__aeabi_dmul>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4630      	mov	r0, r6
 80011b6:	4639      	mov	r1, r7
 80011b8:	f7fe ffd6 	bl	8000168 <__aeabi_dsub>
 80011bc:	f7ff fc64 	bl	8000a88 <__aeabi_d2uiz>
 80011c0:	4621      	mov	r1, r4
 80011c2:	bdd0      	pop	{r4, r6, r7, pc}
 80011c4:	3df00000 	.word	0x3df00000
 80011c8:	41f00000 	.word	0x41f00000

080011cc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011dc:	4b18      	ldr	r3, [pc, #96]	; (8001240 <MX_ADC1_Init+0x74>)
 80011de:	4a19      	ldr	r2, [pc, #100]	; (8001244 <MX_ADC1_Init+0x78>)
 80011e0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011e2:	4b17      	ldr	r3, [pc, #92]	; (8001240 <MX_ADC1_Init+0x74>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011e8:	4b15      	ldr	r3, [pc, #84]	; (8001240 <MX_ADC1_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ee:	4b14      	ldr	r3, [pc, #80]	; (8001240 <MX_ADC1_Init+0x74>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011f4:	4b12      	ldr	r3, [pc, #72]	; (8001240 <MX_ADC1_Init+0x74>)
 80011f6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80011fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011fc:	4b10      	ldr	r3, [pc, #64]	; (8001240 <MX_ADC1_Init+0x74>)
 80011fe:	2200      	movs	r2, #0
 8001200:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001202:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <MX_ADC1_Init+0x74>)
 8001204:	2201      	movs	r2, #1
 8001206:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001208:	480d      	ldr	r0, [pc, #52]	; (8001240 <MX_ADC1_Init+0x74>)
 800120a:	f000 ff47 	bl	800209c <HAL_ADC_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001214:	f000 fcbe 	bl	8001b94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001218:	2300      	movs	r3, #0
 800121a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800121c:	2301      	movs	r3, #1
 800121e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	4619      	mov	r1, r3
 8001228:	4805      	ldr	r0, [pc, #20]	; (8001240 <MX_ADC1_Init+0x74>)
 800122a:	f001 f9cf 	bl	80025cc <HAL_ADC_ConfigChannel>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001234:	f000 fcae 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001238:	bf00      	nop
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000200 	.word	0x20000200
 8001244:	40012400 	.word	0x40012400

08001248 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800124e:	1d3b      	adds	r3, r7, #4
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001258:	4b18      	ldr	r3, [pc, #96]	; (80012bc <MX_ADC2_Init+0x74>)
 800125a:	4a19      	ldr	r2, [pc, #100]	; (80012c0 <MX_ADC2_Init+0x78>)
 800125c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800125e:	4b17      	ldr	r3, [pc, #92]	; (80012bc <MX_ADC2_Init+0x74>)
 8001260:	2200      	movs	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001264:	4b15      	ldr	r3, [pc, #84]	; (80012bc <MX_ADC2_Init+0x74>)
 8001266:	2200      	movs	r2, #0
 8001268:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800126a:	4b14      	ldr	r3, [pc, #80]	; (80012bc <MX_ADC2_Init+0x74>)
 800126c:	2200      	movs	r2, #0
 800126e:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001270:	4b12      	ldr	r3, [pc, #72]	; (80012bc <MX_ADC2_Init+0x74>)
 8001272:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001276:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001278:	4b10      	ldr	r3, [pc, #64]	; (80012bc <MX_ADC2_Init+0x74>)
 800127a:	2200      	movs	r2, #0
 800127c:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 800127e:	4b0f      	ldr	r3, [pc, #60]	; (80012bc <MX_ADC2_Init+0x74>)
 8001280:	2201      	movs	r2, #1
 8001282:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001284:	480d      	ldr	r0, [pc, #52]	; (80012bc <MX_ADC2_Init+0x74>)
 8001286:	f000 ff09 	bl	800209c <HAL_ADC_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001290:	f000 fc80 	bl	8001b94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001294:	2301      	movs	r3, #1
 8001296:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001298:	2301      	movs	r3, #1
 800129a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	4619      	mov	r1, r3
 80012a4:	4805      	ldr	r0, [pc, #20]	; (80012bc <MX_ADC2_Init+0x74>)
 80012a6:	f001 f991 	bl	80025cc <HAL_ADC_ConfigChannel>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80012b0:	f000 fc70 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80012b4:	bf00      	nop
 80012b6:	3710      	adds	r7, #16
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000230 	.word	0x20000230
 80012c0:	40012800 	.word	0x40012800

080012c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08a      	sub	sp, #40	; 0x28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	f107 0318 	add.w	r3, r7, #24
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a28      	ldr	r2, [pc, #160]	; (8001380 <HAL_ADC_MspInit+0xbc>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d122      	bne.n	800132a <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012e4:	4b27      	ldr	r3, [pc, #156]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	4a26      	ldr	r2, [pc, #152]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 80012ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012ee:	6193      	str	r3, [r2, #24]
 80012f0:	4b24      	ldr	r3, [pc, #144]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012f8:	617b      	str	r3, [r7, #20]
 80012fa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fc:	4b21      	ldr	r3, [pc, #132]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	4a20      	ldr	r2, [pc, #128]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 8001302:	f043 0304 	orr.w	r3, r3, #4
 8001306:	6193      	str	r3, [r2, #24]
 8001308:	4b1e      	ldr	r3, [pc, #120]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	f003 0304 	and.w	r3, r3, #4
 8001310:	613b      	str	r3, [r7, #16]
 8001312:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = ADC_Throttle_Pin;
 8001314:	2301      	movs	r3, #1
 8001316:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001318:	2303      	movs	r3, #3
 800131a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_Throttle_GPIO_Port, &GPIO_InitStruct);
 800131c:	f107 0318 	add.w	r3, r7, #24
 8001320:	4619      	mov	r1, r3
 8001322:	4819      	ldr	r0, [pc, #100]	; (8001388 <HAL_ADC_MspInit+0xc4>)
 8001324:	f001 fea8 	bl	8003078 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001328:	e026      	b.n	8001378 <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a17      	ldr	r2, [pc, #92]	; (800138c <HAL_ADC_MspInit+0xc8>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d121      	bne.n	8001378 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001334:	4b13      	ldr	r3, [pc, #76]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	4a12      	ldr	r2, [pc, #72]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 800133a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800133e:	6193      	str	r3, [r2, #24]
 8001340:	4b10      	ldr	r3, [pc, #64]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134c:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	4a0c      	ldr	r2, [pc, #48]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 8001352:	f043 0304 	orr.w	r3, r3, #4
 8001356:	6193      	str	r3, [r2, #24]
 8001358:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <HAL_ADC_MspInit+0xc0>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	f003 0304 	and.w	r3, r3, #4
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ADC_Regen_Pin;
 8001364:	2302      	movs	r3, #2
 8001366:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001368:	2303      	movs	r3, #3
 800136a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_Regen_GPIO_Port, &GPIO_InitStruct);
 800136c:	f107 0318 	add.w	r3, r7, #24
 8001370:	4619      	mov	r1, r3
 8001372:	4805      	ldr	r0, [pc, #20]	; (8001388 <HAL_ADC_MspInit+0xc4>)
 8001374:	f001 fe80 	bl	8003078 <HAL_GPIO_Init>
}
 8001378:	bf00      	nop
 800137a:	3728      	adds	r7, #40	; 0x28
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40012400 	.word	0x40012400
 8001384:	40021000 	.word	0x40021000
 8001388:	40010800 	.word	0x40010800
 800138c:	40012800 	.word	0x40012800

08001390 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001394:	4b16      	ldr	r3, [pc, #88]	; (80013f0 <MX_CAN_Init+0x60>)
 8001396:	4a17      	ldr	r2, [pc, #92]	; (80013f4 <MX_CAN_Init+0x64>)
 8001398:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 800139a:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <MX_CAN_Init+0x60>)
 800139c:	2210      	movs	r2, #16
 800139e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80013a0:	4b13      	ldr	r3, [pc, #76]	; (80013f0 <MX_CAN_Init+0x60>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80013a6:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <MX_CAN_Init+0x60>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80013ac:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <MX_CAN_Init+0x60>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80013b2:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <MX_CAN_Init+0x60>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80013b8:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <MX_CAN_Init+0x60>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80013be:	4b0c      	ldr	r3, [pc, #48]	; (80013f0 <MX_CAN_Init+0x60>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80013c4:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <MX_CAN_Init+0x60>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80013ca:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <MX_CAN_Init+0x60>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80013d0:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <MX_CAN_Init+0x60>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80013d6:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <MX_CAN_Init+0x60>)
 80013d8:	2200      	movs	r2, #0
 80013da:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80013dc:	4804      	ldr	r0, [pc, #16]	; (80013f0 <MX_CAN_Init+0x60>)
 80013de:	f001 fa88 	bl	80028f2 <HAL_CAN_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 80013e8:	f000 fbd4 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	2000027c 	.word	0x2000027c
 80013f4:	40006400 	.word	0x40006400

080013f8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b088      	sub	sp, #32
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001400:	f107 0310 	add.w	r3, r7, #16
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a1c      	ldr	r2, [pc, #112]	; (8001484 <HAL_CAN_MspInit+0x8c>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d131      	bne.n	800147c <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001418:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <HAL_CAN_MspInit+0x90>)
 800141a:	69db      	ldr	r3, [r3, #28]
 800141c:	4a1a      	ldr	r2, [pc, #104]	; (8001488 <HAL_CAN_MspInit+0x90>)
 800141e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001422:	61d3      	str	r3, [r2, #28]
 8001424:	4b18      	ldr	r3, [pc, #96]	; (8001488 <HAL_CAN_MspInit+0x90>)
 8001426:	69db      	ldr	r3, [r3, #28]
 8001428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001430:	4b15      	ldr	r3, [pc, #84]	; (8001488 <HAL_CAN_MspInit+0x90>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	4a14      	ldr	r2, [pc, #80]	; (8001488 <HAL_CAN_MspInit+0x90>)
 8001436:	f043 0304 	orr.w	r3, r3, #4
 800143a:	6193      	str	r3, [r2, #24]
 800143c:	4b12      	ldr	r3, [pc, #72]	; (8001488 <HAL_CAN_MspInit+0x90>)
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	f003 0304 	and.w	r3, r3, #4
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001448:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800144c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001456:	f107 0310 	add.w	r3, r7, #16
 800145a:	4619      	mov	r1, r3
 800145c:	480b      	ldr	r0, [pc, #44]	; (800148c <HAL_CAN_MspInit+0x94>)
 800145e:	f001 fe0b 	bl	8003078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001462:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001466:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001468:	2302      	movs	r3, #2
 800146a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800146c:	2303      	movs	r3, #3
 800146e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	f107 0310 	add.w	r3, r7, #16
 8001474:	4619      	mov	r1, r3
 8001476:	4805      	ldr	r0, [pc, #20]	; (800148c <HAL_CAN_MspInit+0x94>)
 8001478:	f001 fdfe 	bl	8003078 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800147c:	bf00      	nop
 800147e:	3720      	adds	r7, #32
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40006400 	.word	0x40006400
 8001488:	40021000 	.word	0x40021000
 800148c:	40010800 	.word	0x40010800

08001490 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001494:	4a18      	ldr	r2, [pc, #96]	; (80014f8 <MX_FREERTOS_Init+0x68>)
 8001496:	2100      	movs	r1, #0
 8001498:	4818      	ldr	r0, [pc, #96]	; (80014fc <MX_FREERTOS_Init+0x6c>)
 800149a:	f003 fd19 	bl	8004ed0 <osThreadNew>
 800149e:	4603      	mov	r3, r0
 80014a0:	4a17      	ldr	r2, [pc, #92]	; (8001500 <MX_FREERTOS_Init+0x70>)
 80014a2:	6013      	str	r3, [r2, #0]

  /* creation of GetADCValues */
  GetADCValuesHandle = osThreadNew(getADCValues, NULL, &GetADCValues_attributes);
 80014a4:	4a17      	ldr	r2, [pc, #92]	; (8001504 <MX_FREERTOS_Init+0x74>)
 80014a6:	2100      	movs	r1, #0
 80014a8:	4817      	ldr	r0, [pc, #92]	; (8001508 <MX_FREERTOS_Init+0x78>)
 80014aa:	f003 fd11 	bl	8004ed0 <osThreadNew>
 80014ae:	4603      	mov	r3, r0
 80014b0:	4a16      	ldr	r2, [pc, #88]	; (800150c <MX_FREERTOS_Init+0x7c>)
 80014b2:	6013      	str	r3, [r2, #0]

  /* creation of updateFlags */
  updateFlagsHandle = osThreadNew(startUpdateFlags, NULL, &updateFlags_attributes);
 80014b4:	4a16      	ldr	r2, [pc, #88]	; (8001510 <MX_FREERTOS_Init+0x80>)
 80014b6:	2100      	movs	r1, #0
 80014b8:	4816      	ldr	r0, [pc, #88]	; (8001514 <MX_FREERTOS_Init+0x84>)
 80014ba:	f003 fd09 	bl	8004ed0 <osThreadNew>
 80014be:	4603      	mov	r3, r0
 80014c0:	4a15      	ldr	r2, [pc, #84]	; (8001518 <MX_FREERTOS_Init+0x88>)
 80014c2:	6013      	str	r3, [r2, #0]

  /* creation of motorStateMachi */
  motorStateMachiHandle = osThreadNew(startMotorStateMachine, NULL, &motorStateMachi_attributes);
 80014c4:	4a15      	ldr	r2, [pc, #84]	; (800151c <MX_FREERTOS_Init+0x8c>)
 80014c6:	2100      	movs	r1, #0
 80014c8:	4815      	ldr	r0, [pc, #84]	; (8001520 <MX_FREERTOS_Init+0x90>)
 80014ca:	f003 fd01 	bl	8004ed0 <osThreadNew>
 80014ce:	4603      	mov	r3, r0
 80014d0:	4a14      	ldr	r2, [pc, #80]	; (8001524 <MX_FREERTOS_Init+0x94>)
 80014d2:	6013      	str	r3, [r2, #0]

  /* creation of getCANVelocity */
  getCANVelocityHandle = osThreadNew(startGetCANVelocity, NULL, &getCANVelocity_attributes);
 80014d4:	4a14      	ldr	r2, [pc, #80]	; (8001528 <MX_FREERTOS_Init+0x98>)
 80014d6:	2100      	movs	r1, #0
 80014d8:	4814      	ldr	r0, [pc, #80]	; (800152c <MX_FREERTOS_Init+0x9c>)
 80014da:	f003 fcf9 	bl	8004ed0 <osThreadNew>
 80014de:	4603      	mov	r3, r0
 80014e0:	4a13      	ldr	r2, [pc, #76]	; (8001530 <MX_FREERTOS_Init+0xa0>)
 80014e2:	6013      	str	r3, [r2, #0]

  /* creation of getCANBatterySO */
  getCANBatterySOHandle = osThreadNew(StartSetCANBatterySO, NULL, &getCANBatterySO_attributes);
 80014e4:	4a13      	ldr	r2, [pc, #76]	; (8001534 <MX_FREERTOS_Init+0xa4>)
 80014e6:	2100      	movs	r1, #0
 80014e8:	4813      	ldr	r0, [pc, #76]	; (8001538 <MX_FREERTOS_Init+0xa8>)
 80014ea:	f003 fcf1 	bl	8004ed0 <osThreadNew>
 80014ee:	4603      	mov	r3, r0
 80014f0:	4a12      	ldr	r2, [pc, #72]	; (800153c <MX_FREERTOS_Init+0xac>)
 80014f2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	0800c12c 	.word	0x0800c12c
 80014fc:	08001541 	.word	0x08001541
 8001500:	200002c0 	.word	0x200002c0
 8001504:	0800c150 	.word	0x0800c150
 8001508:	08001561 	.word	0x08001561
 800150c:	200002c4 	.word	0x200002c4
 8001510:	0800c174 	.word	0x0800c174
 8001514:	080015f9 	.word	0x080015f9
 8001518:	200002c8 	.word	0x200002c8
 800151c:	0800c198 	.word	0x0800c198
 8001520:	0800168d 	.word	0x0800168d
 8001524:	200002cc 	.word	0x200002cc
 8001528:	0800c1bc 	.word	0x0800c1bc
 800152c:	08001809 	.word	0x08001809
 8001530:	200002d0 	.word	0x200002d0
 8001534:	0800c1e0 	.word	0x0800c1e0
 8001538:	08001879 	.word	0x08001879
 800153c:	200002d4 	.word	0x200002d4

08001540 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001548:	2120      	movs	r1, #32
 800154a:	4804      	ldr	r0, [pc, #16]	; (800155c <StartDefaultTask+0x1c>)
 800154c:	f001 ff47 	bl	80033de <HAL_GPIO_TogglePin>
     osDelay(500);
 8001550:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001554:	f003 fd66 	bl	8005024 <osDelay>
	 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001558:	e7f6      	b.n	8001548 <StartDefaultTask+0x8>
 800155a:	bf00      	nop
 800155c:	40010800 	.word	0x40010800

08001560 <getADCValues>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_getADCValues */
void getADCValues(void *argument)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN getADCValues */
  /* Infinite loop */
  for(;;)
  {
	// Get ADC values for throttle and regen
	HAL_ADC_Start(&hadc1);
 8001568:	481e      	ldr	r0, [pc, #120]	; (80015e4 <getADCValues+0x84>)
 800156a:	f000 fe6f 	bl	800224c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800156e:	f04f 31ff 	mov.w	r1, #4294967295
 8001572:	481c      	ldr	r0, [pc, #112]	; (80015e4 <getADCValues+0x84>)
 8001574:	f000 ff18 	bl	80023a8 <HAL_ADC_PollForConversion>
	ADC_throttle_val = HAL_ADC_GetValue(&hadc1);
 8001578:	481a      	ldr	r0, [pc, #104]	; (80015e4 <getADCValues+0x84>)
 800157a:	f001 f81b 	bl	80025b4 <HAL_ADC_GetValue>
 800157e:	4603      	mov	r3, r0
 8001580:	b29a      	uxth	r2, r3
 8001582:	4b19      	ldr	r3, [pc, #100]	; (80015e8 <getADCValues+0x88>)
 8001584:	801a      	strh	r2, [r3, #0]

	if(ADC_throttle_val > ADC_DEADZONE)
 8001586:	4b18      	ldr	r3, [pc, #96]	; (80015e8 <getADCValues+0x88>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800158e:	d903      	bls.n	8001598 <getADCValues+0x38>
	{
		event_flags.throttle_pressed = TRUE;
 8001590:	4b16      	ldr	r3, [pc, #88]	; (80015ec <getADCValues+0x8c>)
 8001592:	2201      	movs	r2, #1
 8001594:	705a      	strb	r2, [r3, #1]
 8001596:	e002      	b.n	800159e <getADCValues+0x3e>
		//event_flags.cruise_status = FALSE;
	}
	else
	{
		event_flags.throttle_pressed = FALSE;
 8001598:	4b14      	ldr	r3, [pc, #80]	; (80015ec <getADCValues+0x8c>)
 800159a:	2200      	movs	r2, #0
 800159c:	705a      	strb	r2, [r3, #1]
	}

	HAL_ADC_Start(&hadc2);
 800159e:	4814      	ldr	r0, [pc, #80]	; (80015f0 <getADCValues+0x90>)
 80015a0:	f000 fe54 	bl	800224c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 80015a4:	f04f 31ff 	mov.w	r1, #4294967295
 80015a8:	4811      	ldr	r0, [pc, #68]	; (80015f0 <getADCValues+0x90>)
 80015aa:	f000 fefd 	bl	80023a8 <HAL_ADC_PollForConversion>
	ADC_regen_val = HAL_ADC_GetValue(&hadc2);
 80015ae:	4810      	ldr	r0, [pc, #64]	; (80015f0 <getADCValues+0x90>)
 80015b0:	f001 f800 	bl	80025b4 <HAL_ADC_GetValue>
 80015b4:	4603      	mov	r3, r0
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <getADCValues+0x94>)
 80015ba:	801a      	strh	r2, [r3, #0]

	if(ADC_regen_val > ADC_DEADZONE)
 80015bc:	4b0d      	ldr	r3, [pc, #52]	; (80015f4 <getADCValues+0x94>)
 80015be:	881b      	ldrh	r3, [r3, #0]
 80015c0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80015c4:	d906      	bls.n	80015d4 <getADCValues+0x74>
	{
		event_flags.regen_pressed = TRUE;
 80015c6:	4b09      	ldr	r3, [pc, #36]	; (80015ec <getADCValues+0x8c>)
 80015c8:	2201      	movs	r2, #1
 80015ca:	701a      	strb	r2, [r3, #0]
		event_flags.cruise_status = FALSE;
 80015cc:	4b07      	ldr	r3, [pc, #28]	; (80015ec <getADCValues+0x8c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	70da      	strb	r2, [r3, #3]
 80015d2:	e002      	b.n	80015da <getADCValues+0x7a>
	}
	else
	{
		event_flags.regen_pressed = FALSE;
 80015d4:	4b05      	ldr	r3, [pc, #20]	; (80015ec <getADCValues+0x8c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
	}
    osDelay(ADC_POLL_DELAY);
 80015da:	200a      	movs	r0, #10
 80015dc:	f003 fd22 	bl	8005024 <osDelay>
	HAL_ADC_Start(&hadc1);
 80015e0:	e7c2      	b.n	8001568 <getADCValues+0x8>
 80015e2:	bf00      	nop
 80015e4:	20000200 	.word	0x20000200
 80015e8:	200002a6 	.word	0x200002a6
 80015ec:	200002b0 	.word	0x200002b0
 80015f0:	20000230 	.word	0x20000230
 80015f4:	200002a8 	.word	0x200002a8

080015f8 <startUpdateFlags>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startUpdateFlags */
void startUpdateFlags(void *argument)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startUpdateFlags */
  /* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(SWITCH_PARK_GPIO_Port, SWITCH_PARK_Pin))
 8001600:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001604:	481d      	ldr	r0, [pc, #116]	; (800167c <startUpdateFlags+0x84>)
 8001606:	f001 febb 	bl	8003380 <HAL_GPIO_ReadPin>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <startUpdateFlags+0x20>
		  state = PARK;
 8001610:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <startUpdateFlags+0x88>)
 8001612:	2212      	movs	r2, #18
 8001614:	701a      	strb	r2, [r3, #0]
 8001616:	e02c      	b.n	8001672 <startUpdateFlags+0x7a>
	  else if (HAL_GPIO_ReadPin(MECH_BRAKE_GPIO_Port, MECH_BRAKE_Pin))
 8001618:	2102      	movs	r1, #2
 800161a:	4818      	ldr	r0, [pc, #96]	; (800167c <startUpdateFlags+0x84>)
 800161c:	f001 feb0 	bl	8003380 <HAL_GPIO_ReadPin>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d003      	beq.n	800162e <startUpdateFlags+0x36>
		  state = IDLE;
 8001626:	4b16      	ldr	r3, [pc, #88]	; (8001680 <startUpdateFlags+0x88>)
 8001628:	2201      	movs	r2, #1
 800162a:	701a      	strb	r2, [r3, #0]
 800162c:	e021      	b.n	8001672 <startUpdateFlags+0x7a>
	  else if (event_flags.regen_pressed && battery_soc < BATTERY_SOC_THRESHHOLD)
 800162e:	4b15      	ldr	r3, [pc, #84]	; (8001684 <startUpdateFlags+0x8c>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	b2db      	uxtb	r3, r3
 8001634:	2b00      	cmp	r3, #0
 8001636:	d007      	beq.n	8001648 <startUpdateFlags+0x50>
 8001638:	4b13      	ldr	r3, [pc, #76]	; (8001688 <startUpdateFlags+0x90>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b59      	cmp	r3, #89	; 0x59
 800163e:	d803      	bhi.n	8001648 <startUpdateFlags+0x50>
		  state = REGEN_READY;
 8001640:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <startUpdateFlags+0x88>)
 8001642:	2204      	movs	r2, #4
 8001644:	701a      	strb	r2, [r3, #0]
 8001646:	e014      	b.n	8001672 <startUpdateFlags+0x7a>
	  else if (event_flags.cruise_status)
 8001648:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <startUpdateFlags+0x8c>)
 800164a:	78db      	ldrb	r3, [r3, #3]
 800164c:	b2db      	uxtb	r3, r3
 800164e:	2b00      	cmp	r3, #0
 8001650:	d003      	beq.n	800165a <startUpdateFlags+0x62>
	  	 state = CRUISE_READY;
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <startUpdateFlags+0x88>)
 8001654:	2208      	movs	r2, #8
 8001656:	701a      	strb	r2, [r3, #0]
 8001658:	e00b      	b.n	8001672 <startUpdateFlags+0x7a>
	  else if (event_flags.throttle_pressed)
 800165a:	4b0a      	ldr	r3, [pc, #40]	; (8001684 <startUpdateFlags+0x8c>)
 800165c:	785b      	ldrb	r3, [r3, #1]
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <startUpdateFlags+0x74>
	  	 state = NORMAL_READY;
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <startUpdateFlags+0x88>)
 8001666:	2202      	movs	r2, #2
 8001668:	701a      	strb	r2, [r3, #0]
 800166a:	e002      	b.n	8001672 <startUpdateFlags+0x7a>
	  else
	  	 state = IDLE;
 800166c:	4b04      	ldr	r3, [pc, #16]	; (8001680 <startUpdateFlags+0x88>)
 800166e:	2201      	movs	r2, #1
 8001670:	701a      	strb	r2, [r3, #0]
	  osDelay(EVENT_FLAG_UPDATE_DELAY);
 8001672:	2005      	movs	r0, #5
 8001674:	f003 fcd6 	bl	8005024 <osDelay>
	  if (HAL_GPIO_ReadPin(SWITCH_PARK_GPIO_Port, SWITCH_PARK_Pin))
 8001678:	e7c2      	b.n	8001600 <startUpdateFlags+0x8>
 800167a:	bf00      	nop
 800167c:	40010c00 	.word	0x40010c00
 8001680:	200002a4 	.word	0x200002a4
 8001684:	200002b0 	.word	0x200002b0
 8001688:	200002bc 	.word	0x200002bc

0800168c <startMotorStateMachine>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startMotorStateMachine */
void startMotorStateMachine(void *argument)
{
 800168c:	b5b0      	push	{r4, r5, r7, lr}
 800168e:	b08e      	sub	sp, #56	; 0x38
 8001690:	af02      	add	r7, sp, #8
 8001692:	6078      	str	r0, [r7, #4]
  union FloatBytes velocity;
  uint8_t data_send[CAN_DATA_LENGTH];
  /* Infinite loop */
  for(;;)
  {
	if(state == PARK)
 8001694:	4b50      	ldr	r3, [pc, #320]	; (80017d8 <startMotorStateMachine+0x14c>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b12      	cmp	r3, #18
 800169a:	d109      	bne.n	80016b0 <startMotorStateMachine+0x24>
	{
		velocity.float_value = 0;
 800169c:	f04f 0300 	mov.w	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
		current.float_value = 1;
 80016a2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80016a6:	617b      	str	r3, [r7, #20]

		mode = 'P';
 80016a8:	2350      	movs	r3, #80	; 0x50
 80016aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80016ae:	e06e      	b.n	800178e <startMotorStateMachine+0x102>
	}
	else if(state == REGEN_READY)
 80016b0:	4b49      	ldr	r3, [pc, #292]	; (80017d8 <startMotorStateMachine+0x14c>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b04      	cmp	r3, #4
 80016b6:	d11c      	bne.n	80016f2 <startMotorStateMachine+0x66>
    {
    	velocity.float_value = 0;
 80016b8:	f04f 0300 	mov.w	r3, #0
 80016bc:	613b      	str	r3, [r7, #16]
    	current.float_value = (ADC_regen_val - ADC_DEADZONE >= 0 ? ((float)(ADC_regen_val - ADC_DEADZONE))/ADC_MAX : 0.0);
 80016be:	4b47      	ldr	r3, [pc, #284]	; (80017dc <startMotorStateMachine+0x150>)
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80016c6:	d30d      	bcc.n	80016e4 <startMotorStateMachine+0x58>
 80016c8:	4b44      	ldr	r3, [pc, #272]	; (80017dc <startMotorStateMachine+0x150>)
 80016ca:	881b      	ldrh	r3, [r3, #0]
 80016cc:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fb03 	bl	8000cdc <__aeabi_i2f>
 80016d6:	4603      	mov	r3, r0
 80016d8:	4941      	ldr	r1, [pc, #260]	; (80017e0 <startMotorStateMachine+0x154>)
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff fc06 	bl	8000eec <__aeabi_fdiv>
 80016e0:	4603      	mov	r3, r0
 80016e2:	e001      	b.n	80016e8 <startMotorStateMachine+0x5c>
 80016e4:	f04f 0300 	mov.w	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]

    	mode = 'R';
 80016ea:	2352      	movs	r3, #82	; 0x52
 80016ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80016f0:	e04d      	b.n	800178e <startMotorStateMachine+0x102>
    }
    else if(state == NORMAL_READY)
 80016f2:	4b39      	ldr	r3, [pc, #228]	; (80017d8 <startMotorStateMachine+0x14c>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d12e      	bne.n	8001758 <startMotorStateMachine+0xcc>
    {
    	if (HAL_GPIO_ReadPin(SWITCH_REVERSE_GPIO_Port, SWITCH_REVERSE_Pin) == 1 && velocity_current.float_value < MIN_REVERSE_VELOCITY)
 80016fa:	2104      	movs	r1, #4
 80016fc:	4839      	ldr	r0, [pc, #228]	; (80017e4 <startMotorStateMachine+0x158>)
 80016fe:	f001 fe3f 	bl	8003380 <HAL_GPIO_ReadPin>
 8001702:	4603      	mov	r3, r0
 8001704:	2b01      	cmp	r3, #1
 8001706:	d10b      	bne.n	8001720 <startMotorStateMachine+0x94>
 8001708:	4b37      	ldr	r3, [pc, #220]	; (80017e8 <startMotorStateMachine+0x15c>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4937      	ldr	r1, [pc, #220]	; (80017ec <startMotorStateMachine+0x160>)
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fcd6 	bl	80010c0 <__aeabi_fcmplt>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d002      	beq.n	8001720 <startMotorStateMachine+0x94>
    		velocity.float_value = -100.0;
 800171a:	4b35      	ldr	r3, [pc, #212]	; (80017f0 <startMotorStateMachine+0x164>)
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	e001      	b.n	8001724 <startMotorStateMachine+0x98>
    	else
    		velocity.float_value = 100.0;
 8001720:	4b34      	ldr	r3, [pc, #208]	; (80017f4 <startMotorStateMachine+0x168>)
 8001722:	613b      	str	r3, [r7, #16]

    	current.float_value = (ADC_throttle_val - ADC_DEADZONE >= 0 ? ((float)(ADC_throttle_val - ADC_DEADZONE))/ADC_MAX : 0.0);
 8001724:	4b34      	ldr	r3, [pc, #208]	; (80017f8 <startMotorStateMachine+0x16c>)
 8001726:	881b      	ldrh	r3, [r3, #0]
 8001728:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800172c:	d30d      	bcc.n	800174a <startMotorStateMachine+0xbe>
 800172e:	4b32      	ldr	r3, [pc, #200]	; (80017f8 <startMotorStateMachine+0x16c>)
 8001730:	881b      	ldrh	r3, [r3, #0]
 8001732:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fad0 	bl	8000cdc <__aeabi_i2f>
 800173c:	4603      	mov	r3, r0
 800173e:	4928      	ldr	r1, [pc, #160]	; (80017e0 <startMotorStateMachine+0x154>)
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fbd3 	bl	8000eec <__aeabi_fdiv>
 8001746:	4603      	mov	r3, r0
 8001748:	e001      	b.n	800174e <startMotorStateMachine+0xc2>
 800174a:	f04f 0300 	mov.w	r3, #0
 800174e:	617b      	str	r3, [r7, #20]

    	mode = 'D';
 8001750:	2344      	movs	r3, #68	; 0x44
 8001752:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001756:	e01a      	b.n	800178e <startMotorStateMachine+0x102>
    }
    else if (state == CRUISE_READY)
 8001758:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <startMotorStateMachine+0x14c>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b08      	cmp	r3, #8
 800175e:	d10d      	bne.n	800177c <startMotorStateMachine+0xf0>
    {
    	velocity.float_value = velocity_cruise;
 8001760:	4b26      	ldr	r3, [pc, #152]	; (80017fc <startMotorStateMachine+0x170>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff fab9 	bl	8000cdc <__aeabi_i2f>
 800176a:	4603      	mov	r3, r0
 800176c:	613b      	str	r3, [r7, #16]
    	current.float_value = 1;
 800176e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001772:	617b      	str	r3, [r7, #20]
    	mode = 'C';
 8001774:	2343      	movs	r3, #67	; 0x43
 8001776:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800177a:	e008      	b.n	800178e <startMotorStateMachine+0x102>
    }
    else
    {
    	velocity.float_value = 0;
 800177c:	f04f 0300 	mov.w	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
    	current.float_value = 0;
 8001782:	f04f 0300 	mov.w	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
    	mode = 'I';
 8001788:	2349      	movs	r3, #73	; 0x49
 800178a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    sprintf(msg, "S:%c V:%d C:%d   \r", mode,(int)velocity.float_value, (int)(current.float_value*100));
 800178e:	f897 402f 	ldrb.w	r4, [r7, #47]	; 0x2f
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fcbb 	bl	8001110 <__aeabi_f2iz>
 800179a:	4605      	mov	r5, r0
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	4915      	ldr	r1, [pc, #84]	; (80017f4 <startMotorStateMachine+0x168>)
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff faef 	bl	8000d84 <__aeabi_fmul>
 80017a6:	4603      	mov	r3, r0
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fcb1 	bl	8001110 <__aeabi_f2iz>
 80017ae:	4603      	mov	r3, r0
 80017b0:	f107 0018 	add.w	r0, r7, #24
 80017b4:	9300      	str	r3, [sp, #0]
 80017b6:	462b      	mov	r3, r5
 80017b8:	4622      	mov	r2, r4
 80017ba:	4911      	ldr	r1, [pc, #68]	; (8001800 <startMotorStateMachine+0x174>)
 80017bc:	f006 fea8 	bl	8008510 <siprintf>
    HAL_UART_Transmit(&huart2, msg, sizeof(msg),100);
 80017c0:	f107 0118 	add.w	r1, r7, #24
 80017c4:	2364      	movs	r3, #100	; 0x64
 80017c6:	2214      	movs	r2, #20
 80017c8:	480e      	ldr	r0, [pc, #56]	; (8001804 <startMotorStateMachine+0x178>)
 80017ca:	f002 fe90 	bl	80044ee <HAL_UART_Transmit>
    }

    HAL_CAN_AddTxMessage(&hcan, &drive_command_header, data_send, &can_mailbox);
	*/

    osDelay(DELAY_MOTOR_STATE_MACHINE);
 80017ce:	200a      	movs	r0, #10
 80017d0:	f003 fc28 	bl	8005024 <osDelay>
  {
 80017d4:	e75e      	b.n	8001694 <startMotorStateMachine+0x8>
 80017d6:	bf00      	nop
 80017d8:	200002a4 	.word	0x200002a4
 80017dc:	200002a8 	.word	0x200002a8
 80017e0:	457a0000 	.word	0x457a0000
 80017e4:	40010c00 	.word	0x40010c00
 80017e8:	200002ac 	.word	0x200002ac
 80017ec:	40400000 	.word	0x40400000
 80017f0:	c2c80000 	.word	0xc2c80000
 80017f4:	42c80000 	.word	0x42c80000
 80017f8:	200002a6 	.word	0x200002a6
 80017fc:	200002b8 	.word	0x200002b8
 8001800:	0800c0e0 	.word	0x0800c0e0
 8001804:	20000324 	.word	0x20000324

08001808 <startGetCANVelocity>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startGetCANVelocity */
void startGetCANVelocity(void *argument)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startGetCANVelocity */
	uint8_t CAN_message[8];
	/* Infinite loop */
	for(;;)
	{
		if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0))
 8001810:	2100      	movs	r1, #0
 8001812:	4816      	ldr	r0, [pc, #88]	; (800186c <startGetCANVelocity+0x64>)
 8001814:	f001 fa79 	bl	8002d0a <HAL_CAN_GetRxFifoFillLevel>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d020      	beq.n	8001860 <startGetCANVelocity+0x58>
		{
			// there are multiple CAN IDs being passed through the filter, check if the message is the SOC
			HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &can_rx_header, CAN_message);
 800181e:	f107 030c 	add.w	r3, r7, #12
 8001822:	4a13      	ldr	r2, [pc, #76]	; (8001870 <startGetCANVelocity+0x68>)
 8001824:	2100      	movs	r1, #0
 8001826:	4811      	ldr	r0, [pc, #68]	; (800186c <startGetCANVelocity+0x64>)
 8001828:	f001 f95e 	bl	8002ae8 <HAL_CAN_GetRxMessage>
			if (can_rx_header.StdId == 0x503)
 800182c:	4b10      	ldr	r3, [pc, #64]	; (8001870 <startGetCANVelocity+0x68>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f240 5203 	movw	r2, #1283	; 0x503
 8001834:	4293      	cmp	r3, r2
 8001836:	d113      	bne.n	8001860 <startGetCANVelocity+0x58>
			{
				for(int i= 0; i < 4; i++)
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	e00d      	b.n	800185a <startGetCANVelocity+0x52>
				{
					velocity_current.bytes[i] = CAN_message[i+4]; // Vechicle Velocity is stored in bits 32-63.
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	3304      	adds	r3, #4
 8001842:	3318      	adds	r3, #24
 8001844:	443b      	add	r3, r7
 8001846:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 800184a:	4a0a      	ldr	r2, [pc, #40]	; (8001874 <startGetCANVelocity+0x6c>)
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	4413      	add	r3, r2
 8001850:	460a      	mov	r2, r1
 8001852:	701a      	strb	r2, [r3, #0]
				for(int i= 0; i < 4; i++)
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	3301      	adds	r3, #1
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	2b03      	cmp	r3, #3
 800185e:	ddee      	ble.n	800183e <startGetCANVelocity+0x36>
				}
			}
		}
		osDelay(GET_CAN_VELOCITY_DELAY);
 8001860:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001864:	f003 fbde 	bl	8005024 <osDelay>
		if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0))
 8001868:	e7d2      	b.n	8001810 <startGetCANVelocity+0x8>
 800186a:	bf00      	nop
 800186c:	2000027c 	.word	0x2000027c
 8001870:	20000260 	.word	0x20000260
 8001874:	200002ac 	.word	0x200002ac

08001878 <StartSetCANBatterySO>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSetCANBatterySO */
void StartSetCANBatterySO(void *argument)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSetCANBatterySO */
	uint8_t battery_msg_data[8];
	/* Infinite loop */
	for(;;)
	{
		if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0))
 8001880:	2100      	movs	r1, #0
 8001882:	4811      	ldr	r0, [pc, #68]	; (80018c8 <StartSetCANBatterySO+0x50>)
 8001884:	f001 fa41 	bl	8002d0a <HAL_CAN_GetRxFifoFillLevel>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d0f8      	beq.n	8001880 <StartSetCANBatterySO+0x8>
		{
			// there are multiple CAN IDs being passed through the filter, check if the message is the SOC
			HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &can_rx_header, battery_msg_data);
 800188e:	f107 0308 	add.w	r3, r7, #8
 8001892:	4a0e      	ldr	r2, [pc, #56]	; (80018cc <StartSetCANBatterySO+0x54>)
 8001894:	2100      	movs	r1, #0
 8001896:	480c      	ldr	r0, [pc, #48]	; (80018c8 <StartSetCANBatterySO+0x50>)
 8001898:	f001 f926 	bl	8002ae8 <HAL_CAN_GetRxMessage>
			if (can_rx_header.StdId == 0x626)
 800189c:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <StartSetCANBatterySO+0x54>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f240 6226 	movw	r2, #1574	; 0x626
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d109      	bne.n	80018bc <StartSetCANBatterySO+0x44>
			{
				// if the battery SOC is out of range, assume it is at 100% as a safety measure
				if (battery_msg_data[0] < 0 || battery_msg_data[0] > 100)
 80018a8:	7a3b      	ldrb	r3, [r7, #8]
 80018aa:	2b64      	cmp	r3, #100	; 0x64
 80018ac:	d903      	bls.n	80018b6 <StartSetCANBatterySO+0x3e>
					battery_soc = 100;
 80018ae:	4b08      	ldr	r3, [pc, #32]	; (80018d0 <StartSetCANBatterySO+0x58>)
 80018b0:	2264      	movs	r2, #100	; 0x64
 80018b2:	701a      	strb	r2, [r3, #0]
 80018b4:	e002      	b.n	80018bc <StartSetCANBatterySO+0x44>
				else
					battery_soc = battery_msg_data[0];
 80018b6:	7a3a      	ldrb	r2, [r7, #8]
 80018b8:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <StartSetCANBatterySO+0x58>)
 80018ba:	701a      	strb	r2, [r3, #0]
			}

	  		osDelay(READ_BATTERY_SOC_DELAY);
 80018bc:	f241 3088 	movw	r0, #5000	; 0x1388
 80018c0:	f003 fbb0 	bl	8005024 <osDelay>
		if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0))
 80018c4:	e7dc      	b.n	8001880 <StartSetCANBatterySO+0x8>
 80018c6:	bf00      	nop
 80018c8:	2000027c 	.word	0x2000027c
 80018cc:	20000260 	.word	0x20000260
 80018d0:	200002bc 	.word	0x200002bc

080018d4 <HAL_GPIO_EXTI_Callback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	80fb      	strh	r3, [r7, #6]


	if(GPIO_Pin == BTN_CRUISE_TOGGLE_Pin)
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018e4:	d11b      	bne.n	800191e <HAL_GPIO_EXTI_Callback+0x4a>
	{

		if(state == NORMAL_READY || state == CRUISE_READY)
 80018e6:	4b2a      	ldr	r3, [pc, #168]	; (8001990 <HAL_GPIO_EXTI_Callback+0xbc>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d003      	beq.n	80018f6 <HAL_GPIO_EXTI_Callback+0x22>
 80018ee:	4b28      	ldr	r3, [pc, #160]	; (8001990 <HAL_GPIO_EXTI_Callback+0xbc>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b08      	cmp	r3, #8
 80018f4:	d147      	bne.n	8001986 <HAL_GPIO_EXTI_Callback+0xb2>
		{
			event_flags.cruise_status = !event_flags.cruise_status;
 80018f6:	4b27      	ldr	r3, [pc, #156]	; (8001994 <HAL_GPIO_EXTI_Callback+0xc0>)
 80018f8:	78db      	ldrb	r3, [r3, #3]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	bf0c      	ite	eq
 8001900:	2301      	moveq	r3, #1
 8001902:	2300      	movne	r3, #0
 8001904:	b2db      	uxtb	r3, r3
 8001906:	461a      	mov	r2, r3
 8001908:	4b22      	ldr	r3, [pc, #136]	; (8001994 <HAL_GPIO_EXTI_Callback+0xc0>)
 800190a:	70da      	strb	r2, [r3, #3]
			velocity_cruise = velocity_current.float_value;
 800190c:	4b22      	ldr	r3, [pc, #136]	; (8001998 <HAL_GPIO_EXTI_Callback+0xc4>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fbfd 	bl	8001110 <__aeabi_f2iz>
 8001916:	4603      	mov	r3, r0
 8001918:	4a20      	ldr	r2, [pc, #128]	; (800199c <HAL_GPIO_EXTI_Callback+0xc8>)
 800191a:	6013      	str	r3, [r2, #0]
	}
	else if (GPIO_Pin == MECH_BRAKE_Pin)
	{
		event_flags.cruise_status = FALSE;
	}
}
 800191c:	e033      	b.n	8001986 <HAL_GPIO_EXTI_Callback+0xb2>
	else if(GPIO_Pin == BTN_CRUISE_UP_Pin)
 800191e:	88fb      	ldrh	r3, [r7, #6]
 8001920:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001924:	d112      	bne.n	800194c <HAL_GPIO_EXTI_Callback+0x78>
		if(event_flags.cruise_status)
 8001926:	4b1b      	ldr	r3, [pc, #108]	; (8001994 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001928:	78db      	ldrb	r3, [r3, #3]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	2b00      	cmp	r3, #0
 800192e:	d02a      	beq.n	8001986 <HAL_GPIO_EXTI_Callback+0xb2>
			if(velocity_cruise + CRUISE_INCREMENT_VAL < CRUISE_MAX)
 8001930:	4b1a      	ldr	r3, [pc, #104]	; (800199c <HAL_GPIO_EXTI_Callback+0xc8>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b1c      	cmp	r3, #28
 8001936:	dc05      	bgt.n	8001944 <HAL_GPIO_EXTI_Callback+0x70>
				velocity_cruise += CRUISE_INCREMENT_VAL;
 8001938:	4b18      	ldr	r3, [pc, #96]	; (800199c <HAL_GPIO_EXTI_Callback+0xc8>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	3301      	adds	r3, #1
 800193e:	4a17      	ldr	r2, [pc, #92]	; (800199c <HAL_GPIO_EXTI_Callback+0xc8>)
 8001940:	6013      	str	r3, [r2, #0]
}
 8001942:	e020      	b.n	8001986 <HAL_GPIO_EXTI_Callback+0xb2>
				velocity_cruise = CRUISE_MAX;
 8001944:	4b15      	ldr	r3, [pc, #84]	; (800199c <HAL_GPIO_EXTI_Callback+0xc8>)
 8001946:	221e      	movs	r2, #30
 8001948:	601a      	str	r2, [r3, #0]
}
 800194a:	e01c      	b.n	8001986 <HAL_GPIO_EXTI_Callback+0xb2>
	else if(GPIO_Pin == BTN_CRUISE_DOWN_Pin)
 800194c:	88fb      	ldrh	r3, [r7, #6]
 800194e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001952:	d112      	bne.n	800197a <HAL_GPIO_EXTI_Callback+0xa6>
		if(event_flags.cruise_status)
 8001954:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001956:	78db      	ldrb	r3, [r3, #3]
 8001958:	b2db      	uxtb	r3, r3
 800195a:	2b00      	cmp	r3, #0
 800195c:	d013      	beq.n	8001986 <HAL_GPIO_EXTI_Callback+0xb2>
			if(velocity_cruise - CRUISE_INCREMENT_VAL > CRUISE_MIN)
 800195e:	4b0f      	ldr	r3, [pc, #60]	; (800199c <HAL_GPIO_EXTI_Callback+0xc8>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	2b06      	cmp	r3, #6
 8001964:	dd05      	ble.n	8001972 <HAL_GPIO_EXTI_Callback+0x9e>
				velocity_cruise -= CRUISE_INCREMENT_VAL;
 8001966:	4b0d      	ldr	r3, [pc, #52]	; (800199c <HAL_GPIO_EXTI_Callback+0xc8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	3b01      	subs	r3, #1
 800196c:	4a0b      	ldr	r2, [pc, #44]	; (800199c <HAL_GPIO_EXTI_Callback+0xc8>)
 800196e:	6013      	str	r3, [r2, #0]
}
 8001970:	e009      	b.n	8001986 <HAL_GPIO_EXTI_Callback+0xb2>
				velocity_cruise = CRUISE_MIN;
 8001972:	4b0a      	ldr	r3, [pc, #40]	; (800199c <HAL_GPIO_EXTI_Callback+0xc8>)
 8001974:	2205      	movs	r2, #5
 8001976:	601a      	str	r2, [r3, #0]
}
 8001978:	e005      	b.n	8001986 <HAL_GPIO_EXTI_Callback+0xb2>
	else if (GPIO_Pin == MECH_BRAKE_Pin)
 800197a:	88fb      	ldrh	r3, [r7, #6]
 800197c:	2b02      	cmp	r3, #2
 800197e:	d102      	bne.n	8001986 <HAL_GPIO_EXTI_Callback+0xb2>
		event_flags.cruise_status = FALSE;
 8001980:	4b04      	ldr	r3, [pc, #16]	; (8001994 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001982:	2200      	movs	r2, #0
 8001984:	70da      	strb	r2, [r3, #3]
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	200002a4 	.word	0x200002a4
 8001994:	200002b0 	.word	0x200002b0
 8001998:	200002ac 	.word	0x200002ac
 800199c:	200002b8 	.word	0x200002b8

080019a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a6:	f107 0310 	add.w	r3, r7, #16
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b4:	4b34      	ldr	r3, [pc, #208]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	4a33      	ldr	r2, [pc, #204]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019ba:	f043 0310 	orr.w	r3, r3, #16
 80019be:	6193      	str	r3, [r2, #24]
 80019c0:	4b31      	ldr	r3, [pc, #196]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	f003 0310 	and.w	r3, r3, #16
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019cc:	4b2e      	ldr	r3, [pc, #184]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	4a2d      	ldr	r2, [pc, #180]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019d2:	f043 0320 	orr.w	r3, r3, #32
 80019d6:	6193      	str	r3, [r2, #24]
 80019d8:	4b2b      	ldr	r3, [pc, #172]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	f003 0320 	and.w	r3, r3, #32
 80019e0:	60bb      	str	r3, [r7, #8]
 80019e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e4:	4b28      	ldr	r3, [pc, #160]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	4a27      	ldr	r2, [pc, #156]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019ea:	f043 0304 	orr.w	r3, r3, #4
 80019ee:	6193      	str	r3, [r2, #24]
 80019f0:	4b25      	ldr	r3, [pc, #148]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019fc:	4b22      	ldr	r3, [pc, #136]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	4a21      	ldr	r2, [pc, #132]	; (8001a88 <MX_GPIO_Init+0xe8>)
 8001a02:	f043 0308 	orr.w	r3, r3, #8
 8001a06:	6193      	str	r3, [r2, #24]
 8001a08:	4b1f      	ldr	r3, [pc, #124]	; (8001a88 <MX_GPIO_Init+0xe8>)
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	f003 0308 	and.w	r3, r3, #8
 8001a10:	603b      	str	r3, [r7, #0]
 8001a12:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a14:	2200      	movs	r2, #0
 8001a16:	2120      	movs	r1, #32
 8001a18:	481c      	ldr	r0, [pc, #112]	; (8001a8c <MX_GPIO_Init+0xec>)
 8001a1a:	f001 fcc8 	bl	80033ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001a1e:	2320      	movs	r3, #32
 8001a20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a22:	2301      	movs	r3, #1
 8001a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001a2e:	f107 0310 	add.w	r3, r7, #16
 8001a32:	4619      	mov	r1, r3
 8001a34:	4815      	ldr	r0, [pc, #84]	; (8001a8c <MX_GPIO_Init+0xec>)
 8001a36:	f001 fb1f 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MECH_BRAKE_Pin|BTN_CRUISE_TOGGLE_Pin|BTN_CRUISE_UP_Pin|BTN_CRUISE_DOWN_Pin;
 8001a3a:	f24e 0302 	movw	r3, #57346	; 0xe002
 8001a3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a40:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <MX_GPIO_Init+0xf0>)
 8001a42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a44:	2302      	movs	r3, #2
 8001a46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a48:	f107 0310 	add.w	r3, r7, #16
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4811      	ldr	r0, [pc, #68]	; (8001a94 <MX_GPIO_Init+0xf4>)
 8001a50:	f001 fb12 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SWITCH_REVERSE_Pin|SWITCH_PARK_Pin;
 8001a54:	f640 0304 	movw	r3, #2052	; 0x804
 8001a58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a62:	f107 0310 	add.w	r3, r7, #16
 8001a66:	4619      	mov	r1, r3
 8001a68:	480a      	ldr	r0, [pc, #40]	; (8001a94 <MX_GPIO_Init+0xf4>)
 8001a6a:	f001 fb05 	bl	8003078 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	2105      	movs	r1, #5
 8001a72:	2028      	movs	r0, #40	; 0x28
 8001a74:	f001 fa25 	bl	8002ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a78:	2028      	movs	r0, #40	; 0x28
 8001a7a:	f001 fa3e 	bl	8002efa <HAL_NVIC_EnableIRQ>

}
 8001a7e:	bf00      	nop
 8001a80:	3720      	adds	r7, #32
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	40010800 	.word	0x40010800
 8001a90:	10110000 	.word	0x10110000
 8001a94:	40010c00 	.word	0x40010c00

08001a98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a9c:	f000 facc 	bl	8002038 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aa0:	f000 f811 	bl	8001ac6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aa4:	f7ff ff7c 	bl	80019a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001aa8:	f000 fa30 	bl	8001f0c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001aac:	f7ff fb8e 	bl	80011cc <MX_ADC1_Init>
  MX_ADC2_Init();
 8001ab0:	f7ff fbca 	bl	8001248 <MX_ADC2_Init>
  MX_CAN_Init();
 8001ab4:	f7ff fc6c 	bl	8001390 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001ab8:	f003 f9a4 	bl	8004e04 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001abc:	f7ff fce8 	bl	8001490 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001ac0:	f003 f9d2 	bl	8004e68 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <main+0x2c>

08001ac6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b094      	sub	sp, #80	; 0x50
 8001aca:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001acc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ad0:	2228      	movs	r2, #40	; 0x28
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f005 fea1 	bl	800781c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ada:	f107 0314 	add.w	r3, r7, #20
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	60da      	str	r2, [r3, #12]
 8001ae8:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001af6:	2302      	movs	r3, #2
 8001af8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001afa:	2301      	movs	r3, #1
 8001afc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001afe:	2310      	movs	r3, #16
 8001b00:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b02:	2302      	movs	r3, #2
 8001b04:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001b06:	2300      	movs	r3, #0
 8001b08:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b12:	4618      	mov	r0, r3
 8001b14:	f001 fc94 	bl	8003440 <HAL_RCC_OscConfig>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001b1e:	f000 f839 	bl	8001b94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b22:	230f      	movs	r3, #15
 8001b24:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b26:	2302      	movs	r3, #2
 8001b28:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b32:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b38:	f107 0314 	add.w	r3, r7, #20
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f001 ff00 	bl	8003944 <HAL_RCC_ClockConfig>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001b4a:	f000 f823 	bl	8001b94 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b56:	1d3b      	adds	r3, r7, #4
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f002 f8bb 	bl	8003cd4 <HAL_RCCEx_PeriphCLKConfig>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001b64:	f000 f816 	bl	8001b94 <Error_Handler>
  }
}
 8001b68:	bf00      	nop
 8001b6a:	3750      	adds	r7, #80	; 0x50
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a04      	ldr	r2, [pc, #16]	; (8001b90 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d101      	bne.n	8001b86 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b82:	f000 fa6f 	bl	8002064 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40000800 	.word	0x40000800

08001b94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b98:	b672      	cpsid	i
}
 8001b9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b9c:	e7fe      	b.n	8001b9c <Error_Handler+0x8>
	...

08001ba0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ba6:	4b18      	ldr	r3, [pc, #96]	; (8001c08 <HAL_MspInit+0x68>)
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	4a17      	ldr	r2, [pc, #92]	; (8001c08 <HAL_MspInit+0x68>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	6193      	str	r3, [r2, #24]
 8001bb2:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <HAL_MspInit+0x68>)
 8001bb4:	699b      	ldr	r3, [r3, #24]
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	60bb      	str	r3, [r7, #8]
 8001bbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bbe:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <HAL_MspInit+0x68>)
 8001bc0:	69db      	ldr	r3, [r3, #28]
 8001bc2:	4a11      	ldr	r2, [pc, #68]	; (8001c08 <HAL_MspInit+0x68>)
 8001bc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc8:	61d3      	str	r3, [r2, #28]
 8001bca:	4b0f      	ldr	r3, [pc, #60]	; (8001c08 <HAL_MspInit+0x68>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd2:	607b      	str	r3, [r7, #4]
 8001bd4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	210f      	movs	r1, #15
 8001bda:	f06f 0001 	mvn.w	r0, #1
 8001bde:	f001 f970 	bl	8002ec2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001be2:	4b0a      	ldr	r3, [pc, #40]	; (8001c0c <HAL_MspInit+0x6c>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	4a04      	ldr	r2, [pc, #16]	; (8001c0c <HAL_MspInit+0x6c>)
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	40010000 	.word	0x40010000

08001c10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08e      	sub	sp, #56	; 0x38
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001c20:	2300      	movs	r3, #0
 8001c22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001c26:	4b34      	ldr	r3, [pc, #208]	; (8001cf8 <HAL_InitTick+0xe8>)
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	4a33      	ldr	r2, [pc, #204]	; (8001cf8 <HAL_InitTick+0xe8>)
 8001c2c:	f043 0304 	orr.w	r3, r3, #4
 8001c30:	61d3      	str	r3, [r2, #28]
 8001c32:	4b31      	ldr	r3, [pc, #196]	; (8001cf8 <HAL_InitTick+0xe8>)
 8001c34:	69db      	ldr	r3, [r3, #28]
 8001c36:	f003 0304 	and.w	r3, r3, #4
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c3e:	f107 0210 	add.w	r2, r7, #16
 8001c42:	f107 0314 	add.w	r3, r7, #20
 8001c46:	4611      	mov	r1, r2
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f001 fff5 	bl	8003c38 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c4e:	6a3b      	ldr	r3, [r7, #32]
 8001c50:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d103      	bne.n	8001c60 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c58:	f001 ffc6 	bl	8003be8 <HAL_RCC_GetPCLK1Freq>
 8001c5c:	6378      	str	r0, [r7, #52]	; 0x34
 8001c5e:	e004      	b.n	8001c6a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c60:	f001 ffc2 	bl	8003be8 <HAL_RCC_GetPCLK1Freq>
 8001c64:	4603      	mov	r3, r0
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c6c:	4a23      	ldr	r2, [pc, #140]	; (8001cfc <HAL_InitTick+0xec>)
 8001c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c72:	0c9b      	lsrs	r3, r3, #18
 8001c74:	3b01      	subs	r3, #1
 8001c76:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001c78:	4b21      	ldr	r3, [pc, #132]	; (8001d00 <HAL_InitTick+0xf0>)
 8001c7a:	4a22      	ldr	r2, [pc, #136]	; (8001d04 <HAL_InitTick+0xf4>)
 8001c7c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001c7e:	4b20      	ldr	r3, [pc, #128]	; (8001d00 <HAL_InitTick+0xf0>)
 8001c80:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c84:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001c86:	4a1e      	ldr	r2, [pc, #120]	; (8001d00 <HAL_InitTick+0xf0>)
 8001c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c8a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001c8c:	4b1c      	ldr	r3, [pc, #112]	; (8001d00 <HAL_InitTick+0xf0>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c92:	4b1b      	ldr	r3, [pc, #108]	; (8001d00 <HAL_InitTick+0xf0>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c98:	4b19      	ldr	r3, [pc, #100]	; (8001d00 <HAL_InitTick+0xf0>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001c9e:	4818      	ldr	r0, [pc, #96]	; (8001d00 <HAL_InitTick+0xf0>)
 8001ca0:	f002 f98e 	bl	8003fc0 <HAL_TIM_Base_Init>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001caa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d11b      	bne.n	8001cea <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001cb2:	4813      	ldr	r0, [pc, #76]	; (8001d00 <HAL_InitTick+0xf0>)
 8001cb4:	f002 f9dc 	bl	8004070 <HAL_TIM_Base_Start_IT>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001cbe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d111      	bne.n	8001cea <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001cc6:	201e      	movs	r0, #30
 8001cc8:	f001 f917 	bl	8002efa <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b0f      	cmp	r3, #15
 8001cd0:	d808      	bhi.n	8001ce4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	201e      	movs	r0, #30
 8001cd8:	f001 f8f3 	bl	8002ec2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cdc:	4a0a      	ldr	r2, [pc, #40]	; (8001d08 <HAL_InitTick+0xf8>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6013      	str	r3, [r2, #0]
 8001ce2:	e002      	b.n	8001cea <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001cea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3738      	adds	r7, #56	; 0x38
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	431bde83 	.word	0x431bde83
 8001d00:	200002d8 	.word	0x200002d8
 8001d04:	40000800 	.word	0x40000800
 8001d08:	20000004 	.word	0x20000004

08001d0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d10:	e7fe      	b.n	8001d10 <NMI_Handler+0x4>

08001d12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d16:	e7fe      	b.n	8001d16 <HardFault_Handler+0x4>

08001d18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d1c:	e7fe      	b.n	8001d1c <MemManage_Handler+0x4>

08001d1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d22:	e7fe      	b.n	8001d22 <BusFault_Handler+0x4>

08001d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d28:	e7fe      	b.n	8001d28 <UsageFault_Handler+0x4>

08001d2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr
	...

08001d38 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001d3c:	4802      	ldr	r0, [pc, #8]	; (8001d48 <TIM4_IRQHandler+0x10>)
 8001d3e:	f002 f9e9 	bl	8004114 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	200002d8 	.word	0x200002d8

08001d4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d50:	4802      	ldr	r0, [pc, #8]	; (8001d5c <USART2_IRQHandler+0x10>)
 8001d52:	f002 fc5f 	bl	8004614 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000324 	.word	0x20000324

08001d60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_CRUISE_TOGGLE_Pin);
 8001d64:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001d68:	f001 fb52 	bl	8003410 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN_CRUISE_UP_Pin);
 8001d6c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001d70:	f001 fb4e 	bl	8003410 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN_CRUISE_DOWN_Pin);
 8001d74:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001d78:	f001 fb4a 	bl	8003410 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
	return 1;
 8001d84:	2301      	movs	r3, #1
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr

08001d8e <_kill>:

int _kill(int pid, int sig)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b082      	sub	sp, #8
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d98:	f005 fd08 	bl	80077ac <__errno>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2216      	movs	r2, #22
 8001da0:	601a      	str	r2, [r3, #0]
	return -1;
 8001da2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <_exit>:

void _exit (int status)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b082      	sub	sp, #8
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001db6:	f04f 31ff 	mov.w	r1, #4294967295
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff ffe7 	bl	8001d8e <_kill>
	while (1) {}		/* Make sure we hang here */
 8001dc0:	e7fe      	b.n	8001dc0 <_exit+0x12>

08001dc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b086      	sub	sp, #24
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	60f8      	str	r0, [r7, #12]
 8001dca:	60b9      	str	r1, [r7, #8]
 8001dcc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dce:	2300      	movs	r3, #0
 8001dd0:	617b      	str	r3, [r7, #20]
 8001dd2:	e00a      	b.n	8001dea <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001dd4:	f3af 8000 	nop.w
 8001dd8:	4601      	mov	r1, r0
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	1c5a      	adds	r2, r3, #1
 8001dde:	60ba      	str	r2, [r7, #8]
 8001de0:	b2ca      	uxtb	r2, r1
 8001de2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	3301      	adds	r3, #1
 8001de8:	617b      	str	r3, [r7, #20]
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	dbf0      	blt.n	8001dd4 <_read+0x12>
	}

return len;
 8001df2:	687b      	ldr	r3, [r7, #4]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
 8001e0c:	e009      	b.n	8001e22 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	1c5a      	adds	r2, r3, #1
 8001e12:	60ba      	str	r2, [r7, #8]
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	697a      	ldr	r2, [r7, #20]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	dbf1      	blt.n	8001e0e <_write+0x12>
	}
	return len;
 8001e2a:	687b      	ldr	r3, [r7, #4]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3718      	adds	r7, #24
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <_close>:

int _close(int file)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
	return -1;
 8001e3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr

08001e4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
 8001e52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e5a:	605a      	str	r2, [r3, #4]
	return 0;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr

08001e68 <_isatty>:

int _isatty(int file)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	return 1;
 8001e70:	2301      	movs	r3, #1
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr

08001e7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
	return 0;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3714      	adds	r7, #20
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bc80      	pop	{r7}
 8001e92:	4770      	bx	lr

08001e94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e9c:	4a14      	ldr	r2, [pc, #80]	; (8001ef0 <_sbrk+0x5c>)
 8001e9e:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <_sbrk+0x60>)
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ea8:	4b13      	ldr	r3, [pc, #76]	; (8001ef8 <_sbrk+0x64>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d102      	bne.n	8001eb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001eb0:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <_sbrk+0x64>)
 8001eb2:	4a12      	ldr	r2, [pc, #72]	; (8001efc <_sbrk+0x68>)
 8001eb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eb6:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <_sbrk+0x64>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d207      	bcs.n	8001ed4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ec4:	f005 fc72 	bl	80077ac <__errno>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	220c      	movs	r2, #12
 8001ecc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ece:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed2:	e009      	b.n	8001ee8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ed4:	4b08      	ldr	r3, [pc, #32]	; (8001ef8 <_sbrk+0x64>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eda:	4b07      	ldr	r3, [pc, #28]	; (8001ef8 <_sbrk+0x64>)
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	4a05      	ldr	r2, [pc, #20]	; (8001ef8 <_sbrk+0x64>)
 8001ee4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20005000 	.word	0x20005000
 8001ef4:	00000400 	.word	0x00000400
 8001ef8:	20000320 	.word	0x20000320
 8001efc:	20001cc8 	.word	0x20001cc8

08001f00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f10:	4b11      	ldr	r3, [pc, #68]	; (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f12:	4a12      	ldr	r2, [pc, #72]	; (8001f5c <MX_USART2_UART_Init+0x50>)
 8001f14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f16:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f1e:	4b0e      	ldr	r3, [pc, #56]	; (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f24:	4b0c      	ldr	r3, [pc, #48]	; (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f2a:	4b0b      	ldr	r3, [pc, #44]	; (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f30:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f32:	220c      	movs	r2, #12
 8001f34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f36:	4b08      	ldr	r3, [pc, #32]	; (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f3c:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f42:	4805      	ldr	r0, [pc, #20]	; (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f44:	f002 fa86 	bl	8004454 <HAL_UART_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f4e:	f7ff fe21 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20000324 	.word	0x20000324
 8001f5c:	40004400 	.word	0x40004400

08001f60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b088      	sub	sp, #32
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f68:	f107 0310 	add.w	r3, r7, #16
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a19      	ldr	r2, [pc, #100]	; (8001fe0 <HAL_UART_MspInit+0x80>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d12b      	bne.n	8001fd8 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f80:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <HAL_UART_MspInit+0x84>)
 8001f82:	69db      	ldr	r3, [r3, #28]
 8001f84:	4a17      	ldr	r2, [pc, #92]	; (8001fe4 <HAL_UART_MspInit+0x84>)
 8001f86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f8a:	61d3      	str	r3, [r2, #28]
 8001f8c:	4b15      	ldr	r3, [pc, #84]	; (8001fe4 <HAL_UART_MspInit+0x84>)
 8001f8e:	69db      	ldr	r3, [r3, #28]
 8001f90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f98:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <HAL_UART_MspInit+0x84>)
 8001f9a:	699b      	ldr	r3, [r3, #24]
 8001f9c:	4a11      	ldr	r2, [pc, #68]	; (8001fe4 <HAL_UART_MspInit+0x84>)
 8001f9e:	f043 0304 	orr.w	r3, r3, #4
 8001fa2:	6193      	str	r3, [r2, #24]
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	; (8001fe4 <HAL_UART_MspInit+0x84>)
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	f003 0304 	and.w	r3, r3, #4
 8001fac:	60bb      	str	r3, [r7, #8]
 8001fae:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001fb0:	230c      	movs	r3, #12
 8001fb2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbc:	f107 0310 	add.w	r3, r7, #16
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4809      	ldr	r0, [pc, #36]	; (8001fe8 <HAL_UART_MspInit+0x88>)
 8001fc4:	f001 f858 	bl	8003078 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2105      	movs	r1, #5
 8001fcc:	2026      	movs	r0, #38	; 0x26
 8001fce:	f000 ff78 	bl	8002ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fd2:	2026      	movs	r0, #38	; 0x26
 8001fd4:	f000 ff91 	bl	8002efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001fd8:	bf00      	nop
 8001fda:	3720      	adds	r7, #32
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40004400 	.word	0x40004400
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	40010800 	.word	0x40010800

08001fec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fec:	480c      	ldr	r0, [pc, #48]	; (8002020 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fee:	490d      	ldr	r1, [pc, #52]	; (8002024 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ff0:	4a0d      	ldr	r2, [pc, #52]	; (8002028 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ff2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ff4:	e002      	b.n	8001ffc <LoopCopyDataInit>

08001ff6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ff6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ff8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ffa:	3304      	adds	r3, #4

08001ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ffc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ffe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002000:	d3f9      	bcc.n	8001ff6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002002:	4a0a      	ldr	r2, [pc, #40]	; (800202c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002004:	4c0a      	ldr	r4, [pc, #40]	; (8002030 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002006:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002008:	e001      	b.n	800200e <LoopFillZerobss>

0800200a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800200a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800200c:	3204      	adds	r2, #4

0800200e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800200e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002010:	d3fb      	bcc.n	800200a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002012:	f7ff ff75 	bl	8001f00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002016:	f005 fbcf 	bl	80077b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800201a:	f7ff fd3d 	bl	8001a98 <main>
  bx lr
 800201e:	4770      	bx	lr
  ldr r0, =_sdata
 8002020:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002024:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002028:	0800c6cc 	.word	0x0800c6cc
  ldr r2, =_sbss
 800202c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002030:	20001cc4 	.word	0x20001cc4

08002034 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002034:	e7fe      	b.n	8002034 <ADC1_2_IRQHandler>
	...

08002038 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800203c:	4b08      	ldr	r3, [pc, #32]	; (8002060 <HAL_Init+0x28>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a07      	ldr	r2, [pc, #28]	; (8002060 <HAL_Init+0x28>)
 8002042:	f043 0310 	orr.w	r3, r3, #16
 8002046:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002048:	2003      	movs	r0, #3
 800204a:	f000 ff2f 	bl	8002eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800204e:	200f      	movs	r0, #15
 8002050:	f7ff fdde 	bl	8001c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002054:	f7ff fda4 	bl	8001ba0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40022000 	.word	0x40022000

08002064 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002068:	4b05      	ldr	r3, [pc, #20]	; (8002080 <HAL_IncTick+0x1c>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	461a      	mov	r2, r3
 800206e:	4b05      	ldr	r3, [pc, #20]	; (8002084 <HAL_IncTick+0x20>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4413      	add	r3, r2
 8002074:	4a03      	ldr	r2, [pc, #12]	; (8002084 <HAL_IncTick+0x20>)
 8002076:	6013      	str	r3, [r2, #0]
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr
 8002080:	20000008 	.word	0x20000008
 8002084:	20000368 	.word	0x20000368

08002088 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return uwTick;
 800208c:	4b02      	ldr	r3, [pc, #8]	; (8002098 <HAL_GetTick+0x10>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	20000368 	.word	0x20000368

0800209c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d101      	bne.n	80020be <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e0be      	b.n	800223c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d109      	bne.n	80020e0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff f8f2 	bl	80012c4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 fbc5 	bl	8002870 <ADC_ConversionStop_Disable>
 80020e6:	4603      	mov	r3, r0
 80020e8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ee:	f003 0310 	and.w	r3, r3, #16
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f040 8099 	bne.w	800222a <HAL_ADC_Init+0x18e>
 80020f8:	7dfb      	ldrb	r3, [r7, #23]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f040 8095 	bne.w	800222a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002104:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002108:	f023 0302 	bic.w	r3, r3, #2
 800210c:	f043 0202 	orr.w	r2, r3, #2
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800211c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	7b1b      	ldrb	r3, [r3, #12]
 8002122:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002124:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	4313      	orrs	r3, r2
 800212a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002134:	d003      	beq.n	800213e <HAL_ADC_Init+0xa2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d102      	bne.n	8002144 <HAL_ADC_Init+0xa8>
 800213e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002142:	e000      	b.n	8002146 <HAL_ADC_Init+0xaa>
 8002144:	2300      	movs	r3, #0
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4313      	orrs	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	7d1b      	ldrb	r3, [r3, #20]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d119      	bne.n	8002188 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	7b1b      	ldrb	r3, [r3, #12]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d109      	bne.n	8002170 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	3b01      	subs	r3, #1
 8002162:	035a      	lsls	r2, r3, #13
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	4313      	orrs	r3, r2
 8002168:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	e00b      	b.n	8002188 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002174:	f043 0220 	orr.w	r2, r3, #32
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002180:	f043 0201 	orr.w	r2, r3, #1
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	430a      	orrs	r2, r1
 800219a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	4b28      	ldr	r3, [pc, #160]	; (8002244 <HAL_ADC_Init+0x1a8>)
 80021a4:	4013      	ands	r3, r2
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	6812      	ldr	r2, [r2, #0]
 80021aa:	68b9      	ldr	r1, [r7, #8]
 80021ac:	430b      	orrs	r3, r1
 80021ae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021b8:	d003      	beq.n	80021c2 <HAL_ADC_Init+0x126>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d104      	bne.n	80021cc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	3b01      	subs	r3, #1
 80021c8:	051b      	lsls	r3, r3, #20
 80021ca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68fa      	ldr	r2, [r7, #12]
 80021dc:	430a      	orrs	r2, r1
 80021de:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	4b18      	ldr	r3, [pc, #96]	; (8002248 <HAL_ADC_Init+0x1ac>)
 80021e8:	4013      	ands	r3, r2
 80021ea:	68ba      	ldr	r2, [r7, #8]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d10b      	bne.n	8002208 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fa:	f023 0303 	bic.w	r3, r3, #3
 80021fe:	f043 0201 	orr.w	r2, r3, #1
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002206:	e018      	b.n	800223a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220c:	f023 0312 	bic.w	r3, r3, #18
 8002210:	f043 0210 	orr.w	r2, r3, #16
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800221c:	f043 0201 	orr.w	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002228:	e007      	b.n	800223a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800222e:	f043 0210 	orr.w	r2, r3, #16
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800223a:	7dfb      	ldrb	r3, [r7, #23]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	ffe1f7fd 	.word	0xffe1f7fd
 8002248:	ff1f0efe 	.word	0xff1f0efe

0800224c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002254:	2300      	movs	r3, #0
 8002256:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800225e:	2b01      	cmp	r3, #1
 8002260:	d101      	bne.n	8002266 <HAL_ADC_Start+0x1a>
 8002262:	2302      	movs	r3, #2
 8002264:	e098      	b.n	8002398 <HAL_ADC_Start+0x14c>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 faa4 	bl	80027bc <ADC_Enable>
 8002274:	4603      	mov	r3, r0
 8002276:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002278:	7bfb      	ldrb	r3, [r7, #15]
 800227a:	2b00      	cmp	r3, #0
 800227c:	f040 8087 	bne.w	800238e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002288:	f023 0301 	bic.w	r3, r3, #1
 800228c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a41      	ldr	r2, [pc, #260]	; (80023a0 <HAL_ADC_Start+0x154>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d105      	bne.n	80022aa <HAL_ADC_Start+0x5e>
 800229e:	4b41      	ldr	r3, [pc, #260]	; (80023a4 <HAL_ADC_Start+0x158>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d115      	bne.n	80022d6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d026      	beq.n	8002312 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022cc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022d4:	e01d      	b.n	8002312 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a2f      	ldr	r2, [pc, #188]	; (80023a4 <HAL_ADC_Start+0x158>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d004      	beq.n	80022f6 <HAL_ADC_Start+0xaa>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a2b      	ldr	r2, [pc, #172]	; (80023a0 <HAL_ADC_Start+0x154>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d10d      	bne.n	8002312 <HAL_ADC_Start+0xc6>
 80022f6:	4b2b      	ldr	r3, [pc, #172]	; (80023a4 <HAL_ADC_Start+0x158>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d007      	beq.n	8002312 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002306:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800230a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002316:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d006      	beq.n	800232c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002322:	f023 0206 	bic.w	r2, r3, #6
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	62da      	str	r2, [r3, #44]	; 0x2c
 800232a:	e002      	b.n	8002332 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f06f 0202 	mvn.w	r2, #2
 8002342:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800234e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002352:	d113      	bne.n	800237c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002358:	4a11      	ldr	r2, [pc, #68]	; (80023a0 <HAL_ADC_Start+0x154>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d105      	bne.n	800236a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800235e:	4b11      	ldr	r3, [pc, #68]	; (80023a4 <HAL_ADC_Start+0x158>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002366:	2b00      	cmp	r3, #0
 8002368:	d108      	bne.n	800237c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	e00c      	b.n	8002396 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689a      	ldr	r2, [r3, #8]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	e003      	b.n	8002396 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002396:	7bfb      	ldrb	r3, [r7, #15]
}
 8002398:	4618      	mov	r0, r3
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40012800 	.word	0x40012800
 80023a4:	40012400 	.word	0x40012400

080023a8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80023a8:	b590      	push	{r4, r7, lr}
 80023aa:	b087      	sub	sp, #28
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80023ba:	2300      	movs	r3, #0
 80023bc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80023be:	f7ff fe63 	bl	8002088 <HAL_GetTick>
 80023c2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d00b      	beq.n	80023ea <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d6:	f043 0220 	orr.w	r2, r3, #32
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e0d3      	b.n	8002592 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d131      	bne.n	800245c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023fe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002402:	2b00      	cmp	r3, #0
 8002404:	d12a      	bne.n	800245c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002406:	e021      	b.n	800244c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800240e:	d01d      	beq.n	800244c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d007      	beq.n	8002426 <HAL_ADC_PollForConversion+0x7e>
 8002416:	f7ff fe37 	bl	8002088 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	683a      	ldr	r2, [r7, #0]
 8002422:	429a      	cmp	r2, r3
 8002424:	d212      	bcs.n	800244c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d10b      	bne.n	800244c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002438:	f043 0204 	orr.w	r2, r3, #4
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e0a2      	b.n	8002592 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0d6      	beq.n	8002408 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800245a:	e070      	b.n	800253e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800245c:	4b4f      	ldr	r3, [pc, #316]	; (800259c <HAL_ADC_PollForConversion+0x1f4>)
 800245e:	681c      	ldr	r4, [r3, #0]
 8002460:	2002      	movs	r0, #2
 8002462:	f001 fced 	bl	8003e40 <HAL_RCCEx_GetPeriphCLKFreq>
 8002466:	4603      	mov	r3, r0
 8002468:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	6919      	ldr	r1, [r3, #16]
 8002472:	4b4b      	ldr	r3, [pc, #300]	; (80025a0 <HAL_ADC_PollForConversion+0x1f8>)
 8002474:	400b      	ands	r3, r1
 8002476:	2b00      	cmp	r3, #0
 8002478:	d118      	bne.n	80024ac <HAL_ADC_PollForConversion+0x104>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68d9      	ldr	r1, [r3, #12]
 8002480:	4b48      	ldr	r3, [pc, #288]	; (80025a4 <HAL_ADC_PollForConversion+0x1fc>)
 8002482:	400b      	ands	r3, r1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d111      	bne.n	80024ac <HAL_ADC_PollForConversion+0x104>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	6919      	ldr	r1, [r3, #16]
 800248e:	4b46      	ldr	r3, [pc, #280]	; (80025a8 <HAL_ADC_PollForConversion+0x200>)
 8002490:	400b      	ands	r3, r1
 8002492:	2b00      	cmp	r3, #0
 8002494:	d108      	bne.n	80024a8 <HAL_ADC_PollForConversion+0x100>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68d9      	ldr	r1, [r3, #12]
 800249c:	4b43      	ldr	r3, [pc, #268]	; (80025ac <HAL_ADC_PollForConversion+0x204>)
 800249e:	400b      	ands	r3, r1
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d101      	bne.n	80024a8 <HAL_ADC_PollForConversion+0x100>
 80024a4:	2314      	movs	r3, #20
 80024a6:	e020      	b.n	80024ea <HAL_ADC_PollForConversion+0x142>
 80024a8:	2329      	movs	r3, #41	; 0x29
 80024aa:	e01e      	b.n	80024ea <HAL_ADC_PollForConversion+0x142>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6919      	ldr	r1, [r3, #16]
 80024b2:	4b3d      	ldr	r3, [pc, #244]	; (80025a8 <HAL_ADC_PollForConversion+0x200>)
 80024b4:	400b      	ands	r3, r1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d106      	bne.n	80024c8 <HAL_ADC_PollForConversion+0x120>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68d9      	ldr	r1, [r3, #12]
 80024c0:	4b3a      	ldr	r3, [pc, #232]	; (80025ac <HAL_ADC_PollForConversion+0x204>)
 80024c2:	400b      	ands	r3, r1
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00d      	beq.n	80024e4 <HAL_ADC_PollForConversion+0x13c>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6919      	ldr	r1, [r3, #16]
 80024ce:	4b38      	ldr	r3, [pc, #224]	; (80025b0 <HAL_ADC_PollForConversion+0x208>)
 80024d0:	400b      	ands	r3, r1
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d108      	bne.n	80024e8 <HAL_ADC_PollForConversion+0x140>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68d9      	ldr	r1, [r3, #12]
 80024dc:	4b34      	ldr	r3, [pc, #208]	; (80025b0 <HAL_ADC_PollForConversion+0x208>)
 80024de:	400b      	ands	r3, r1
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d101      	bne.n	80024e8 <HAL_ADC_PollForConversion+0x140>
 80024e4:	2354      	movs	r3, #84	; 0x54
 80024e6:	e000      	b.n	80024ea <HAL_ADC_PollForConversion+0x142>
 80024e8:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80024ea:	fb02 f303 	mul.w	r3, r2, r3
 80024ee:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80024f0:	e021      	b.n	8002536 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f8:	d01a      	beq.n	8002530 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d007      	beq.n	8002510 <HAL_ADC_PollForConversion+0x168>
 8002500:	f7ff fdc2 	bl	8002088 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d20f      	bcs.n	8002530 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	429a      	cmp	r2, r3
 8002516:	d90b      	bls.n	8002530 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251c:	f043 0204 	orr.w	r2, r3, #4
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e030      	b.n	8002592 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	3301      	adds	r3, #1
 8002534:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	429a      	cmp	r2, r3
 800253c:	d8d9      	bhi.n	80024f2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f06f 0212 	mvn.w	r2, #18
 8002546:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800254c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800255e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002562:	d115      	bne.n	8002590 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002568:	2b00      	cmp	r3, #0
 800256a:	d111      	bne.n	8002590 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002570:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800257c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d105      	bne.n	8002590 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002588:	f043 0201 	orr.w	r2, r3, #1
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	371c      	adds	r7, #28
 8002596:	46bd      	mov	sp, r7
 8002598:	bd90      	pop	{r4, r7, pc}
 800259a:	bf00      	nop
 800259c:	20000000 	.word	0x20000000
 80025a0:	24924924 	.word	0x24924924
 80025a4:	00924924 	.word	0x00924924
 80025a8:	12492492 	.word	0x12492492
 80025ac:	00492492 	.word	0x00492492
 80025b0:	00249249 	.word	0x00249249

080025b4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bc80      	pop	{r7}
 80025ca:	4770      	bx	lr

080025cc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025d6:	2300      	movs	r3, #0
 80025d8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80025da:	2300      	movs	r3, #0
 80025dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d101      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x20>
 80025e8:	2302      	movs	r3, #2
 80025ea:	e0dc      	b.n	80027a6 <HAL_ADC_ConfigChannel+0x1da>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	2b06      	cmp	r3, #6
 80025fa:	d81c      	bhi.n	8002636 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	3b05      	subs	r3, #5
 800260e:	221f      	movs	r2, #31
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	4019      	ands	r1, r3
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	6818      	ldr	r0, [r3, #0]
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	4613      	mov	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	3b05      	subs	r3, #5
 8002628:	fa00 f203 	lsl.w	r2, r0, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	430a      	orrs	r2, r1
 8002632:	635a      	str	r2, [r3, #52]	; 0x34
 8002634:	e03c      	b.n	80026b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	2b0c      	cmp	r3, #12
 800263c:	d81c      	bhi.n	8002678 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	4613      	mov	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	3b23      	subs	r3, #35	; 0x23
 8002650:	221f      	movs	r2, #31
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43db      	mvns	r3, r3
 8002658:	4019      	ands	r1, r3
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	6818      	ldr	r0, [r3, #0]
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	4613      	mov	r3, r2
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	4413      	add	r3, r2
 8002668:	3b23      	subs	r3, #35	; 0x23
 800266a:	fa00 f203 	lsl.w	r2, r0, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	430a      	orrs	r2, r1
 8002674:	631a      	str	r2, [r3, #48]	; 0x30
 8002676:	e01b      	b.n	80026b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	4613      	mov	r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	4413      	add	r3, r2
 8002688:	3b41      	subs	r3, #65	; 0x41
 800268a:	221f      	movs	r2, #31
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	4019      	ands	r1, r3
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	6818      	ldr	r0, [r3, #0]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	4613      	mov	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4413      	add	r3, r2
 80026a2:	3b41      	subs	r3, #65	; 0x41
 80026a4:	fa00 f203 	lsl.w	r2, r0, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	430a      	orrs	r2, r1
 80026ae:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b09      	cmp	r3, #9
 80026b6:	d91c      	bls.n	80026f2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68d9      	ldr	r1, [r3, #12]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	4613      	mov	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	3b1e      	subs	r3, #30
 80026ca:	2207      	movs	r2, #7
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	43db      	mvns	r3, r3
 80026d2:	4019      	ands	r1, r3
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	6898      	ldr	r0, [r3, #8]
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	4613      	mov	r3, r2
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	4413      	add	r3, r2
 80026e2:	3b1e      	subs	r3, #30
 80026e4:	fa00 f203 	lsl.w	r2, r0, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	430a      	orrs	r2, r1
 80026ee:	60da      	str	r2, [r3, #12]
 80026f0:	e019      	b.n	8002726 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	6919      	ldr	r1, [r3, #16]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	4613      	mov	r3, r2
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	4413      	add	r3, r2
 8002702:	2207      	movs	r2, #7
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43db      	mvns	r3, r3
 800270a:	4019      	ands	r1, r3
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	6898      	ldr	r0, [r3, #8]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	4613      	mov	r3, r2
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	4413      	add	r3, r2
 800271a:	fa00 f203 	lsl.w	r2, r0, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	430a      	orrs	r2, r1
 8002724:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2b10      	cmp	r3, #16
 800272c:	d003      	beq.n	8002736 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002732:	2b11      	cmp	r3, #17
 8002734:	d132      	bne.n	800279c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a1d      	ldr	r2, [pc, #116]	; (80027b0 <HAL_ADC_ConfigChannel+0x1e4>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d125      	bne.n	800278c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d126      	bne.n	800279c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800275c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2b10      	cmp	r3, #16
 8002764:	d11a      	bne.n	800279c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002766:	4b13      	ldr	r3, [pc, #76]	; (80027b4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a13      	ldr	r2, [pc, #76]	; (80027b8 <HAL_ADC_ConfigChannel+0x1ec>)
 800276c:	fba2 2303 	umull	r2, r3, r2, r3
 8002770:	0c9a      	lsrs	r2, r3, #18
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800277c:	e002      	b.n	8002784 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	3b01      	subs	r3, #1
 8002782:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1f9      	bne.n	800277e <HAL_ADC_ConfigChannel+0x1b2>
 800278a:	e007      	b.n	800279c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002790:	f043 0220 	orr.w	r2, r3, #32
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80027a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr
 80027b0:	40012400 	.word	0x40012400
 80027b4:	20000000 	.word	0x20000000
 80027b8:	431bde83 	.word	0x431bde83

080027bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027c4:	2300      	movs	r3, #0
 80027c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80027c8:	2300      	movs	r3, #0
 80027ca:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d040      	beq.n	800285c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689a      	ldr	r2, [r3, #8]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f042 0201 	orr.w	r2, r2, #1
 80027e8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80027ea:	4b1f      	ldr	r3, [pc, #124]	; (8002868 <ADC_Enable+0xac>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a1f      	ldr	r2, [pc, #124]	; (800286c <ADC_Enable+0xb0>)
 80027f0:	fba2 2303 	umull	r2, r3, r2, r3
 80027f4:	0c9b      	lsrs	r3, r3, #18
 80027f6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80027f8:	e002      	b.n	8002800 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	3b01      	subs	r3, #1
 80027fe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1f9      	bne.n	80027fa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002806:	f7ff fc3f 	bl	8002088 <HAL_GetTick>
 800280a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800280c:	e01f      	b.n	800284e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800280e:	f7ff fc3b 	bl	8002088 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	2b02      	cmp	r3, #2
 800281a:	d918      	bls.n	800284e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b01      	cmp	r3, #1
 8002828:	d011      	beq.n	800284e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282e:	f043 0210 	orr.w	r2, r3, #16
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800283a:	f043 0201 	orr.w	r2, r3, #1
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e007      	b.n	800285e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b01      	cmp	r3, #1
 800285a:	d1d8      	bne.n	800280e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3710      	adds	r7, #16
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	20000000 	.word	0x20000000
 800286c:	431bde83 	.word	0x431bde83

08002870 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002878:	2300      	movs	r3, #0
 800287a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	2b01      	cmp	r3, #1
 8002888:	d12e      	bne.n	80028e8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f022 0201 	bic.w	r2, r2, #1
 8002898:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800289a:	f7ff fbf5 	bl	8002088 <HAL_GetTick>
 800289e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028a0:	e01b      	b.n	80028da <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028a2:	f7ff fbf1 	bl	8002088 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d914      	bls.n	80028da <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d10d      	bne.n	80028da <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c2:	f043 0210 	orr.w	r2, r3, #16
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ce:	f043 0201 	orr.w	r2, r3, #1
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e007      	b.n	80028ea <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d0dc      	beq.n	80028a2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b084      	sub	sp, #16
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e0ed      	b.n	8002ae0 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f893 3020 	ldrb.w	r3, [r3, #32]
 800290a:	b2db      	uxtb	r3, r3
 800290c:	2b00      	cmp	r3, #0
 800290e:	d102      	bne.n	8002916 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f7fe fd71 	bl	80013f8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f042 0201 	orr.w	r2, r2, #1
 8002924:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002926:	f7ff fbaf 	bl	8002088 <HAL_GetTick>
 800292a:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800292c:	e012      	b.n	8002954 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800292e:	f7ff fbab 	bl	8002088 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b0a      	cmp	r3, #10
 800293a:	d90b      	bls.n	8002954 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002940:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2205      	movs	r2, #5
 800294c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e0c5      	b.n	8002ae0 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	2b00      	cmp	r3, #0
 8002960:	d0e5      	beq.n	800292e <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0202 	bic.w	r2, r2, #2
 8002970:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002972:	f7ff fb89 	bl	8002088 <HAL_GetTick>
 8002976:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002978:	e012      	b.n	80029a0 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800297a:	f7ff fb85 	bl	8002088 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b0a      	cmp	r3, #10
 8002986:	d90b      	bls.n	80029a0 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2205      	movs	r2, #5
 8002998:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e09f      	b.n	8002ae0 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1e5      	bne.n	800297a <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	7e1b      	ldrb	r3, [r3, #24]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d108      	bne.n	80029c8 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029c4:	601a      	str	r2, [r3, #0]
 80029c6:	e007      	b.n	80029d8 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	7e5b      	ldrb	r3, [r3, #25]
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d108      	bne.n	80029f2 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	e007      	b.n	8002a02 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	7e9b      	ldrb	r3, [r3, #26]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d108      	bne.n	8002a1c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f042 0220 	orr.w	r2, r2, #32
 8002a18:	601a      	str	r2, [r3, #0]
 8002a1a:	e007      	b.n	8002a2c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f022 0220 	bic.w	r2, r2, #32
 8002a2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	7edb      	ldrb	r3, [r3, #27]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d108      	bne.n	8002a46 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0210 	bic.w	r2, r2, #16
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	e007      	b.n	8002a56 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f042 0210 	orr.w	r2, r2, #16
 8002a54:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	7f1b      	ldrb	r3, [r3, #28]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d108      	bne.n	8002a70 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 0208 	orr.w	r2, r2, #8
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	e007      	b.n	8002a80 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0208 	bic.w	r2, r2, #8
 8002a7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	7f5b      	ldrb	r3, [r3, #29]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d108      	bne.n	8002a9a <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f042 0204 	orr.w	r2, r2, #4
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	e007      	b.n	8002aaa <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 0204 	bic.w	r2, r2, #4
 8002aa8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	689a      	ldr	r2, [r3, #8]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	695b      	ldr	r3, [r3, #20]
 8002abe:	ea42 0103 	orr.w	r1, r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	1e5a      	subs	r2, r3, #1
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3710      	adds	r7, #16
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b087      	sub	sp, #28
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
 8002af4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002afc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002afe:	7dfb      	ldrb	r3, [r7, #23]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d003      	beq.n	8002b0c <HAL_CAN_GetRxMessage+0x24>
 8002b04:	7dfb      	ldrb	r3, [r7, #23]
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	f040 80f3 	bne.w	8002cf2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10e      	bne.n	8002b30 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	f003 0303 	and.w	r3, r3, #3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d116      	bne.n	8002b4e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b24:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e0e7      	b.n	8002d00 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	f003 0303 	and.w	r3, r3, #3
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d107      	bne.n	8002b4e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b42:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e0d8      	b.n	8002d00 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	331b      	adds	r3, #27
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	4413      	add	r3, r2
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0204 	and.w	r2, r3, #4
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10c      	bne.n	8002b86 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	331b      	adds	r3, #27
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	4413      	add	r3, r2
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	0d5b      	lsrs	r3, r3, #21
 8002b7c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	e00b      	b.n	8002b9e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	331b      	adds	r3, #27
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	4413      	add	r3, r2
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	08db      	lsrs	r3, r3, #3
 8002b96:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	331b      	adds	r3, #27
 8002ba6:	011b      	lsls	r3, r3, #4
 8002ba8:	4413      	add	r3, r2
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0202 	and.w	r2, r3, #2
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	331b      	adds	r3, #27
 8002bbc:	011b      	lsls	r3, r3, #4
 8002bbe:	4413      	add	r3, r2
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 020f 	and.w	r2, r3, #15
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	331b      	adds	r3, #27
 8002bd4:	011b      	lsls	r3, r3, #4
 8002bd6:	4413      	add	r3, r2
 8002bd8:	3304      	adds	r3, #4
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	0a1b      	lsrs	r3, r3, #8
 8002bde:	b2da      	uxtb	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	331b      	adds	r3, #27
 8002bec:	011b      	lsls	r3, r3, #4
 8002bee:	4413      	add	r3, r2
 8002bf0:	3304      	adds	r3, #4
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	0c1b      	lsrs	r3, r3, #16
 8002bf6:	b29a      	uxth	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	011b      	lsls	r3, r3, #4
 8002c04:	4413      	add	r3, r2
 8002c06:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	b2da      	uxtb	r2, r3
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	4413      	add	r3, r2
 8002c1c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	0a1a      	lsrs	r2, r3, #8
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	3301      	adds	r3, #1
 8002c28:	b2d2      	uxtb	r2, r2
 8002c2a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	011b      	lsls	r3, r3, #4
 8002c34:	4413      	add	r3, r2
 8002c36:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	0c1a      	lsrs	r2, r3, #16
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	3302      	adds	r3, #2
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	4413      	add	r3, r2
 8002c50:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	0e1a      	lsrs	r2, r3, #24
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	3303      	adds	r3, #3
 8002c5c:	b2d2      	uxtb	r2, r2
 8002c5e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	011b      	lsls	r3, r3, #4
 8002c68:	4413      	add	r3, r2
 8002c6a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	3304      	adds	r3, #4
 8002c74:	b2d2      	uxtb	r2, r2
 8002c76:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	4413      	add	r3, r2
 8002c82:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	0a1a      	lsrs	r2, r3, #8
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	3305      	adds	r3, #5
 8002c8e:	b2d2      	uxtb	r2, r2
 8002c90:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	011b      	lsls	r3, r3, #4
 8002c9a:	4413      	add	r3, r2
 8002c9c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	0c1a      	lsrs	r2, r3, #16
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	3306      	adds	r3, #6
 8002ca8:	b2d2      	uxtb	r2, r2
 8002caa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	011b      	lsls	r3, r3, #4
 8002cb4:	4413      	add	r3, r2
 8002cb6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	0e1a      	lsrs	r2, r3, #24
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	3307      	adds	r3, #7
 8002cc2:	b2d2      	uxtb	r2, r2
 8002cc4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d108      	bne.n	8002cde <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68da      	ldr	r2, [r3, #12]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0220 	orr.w	r2, r2, #32
 8002cda:	60da      	str	r2, [r3, #12]
 8002cdc:	e007      	b.n	8002cee <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	691a      	ldr	r2, [r3, #16]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f042 0220 	orr.w	r2, r2, #32
 8002cec:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	e006      	b.n	8002d00 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
  }
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	371c      	adds	r7, #28
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bc80      	pop	{r7}
 8002d08:	4770      	bx	lr

08002d0a <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	b085      	sub	sp, #20
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
 8002d12:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d1e:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d20:	7afb      	ldrb	r3, [r7, #11]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d002      	beq.n	8002d2c <HAL_CAN_GetRxFifoFillLevel+0x22>
 8002d26:	7afb      	ldrb	r3, [r7, #11]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d10f      	bne.n	8002d4c <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d106      	bne.n	8002d40 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	f003 0303 	and.w	r3, r3, #3
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	e005      	b.n	8002d4c <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	f003 0303 	and.w	r3, r3, #3
 8002d4a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr

08002d58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d68:	4b0c      	ldr	r3, [pc, #48]	; (8002d9c <__NVIC_SetPriorityGrouping+0x44>)
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d74:	4013      	ands	r3, r2
 8002d76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d8a:	4a04      	ldr	r2, [pc, #16]	; (8002d9c <__NVIC_SetPriorityGrouping+0x44>)
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	60d3      	str	r3, [r2, #12]
}
 8002d90:	bf00      	nop
 8002d92:	3714      	adds	r7, #20
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002da4:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <__NVIC_GetPriorityGrouping+0x18>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	0a1b      	lsrs	r3, r3, #8
 8002daa:	f003 0307 	and.w	r3, r3, #7
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	e000ed00 	.word	0xe000ed00

08002dbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	db0b      	blt.n	8002de6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dce:	79fb      	ldrb	r3, [r7, #7]
 8002dd0:	f003 021f 	and.w	r2, r3, #31
 8002dd4:	4906      	ldr	r1, [pc, #24]	; (8002df0 <__NVIC_EnableIRQ+0x34>)
 8002dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dda:	095b      	lsrs	r3, r3, #5
 8002ddc:	2001      	movs	r0, #1
 8002dde:	fa00 f202 	lsl.w	r2, r0, r2
 8002de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bc80      	pop	{r7}
 8002dee:	4770      	bx	lr
 8002df0:	e000e100 	.word	0xe000e100

08002df4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	6039      	str	r1, [r7, #0]
 8002dfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	db0a      	blt.n	8002e1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	b2da      	uxtb	r2, r3
 8002e0c:	490c      	ldr	r1, [pc, #48]	; (8002e40 <__NVIC_SetPriority+0x4c>)
 8002e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e12:	0112      	lsls	r2, r2, #4
 8002e14:	b2d2      	uxtb	r2, r2
 8002e16:	440b      	add	r3, r1
 8002e18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e1c:	e00a      	b.n	8002e34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	4908      	ldr	r1, [pc, #32]	; (8002e44 <__NVIC_SetPriority+0x50>)
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	3b04      	subs	r3, #4
 8002e2c:	0112      	lsls	r2, r2, #4
 8002e2e:	b2d2      	uxtb	r2, r2
 8002e30:	440b      	add	r3, r1
 8002e32:	761a      	strb	r2, [r3, #24]
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	e000e100 	.word	0xe000e100
 8002e44:	e000ed00 	.word	0xe000ed00

08002e48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b089      	sub	sp, #36	; 0x24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f003 0307 	and.w	r3, r3, #7
 8002e5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	f1c3 0307 	rsb	r3, r3, #7
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	bf28      	it	cs
 8002e66:	2304      	movcs	r3, #4
 8002e68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	3304      	adds	r3, #4
 8002e6e:	2b06      	cmp	r3, #6
 8002e70:	d902      	bls.n	8002e78 <NVIC_EncodePriority+0x30>
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	3b03      	subs	r3, #3
 8002e76:	e000      	b.n	8002e7a <NVIC_EncodePriority+0x32>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	fa02 f303 	lsl.w	r3, r2, r3
 8002e86:	43da      	mvns	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	401a      	ands	r2, r3
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e90:	f04f 31ff 	mov.w	r1, #4294967295
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9a:	43d9      	mvns	r1, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea0:	4313      	orrs	r3, r2
         );
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3724      	adds	r7, #36	; 0x24
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f7ff ff4f 	bl	8002d58 <__NVIC_SetPriorityGrouping>
}
 8002eba:	bf00      	nop
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b086      	sub	sp, #24
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	4603      	mov	r3, r0
 8002eca:	60b9      	str	r1, [r7, #8]
 8002ecc:	607a      	str	r2, [r7, #4]
 8002ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ed4:	f7ff ff64 	bl	8002da0 <__NVIC_GetPriorityGrouping>
 8002ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	68b9      	ldr	r1, [r7, #8]
 8002ede:	6978      	ldr	r0, [r7, #20]
 8002ee0:	f7ff ffb2 	bl	8002e48 <NVIC_EncodePriority>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eea:	4611      	mov	r1, r2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff ff81 	bl	8002df4 <__NVIC_SetPriority>
}
 8002ef2:	bf00      	nop
 8002ef4:	3718      	adds	r7, #24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b082      	sub	sp, #8
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	4603      	mov	r3, r0
 8002f02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7ff ff57 	bl	8002dbc <__NVIC_EnableIRQ>
}
 8002f0e:	bf00      	nop
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f16:	b480      	push	{r7}
 8002f18:	b085      	sub	sp, #20
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d008      	beq.n	8002f3e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2204      	movs	r2, #4
 8002f30:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e020      	b.n	8002f80 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 020e 	bic.w	r2, r2, #14
 8002f4c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0201 	bic.w	r2, r2, #1
 8002f5c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f66:	2101      	movs	r1, #1
 8002f68:	fa01 f202 	lsl.w	r2, r1, r2
 8002f6c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2201      	movs	r2, #1
 8002f72:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3714      	adds	r7, #20
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bc80      	pop	{r7}
 8002f88:	4770      	bx	lr
	...

08002f8c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f94:	2300      	movs	r3, #0
 8002f96:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d005      	beq.n	8002fae <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2204      	movs	r2, #4
 8002fa6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	73fb      	strb	r3, [r7, #15]
 8002fac:	e051      	b.n	8003052 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 020e 	bic.w	r2, r2, #14
 8002fbc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f022 0201 	bic.w	r2, r2, #1
 8002fcc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a22      	ldr	r2, [pc, #136]	; (800305c <HAL_DMA_Abort_IT+0xd0>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d029      	beq.n	800302c <HAL_DMA_Abort_IT+0xa0>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a20      	ldr	r2, [pc, #128]	; (8003060 <HAL_DMA_Abort_IT+0xd4>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d022      	beq.n	8003028 <HAL_DMA_Abort_IT+0x9c>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a1f      	ldr	r2, [pc, #124]	; (8003064 <HAL_DMA_Abort_IT+0xd8>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d01a      	beq.n	8003022 <HAL_DMA_Abort_IT+0x96>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a1d      	ldr	r2, [pc, #116]	; (8003068 <HAL_DMA_Abort_IT+0xdc>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d012      	beq.n	800301c <HAL_DMA_Abort_IT+0x90>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a1c      	ldr	r2, [pc, #112]	; (800306c <HAL_DMA_Abort_IT+0xe0>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d00a      	beq.n	8003016 <HAL_DMA_Abort_IT+0x8a>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a1a      	ldr	r2, [pc, #104]	; (8003070 <HAL_DMA_Abort_IT+0xe4>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d102      	bne.n	8003010 <HAL_DMA_Abort_IT+0x84>
 800300a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800300e:	e00e      	b.n	800302e <HAL_DMA_Abort_IT+0xa2>
 8003010:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003014:	e00b      	b.n	800302e <HAL_DMA_Abort_IT+0xa2>
 8003016:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800301a:	e008      	b.n	800302e <HAL_DMA_Abort_IT+0xa2>
 800301c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003020:	e005      	b.n	800302e <HAL_DMA_Abort_IT+0xa2>
 8003022:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003026:	e002      	b.n	800302e <HAL_DMA_Abort_IT+0xa2>
 8003028:	2310      	movs	r3, #16
 800302a:	e000      	b.n	800302e <HAL_DMA_Abort_IT+0xa2>
 800302c:	2301      	movs	r3, #1
 800302e:	4a11      	ldr	r2, [pc, #68]	; (8003074 <HAL_DMA_Abort_IT+0xe8>)
 8003030:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2201      	movs	r2, #1
 8003036:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	4798      	blx	r3
    } 
  }
  return status;
 8003052:	7bfb      	ldrb	r3, [r7, #15]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	40020008 	.word	0x40020008
 8003060:	4002001c 	.word	0x4002001c
 8003064:	40020030 	.word	0x40020030
 8003068:	40020044 	.word	0x40020044
 800306c:	40020058 	.word	0x40020058
 8003070:	4002006c 	.word	0x4002006c
 8003074:	40020000 	.word	0x40020000

08003078 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003078:	b480      	push	{r7}
 800307a:	b08b      	sub	sp, #44	; 0x2c
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003082:	2300      	movs	r3, #0
 8003084:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003086:	2300      	movs	r3, #0
 8003088:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800308a:	e169      	b.n	8003360 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800308c:	2201      	movs	r2, #1
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	69fa      	ldr	r2, [r7, #28]
 800309c:	4013      	ands	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	f040 8158 	bne.w	800335a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	4a9a      	ldr	r2, [pc, #616]	; (8003318 <HAL_GPIO_Init+0x2a0>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d05e      	beq.n	8003172 <HAL_GPIO_Init+0xfa>
 80030b4:	4a98      	ldr	r2, [pc, #608]	; (8003318 <HAL_GPIO_Init+0x2a0>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d875      	bhi.n	80031a6 <HAL_GPIO_Init+0x12e>
 80030ba:	4a98      	ldr	r2, [pc, #608]	; (800331c <HAL_GPIO_Init+0x2a4>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d058      	beq.n	8003172 <HAL_GPIO_Init+0xfa>
 80030c0:	4a96      	ldr	r2, [pc, #600]	; (800331c <HAL_GPIO_Init+0x2a4>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d86f      	bhi.n	80031a6 <HAL_GPIO_Init+0x12e>
 80030c6:	4a96      	ldr	r2, [pc, #600]	; (8003320 <HAL_GPIO_Init+0x2a8>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d052      	beq.n	8003172 <HAL_GPIO_Init+0xfa>
 80030cc:	4a94      	ldr	r2, [pc, #592]	; (8003320 <HAL_GPIO_Init+0x2a8>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d869      	bhi.n	80031a6 <HAL_GPIO_Init+0x12e>
 80030d2:	4a94      	ldr	r2, [pc, #592]	; (8003324 <HAL_GPIO_Init+0x2ac>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d04c      	beq.n	8003172 <HAL_GPIO_Init+0xfa>
 80030d8:	4a92      	ldr	r2, [pc, #584]	; (8003324 <HAL_GPIO_Init+0x2ac>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d863      	bhi.n	80031a6 <HAL_GPIO_Init+0x12e>
 80030de:	4a92      	ldr	r2, [pc, #584]	; (8003328 <HAL_GPIO_Init+0x2b0>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d046      	beq.n	8003172 <HAL_GPIO_Init+0xfa>
 80030e4:	4a90      	ldr	r2, [pc, #576]	; (8003328 <HAL_GPIO_Init+0x2b0>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d85d      	bhi.n	80031a6 <HAL_GPIO_Init+0x12e>
 80030ea:	2b12      	cmp	r3, #18
 80030ec:	d82a      	bhi.n	8003144 <HAL_GPIO_Init+0xcc>
 80030ee:	2b12      	cmp	r3, #18
 80030f0:	d859      	bhi.n	80031a6 <HAL_GPIO_Init+0x12e>
 80030f2:	a201      	add	r2, pc, #4	; (adr r2, 80030f8 <HAL_GPIO_Init+0x80>)
 80030f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f8:	08003173 	.word	0x08003173
 80030fc:	0800314d 	.word	0x0800314d
 8003100:	0800315f 	.word	0x0800315f
 8003104:	080031a1 	.word	0x080031a1
 8003108:	080031a7 	.word	0x080031a7
 800310c:	080031a7 	.word	0x080031a7
 8003110:	080031a7 	.word	0x080031a7
 8003114:	080031a7 	.word	0x080031a7
 8003118:	080031a7 	.word	0x080031a7
 800311c:	080031a7 	.word	0x080031a7
 8003120:	080031a7 	.word	0x080031a7
 8003124:	080031a7 	.word	0x080031a7
 8003128:	080031a7 	.word	0x080031a7
 800312c:	080031a7 	.word	0x080031a7
 8003130:	080031a7 	.word	0x080031a7
 8003134:	080031a7 	.word	0x080031a7
 8003138:	080031a7 	.word	0x080031a7
 800313c:	08003155 	.word	0x08003155
 8003140:	08003169 	.word	0x08003169
 8003144:	4a79      	ldr	r2, [pc, #484]	; (800332c <HAL_GPIO_Init+0x2b4>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d013      	beq.n	8003172 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800314a:	e02c      	b.n	80031a6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	623b      	str	r3, [r7, #32]
          break;
 8003152:	e029      	b.n	80031a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	3304      	adds	r3, #4
 800315a:	623b      	str	r3, [r7, #32]
          break;
 800315c:	e024      	b.n	80031a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	3308      	adds	r3, #8
 8003164:	623b      	str	r3, [r7, #32]
          break;
 8003166:	e01f      	b.n	80031a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	330c      	adds	r3, #12
 800316e:	623b      	str	r3, [r7, #32]
          break;
 8003170:	e01a      	b.n	80031a8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d102      	bne.n	8003180 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800317a:	2304      	movs	r3, #4
 800317c:	623b      	str	r3, [r7, #32]
          break;
 800317e:	e013      	b.n	80031a8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d105      	bne.n	8003194 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003188:	2308      	movs	r3, #8
 800318a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	69fa      	ldr	r2, [r7, #28]
 8003190:	611a      	str	r2, [r3, #16]
          break;
 8003192:	e009      	b.n	80031a8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003194:	2308      	movs	r3, #8
 8003196:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	69fa      	ldr	r2, [r7, #28]
 800319c:	615a      	str	r2, [r3, #20]
          break;
 800319e:	e003      	b.n	80031a8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031a0:	2300      	movs	r3, #0
 80031a2:	623b      	str	r3, [r7, #32]
          break;
 80031a4:	e000      	b.n	80031a8 <HAL_GPIO_Init+0x130>
          break;
 80031a6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	2bff      	cmp	r3, #255	; 0xff
 80031ac:	d801      	bhi.n	80031b2 <HAL_GPIO_Init+0x13a>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	e001      	b.n	80031b6 <HAL_GPIO_Init+0x13e>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	3304      	adds	r3, #4
 80031b6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	2bff      	cmp	r3, #255	; 0xff
 80031bc:	d802      	bhi.n	80031c4 <HAL_GPIO_Init+0x14c>
 80031be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	e002      	b.n	80031ca <HAL_GPIO_Init+0x152>
 80031c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c6:	3b08      	subs	r3, #8
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	210f      	movs	r1, #15
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	fa01 f303 	lsl.w	r3, r1, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	401a      	ands	r2, r3
 80031dc:	6a39      	ldr	r1, [r7, #32]
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	fa01 f303 	lsl.w	r3, r1, r3
 80031e4:	431a      	orrs	r2, r3
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 80b1 	beq.w	800335a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031f8:	4b4d      	ldr	r3, [pc, #308]	; (8003330 <HAL_GPIO_Init+0x2b8>)
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	4a4c      	ldr	r2, [pc, #304]	; (8003330 <HAL_GPIO_Init+0x2b8>)
 80031fe:	f043 0301 	orr.w	r3, r3, #1
 8003202:	6193      	str	r3, [r2, #24]
 8003204:	4b4a      	ldr	r3, [pc, #296]	; (8003330 <HAL_GPIO_Init+0x2b8>)
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	60bb      	str	r3, [r7, #8]
 800320e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003210:	4a48      	ldr	r2, [pc, #288]	; (8003334 <HAL_GPIO_Init+0x2bc>)
 8003212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003214:	089b      	lsrs	r3, r3, #2
 8003216:	3302      	adds	r3, #2
 8003218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800321c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800321e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003220:	f003 0303 	and.w	r3, r3, #3
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	220f      	movs	r2, #15
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	43db      	mvns	r3, r3
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	4013      	ands	r3, r2
 8003232:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a40      	ldr	r2, [pc, #256]	; (8003338 <HAL_GPIO_Init+0x2c0>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d013      	beq.n	8003264 <HAL_GPIO_Init+0x1ec>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a3f      	ldr	r2, [pc, #252]	; (800333c <HAL_GPIO_Init+0x2c4>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d00d      	beq.n	8003260 <HAL_GPIO_Init+0x1e8>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a3e      	ldr	r2, [pc, #248]	; (8003340 <HAL_GPIO_Init+0x2c8>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d007      	beq.n	800325c <HAL_GPIO_Init+0x1e4>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a3d      	ldr	r2, [pc, #244]	; (8003344 <HAL_GPIO_Init+0x2cc>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d101      	bne.n	8003258 <HAL_GPIO_Init+0x1e0>
 8003254:	2303      	movs	r3, #3
 8003256:	e006      	b.n	8003266 <HAL_GPIO_Init+0x1ee>
 8003258:	2304      	movs	r3, #4
 800325a:	e004      	b.n	8003266 <HAL_GPIO_Init+0x1ee>
 800325c:	2302      	movs	r3, #2
 800325e:	e002      	b.n	8003266 <HAL_GPIO_Init+0x1ee>
 8003260:	2301      	movs	r3, #1
 8003262:	e000      	b.n	8003266 <HAL_GPIO_Init+0x1ee>
 8003264:	2300      	movs	r3, #0
 8003266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003268:	f002 0203 	and.w	r2, r2, #3
 800326c:	0092      	lsls	r2, r2, #2
 800326e:	4093      	lsls	r3, r2
 8003270:	68fa      	ldr	r2, [r7, #12]
 8003272:	4313      	orrs	r3, r2
 8003274:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003276:	492f      	ldr	r1, [pc, #188]	; (8003334 <HAL_GPIO_Init+0x2bc>)
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	089b      	lsrs	r3, r3, #2
 800327c:	3302      	adds	r3, #2
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d006      	beq.n	800329e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003290:	4b2d      	ldr	r3, [pc, #180]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	492c      	ldr	r1, [pc, #176]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	4313      	orrs	r3, r2
 800329a:	600b      	str	r3, [r1, #0]
 800329c:	e006      	b.n	80032ac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800329e:	4b2a      	ldr	r3, [pc, #168]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	43db      	mvns	r3, r3
 80032a6:	4928      	ldr	r1, [pc, #160]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 80032a8:	4013      	ands	r3, r2
 80032aa:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d006      	beq.n	80032c6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032b8:	4b23      	ldr	r3, [pc, #140]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 80032ba:	685a      	ldr	r2, [r3, #4]
 80032bc:	4922      	ldr	r1, [pc, #136]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	604b      	str	r3, [r1, #4]
 80032c4:	e006      	b.n	80032d4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032c6:	4b20      	ldr	r3, [pc, #128]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 80032c8:	685a      	ldr	r2, [r3, #4]
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	43db      	mvns	r3, r3
 80032ce:	491e      	ldr	r1, [pc, #120]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 80032d0:	4013      	ands	r3, r2
 80032d2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d006      	beq.n	80032ee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032e0:	4b19      	ldr	r3, [pc, #100]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 80032e2:	689a      	ldr	r2, [r3, #8]
 80032e4:	4918      	ldr	r1, [pc, #96]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	608b      	str	r3, [r1, #8]
 80032ec:	e006      	b.n	80032fc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032ee:	4b16      	ldr	r3, [pc, #88]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	43db      	mvns	r3, r3
 80032f6:	4914      	ldr	r1, [pc, #80]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 80032f8:	4013      	ands	r3, r2
 80032fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d021      	beq.n	800334c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003308:	4b0f      	ldr	r3, [pc, #60]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 800330a:	68da      	ldr	r2, [r3, #12]
 800330c:	490e      	ldr	r1, [pc, #56]	; (8003348 <HAL_GPIO_Init+0x2d0>)
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	4313      	orrs	r3, r2
 8003312:	60cb      	str	r3, [r1, #12]
 8003314:	e021      	b.n	800335a <HAL_GPIO_Init+0x2e2>
 8003316:	bf00      	nop
 8003318:	10320000 	.word	0x10320000
 800331c:	10310000 	.word	0x10310000
 8003320:	10220000 	.word	0x10220000
 8003324:	10210000 	.word	0x10210000
 8003328:	10120000 	.word	0x10120000
 800332c:	10110000 	.word	0x10110000
 8003330:	40021000 	.word	0x40021000
 8003334:	40010000 	.word	0x40010000
 8003338:	40010800 	.word	0x40010800
 800333c:	40010c00 	.word	0x40010c00
 8003340:	40011000 	.word	0x40011000
 8003344:	40011400 	.word	0x40011400
 8003348:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800334c:	4b0b      	ldr	r3, [pc, #44]	; (800337c <HAL_GPIO_Init+0x304>)
 800334e:	68da      	ldr	r2, [r3, #12]
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	43db      	mvns	r3, r3
 8003354:	4909      	ldr	r1, [pc, #36]	; (800337c <HAL_GPIO_Init+0x304>)
 8003356:	4013      	ands	r3, r2
 8003358:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800335a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335c:	3301      	adds	r3, #1
 800335e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003366:	fa22 f303 	lsr.w	r3, r2, r3
 800336a:	2b00      	cmp	r3, #0
 800336c:	f47f ae8e 	bne.w	800308c <HAL_GPIO_Init+0x14>
  }
}
 8003370:	bf00      	nop
 8003372:	bf00      	nop
 8003374:	372c      	adds	r7, #44	; 0x2c
 8003376:	46bd      	mov	sp, r7
 8003378:	bc80      	pop	{r7}
 800337a:	4770      	bx	lr
 800337c:	40010400 	.word	0x40010400

08003380 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	460b      	mov	r3, r1
 800338a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	887b      	ldrh	r3, [r7, #2]
 8003392:	4013      	ands	r3, r2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d002      	beq.n	800339e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003398:	2301      	movs	r3, #1
 800339a:	73fb      	strb	r3, [r7, #15]
 800339c:	e001      	b.n	80033a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800339e:	2300      	movs	r3, #0
 80033a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bc80      	pop	{r7}
 80033ac:	4770      	bx	lr

080033ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b083      	sub	sp, #12
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
 80033b6:	460b      	mov	r3, r1
 80033b8:	807b      	strh	r3, [r7, #2]
 80033ba:	4613      	mov	r3, r2
 80033bc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033be:	787b      	ldrb	r3, [r7, #1]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d003      	beq.n	80033cc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033c4:	887a      	ldrh	r2, [r7, #2]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033ca:	e003      	b.n	80033d4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033cc:	887b      	ldrh	r3, [r7, #2]
 80033ce:	041a      	lsls	r2, r3, #16
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	611a      	str	r2, [r3, #16]
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	bc80      	pop	{r7}
 80033dc:	4770      	bx	lr

080033de <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80033de:	b480      	push	{r7}
 80033e0:	b085      	sub	sp, #20
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
 80033e6:	460b      	mov	r3, r1
 80033e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033f0:	887a      	ldrh	r2, [r7, #2]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	4013      	ands	r3, r2
 80033f6:	041a      	lsls	r2, r3, #16
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	43d9      	mvns	r1, r3
 80033fc:	887b      	ldrh	r3, [r7, #2]
 80033fe:	400b      	ands	r3, r1
 8003400:	431a      	orrs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	611a      	str	r2, [r3, #16]
}
 8003406:	bf00      	nop
 8003408:	3714      	adds	r7, #20
 800340a:	46bd      	mov	sp, r7
 800340c:	bc80      	pop	{r7}
 800340e:	4770      	bx	lr

08003410 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800341a:	4b08      	ldr	r3, [pc, #32]	; (800343c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800341c:	695a      	ldr	r2, [r3, #20]
 800341e:	88fb      	ldrh	r3, [r7, #6]
 8003420:	4013      	ands	r3, r2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d006      	beq.n	8003434 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003426:	4a05      	ldr	r2, [pc, #20]	; (800343c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003428:	88fb      	ldrh	r3, [r7, #6]
 800342a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800342c:	88fb      	ldrh	r3, [r7, #6]
 800342e:	4618      	mov	r0, r3
 8003430:	f7fe fa50 	bl	80018d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003434:	bf00      	nop
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	40010400 	.word	0x40010400

08003440 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e272      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	f000 8087 	beq.w	800356e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003460:	4b92      	ldr	r3, [pc, #584]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f003 030c 	and.w	r3, r3, #12
 8003468:	2b04      	cmp	r3, #4
 800346a:	d00c      	beq.n	8003486 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800346c:	4b8f      	ldr	r3, [pc, #572]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f003 030c 	and.w	r3, r3, #12
 8003474:	2b08      	cmp	r3, #8
 8003476:	d112      	bne.n	800349e <HAL_RCC_OscConfig+0x5e>
 8003478:	4b8c      	ldr	r3, [pc, #560]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003484:	d10b      	bne.n	800349e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003486:	4b89      	ldr	r3, [pc, #548]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d06c      	beq.n	800356c <HAL_RCC_OscConfig+0x12c>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d168      	bne.n	800356c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e24c      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034a6:	d106      	bne.n	80034b6 <HAL_RCC_OscConfig+0x76>
 80034a8:	4b80      	ldr	r3, [pc, #512]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a7f      	ldr	r2, [pc, #508]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b2:	6013      	str	r3, [r2, #0]
 80034b4:	e02e      	b.n	8003514 <HAL_RCC_OscConfig+0xd4>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10c      	bne.n	80034d8 <HAL_RCC_OscConfig+0x98>
 80034be:	4b7b      	ldr	r3, [pc, #492]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a7a      	ldr	r2, [pc, #488]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034c8:	6013      	str	r3, [r2, #0]
 80034ca:	4b78      	ldr	r3, [pc, #480]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a77      	ldr	r2, [pc, #476]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034d4:	6013      	str	r3, [r2, #0]
 80034d6:	e01d      	b.n	8003514 <HAL_RCC_OscConfig+0xd4>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034e0:	d10c      	bne.n	80034fc <HAL_RCC_OscConfig+0xbc>
 80034e2:	4b72      	ldr	r3, [pc, #456]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a71      	ldr	r2, [pc, #452]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	4b6f      	ldr	r3, [pc, #444]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a6e      	ldr	r2, [pc, #440]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034f8:	6013      	str	r3, [r2, #0]
 80034fa:	e00b      	b.n	8003514 <HAL_RCC_OscConfig+0xd4>
 80034fc:	4b6b      	ldr	r3, [pc, #428]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a6a      	ldr	r2, [pc, #424]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003502:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003506:	6013      	str	r3, [r2, #0]
 8003508:	4b68      	ldr	r3, [pc, #416]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a67      	ldr	r2, [pc, #412]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 800350e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003512:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d013      	beq.n	8003544 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351c:	f7fe fdb4 	bl	8002088 <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003524:	f7fe fdb0 	bl	8002088 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b64      	cmp	r3, #100	; 0x64
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e200      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003536:	4b5d      	ldr	r3, [pc, #372]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d0f0      	beq.n	8003524 <HAL_RCC_OscConfig+0xe4>
 8003542:	e014      	b.n	800356e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003544:	f7fe fda0 	bl	8002088 <HAL_GetTick>
 8003548:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800354a:	e008      	b.n	800355e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800354c:	f7fe fd9c 	bl	8002088 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b64      	cmp	r3, #100	; 0x64
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e1ec      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800355e:	4b53      	ldr	r3, [pc, #332]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d1f0      	bne.n	800354c <HAL_RCC_OscConfig+0x10c>
 800356a:	e000      	b.n	800356e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800356c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d063      	beq.n	8003642 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800357a:	4b4c      	ldr	r3, [pc, #304]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f003 030c 	and.w	r3, r3, #12
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00b      	beq.n	800359e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003586:	4b49      	ldr	r3, [pc, #292]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f003 030c 	and.w	r3, r3, #12
 800358e:	2b08      	cmp	r3, #8
 8003590:	d11c      	bne.n	80035cc <HAL_RCC_OscConfig+0x18c>
 8003592:	4b46      	ldr	r3, [pc, #280]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d116      	bne.n	80035cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800359e:	4b43      	ldr	r3, [pc, #268]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d005      	beq.n	80035b6 <HAL_RCC_OscConfig+0x176>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d001      	beq.n	80035b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e1c0      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035b6:	4b3d      	ldr	r3, [pc, #244]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	4939      	ldr	r1, [pc, #228]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ca:	e03a      	b.n	8003642 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d020      	beq.n	8003616 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035d4:	4b36      	ldr	r3, [pc, #216]	; (80036b0 <HAL_RCC_OscConfig+0x270>)
 80035d6:	2201      	movs	r2, #1
 80035d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035da:	f7fe fd55 	bl	8002088 <HAL_GetTick>
 80035de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e0:	e008      	b.n	80035f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035e2:	f7fe fd51 	bl	8002088 <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e1a1      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f4:	4b2d      	ldr	r3, [pc, #180]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d0f0      	beq.n	80035e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003600:	4b2a      	ldr	r3, [pc, #168]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	00db      	lsls	r3, r3, #3
 800360e:	4927      	ldr	r1, [pc, #156]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003610:	4313      	orrs	r3, r2
 8003612:	600b      	str	r3, [r1, #0]
 8003614:	e015      	b.n	8003642 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003616:	4b26      	ldr	r3, [pc, #152]	; (80036b0 <HAL_RCC_OscConfig+0x270>)
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800361c:	f7fe fd34 	bl	8002088 <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003622:	e008      	b.n	8003636 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003624:	f7fe fd30 	bl	8002088 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e180      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003636:	4b1d      	ldr	r3, [pc, #116]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1f0      	bne.n	8003624 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0308 	and.w	r3, r3, #8
 800364a:	2b00      	cmp	r3, #0
 800364c:	d03a      	beq.n	80036c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d019      	beq.n	800368a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003656:	4b17      	ldr	r3, [pc, #92]	; (80036b4 <HAL_RCC_OscConfig+0x274>)
 8003658:	2201      	movs	r2, #1
 800365a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800365c:	f7fe fd14 	bl	8002088 <HAL_GetTick>
 8003660:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003664:	f7fe fd10 	bl	8002088 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e160      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003676:	4b0d      	ldr	r3, [pc, #52]	; (80036ac <HAL_RCC_OscConfig+0x26c>)
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d0f0      	beq.n	8003664 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003682:	2001      	movs	r0, #1
 8003684:	f000 fb08 	bl	8003c98 <RCC_Delay>
 8003688:	e01c      	b.n	80036c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800368a:	4b0a      	ldr	r3, [pc, #40]	; (80036b4 <HAL_RCC_OscConfig+0x274>)
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003690:	f7fe fcfa 	bl	8002088 <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003696:	e00f      	b.n	80036b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003698:	f7fe fcf6 	bl	8002088 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d908      	bls.n	80036b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e146      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
 80036aa:	bf00      	nop
 80036ac:	40021000 	.word	0x40021000
 80036b0:	42420000 	.word	0x42420000
 80036b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036b8:	4b92      	ldr	r3, [pc, #584]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	f003 0302 	and.w	r3, r3, #2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1e9      	bne.n	8003698 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0304 	and.w	r3, r3, #4
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 80a6 	beq.w	800381e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036d2:	2300      	movs	r3, #0
 80036d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036d6:	4b8b      	ldr	r3, [pc, #556]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 80036d8:	69db      	ldr	r3, [r3, #28]
 80036da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d10d      	bne.n	80036fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036e2:	4b88      	ldr	r3, [pc, #544]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	4a87      	ldr	r2, [pc, #540]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 80036e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ec:	61d3      	str	r3, [r2, #28]
 80036ee:	4b85      	ldr	r3, [pc, #532]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036f6:	60bb      	str	r3, [r7, #8]
 80036f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036fa:	2301      	movs	r3, #1
 80036fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036fe:	4b82      	ldr	r3, [pc, #520]	; (8003908 <HAL_RCC_OscConfig+0x4c8>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003706:	2b00      	cmp	r3, #0
 8003708:	d118      	bne.n	800373c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800370a:	4b7f      	ldr	r3, [pc, #508]	; (8003908 <HAL_RCC_OscConfig+0x4c8>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a7e      	ldr	r2, [pc, #504]	; (8003908 <HAL_RCC_OscConfig+0x4c8>)
 8003710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003714:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003716:	f7fe fcb7 	bl	8002088 <HAL_GetTick>
 800371a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800371c:	e008      	b.n	8003730 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800371e:	f7fe fcb3 	bl	8002088 <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b64      	cmp	r3, #100	; 0x64
 800372a:	d901      	bls.n	8003730 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	e103      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003730:	4b75      	ldr	r3, [pc, #468]	; (8003908 <HAL_RCC_OscConfig+0x4c8>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003738:	2b00      	cmp	r3, #0
 800373a:	d0f0      	beq.n	800371e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d106      	bne.n	8003752 <HAL_RCC_OscConfig+0x312>
 8003744:	4b6f      	ldr	r3, [pc, #444]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003746:	6a1b      	ldr	r3, [r3, #32]
 8003748:	4a6e      	ldr	r2, [pc, #440]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 800374a:	f043 0301 	orr.w	r3, r3, #1
 800374e:	6213      	str	r3, [r2, #32]
 8003750:	e02d      	b.n	80037ae <HAL_RCC_OscConfig+0x36e>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10c      	bne.n	8003774 <HAL_RCC_OscConfig+0x334>
 800375a:	4b6a      	ldr	r3, [pc, #424]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	4a69      	ldr	r2, [pc, #420]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003760:	f023 0301 	bic.w	r3, r3, #1
 8003764:	6213      	str	r3, [r2, #32]
 8003766:	4b67      	ldr	r3, [pc, #412]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	4a66      	ldr	r2, [pc, #408]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 800376c:	f023 0304 	bic.w	r3, r3, #4
 8003770:	6213      	str	r3, [r2, #32]
 8003772:	e01c      	b.n	80037ae <HAL_RCC_OscConfig+0x36e>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	2b05      	cmp	r3, #5
 800377a:	d10c      	bne.n	8003796 <HAL_RCC_OscConfig+0x356>
 800377c:	4b61      	ldr	r3, [pc, #388]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 800377e:	6a1b      	ldr	r3, [r3, #32]
 8003780:	4a60      	ldr	r2, [pc, #384]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003782:	f043 0304 	orr.w	r3, r3, #4
 8003786:	6213      	str	r3, [r2, #32]
 8003788:	4b5e      	ldr	r3, [pc, #376]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	4a5d      	ldr	r2, [pc, #372]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 800378e:	f043 0301 	orr.w	r3, r3, #1
 8003792:	6213      	str	r3, [r2, #32]
 8003794:	e00b      	b.n	80037ae <HAL_RCC_OscConfig+0x36e>
 8003796:	4b5b      	ldr	r3, [pc, #364]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003798:	6a1b      	ldr	r3, [r3, #32]
 800379a:	4a5a      	ldr	r2, [pc, #360]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 800379c:	f023 0301 	bic.w	r3, r3, #1
 80037a0:	6213      	str	r3, [r2, #32]
 80037a2:	4b58      	ldr	r3, [pc, #352]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	4a57      	ldr	r2, [pc, #348]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 80037a8:	f023 0304 	bic.w	r3, r3, #4
 80037ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d015      	beq.n	80037e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037b6:	f7fe fc67 	bl	8002088 <HAL_GetTick>
 80037ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037bc:	e00a      	b.n	80037d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037be:	f7fe fc63 	bl	8002088 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e0b1      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037d4:	4b4b      	ldr	r3, [pc, #300]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 80037d6:	6a1b      	ldr	r3, [r3, #32]
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d0ee      	beq.n	80037be <HAL_RCC_OscConfig+0x37e>
 80037e0:	e014      	b.n	800380c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037e2:	f7fe fc51 	bl	8002088 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037e8:	e00a      	b.n	8003800 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ea:	f7fe fc4d 	bl	8002088 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d901      	bls.n	8003800 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e09b      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003800:	4b40      	ldr	r3, [pc, #256]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003802:	6a1b      	ldr	r3, [r3, #32]
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1ee      	bne.n	80037ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800380c:	7dfb      	ldrb	r3, [r7, #23]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d105      	bne.n	800381e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003812:	4b3c      	ldr	r3, [pc, #240]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	4a3b      	ldr	r2, [pc, #236]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003818:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800381c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 8087 	beq.w	8003936 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003828:	4b36      	ldr	r3, [pc, #216]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 030c 	and.w	r3, r3, #12
 8003830:	2b08      	cmp	r3, #8
 8003832:	d061      	beq.n	80038f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	2b02      	cmp	r3, #2
 800383a:	d146      	bne.n	80038ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800383c:	4b33      	ldr	r3, [pc, #204]	; (800390c <HAL_RCC_OscConfig+0x4cc>)
 800383e:	2200      	movs	r2, #0
 8003840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003842:	f7fe fc21 	bl	8002088 <HAL_GetTick>
 8003846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003848:	e008      	b.n	800385c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800384a:	f7fe fc1d 	bl	8002088 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e06d      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800385c:	4b29      	ldr	r3, [pc, #164]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1f0      	bne.n	800384a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003870:	d108      	bne.n	8003884 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003872:	4b24      	ldr	r3, [pc, #144]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	4921      	ldr	r1, [pc, #132]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003880:	4313      	orrs	r3, r2
 8003882:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003884:	4b1f      	ldr	r3, [pc, #124]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a19      	ldr	r1, [r3, #32]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	430b      	orrs	r3, r1
 8003896:	491b      	ldr	r1, [pc, #108]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 8003898:	4313      	orrs	r3, r2
 800389a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800389c:	4b1b      	ldr	r3, [pc, #108]	; (800390c <HAL_RCC_OscConfig+0x4cc>)
 800389e:	2201      	movs	r2, #1
 80038a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a2:	f7fe fbf1 	bl	8002088 <HAL_GetTick>
 80038a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038a8:	e008      	b.n	80038bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038aa:	f7fe fbed 	bl	8002088 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d901      	bls.n	80038bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e03d      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038bc:	4b11      	ldr	r3, [pc, #68]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d0f0      	beq.n	80038aa <HAL_RCC_OscConfig+0x46a>
 80038c8:	e035      	b.n	8003936 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ca:	4b10      	ldr	r3, [pc, #64]	; (800390c <HAL_RCC_OscConfig+0x4cc>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d0:	f7fe fbda 	bl	8002088 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d8:	f7fe fbd6 	bl	8002088 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e026      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ea:	4b06      	ldr	r3, [pc, #24]	; (8003904 <HAL_RCC_OscConfig+0x4c4>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d1f0      	bne.n	80038d8 <HAL_RCC_OscConfig+0x498>
 80038f6:	e01e      	b.n	8003936 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d107      	bne.n	8003910 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e019      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
 8003904:	40021000 	.word	0x40021000
 8003908:	40007000 	.word	0x40007000
 800390c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003910:	4b0b      	ldr	r3, [pc, #44]	; (8003940 <HAL_RCC_OscConfig+0x500>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a1b      	ldr	r3, [r3, #32]
 8003920:	429a      	cmp	r2, r3
 8003922:	d106      	bne.n	8003932 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800392e:	429a      	cmp	r2, r3
 8003930:	d001      	beq.n	8003936 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e000      	b.n	8003938 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3718      	adds	r7, #24
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	40021000 	.word	0x40021000

08003944 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d101      	bne.n	8003958 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e0d0      	b.n	8003afa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003958:	4b6a      	ldr	r3, [pc, #424]	; (8003b04 <HAL_RCC_ClockConfig+0x1c0>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	683a      	ldr	r2, [r7, #0]
 8003962:	429a      	cmp	r2, r3
 8003964:	d910      	bls.n	8003988 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003966:	4b67      	ldr	r3, [pc, #412]	; (8003b04 <HAL_RCC_ClockConfig+0x1c0>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f023 0207 	bic.w	r2, r3, #7
 800396e:	4965      	ldr	r1, [pc, #404]	; (8003b04 <HAL_RCC_ClockConfig+0x1c0>)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	4313      	orrs	r3, r2
 8003974:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003976:	4b63      	ldr	r3, [pc, #396]	; (8003b04 <HAL_RCC_ClockConfig+0x1c0>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	429a      	cmp	r2, r3
 8003982:	d001      	beq.n	8003988 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e0b8      	b.n	8003afa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d020      	beq.n	80039d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0304 	and.w	r3, r3, #4
 800399c:	2b00      	cmp	r3, #0
 800399e:	d005      	beq.n	80039ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039a0:	4b59      	ldr	r3, [pc, #356]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	4a58      	ldr	r2, [pc, #352]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 80039a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80039aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d005      	beq.n	80039c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039b8:	4b53      	ldr	r3, [pc, #332]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	4a52      	ldr	r2, [pc, #328]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 80039be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80039c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039c4:	4b50      	ldr	r3, [pc, #320]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	494d      	ldr	r1, [pc, #308]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d040      	beq.n	8003a64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d107      	bne.n	80039fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ea:	4b47      	ldr	r3, [pc, #284]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d115      	bne.n	8003a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e07f      	b.n	8003afa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d107      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a02:	4b41      	ldr	r3, [pc, #260]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d109      	bne.n	8003a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e073      	b.n	8003afa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a12:	4b3d      	ldr	r3, [pc, #244]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e06b      	b.n	8003afa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a22:	4b39      	ldr	r3, [pc, #228]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f023 0203 	bic.w	r2, r3, #3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	4936      	ldr	r1, [pc, #216]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a34:	f7fe fb28 	bl	8002088 <HAL_GetTick>
 8003a38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a3a:	e00a      	b.n	8003a52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a3c:	f7fe fb24 	bl	8002088 <HAL_GetTick>
 8003a40:	4602      	mov	r2, r0
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e053      	b.n	8003afa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a52:	4b2d      	ldr	r3, [pc, #180]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f003 020c 	and.w	r2, r3, #12
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d1eb      	bne.n	8003a3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a64:	4b27      	ldr	r3, [pc, #156]	; (8003b04 <HAL_RCC_ClockConfig+0x1c0>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	683a      	ldr	r2, [r7, #0]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d210      	bcs.n	8003a94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a72:	4b24      	ldr	r3, [pc, #144]	; (8003b04 <HAL_RCC_ClockConfig+0x1c0>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f023 0207 	bic.w	r2, r3, #7
 8003a7a:	4922      	ldr	r1, [pc, #136]	; (8003b04 <HAL_RCC_ClockConfig+0x1c0>)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a82:	4b20      	ldr	r3, [pc, #128]	; (8003b04 <HAL_RCC_ClockConfig+0x1c0>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0307 	and.w	r3, r3, #7
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e032      	b.n	8003afa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0304 	and.w	r3, r3, #4
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d008      	beq.n	8003ab2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003aa0:	4b19      	ldr	r3, [pc, #100]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	4916      	ldr	r1, [pc, #88]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0308 	and.w	r3, r3, #8
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d009      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003abe:	4b12      	ldr	r3, [pc, #72]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	00db      	lsls	r3, r3, #3
 8003acc:	490e      	ldr	r1, [pc, #56]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ad2:	f000 f821 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	4b0b      	ldr	r3, [pc, #44]	; (8003b08 <HAL_RCC_ClockConfig+0x1c4>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	091b      	lsrs	r3, r3, #4
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	490a      	ldr	r1, [pc, #40]	; (8003b0c <HAL_RCC_ClockConfig+0x1c8>)
 8003ae4:	5ccb      	ldrb	r3, [r1, r3]
 8003ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8003aea:	4a09      	ldr	r2, [pc, #36]	; (8003b10 <HAL_RCC_ClockConfig+0x1cc>)
 8003aec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003aee:	4b09      	ldr	r3, [pc, #36]	; (8003b14 <HAL_RCC_ClockConfig+0x1d0>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fe f88c 	bl	8001c10 <HAL_InitTick>

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3710      	adds	r7, #16
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	40022000 	.word	0x40022000
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	0800c204 	.word	0x0800c204
 8003b10:	20000000 	.word	0x20000000
 8003b14:	20000004 	.word	0x20000004

08003b18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b18:	b490      	push	{r4, r7}
 8003b1a:	b08a      	sub	sp, #40	; 0x28
 8003b1c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003b1e:	4b29      	ldr	r3, [pc, #164]	; (8003bc4 <HAL_RCC_GetSysClockFreq+0xac>)
 8003b20:	1d3c      	adds	r4, r7, #4
 8003b22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003b28:	f240 2301 	movw	r3, #513	; 0x201
 8003b2c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	61fb      	str	r3, [r7, #28]
 8003b32:	2300      	movs	r3, #0
 8003b34:	61bb      	str	r3, [r7, #24]
 8003b36:	2300      	movs	r3, #0
 8003b38:	627b      	str	r3, [r7, #36]	; 0x24
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b42:	4b21      	ldr	r3, [pc, #132]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	f003 030c 	and.w	r3, r3, #12
 8003b4e:	2b04      	cmp	r3, #4
 8003b50:	d002      	beq.n	8003b58 <HAL_RCC_GetSysClockFreq+0x40>
 8003b52:	2b08      	cmp	r3, #8
 8003b54:	d003      	beq.n	8003b5e <HAL_RCC_GetSysClockFreq+0x46>
 8003b56:	e02b      	b.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b58:	4b1c      	ldr	r3, [pc, #112]	; (8003bcc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b5a:	623b      	str	r3, [r7, #32]
      break;
 8003b5c:	e02b      	b.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	0c9b      	lsrs	r3, r3, #18
 8003b62:	f003 030f 	and.w	r3, r3, #15
 8003b66:	3328      	adds	r3, #40	; 0x28
 8003b68:	443b      	add	r3, r7
 8003b6a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003b6e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d012      	beq.n	8003ba0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b7a:	4b13      	ldr	r3, [pc, #76]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	0c5b      	lsrs	r3, r3, #17
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	3328      	adds	r3, #40	; 0x28
 8003b86:	443b      	add	r3, r7
 8003b88:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003b8c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	4a0e      	ldr	r2, [pc, #56]	; (8003bcc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b92:	fb03 f202 	mul.w	r2, r3, r2
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b9e:	e004      	b.n	8003baa <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	4a0b      	ldr	r2, [pc, #44]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ba4:	fb02 f303 	mul.w	r3, r2, r3
 8003ba8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bac:	623b      	str	r3, [r7, #32]
      break;
 8003bae:	e002      	b.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003bb0:	4b06      	ldr	r3, [pc, #24]	; (8003bcc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003bb2:	623b      	str	r3, [r7, #32]
      break;
 8003bb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3728      	adds	r7, #40	; 0x28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bc90      	pop	{r4, r7}
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	0800c0f4 	.word	0x0800c0f4
 8003bc8:	40021000 	.word	0x40021000
 8003bcc:	007a1200 	.word	0x007a1200
 8003bd0:	003d0900 	.word	0x003d0900

08003bd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bd8:	4b02      	ldr	r3, [pc, #8]	; (8003be4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003bda:	681b      	ldr	r3, [r3, #0]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bc80      	pop	{r7}
 8003be2:	4770      	bx	lr
 8003be4:	20000000 	.word	0x20000000

08003be8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bec:	f7ff fff2 	bl	8003bd4 <HAL_RCC_GetHCLKFreq>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	4b05      	ldr	r3, [pc, #20]	; (8003c08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	0a1b      	lsrs	r3, r3, #8
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	4903      	ldr	r1, [pc, #12]	; (8003c0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bfe:	5ccb      	ldrb	r3, [r1, r3]
 8003c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	0800c214 	.word	0x0800c214

08003c10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c14:	f7ff ffde 	bl	8003bd4 <HAL_RCC_GetHCLKFreq>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	4b05      	ldr	r3, [pc, #20]	; (8003c30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	0adb      	lsrs	r3, r3, #11
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	4903      	ldr	r1, [pc, #12]	; (8003c34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c26:	5ccb      	ldrb	r3, [r1, r3]
 8003c28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	40021000 	.word	0x40021000
 8003c34:	0800c214 	.word	0x0800c214

08003c38 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	220f      	movs	r2, #15
 8003c46:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c48:	4b11      	ldr	r3, [pc, #68]	; (8003c90 <HAL_RCC_GetClockConfig+0x58>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f003 0203 	and.w	r2, r3, #3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003c54:	4b0e      	ldr	r3, [pc, #56]	; (8003c90 <HAL_RCC_GetClockConfig+0x58>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003c60:	4b0b      	ldr	r3, [pc, #44]	; (8003c90 <HAL_RCC_GetClockConfig+0x58>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003c6c:	4b08      	ldr	r3, [pc, #32]	; (8003c90 <HAL_RCC_GetClockConfig+0x58>)
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	08db      	lsrs	r3, r3, #3
 8003c72:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003c7a:	4b06      	ldr	r3, [pc, #24]	; (8003c94 <HAL_RCC_GetClockConfig+0x5c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0207 	and.w	r2, r3, #7
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003c86:	bf00      	nop
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bc80      	pop	{r7}
 8003c8e:	4770      	bx	lr
 8003c90:	40021000 	.word	0x40021000
 8003c94:	40022000 	.word	0x40022000

08003c98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ca0:	4b0a      	ldr	r3, [pc, #40]	; (8003ccc <RCC_Delay+0x34>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a0a      	ldr	r2, [pc, #40]	; (8003cd0 <RCC_Delay+0x38>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	0a5b      	lsrs	r3, r3, #9
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	fb02 f303 	mul.w	r3, r2, r3
 8003cb2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003cb4:	bf00      	nop
  }
  while (Delay --);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	1e5a      	subs	r2, r3, #1
 8003cba:	60fa      	str	r2, [r7, #12]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1f9      	bne.n	8003cb4 <RCC_Delay+0x1c>
}
 8003cc0:	bf00      	nop
 8003cc2:	bf00      	nop
 8003cc4:	3714      	adds	r7, #20
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bc80      	pop	{r7}
 8003cca:	4770      	bx	lr
 8003ccc:	20000000 	.word	0x20000000
 8003cd0:	10624dd3 	.word	0x10624dd3

08003cd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	613b      	str	r3, [r7, #16]
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d07d      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cf4:	4b4f      	ldr	r3, [pc, #316]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cf6:	69db      	ldr	r3, [r3, #28]
 8003cf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d10d      	bne.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d00:	4b4c      	ldr	r3, [pc, #304]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d02:	69db      	ldr	r3, [r3, #28]
 8003d04:	4a4b      	ldr	r2, [pc, #300]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d0a:	61d3      	str	r3, [r2, #28]
 8003d0c:	4b49      	ldr	r3, [pc, #292]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d0e:	69db      	ldr	r3, [r3, #28]
 8003d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d14:	60bb      	str	r3, [r7, #8]
 8003d16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d1c:	4b46      	ldr	r3, [pc, #280]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d118      	bne.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d28:	4b43      	ldr	r3, [pc, #268]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a42      	ldr	r2, [pc, #264]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d34:	f7fe f9a8 	bl	8002088 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d3a:	e008      	b.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d3c:	f7fe f9a4 	bl	8002088 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b64      	cmp	r3, #100	; 0x64
 8003d48:	d901      	bls.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e06d      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d4e:	4b3a      	ldr	r3, [pc, #232]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d0f0      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d5a:	4b36      	ldr	r3, [pc, #216]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d62:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d02e      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d027      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d78:	4b2e      	ldr	r3, [pc, #184]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d80:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d82:	4b2e      	ldr	r3, [pc, #184]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d84:	2201      	movs	r2, #1
 8003d86:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d88:	4b2c      	ldr	r3, [pc, #176]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d8e:	4a29      	ldr	r2, [pc, #164]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d014      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d9e:	f7fe f973 	bl	8002088 <HAL_GetTick>
 8003da2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003da4:	e00a      	b.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003da6:	f7fe f96f 	bl	8002088 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d901      	bls.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e036      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dbc:	4b1d      	ldr	r3, [pc, #116]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dbe:	6a1b      	ldr	r3, [r3, #32]
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d0ee      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003dc8:	4b1a      	ldr	r3, [pc, #104]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dca:	6a1b      	ldr	r3, [r3, #32]
 8003dcc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	4917      	ldr	r1, [pc, #92]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003dda:	7dfb      	ldrb	r3, [r7, #23]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d105      	bne.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003de0:	4b14      	ldr	r3, [pc, #80]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003de2:	69db      	ldr	r3, [r3, #28]
 8003de4:	4a13      	ldr	r2, [pc, #76]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003de6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d008      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003df8:	4b0e      	ldr	r3, [pc, #56]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	490b      	ldr	r1, [pc, #44]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0310 	and.w	r3, r3, #16
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d008      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e16:	4b07      	ldr	r3, [pc, #28]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	4904      	ldr	r1, [pc, #16]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3718      	adds	r7, #24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	40021000 	.word	0x40021000
 8003e38:	40007000 	.word	0x40007000
 8003e3c:	42420440 	.word	0x42420440

08003e40 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003e40:	b590      	push	{r4, r7, lr}
 8003e42:	b08d      	sub	sp, #52	; 0x34
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003e48:	4b58      	ldr	r3, [pc, #352]	; (8003fac <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003e4a:	f107 040c 	add.w	r4, r7, #12
 8003e4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003e54:	f240 2301 	movw	r3, #513	; 0x201
 8003e58:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e5e:	2300      	movs	r3, #0
 8003e60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e62:	2300      	movs	r3, #0
 8003e64:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003e66:	2300      	movs	r3, #0
 8003e68:	61fb      	str	r3, [r7, #28]
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b10      	cmp	r3, #16
 8003e72:	d00a      	beq.n	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2b10      	cmp	r3, #16
 8003e78:	f200 808e 	bhi.w	8003f98 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d049      	beq.n	8003f16 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d079      	beq.n	8003f7c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003e88:	e086      	b.n	8003f98 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8003e8a:	4b49      	ldr	r3, [pc, #292]	; (8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003e90:	4b47      	ldr	r3, [pc, #284]	; (8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d07f      	beq.n	8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	0c9b      	lsrs	r3, r3, #18
 8003ea0:	f003 030f 	and.w	r3, r3, #15
 8003ea4:	3330      	adds	r3, #48	; 0x30
 8003ea6:	443b      	add	r3, r7
 8003ea8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003eac:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d017      	beq.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003eb8:	4b3d      	ldr	r3, [pc, #244]	; (8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	0c5b      	lsrs	r3, r3, #17
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	3330      	adds	r3, #48	; 0x30
 8003ec4:	443b      	add	r3, r7
 8003ec6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003eca:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00d      	beq.n	8003ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003ed6:	4a37      	ldr	r2, [pc, #220]	; (8003fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eda:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ede:	6a3b      	ldr	r3, [r7, #32]
 8003ee0:	fb02 f303 	mul.w	r3, r2, r3
 8003ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ee6:	e004      	b.n	8003ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ee8:	6a3b      	ldr	r3, [r7, #32]
 8003eea:	4a33      	ldr	r2, [pc, #204]	; (8003fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003eec:	fb02 f303 	mul.w	r3, r2, r3
 8003ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003ef2:	4b2f      	ldr	r3, [pc, #188]	; (8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003efa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003efe:	d102      	bne.n	8003f06 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8003f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f02:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003f04:	e04a      	b.n	8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8003f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	4a2c      	ldr	r2, [pc, #176]	; (8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8003f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f10:	085b      	lsrs	r3, r3, #1
 8003f12:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003f14:	e042      	b.n	8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8003f16:	4b26      	ldr	r3, [pc, #152]	; (8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f26:	d108      	bne.n	8003f3a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d003      	beq.n	8003f3a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8003f32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f36:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f38:	e01f      	b.n	8003f7a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f44:	d109      	bne.n	8003f5a <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8003f46:	4b1a      	ldr	r3, [pc, #104]	; (8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8003f52:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003f56:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f58:	e00f      	b.n	8003f7a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f64:	d11c      	bne.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8003f66:	4b12      	ldr	r3, [pc, #72]	; (8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d016      	beq.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8003f72:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003f76:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003f78:	e012      	b.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8003f7a:	e011      	b.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003f7c:	f7ff fe48 	bl	8003c10 <HAL_RCC_GetPCLK2Freq>
 8003f80:	4602      	mov	r2, r0
 8003f82:	4b0b      	ldr	r3, [pc, #44]	; (8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	0b9b      	lsrs	r3, r3, #14
 8003f88:	f003 0303 	and.w	r3, r3, #3
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f94:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003f96:	e004      	b.n	8003fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003f98:	bf00      	nop
 8003f9a:	e002      	b.n	8003fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003f9c:	bf00      	nop
 8003f9e:	e000      	b.n	8003fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003fa0:	bf00      	nop
    }
  }
  return (frequency);
 8003fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3734      	adds	r7, #52	; 0x34
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd90      	pop	{r4, r7, pc}
 8003fac:	0800c104 	.word	0x0800c104
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	007a1200 	.word	0x007a1200
 8003fb8:	003d0900 	.word	0x003d0900
 8003fbc:	aaaaaaab 	.word	0xaaaaaaab

08003fc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e041      	b.n	8004056 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d106      	bne.n	8003fec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f839 	bl	800405e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2202      	movs	r2, #2
 8003ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	3304      	adds	r3, #4
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	4610      	mov	r0, r2
 8004000:	f000 f9b4 	bl	800436c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}

0800405e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800405e:	b480      	push	{r7}
 8004060:	b083      	sub	sp, #12
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004066:	bf00      	nop
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	bc80      	pop	{r7}
 800406e:	4770      	bx	lr

08004070 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004070:	b480      	push	{r7}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800407e:	b2db      	uxtb	r3, r3
 8004080:	2b01      	cmp	r3, #1
 8004082:	d001      	beq.n	8004088 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e03a      	b.n	80040fe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2202      	movs	r2, #2
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68da      	ldr	r2, [r3, #12]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f042 0201 	orr.w	r2, r2, #1
 800409e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a18      	ldr	r2, [pc, #96]	; (8004108 <HAL_TIM_Base_Start_IT+0x98>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d00e      	beq.n	80040c8 <HAL_TIM_Base_Start_IT+0x58>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040b2:	d009      	beq.n	80040c8 <HAL_TIM_Base_Start_IT+0x58>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a14      	ldr	r2, [pc, #80]	; (800410c <HAL_TIM_Base_Start_IT+0x9c>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d004      	beq.n	80040c8 <HAL_TIM_Base_Start_IT+0x58>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a13      	ldr	r2, [pc, #76]	; (8004110 <HAL_TIM_Base_Start_IT+0xa0>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d111      	bne.n	80040ec <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f003 0307 	and.w	r3, r3, #7
 80040d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2b06      	cmp	r3, #6
 80040d8:	d010      	beq.n	80040fc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f042 0201 	orr.w	r2, r2, #1
 80040e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ea:	e007      	b.n	80040fc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f042 0201 	orr.w	r2, r2, #1
 80040fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3714      	adds	r7, #20
 8004102:	46bd      	mov	sp, r7
 8004104:	bc80      	pop	{r7}
 8004106:	4770      	bx	lr
 8004108:	40012c00 	.word	0x40012c00
 800410c:	40000400 	.word	0x40000400
 8004110:	40000800 	.word	0x40000800

08004114 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b02      	cmp	r3, #2
 8004128:	d122      	bne.n	8004170 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	f003 0302 	and.w	r3, r3, #2
 8004134:	2b02      	cmp	r3, #2
 8004136:	d11b      	bne.n	8004170 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0202 	mvn.w	r2, #2
 8004140:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f8ed 	bl	8004336 <HAL_TIM_IC_CaptureCallback>
 800415c:	e005      	b.n	800416a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f8e0 	bl	8004324 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f8ef 	bl	8004348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	f003 0304 	and.w	r3, r3, #4
 800417a:	2b04      	cmp	r3, #4
 800417c:	d122      	bne.n	80041c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b04      	cmp	r3, #4
 800418a:	d11b      	bne.n	80041c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f06f 0204 	mvn.w	r2, #4
 8004194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2202      	movs	r2, #2
 800419a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f8c3 	bl	8004336 <HAL_TIM_IC_CaptureCallback>
 80041b0:	e005      	b.n	80041be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f8b6 	bl	8004324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 f8c5 	bl	8004348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	f003 0308 	and.w	r3, r3, #8
 80041ce:	2b08      	cmp	r3, #8
 80041d0:	d122      	bne.n	8004218 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	f003 0308 	and.w	r3, r3, #8
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d11b      	bne.n	8004218 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f06f 0208 	mvn.w	r2, #8
 80041e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2204      	movs	r2, #4
 80041ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	69db      	ldr	r3, [r3, #28]
 80041f6:	f003 0303 	and.w	r3, r3, #3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f899 	bl	8004336 <HAL_TIM_IC_CaptureCallback>
 8004204:	e005      	b.n	8004212 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f88c 	bl	8004324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 f89b 	bl	8004348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	f003 0310 	and.w	r3, r3, #16
 8004222:	2b10      	cmp	r3, #16
 8004224:	d122      	bne.n	800426c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f003 0310 	and.w	r3, r3, #16
 8004230:	2b10      	cmp	r3, #16
 8004232:	d11b      	bne.n	800426c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f06f 0210 	mvn.w	r2, #16
 800423c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2208      	movs	r2, #8
 8004242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	69db      	ldr	r3, [r3, #28]
 800424a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800424e:	2b00      	cmp	r3, #0
 8004250:	d003      	beq.n	800425a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f86f 	bl	8004336 <HAL_TIM_IC_CaptureCallback>
 8004258:	e005      	b.n	8004266 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 f862 	bl	8004324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 f871 	bl	8004348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b01      	cmp	r3, #1
 8004278:	d10e      	bne.n	8004298 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	2b01      	cmp	r3, #1
 8004286:	d107      	bne.n	8004298 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f06f 0201 	mvn.w	r2, #1
 8004290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f7fd fc6c 	bl	8001b70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042a2:	2b80      	cmp	r3, #128	; 0x80
 80042a4:	d10e      	bne.n	80042c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042b0:	2b80      	cmp	r3, #128	; 0x80
 80042b2:	d107      	bne.n	80042c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f8bf 	bl	8004442 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	691b      	ldr	r3, [r3, #16]
 80042ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ce:	2b40      	cmp	r3, #64	; 0x40
 80042d0:	d10e      	bne.n	80042f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042dc:	2b40      	cmp	r3, #64	; 0x40
 80042de:	d107      	bne.n	80042f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 f835 	bl	800435a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	f003 0320 	and.w	r3, r3, #32
 80042fa:	2b20      	cmp	r3, #32
 80042fc:	d10e      	bne.n	800431c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	f003 0320 	and.w	r3, r3, #32
 8004308:	2b20      	cmp	r3, #32
 800430a:	d107      	bne.n	800431c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f06f 0220 	mvn.w	r2, #32
 8004314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f88a 	bl	8004430 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800431c:	bf00      	nop
 800431e:	3708      	adds	r7, #8
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	bc80      	pop	{r7}
 8004334:	4770      	bx	lr

08004336 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004336:	b480      	push	{r7}
 8004338:	b083      	sub	sp, #12
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800433e:	bf00      	nop
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	bc80      	pop	{r7}
 8004346:	4770      	bx	lr

08004348 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	bc80      	pop	{r7}
 8004358:	4770      	bx	lr

0800435a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004362:	bf00      	nop
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	bc80      	pop	{r7}
 800436a:	4770      	bx	lr

0800436c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800436c:	b480      	push	{r7}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a29      	ldr	r2, [pc, #164]	; (8004424 <TIM_Base_SetConfig+0xb8>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d00b      	beq.n	800439c <TIM_Base_SetConfig+0x30>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800438a:	d007      	beq.n	800439c <TIM_Base_SetConfig+0x30>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a26      	ldr	r2, [pc, #152]	; (8004428 <TIM_Base_SetConfig+0xbc>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d003      	beq.n	800439c <TIM_Base_SetConfig+0x30>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a25      	ldr	r2, [pc, #148]	; (800442c <TIM_Base_SetConfig+0xc0>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d108      	bne.n	80043ae <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a1c      	ldr	r2, [pc, #112]	; (8004424 <TIM_Base_SetConfig+0xb8>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d00b      	beq.n	80043ce <TIM_Base_SetConfig+0x62>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043bc:	d007      	beq.n	80043ce <TIM_Base_SetConfig+0x62>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a19      	ldr	r2, [pc, #100]	; (8004428 <TIM_Base_SetConfig+0xbc>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d003      	beq.n	80043ce <TIM_Base_SetConfig+0x62>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a18      	ldr	r2, [pc, #96]	; (800442c <TIM_Base_SetConfig+0xc0>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d108      	bne.n	80043e0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	4313      	orrs	r3, r2
 80043de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a07      	ldr	r2, [pc, #28]	; (8004424 <TIM_Base_SetConfig+0xb8>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d103      	bne.n	8004414 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	615a      	str	r2, [r3, #20]
}
 800441a:	bf00      	nop
 800441c:	3714      	adds	r7, #20
 800441e:	46bd      	mov	sp, r7
 8004420:	bc80      	pop	{r7}
 8004422:	4770      	bx	lr
 8004424:	40012c00 	.word	0x40012c00
 8004428:	40000400 	.word	0x40000400
 800442c:	40000800 	.word	0x40000800

08004430 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	bc80      	pop	{r7}
 8004440:	4770      	bx	lr

08004442 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004442:	b480      	push	{r7}
 8004444:	b083      	sub	sp, #12
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800444a:	bf00      	nop
 800444c:	370c      	adds	r7, #12
 800444e:	46bd      	mov	sp, r7
 8004450:	bc80      	pop	{r7}
 8004452:	4770      	bx	lr

08004454 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d101      	bne.n	8004466 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e03f      	b.n	80044e6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d106      	bne.n	8004480 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7fd fd70 	bl	8001f60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2224      	movs	r2, #36	; 0x24
 8004484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68da      	ldr	r2, [r3, #12]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004496:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 fc25 	bl	8004ce8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	691a      	ldr	r2, [r3, #16]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	695a      	ldr	r2, [r3, #20]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68da      	ldr	r2, [r3, #12]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2220      	movs	r2, #32
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2220      	movs	r2, #32
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b08a      	sub	sp, #40	; 0x28
 80044f2:	af02      	add	r7, sp, #8
 80044f4:	60f8      	str	r0, [r7, #12]
 80044f6:	60b9      	str	r1, [r7, #8]
 80044f8:	603b      	str	r3, [r7, #0]
 80044fa:	4613      	mov	r3, r2
 80044fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044fe:	2300      	movs	r3, #0
 8004500:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b20      	cmp	r3, #32
 800450c:	d17c      	bne.n	8004608 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d002      	beq.n	800451a <HAL_UART_Transmit+0x2c>
 8004514:	88fb      	ldrh	r3, [r7, #6]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e075      	b.n	800460a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004524:	2b01      	cmp	r3, #1
 8004526:	d101      	bne.n	800452c <HAL_UART_Transmit+0x3e>
 8004528:	2302      	movs	r3, #2
 800452a:	e06e      	b.n	800460a <HAL_UART_Transmit+0x11c>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2221      	movs	r2, #33	; 0x21
 800453e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004542:	f7fd fda1 	bl	8002088 <HAL_GetTick>
 8004546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	88fa      	ldrh	r2, [r7, #6]
 800454c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	88fa      	ldrh	r2, [r7, #6]
 8004552:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800455c:	d108      	bne.n	8004570 <HAL_UART_Transmit+0x82>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d104      	bne.n	8004570 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004566:	2300      	movs	r3, #0
 8004568:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	61bb      	str	r3, [r7, #24]
 800456e:	e003      	b.n	8004578 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004574:	2300      	movs	r3, #0
 8004576:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004580:	e02a      	b.n	80045d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	2200      	movs	r2, #0
 800458a:	2180      	movs	r1, #128	; 0x80
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 fa11 	bl	80049b4 <UART_WaitOnFlagUntilTimeout>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d001      	beq.n	800459c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e036      	b.n	800460a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d10b      	bne.n	80045ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	881b      	ldrh	r3, [r3, #0]
 80045a6:	461a      	mov	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	3302      	adds	r3, #2
 80045b6:	61bb      	str	r3, [r7, #24]
 80045b8:	e007      	b.n	80045ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	781a      	ldrb	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	3301      	adds	r3, #1
 80045c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	3b01      	subs	r3, #1
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045dc:	b29b      	uxth	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1cf      	bne.n	8004582 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	2200      	movs	r2, #0
 80045ea:	2140      	movs	r1, #64	; 0x40
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f000 f9e1 	bl	80049b4 <UART_WaitOnFlagUntilTimeout>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d001      	beq.n	80045fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e006      	b.n	800460a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2220      	movs	r2, #32
 8004600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004604:	2300      	movs	r3, #0
 8004606:	e000      	b.n	800460a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004608:	2302      	movs	r3, #2
  }
}
 800460a:	4618      	mov	r0, r3
 800460c:	3720      	adds	r7, #32
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
	...

08004614 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08a      	sub	sp, #40	; 0x28
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004634:	2300      	movs	r3, #0
 8004636:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004638:	2300      	movs	r3, #0
 800463a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800463c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463e:	f003 030f 	and.w	r3, r3, #15
 8004642:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10d      	bne.n	8004666 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800464a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464c:	f003 0320 	and.w	r3, r3, #32
 8004650:	2b00      	cmp	r3, #0
 8004652:	d008      	beq.n	8004666 <HAL_UART_IRQHandler+0x52>
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	f003 0320 	and.w	r3, r3, #32
 800465a:	2b00      	cmp	r3, #0
 800465c:	d003      	beq.n	8004666 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 fa99 	bl	8004b96 <UART_Receive_IT>
      return;
 8004664:	e17b      	b.n	800495e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 80b1 	beq.w	80047d0 <HAL_UART_IRQHandler+0x1bc>
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	2b00      	cmp	r3, #0
 8004676:	d105      	bne.n	8004684 <HAL_UART_IRQHandler+0x70>
 8004678:	6a3b      	ldr	r3, [r7, #32]
 800467a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800467e:	2b00      	cmp	r3, #0
 8004680:	f000 80a6 	beq.w	80047d0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00a      	beq.n	80046a4 <HAL_UART_IRQHandler+0x90>
 800468e:	6a3b      	ldr	r3, [r7, #32]
 8004690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004694:	2b00      	cmp	r3, #0
 8004696:	d005      	beq.n	80046a4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469c:	f043 0201 	orr.w	r2, r3, #1
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a6:	f003 0304 	and.w	r3, r3, #4
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00a      	beq.n	80046c4 <HAL_UART_IRQHandler+0xb0>
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d005      	beq.n	80046c4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046bc:	f043 0202 	orr.w	r2, r3, #2
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00a      	beq.n	80046e4 <HAL_UART_IRQHandler+0xd0>
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d005      	beq.n	80046e4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046dc:	f043 0204 	orr.w	r2, r3, #4
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80046e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e6:	f003 0308 	and.w	r3, r3, #8
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00f      	beq.n	800470e <HAL_UART_IRQHandler+0xfa>
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	f003 0320 	and.w	r3, r3, #32
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d104      	bne.n	8004702 <HAL_UART_IRQHandler+0xee>
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004706:	f043 0208 	orr.w	r2, r3, #8
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004712:	2b00      	cmp	r3, #0
 8004714:	f000 811e 	beq.w	8004954 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471a:	f003 0320 	and.w	r3, r3, #32
 800471e:	2b00      	cmp	r3, #0
 8004720:	d007      	beq.n	8004732 <HAL_UART_IRQHandler+0x11e>
 8004722:	6a3b      	ldr	r3, [r7, #32]
 8004724:	f003 0320 	and.w	r3, r3, #32
 8004728:	2b00      	cmp	r3, #0
 800472a:	d002      	beq.n	8004732 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 fa32 	bl	8004b96 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800473c:	2b00      	cmp	r3, #0
 800473e:	bf14      	ite	ne
 8004740:	2301      	movne	r3, #1
 8004742:	2300      	moveq	r3, #0
 8004744:	b2db      	uxtb	r3, r3
 8004746:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474c:	f003 0308 	and.w	r3, r3, #8
 8004750:	2b00      	cmp	r3, #0
 8004752:	d102      	bne.n	800475a <HAL_UART_IRQHandler+0x146>
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d031      	beq.n	80047be <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f974 	bl	8004a48 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476a:	2b00      	cmp	r3, #0
 800476c:	d023      	beq.n	80047b6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	695a      	ldr	r2, [r3, #20]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800477c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004782:	2b00      	cmp	r3, #0
 8004784:	d013      	beq.n	80047ae <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800478a:	4a76      	ldr	r2, [pc, #472]	; (8004964 <HAL_UART_IRQHandler+0x350>)
 800478c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004792:	4618      	mov	r0, r3
 8004794:	f7fe fbfa 	bl	8002f8c <HAL_DMA_Abort_IT>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d016      	beq.n	80047cc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80047a8:	4610      	mov	r0, r2
 80047aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047ac:	e00e      	b.n	80047cc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f8ec 	bl	800498c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047b4:	e00a      	b.n	80047cc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f8e8 	bl	800498c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047bc:	e006      	b.n	80047cc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 f8e4 	bl	800498c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80047ca:	e0c3      	b.n	8004954 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047cc:	bf00      	nop
    return;
 80047ce:	e0c1      	b.n	8004954 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	f040 80a1 	bne.w	800491c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80047da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047dc:	f003 0310 	and.w	r3, r3, #16
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 809b 	beq.w	800491c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	f003 0310 	and.w	r3, r3, #16
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f000 8095 	beq.w	800491c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047f2:	2300      	movs	r3, #0
 80047f4:	60fb      	str	r3, [r7, #12]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	60fb      	str	r3, [r7, #12]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	60fb      	str	r3, [r7, #12]
 8004806:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004812:	2b00      	cmp	r3, #0
 8004814:	d04e      	beq.n	80048b4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004820:	8a3b      	ldrh	r3, [r7, #16]
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 8098 	beq.w	8004958 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800482c:	8a3a      	ldrh	r2, [r7, #16]
 800482e:	429a      	cmp	r2, r3
 8004830:	f080 8092 	bcs.w	8004958 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	8a3a      	ldrh	r2, [r7, #16]
 8004838:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	2b20      	cmp	r3, #32
 8004842:	d02b      	beq.n	800489c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	68da      	ldr	r2, [r3, #12]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004852:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	695a      	ldr	r2, [r3, #20]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 0201 	bic.w	r2, r2, #1
 8004862:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	695a      	ldr	r2, [r3, #20]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004872:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2220      	movs	r2, #32
 8004878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68da      	ldr	r2, [r3, #12]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f022 0210 	bic.w	r2, r2, #16
 8004890:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004896:	4618      	mov	r0, r3
 8004898:	f7fe fb3d 	bl	8002f16 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	4619      	mov	r1, r3
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f876 	bl	800499e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80048b2:	e051      	b.n	8004958 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80048bc:	b29b      	uxth	r3, r3
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d047      	beq.n	800495c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80048cc:	8a7b      	ldrh	r3, [r7, #18]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d044      	beq.n	800495c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68da      	ldr	r2, [r3, #12]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80048e0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	695a      	ldr	r2, [r3, #20]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f022 0201 	bic.w	r2, r2, #1
 80048f0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2220      	movs	r2, #32
 80048f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68da      	ldr	r2, [r3, #12]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0210 	bic.w	r2, r2, #16
 800490e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004910:	8a7b      	ldrh	r3, [r7, #18]
 8004912:	4619      	mov	r1, r3
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f000 f842 	bl	800499e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800491a:	e01f      	b.n	800495c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800491c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004922:	2b00      	cmp	r3, #0
 8004924:	d008      	beq.n	8004938 <HAL_UART_IRQHandler+0x324>
 8004926:	6a3b      	ldr	r3, [r7, #32]
 8004928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800492c:	2b00      	cmp	r3, #0
 800492e:	d003      	beq.n	8004938 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 f8c9 	bl	8004ac8 <UART_Transmit_IT>
    return;
 8004936:	e012      	b.n	800495e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00d      	beq.n	800495e <HAL_UART_IRQHandler+0x34a>
 8004942:	6a3b      	ldr	r3, [r7, #32]
 8004944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004948:	2b00      	cmp	r3, #0
 800494a:	d008      	beq.n	800495e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f90a 	bl	8004b66 <UART_EndTransmit_IT>
    return;
 8004952:	e004      	b.n	800495e <HAL_UART_IRQHandler+0x34a>
    return;
 8004954:	bf00      	nop
 8004956:	e002      	b.n	800495e <HAL_UART_IRQHandler+0x34a>
      return;
 8004958:	bf00      	nop
 800495a:	e000      	b.n	800495e <HAL_UART_IRQHandler+0x34a>
      return;
 800495c:	bf00      	nop
  }
}
 800495e:	3728      	adds	r7, #40	; 0x28
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	08004aa1 	.word	0x08004aa1

08004968 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	bc80      	pop	{r7}
 8004978:	4770      	bx	lr

0800497a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800497a:	b480      	push	{r7}
 800497c:	b083      	sub	sp, #12
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	bc80      	pop	{r7}
 800498a:	4770      	bx	lr

0800498c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	bc80      	pop	{r7}
 800499c:	4770      	bx	lr

0800499e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800499e:	b480      	push	{r7}
 80049a0:	b083      	sub	sp, #12
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
 80049a6:	460b      	mov	r3, r1
 80049a8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80049aa:	bf00      	nop
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bc80      	pop	{r7}
 80049b2:	4770      	bx	lr

080049b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	603b      	str	r3, [r7, #0]
 80049c0:	4613      	mov	r3, r2
 80049c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049c4:	e02c      	b.n	8004a20 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049cc:	d028      	beq.n	8004a20 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d007      	beq.n	80049e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80049d4:	f7fd fb58 	bl	8002088 <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d21d      	bcs.n	8004a20 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68da      	ldr	r2, [r3, #12]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80049f2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	695a      	ldr	r2, [r3, #20]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0201 	bic.w	r2, r2, #1
 8004a02:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2220      	movs	r2, #32
 8004a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2220      	movs	r2, #32
 8004a10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e00f      	b.n	8004a40 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	bf0c      	ite	eq
 8004a30:	2301      	moveq	r3, #1
 8004a32:	2300      	movne	r3, #0
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	79fb      	ldrb	r3, [r7, #7]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d0c3      	beq.n	80049c6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3710      	adds	r7, #16
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68da      	ldr	r2, [r3, #12]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004a5e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	695a      	ldr	r2, [r3, #20]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0201 	bic.w	r2, r2, #1
 8004a6e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d107      	bne.n	8004a88 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68da      	ldr	r2, [r3, #12]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f022 0210 	bic.w	r2, r2, #16
 8004a86:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2220      	movs	r2, #32
 8004a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004a96:	bf00      	nop
 8004a98:	370c      	adds	r7, #12
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bc80      	pop	{r7}
 8004a9e:	4770      	bx	lr

08004aa0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004aba:	68f8      	ldr	r0, [r7, #12]
 8004abc:	f7ff ff66 	bl	800498c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ac0:	bf00      	nop
 8004ac2:	3710      	adds	r7, #16
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b21      	cmp	r3, #33	; 0x21
 8004ada:	d13e      	bne.n	8004b5a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ae4:	d114      	bne.n	8004b10 <UART_Transmit_IT+0x48>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d110      	bne.n	8004b10 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	881b      	ldrh	r3, [r3, #0]
 8004af8:	461a      	mov	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b02:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a1b      	ldr	r3, [r3, #32]
 8004b08:	1c9a      	adds	r2, r3, #2
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	621a      	str	r2, [r3, #32]
 8004b0e:	e008      	b.n	8004b22 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	1c59      	adds	r1, r3, #1
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	6211      	str	r1, [r2, #32]
 8004b1a:	781a      	ldrb	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	4619      	mov	r1, r3
 8004b30:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10f      	bne.n	8004b56 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68da      	ldr	r2, [r3, #12]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b44:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68da      	ldr	r2, [r3, #12]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b54:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	e000      	b.n	8004b5c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004b5a:	2302      	movs	r3, #2
  }
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3714      	adds	r7, #20
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bc80      	pop	{r7}
 8004b64:	4770      	bx	lr

08004b66 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b082      	sub	sp, #8
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68da      	ldr	r2, [r3, #12]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b7c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2220      	movs	r2, #32
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f7ff feee 	bl	8004968 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3708      	adds	r7, #8
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b086      	sub	sp, #24
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b22      	cmp	r3, #34	; 0x22
 8004ba8:	f040 8099 	bne.w	8004cde <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bb4:	d117      	bne.n	8004be6 <UART_Receive_IT+0x50>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d113      	bne.n	8004be6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bde:	1c9a      	adds	r2, r3, #2
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	629a      	str	r2, [r3, #40]	; 0x28
 8004be4:	e026      	b.n	8004c34 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bea:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004bec:	2300      	movs	r3, #0
 8004bee:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bf8:	d007      	beq.n	8004c0a <UART_Receive_IT+0x74>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d10a      	bne.n	8004c18 <UART_Receive_IT+0x82>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	701a      	strb	r2, [r3, #0]
 8004c16:	e008      	b.n	8004c2a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c24:	b2da      	uxtb	r2, r3
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	4619      	mov	r1, r3
 8004c42:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d148      	bne.n	8004cda <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f022 0220 	bic.w	r2, r2, #32
 8004c56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68da      	ldr	r2, [r3, #12]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	695a      	ldr	r2, [r3, #20]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f022 0201 	bic.w	r2, r2, #1
 8004c76:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2220      	movs	r2, #32
 8004c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d123      	bne.n	8004cd0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68da      	ldr	r2, [r3, #12]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 0210 	bic.w	r2, r2, #16
 8004c9c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0310 	and.w	r3, r3, #16
 8004ca8:	2b10      	cmp	r3, #16
 8004caa:	d10a      	bne.n	8004cc2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004cac:	2300      	movs	r3, #0
 8004cae:	60fb      	str	r3, [r7, #12]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	60fb      	str	r3, [r7, #12]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f7ff fe68 	bl	800499e <HAL_UARTEx_RxEventCallback>
 8004cce:	e002      	b.n	8004cd6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f7ff fe52 	bl	800497a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	e002      	b.n	8004ce0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	e000      	b.n	8004ce0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004cde:	2302      	movs	r3, #2
  }
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3718      	adds	r7, #24
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68da      	ldr	r2, [r3, #12]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689a      	ldr	r2, [r3, #8]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	431a      	orrs	r2, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004d22:	f023 030c 	bic.w	r3, r3, #12
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	6812      	ldr	r2, [r2, #0]
 8004d2a:	68b9      	ldr	r1, [r7, #8]
 8004d2c:	430b      	orrs	r3, r1
 8004d2e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	695b      	ldr	r3, [r3, #20]
 8004d36:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	699a      	ldr	r2, [r3, #24]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a2c      	ldr	r2, [pc, #176]	; (8004dfc <UART_SetConfig+0x114>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d103      	bne.n	8004d58 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004d50:	f7fe ff5e 	bl	8003c10 <HAL_RCC_GetPCLK2Freq>
 8004d54:	60f8      	str	r0, [r7, #12]
 8004d56:	e002      	b.n	8004d5e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d58:	f7fe ff46 	bl	8003be8 <HAL_RCC_GetPCLK1Freq>
 8004d5c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	4613      	mov	r3, r2
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	4413      	add	r3, r2
 8004d66:	009a      	lsls	r2, r3, #2
 8004d68:	441a      	add	r2, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d74:	4a22      	ldr	r2, [pc, #136]	; (8004e00 <UART_SetConfig+0x118>)
 8004d76:	fba2 2303 	umull	r2, r3, r2, r3
 8004d7a:	095b      	lsrs	r3, r3, #5
 8004d7c:	0119      	lsls	r1, r3, #4
 8004d7e:	68fa      	ldr	r2, [r7, #12]
 8004d80:	4613      	mov	r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	4413      	add	r3, r2
 8004d86:	009a      	lsls	r2, r3, #2
 8004d88:	441a      	add	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d94:	4b1a      	ldr	r3, [pc, #104]	; (8004e00 <UART_SetConfig+0x118>)
 8004d96:	fba3 0302 	umull	r0, r3, r3, r2
 8004d9a:	095b      	lsrs	r3, r3, #5
 8004d9c:	2064      	movs	r0, #100	; 0x64
 8004d9e:	fb00 f303 	mul.w	r3, r0, r3
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	011b      	lsls	r3, r3, #4
 8004da6:	3332      	adds	r3, #50	; 0x32
 8004da8:	4a15      	ldr	r2, [pc, #84]	; (8004e00 <UART_SetConfig+0x118>)
 8004daa:	fba2 2303 	umull	r2, r3, r2, r3
 8004dae:	095b      	lsrs	r3, r3, #5
 8004db0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004db4:	4419      	add	r1, r3
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	4613      	mov	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	4413      	add	r3, r2
 8004dbe:	009a      	lsls	r2, r3, #2
 8004dc0:	441a      	add	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dcc:	4b0c      	ldr	r3, [pc, #48]	; (8004e00 <UART_SetConfig+0x118>)
 8004dce:	fba3 0302 	umull	r0, r3, r3, r2
 8004dd2:	095b      	lsrs	r3, r3, #5
 8004dd4:	2064      	movs	r0, #100	; 0x64
 8004dd6:	fb00 f303 	mul.w	r3, r0, r3
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	011b      	lsls	r3, r3, #4
 8004dde:	3332      	adds	r3, #50	; 0x32
 8004de0:	4a07      	ldr	r2, [pc, #28]	; (8004e00 <UART_SetConfig+0x118>)
 8004de2:	fba2 2303 	umull	r2, r3, r2, r3
 8004de6:	095b      	lsrs	r3, r3, #5
 8004de8:	f003 020f 	and.w	r2, r3, #15
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	440a      	add	r2, r1
 8004df2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004df4:	bf00      	nop
 8004df6:	3710      	adds	r7, #16
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	40013800 	.word	0x40013800
 8004e00:	51eb851f 	.word	0x51eb851f

08004e04 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e0a:	f3ef 8305 	mrs	r3, IPSR
 8004e0e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e10:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10f      	bne.n	8004e36 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e16:	f3ef 8310 	mrs	r3, PRIMASK
 8004e1a:	607b      	str	r3, [r7, #4]
  return(result);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d109      	bne.n	8004e36 <osKernelInitialize+0x32>
 8004e22:	4b10      	ldr	r3, [pc, #64]	; (8004e64 <osKernelInitialize+0x60>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d109      	bne.n	8004e3e <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004e2a:	f3ef 8311 	mrs	r3, BASEPRI
 8004e2e:	603b      	str	r3, [r7, #0]
  return(result);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d003      	beq.n	8004e3e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004e36:	f06f 0305 	mvn.w	r3, #5
 8004e3a:	60fb      	str	r3, [r7, #12]
 8004e3c:	e00c      	b.n	8004e58 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004e3e:	4b09      	ldr	r3, [pc, #36]	; (8004e64 <osKernelInitialize+0x60>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d105      	bne.n	8004e52 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004e46:	4b07      	ldr	r3, [pc, #28]	; (8004e64 <osKernelInitialize+0x60>)
 8004e48:	2201      	movs	r2, #1
 8004e4a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	60fb      	str	r3, [r7, #12]
 8004e50:	e002      	b.n	8004e58 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004e52:	f04f 33ff 	mov.w	r3, #4294967295
 8004e56:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004e58:	68fb      	ldr	r3, [r7, #12]
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3714      	adds	r7, #20
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bc80      	pop	{r7}
 8004e62:	4770      	bx	lr
 8004e64:	2000036c 	.word	0x2000036c

08004e68 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e6e:	f3ef 8305 	mrs	r3, IPSR
 8004e72:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e74:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10f      	bne.n	8004e9a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e7a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e7e:	607b      	str	r3, [r7, #4]
  return(result);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d109      	bne.n	8004e9a <osKernelStart+0x32>
 8004e86:	4b11      	ldr	r3, [pc, #68]	; (8004ecc <osKernelStart+0x64>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d109      	bne.n	8004ea2 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004e8e:	f3ef 8311 	mrs	r3, BASEPRI
 8004e92:	603b      	str	r3, [r7, #0]
  return(result);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <osKernelStart+0x3a>
    stat = osErrorISR;
 8004e9a:	f06f 0305 	mvn.w	r3, #5
 8004e9e:	60fb      	str	r3, [r7, #12]
 8004ea0:	e00e      	b.n	8004ec0 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004ea2:	4b0a      	ldr	r3, [pc, #40]	; (8004ecc <osKernelStart+0x64>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d107      	bne.n	8004eba <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004eaa:	4b08      	ldr	r3, [pc, #32]	; (8004ecc <osKernelStart+0x64>)
 8004eac:	2202      	movs	r2, #2
 8004eae:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004eb0:	f001 f878 	bl	8005fa4 <vTaskStartScheduler>
      stat = osOK;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	60fb      	str	r3, [r7, #12]
 8004eb8:	e002      	b.n	8004ec0 <osKernelStart+0x58>
    } else {
      stat = osError;
 8004eba:	f04f 33ff 	mov.w	r3, #4294967295
 8004ebe:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	2000036c 	.word	0x2000036c

08004ed0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b092      	sub	sp, #72	; 0x48
 8004ed4:	af04      	add	r7, sp, #16
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004edc:	2300      	movs	r3, #0
 8004ede:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ee0:	f3ef 8305 	mrs	r3, IPSR
 8004ee4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	f040 8094 	bne.w	8005016 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eee:	f3ef 8310 	mrs	r3, PRIMASK
 8004ef2:	623b      	str	r3, [r7, #32]
  return(result);
 8004ef4:	6a3b      	ldr	r3, [r7, #32]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f040 808d 	bne.w	8005016 <osThreadNew+0x146>
 8004efc:	4b48      	ldr	r3, [pc, #288]	; (8005020 <osThreadNew+0x150>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d106      	bne.n	8004f12 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004f04:	f3ef 8311 	mrs	r3, BASEPRI
 8004f08:	61fb      	str	r3, [r7, #28]
  return(result);
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	f040 8082 	bne.w	8005016 <osThreadNew+0x146>
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d07e      	beq.n	8005016 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004f18:	2380      	movs	r3, #128	; 0x80
 8004f1a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004f1c:	2318      	movs	r3, #24
 8004f1e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004f20:	2300      	movs	r3, #0
 8004f22:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004f24:	f107 031b 	add.w	r3, r7, #27
 8004f28:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f2e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d045      	beq.n	8004fc2 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d002      	beq.n	8004f44 <osThreadNew+0x74>
        name = attr->name;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d002      	beq.n	8004f52 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d008      	beq.n	8004f6a <osThreadNew+0x9a>
 8004f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f5a:	2b38      	cmp	r3, #56	; 0x38
 8004f5c:	d805      	bhi.n	8004f6a <osThreadNew+0x9a>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <osThreadNew+0x9e>
        return (NULL);
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	e054      	b.n	8005018 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	695b      	ldr	r3, [r3, #20]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d003      	beq.n	8004f7e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	089b      	lsrs	r3, r3, #2
 8004f7c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00e      	beq.n	8004fa4 <osThreadNew+0xd4>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	2b5b      	cmp	r3, #91	; 0x5b
 8004f8c:	d90a      	bls.n	8004fa4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d006      	beq.n	8004fa4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d002      	beq.n	8004fa4 <osThreadNew+0xd4>
        mem = 1;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fa2:	e010      	b.n	8004fc6 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d10c      	bne.n	8004fc6 <osThreadNew+0xf6>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d108      	bne.n	8004fc6 <osThreadNew+0xf6>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d104      	bne.n	8004fc6 <osThreadNew+0xf6>
          mem = 0;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fc0:	e001      	b.n	8004fc6 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8004fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d110      	bne.n	8004fee <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004fd4:	9202      	str	r2, [sp, #8]
 8004fd6:	9301      	str	r3, [sp, #4]
 8004fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fe0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004fe2:	68f8      	ldr	r0, [r7, #12]
 8004fe4:	f000 fe12 	bl	8005c0c <xTaskCreateStatic>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	617b      	str	r3, [r7, #20]
 8004fec:	e013      	b.n	8005016 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d110      	bne.n	8005016 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	f107 0314 	add.w	r3, r7, #20
 8004ffc:	9301      	str	r3, [sp, #4]
 8004ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005000:	9300      	str	r3, [sp, #0]
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f000 fe5c 	bl	8005cc4 <xTaskCreate>
 800500c:	4603      	mov	r3, r0
 800500e:	2b01      	cmp	r3, #1
 8005010:	d001      	beq.n	8005016 <osThreadNew+0x146>
          hTask = NULL;
 8005012:	2300      	movs	r3, #0
 8005014:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005016:	697b      	ldr	r3, [r7, #20]
}
 8005018:	4618      	mov	r0, r3
 800501a:	3738      	adds	r7, #56	; 0x38
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	2000036c 	.word	0x2000036c

08005024 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800502c:	f3ef 8305 	mrs	r3, IPSR
 8005030:	613b      	str	r3, [r7, #16]
  return(result);
 8005032:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005034:	2b00      	cmp	r3, #0
 8005036:	d10f      	bne.n	8005058 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005038:	f3ef 8310 	mrs	r3, PRIMASK
 800503c:	60fb      	str	r3, [r7, #12]
  return(result);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d109      	bne.n	8005058 <osDelay+0x34>
 8005044:	4b0d      	ldr	r3, [pc, #52]	; (800507c <osDelay+0x58>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b02      	cmp	r3, #2
 800504a:	d109      	bne.n	8005060 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800504c:	f3ef 8311 	mrs	r3, BASEPRI
 8005050:	60bb      	str	r3, [r7, #8]
  return(result);
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d003      	beq.n	8005060 <osDelay+0x3c>
    stat = osErrorISR;
 8005058:	f06f 0305 	mvn.w	r3, #5
 800505c:	617b      	str	r3, [r7, #20]
 800505e:	e007      	b.n	8005070 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005060:	2300      	movs	r3, #0
 8005062:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <osDelay+0x4c>
      vTaskDelay(ticks);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 ff66 	bl	8005f3c <vTaskDelay>
    }
  }

  return (stat);
 8005070:	697b      	ldr	r3, [r7, #20]
}
 8005072:	4618      	mov	r0, r3
 8005074:	3718      	adds	r7, #24
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	2000036c 	.word	0x2000036c

08005080 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	4a06      	ldr	r2, [pc, #24]	; (80050a8 <vApplicationGetIdleTaskMemory+0x28>)
 8005090:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	4a05      	ldr	r2, [pc, #20]	; (80050ac <vApplicationGetIdleTaskMemory+0x2c>)
 8005096:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2280      	movs	r2, #128	; 0x80
 800509c:	601a      	str	r2, [r3, #0]
}
 800509e:	bf00      	nop
 80050a0:	3714      	adds	r7, #20
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bc80      	pop	{r7}
 80050a6:	4770      	bx	lr
 80050a8:	20000370 	.word	0x20000370
 80050ac:	200003cc 	.word	0x200003cc

080050b0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80050b0:	b480      	push	{r7}
 80050b2:	b085      	sub	sp, #20
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	4a07      	ldr	r2, [pc, #28]	; (80050dc <vApplicationGetTimerTaskMemory+0x2c>)
 80050c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	4a06      	ldr	r2, [pc, #24]	; (80050e0 <vApplicationGetTimerTaskMemory+0x30>)
 80050c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050ce:	601a      	str	r2, [r3, #0]
}
 80050d0:	bf00      	nop
 80050d2:	3714      	adds	r7, #20
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bc80      	pop	{r7}
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	200005cc 	.word	0x200005cc
 80050e0:	20000628 	.word	0x20000628

080050e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f103 0208 	add.w	r2, r3, #8
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f04f 32ff 	mov.w	r2, #4294967295
 80050fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f103 0208 	add.w	r2, r3, #8
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f103 0208 	add.w	r2, r3, #8
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	bc80      	pop	{r7}
 8005120:	4770      	bx	lr

08005122 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005122:	b480      	push	{r7}
 8005124:	b083      	sub	sp, #12
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	bc80      	pop	{r7}
 8005138:	4770      	bx	lr

0800513a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800513a:	b480      	push	{r7}
 800513c:	b085      	sub	sp, #20
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
 8005142:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	689a      	ldr	r2, [r3, #8]
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	1c5a      	adds	r2, r3, #1
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	601a      	str	r2, [r3, #0]
}
 8005176:	bf00      	nop
 8005178:	3714      	adds	r7, #20
 800517a:	46bd      	mov	sp, r7
 800517c:	bc80      	pop	{r7}
 800517e:	4770      	bx	lr

08005180 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005196:	d103      	bne.n	80051a0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	60fb      	str	r3, [r7, #12]
 800519e:	e00c      	b.n	80051ba <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	3308      	adds	r3, #8
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	e002      	b.n	80051ae <vListInsert+0x2e>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	60fb      	str	r3, [r7, #12]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	68ba      	ldr	r2, [r7, #8]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d2f6      	bcs.n	80051a8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	685a      	ldr	r2, [r3, #4]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	683a      	ldr	r2, [r7, #0]
 80051d4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	601a      	str	r2, [r3, #0]
}
 80051e6:	bf00      	nop
 80051e8:	3714      	adds	r7, #20
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bc80      	pop	{r7}
 80051ee:	4770      	bx	lr

080051f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	6892      	ldr	r2, [r2, #8]
 8005206:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	6852      	ldr	r2, [r2, #4]
 8005210:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	429a      	cmp	r2, r3
 800521a:	d103      	bne.n	8005224 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689a      	ldr	r2, [r3, #8]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	1e5a      	subs	r2, r3, #1
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
}
 8005238:	4618      	mov	r0, r3
 800523a:	3714      	adds	r7, #20
 800523c:	46bd      	mov	sp, r7
 800523e:	bc80      	pop	{r7}
 8005240:	4770      	bx	lr
	...

08005244 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d10a      	bne.n	800526e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800525c:	f383 8811 	msr	BASEPRI, r3
 8005260:	f3bf 8f6f 	isb	sy
 8005264:	f3bf 8f4f 	dsb	sy
 8005268:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800526a:	bf00      	nop
 800526c:	e7fe      	b.n	800526c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800526e:	f001 ffc5 	bl	80071fc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800527a:	68f9      	ldr	r1, [r7, #12]
 800527c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800527e:	fb01 f303 	mul.w	r3, r1, r3
 8005282:	441a      	add	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800529e:	3b01      	subs	r3, #1
 80052a0:	68f9      	ldr	r1, [r7, #12]
 80052a2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80052a4:	fb01 f303 	mul.w	r3, r1, r3
 80052a8:	441a      	add	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	22ff      	movs	r2, #255	; 0xff
 80052b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	22ff      	movs	r2, #255	; 0xff
 80052ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d114      	bne.n	80052ee <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d01a      	beq.n	8005302 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	3310      	adds	r3, #16
 80052d0:	4618      	mov	r0, r3
 80052d2:	f001 f8f1 	bl	80064b8 <xTaskRemoveFromEventList>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d012      	beq.n	8005302 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80052dc:	4b0c      	ldr	r3, [pc, #48]	; (8005310 <xQueueGenericReset+0xcc>)
 80052de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052e2:	601a      	str	r2, [r3, #0]
 80052e4:	f3bf 8f4f 	dsb	sy
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	e009      	b.n	8005302 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	3310      	adds	r3, #16
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7ff fef6 	bl	80050e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	3324      	adds	r3, #36	; 0x24
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7ff fef1 	bl	80050e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005302:	f001 ffab 	bl	800725c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005306:	2301      	movs	r3, #1
}
 8005308:	4618      	mov	r0, r3
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	e000ed04 	.word	0xe000ed04

08005314 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005314:	b580      	push	{r7, lr}
 8005316:	b08e      	sub	sp, #56	; 0x38
 8005318:	af02      	add	r7, sp, #8
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	607a      	str	r2, [r7, #4]
 8005320:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10a      	bne.n	800533e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800532c:	f383 8811 	msr	BASEPRI, r3
 8005330:	f3bf 8f6f 	isb	sy
 8005334:	f3bf 8f4f 	dsb	sy
 8005338:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800533a:	bf00      	nop
 800533c:	e7fe      	b.n	800533c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d10a      	bne.n	800535a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005348:	f383 8811 	msr	BASEPRI, r3
 800534c:	f3bf 8f6f 	isb	sy
 8005350:	f3bf 8f4f 	dsb	sy
 8005354:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005356:	bf00      	nop
 8005358:	e7fe      	b.n	8005358 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d002      	beq.n	8005366 <xQueueGenericCreateStatic+0x52>
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d001      	beq.n	800536a <xQueueGenericCreateStatic+0x56>
 8005366:	2301      	movs	r3, #1
 8005368:	e000      	b.n	800536c <xQueueGenericCreateStatic+0x58>
 800536a:	2300      	movs	r3, #0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d10a      	bne.n	8005386 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005374:	f383 8811 	msr	BASEPRI, r3
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	623b      	str	r3, [r7, #32]
}
 8005382:	bf00      	nop
 8005384:	e7fe      	b.n	8005384 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d102      	bne.n	8005392 <xQueueGenericCreateStatic+0x7e>
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <xQueueGenericCreateStatic+0x82>
 8005392:	2301      	movs	r3, #1
 8005394:	e000      	b.n	8005398 <xQueueGenericCreateStatic+0x84>
 8005396:	2300      	movs	r3, #0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10a      	bne.n	80053b2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800539c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a0:	f383 8811 	msr	BASEPRI, r3
 80053a4:	f3bf 8f6f 	isb	sy
 80053a8:	f3bf 8f4f 	dsb	sy
 80053ac:	61fb      	str	r3, [r7, #28]
}
 80053ae:	bf00      	nop
 80053b0:	e7fe      	b.n	80053b0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80053b2:	2350      	movs	r3, #80	; 0x50
 80053b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2b50      	cmp	r3, #80	; 0x50
 80053ba:	d00a      	beq.n	80053d2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80053bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c0:	f383 8811 	msr	BASEPRI, r3
 80053c4:	f3bf 8f6f 	isb	sy
 80053c8:	f3bf 8f4f 	dsb	sy
 80053cc:	61bb      	str	r3, [r7, #24]
}
 80053ce:	bf00      	nop
 80053d0:	e7fe      	b.n	80053d0 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80053d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00d      	beq.n	80053f8 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80053dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80053e4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80053e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053ea:	9300      	str	r3, [sp, #0]
 80053ec:	4613      	mov	r3, r2
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	68b9      	ldr	r1, [r7, #8]
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f000 f805 	bl	8005402 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80053f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3730      	adds	r7, #48	; 0x30
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005402:	b580      	push	{r7, lr}
 8005404:	b084      	sub	sp, #16
 8005406:	af00      	add	r7, sp, #0
 8005408:	60f8      	str	r0, [r7, #12]
 800540a:	60b9      	str	r1, [r7, #8]
 800540c:	607a      	str	r2, [r7, #4]
 800540e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d103      	bne.n	800541e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	69ba      	ldr	r2, [r7, #24]
 800541a:	601a      	str	r2, [r3, #0]
 800541c:	e002      	b.n	8005424 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	687a      	ldr	r2, [r7, #4]
 8005422:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005424:	69bb      	ldr	r3, [r7, #24]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	68ba      	ldr	r2, [r7, #8]
 800542e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005430:	2101      	movs	r1, #1
 8005432:	69b8      	ldr	r0, [r7, #24]
 8005434:	f7ff ff06 	bl	8005244 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	78fa      	ldrb	r2, [r7, #3]
 800543c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005440:	bf00      	nop
 8005442:	3710      	adds	r7, #16
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b08e      	sub	sp, #56	; 0x38
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
 8005454:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005456:	2300      	movs	r3, #0
 8005458:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800545e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005460:	2b00      	cmp	r3, #0
 8005462:	d10a      	bne.n	800547a <xQueueGenericSend+0x32>
	__asm volatile
 8005464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005468:	f383 8811 	msr	BASEPRI, r3
 800546c:	f3bf 8f6f 	isb	sy
 8005470:	f3bf 8f4f 	dsb	sy
 8005474:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005476:	bf00      	nop
 8005478:	e7fe      	b.n	8005478 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d103      	bne.n	8005488 <xQueueGenericSend+0x40>
 8005480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005484:	2b00      	cmp	r3, #0
 8005486:	d101      	bne.n	800548c <xQueueGenericSend+0x44>
 8005488:	2301      	movs	r3, #1
 800548a:	e000      	b.n	800548e <xQueueGenericSend+0x46>
 800548c:	2300      	movs	r3, #0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10a      	bne.n	80054a8 <xQueueGenericSend+0x60>
	__asm volatile
 8005492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005496:	f383 8811 	msr	BASEPRI, r3
 800549a:	f3bf 8f6f 	isb	sy
 800549e:	f3bf 8f4f 	dsb	sy
 80054a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80054a4:	bf00      	nop
 80054a6:	e7fe      	b.n	80054a6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d103      	bne.n	80054b6 <xQueueGenericSend+0x6e>
 80054ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d101      	bne.n	80054ba <xQueueGenericSend+0x72>
 80054b6:	2301      	movs	r3, #1
 80054b8:	e000      	b.n	80054bc <xQueueGenericSend+0x74>
 80054ba:	2300      	movs	r3, #0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d10a      	bne.n	80054d6 <xQueueGenericSend+0x8e>
	__asm volatile
 80054c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c4:	f383 8811 	msr	BASEPRI, r3
 80054c8:	f3bf 8f6f 	isb	sy
 80054cc:	f3bf 8f4f 	dsb	sy
 80054d0:	623b      	str	r3, [r7, #32]
}
 80054d2:	bf00      	nop
 80054d4:	e7fe      	b.n	80054d4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054d6:	f001 f9b1 	bl	800683c <xTaskGetSchedulerState>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d102      	bne.n	80054e6 <xQueueGenericSend+0x9e>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <xQueueGenericSend+0xa2>
 80054e6:	2301      	movs	r3, #1
 80054e8:	e000      	b.n	80054ec <xQueueGenericSend+0xa4>
 80054ea:	2300      	movs	r3, #0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10a      	bne.n	8005506 <xQueueGenericSend+0xbe>
	__asm volatile
 80054f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f4:	f383 8811 	msr	BASEPRI, r3
 80054f8:	f3bf 8f6f 	isb	sy
 80054fc:	f3bf 8f4f 	dsb	sy
 8005500:	61fb      	str	r3, [r7, #28]
}
 8005502:	bf00      	nop
 8005504:	e7fe      	b.n	8005504 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005506:	f001 fe79 	bl	80071fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800550a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800550c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800550e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005512:	429a      	cmp	r2, r3
 8005514:	d302      	bcc.n	800551c <xQueueGenericSend+0xd4>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	2b02      	cmp	r3, #2
 800551a:	d129      	bne.n	8005570 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800551c:	683a      	ldr	r2, [r7, #0]
 800551e:	68b9      	ldr	r1, [r7, #8]
 8005520:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005522:	f000 fa07 	bl	8005934 <prvCopyDataToQueue>
 8005526:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800552a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552c:	2b00      	cmp	r3, #0
 800552e:	d010      	beq.n	8005552 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005532:	3324      	adds	r3, #36	; 0x24
 8005534:	4618      	mov	r0, r3
 8005536:	f000 ffbf 	bl	80064b8 <xTaskRemoveFromEventList>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d013      	beq.n	8005568 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005540:	4b3f      	ldr	r3, [pc, #252]	; (8005640 <xQueueGenericSend+0x1f8>)
 8005542:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005546:	601a      	str	r2, [r3, #0]
 8005548:	f3bf 8f4f 	dsb	sy
 800554c:	f3bf 8f6f 	isb	sy
 8005550:	e00a      	b.n	8005568 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005554:	2b00      	cmp	r3, #0
 8005556:	d007      	beq.n	8005568 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005558:	4b39      	ldr	r3, [pc, #228]	; (8005640 <xQueueGenericSend+0x1f8>)
 800555a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	f3bf 8f4f 	dsb	sy
 8005564:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005568:	f001 fe78 	bl	800725c <vPortExitCritical>
				return pdPASS;
 800556c:	2301      	movs	r3, #1
 800556e:	e063      	b.n	8005638 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d103      	bne.n	800557e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005576:	f001 fe71 	bl	800725c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800557a:	2300      	movs	r3, #0
 800557c:	e05c      	b.n	8005638 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800557e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005580:	2b00      	cmp	r3, #0
 8005582:	d106      	bne.n	8005592 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005584:	f107 0314 	add.w	r3, r7, #20
 8005588:	4618      	mov	r0, r3
 800558a:	f000 fff9 	bl	8006580 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800558e:	2301      	movs	r3, #1
 8005590:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005592:	f001 fe63 	bl	800725c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005596:	f000 fd6b 	bl	8006070 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800559a:	f001 fe2f 	bl	80071fc <vPortEnterCritical>
 800559e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80055a4:	b25b      	sxtb	r3, r3
 80055a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055aa:	d103      	bne.n	80055b4 <xQueueGenericSend+0x16c>
 80055ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055ba:	b25b      	sxtb	r3, r3
 80055bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c0:	d103      	bne.n	80055ca <xQueueGenericSend+0x182>
 80055c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055ca:	f001 fe47 	bl	800725c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80055ce:	1d3a      	adds	r2, r7, #4
 80055d0:	f107 0314 	add.w	r3, r7, #20
 80055d4:	4611      	mov	r1, r2
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 ffe8 	bl	80065ac <xTaskCheckForTimeOut>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d124      	bne.n	800562c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80055e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055e4:	f000 fa9e 	bl	8005b24 <prvIsQueueFull>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d018      	beq.n	8005620 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80055ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f0:	3310      	adds	r3, #16
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	4611      	mov	r1, r2
 80055f6:	4618      	mov	r0, r3
 80055f8:	f000 ff0e 	bl	8006418 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80055fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055fe:	f000 fa29 	bl	8005a54 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005602:	f000 fd43 	bl	800608c <xTaskResumeAll>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	f47f af7c 	bne.w	8005506 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800560e:	4b0c      	ldr	r3, [pc, #48]	; (8005640 <xQueueGenericSend+0x1f8>)
 8005610:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005614:	601a      	str	r2, [r3, #0]
 8005616:	f3bf 8f4f 	dsb	sy
 800561a:	f3bf 8f6f 	isb	sy
 800561e:	e772      	b.n	8005506 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005620:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005622:	f000 fa17 	bl	8005a54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005626:	f000 fd31 	bl	800608c <xTaskResumeAll>
 800562a:	e76c      	b.n	8005506 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800562c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800562e:	f000 fa11 	bl	8005a54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005632:	f000 fd2b 	bl	800608c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005636:	2300      	movs	r3, #0
		}
	}
}
 8005638:	4618      	mov	r0, r3
 800563a:	3738      	adds	r7, #56	; 0x38
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	e000ed04 	.word	0xe000ed04

08005644 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b08e      	sub	sp, #56	; 0x38
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	607a      	str	r2, [r7, #4]
 8005650:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005658:	2b00      	cmp	r3, #0
 800565a:	d10a      	bne.n	8005672 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800565c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005660:	f383 8811 	msr	BASEPRI, r3
 8005664:	f3bf 8f6f 	isb	sy
 8005668:	f3bf 8f4f 	dsb	sy
 800566c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800566e:	bf00      	nop
 8005670:	e7fe      	b.n	8005670 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d103      	bne.n	8005680 <xQueueGenericSendFromISR+0x3c>
 8005678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800567a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567c:	2b00      	cmp	r3, #0
 800567e:	d101      	bne.n	8005684 <xQueueGenericSendFromISR+0x40>
 8005680:	2301      	movs	r3, #1
 8005682:	e000      	b.n	8005686 <xQueueGenericSendFromISR+0x42>
 8005684:	2300      	movs	r3, #0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d10a      	bne.n	80056a0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800568a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800568e:	f383 8811 	msr	BASEPRI, r3
 8005692:	f3bf 8f6f 	isb	sy
 8005696:	f3bf 8f4f 	dsb	sy
 800569a:	623b      	str	r3, [r7, #32]
}
 800569c:	bf00      	nop
 800569e:	e7fe      	b.n	800569e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d103      	bne.n	80056ae <xQueueGenericSendFromISR+0x6a>
 80056a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d101      	bne.n	80056b2 <xQueueGenericSendFromISR+0x6e>
 80056ae:	2301      	movs	r3, #1
 80056b0:	e000      	b.n	80056b4 <xQueueGenericSendFromISR+0x70>
 80056b2:	2300      	movs	r3, #0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d10a      	bne.n	80056ce <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80056b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056bc:	f383 8811 	msr	BASEPRI, r3
 80056c0:	f3bf 8f6f 	isb	sy
 80056c4:	f3bf 8f4f 	dsb	sy
 80056c8:	61fb      	str	r3, [r7, #28]
}
 80056ca:	bf00      	nop
 80056cc:	e7fe      	b.n	80056cc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80056ce:	f001 fe57 	bl	8007380 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80056d2:	f3ef 8211 	mrs	r2, BASEPRI
 80056d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056da:	f383 8811 	msr	BASEPRI, r3
 80056de:	f3bf 8f6f 	isb	sy
 80056e2:	f3bf 8f4f 	dsb	sy
 80056e6:	61ba      	str	r2, [r7, #24]
 80056e8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80056ea:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80056ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d302      	bcc.n	8005700 <xQueueGenericSendFromISR+0xbc>
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d12c      	bne.n	800575a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005702:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005706:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800570a:	683a      	ldr	r2, [r7, #0]
 800570c:	68b9      	ldr	r1, [r7, #8]
 800570e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005710:	f000 f910 	bl	8005934 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005714:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571c:	d112      	bne.n	8005744 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800571e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005722:	2b00      	cmp	r3, #0
 8005724:	d016      	beq.n	8005754 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005728:	3324      	adds	r3, #36	; 0x24
 800572a:	4618      	mov	r0, r3
 800572c:	f000 fec4 	bl	80064b8 <xTaskRemoveFromEventList>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00e      	beq.n	8005754 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00b      	beq.n	8005754 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	601a      	str	r2, [r3, #0]
 8005742:	e007      	b.n	8005754 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005744:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005748:	3301      	adds	r3, #1
 800574a:	b2db      	uxtb	r3, r3
 800574c:	b25a      	sxtb	r2, r3
 800574e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005750:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005754:	2301      	movs	r3, #1
 8005756:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005758:	e001      	b.n	800575e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800575a:	2300      	movs	r3, #0
 800575c:	637b      	str	r3, [r7, #52]	; 0x34
 800575e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005760:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005768:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800576a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800576c:	4618      	mov	r0, r3
 800576e:	3738      	adds	r7, #56	; 0x38
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b08c      	sub	sp, #48	; 0x30
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005780:	2300      	movs	r3, #0
 8005782:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10a      	bne.n	80057a4 <xQueueReceive+0x30>
	__asm volatile
 800578e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005792:	f383 8811 	msr	BASEPRI, r3
 8005796:	f3bf 8f6f 	isb	sy
 800579a:	f3bf 8f4f 	dsb	sy
 800579e:	623b      	str	r3, [r7, #32]
}
 80057a0:	bf00      	nop
 80057a2:	e7fe      	b.n	80057a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d103      	bne.n	80057b2 <xQueueReceive+0x3e>
 80057aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <xQueueReceive+0x42>
 80057b2:	2301      	movs	r3, #1
 80057b4:	e000      	b.n	80057b8 <xQueueReceive+0x44>
 80057b6:	2300      	movs	r3, #0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d10a      	bne.n	80057d2 <xQueueReceive+0x5e>
	__asm volatile
 80057bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c0:	f383 8811 	msr	BASEPRI, r3
 80057c4:	f3bf 8f6f 	isb	sy
 80057c8:	f3bf 8f4f 	dsb	sy
 80057cc:	61fb      	str	r3, [r7, #28]
}
 80057ce:	bf00      	nop
 80057d0:	e7fe      	b.n	80057d0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057d2:	f001 f833 	bl	800683c <xTaskGetSchedulerState>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d102      	bne.n	80057e2 <xQueueReceive+0x6e>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d101      	bne.n	80057e6 <xQueueReceive+0x72>
 80057e2:	2301      	movs	r3, #1
 80057e4:	e000      	b.n	80057e8 <xQueueReceive+0x74>
 80057e6:	2300      	movs	r3, #0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d10a      	bne.n	8005802 <xQueueReceive+0x8e>
	__asm volatile
 80057ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057f0:	f383 8811 	msr	BASEPRI, r3
 80057f4:	f3bf 8f6f 	isb	sy
 80057f8:	f3bf 8f4f 	dsb	sy
 80057fc:	61bb      	str	r3, [r7, #24]
}
 80057fe:	bf00      	nop
 8005800:	e7fe      	b.n	8005800 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005802:	f001 fcfb 	bl	80071fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800580a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800580c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800580e:	2b00      	cmp	r3, #0
 8005810:	d01f      	beq.n	8005852 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005812:	68b9      	ldr	r1, [r7, #8]
 8005814:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005816:	f000 f8f7 	bl	8005a08 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800581a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581c:	1e5a      	subs	r2, r3, #1
 800581e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005820:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00f      	beq.n	800584a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800582a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800582c:	3310      	adds	r3, #16
 800582e:	4618      	mov	r0, r3
 8005830:	f000 fe42 	bl	80064b8 <xTaskRemoveFromEventList>
 8005834:	4603      	mov	r3, r0
 8005836:	2b00      	cmp	r3, #0
 8005838:	d007      	beq.n	800584a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800583a:	4b3d      	ldr	r3, [pc, #244]	; (8005930 <xQueueReceive+0x1bc>)
 800583c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005840:	601a      	str	r2, [r3, #0]
 8005842:	f3bf 8f4f 	dsb	sy
 8005846:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800584a:	f001 fd07 	bl	800725c <vPortExitCritical>
				return pdPASS;
 800584e:	2301      	movs	r3, #1
 8005850:	e069      	b.n	8005926 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d103      	bne.n	8005860 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005858:	f001 fd00 	bl	800725c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800585c:	2300      	movs	r3, #0
 800585e:	e062      	b.n	8005926 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005862:	2b00      	cmp	r3, #0
 8005864:	d106      	bne.n	8005874 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005866:	f107 0310 	add.w	r3, r7, #16
 800586a:	4618      	mov	r0, r3
 800586c:	f000 fe88 	bl	8006580 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005870:	2301      	movs	r3, #1
 8005872:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005874:	f001 fcf2 	bl	800725c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005878:	f000 fbfa 	bl	8006070 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800587c:	f001 fcbe 	bl	80071fc <vPortEnterCritical>
 8005880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005882:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005886:	b25b      	sxtb	r3, r3
 8005888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588c:	d103      	bne.n	8005896 <xQueueReceive+0x122>
 800588e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005898:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800589c:	b25b      	sxtb	r3, r3
 800589e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a2:	d103      	bne.n	80058ac <xQueueReceive+0x138>
 80058a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a6:	2200      	movs	r2, #0
 80058a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058ac:	f001 fcd6 	bl	800725c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058b0:	1d3a      	adds	r2, r7, #4
 80058b2:	f107 0310 	add.w	r3, r7, #16
 80058b6:	4611      	mov	r1, r2
 80058b8:	4618      	mov	r0, r3
 80058ba:	f000 fe77 	bl	80065ac <xTaskCheckForTimeOut>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d123      	bne.n	800590c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058c6:	f000 f917 	bl	8005af8 <prvIsQueueEmpty>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d017      	beq.n	8005900 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80058d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d2:	3324      	adds	r3, #36	; 0x24
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	4611      	mov	r1, r2
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 fd9d 	bl	8006418 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80058de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058e0:	f000 f8b8 	bl	8005a54 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80058e4:	f000 fbd2 	bl	800608c <xTaskResumeAll>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d189      	bne.n	8005802 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80058ee:	4b10      	ldr	r3, [pc, #64]	; (8005930 <xQueueReceive+0x1bc>)
 80058f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058f4:	601a      	str	r2, [r3, #0]
 80058f6:	f3bf 8f4f 	dsb	sy
 80058fa:	f3bf 8f6f 	isb	sy
 80058fe:	e780      	b.n	8005802 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005900:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005902:	f000 f8a7 	bl	8005a54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005906:	f000 fbc1 	bl	800608c <xTaskResumeAll>
 800590a:	e77a      	b.n	8005802 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800590c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800590e:	f000 f8a1 	bl	8005a54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005912:	f000 fbbb 	bl	800608c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005916:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005918:	f000 f8ee 	bl	8005af8 <prvIsQueueEmpty>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	f43f af6f 	beq.w	8005802 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005924:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005926:	4618      	mov	r0, r3
 8005928:	3730      	adds	r7, #48	; 0x30
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	e000ed04 	.word	0xe000ed04

08005934 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005940:	2300      	movs	r3, #0
 8005942:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005948:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10d      	bne.n	800596e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d14d      	bne.n	80059f6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	4618      	mov	r0, r3
 8005960:	f000 ff8a 	bl	8006878 <xTaskPriorityDisinherit>
 8005964:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	605a      	str	r2, [r3, #4]
 800596c:	e043      	b.n	80059f6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d119      	bne.n	80059a8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6898      	ldr	r0, [r3, #8]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597c:	461a      	mov	r2, r3
 800597e:	68b9      	ldr	r1, [r7, #8]
 8005980:	f001 ff3e 	bl	8007800 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	689a      	ldr	r2, [r3, #8]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598c:	441a      	add	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	689a      	ldr	r2, [r3, #8]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	429a      	cmp	r2, r3
 800599c:	d32b      	bcc.n	80059f6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	609a      	str	r2, [r3, #8]
 80059a6:	e026      	b.n	80059f6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	68d8      	ldr	r0, [r3, #12]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b0:	461a      	mov	r2, r3
 80059b2:	68b9      	ldr	r1, [r7, #8]
 80059b4:	f001 ff24 	bl	8007800 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	68da      	ldr	r2, [r3, #12]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c0:	425b      	negs	r3, r3
 80059c2:	441a      	add	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	68da      	ldr	r2, [r3, #12]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d207      	bcs.n	80059e4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	685a      	ldr	r2, [r3, #4]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059dc:	425b      	negs	r3, r3
 80059de:	441a      	add	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d105      	bne.n	80059f6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d002      	beq.n	80059f6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	3b01      	subs	r3, #1
 80059f4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	1c5a      	adds	r2, r3, #1
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80059fe:	697b      	ldr	r3, [r7, #20]
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3718      	adds	r7, #24
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d018      	beq.n	8005a4c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a22:	441a      	add	r2, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68da      	ldr	r2, [r3, #12]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d303      	bcc.n	8005a3c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68d9      	ldr	r1, [r3, #12]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a44:	461a      	mov	r2, r3
 8005a46:	6838      	ldr	r0, [r7, #0]
 8005a48:	f001 feda 	bl	8007800 <memcpy>
	}
}
 8005a4c:	bf00      	nop
 8005a4e:	3708      	adds	r7, #8
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005a5c:	f001 fbce 	bl	80071fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a66:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a68:	e011      	b.n	8005a8e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d012      	beq.n	8005a98 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	3324      	adds	r3, #36	; 0x24
 8005a76:	4618      	mov	r0, r3
 8005a78:	f000 fd1e 	bl	80064b8 <xTaskRemoveFromEventList>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005a82:	f000 fdf5 	bl	8006670 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005a86:	7bfb      	ldrb	r3, [r7, #15]
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	dce9      	bgt.n	8005a6a <prvUnlockQueue+0x16>
 8005a96:	e000      	b.n	8005a9a <prvUnlockQueue+0x46>
					break;
 8005a98:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	22ff      	movs	r2, #255	; 0xff
 8005a9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005aa2:	f001 fbdb 	bl	800725c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005aa6:	f001 fba9 	bl	80071fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005ab0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ab2:	e011      	b.n	8005ad8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d012      	beq.n	8005ae2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	3310      	adds	r3, #16
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f000 fcf9 	bl	80064b8 <xTaskRemoveFromEventList>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d001      	beq.n	8005ad0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005acc:	f000 fdd0 	bl	8006670 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005ad0:	7bbb      	ldrb	r3, [r7, #14]
 8005ad2:	3b01      	subs	r3, #1
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ad8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	dce9      	bgt.n	8005ab4 <prvUnlockQueue+0x60>
 8005ae0:	e000      	b.n	8005ae4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005ae2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	22ff      	movs	r2, #255	; 0xff
 8005ae8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005aec:	f001 fbb6 	bl	800725c <vPortExitCritical>
}
 8005af0:	bf00      	nop
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b00:	f001 fb7c 	bl	80071fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d102      	bne.n	8005b12 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	60fb      	str	r3, [r7, #12]
 8005b10:	e001      	b.n	8005b16 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005b12:	2300      	movs	r3, #0
 8005b14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005b16:	f001 fba1 	bl	800725c <vPortExitCritical>

	return xReturn;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3710      	adds	r7, #16
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b084      	sub	sp, #16
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b2c:	f001 fb66 	bl	80071fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d102      	bne.n	8005b42 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	60fb      	str	r3, [r7, #12]
 8005b40:	e001      	b.n	8005b46 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005b42:	2300      	movs	r3, #0
 8005b44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005b46:	f001 fb89 	bl	800725c <vPortExitCritical>

	return xReturn;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3710      	adds	r7, #16
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005b5e:	2300      	movs	r3, #0
 8005b60:	60fb      	str	r3, [r7, #12]
 8005b62:	e014      	b.n	8005b8e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005b64:	4a0e      	ldr	r2, [pc, #56]	; (8005ba0 <vQueueAddToRegistry+0x4c>)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d10b      	bne.n	8005b88 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005b70:	490b      	ldr	r1, [pc, #44]	; (8005ba0 <vQueueAddToRegistry+0x4c>)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	683a      	ldr	r2, [r7, #0]
 8005b76:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005b7a:	4a09      	ldr	r2, [pc, #36]	; (8005ba0 <vQueueAddToRegistry+0x4c>)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	00db      	lsls	r3, r3, #3
 8005b80:	4413      	add	r3, r2
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005b86:	e006      	b.n	8005b96 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	60fb      	str	r3, [r7, #12]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2b07      	cmp	r3, #7
 8005b92:	d9e7      	bls.n	8005b64 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005b94:	bf00      	nop
 8005b96:	bf00      	nop
 8005b98:	3714      	adds	r7, #20
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bc80      	pop	{r7}
 8005b9e:	4770      	bx	lr
 8005ba0:	20000a28 	.word	0x20000a28

08005ba4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b086      	sub	sp, #24
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005bb4:	f001 fb22 	bl	80071fc <vPortEnterCritical>
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005bbe:	b25b      	sxtb	r3, r3
 8005bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc4:	d103      	bne.n	8005bce <vQueueWaitForMessageRestricted+0x2a>
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005bd4:	b25b      	sxtb	r3, r3
 8005bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bda:	d103      	bne.n	8005be4 <vQueueWaitForMessageRestricted+0x40>
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005be4:	f001 fb3a 	bl	800725c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d106      	bne.n	8005bfe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	3324      	adds	r3, #36	; 0x24
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	68b9      	ldr	r1, [r7, #8]
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f000 fc31 	bl	8006460 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005bfe:	6978      	ldr	r0, [r7, #20]
 8005c00:	f7ff ff28 	bl	8005a54 <prvUnlockQueue>
	}
 8005c04:	bf00      	nop
 8005c06:	3718      	adds	r7, #24
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b08e      	sub	sp, #56	; 0x38
 8005c10:	af04      	add	r7, sp, #16
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
 8005c18:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d10a      	bne.n	8005c36 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c24:	f383 8811 	msr	BASEPRI, r3
 8005c28:	f3bf 8f6f 	isb	sy
 8005c2c:	f3bf 8f4f 	dsb	sy
 8005c30:	623b      	str	r3, [r7, #32]
}
 8005c32:	bf00      	nop
 8005c34:	e7fe      	b.n	8005c34 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d10a      	bne.n	8005c52 <xTaskCreateStatic+0x46>
	__asm volatile
 8005c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c40:	f383 8811 	msr	BASEPRI, r3
 8005c44:	f3bf 8f6f 	isb	sy
 8005c48:	f3bf 8f4f 	dsb	sy
 8005c4c:	61fb      	str	r3, [r7, #28]
}
 8005c4e:	bf00      	nop
 8005c50:	e7fe      	b.n	8005c50 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005c52:	235c      	movs	r3, #92	; 0x5c
 8005c54:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	2b5c      	cmp	r3, #92	; 0x5c
 8005c5a:	d00a      	beq.n	8005c72 <xTaskCreateStatic+0x66>
	__asm volatile
 8005c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c60:	f383 8811 	msr	BASEPRI, r3
 8005c64:	f3bf 8f6f 	isb	sy
 8005c68:	f3bf 8f4f 	dsb	sy
 8005c6c:	61bb      	str	r3, [r7, #24]
}
 8005c6e:	bf00      	nop
 8005c70:	e7fe      	b.n	8005c70 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d01e      	beq.n	8005cb6 <xTaskCreateStatic+0xaa>
 8005c78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d01b      	beq.n	8005cb6 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c80:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c86:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005c90:	2300      	movs	r3, #0
 8005c92:	9303      	str	r3, [sp, #12]
 8005c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c96:	9302      	str	r3, [sp, #8]
 8005c98:	f107 0314 	add.w	r3, r7, #20
 8005c9c:	9301      	str	r3, [sp, #4]
 8005c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca0:	9300      	str	r3, [sp, #0]
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	687a      	ldr	r2, [r7, #4]
 8005ca6:	68b9      	ldr	r1, [r7, #8]
 8005ca8:	68f8      	ldr	r0, [r7, #12]
 8005caa:	f000 f850 	bl	8005d4e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005cae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005cb0:	f000 f8d4 	bl	8005e5c <prvAddNewTaskToReadyList>
 8005cb4:	e001      	b.n	8005cba <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005cba:	697b      	ldr	r3, [r7, #20]
	}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3728      	adds	r7, #40	; 0x28
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b08c      	sub	sp, #48	; 0x30
 8005cc8:	af04      	add	r7, sp, #16
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	603b      	str	r3, [r7, #0]
 8005cd0:	4613      	mov	r3, r2
 8005cd2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cd4:	88fb      	ldrh	r3, [r7, #6]
 8005cd6:	009b      	lsls	r3, r3, #2
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f001 fb8f 	bl	80073fc <pvPortMalloc>
 8005cde:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00e      	beq.n	8005d04 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005ce6:	205c      	movs	r0, #92	; 0x5c
 8005ce8:	f001 fb88 	bl	80073fc <pvPortMalloc>
 8005cec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	631a      	str	r2, [r3, #48]	; 0x30
 8005cfa:	e005      	b.n	8005d08 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005cfc:	6978      	ldr	r0, [r7, #20]
 8005cfe:	f001 fc41 	bl	8007584 <vPortFree>
 8005d02:	e001      	b.n	8005d08 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005d04:	2300      	movs	r3, #0
 8005d06:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d017      	beq.n	8005d3e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005d16:	88fa      	ldrh	r2, [r7, #6]
 8005d18:	2300      	movs	r3, #0
 8005d1a:	9303      	str	r3, [sp, #12]
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	9302      	str	r3, [sp, #8]
 8005d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d22:	9301      	str	r3, [sp, #4]
 8005d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d26:	9300      	str	r3, [sp, #0]
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	68b9      	ldr	r1, [r7, #8]
 8005d2c:	68f8      	ldr	r0, [r7, #12]
 8005d2e:	f000 f80e 	bl	8005d4e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005d32:	69f8      	ldr	r0, [r7, #28]
 8005d34:	f000 f892 	bl	8005e5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	61bb      	str	r3, [r7, #24]
 8005d3c:	e002      	b.n	8005d44 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005d44:	69bb      	ldr	r3, [r7, #24]
	}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3720      	adds	r7, #32
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}

08005d4e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005d4e:	b580      	push	{r7, lr}
 8005d50:	b088      	sub	sp, #32
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	60f8      	str	r0, [r7, #12]
 8005d56:	60b9      	str	r1, [r7, #8]
 8005d58:	607a      	str	r2, [r7, #4]
 8005d5a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d5e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	461a      	mov	r2, r3
 8005d66:	21a5      	movs	r1, #165	; 0xa5
 8005d68:	f001 fd58 	bl	800781c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005d76:	3b01      	subs	r3, #1
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	4413      	add	r3, r2
 8005d7c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	f023 0307 	bic.w	r3, r3, #7
 8005d84:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	f003 0307 	and.w	r3, r3, #7
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d00a      	beq.n	8005da6 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d94:	f383 8811 	msr	BASEPRI, r3
 8005d98:	f3bf 8f6f 	isb	sy
 8005d9c:	f3bf 8f4f 	dsb	sy
 8005da0:	617b      	str	r3, [r7, #20]
}
 8005da2:	bf00      	nop
 8005da4:	e7fe      	b.n	8005da4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005da6:	2300      	movs	r3, #0
 8005da8:	61fb      	str	r3, [r7, #28]
 8005daa:	e012      	b.n	8005dd2 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005dac:	68ba      	ldr	r2, [r7, #8]
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	4413      	add	r3, r2
 8005db2:	7819      	ldrb	r1, [r3, #0]
 8005db4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	4413      	add	r3, r2
 8005dba:	3334      	adds	r3, #52	; 0x34
 8005dbc:	460a      	mov	r2, r1
 8005dbe:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005dc0:	68ba      	ldr	r2, [r7, #8]
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d006      	beq.n	8005dda <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	61fb      	str	r3, [r7, #28]
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	2b0f      	cmp	r3, #15
 8005dd6:	d9e9      	bls.n	8005dac <prvInitialiseNewTask+0x5e>
 8005dd8:	e000      	b.n	8005ddc <prvInitialiseNewTask+0x8e>
		{
			break;
 8005dda:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005de6:	2b37      	cmp	r3, #55	; 0x37
 8005de8:	d901      	bls.n	8005dee <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005dea:	2337      	movs	r3, #55	; 0x37
 8005dec:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005df2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005df8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e02:	3304      	adds	r3, #4
 8005e04:	4618      	mov	r0, r3
 8005e06:	f7ff f98c 	bl	8005122 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e0c:	3318      	adds	r3, #24
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7ff f987 	bl	8005122 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e18:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e1c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e22:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e28:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	68f9      	ldr	r1, [r7, #12]
 8005e3c:	69b8      	ldr	r0, [r7, #24]
 8005e3e:	f001 f8ef 	bl	8007020 <pxPortInitialiseStack>
 8005e42:	4602      	mov	r2, r0
 8005e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e46:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d002      	beq.n	8005e54 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e52:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e54:	bf00      	nop
 8005e56:	3720      	adds	r7, #32
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b082      	sub	sp, #8
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005e64:	f001 f9ca 	bl	80071fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005e68:	4b2d      	ldr	r3, [pc, #180]	; (8005f20 <prvAddNewTaskToReadyList+0xc4>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	4a2c      	ldr	r2, [pc, #176]	; (8005f20 <prvAddNewTaskToReadyList+0xc4>)
 8005e70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005e72:	4b2c      	ldr	r3, [pc, #176]	; (8005f24 <prvAddNewTaskToReadyList+0xc8>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d109      	bne.n	8005e8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005e7a:	4a2a      	ldr	r2, [pc, #168]	; (8005f24 <prvAddNewTaskToReadyList+0xc8>)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e80:	4b27      	ldr	r3, [pc, #156]	; (8005f20 <prvAddNewTaskToReadyList+0xc4>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d110      	bne.n	8005eaa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005e88:	f000 fc16 	bl	80066b8 <prvInitialiseTaskLists>
 8005e8c:	e00d      	b.n	8005eaa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e8e:	4b26      	ldr	r3, [pc, #152]	; (8005f28 <prvAddNewTaskToReadyList+0xcc>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d109      	bne.n	8005eaa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e96:	4b23      	ldr	r3, [pc, #140]	; (8005f24 <prvAddNewTaskToReadyList+0xc8>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d802      	bhi.n	8005eaa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005ea4:	4a1f      	ldr	r2, [pc, #124]	; (8005f24 <prvAddNewTaskToReadyList+0xc8>)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005eaa:	4b20      	ldr	r3, [pc, #128]	; (8005f2c <prvAddNewTaskToReadyList+0xd0>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	3301      	adds	r3, #1
 8005eb0:	4a1e      	ldr	r2, [pc, #120]	; (8005f2c <prvAddNewTaskToReadyList+0xd0>)
 8005eb2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005eb4:	4b1d      	ldr	r3, [pc, #116]	; (8005f2c <prvAddNewTaskToReadyList+0xd0>)
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ec0:	4b1b      	ldr	r3, [pc, #108]	; (8005f30 <prvAddNewTaskToReadyList+0xd4>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d903      	bls.n	8005ed0 <prvAddNewTaskToReadyList+0x74>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ecc:	4a18      	ldr	r2, [pc, #96]	; (8005f30 <prvAddNewTaskToReadyList+0xd4>)
 8005ece:	6013      	str	r3, [r2, #0]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ed4:	4613      	mov	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	4413      	add	r3, r2
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	4a15      	ldr	r2, [pc, #84]	; (8005f34 <prvAddNewTaskToReadyList+0xd8>)
 8005ede:	441a      	add	r2, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	3304      	adds	r3, #4
 8005ee4:	4619      	mov	r1, r3
 8005ee6:	4610      	mov	r0, r2
 8005ee8:	f7ff f927 	bl	800513a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005eec:	f001 f9b6 	bl	800725c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005ef0:	4b0d      	ldr	r3, [pc, #52]	; (8005f28 <prvAddNewTaskToReadyList+0xcc>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00e      	beq.n	8005f16 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ef8:	4b0a      	ldr	r3, [pc, #40]	; (8005f24 <prvAddNewTaskToReadyList+0xc8>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d207      	bcs.n	8005f16 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005f06:	4b0c      	ldr	r3, [pc, #48]	; (8005f38 <prvAddNewTaskToReadyList+0xdc>)
 8005f08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f0c:	601a      	str	r2, [r3, #0]
 8005f0e:	f3bf 8f4f 	dsb	sy
 8005f12:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f16:	bf00      	nop
 8005f18:	3708      	adds	r7, #8
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	20000f3c 	.word	0x20000f3c
 8005f24:	20000a68 	.word	0x20000a68
 8005f28:	20000f48 	.word	0x20000f48
 8005f2c:	20000f58 	.word	0x20000f58
 8005f30:	20000f44 	.word	0x20000f44
 8005f34:	20000a6c 	.word	0x20000a6c
 8005f38:	e000ed04 	.word	0xe000ed04

08005f3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005f44:	2300      	movs	r3, #0
 8005f46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d017      	beq.n	8005f7e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005f4e:	4b13      	ldr	r3, [pc, #76]	; (8005f9c <vTaskDelay+0x60>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00a      	beq.n	8005f6c <vTaskDelay+0x30>
	__asm volatile
 8005f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f5a:	f383 8811 	msr	BASEPRI, r3
 8005f5e:	f3bf 8f6f 	isb	sy
 8005f62:	f3bf 8f4f 	dsb	sy
 8005f66:	60bb      	str	r3, [r7, #8]
}
 8005f68:	bf00      	nop
 8005f6a:	e7fe      	b.n	8005f6a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005f6c:	f000 f880 	bl	8006070 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005f70:	2100      	movs	r1, #0
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 fcee 	bl	8006954 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005f78:	f000 f888 	bl	800608c <xTaskResumeAll>
 8005f7c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d107      	bne.n	8005f94 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005f84:	4b06      	ldr	r3, [pc, #24]	; (8005fa0 <vTaskDelay+0x64>)
 8005f86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f8a:	601a      	str	r2, [r3, #0]
 8005f8c:	f3bf 8f4f 	dsb	sy
 8005f90:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f94:	bf00      	nop
 8005f96:	3710      	adds	r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	20000f64 	.word	0x20000f64
 8005fa0:	e000ed04 	.word	0xe000ed04

08005fa4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b08a      	sub	sp, #40	; 0x28
 8005fa8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005faa:	2300      	movs	r3, #0
 8005fac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005fb2:	463a      	mov	r2, r7
 8005fb4:	1d39      	adds	r1, r7, #4
 8005fb6:	f107 0308 	add.w	r3, r7, #8
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7ff f860 	bl	8005080 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005fc0:	6839      	ldr	r1, [r7, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	9202      	str	r2, [sp, #8]
 8005fc8:	9301      	str	r3, [sp, #4]
 8005fca:	2300      	movs	r3, #0
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	2300      	movs	r3, #0
 8005fd0:	460a      	mov	r2, r1
 8005fd2:	4921      	ldr	r1, [pc, #132]	; (8006058 <vTaskStartScheduler+0xb4>)
 8005fd4:	4821      	ldr	r0, [pc, #132]	; (800605c <vTaskStartScheduler+0xb8>)
 8005fd6:	f7ff fe19 	bl	8005c0c <xTaskCreateStatic>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	4a20      	ldr	r2, [pc, #128]	; (8006060 <vTaskStartScheduler+0xbc>)
 8005fde:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005fe0:	4b1f      	ldr	r3, [pc, #124]	; (8006060 <vTaskStartScheduler+0xbc>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d002      	beq.n	8005fee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	617b      	str	r3, [r7, #20]
 8005fec:	e001      	b.n	8005ff2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d102      	bne.n	8005ffe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005ff8:	f000 fd00 	bl	80069fc <xTimerCreateTimerTask>
 8005ffc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d116      	bne.n	8006032 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006008:	f383 8811 	msr	BASEPRI, r3
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	f3bf 8f4f 	dsb	sy
 8006014:	613b      	str	r3, [r7, #16]
}
 8006016:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006018:	4b12      	ldr	r3, [pc, #72]	; (8006064 <vTaskStartScheduler+0xc0>)
 800601a:	f04f 32ff 	mov.w	r2, #4294967295
 800601e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006020:	4b11      	ldr	r3, [pc, #68]	; (8006068 <vTaskStartScheduler+0xc4>)
 8006022:	2201      	movs	r2, #1
 8006024:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006026:	4b11      	ldr	r3, [pc, #68]	; (800606c <vTaskStartScheduler+0xc8>)
 8006028:	2200      	movs	r2, #0
 800602a:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800602c:	f001 f874 	bl	8007118 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006030:	e00e      	b.n	8006050 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006038:	d10a      	bne.n	8006050 <vTaskStartScheduler+0xac>
	__asm volatile
 800603a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800603e:	f383 8811 	msr	BASEPRI, r3
 8006042:	f3bf 8f6f 	isb	sy
 8006046:	f3bf 8f4f 	dsb	sy
 800604a:	60fb      	str	r3, [r7, #12]
}
 800604c:	bf00      	nop
 800604e:	e7fe      	b.n	800604e <vTaskStartScheduler+0xaa>
}
 8006050:	bf00      	nop
 8006052:	3718      	adds	r7, #24
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	0800c114 	.word	0x0800c114
 800605c:	08006689 	.word	0x08006689
 8006060:	20000f60 	.word	0x20000f60
 8006064:	20000f5c 	.word	0x20000f5c
 8006068:	20000f48 	.word	0x20000f48
 800606c:	20000f40 	.word	0x20000f40

08006070 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006070:	b480      	push	{r7}
 8006072:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006074:	4b04      	ldr	r3, [pc, #16]	; (8006088 <vTaskSuspendAll+0x18>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	3301      	adds	r3, #1
 800607a:	4a03      	ldr	r2, [pc, #12]	; (8006088 <vTaskSuspendAll+0x18>)
 800607c:	6013      	str	r3, [r2, #0]
}
 800607e:	bf00      	nop
 8006080:	46bd      	mov	sp, r7
 8006082:	bc80      	pop	{r7}
 8006084:	4770      	bx	lr
 8006086:	bf00      	nop
 8006088:	20000f64 	.word	0x20000f64

0800608c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006092:	2300      	movs	r3, #0
 8006094:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006096:	2300      	movs	r3, #0
 8006098:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800609a:	4b42      	ldr	r3, [pc, #264]	; (80061a4 <xTaskResumeAll+0x118>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d10a      	bne.n	80060b8 <xTaskResumeAll+0x2c>
	__asm volatile
 80060a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060a6:	f383 8811 	msr	BASEPRI, r3
 80060aa:	f3bf 8f6f 	isb	sy
 80060ae:	f3bf 8f4f 	dsb	sy
 80060b2:	603b      	str	r3, [r7, #0]
}
 80060b4:	bf00      	nop
 80060b6:	e7fe      	b.n	80060b6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80060b8:	f001 f8a0 	bl	80071fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80060bc:	4b39      	ldr	r3, [pc, #228]	; (80061a4 <xTaskResumeAll+0x118>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	3b01      	subs	r3, #1
 80060c2:	4a38      	ldr	r2, [pc, #224]	; (80061a4 <xTaskResumeAll+0x118>)
 80060c4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060c6:	4b37      	ldr	r3, [pc, #220]	; (80061a4 <xTaskResumeAll+0x118>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d162      	bne.n	8006194 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80060ce:	4b36      	ldr	r3, [pc, #216]	; (80061a8 <xTaskResumeAll+0x11c>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d05e      	beq.n	8006194 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060d6:	e02f      	b.n	8006138 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80060d8:	4b34      	ldr	r3, [pc, #208]	; (80061ac <xTaskResumeAll+0x120>)
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	3318      	adds	r3, #24
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7ff f883 	bl	80051f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	3304      	adds	r3, #4
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7ff f87e 	bl	80051f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060f8:	4b2d      	ldr	r3, [pc, #180]	; (80061b0 <xTaskResumeAll+0x124>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d903      	bls.n	8006108 <xTaskResumeAll+0x7c>
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006104:	4a2a      	ldr	r2, [pc, #168]	; (80061b0 <xTaskResumeAll+0x124>)
 8006106:	6013      	str	r3, [r2, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800610c:	4613      	mov	r3, r2
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	4413      	add	r3, r2
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	4a27      	ldr	r2, [pc, #156]	; (80061b4 <xTaskResumeAll+0x128>)
 8006116:	441a      	add	r2, r3
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	3304      	adds	r3, #4
 800611c:	4619      	mov	r1, r3
 800611e:	4610      	mov	r0, r2
 8006120:	f7ff f80b 	bl	800513a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006128:	4b23      	ldr	r3, [pc, #140]	; (80061b8 <xTaskResumeAll+0x12c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800612e:	429a      	cmp	r2, r3
 8006130:	d302      	bcc.n	8006138 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006132:	4b22      	ldr	r3, [pc, #136]	; (80061bc <xTaskResumeAll+0x130>)
 8006134:	2201      	movs	r2, #1
 8006136:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006138:	4b1c      	ldr	r3, [pc, #112]	; (80061ac <xTaskResumeAll+0x120>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1cb      	bne.n	80060d8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d001      	beq.n	800614a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006146:	f000 fb55 	bl	80067f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800614a:	4b1d      	ldr	r3, [pc, #116]	; (80061c0 <xTaskResumeAll+0x134>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d010      	beq.n	8006178 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006156:	f000 f845 	bl	80061e4 <xTaskIncrementTick>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d002      	beq.n	8006166 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006160:	4b16      	ldr	r3, [pc, #88]	; (80061bc <xTaskResumeAll+0x130>)
 8006162:	2201      	movs	r2, #1
 8006164:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	3b01      	subs	r3, #1
 800616a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1f1      	bne.n	8006156 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8006172:	4b13      	ldr	r3, [pc, #76]	; (80061c0 <xTaskResumeAll+0x134>)
 8006174:	2200      	movs	r2, #0
 8006176:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006178:	4b10      	ldr	r3, [pc, #64]	; (80061bc <xTaskResumeAll+0x130>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d009      	beq.n	8006194 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006180:	2301      	movs	r3, #1
 8006182:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006184:	4b0f      	ldr	r3, [pc, #60]	; (80061c4 <xTaskResumeAll+0x138>)
 8006186:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800618a:	601a      	str	r2, [r3, #0]
 800618c:	f3bf 8f4f 	dsb	sy
 8006190:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006194:	f001 f862 	bl	800725c <vPortExitCritical>

	return xAlreadyYielded;
 8006198:	68bb      	ldr	r3, [r7, #8]
}
 800619a:	4618      	mov	r0, r3
 800619c:	3710      	adds	r7, #16
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	20000f64 	.word	0x20000f64
 80061a8:	20000f3c 	.word	0x20000f3c
 80061ac:	20000efc 	.word	0x20000efc
 80061b0:	20000f44 	.word	0x20000f44
 80061b4:	20000a6c 	.word	0x20000a6c
 80061b8:	20000a68 	.word	0x20000a68
 80061bc:	20000f50 	.word	0x20000f50
 80061c0:	20000f4c 	.word	0x20000f4c
 80061c4:	e000ed04 	.word	0xe000ed04

080061c8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80061ce:	4b04      	ldr	r3, [pc, #16]	; (80061e0 <xTaskGetTickCount+0x18>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80061d4:	687b      	ldr	r3, [r7, #4]
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	370c      	adds	r7, #12
 80061da:	46bd      	mov	sp, r7
 80061dc:	bc80      	pop	{r7}
 80061de:	4770      	bx	lr
 80061e0:	20000f40 	.word	0x20000f40

080061e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b086      	sub	sp, #24
 80061e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80061ea:	2300      	movs	r3, #0
 80061ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061ee:	4b51      	ldr	r3, [pc, #324]	; (8006334 <xTaskIncrementTick+0x150>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	f040 808e 	bne.w	8006314 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80061f8:	4b4f      	ldr	r3, [pc, #316]	; (8006338 <xTaskIncrementTick+0x154>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	3301      	adds	r3, #1
 80061fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006200:	4a4d      	ldr	r2, [pc, #308]	; (8006338 <xTaskIncrementTick+0x154>)
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d120      	bne.n	800624e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800620c:	4b4b      	ldr	r3, [pc, #300]	; (800633c <xTaskIncrementTick+0x158>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00a      	beq.n	800622c <xTaskIncrementTick+0x48>
	__asm volatile
 8006216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800621a:	f383 8811 	msr	BASEPRI, r3
 800621e:	f3bf 8f6f 	isb	sy
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	603b      	str	r3, [r7, #0]
}
 8006228:	bf00      	nop
 800622a:	e7fe      	b.n	800622a <xTaskIncrementTick+0x46>
 800622c:	4b43      	ldr	r3, [pc, #268]	; (800633c <xTaskIncrementTick+0x158>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	60fb      	str	r3, [r7, #12]
 8006232:	4b43      	ldr	r3, [pc, #268]	; (8006340 <xTaskIncrementTick+0x15c>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a41      	ldr	r2, [pc, #260]	; (800633c <xTaskIncrementTick+0x158>)
 8006238:	6013      	str	r3, [r2, #0]
 800623a:	4a41      	ldr	r2, [pc, #260]	; (8006340 <xTaskIncrementTick+0x15c>)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	6013      	str	r3, [r2, #0]
 8006240:	4b40      	ldr	r3, [pc, #256]	; (8006344 <xTaskIncrementTick+0x160>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	3301      	adds	r3, #1
 8006246:	4a3f      	ldr	r2, [pc, #252]	; (8006344 <xTaskIncrementTick+0x160>)
 8006248:	6013      	str	r3, [r2, #0]
 800624a:	f000 fad3 	bl	80067f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800624e:	4b3e      	ldr	r3, [pc, #248]	; (8006348 <xTaskIncrementTick+0x164>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	693a      	ldr	r2, [r7, #16]
 8006254:	429a      	cmp	r2, r3
 8006256:	d34e      	bcc.n	80062f6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006258:	4b38      	ldr	r3, [pc, #224]	; (800633c <xTaskIncrementTick+0x158>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d101      	bne.n	8006266 <xTaskIncrementTick+0x82>
 8006262:	2301      	movs	r3, #1
 8006264:	e000      	b.n	8006268 <xTaskIncrementTick+0x84>
 8006266:	2300      	movs	r3, #0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d004      	beq.n	8006276 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800626c:	4b36      	ldr	r3, [pc, #216]	; (8006348 <xTaskIncrementTick+0x164>)
 800626e:	f04f 32ff 	mov.w	r2, #4294967295
 8006272:	601a      	str	r2, [r3, #0]
					break;
 8006274:	e03f      	b.n	80062f6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006276:	4b31      	ldr	r3, [pc, #196]	; (800633c <xTaskIncrementTick+0x158>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006286:	693a      	ldr	r2, [r7, #16]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	429a      	cmp	r2, r3
 800628c:	d203      	bcs.n	8006296 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800628e:	4a2e      	ldr	r2, [pc, #184]	; (8006348 <xTaskIncrementTick+0x164>)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6013      	str	r3, [r2, #0]
						break;
 8006294:	e02f      	b.n	80062f6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	3304      	adds	r3, #4
 800629a:	4618      	mov	r0, r3
 800629c:	f7fe ffa8 	bl	80051f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d004      	beq.n	80062b2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	3318      	adds	r3, #24
 80062ac:	4618      	mov	r0, r3
 80062ae:	f7fe ff9f 	bl	80051f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062b6:	4b25      	ldr	r3, [pc, #148]	; (800634c <xTaskIncrementTick+0x168>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d903      	bls.n	80062c6 <xTaskIncrementTick+0xe2>
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c2:	4a22      	ldr	r2, [pc, #136]	; (800634c <xTaskIncrementTick+0x168>)
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062ca:	4613      	mov	r3, r2
 80062cc:	009b      	lsls	r3, r3, #2
 80062ce:	4413      	add	r3, r2
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	4a1f      	ldr	r2, [pc, #124]	; (8006350 <xTaskIncrementTick+0x16c>)
 80062d4:	441a      	add	r2, r3
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	3304      	adds	r3, #4
 80062da:	4619      	mov	r1, r3
 80062dc:	4610      	mov	r0, r2
 80062de:	f7fe ff2c 	bl	800513a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062e6:	4b1b      	ldr	r3, [pc, #108]	; (8006354 <xTaskIncrementTick+0x170>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d3b3      	bcc.n	8006258 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80062f0:	2301      	movs	r3, #1
 80062f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062f4:	e7b0      	b.n	8006258 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80062f6:	4b17      	ldr	r3, [pc, #92]	; (8006354 <xTaskIncrementTick+0x170>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062fc:	4914      	ldr	r1, [pc, #80]	; (8006350 <xTaskIncrementTick+0x16c>)
 80062fe:	4613      	mov	r3, r2
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	4413      	add	r3, r2
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	440b      	add	r3, r1
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2b01      	cmp	r3, #1
 800630c:	d907      	bls.n	800631e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800630e:	2301      	movs	r3, #1
 8006310:	617b      	str	r3, [r7, #20]
 8006312:	e004      	b.n	800631e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006314:	4b10      	ldr	r3, [pc, #64]	; (8006358 <xTaskIncrementTick+0x174>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	3301      	adds	r3, #1
 800631a:	4a0f      	ldr	r2, [pc, #60]	; (8006358 <xTaskIncrementTick+0x174>)
 800631c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800631e:	4b0f      	ldr	r3, [pc, #60]	; (800635c <xTaskIncrementTick+0x178>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8006326:	2301      	movs	r3, #1
 8006328:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800632a:	697b      	ldr	r3, [r7, #20]
}
 800632c:	4618      	mov	r0, r3
 800632e:	3718      	adds	r7, #24
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	20000f64 	.word	0x20000f64
 8006338:	20000f40 	.word	0x20000f40
 800633c:	20000ef4 	.word	0x20000ef4
 8006340:	20000ef8 	.word	0x20000ef8
 8006344:	20000f54 	.word	0x20000f54
 8006348:	20000f5c 	.word	0x20000f5c
 800634c:	20000f44 	.word	0x20000f44
 8006350:	20000a6c 	.word	0x20000a6c
 8006354:	20000a68 	.word	0x20000a68
 8006358:	20000f4c 	.word	0x20000f4c
 800635c:	20000f50 	.word	0x20000f50

08006360 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006360:	b480      	push	{r7}
 8006362:	b085      	sub	sp, #20
 8006364:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006366:	4b27      	ldr	r3, [pc, #156]	; (8006404 <vTaskSwitchContext+0xa4>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800636e:	4b26      	ldr	r3, [pc, #152]	; (8006408 <vTaskSwitchContext+0xa8>)
 8006370:	2201      	movs	r2, #1
 8006372:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006374:	e041      	b.n	80063fa <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006376:	4b24      	ldr	r3, [pc, #144]	; (8006408 <vTaskSwitchContext+0xa8>)
 8006378:	2200      	movs	r2, #0
 800637a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800637c:	4b23      	ldr	r3, [pc, #140]	; (800640c <vTaskSwitchContext+0xac>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	60fb      	str	r3, [r7, #12]
 8006382:	e010      	b.n	80063a6 <vTaskSwitchContext+0x46>
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d10a      	bne.n	80063a0 <vTaskSwitchContext+0x40>
	__asm volatile
 800638a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800638e:	f383 8811 	msr	BASEPRI, r3
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	f3bf 8f4f 	dsb	sy
 800639a:	607b      	str	r3, [r7, #4]
}
 800639c:	bf00      	nop
 800639e:	e7fe      	b.n	800639e <vTaskSwitchContext+0x3e>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	3b01      	subs	r3, #1
 80063a4:	60fb      	str	r3, [r7, #12]
 80063a6:	491a      	ldr	r1, [pc, #104]	; (8006410 <vTaskSwitchContext+0xb0>)
 80063a8:	68fa      	ldr	r2, [r7, #12]
 80063aa:	4613      	mov	r3, r2
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	4413      	add	r3, r2
 80063b0:	009b      	lsls	r3, r3, #2
 80063b2:	440b      	add	r3, r1
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d0e4      	beq.n	8006384 <vTaskSwitchContext+0x24>
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	4613      	mov	r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4a12      	ldr	r2, [pc, #72]	; (8006410 <vTaskSwitchContext+0xb0>)
 80063c6:	4413      	add	r3, r2
 80063c8:	60bb      	str	r3, [r7, #8]
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	685a      	ldr	r2, [r3, #4]
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	605a      	str	r2, [r3, #4]
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	3308      	adds	r3, #8
 80063dc:	429a      	cmp	r2, r3
 80063de:	d104      	bne.n	80063ea <vTaskSwitchContext+0x8a>
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	685a      	ldr	r2, [r3, #4]
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	605a      	str	r2, [r3, #4]
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	4a08      	ldr	r2, [pc, #32]	; (8006414 <vTaskSwitchContext+0xb4>)
 80063f2:	6013      	str	r3, [r2, #0]
 80063f4:	4a05      	ldr	r2, [pc, #20]	; (800640c <vTaskSwitchContext+0xac>)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6013      	str	r3, [r2, #0]
}
 80063fa:	bf00      	nop
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	bc80      	pop	{r7}
 8006402:	4770      	bx	lr
 8006404:	20000f64 	.word	0x20000f64
 8006408:	20000f50 	.word	0x20000f50
 800640c:	20000f44 	.word	0x20000f44
 8006410:	20000a6c 	.word	0x20000a6c
 8006414:	20000a68 	.word	0x20000a68

08006418 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10a      	bne.n	800643e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642c:	f383 8811 	msr	BASEPRI, r3
 8006430:	f3bf 8f6f 	isb	sy
 8006434:	f3bf 8f4f 	dsb	sy
 8006438:	60fb      	str	r3, [r7, #12]
}
 800643a:	bf00      	nop
 800643c:	e7fe      	b.n	800643c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800643e:	4b07      	ldr	r3, [pc, #28]	; (800645c <vTaskPlaceOnEventList+0x44>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	3318      	adds	r3, #24
 8006444:	4619      	mov	r1, r3
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f7fe fe9a 	bl	8005180 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800644c:	2101      	movs	r1, #1
 800644e:	6838      	ldr	r0, [r7, #0]
 8006450:	f000 fa80 	bl	8006954 <prvAddCurrentTaskToDelayedList>
}
 8006454:	bf00      	nop
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	20000a68 	.word	0x20000a68

08006460 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006460:	b580      	push	{r7, lr}
 8006462:	b086      	sub	sp, #24
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10a      	bne.n	8006488 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006476:	f383 8811 	msr	BASEPRI, r3
 800647a:	f3bf 8f6f 	isb	sy
 800647e:	f3bf 8f4f 	dsb	sy
 8006482:	617b      	str	r3, [r7, #20]
}
 8006484:	bf00      	nop
 8006486:	e7fe      	b.n	8006486 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006488:	4b0a      	ldr	r3, [pc, #40]	; (80064b4 <vTaskPlaceOnEventListRestricted+0x54>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	3318      	adds	r3, #24
 800648e:	4619      	mov	r1, r3
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f7fe fe52 	bl	800513a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d002      	beq.n	80064a2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800649c:	f04f 33ff 	mov.w	r3, #4294967295
 80064a0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80064a2:	6879      	ldr	r1, [r7, #4]
 80064a4:	68b8      	ldr	r0, [r7, #8]
 80064a6:	f000 fa55 	bl	8006954 <prvAddCurrentTaskToDelayedList>
	}
 80064aa:	bf00      	nop
 80064ac:	3718      	adds	r7, #24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	20000a68 	.word	0x20000a68

080064b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b086      	sub	sp, #24
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d10a      	bne.n	80064e4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80064ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d2:	f383 8811 	msr	BASEPRI, r3
 80064d6:	f3bf 8f6f 	isb	sy
 80064da:	f3bf 8f4f 	dsb	sy
 80064de:	60fb      	str	r3, [r7, #12]
}
 80064e0:	bf00      	nop
 80064e2:	e7fe      	b.n	80064e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	3318      	adds	r3, #24
 80064e8:	4618      	mov	r0, r3
 80064ea:	f7fe fe81 	bl	80051f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064ee:	4b1e      	ldr	r3, [pc, #120]	; (8006568 <xTaskRemoveFromEventList+0xb0>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d11d      	bne.n	8006532 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	3304      	adds	r3, #4
 80064fa:	4618      	mov	r0, r3
 80064fc:	f7fe fe78 	bl	80051f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006504:	4b19      	ldr	r3, [pc, #100]	; (800656c <xTaskRemoveFromEventList+0xb4>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	429a      	cmp	r2, r3
 800650a:	d903      	bls.n	8006514 <xTaskRemoveFromEventList+0x5c>
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006510:	4a16      	ldr	r2, [pc, #88]	; (800656c <xTaskRemoveFromEventList+0xb4>)
 8006512:	6013      	str	r3, [r2, #0]
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006518:	4613      	mov	r3, r2
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	4413      	add	r3, r2
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	4a13      	ldr	r2, [pc, #76]	; (8006570 <xTaskRemoveFromEventList+0xb8>)
 8006522:	441a      	add	r2, r3
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	3304      	adds	r3, #4
 8006528:	4619      	mov	r1, r3
 800652a:	4610      	mov	r0, r2
 800652c:	f7fe fe05 	bl	800513a <vListInsertEnd>
 8006530:	e005      	b.n	800653e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	3318      	adds	r3, #24
 8006536:	4619      	mov	r1, r3
 8006538:	480e      	ldr	r0, [pc, #56]	; (8006574 <xTaskRemoveFromEventList+0xbc>)
 800653a:	f7fe fdfe 	bl	800513a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006542:	4b0d      	ldr	r3, [pc, #52]	; (8006578 <xTaskRemoveFromEventList+0xc0>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006548:	429a      	cmp	r2, r3
 800654a:	d905      	bls.n	8006558 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800654c:	2301      	movs	r3, #1
 800654e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006550:	4b0a      	ldr	r3, [pc, #40]	; (800657c <xTaskRemoveFromEventList+0xc4>)
 8006552:	2201      	movs	r2, #1
 8006554:	601a      	str	r2, [r3, #0]
 8006556:	e001      	b.n	800655c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006558:	2300      	movs	r3, #0
 800655a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800655c:	697b      	ldr	r3, [r7, #20]
}
 800655e:	4618      	mov	r0, r3
 8006560:	3718      	adds	r7, #24
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
 8006566:	bf00      	nop
 8006568:	20000f64 	.word	0x20000f64
 800656c:	20000f44 	.word	0x20000f44
 8006570:	20000a6c 	.word	0x20000a6c
 8006574:	20000efc 	.word	0x20000efc
 8006578:	20000a68 	.word	0x20000a68
 800657c:	20000f50 	.word	0x20000f50

08006580 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006588:	4b06      	ldr	r3, [pc, #24]	; (80065a4 <vTaskInternalSetTimeOutState+0x24>)
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006590:	4b05      	ldr	r3, [pc, #20]	; (80065a8 <vTaskInternalSetTimeOutState+0x28>)
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	605a      	str	r2, [r3, #4]
}
 8006598:	bf00      	nop
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	bc80      	pop	{r7}
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop
 80065a4:	20000f54 	.word	0x20000f54
 80065a8:	20000f40 	.word	0x20000f40

080065ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b088      	sub	sp, #32
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10a      	bne.n	80065d2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80065bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c0:	f383 8811 	msr	BASEPRI, r3
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	f3bf 8f4f 	dsb	sy
 80065cc:	613b      	str	r3, [r7, #16]
}
 80065ce:	bf00      	nop
 80065d0:	e7fe      	b.n	80065d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10a      	bne.n	80065ee <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80065d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065dc:	f383 8811 	msr	BASEPRI, r3
 80065e0:	f3bf 8f6f 	isb	sy
 80065e4:	f3bf 8f4f 	dsb	sy
 80065e8:	60fb      	str	r3, [r7, #12]
}
 80065ea:	bf00      	nop
 80065ec:	e7fe      	b.n	80065ec <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80065ee:	f000 fe05 	bl	80071fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80065f2:	4b1d      	ldr	r3, [pc, #116]	; (8006668 <xTaskCheckForTimeOut+0xbc>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	69ba      	ldr	r2, [r7, #24]
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660a:	d102      	bne.n	8006612 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800660c:	2300      	movs	r3, #0
 800660e:	61fb      	str	r3, [r7, #28]
 8006610:	e023      	b.n	800665a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	4b15      	ldr	r3, [pc, #84]	; (800666c <xTaskCheckForTimeOut+0xc0>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	429a      	cmp	r2, r3
 800661c:	d007      	beq.n	800662e <xTaskCheckForTimeOut+0x82>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	69ba      	ldr	r2, [r7, #24]
 8006624:	429a      	cmp	r2, r3
 8006626:	d302      	bcc.n	800662e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006628:	2301      	movs	r3, #1
 800662a:	61fb      	str	r3, [r7, #28]
 800662c:	e015      	b.n	800665a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	697a      	ldr	r2, [r7, #20]
 8006634:	429a      	cmp	r2, r3
 8006636:	d20b      	bcs.n	8006650 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	1ad2      	subs	r2, r2, r3
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f7ff ff9b 	bl	8006580 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800664a:	2300      	movs	r3, #0
 800664c:	61fb      	str	r3, [r7, #28]
 800664e:	e004      	b.n	800665a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	2200      	movs	r2, #0
 8006654:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006656:	2301      	movs	r3, #1
 8006658:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800665a:	f000 fdff 	bl	800725c <vPortExitCritical>

	return xReturn;
 800665e:	69fb      	ldr	r3, [r7, #28]
}
 8006660:	4618      	mov	r0, r3
 8006662:	3720      	adds	r7, #32
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}
 8006668:	20000f40 	.word	0x20000f40
 800666c:	20000f54 	.word	0x20000f54

08006670 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006670:	b480      	push	{r7}
 8006672:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006674:	4b03      	ldr	r3, [pc, #12]	; (8006684 <vTaskMissedYield+0x14>)
 8006676:	2201      	movs	r2, #1
 8006678:	601a      	str	r2, [r3, #0]
}
 800667a:	bf00      	nop
 800667c:	46bd      	mov	sp, r7
 800667e:	bc80      	pop	{r7}
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	20000f50 	.word	0x20000f50

08006688 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006690:	f000 f852 	bl	8006738 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006694:	4b06      	ldr	r3, [pc, #24]	; (80066b0 <prvIdleTask+0x28>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2b01      	cmp	r3, #1
 800669a:	d9f9      	bls.n	8006690 <prvIdleTask+0x8>
			{
				taskYIELD();
 800669c:	4b05      	ldr	r3, [pc, #20]	; (80066b4 <prvIdleTask+0x2c>)
 800669e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066a2:	601a      	str	r2, [r3, #0]
 80066a4:	f3bf 8f4f 	dsb	sy
 80066a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80066ac:	e7f0      	b.n	8006690 <prvIdleTask+0x8>
 80066ae:	bf00      	nop
 80066b0:	20000a6c 	.word	0x20000a6c
 80066b4:	e000ed04 	.word	0xe000ed04

080066b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80066be:	2300      	movs	r3, #0
 80066c0:	607b      	str	r3, [r7, #4]
 80066c2:	e00c      	b.n	80066de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	4613      	mov	r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	4413      	add	r3, r2
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	4a12      	ldr	r2, [pc, #72]	; (8006718 <prvInitialiseTaskLists+0x60>)
 80066d0:	4413      	add	r3, r2
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7fe fd06 	bl	80050e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	3301      	adds	r3, #1
 80066dc:	607b      	str	r3, [r7, #4]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2b37      	cmp	r3, #55	; 0x37
 80066e2:	d9ef      	bls.n	80066c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80066e4:	480d      	ldr	r0, [pc, #52]	; (800671c <prvInitialiseTaskLists+0x64>)
 80066e6:	f7fe fcfd 	bl	80050e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80066ea:	480d      	ldr	r0, [pc, #52]	; (8006720 <prvInitialiseTaskLists+0x68>)
 80066ec:	f7fe fcfa 	bl	80050e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80066f0:	480c      	ldr	r0, [pc, #48]	; (8006724 <prvInitialiseTaskLists+0x6c>)
 80066f2:	f7fe fcf7 	bl	80050e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80066f6:	480c      	ldr	r0, [pc, #48]	; (8006728 <prvInitialiseTaskLists+0x70>)
 80066f8:	f7fe fcf4 	bl	80050e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80066fc:	480b      	ldr	r0, [pc, #44]	; (800672c <prvInitialiseTaskLists+0x74>)
 80066fe:	f7fe fcf1 	bl	80050e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006702:	4b0b      	ldr	r3, [pc, #44]	; (8006730 <prvInitialiseTaskLists+0x78>)
 8006704:	4a05      	ldr	r2, [pc, #20]	; (800671c <prvInitialiseTaskLists+0x64>)
 8006706:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006708:	4b0a      	ldr	r3, [pc, #40]	; (8006734 <prvInitialiseTaskLists+0x7c>)
 800670a:	4a05      	ldr	r2, [pc, #20]	; (8006720 <prvInitialiseTaskLists+0x68>)
 800670c:	601a      	str	r2, [r3, #0]
}
 800670e:	bf00      	nop
 8006710:	3708      	adds	r7, #8
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
 8006716:	bf00      	nop
 8006718:	20000a6c 	.word	0x20000a6c
 800671c:	20000ecc 	.word	0x20000ecc
 8006720:	20000ee0 	.word	0x20000ee0
 8006724:	20000efc 	.word	0x20000efc
 8006728:	20000f10 	.word	0x20000f10
 800672c:	20000f28 	.word	0x20000f28
 8006730:	20000ef4 	.word	0x20000ef4
 8006734:	20000ef8 	.word	0x20000ef8

08006738 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b082      	sub	sp, #8
 800673c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800673e:	e019      	b.n	8006774 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006740:	f000 fd5c 	bl	80071fc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006744:	4b10      	ldr	r3, [pc, #64]	; (8006788 <prvCheckTasksWaitingTermination+0x50>)
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	3304      	adds	r3, #4
 8006750:	4618      	mov	r0, r3
 8006752:	f7fe fd4d 	bl	80051f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006756:	4b0d      	ldr	r3, [pc, #52]	; (800678c <prvCheckTasksWaitingTermination+0x54>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	3b01      	subs	r3, #1
 800675c:	4a0b      	ldr	r2, [pc, #44]	; (800678c <prvCheckTasksWaitingTermination+0x54>)
 800675e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006760:	4b0b      	ldr	r3, [pc, #44]	; (8006790 <prvCheckTasksWaitingTermination+0x58>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	3b01      	subs	r3, #1
 8006766:	4a0a      	ldr	r2, [pc, #40]	; (8006790 <prvCheckTasksWaitingTermination+0x58>)
 8006768:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800676a:	f000 fd77 	bl	800725c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f810 	bl	8006794 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006774:	4b06      	ldr	r3, [pc, #24]	; (8006790 <prvCheckTasksWaitingTermination+0x58>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d1e1      	bne.n	8006740 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800677c:	bf00      	nop
 800677e:	bf00      	nop
 8006780:	3708      	adds	r7, #8
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	20000f10 	.word	0x20000f10
 800678c:	20000f3c 	.word	0x20000f3c
 8006790:	20000f24 	.word	0x20000f24

08006794 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006794:	b580      	push	{r7, lr}
 8006796:	b084      	sub	sp, #16
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d108      	bne.n	80067b8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067aa:	4618      	mov	r0, r3
 80067ac:	f000 feea 	bl	8007584 <vPortFree>
				vPortFree( pxTCB );
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 fee7 	bl	8007584 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80067b6:	e018      	b.n	80067ea <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d103      	bne.n	80067ca <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fede 	bl	8007584 <vPortFree>
	}
 80067c8:	e00f      	b.n	80067ea <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80067d0:	2b02      	cmp	r3, #2
 80067d2:	d00a      	beq.n	80067ea <prvDeleteTCB+0x56>
	__asm volatile
 80067d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d8:	f383 8811 	msr	BASEPRI, r3
 80067dc:	f3bf 8f6f 	isb	sy
 80067e0:	f3bf 8f4f 	dsb	sy
 80067e4:	60fb      	str	r3, [r7, #12]
}
 80067e6:	bf00      	nop
 80067e8:	e7fe      	b.n	80067e8 <prvDeleteTCB+0x54>
	}
 80067ea:	bf00      	nop
 80067ec:	3710      	adds	r7, #16
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
	...

080067f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067fa:	4b0e      	ldr	r3, [pc, #56]	; (8006834 <prvResetNextTaskUnblockTime+0x40>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d101      	bne.n	8006808 <prvResetNextTaskUnblockTime+0x14>
 8006804:	2301      	movs	r3, #1
 8006806:	e000      	b.n	800680a <prvResetNextTaskUnblockTime+0x16>
 8006808:	2300      	movs	r3, #0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d004      	beq.n	8006818 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800680e:	4b0a      	ldr	r3, [pc, #40]	; (8006838 <prvResetNextTaskUnblockTime+0x44>)
 8006810:	f04f 32ff 	mov.w	r2, #4294967295
 8006814:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006816:	e008      	b.n	800682a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006818:	4b06      	ldr	r3, [pc, #24]	; (8006834 <prvResetNextTaskUnblockTime+0x40>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	4a04      	ldr	r2, [pc, #16]	; (8006838 <prvResetNextTaskUnblockTime+0x44>)
 8006828:	6013      	str	r3, [r2, #0]
}
 800682a:	bf00      	nop
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	bc80      	pop	{r7}
 8006832:	4770      	bx	lr
 8006834:	20000ef4 	.word	0x20000ef4
 8006838:	20000f5c 	.word	0x20000f5c

0800683c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006842:	4b0b      	ldr	r3, [pc, #44]	; (8006870 <xTaskGetSchedulerState+0x34>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d102      	bne.n	8006850 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800684a:	2301      	movs	r3, #1
 800684c:	607b      	str	r3, [r7, #4]
 800684e:	e008      	b.n	8006862 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006850:	4b08      	ldr	r3, [pc, #32]	; (8006874 <xTaskGetSchedulerState+0x38>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d102      	bne.n	800685e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006858:	2302      	movs	r3, #2
 800685a:	607b      	str	r3, [r7, #4]
 800685c:	e001      	b.n	8006862 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800685e:	2300      	movs	r3, #0
 8006860:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006862:	687b      	ldr	r3, [r7, #4]
	}
 8006864:	4618      	mov	r0, r3
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	bc80      	pop	{r7}
 800686c:	4770      	bx	lr
 800686e:	bf00      	nop
 8006870:	20000f48 	.word	0x20000f48
 8006874:	20000f64 	.word	0x20000f64

08006878 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006878:	b580      	push	{r7, lr}
 800687a:	b086      	sub	sp, #24
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006884:	2300      	movs	r3, #0
 8006886:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d056      	beq.n	800693c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800688e:	4b2e      	ldr	r3, [pc, #184]	; (8006948 <xTaskPriorityDisinherit+0xd0>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	693a      	ldr	r2, [r7, #16]
 8006894:	429a      	cmp	r2, r3
 8006896:	d00a      	beq.n	80068ae <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800689c:	f383 8811 	msr	BASEPRI, r3
 80068a0:	f3bf 8f6f 	isb	sy
 80068a4:	f3bf 8f4f 	dsb	sy
 80068a8:	60fb      	str	r3, [r7, #12]
}
 80068aa:	bf00      	nop
 80068ac:	e7fe      	b.n	80068ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d10a      	bne.n	80068cc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80068b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ba:	f383 8811 	msr	BASEPRI, r3
 80068be:	f3bf 8f6f 	isb	sy
 80068c2:	f3bf 8f4f 	dsb	sy
 80068c6:	60bb      	str	r3, [r7, #8]
}
 80068c8:	bf00      	nop
 80068ca:	e7fe      	b.n	80068ca <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068d0:	1e5a      	subs	r2, r3, #1
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068de:	429a      	cmp	r2, r3
 80068e0:	d02c      	beq.n	800693c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d128      	bne.n	800693c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	3304      	adds	r3, #4
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7fe fc7e 	bl	80051f0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006900:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800690c:	4b0f      	ldr	r3, [pc, #60]	; (800694c <xTaskPriorityDisinherit+0xd4>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	429a      	cmp	r2, r3
 8006912:	d903      	bls.n	800691c <xTaskPriorityDisinherit+0xa4>
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006918:	4a0c      	ldr	r2, [pc, #48]	; (800694c <xTaskPriorityDisinherit+0xd4>)
 800691a:	6013      	str	r3, [r2, #0]
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006920:	4613      	mov	r3, r2
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	4413      	add	r3, r2
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4a09      	ldr	r2, [pc, #36]	; (8006950 <xTaskPriorityDisinherit+0xd8>)
 800692a:	441a      	add	r2, r3
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	3304      	adds	r3, #4
 8006930:	4619      	mov	r1, r3
 8006932:	4610      	mov	r0, r2
 8006934:	f7fe fc01 	bl	800513a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006938:	2301      	movs	r3, #1
 800693a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800693c:	697b      	ldr	r3, [r7, #20]
	}
 800693e:	4618      	mov	r0, r3
 8006940:	3718      	adds	r7, #24
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	20000a68 	.word	0x20000a68
 800694c:	20000f44 	.word	0x20000f44
 8006950:	20000a6c 	.word	0x20000a6c

08006954 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800695e:	4b21      	ldr	r3, [pc, #132]	; (80069e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006964:	4b20      	ldr	r3, [pc, #128]	; (80069e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	3304      	adds	r3, #4
 800696a:	4618      	mov	r0, r3
 800696c:	f7fe fc40 	bl	80051f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006976:	d10a      	bne.n	800698e <prvAddCurrentTaskToDelayedList+0x3a>
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d007      	beq.n	800698e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800697e:	4b1a      	ldr	r3, [pc, #104]	; (80069e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	3304      	adds	r3, #4
 8006984:	4619      	mov	r1, r3
 8006986:	4819      	ldr	r0, [pc, #100]	; (80069ec <prvAddCurrentTaskToDelayedList+0x98>)
 8006988:	f7fe fbd7 	bl	800513a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800698c:	e026      	b.n	80069dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800698e:	68fa      	ldr	r2, [r7, #12]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4413      	add	r3, r2
 8006994:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006996:	4b14      	ldr	r3, [pc, #80]	; (80069e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800699e:	68ba      	ldr	r2, [r7, #8]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d209      	bcs.n	80069ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069a6:	4b12      	ldr	r3, [pc, #72]	; (80069f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	4b0f      	ldr	r3, [pc, #60]	; (80069e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	3304      	adds	r3, #4
 80069b0:	4619      	mov	r1, r3
 80069b2:	4610      	mov	r0, r2
 80069b4:	f7fe fbe4 	bl	8005180 <vListInsert>
}
 80069b8:	e010      	b.n	80069dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069ba:	4b0e      	ldr	r3, [pc, #56]	; (80069f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	4b0a      	ldr	r3, [pc, #40]	; (80069e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	3304      	adds	r3, #4
 80069c4:	4619      	mov	r1, r3
 80069c6:	4610      	mov	r0, r2
 80069c8:	f7fe fbda 	bl	8005180 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80069cc:	4b0a      	ldr	r3, [pc, #40]	; (80069f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	68ba      	ldr	r2, [r7, #8]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d202      	bcs.n	80069dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80069d6:	4a08      	ldr	r2, [pc, #32]	; (80069f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	6013      	str	r3, [r2, #0]
}
 80069dc:	bf00      	nop
 80069de:	3710      	adds	r7, #16
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}
 80069e4:	20000f40 	.word	0x20000f40
 80069e8:	20000a68 	.word	0x20000a68
 80069ec:	20000f28 	.word	0x20000f28
 80069f0:	20000ef8 	.word	0x20000ef8
 80069f4:	20000ef4 	.word	0x20000ef4
 80069f8:	20000f5c 	.word	0x20000f5c

080069fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b08a      	sub	sp, #40	; 0x28
 8006a00:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006a02:	2300      	movs	r3, #0
 8006a04:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006a06:	f000 facb 	bl	8006fa0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006a0a:	4b1c      	ldr	r3, [pc, #112]	; (8006a7c <xTimerCreateTimerTask+0x80>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d021      	beq.n	8006a56 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006a12:	2300      	movs	r3, #0
 8006a14:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006a16:	2300      	movs	r3, #0
 8006a18:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006a1a:	1d3a      	adds	r2, r7, #4
 8006a1c:	f107 0108 	add.w	r1, r7, #8
 8006a20:	f107 030c 	add.w	r3, r7, #12
 8006a24:	4618      	mov	r0, r3
 8006a26:	f7fe fb43 	bl	80050b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006a2a:	6879      	ldr	r1, [r7, #4]
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	9202      	str	r2, [sp, #8]
 8006a32:	9301      	str	r3, [sp, #4]
 8006a34:	2302      	movs	r3, #2
 8006a36:	9300      	str	r3, [sp, #0]
 8006a38:	2300      	movs	r3, #0
 8006a3a:	460a      	mov	r2, r1
 8006a3c:	4910      	ldr	r1, [pc, #64]	; (8006a80 <xTimerCreateTimerTask+0x84>)
 8006a3e:	4811      	ldr	r0, [pc, #68]	; (8006a84 <xTimerCreateTimerTask+0x88>)
 8006a40:	f7ff f8e4 	bl	8005c0c <xTaskCreateStatic>
 8006a44:	4603      	mov	r3, r0
 8006a46:	4a10      	ldr	r2, [pc, #64]	; (8006a88 <xTimerCreateTimerTask+0x8c>)
 8006a48:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006a4a:	4b0f      	ldr	r3, [pc, #60]	; (8006a88 <xTimerCreateTimerTask+0x8c>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d001      	beq.n	8006a56 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006a52:	2301      	movs	r3, #1
 8006a54:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10a      	bne.n	8006a72 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a60:	f383 8811 	msr	BASEPRI, r3
 8006a64:	f3bf 8f6f 	isb	sy
 8006a68:	f3bf 8f4f 	dsb	sy
 8006a6c:	613b      	str	r3, [r7, #16]
}
 8006a6e:	bf00      	nop
 8006a70:	e7fe      	b.n	8006a70 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006a72:	697b      	ldr	r3, [r7, #20]
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3718      	adds	r7, #24
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	20000f98 	.word	0x20000f98
 8006a80:	0800c11c 	.word	0x0800c11c
 8006a84:	08006ba9 	.word	0x08006ba9
 8006a88:	20000f9c 	.word	0x20000f9c

08006a8c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b08a      	sub	sp, #40	; 0x28
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	607a      	str	r2, [r7, #4]
 8006a98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10a      	bne.n	8006aba <xTimerGenericCommand+0x2e>
	__asm volatile
 8006aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa8:	f383 8811 	msr	BASEPRI, r3
 8006aac:	f3bf 8f6f 	isb	sy
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	623b      	str	r3, [r7, #32]
}
 8006ab6:	bf00      	nop
 8006ab8:	e7fe      	b.n	8006ab8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006aba:	4b1a      	ldr	r3, [pc, #104]	; (8006b24 <xTimerGenericCommand+0x98>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d02a      	beq.n	8006b18 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	2b05      	cmp	r3, #5
 8006ad2:	dc18      	bgt.n	8006b06 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006ad4:	f7ff feb2 	bl	800683c <xTaskGetSchedulerState>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d109      	bne.n	8006af2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006ade:	4b11      	ldr	r3, [pc, #68]	; (8006b24 <xTimerGenericCommand+0x98>)
 8006ae0:	6818      	ldr	r0, [r3, #0]
 8006ae2:	f107 0110 	add.w	r1, r7, #16
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006aea:	f7fe fcad 	bl	8005448 <xQueueGenericSend>
 8006aee:	6278      	str	r0, [r7, #36]	; 0x24
 8006af0:	e012      	b.n	8006b18 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006af2:	4b0c      	ldr	r3, [pc, #48]	; (8006b24 <xTimerGenericCommand+0x98>)
 8006af4:	6818      	ldr	r0, [r3, #0]
 8006af6:	f107 0110 	add.w	r1, r7, #16
 8006afa:	2300      	movs	r3, #0
 8006afc:	2200      	movs	r2, #0
 8006afe:	f7fe fca3 	bl	8005448 <xQueueGenericSend>
 8006b02:	6278      	str	r0, [r7, #36]	; 0x24
 8006b04:	e008      	b.n	8006b18 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006b06:	4b07      	ldr	r3, [pc, #28]	; (8006b24 <xTimerGenericCommand+0x98>)
 8006b08:	6818      	ldr	r0, [r3, #0]
 8006b0a:	f107 0110 	add.w	r1, r7, #16
 8006b0e:	2300      	movs	r3, #0
 8006b10:	683a      	ldr	r2, [r7, #0]
 8006b12:	f7fe fd97 	bl	8005644 <xQueueGenericSendFromISR>
 8006b16:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3728      	adds	r7, #40	; 0x28
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	20000f98 	.word	0x20000f98

08006b28 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b088      	sub	sp, #32
 8006b2c:	af02      	add	r7, sp, #8
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b32:	4b1c      	ldr	r3, [pc, #112]	; (8006ba4 <prvProcessExpiredTimer+0x7c>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	3304      	adds	r3, #4
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7fe fb55 	bl	80051f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	69db      	ldr	r3, [r3, #28]
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d122      	bne.n	8006b94 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	699a      	ldr	r2, [r3, #24]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	18d1      	adds	r1, r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	683a      	ldr	r2, [r7, #0]
 8006b5a:	6978      	ldr	r0, [r7, #20]
 8006b5c:	f000 f8c8 	bl	8006cf0 <prvInsertTimerInActiveList>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d016      	beq.n	8006b94 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b66:	2300      	movs	r3, #0
 8006b68:	9300      	str	r3, [sp, #0]
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	2100      	movs	r1, #0
 8006b70:	6978      	ldr	r0, [r7, #20]
 8006b72:	f7ff ff8b 	bl	8006a8c <xTimerGenericCommand>
 8006b76:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10a      	bne.n	8006b94 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8006b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b82:	f383 8811 	msr	BASEPRI, r3
 8006b86:	f3bf 8f6f 	isb	sy
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	60fb      	str	r3, [r7, #12]
}
 8006b90:	bf00      	nop
 8006b92:	e7fe      	b.n	8006b92 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b98:	6978      	ldr	r0, [r7, #20]
 8006b9a:	4798      	blx	r3
}
 8006b9c:	bf00      	nop
 8006b9e:	3718      	adds	r7, #24
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	20000f90 	.word	0x20000f90

08006ba8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006bb0:	f107 0308 	add.w	r3, r7, #8
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f000 f857 	bl	8006c68 <prvGetNextExpireTime>
 8006bba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	68f8      	ldr	r0, [r7, #12]
 8006bc2:	f000 f803 	bl	8006bcc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006bc6:	f000 f8d5 	bl	8006d74 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006bca:	e7f1      	b.n	8006bb0 <prvTimerTask+0x8>

08006bcc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006bd6:	f7ff fa4b 	bl	8006070 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006bda:	f107 0308 	add.w	r3, r7, #8
 8006bde:	4618      	mov	r0, r3
 8006be0:	f000 f866 	bl	8006cb0 <prvSampleTimeNow>
 8006be4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d130      	bne.n	8006c4e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d10a      	bne.n	8006c08 <prvProcessTimerOrBlockTask+0x3c>
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d806      	bhi.n	8006c08 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006bfa:	f7ff fa47 	bl	800608c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006bfe:	68f9      	ldr	r1, [r7, #12]
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f7ff ff91 	bl	8006b28 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006c06:	e024      	b.n	8006c52 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d008      	beq.n	8006c20 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006c0e:	4b13      	ldr	r3, [pc, #76]	; (8006c5c <prvProcessTimerOrBlockTask+0x90>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	bf0c      	ite	eq
 8006c18:	2301      	moveq	r3, #1
 8006c1a:	2300      	movne	r3, #0
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006c20:	4b0f      	ldr	r3, [pc, #60]	; (8006c60 <prvProcessTimerOrBlockTask+0x94>)
 8006c22:	6818      	ldr	r0, [r3, #0]
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	1ad3      	subs	r3, r2, r3
 8006c2a:	683a      	ldr	r2, [r7, #0]
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	f7fe ffb9 	bl	8005ba4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006c32:	f7ff fa2b 	bl	800608c <xTaskResumeAll>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d10a      	bne.n	8006c52 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006c3c:	4b09      	ldr	r3, [pc, #36]	; (8006c64 <prvProcessTimerOrBlockTask+0x98>)
 8006c3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c42:	601a      	str	r2, [r3, #0]
 8006c44:	f3bf 8f4f 	dsb	sy
 8006c48:	f3bf 8f6f 	isb	sy
}
 8006c4c:	e001      	b.n	8006c52 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006c4e:	f7ff fa1d 	bl	800608c <xTaskResumeAll>
}
 8006c52:	bf00      	nop
 8006c54:	3710      	adds	r7, #16
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	bf00      	nop
 8006c5c:	20000f94 	.word	0x20000f94
 8006c60:	20000f98 	.word	0x20000f98
 8006c64:	e000ed04 	.word	0xe000ed04

08006c68 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c70:	4b0e      	ldr	r3, [pc, #56]	; (8006cac <prvGetNextExpireTime+0x44>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	bf0c      	ite	eq
 8006c7a:	2301      	moveq	r3, #1
 8006c7c:	2300      	movne	r3, #0
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	461a      	mov	r2, r3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d105      	bne.n	8006c9a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c8e:	4b07      	ldr	r3, [pc, #28]	; (8006cac <prvGetNextExpireTime+0x44>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	60fb      	str	r3, [r7, #12]
 8006c98:	e001      	b.n	8006c9e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3714      	adds	r7, #20
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bc80      	pop	{r7}
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	20000f90 	.word	0x20000f90

08006cb0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006cb8:	f7ff fa86 	bl	80061c8 <xTaskGetTickCount>
 8006cbc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006cbe:	4b0b      	ldr	r3, [pc, #44]	; (8006cec <prvSampleTimeNow+0x3c>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d205      	bcs.n	8006cd4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006cc8:	f000 f908 	bl	8006edc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	601a      	str	r2, [r3, #0]
 8006cd2:	e002      	b.n	8006cda <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006cda:	4a04      	ldr	r2, [pc, #16]	; (8006cec <prvSampleTimeNow+0x3c>)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	20000fa0 	.word	0x20000fa0

08006cf0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b086      	sub	sp, #24
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	607a      	str	r2, [r7, #4]
 8006cfc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	68ba      	ldr	r2, [r7, #8]
 8006d06:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d812      	bhi.n	8006d3c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	1ad2      	subs	r2, r2, r3
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	699b      	ldr	r3, [r3, #24]
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d302      	bcc.n	8006d2a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006d24:	2301      	movs	r3, #1
 8006d26:	617b      	str	r3, [r7, #20]
 8006d28:	e01b      	b.n	8006d62 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006d2a:	4b10      	ldr	r3, [pc, #64]	; (8006d6c <prvInsertTimerInActiveList+0x7c>)
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	3304      	adds	r3, #4
 8006d32:	4619      	mov	r1, r3
 8006d34:	4610      	mov	r0, r2
 8006d36:	f7fe fa23 	bl	8005180 <vListInsert>
 8006d3a:	e012      	b.n	8006d62 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d206      	bcs.n	8006d52 <prvInsertTimerInActiveList+0x62>
 8006d44:	68ba      	ldr	r2, [r7, #8]
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d302      	bcc.n	8006d52 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	617b      	str	r3, [r7, #20]
 8006d50:	e007      	b.n	8006d62 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d52:	4b07      	ldr	r3, [pc, #28]	; (8006d70 <prvInsertTimerInActiveList+0x80>)
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	3304      	adds	r3, #4
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	4610      	mov	r0, r2
 8006d5e:	f7fe fa0f 	bl	8005180 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006d62:	697b      	ldr	r3, [r7, #20]
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3718      	adds	r7, #24
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	20000f94 	.word	0x20000f94
 8006d70:	20000f90 	.word	0x20000f90

08006d74 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b08e      	sub	sp, #56	; 0x38
 8006d78:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d7a:	e09d      	b.n	8006eb8 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	da18      	bge.n	8006db4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006d82:	1d3b      	adds	r3, r7, #4
 8006d84:	3304      	adds	r3, #4
 8006d86:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d10a      	bne.n	8006da4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d92:	f383 8811 	msr	BASEPRI, r3
 8006d96:	f3bf 8f6f 	isb	sy
 8006d9a:	f3bf 8f4f 	dsb	sy
 8006d9e:	61fb      	str	r3, [r7, #28]
}
 8006da0:	bf00      	nop
 8006da2:	e7fe      	b.n	8006da2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006daa:	6850      	ldr	r0, [r2, #4]
 8006dac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006dae:	6892      	ldr	r2, [r2, #8]
 8006db0:	4611      	mov	r1, r2
 8006db2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	db7d      	blt.n	8006eb6 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d004      	beq.n	8006dd0 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dc8:	3304      	adds	r3, #4
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f7fe fa10 	bl	80051f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006dd0:	463b      	mov	r3, r7
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7ff ff6c 	bl	8006cb0 <prvSampleTimeNow>
 8006dd8:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2b09      	cmp	r3, #9
 8006dde:	d86b      	bhi.n	8006eb8 <prvProcessReceivedCommands+0x144>
 8006de0:	a201      	add	r2, pc, #4	; (adr r2, 8006de8 <prvProcessReceivedCommands+0x74>)
 8006de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de6:	bf00      	nop
 8006de8:	08006e11 	.word	0x08006e11
 8006dec:	08006e11 	.word	0x08006e11
 8006df0:	08006e11 	.word	0x08006e11
 8006df4:	08006eb9 	.word	0x08006eb9
 8006df8:	08006e6d 	.word	0x08006e6d
 8006dfc:	08006ea5 	.word	0x08006ea5
 8006e00:	08006e11 	.word	0x08006e11
 8006e04:	08006e11 	.word	0x08006e11
 8006e08:	08006eb9 	.word	0x08006eb9
 8006e0c:	08006e6d 	.word	0x08006e6d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006e10:	68ba      	ldr	r2, [r7, #8]
 8006e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e14:	699b      	ldr	r3, [r3, #24]
 8006e16:	18d1      	adds	r1, r2, r3
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e1e:	f7ff ff67 	bl	8006cf0 <prvInsertTimerInActiveList>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d047      	beq.n	8006eb8 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e2e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e32:	69db      	ldr	r3, [r3, #28]
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d13f      	bne.n	8006eb8 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006e38:	68ba      	ldr	r2, [r7, #8]
 8006e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e3c:	699b      	ldr	r3, [r3, #24]
 8006e3e:	441a      	add	r2, r3
 8006e40:	2300      	movs	r3, #0
 8006e42:	9300      	str	r3, [sp, #0]
 8006e44:	2300      	movs	r3, #0
 8006e46:	2100      	movs	r1, #0
 8006e48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e4a:	f7ff fe1f 	bl	8006a8c <xTimerGenericCommand>
 8006e4e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006e50:	6a3b      	ldr	r3, [r7, #32]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d130      	bne.n	8006eb8 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8006e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5a:	f383 8811 	msr	BASEPRI, r3
 8006e5e:	f3bf 8f6f 	isb	sy
 8006e62:	f3bf 8f4f 	dsb	sy
 8006e66:	61bb      	str	r3, [r7, #24]
}
 8006e68:	bf00      	nop
 8006e6a:	e7fe      	b.n	8006e6a <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006e6c:	68ba      	ldr	r2, [r7, #8]
 8006e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e70:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e74:	699b      	ldr	r3, [r3, #24]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10a      	bne.n	8006e90 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8006e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e7e:	f383 8811 	msr	BASEPRI, r3
 8006e82:	f3bf 8f6f 	isb	sy
 8006e86:	f3bf 8f4f 	dsb	sy
 8006e8a:	617b      	str	r3, [r7, #20]
}
 8006e8c:	bf00      	nop
 8006e8e:	e7fe      	b.n	8006e8e <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e92:	699a      	ldr	r2, [r3, #24]
 8006e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e96:	18d1      	adds	r1, r2, r3
 8006e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e9e:	f7ff ff27 	bl	8006cf0 <prvInsertTimerInActiveList>
					break;
 8006ea2:	e009      	b.n	8006eb8 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ea6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d104      	bne.n	8006eb8 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8006eae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006eb0:	f000 fb68 	bl	8007584 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006eb4:	e000      	b.n	8006eb8 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006eb6:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006eb8:	4b07      	ldr	r3, [pc, #28]	; (8006ed8 <prvProcessReceivedCommands+0x164>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	1d39      	adds	r1, r7, #4
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7fe fc57 	bl	8005774 <xQueueReceive>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f47f af57 	bne.w	8006d7c <prvProcessReceivedCommands+0x8>
	}
}
 8006ece:	bf00      	nop
 8006ed0:	bf00      	nop
 8006ed2:	3730      	adds	r7, #48	; 0x30
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}
 8006ed8:	20000f98 	.word	0x20000f98

08006edc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b088      	sub	sp, #32
 8006ee0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ee2:	e045      	b.n	8006f70 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ee4:	4b2c      	ldr	r3, [pc, #176]	; (8006f98 <prvSwitchTimerLists+0xbc>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006eee:	4b2a      	ldr	r3, [pc, #168]	; (8006f98 <prvSwitchTimerLists+0xbc>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68db      	ldr	r3, [r3, #12]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	3304      	adds	r3, #4
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7fe f977 	bl	80051f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	69db      	ldr	r3, [r3, #28]
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d12e      	bne.n	8006f70 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	699b      	ldr	r3, [r3, #24]
 8006f16:	693a      	ldr	r2, [r7, #16]
 8006f18:	4413      	add	r3, r2
 8006f1a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006f1c:	68ba      	ldr	r2, [r7, #8]
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d90e      	bls.n	8006f42 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	68ba      	ldr	r2, [r7, #8]
 8006f28:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	68fa      	ldr	r2, [r7, #12]
 8006f2e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f30:	4b19      	ldr	r3, [pc, #100]	; (8006f98 <prvSwitchTimerLists+0xbc>)
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	3304      	adds	r3, #4
 8006f38:	4619      	mov	r1, r3
 8006f3a:	4610      	mov	r0, r2
 8006f3c:	f7fe f920 	bl	8005180 <vListInsert>
 8006f40:	e016      	b.n	8006f70 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f42:	2300      	movs	r3, #0
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	2300      	movs	r3, #0
 8006f48:	693a      	ldr	r2, [r7, #16]
 8006f4a:	2100      	movs	r1, #0
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f7ff fd9d 	bl	8006a8c <xTimerGenericCommand>
 8006f52:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10a      	bne.n	8006f70 <prvSwitchTimerLists+0x94>
	__asm volatile
 8006f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f5e:	f383 8811 	msr	BASEPRI, r3
 8006f62:	f3bf 8f6f 	isb	sy
 8006f66:	f3bf 8f4f 	dsb	sy
 8006f6a:	603b      	str	r3, [r7, #0]
}
 8006f6c:	bf00      	nop
 8006f6e:	e7fe      	b.n	8006f6e <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f70:	4b09      	ldr	r3, [pc, #36]	; (8006f98 <prvSwitchTimerLists+0xbc>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1b4      	bne.n	8006ee4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f7a:	4b07      	ldr	r3, [pc, #28]	; (8006f98 <prvSwitchTimerLists+0xbc>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006f80:	4b06      	ldr	r3, [pc, #24]	; (8006f9c <prvSwitchTimerLists+0xc0>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a04      	ldr	r2, [pc, #16]	; (8006f98 <prvSwitchTimerLists+0xbc>)
 8006f86:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006f88:	4a04      	ldr	r2, [pc, #16]	; (8006f9c <prvSwitchTimerLists+0xc0>)
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	6013      	str	r3, [r2, #0]
}
 8006f8e:	bf00      	nop
 8006f90:	3718      	adds	r7, #24
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	20000f90 	.word	0x20000f90
 8006f9c:	20000f94 	.word	0x20000f94

08006fa0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b082      	sub	sp, #8
 8006fa4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006fa6:	f000 f929 	bl	80071fc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006faa:	4b15      	ldr	r3, [pc, #84]	; (8007000 <prvCheckForValidListAndQueue+0x60>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d120      	bne.n	8006ff4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006fb2:	4814      	ldr	r0, [pc, #80]	; (8007004 <prvCheckForValidListAndQueue+0x64>)
 8006fb4:	f7fe f896 	bl	80050e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006fb8:	4813      	ldr	r0, [pc, #76]	; (8007008 <prvCheckForValidListAndQueue+0x68>)
 8006fba:	f7fe f893 	bl	80050e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006fbe:	4b13      	ldr	r3, [pc, #76]	; (800700c <prvCheckForValidListAndQueue+0x6c>)
 8006fc0:	4a10      	ldr	r2, [pc, #64]	; (8007004 <prvCheckForValidListAndQueue+0x64>)
 8006fc2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006fc4:	4b12      	ldr	r3, [pc, #72]	; (8007010 <prvCheckForValidListAndQueue+0x70>)
 8006fc6:	4a10      	ldr	r2, [pc, #64]	; (8007008 <prvCheckForValidListAndQueue+0x68>)
 8006fc8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006fca:	2300      	movs	r3, #0
 8006fcc:	9300      	str	r3, [sp, #0]
 8006fce:	4b11      	ldr	r3, [pc, #68]	; (8007014 <prvCheckForValidListAndQueue+0x74>)
 8006fd0:	4a11      	ldr	r2, [pc, #68]	; (8007018 <prvCheckForValidListAndQueue+0x78>)
 8006fd2:	2110      	movs	r1, #16
 8006fd4:	200a      	movs	r0, #10
 8006fd6:	f7fe f99d 	bl	8005314 <xQueueGenericCreateStatic>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	4a08      	ldr	r2, [pc, #32]	; (8007000 <prvCheckForValidListAndQueue+0x60>)
 8006fde:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006fe0:	4b07      	ldr	r3, [pc, #28]	; (8007000 <prvCheckForValidListAndQueue+0x60>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d005      	beq.n	8006ff4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006fe8:	4b05      	ldr	r3, [pc, #20]	; (8007000 <prvCheckForValidListAndQueue+0x60>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	490b      	ldr	r1, [pc, #44]	; (800701c <prvCheckForValidListAndQueue+0x7c>)
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f7fe fdb0 	bl	8005b54 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ff4:	f000 f932 	bl	800725c <vPortExitCritical>
}
 8006ff8:	bf00      	nop
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	20000f98 	.word	0x20000f98
 8007004:	20000f68 	.word	0x20000f68
 8007008:	20000f7c 	.word	0x20000f7c
 800700c:	20000f90 	.word	0x20000f90
 8007010:	20000f94 	.word	0x20000f94
 8007014:	20001044 	.word	0x20001044
 8007018:	20000fa4 	.word	0x20000fa4
 800701c:	0800c124 	.word	0x0800c124

08007020 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007020:	b480      	push	{r7}
 8007022:	b085      	sub	sp, #20
 8007024:	af00      	add	r7, sp, #0
 8007026:	60f8      	str	r0, [r7, #12]
 8007028:	60b9      	str	r1, [r7, #8]
 800702a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	3b04      	subs	r3, #4
 8007030:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007038:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	3b04      	subs	r3, #4
 800703e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	f023 0201 	bic.w	r2, r3, #1
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	3b04      	subs	r3, #4
 800704e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007050:	4a08      	ldr	r2, [pc, #32]	; (8007074 <pxPortInitialiseStack+0x54>)
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	3b14      	subs	r3, #20
 800705a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	3b20      	subs	r3, #32
 8007066:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007068:	68fb      	ldr	r3, [r7, #12]
}
 800706a:	4618      	mov	r0, r3
 800706c:	3714      	adds	r7, #20
 800706e:	46bd      	mov	sp, r7
 8007070:	bc80      	pop	{r7}
 8007072:	4770      	bx	lr
 8007074:	08007079 	.word	0x08007079

08007078 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007078:	b480      	push	{r7}
 800707a:	b085      	sub	sp, #20
 800707c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800707e:	2300      	movs	r3, #0
 8007080:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007082:	4b12      	ldr	r3, [pc, #72]	; (80070cc <prvTaskExitError+0x54>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800708a:	d00a      	beq.n	80070a2 <prvTaskExitError+0x2a>
	__asm volatile
 800708c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007090:	f383 8811 	msr	BASEPRI, r3
 8007094:	f3bf 8f6f 	isb	sy
 8007098:	f3bf 8f4f 	dsb	sy
 800709c:	60fb      	str	r3, [r7, #12]
}
 800709e:	bf00      	nop
 80070a0:	e7fe      	b.n	80070a0 <prvTaskExitError+0x28>
	__asm volatile
 80070a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a6:	f383 8811 	msr	BASEPRI, r3
 80070aa:	f3bf 8f6f 	isb	sy
 80070ae:	f3bf 8f4f 	dsb	sy
 80070b2:	60bb      	str	r3, [r7, #8]
}
 80070b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80070b6:	bf00      	nop
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d0fc      	beq.n	80070b8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80070be:	bf00      	nop
 80070c0:	bf00      	nop
 80070c2:	3714      	adds	r7, #20
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bc80      	pop	{r7}
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop
 80070cc:	2000000c 	.word	0x2000000c

080070d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80070d0:	4b07      	ldr	r3, [pc, #28]	; (80070f0 <pxCurrentTCBConst2>)
 80070d2:	6819      	ldr	r1, [r3, #0]
 80070d4:	6808      	ldr	r0, [r1, #0]
 80070d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80070da:	f380 8809 	msr	PSP, r0
 80070de:	f3bf 8f6f 	isb	sy
 80070e2:	f04f 0000 	mov.w	r0, #0
 80070e6:	f380 8811 	msr	BASEPRI, r0
 80070ea:	f04e 0e0d 	orr.w	lr, lr, #13
 80070ee:	4770      	bx	lr

080070f0 <pxCurrentTCBConst2>:
 80070f0:	20000a68 	.word	0x20000a68
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80070f4:	bf00      	nop
 80070f6:	bf00      	nop

080070f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80070f8:	4806      	ldr	r0, [pc, #24]	; (8007114 <prvPortStartFirstTask+0x1c>)
 80070fa:	6800      	ldr	r0, [r0, #0]
 80070fc:	6800      	ldr	r0, [r0, #0]
 80070fe:	f380 8808 	msr	MSP, r0
 8007102:	b662      	cpsie	i
 8007104:	b661      	cpsie	f
 8007106:	f3bf 8f4f 	dsb	sy
 800710a:	f3bf 8f6f 	isb	sy
 800710e:	df00      	svc	0
 8007110:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007112:	bf00      	nop
 8007114:	e000ed08 	.word	0xe000ed08

08007118 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800711e:	4b32      	ldr	r3, [pc, #200]	; (80071e8 <xPortStartScheduler+0xd0>)
 8007120:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	b2db      	uxtb	r3, r3
 8007128:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	22ff      	movs	r2, #255	; 0xff
 800712e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	781b      	ldrb	r3, [r3, #0]
 8007134:	b2db      	uxtb	r3, r3
 8007136:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007138:	78fb      	ldrb	r3, [r7, #3]
 800713a:	b2db      	uxtb	r3, r3
 800713c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007140:	b2da      	uxtb	r2, r3
 8007142:	4b2a      	ldr	r3, [pc, #168]	; (80071ec <xPortStartScheduler+0xd4>)
 8007144:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007146:	4b2a      	ldr	r3, [pc, #168]	; (80071f0 <xPortStartScheduler+0xd8>)
 8007148:	2207      	movs	r2, #7
 800714a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800714c:	e009      	b.n	8007162 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800714e:	4b28      	ldr	r3, [pc, #160]	; (80071f0 <xPortStartScheduler+0xd8>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	3b01      	subs	r3, #1
 8007154:	4a26      	ldr	r2, [pc, #152]	; (80071f0 <xPortStartScheduler+0xd8>)
 8007156:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007158:	78fb      	ldrb	r3, [r7, #3]
 800715a:	b2db      	uxtb	r3, r3
 800715c:	005b      	lsls	r3, r3, #1
 800715e:	b2db      	uxtb	r3, r3
 8007160:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007162:	78fb      	ldrb	r3, [r7, #3]
 8007164:	b2db      	uxtb	r3, r3
 8007166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800716a:	2b80      	cmp	r3, #128	; 0x80
 800716c:	d0ef      	beq.n	800714e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800716e:	4b20      	ldr	r3, [pc, #128]	; (80071f0 <xPortStartScheduler+0xd8>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f1c3 0307 	rsb	r3, r3, #7
 8007176:	2b04      	cmp	r3, #4
 8007178:	d00a      	beq.n	8007190 <xPortStartScheduler+0x78>
	__asm volatile
 800717a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800717e:	f383 8811 	msr	BASEPRI, r3
 8007182:	f3bf 8f6f 	isb	sy
 8007186:	f3bf 8f4f 	dsb	sy
 800718a:	60bb      	str	r3, [r7, #8]
}
 800718c:	bf00      	nop
 800718e:	e7fe      	b.n	800718e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007190:	4b17      	ldr	r3, [pc, #92]	; (80071f0 <xPortStartScheduler+0xd8>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	021b      	lsls	r3, r3, #8
 8007196:	4a16      	ldr	r2, [pc, #88]	; (80071f0 <xPortStartScheduler+0xd8>)
 8007198:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800719a:	4b15      	ldr	r3, [pc, #84]	; (80071f0 <xPortStartScheduler+0xd8>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80071a2:	4a13      	ldr	r2, [pc, #76]	; (80071f0 <xPortStartScheduler+0xd8>)
 80071a4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	b2da      	uxtb	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80071ae:	4b11      	ldr	r3, [pc, #68]	; (80071f4 <xPortStartScheduler+0xdc>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a10      	ldr	r2, [pc, #64]	; (80071f4 <xPortStartScheduler+0xdc>)
 80071b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80071b8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80071ba:	4b0e      	ldr	r3, [pc, #56]	; (80071f4 <xPortStartScheduler+0xdc>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a0d      	ldr	r2, [pc, #52]	; (80071f4 <xPortStartScheduler+0xdc>)
 80071c0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80071c4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80071c6:	f000 f8b9 	bl	800733c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80071ca:	4b0b      	ldr	r3, [pc, #44]	; (80071f8 <xPortStartScheduler+0xe0>)
 80071cc:	2200      	movs	r2, #0
 80071ce:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80071d0:	f7ff ff92 	bl	80070f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80071d4:	f7ff f8c4 	bl	8006360 <vTaskSwitchContext>
	prvTaskExitError();
 80071d8:	f7ff ff4e 	bl	8007078 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3710      	adds	r7, #16
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
 80071e6:	bf00      	nop
 80071e8:	e000e400 	.word	0xe000e400
 80071ec:	20001094 	.word	0x20001094
 80071f0:	20001098 	.word	0x20001098
 80071f4:	e000ed20 	.word	0xe000ed20
 80071f8:	2000000c 	.word	0x2000000c

080071fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0
	__asm volatile
 8007202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007206:	f383 8811 	msr	BASEPRI, r3
 800720a:	f3bf 8f6f 	isb	sy
 800720e:	f3bf 8f4f 	dsb	sy
 8007212:	607b      	str	r3, [r7, #4]
}
 8007214:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007216:	4b0f      	ldr	r3, [pc, #60]	; (8007254 <vPortEnterCritical+0x58>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	3301      	adds	r3, #1
 800721c:	4a0d      	ldr	r2, [pc, #52]	; (8007254 <vPortEnterCritical+0x58>)
 800721e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007220:	4b0c      	ldr	r3, [pc, #48]	; (8007254 <vPortEnterCritical+0x58>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2b01      	cmp	r3, #1
 8007226:	d10f      	bne.n	8007248 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007228:	4b0b      	ldr	r3, [pc, #44]	; (8007258 <vPortEnterCritical+0x5c>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	b2db      	uxtb	r3, r3
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00a      	beq.n	8007248 <vPortEnterCritical+0x4c>
	__asm volatile
 8007232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007236:	f383 8811 	msr	BASEPRI, r3
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	f3bf 8f4f 	dsb	sy
 8007242:	603b      	str	r3, [r7, #0]
}
 8007244:	bf00      	nop
 8007246:	e7fe      	b.n	8007246 <vPortEnterCritical+0x4a>
	}
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	bc80      	pop	{r7}
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	2000000c 	.word	0x2000000c
 8007258:	e000ed04 	.word	0xe000ed04

0800725c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007262:	4b11      	ldr	r3, [pc, #68]	; (80072a8 <vPortExitCritical+0x4c>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10a      	bne.n	8007280 <vPortExitCritical+0x24>
	__asm volatile
 800726a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	607b      	str	r3, [r7, #4]
}
 800727c:	bf00      	nop
 800727e:	e7fe      	b.n	800727e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007280:	4b09      	ldr	r3, [pc, #36]	; (80072a8 <vPortExitCritical+0x4c>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	3b01      	subs	r3, #1
 8007286:	4a08      	ldr	r2, [pc, #32]	; (80072a8 <vPortExitCritical+0x4c>)
 8007288:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800728a:	4b07      	ldr	r3, [pc, #28]	; (80072a8 <vPortExitCritical+0x4c>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d105      	bne.n	800729e <vPortExitCritical+0x42>
 8007292:	2300      	movs	r3, #0
 8007294:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	f383 8811 	msr	BASEPRI, r3
}
 800729c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800729e:	bf00      	nop
 80072a0:	370c      	adds	r7, #12
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bc80      	pop	{r7}
 80072a6:	4770      	bx	lr
 80072a8:	2000000c 	.word	0x2000000c
 80072ac:	00000000 	.word	0x00000000

080072b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80072b0:	f3ef 8009 	mrs	r0, PSP
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	4b0d      	ldr	r3, [pc, #52]	; (80072f0 <pxCurrentTCBConst>)
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80072c0:	6010      	str	r0, [r2, #0]
 80072c2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80072c6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80072ca:	f380 8811 	msr	BASEPRI, r0
 80072ce:	f7ff f847 	bl	8006360 <vTaskSwitchContext>
 80072d2:	f04f 0000 	mov.w	r0, #0
 80072d6:	f380 8811 	msr	BASEPRI, r0
 80072da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80072de:	6819      	ldr	r1, [r3, #0]
 80072e0:	6808      	ldr	r0, [r1, #0]
 80072e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80072e6:	f380 8809 	msr	PSP, r0
 80072ea:	f3bf 8f6f 	isb	sy
 80072ee:	4770      	bx	lr

080072f0 <pxCurrentTCBConst>:
 80072f0:	20000a68 	.word	0x20000a68
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80072f4:	bf00      	nop
 80072f6:	bf00      	nop

080072f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af00      	add	r7, sp, #0
	__asm volatile
 80072fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007302:	f383 8811 	msr	BASEPRI, r3
 8007306:	f3bf 8f6f 	isb	sy
 800730a:	f3bf 8f4f 	dsb	sy
 800730e:	607b      	str	r3, [r7, #4]
}
 8007310:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007312:	f7fe ff67 	bl	80061e4 <xTaskIncrementTick>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d003      	beq.n	8007324 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800731c:	4b06      	ldr	r3, [pc, #24]	; (8007338 <SysTick_Handler+0x40>)
 800731e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007322:	601a      	str	r2, [r3, #0]
 8007324:	2300      	movs	r3, #0
 8007326:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	f383 8811 	msr	BASEPRI, r3
}
 800732e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007330:	bf00      	nop
 8007332:	3708      	adds	r7, #8
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	e000ed04 	.word	0xe000ed04

0800733c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800733c:	b480      	push	{r7}
 800733e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007340:	4b0a      	ldr	r3, [pc, #40]	; (800736c <vPortSetupTimerInterrupt+0x30>)
 8007342:	2200      	movs	r2, #0
 8007344:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007346:	4b0a      	ldr	r3, [pc, #40]	; (8007370 <vPortSetupTimerInterrupt+0x34>)
 8007348:	2200      	movs	r2, #0
 800734a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800734c:	4b09      	ldr	r3, [pc, #36]	; (8007374 <vPortSetupTimerInterrupt+0x38>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a09      	ldr	r2, [pc, #36]	; (8007378 <vPortSetupTimerInterrupt+0x3c>)
 8007352:	fba2 2303 	umull	r2, r3, r2, r3
 8007356:	099b      	lsrs	r3, r3, #6
 8007358:	4a08      	ldr	r2, [pc, #32]	; (800737c <vPortSetupTimerInterrupt+0x40>)
 800735a:	3b01      	subs	r3, #1
 800735c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800735e:	4b03      	ldr	r3, [pc, #12]	; (800736c <vPortSetupTimerInterrupt+0x30>)
 8007360:	2207      	movs	r2, #7
 8007362:	601a      	str	r2, [r3, #0]
}
 8007364:	bf00      	nop
 8007366:	46bd      	mov	sp, r7
 8007368:	bc80      	pop	{r7}
 800736a:	4770      	bx	lr
 800736c:	e000e010 	.word	0xe000e010
 8007370:	e000e018 	.word	0xe000e018
 8007374:	20000000 	.word	0x20000000
 8007378:	10624dd3 	.word	0x10624dd3
 800737c:	e000e014 	.word	0xe000e014

08007380 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007380:	b480      	push	{r7}
 8007382:	b085      	sub	sp, #20
 8007384:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007386:	f3ef 8305 	mrs	r3, IPSR
 800738a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2b0f      	cmp	r3, #15
 8007390:	d914      	bls.n	80073bc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007392:	4a16      	ldr	r2, [pc, #88]	; (80073ec <vPortValidateInterruptPriority+0x6c>)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	4413      	add	r3, r2
 8007398:	781b      	ldrb	r3, [r3, #0]
 800739a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800739c:	4b14      	ldr	r3, [pc, #80]	; (80073f0 <vPortValidateInterruptPriority+0x70>)
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	7afa      	ldrb	r2, [r7, #11]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d20a      	bcs.n	80073bc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80073a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073aa:	f383 8811 	msr	BASEPRI, r3
 80073ae:	f3bf 8f6f 	isb	sy
 80073b2:	f3bf 8f4f 	dsb	sy
 80073b6:	607b      	str	r3, [r7, #4]
}
 80073b8:	bf00      	nop
 80073ba:	e7fe      	b.n	80073ba <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80073bc:	4b0d      	ldr	r3, [pc, #52]	; (80073f4 <vPortValidateInterruptPriority+0x74>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80073c4:	4b0c      	ldr	r3, [pc, #48]	; (80073f8 <vPortValidateInterruptPriority+0x78>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d90a      	bls.n	80073e2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80073cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d0:	f383 8811 	msr	BASEPRI, r3
 80073d4:	f3bf 8f6f 	isb	sy
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	603b      	str	r3, [r7, #0]
}
 80073de:	bf00      	nop
 80073e0:	e7fe      	b.n	80073e0 <vPortValidateInterruptPriority+0x60>
	}
 80073e2:	bf00      	nop
 80073e4:	3714      	adds	r7, #20
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bc80      	pop	{r7}
 80073ea:	4770      	bx	lr
 80073ec:	e000e3f0 	.word	0xe000e3f0
 80073f0:	20001094 	.word	0x20001094
 80073f4:	e000ed0c 	.word	0xe000ed0c
 80073f8:	20001098 	.word	0x20001098

080073fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b08a      	sub	sp, #40	; 0x28
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007404:	2300      	movs	r3, #0
 8007406:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007408:	f7fe fe32 	bl	8006070 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800740c:	4b58      	ldr	r3, [pc, #352]	; (8007570 <pvPortMalloc+0x174>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007414:	f000 f910 	bl	8007638 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007418:	4b56      	ldr	r3, [pc, #344]	; (8007574 <pvPortMalloc+0x178>)
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	4013      	ands	r3, r2
 8007420:	2b00      	cmp	r3, #0
 8007422:	f040 808e 	bne.w	8007542 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d01d      	beq.n	8007468 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800742c:	2208      	movs	r2, #8
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4413      	add	r3, r2
 8007432:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f003 0307 	and.w	r3, r3, #7
 800743a:	2b00      	cmp	r3, #0
 800743c:	d014      	beq.n	8007468 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f023 0307 	bic.w	r3, r3, #7
 8007444:	3308      	adds	r3, #8
 8007446:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f003 0307 	and.w	r3, r3, #7
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00a      	beq.n	8007468 <pvPortMalloc+0x6c>
	__asm volatile
 8007452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007456:	f383 8811 	msr	BASEPRI, r3
 800745a:	f3bf 8f6f 	isb	sy
 800745e:	f3bf 8f4f 	dsb	sy
 8007462:	617b      	str	r3, [r7, #20]
}
 8007464:	bf00      	nop
 8007466:	e7fe      	b.n	8007466 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d069      	beq.n	8007542 <pvPortMalloc+0x146>
 800746e:	4b42      	ldr	r3, [pc, #264]	; (8007578 <pvPortMalloc+0x17c>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	687a      	ldr	r2, [r7, #4]
 8007474:	429a      	cmp	r2, r3
 8007476:	d864      	bhi.n	8007542 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007478:	4b40      	ldr	r3, [pc, #256]	; (800757c <pvPortMalloc+0x180>)
 800747a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800747c:	4b3f      	ldr	r3, [pc, #252]	; (800757c <pvPortMalloc+0x180>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007482:	e004      	b.n	800748e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007486:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800748e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	429a      	cmp	r2, r3
 8007496:	d903      	bls.n	80074a0 <pvPortMalloc+0xa4>
 8007498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1f1      	bne.n	8007484 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80074a0:	4b33      	ldr	r3, [pc, #204]	; (8007570 <pvPortMalloc+0x174>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074a6:	429a      	cmp	r2, r3
 80074a8:	d04b      	beq.n	8007542 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80074aa:	6a3b      	ldr	r3, [r7, #32]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2208      	movs	r2, #8
 80074b0:	4413      	add	r3, r2
 80074b2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80074b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	6a3b      	ldr	r3, [r7, #32]
 80074ba:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80074bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074be:	685a      	ldr	r2, [r3, #4]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	1ad2      	subs	r2, r2, r3
 80074c4:	2308      	movs	r3, #8
 80074c6:	005b      	lsls	r3, r3, #1
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d91f      	bls.n	800750c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80074cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4413      	add	r3, r2
 80074d2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074d4:	69bb      	ldr	r3, [r7, #24]
 80074d6:	f003 0307 	and.w	r3, r3, #7
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00a      	beq.n	80074f4 <pvPortMalloc+0xf8>
	__asm volatile
 80074de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074e2:	f383 8811 	msr	BASEPRI, r3
 80074e6:	f3bf 8f6f 	isb	sy
 80074ea:	f3bf 8f4f 	dsb	sy
 80074ee:	613b      	str	r3, [r7, #16]
}
 80074f0:	bf00      	nop
 80074f2:	e7fe      	b.n	80074f2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80074f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f6:	685a      	ldr	r2, [r3, #4]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	1ad2      	subs	r2, r2, r3
 80074fc:	69bb      	ldr	r3, [r7, #24]
 80074fe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007506:	69b8      	ldr	r0, [r7, #24]
 8007508:	f000 f8f8 	bl	80076fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800750c:	4b1a      	ldr	r3, [pc, #104]	; (8007578 <pvPortMalloc+0x17c>)
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	4a18      	ldr	r2, [pc, #96]	; (8007578 <pvPortMalloc+0x17c>)
 8007518:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800751a:	4b17      	ldr	r3, [pc, #92]	; (8007578 <pvPortMalloc+0x17c>)
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	4b18      	ldr	r3, [pc, #96]	; (8007580 <pvPortMalloc+0x184>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	429a      	cmp	r2, r3
 8007524:	d203      	bcs.n	800752e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007526:	4b14      	ldr	r3, [pc, #80]	; (8007578 <pvPortMalloc+0x17c>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a15      	ldr	r2, [pc, #84]	; (8007580 <pvPortMalloc+0x184>)
 800752c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	685a      	ldr	r2, [r3, #4]
 8007532:	4b10      	ldr	r3, [pc, #64]	; (8007574 <pvPortMalloc+0x178>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	431a      	orrs	r2, r3
 8007538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800753c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753e:	2200      	movs	r2, #0
 8007540:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007542:	f7fe fda3 	bl	800608c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007546:	69fb      	ldr	r3, [r7, #28]
 8007548:	f003 0307 	and.w	r3, r3, #7
 800754c:	2b00      	cmp	r3, #0
 800754e:	d00a      	beq.n	8007566 <pvPortMalloc+0x16a>
	__asm volatile
 8007550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007554:	f383 8811 	msr	BASEPRI, r3
 8007558:	f3bf 8f6f 	isb	sy
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	60fb      	str	r3, [r7, #12]
}
 8007562:	bf00      	nop
 8007564:	e7fe      	b.n	8007564 <pvPortMalloc+0x168>
	return pvReturn;
 8007566:	69fb      	ldr	r3, [r7, #28]
}
 8007568:	4618      	mov	r0, r3
 800756a:	3728      	adds	r7, #40	; 0x28
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	20001ca4 	.word	0x20001ca4
 8007574:	20001cb0 	.word	0x20001cb0
 8007578:	20001ca8 	.word	0x20001ca8
 800757c:	20001c9c 	.word	0x20001c9c
 8007580:	20001cac 	.word	0x20001cac

08007584 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b086      	sub	sp, #24
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d048      	beq.n	8007628 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007596:	2308      	movs	r3, #8
 8007598:	425b      	negs	r3, r3
 800759a:	697a      	ldr	r2, [r7, #20]
 800759c:	4413      	add	r3, r2
 800759e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	685a      	ldr	r2, [r3, #4]
 80075a8:	4b21      	ldr	r3, [pc, #132]	; (8007630 <vPortFree+0xac>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4013      	ands	r3, r2
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10a      	bne.n	80075c8 <vPortFree+0x44>
	__asm volatile
 80075b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075b6:	f383 8811 	msr	BASEPRI, r3
 80075ba:	f3bf 8f6f 	isb	sy
 80075be:	f3bf 8f4f 	dsb	sy
 80075c2:	60fb      	str	r3, [r7, #12]
}
 80075c4:	bf00      	nop
 80075c6:	e7fe      	b.n	80075c6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d00a      	beq.n	80075e6 <vPortFree+0x62>
	__asm volatile
 80075d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d4:	f383 8811 	msr	BASEPRI, r3
 80075d8:	f3bf 8f6f 	isb	sy
 80075dc:	f3bf 8f4f 	dsb	sy
 80075e0:	60bb      	str	r3, [r7, #8]
}
 80075e2:	bf00      	nop
 80075e4:	e7fe      	b.n	80075e4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	685a      	ldr	r2, [r3, #4]
 80075ea:	4b11      	ldr	r3, [pc, #68]	; (8007630 <vPortFree+0xac>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4013      	ands	r3, r2
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d019      	beq.n	8007628 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d115      	bne.n	8007628 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	685a      	ldr	r2, [r3, #4]
 8007600:	4b0b      	ldr	r3, [pc, #44]	; (8007630 <vPortFree+0xac>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	43db      	mvns	r3, r3
 8007606:	401a      	ands	r2, r3
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800760c:	f7fe fd30 	bl	8006070 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	685a      	ldr	r2, [r3, #4]
 8007614:	4b07      	ldr	r3, [pc, #28]	; (8007634 <vPortFree+0xb0>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4413      	add	r3, r2
 800761a:	4a06      	ldr	r2, [pc, #24]	; (8007634 <vPortFree+0xb0>)
 800761c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800761e:	6938      	ldr	r0, [r7, #16]
 8007620:	f000 f86c 	bl	80076fc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007624:	f7fe fd32 	bl	800608c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007628:	bf00      	nop
 800762a:	3718      	adds	r7, #24
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}
 8007630:	20001cb0 	.word	0x20001cb0
 8007634:	20001ca8 	.word	0x20001ca8

08007638 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007638:	b480      	push	{r7}
 800763a:	b085      	sub	sp, #20
 800763c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800763e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007642:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007644:	4b27      	ldr	r3, [pc, #156]	; (80076e4 <prvHeapInit+0xac>)
 8007646:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f003 0307 	and.w	r3, r3, #7
 800764e:	2b00      	cmp	r3, #0
 8007650:	d00c      	beq.n	800766c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	3307      	adds	r3, #7
 8007656:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f023 0307 	bic.w	r3, r3, #7
 800765e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	1ad3      	subs	r3, r2, r3
 8007666:	4a1f      	ldr	r2, [pc, #124]	; (80076e4 <prvHeapInit+0xac>)
 8007668:	4413      	add	r3, r2
 800766a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007670:	4a1d      	ldr	r2, [pc, #116]	; (80076e8 <prvHeapInit+0xb0>)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007676:	4b1c      	ldr	r3, [pc, #112]	; (80076e8 <prvHeapInit+0xb0>)
 8007678:	2200      	movs	r2, #0
 800767a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	68ba      	ldr	r2, [r7, #8]
 8007680:	4413      	add	r3, r2
 8007682:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007684:	2208      	movs	r2, #8
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	1a9b      	subs	r3, r3, r2
 800768a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f023 0307 	bic.w	r3, r3, #7
 8007692:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	4a15      	ldr	r2, [pc, #84]	; (80076ec <prvHeapInit+0xb4>)
 8007698:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800769a:	4b14      	ldr	r3, [pc, #80]	; (80076ec <prvHeapInit+0xb4>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	2200      	movs	r2, #0
 80076a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80076a2:	4b12      	ldr	r3, [pc, #72]	; (80076ec <prvHeapInit+0xb4>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2200      	movs	r2, #0
 80076a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	68fa      	ldr	r2, [r7, #12]
 80076b2:	1ad2      	subs	r2, r2, r3
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80076b8:	4b0c      	ldr	r3, [pc, #48]	; (80076ec <prvHeapInit+0xb4>)
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	4a0a      	ldr	r2, [pc, #40]	; (80076f0 <prvHeapInit+0xb8>)
 80076c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	4a09      	ldr	r2, [pc, #36]	; (80076f4 <prvHeapInit+0xbc>)
 80076ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80076d0:	4b09      	ldr	r3, [pc, #36]	; (80076f8 <prvHeapInit+0xc0>)
 80076d2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80076d6:	601a      	str	r2, [r3, #0]
}
 80076d8:	bf00      	nop
 80076da:	3714      	adds	r7, #20
 80076dc:	46bd      	mov	sp, r7
 80076de:	bc80      	pop	{r7}
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	2000109c 	.word	0x2000109c
 80076e8:	20001c9c 	.word	0x20001c9c
 80076ec:	20001ca4 	.word	0x20001ca4
 80076f0:	20001cac 	.word	0x20001cac
 80076f4:	20001ca8 	.word	0x20001ca8
 80076f8:	20001cb0 	.word	0x20001cb0

080076fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80076fc:	b480      	push	{r7}
 80076fe:	b085      	sub	sp, #20
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007704:	4b27      	ldr	r3, [pc, #156]	; (80077a4 <prvInsertBlockIntoFreeList+0xa8>)
 8007706:	60fb      	str	r3, [r7, #12]
 8007708:	e002      	b.n	8007710 <prvInsertBlockIntoFreeList+0x14>
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	60fb      	str	r3, [r7, #12]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	429a      	cmp	r2, r3
 8007718:	d8f7      	bhi.n	800770a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	68ba      	ldr	r2, [r7, #8]
 8007724:	4413      	add	r3, r2
 8007726:	687a      	ldr	r2, [r7, #4]
 8007728:	429a      	cmp	r2, r3
 800772a:	d108      	bne.n	800773e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	685a      	ldr	r2, [r3, #4]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	441a      	add	r2, r3
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	68ba      	ldr	r2, [r7, #8]
 8007748:	441a      	add	r2, r3
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	429a      	cmp	r2, r3
 8007750:	d118      	bne.n	8007784 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	4b14      	ldr	r3, [pc, #80]	; (80077a8 <prvInsertBlockIntoFreeList+0xac>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	429a      	cmp	r2, r3
 800775c:	d00d      	beq.n	800777a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	685a      	ldr	r2, [r3, #4]
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	441a      	add	r2, r3
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	601a      	str	r2, [r3, #0]
 8007778:	e008      	b.n	800778c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800777a:	4b0b      	ldr	r3, [pc, #44]	; (80077a8 <prvInsertBlockIntoFreeList+0xac>)
 800777c:	681a      	ldr	r2, [r3, #0]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	601a      	str	r2, [r3, #0]
 8007782:	e003      	b.n	800778c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681a      	ldr	r2, [r3, #0]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800778c:	68fa      	ldr	r2, [r7, #12]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	429a      	cmp	r2, r3
 8007792:	d002      	beq.n	800779a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800779a:	bf00      	nop
 800779c:	3714      	adds	r7, #20
 800779e:	46bd      	mov	sp, r7
 80077a0:	bc80      	pop	{r7}
 80077a2:	4770      	bx	lr
 80077a4:	20001c9c 	.word	0x20001c9c
 80077a8:	20001ca4 	.word	0x20001ca4

080077ac <__errno>:
 80077ac:	4b01      	ldr	r3, [pc, #4]	; (80077b4 <__errno+0x8>)
 80077ae:	6818      	ldr	r0, [r3, #0]
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop
 80077b4:	20000010 	.word	0x20000010

080077b8 <__libc_init_array>:
 80077b8:	b570      	push	{r4, r5, r6, lr}
 80077ba:	2600      	movs	r6, #0
 80077bc:	4d0c      	ldr	r5, [pc, #48]	; (80077f0 <__libc_init_array+0x38>)
 80077be:	4c0d      	ldr	r4, [pc, #52]	; (80077f4 <__libc_init_array+0x3c>)
 80077c0:	1b64      	subs	r4, r4, r5
 80077c2:	10a4      	asrs	r4, r4, #2
 80077c4:	42a6      	cmp	r6, r4
 80077c6:	d109      	bne.n	80077dc <__libc_init_array+0x24>
 80077c8:	f004 fc52 	bl	800c070 <_init>
 80077cc:	2600      	movs	r6, #0
 80077ce:	4d0a      	ldr	r5, [pc, #40]	; (80077f8 <__libc_init_array+0x40>)
 80077d0:	4c0a      	ldr	r4, [pc, #40]	; (80077fc <__libc_init_array+0x44>)
 80077d2:	1b64      	subs	r4, r4, r5
 80077d4:	10a4      	asrs	r4, r4, #2
 80077d6:	42a6      	cmp	r6, r4
 80077d8:	d105      	bne.n	80077e6 <__libc_init_array+0x2e>
 80077da:	bd70      	pop	{r4, r5, r6, pc}
 80077dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80077e0:	4798      	blx	r3
 80077e2:	3601      	adds	r6, #1
 80077e4:	e7ee      	b.n	80077c4 <__libc_init_array+0xc>
 80077e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80077ea:	4798      	blx	r3
 80077ec:	3601      	adds	r6, #1
 80077ee:	e7f2      	b.n	80077d6 <__libc_init_array+0x1e>
 80077f0:	0800c6c4 	.word	0x0800c6c4
 80077f4:	0800c6c4 	.word	0x0800c6c4
 80077f8:	0800c6c4 	.word	0x0800c6c4
 80077fc:	0800c6c8 	.word	0x0800c6c8

08007800 <memcpy>:
 8007800:	440a      	add	r2, r1
 8007802:	4291      	cmp	r1, r2
 8007804:	f100 33ff 	add.w	r3, r0, #4294967295
 8007808:	d100      	bne.n	800780c <memcpy+0xc>
 800780a:	4770      	bx	lr
 800780c:	b510      	push	{r4, lr}
 800780e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007812:	4291      	cmp	r1, r2
 8007814:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007818:	d1f9      	bne.n	800780e <memcpy+0xe>
 800781a:	bd10      	pop	{r4, pc}

0800781c <memset>:
 800781c:	4603      	mov	r3, r0
 800781e:	4402      	add	r2, r0
 8007820:	4293      	cmp	r3, r2
 8007822:	d100      	bne.n	8007826 <memset+0xa>
 8007824:	4770      	bx	lr
 8007826:	f803 1b01 	strb.w	r1, [r3], #1
 800782a:	e7f9      	b.n	8007820 <memset+0x4>

0800782c <__cvt>:
 800782c:	2b00      	cmp	r3, #0
 800782e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007832:	461f      	mov	r7, r3
 8007834:	bfbb      	ittet	lt
 8007836:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800783a:	461f      	movlt	r7, r3
 800783c:	2300      	movge	r3, #0
 800783e:	232d      	movlt	r3, #45	; 0x2d
 8007840:	b088      	sub	sp, #32
 8007842:	4614      	mov	r4, r2
 8007844:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007846:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007848:	7013      	strb	r3, [r2, #0]
 800784a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800784c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007850:	f023 0820 	bic.w	r8, r3, #32
 8007854:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007858:	d005      	beq.n	8007866 <__cvt+0x3a>
 800785a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800785e:	d100      	bne.n	8007862 <__cvt+0x36>
 8007860:	3501      	adds	r5, #1
 8007862:	2302      	movs	r3, #2
 8007864:	e000      	b.n	8007868 <__cvt+0x3c>
 8007866:	2303      	movs	r3, #3
 8007868:	aa07      	add	r2, sp, #28
 800786a:	9204      	str	r2, [sp, #16]
 800786c:	aa06      	add	r2, sp, #24
 800786e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007872:	e9cd 3500 	strd	r3, r5, [sp]
 8007876:	4622      	mov	r2, r4
 8007878:	463b      	mov	r3, r7
 800787a:	f001 fd85 	bl	8009388 <_dtoa_r>
 800787e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007882:	4606      	mov	r6, r0
 8007884:	d102      	bne.n	800788c <__cvt+0x60>
 8007886:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007888:	07db      	lsls	r3, r3, #31
 800788a:	d522      	bpl.n	80078d2 <__cvt+0xa6>
 800788c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007890:	eb06 0905 	add.w	r9, r6, r5
 8007894:	d110      	bne.n	80078b8 <__cvt+0x8c>
 8007896:	7833      	ldrb	r3, [r6, #0]
 8007898:	2b30      	cmp	r3, #48	; 0x30
 800789a:	d10a      	bne.n	80078b2 <__cvt+0x86>
 800789c:	2200      	movs	r2, #0
 800789e:	2300      	movs	r3, #0
 80078a0:	4620      	mov	r0, r4
 80078a2:	4639      	mov	r1, r7
 80078a4:	f7f9 f880 	bl	80009a8 <__aeabi_dcmpeq>
 80078a8:	b918      	cbnz	r0, 80078b2 <__cvt+0x86>
 80078aa:	f1c5 0501 	rsb	r5, r5, #1
 80078ae:	f8ca 5000 	str.w	r5, [sl]
 80078b2:	f8da 3000 	ldr.w	r3, [sl]
 80078b6:	4499      	add	r9, r3
 80078b8:	2200      	movs	r2, #0
 80078ba:	2300      	movs	r3, #0
 80078bc:	4620      	mov	r0, r4
 80078be:	4639      	mov	r1, r7
 80078c0:	f7f9 f872 	bl	80009a8 <__aeabi_dcmpeq>
 80078c4:	b108      	cbz	r0, 80078ca <__cvt+0x9e>
 80078c6:	f8cd 901c 	str.w	r9, [sp, #28]
 80078ca:	2230      	movs	r2, #48	; 0x30
 80078cc:	9b07      	ldr	r3, [sp, #28]
 80078ce:	454b      	cmp	r3, r9
 80078d0:	d307      	bcc.n	80078e2 <__cvt+0xb6>
 80078d2:	4630      	mov	r0, r6
 80078d4:	9b07      	ldr	r3, [sp, #28]
 80078d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80078d8:	1b9b      	subs	r3, r3, r6
 80078da:	6013      	str	r3, [r2, #0]
 80078dc:	b008      	add	sp, #32
 80078de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078e2:	1c59      	adds	r1, r3, #1
 80078e4:	9107      	str	r1, [sp, #28]
 80078e6:	701a      	strb	r2, [r3, #0]
 80078e8:	e7f0      	b.n	80078cc <__cvt+0xa0>

080078ea <__exponent>:
 80078ea:	4603      	mov	r3, r0
 80078ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078ee:	2900      	cmp	r1, #0
 80078f0:	f803 2b02 	strb.w	r2, [r3], #2
 80078f4:	bfb6      	itet	lt
 80078f6:	222d      	movlt	r2, #45	; 0x2d
 80078f8:	222b      	movge	r2, #43	; 0x2b
 80078fa:	4249      	neglt	r1, r1
 80078fc:	2909      	cmp	r1, #9
 80078fe:	7042      	strb	r2, [r0, #1]
 8007900:	dd2b      	ble.n	800795a <__exponent+0x70>
 8007902:	f10d 0407 	add.w	r4, sp, #7
 8007906:	46a4      	mov	ip, r4
 8007908:	270a      	movs	r7, #10
 800790a:	fb91 f6f7 	sdiv	r6, r1, r7
 800790e:	460a      	mov	r2, r1
 8007910:	46a6      	mov	lr, r4
 8007912:	fb07 1516 	mls	r5, r7, r6, r1
 8007916:	2a63      	cmp	r2, #99	; 0x63
 8007918:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800791c:	4631      	mov	r1, r6
 800791e:	f104 34ff 	add.w	r4, r4, #4294967295
 8007922:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007926:	dcf0      	bgt.n	800790a <__exponent+0x20>
 8007928:	3130      	adds	r1, #48	; 0x30
 800792a:	f1ae 0502 	sub.w	r5, lr, #2
 800792e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007932:	4629      	mov	r1, r5
 8007934:	1c44      	adds	r4, r0, #1
 8007936:	4561      	cmp	r1, ip
 8007938:	d30a      	bcc.n	8007950 <__exponent+0x66>
 800793a:	f10d 0209 	add.w	r2, sp, #9
 800793e:	eba2 020e 	sub.w	r2, r2, lr
 8007942:	4565      	cmp	r5, ip
 8007944:	bf88      	it	hi
 8007946:	2200      	movhi	r2, #0
 8007948:	4413      	add	r3, r2
 800794a:	1a18      	subs	r0, r3, r0
 800794c:	b003      	add	sp, #12
 800794e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007950:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007954:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007958:	e7ed      	b.n	8007936 <__exponent+0x4c>
 800795a:	2330      	movs	r3, #48	; 0x30
 800795c:	3130      	adds	r1, #48	; 0x30
 800795e:	7083      	strb	r3, [r0, #2]
 8007960:	70c1      	strb	r1, [r0, #3]
 8007962:	1d03      	adds	r3, r0, #4
 8007964:	e7f1      	b.n	800794a <__exponent+0x60>
	...

08007968 <_printf_float>:
 8007968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800796c:	b091      	sub	sp, #68	; 0x44
 800796e:	460c      	mov	r4, r1
 8007970:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007974:	4616      	mov	r6, r2
 8007976:	461f      	mov	r7, r3
 8007978:	4605      	mov	r5, r0
 800797a:	f002 fe59 	bl	800a630 <_localeconv_r>
 800797e:	6803      	ldr	r3, [r0, #0]
 8007980:	4618      	mov	r0, r3
 8007982:	9309      	str	r3, [sp, #36]	; 0x24
 8007984:	f7f8 fbe4 	bl	8000150 <strlen>
 8007988:	2300      	movs	r3, #0
 800798a:	930e      	str	r3, [sp, #56]	; 0x38
 800798c:	f8d8 3000 	ldr.w	r3, [r8]
 8007990:	900a      	str	r0, [sp, #40]	; 0x28
 8007992:	3307      	adds	r3, #7
 8007994:	f023 0307 	bic.w	r3, r3, #7
 8007998:	f103 0208 	add.w	r2, r3, #8
 800799c:	f894 9018 	ldrb.w	r9, [r4, #24]
 80079a0:	f8d4 b000 	ldr.w	fp, [r4]
 80079a4:	f8c8 2000 	str.w	r2, [r8]
 80079a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80079b0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80079b4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80079b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80079ba:	f04f 32ff 	mov.w	r2, #4294967295
 80079be:	4640      	mov	r0, r8
 80079c0:	4b9c      	ldr	r3, [pc, #624]	; (8007c34 <_printf_float+0x2cc>)
 80079c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079c4:	f7f9 f822 	bl	8000a0c <__aeabi_dcmpun>
 80079c8:	bb70      	cbnz	r0, 8007a28 <_printf_float+0xc0>
 80079ca:	f04f 32ff 	mov.w	r2, #4294967295
 80079ce:	4640      	mov	r0, r8
 80079d0:	4b98      	ldr	r3, [pc, #608]	; (8007c34 <_printf_float+0x2cc>)
 80079d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079d4:	f7f8 fffc 	bl	80009d0 <__aeabi_dcmple>
 80079d8:	bb30      	cbnz	r0, 8007a28 <_printf_float+0xc0>
 80079da:	2200      	movs	r2, #0
 80079dc:	2300      	movs	r3, #0
 80079de:	4640      	mov	r0, r8
 80079e0:	4651      	mov	r1, sl
 80079e2:	f7f8 ffeb 	bl	80009bc <__aeabi_dcmplt>
 80079e6:	b110      	cbz	r0, 80079ee <_printf_float+0x86>
 80079e8:	232d      	movs	r3, #45	; 0x2d
 80079ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079ee:	4b92      	ldr	r3, [pc, #584]	; (8007c38 <_printf_float+0x2d0>)
 80079f0:	4892      	ldr	r0, [pc, #584]	; (8007c3c <_printf_float+0x2d4>)
 80079f2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80079f6:	bf94      	ite	ls
 80079f8:	4698      	movls	r8, r3
 80079fa:	4680      	movhi	r8, r0
 80079fc:	2303      	movs	r3, #3
 80079fe:	f04f 0a00 	mov.w	sl, #0
 8007a02:	6123      	str	r3, [r4, #16]
 8007a04:	f02b 0304 	bic.w	r3, fp, #4
 8007a08:	6023      	str	r3, [r4, #0]
 8007a0a:	4633      	mov	r3, r6
 8007a0c:	4621      	mov	r1, r4
 8007a0e:	4628      	mov	r0, r5
 8007a10:	9700      	str	r7, [sp, #0]
 8007a12:	aa0f      	add	r2, sp, #60	; 0x3c
 8007a14:	f000 f9d4 	bl	8007dc0 <_printf_common>
 8007a18:	3001      	adds	r0, #1
 8007a1a:	f040 8090 	bne.w	8007b3e <_printf_float+0x1d6>
 8007a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a22:	b011      	add	sp, #68	; 0x44
 8007a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a28:	4642      	mov	r2, r8
 8007a2a:	4653      	mov	r3, sl
 8007a2c:	4640      	mov	r0, r8
 8007a2e:	4651      	mov	r1, sl
 8007a30:	f7f8 ffec 	bl	8000a0c <__aeabi_dcmpun>
 8007a34:	b148      	cbz	r0, 8007a4a <_printf_float+0xe2>
 8007a36:	f1ba 0f00 	cmp.w	sl, #0
 8007a3a:	bfb8      	it	lt
 8007a3c:	232d      	movlt	r3, #45	; 0x2d
 8007a3e:	4880      	ldr	r0, [pc, #512]	; (8007c40 <_printf_float+0x2d8>)
 8007a40:	bfb8      	it	lt
 8007a42:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007a46:	4b7f      	ldr	r3, [pc, #508]	; (8007c44 <_printf_float+0x2dc>)
 8007a48:	e7d3      	b.n	80079f2 <_printf_float+0x8a>
 8007a4a:	6863      	ldr	r3, [r4, #4]
 8007a4c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007a50:	1c5a      	adds	r2, r3, #1
 8007a52:	d142      	bne.n	8007ada <_printf_float+0x172>
 8007a54:	2306      	movs	r3, #6
 8007a56:	6063      	str	r3, [r4, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	9206      	str	r2, [sp, #24]
 8007a5c:	aa0e      	add	r2, sp, #56	; 0x38
 8007a5e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007a62:	aa0d      	add	r2, sp, #52	; 0x34
 8007a64:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007a68:	9203      	str	r2, [sp, #12]
 8007a6a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007a6e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007a72:	6023      	str	r3, [r4, #0]
 8007a74:	6863      	ldr	r3, [r4, #4]
 8007a76:	4642      	mov	r2, r8
 8007a78:	9300      	str	r3, [sp, #0]
 8007a7a:	4628      	mov	r0, r5
 8007a7c:	4653      	mov	r3, sl
 8007a7e:	910b      	str	r1, [sp, #44]	; 0x2c
 8007a80:	f7ff fed4 	bl	800782c <__cvt>
 8007a84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a86:	4680      	mov	r8, r0
 8007a88:	2947      	cmp	r1, #71	; 0x47
 8007a8a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007a8c:	d108      	bne.n	8007aa0 <_printf_float+0x138>
 8007a8e:	1cc8      	adds	r0, r1, #3
 8007a90:	db02      	blt.n	8007a98 <_printf_float+0x130>
 8007a92:	6863      	ldr	r3, [r4, #4]
 8007a94:	4299      	cmp	r1, r3
 8007a96:	dd40      	ble.n	8007b1a <_printf_float+0x1b2>
 8007a98:	f1a9 0902 	sub.w	r9, r9, #2
 8007a9c:	fa5f f989 	uxtb.w	r9, r9
 8007aa0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007aa4:	d81f      	bhi.n	8007ae6 <_printf_float+0x17e>
 8007aa6:	464a      	mov	r2, r9
 8007aa8:	3901      	subs	r1, #1
 8007aaa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007aae:	910d      	str	r1, [sp, #52]	; 0x34
 8007ab0:	f7ff ff1b 	bl	80078ea <__exponent>
 8007ab4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ab6:	4682      	mov	sl, r0
 8007ab8:	1813      	adds	r3, r2, r0
 8007aba:	2a01      	cmp	r2, #1
 8007abc:	6123      	str	r3, [r4, #16]
 8007abe:	dc02      	bgt.n	8007ac6 <_printf_float+0x15e>
 8007ac0:	6822      	ldr	r2, [r4, #0]
 8007ac2:	07d2      	lsls	r2, r2, #31
 8007ac4:	d501      	bpl.n	8007aca <_printf_float+0x162>
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	6123      	str	r3, [r4, #16]
 8007aca:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d09b      	beq.n	8007a0a <_printf_float+0xa2>
 8007ad2:	232d      	movs	r3, #45	; 0x2d
 8007ad4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ad8:	e797      	b.n	8007a0a <_printf_float+0xa2>
 8007ada:	2947      	cmp	r1, #71	; 0x47
 8007adc:	d1bc      	bne.n	8007a58 <_printf_float+0xf0>
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d1ba      	bne.n	8007a58 <_printf_float+0xf0>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e7b7      	b.n	8007a56 <_printf_float+0xee>
 8007ae6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007aea:	d118      	bne.n	8007b1e <_printf_float+0x1b6>
 8007aec:	2900      	cmp	r1, #0
 8007aee:	6863      	ldr	r3, [r4, #4]
 8007af0:	dd0b      	ble.n	8007b0a <_printf_float+0x1a2>
 8007af2:	6121      	str	r1, [r4, #16]
 8007af4:	b913      	cbnz	r3, 8007afc <_printf_float+0x194>
 8007af6:	6822      	ldr	r2, [r4, #0]
 8007af8:	07d0      	lsls	r0, r2, #31
 8007afa:	d502      	bpl.n	8007b02 <_printf_float+0x19a>
 8007afc:	3301      	adds	r3, #1
 8007afe:	440b      	add	r3, r1
 8007b00:	6123      	str	r3, [r4, #16]
 8007b02:	f04f 0a00 	mov.w	sl, #0
 8007b06:	65a1      	str	r1, [r4, #88]	; 0x58
 8007b08:	e7df      	b.n	8007aca <_printf_float+0x162>
 8007b0a:	b913      	cbnz	r3, 8007b12 <_printf_float+0x1aa>
 8007b0c:	6822      	ldr	r2, [r4, #0]
 8007b0e:	07d2      	lsls	r2, r2, #31
 8007b10:	d501      	bpl.n	8007b16 <_printf_float+0x1ae>
 8007b12:	3302      	adds	r3, #2
 8007b14:	e7f4      	b.n	8007b00 <_printf_float+0x198>
 8007b16:	2301      	movs	r3, #1
 8007b18:	e7f2      	b.n	8007b00 <_printf_float+0x198>
 8007b1a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007b1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b20:	4299      	cmp	r1, r3
 8007b22:	db05      	blt.n	8007b30 <_printf_float+0x1c8>
 8007b24:	6823      	ldr	r3, [r4, #0]
 8007b26:	6121      	str	r1, [r4, #16]
 8007b28:	07d8      	lsls	r0, r3, #31
 8007b2a:	d5ea      	bpl.n	8007b02 <_printf_float+0x19a>
 8007b2c:	1c4b      	adds	r3, r1, #1
 8007b2e:	e7e7      	b.n	8007b00 <_printf_float+0x198>
 8007b30:	2900      	cmp	r1, #0
 8007b32:	bfcc      	ite	gt
 8007b34:	2201      	movgt	r2, #1
 8007b36:	f1c1 0202 	rsble	r2, r1, #2
 8007b3a:	4413      	add	r3, r2
 8007b3c:	e7e0      	b.n	8007b00 <_printf_float+0x198>
 8007b3e:	6823      	ldr	r3, [r4, #0]
 8007b40:	055a      	lsls	r2, r3, #21
 8007b42:	d407      	bmi.n	8007b54 <_printf_float+0x1ec>
 8007b44:	6923      	ldr	r3, [r4, #16]
 8007b46:	4642      	mov	r2, r8
 8007b48:	4631      	mov	r1, r6
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	47b8      	blx	r7
 8007b4e:	3001      	adds	r0, #1
 8007b50:	d12b      	bne.n	8007baa <_printf_float+0x242>
 8007b52:	e764      	b.n	8007a1e <_printf_float+0xb6>
 8007b54:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007b58:	f240 80dd 	bls.w	8007d16 <_printf_float+0x3ae>
 8007b5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b60:	2200      	movs	r2, #0
 8007b62:	2300      	movs	r3, #0
 8007b64:	f7f8 ff20 	bl	80009a8 <__aeabi_dcmpeq>
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	d033      	beq.n	8007bd4 <_printf_float+0x26c>
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	4631      	mov	r1, r6
 8007b70:	4628      	mov	r0, r5
 8007b72:	4a35      	ldr	r2, [pc, #212]	; (8007c48 <_printf_float+0x2e0>)
 8007b74:	47b8      	blx	r7
 8007b76:	3001      	adds	r0, #1
 8007b78:	f43f af51 	beq.w	8007a1e <_printf_float+0xb6>
 8007b7c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007b80:	429a      	cmp	r2, r3
 8007b82:	db02      	blt.n	8007b8a <_printf_float+0x222>
 8007b84:	6823      	ldr	r3, [r4, #0]
 8007b86:	07d8      	lsls	r0, r3, #31
 8007b88:	d50f      	bpl.n	8007baa <_printf_float+0x242>
 8007b8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b8e:	4631      	mov	r1, r6
 8007b90:	4628      	mov	r0, r5
 8007b92:	47b8      	blx	r7
 8007b94:	3001      	adds	r0, #1
 8007b96:	f43f af42 	beq.w	8007a1e <_printf_float+0xb6>
 8007b9a:	f04f 0800 	mov.w	r8, #0
 8007b9e:	f104 091a 	add.w	r9, r4, #26
 8007ba2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	4543      	cmp	r3, r8
 8007ba8:	dc09      	bgt.n	8007bbe <_printf_float+0x256>
 8007baa:	6823      	ldr	r3, [r4, #0]
 8007bac:	079b      	lsls	r3, r3, #30
 8007bae:	f100 8102 	bmi.w	8007db6 <_printf_float+0x44e>
 8007bb2:	68e0      	ldr	r0, [r4, #12]
 8007bb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007bb6:	4298      	cmp	r0, r3
 8007bb8:	bfb8      	it	lt
 8007bba:	4618      	movlt	r0, r3
 8007bbc:	e731      	b.n	8007a22 <_printf_float+0xba>
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	464a      	mov	r2, r9
 8007bc2:	4631      	mov	r1, r6
 8007bc4:	4628      	mov	r0, r5
 8007bc6:	47b8      	blx	r7
 8007bc8:	3001      	adds	r0, #1
 8007bca:	f43f af28 	beq.w	8007a1e <_printf_float+0xb6>
 8007bce:	f108 0801 	add.w	r8, r8, #1
 8007bd2:	e7e6      	b.n	8007ba2 <_printf_float+0x23a>
 8007bd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	dc38      	bgt.n	8007c4c <_printf_float+0x2e4>
 8007bda:	2301      	movs	r3, #1
 8007bdc:	4631      	mov	r1, r6
 8007bde:	4628      	mov	r0, r5
 8007be0:	4a19      	ldr	r2, [pc, #100]	; (8007c48 <_printf_float+0x2e0>)
 8007be2:	47b8      	blx	r7
 8007be4:	3001      	adds	r0, #1
 8007be6:	f43f af1a 	beq.w	8007a1e <_printf_float+0xb6>
 8007bea:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	d102      	bne.n	8007bf8 <_printf_float+0x290>
 8007bf2:	6823      	ldr	r3, [r4, #0]
 8007bf4:	07d9      	lsls	r1, r3, #31
 8007bf6:	d5d8      	bpl.n	8007baa <_printf_float+0x242>
 8007bf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bfc:	4631      	mov	r1, r6
 8007bfe:	4628      	mov	r0, r5
 8007c00:	47b8      	blx	r7
 8007c02:	3001      	adds	r0, #1
 8007c04:	f43f af0b 	beq.w	8007a1e <_printf_float+0xb6>
 8007c08:	f04f 0900 	mov.w	r9, #0
 8007c0c:	f104 0a1a 	add.w	sl, r4, #26
 8007c10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c12:	425b      	negs	r3, r3
 8007c14:	454b      	cmp	r3, r9
 8007c16:	dc01      	bgt.n	8007c1c <_printf_float+0x2b4>
 8007c18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c1a:	e794      	b.n	8007b46 <_printf_float+0x1de>
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	4652      	mov	r2, sl
 8007c20:	4631      	mov	r1, r6
 8007c22:	4628      	mov	r0, r5
 8007c24:	47b8      	blx	r7
 8007c26:	3001      	adds	r0, #1
 8007c28:	f43f aef9 	beq.w	8007a1e <_printf_float+0xb6>
 8007c2c:	f109 0901 	add.w	r9, r9, #1
 8007c30:	e7ee      	b.n	8007c10 <_printf_float+0x2a8>
 8007c32:	bf00      	nop
 8007c34:	7fefffff 	.word	0x7fefffff
 8007c38:	0800c220 	.word	0x0800c220
 8007c3c:	0800c224 	.word	0x0800c224
 8007c40:	0800c22c 	.word	0x0800c22c
 8007c44:	0800c228 	.word	0x0800c228
 8007c48:	0800c230 	.word	0x0800c230
 8007c4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c50:	429a      	cmp	r2, r3
 8007c52:	bfa8      	it	ge
 8007c54:	461a      	movge	r2, r3
 8007c56:	2a00      	cmp	r2, #0
 8007c58:	4691      	mov	r9, r2
 8007c5a:	dc37      	bgt.n	8007ccc <_printf_float+0x364>
 8007c5c:	f04f 0b00 	mov.w	fp, #0
 8007c60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c64:	f104 021a 	add.w	r2, r4, #26
 8007c68:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007c6c:	ebaa 0309 	sub.w	r3, sl, r9
 8007c70:	455b      	cmp	r3, fp
 8007c72:	dc33      	bgt.n	8007cdc <_printf_float+0x374>
 8007c74:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	db3b      	blt.n	8007cf4 <_printf_float+0x38c>
 8007c7c:	6823      	ldr	r3, [r4, #0]
 8007c7e:	07da      	lsls	r2, r3, #31
 8007c80:	d438      	bmi.n	8007cf4 <_printf_float+0x38c>
 8007c82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c84:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007c86:	eba3 020a 	sub.w	r2, r3, sl
 8007c8a:	eba3 0901 	sub.w	r9, r3, r1
 8007c8e:	4591      	cmp	r9, r2
 8007c90:	bfa8      	it	ge
 8007c92:	4691      	movge	r9, r2
 8007c94:	f1b9 0f00 	cmp.w	r9, #0
 8007c98:	dc34      	bgt.n	8007d04 <_printf_float+0x39c>
 8007c9a:	f04f 0800 	mov.w	r8, #0
 8007c9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ca2:	f104 0a1a 	add.w	sl, r4, #26
 8007ca6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007caa:	1a9b      	subs	r3, r3, r2
 8007cac:	eba3 0309 	sub.w	r3, r3, r9
 8007cb0:	4543      	cmp	r3, r8
 8007cb2:	f77f af7a 	ble.w	8007baa <_printf_float+0x242>
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	4652      	mov	r2, sl
 8007cba:	4631      	mov	r1, r6
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	47b8      	blx	r7
 8007cc0:	3001      	adds	r0, #1
 8007cc2:	f43f aeac 	beq.w	8007a1e <_printf_float+0xb6>
 8007cc6:	f108 0801 	add.w	r8, r8, #1
 8007cca:	e7ec      	b.n	8007ca6 <_printf_float+0x33e>
 8007ccc:	4613      	mov	r3, r2
 8007cce:	4631      	mov	r1, r6
 8007cd0:	4642      	mov	r2, r8
 8007cd2:	4628      	mov	r0, r5
 8007cd4:	47b8      	blx	r7
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	d1c0      	bne.n	8007c5c <_printf_float+0x2f4>
 8007cda:	e6a0      	b.n	8007a1e <_printf_float+0xb6>
 8007cdc:	2301      	movs	r3, #1
 8007cde:	4631      	mov	r1, r6
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	920b      	str	r2, [sp, #44]	; 0x2c
 8007ce4:	47b8      	blx	r7
 8007ce6:	3001      	adds	r0, #1
 8007ce8:	f43f ae99 	beq.w	8007a1e <_printf_float+0xb6>
 8007cec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007cee:	f10b 0b01 	add.w	fp, fp, #1
 8007cf2:	e7b9      	b.n	8007c68 <_printf_float+0x300>
 8007cf4:	4631      	mov	r1, r6
 8007cf6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	47b8      	blx	r7
 8007cfe:	3001      	adds	r0, #1
 8007d00:	d1bf      	bne.n	8007c82 <_printf_float+0x31a>
 8007d02:	e68c      	b.n	8007a1e <_printf_float+0xb6>
 8007d04:	464b      	mov	r3, r9
 8007d06:	4631      	mov	r1, r6
 8007d08:	4628      	mov	r0, r5
 8007d0a:	eb08 020a 	add.w	r2, r8, sl
 8007d0e:	47b8      	blx	r7
 8007d10:	3001      	adds	r0, #1
 8007d12:	d1c2      	bne.n	8007c9a <_printf_float+0x332>
 8007d14:	e683      	b.n	8007a1e <_printf_float+0xb6>
 8007d16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d18:	2a01      	cmp	r2, #1
 8007d1a:	dc01      	bgt.n	8007d20 <_printf_float+0x3b8>
 8007d1c:	07db      	lsls	r3, r3, #31
 8007d1e:	d537      	bpl.n	8007d90 <_printf_float+0x428>
 8007d20:	2301      	movs	r3, #1
 8007d22:	4642      	mov	r2, r8
 8007d24:	4631      	mov	r1, r6
 8007d26:	4628      	mov	r0, r5
 8007d28:	47b8      	blx	r7
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	f43f ae77 	beq.w	8007a1e <_printf_float+0xb6>
 8007d30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d34:	4631      	mov	r1, r6
 8007d36:	4628      	mov	r0, r5
 8007d38:	47b8      	blx	r7
 8007d3a:	3001      	adds	r0, #1
 8007d3c:	f43f ae6f 	beq.w	8007a1e <_printf_float+0xb6>
 8007d40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d44:	2200      	movs	r2, #0
 8007d46:	2300      	movs	r3, #0
 8007d48:	f7f8 fe2e 	bl	80009a8 <__aeabi_dcmpeq>
 8007d4c:	b9d8      	cbnz	r0, 8007d86 <_printf_float+0x41e>
 8007d4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d50:	f108 0201 	add.w	r2, r8, #1
 8007d54:	3b01      	subs	r3, #1
 8007d56:	4631      	mov	r1, r6
 8007d58:	4628      	mov	r0, r5
 8007d5a:	47b8      	blx	r7
 8007d5c:	3001      	adds	r0, #1
 8007d5e:	d10e      	bne.n	8007d7e <_printf_float+0x416>
 8007d60:	e65d      	b.n	8007a1e <_printf_float+0xb6>
 8007d62:	2301      	movs	r3, #1
 8007d64:	464a      	mov	r2, r9
 8007d66:	4631      	mov	r1, r6
 8007d68:	4628      	mov	r0, r5
 8007d6a:	47b8      	blx	r7
 8007d6c:	3001      	adds	r0, #1
 8007d6e:	f43f ae56 	beq.w	8007a1e <_printf_float+0xb6>
 8007d72:	f108 0801 	add.w	r8, r8, #1
 8007d76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d78:	3b01      	subs	r3, #1
 8007d7a:	4543      	cmp	r3, r8
 8007d7c:	dcf1      	bgt.n	8007d62 <_printf_float+0x3fa>
 8007d7e:	4653      	mov	r3, sl
 8007d80:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007d84:	e6e0      	b.n	8007b48 <_printf_float+0x1e0>
 8007d86:	f04f 0800 	mov.w	r8, #0
 8007d8a:	f104 091a 	add.w	r9, r4, #26
 8007d8e:	e7f2      	b.n	8007d76 <_printf_float+0x40e>
 8007d90:	2301      	movs	r3, #1
 8007d92:	4642      	mov	r2, r8
 8007d94:	e7df      	b.n	8007d56 <_printf_float+0x3ee>
 8007d96:	2301      	movs	r3, #1
 8007d98:	464a      	mov	r2, r9
 8007d9a:	4631      	mov	r1, r6
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	47b8      	blx	r7
 8007da0:	3001      	adds	r0, #1
 8007da2:	f43f ae3c 	beq.w	8007a1e <_printf_float+0xb6>
 8007da6:	f108 0801 	add.w	r8, r8, #1
 8007daa:	68e3      	ldr	r3, [r4, #12]
 8007dac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007dae:	1a5b      	subs	r3, r3, r1
 8007db0:	4543      	cmp	r3, r8
 8007db2:	dcf0      	bgt.n	8007d96 <_printf_float+0x42e>
 8007db4:	e6fd      	b.n	8007bb2 <_printf_float+0x24a>
 8007db6:	f04f 0800 	mov.w	r8, #0
 8007dba:	f104 0919 	add.w	r9, r4, #25
 8007dbe:	e7f4      	b.n	8007daa <_printf_float+0x442>

08007dc0 <_printf_common>:
 8007dc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dc4:	4616      	mov	r6, r2
 8007dc6:	4699      	mov	r9, r3
 8007dc8:	688a      	ldr	r2, [r1, #8]
 8007dca:	690b      	ldr	r3, [r1, #16]
 8007dcc:	4607      	mov	r7, r0
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	bfb8      	it	lt
 8007dd2:	4613      	movlt	r3, r2
 8007dd4:	6033      	str	r3, [r6, #0]
 8007dd6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007dda:	460c      	mov	r4, r1
 8007ddc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007de0:	b10a      	cbz	r2, 8007de6 <_printf_common+0x26>
 8007de2:	3301      	adds	r3, #1
 8007de4:	6033      	str	r3, [r6, #0]
 8007de6:	6823      	ldr	r3, [r4, #0]
 8007de8:	0699      	lsls	r1, r3, #26
 8007dea:	bf42      	ittt	mi
 8007dec:	6833      	ldrmi	r3, [r6, #0]
 8007dee:	3302      	addmi	r3, #2
 8007df0:	6033      	strmi	r3, [r6, #0]
 8007df2:	6825      	ldr	r5, [r4, #0]
 8007df4:	f015 0506 	ands.w	r5, r5, #6
 8007df8:	d106      	bne.n	8007e08 <_printf_common+0x48>
 8007dfa:	f104 0a19 	add.w	sl, r4, #25
 8007dfe:	68e3      	ldr	r3, [r4, #12]
 8007e00:	6832      	ldr	r2, [r6, #0]
 8007e02:	1a9b      	subs	r3, r3, r2
 8007e04:	42ab      	cmp	r3, r5
 8007e06:	dc28      	bgt.n	8007e5a <_printf_common+0x9a>
 8007e08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007e0c:	1e13      	subs	r3, r2, #0
 8007e0e:	6822      	ldr	r2, [r4, #0]
 8007e10:	bf18      	it	ne
 8007e12:	2301      	movne	r3, #1
 8007e14:	0692      	lsls	r2, r2, #26
 8007e16:	d42d      	bmi.n	8007e74 <_printf_common+0xb4>
 8007e18:	4649      	mov	r1, r9
 8007e1a:	4638      	mov	r0, r7
 8007e1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e20:	47c0      	blx	r8
 8007e22:	3001      	adds	r0, #1
 8007e24:	d020      	beq.n	8007e68 <_printf_common+0xa8>
 8007e26:	6823      	ldr	r3, [r4, #0]
 8007e28:	68e5      	ldr	r5, [r4, #12]
 8007e2a:	f003 0306 	and.w	r3, r3, #6
 8007e2e:	2b04      	cmp	r3, #4
 8007e30:	bf18      	it	ne
 8007e32:	2500      	movne	r5, #0
 8007e34:	6832      	ldr	r2, [r6, #0]
 8007e36:	f04f 0600 	mov.w	r6, #0
 8007e3a:	68a3      	ldr	r3, [r4, #8]
 8007e3c:	bf08      	it	eq
 8007e3e:	1aad      	subeq	r5, r5, r2
 8007e40:	6922      	ldr	r2, [r4, #16]
 8007e42:	bf08      	it	eq
 8007e44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	bfc4      	itt	gt
 8007e4c:	1a9b      	subgt	r3, r3, r2
 8007e4e:	18ed      	addgt	r5, r5, r3
 8007e50:	341a      	adds	r4, #26
 8007e52:	42b5      	cmp	r5, r6
 8007e54:	d11a      	bne.n	8007e8c <_printf_common+0xcc>
 8007e56:	2000      	movs	r0, #0
 8007e58:	e008      	b.n	8007e6c <_printf_common+0xac>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	4652      	mov	r2, sl
 8007e5e:	4649      	mov	r1, r9
 8007e60:	4638      	mov	r0, r7
 8007e62:	47c0      	blx	r8
 8007e64:	3001      	adds	r0, #1
 8007e66:	d103      	bne.n	8007e70 <_printf_common+0xb0>
 8007e68:	f04f 30ff 	mov.w	r0, #4294967295
 8007e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e70:	3501      	adds	r5, #1
 8007e72:	e7c4      	b.n	8007dfe <_printf_common+0x3e>
 8007e74:	2030      	movs	r0, #48	; 0x30
 8007e76:	18e1      	adds	r1, r4, r3
 8007e78:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e7c:	1c5a      	adds	r2, r3, #1
 8007e7e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e82:	4422      	add	r2, r4
 8007e84:	3302      	adds	r3, #2
 8007e86:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e8a:	e7c5      	b.n	8007e18 <_printf_common+0x58>
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	4622      	mov	r2, r4
 8007e90:	4649      	mov	r1, r9
 8007e92:	4638      	mov	r0, r7
 8007e94:	47c0      	blx	r8
 8007e96:	3001      	adds	r0, #1
 8007e98:	d0e6      	beq.n	8007e68 <_printf_common+0xa8>
 8007e9a:	3601      	adds	r6, #1
 8007e9c:	e7d9      	b.n	8007e52 <_printf_common+0x92>
	...

08007ea0 <_printf_i>:
 8007ea0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ea4:	7e0f      	ldrb	r7, [r1, #24]
 8007ea6:	4691      	mov	r9, r2
 8007ea8:	2f78      	cmp	r7, #120	; 0x78
 8007eaa:	4680      	mov	r8, r0
 8007eac:	460c      	mov	r4, r1
 8007eae:	469a      	mov	sl, r3
 8007eb0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007eb2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007eb6:	d807      	bhi.n	8007ec8 <_printf_i+0x28>
 8007eb8:	2f62      	cmp	r7, #98	; 0x62
 8007eba:	d80a      	bhi.n	8007ed2 <_printf_i+0x32>
 8007ebc:	2f00      	cmp	r7, #0
 8007ebe:	f000 80d9 	beq.w	8008074 <_printf_i+0x1d4>
 8007ec2:	2f58      	cmp	r7, #88	; 0x58
 8007ec4:	f000 80a4 	beq.w	8008010 <_printf_i+0x170>
 8007ec8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ecc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007ed0:	e03a      	b.n	8007f48 <_printf_i+0xa8>
 8007ed2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ed6:	2b15      	cmp	r3, #21
 8007ed8:	d8f6      	bhi.n	8007ec8 <_printf_i+0x28>
 8007eda:	a101      	add	r1, pc, #4	; (adr r1, 8007ee0 <_printf_i+0x40>)
 8007edc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ee0:	08007f39 	.word	0x08007f39
 8007ee4:	08007f4d 	.word	0x08007f4d
 8007ee8:	08007ec9 	.word	0x08007ec9
 8007eec:	08007ec9 	.word	0x08007ec9
 8007ef0:	08007ec9 	.word	0x08007ec9
 8007ef4:	08007ec9 	.word	0x08007ec9
 8007ef8:	08007f4d 	.word	0x08007f4d
 8007efc:	08007ec9 	.word	0x08007ec9
 8007f00:	08007ec9 	.word	0x08007ec9
 8007f04:	08007ec9 	.word	0x08007ec9
 8007f08:	08007ec9 	.word	0x08007ec9
 8007f0c:	0800805b 	.word	0x0800805b
 8007f10:	08007f7d 	.word	0x08007f7d
 8007f14:	0800803d 	.word	0x0800803d
 8007f18:	08007ec9 	.word	0x08007ec9
 8007f1c:	08007ec9 	.word	0x08007ec9
 8007f20:	0800807d 	.word	0x0800807d
 8007f24:	08007ec9 	.word	0x08007ec9
 8007f28:	08007f7d 	.word	0x08007f7d
 8007f2c:	08007ec9 	.word	0x08007ec9
 8007f30:	08007ec9 	.word	0x08007ec9
 8007f34:	08008045 	.word	0x08008045
 8007f38:	682b      	ldr	r3, [r5, #0]
 8007f3a:	1d1a      	adds	r2, r3, #4
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	602a      	str	r2, [r5, #0]
 8007f40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f48:	2301      	movs	r3, #1
 8007f4a:	e0a4      	b.n	8008096 <_printf_i+0x1f6>
 8007f4c:	6820      	ldr	r0, [r4, #0]
 8007f4e:	6829      	ldr	r1, [r5, #0]
 8007f50:	0606      	lsls	r6, r0, #24
 8007f52:	f101 0304 	add.w	r3, r1, #4
 8007f56:	d50a      	bpl.n	8007f6e <_printf_i+0xce>
 8007f58:	680e      	ldr	r6, [r1, #0]
 8007f5a:	602b      	str	r3, [r5, #0]
 8007f5c:	2e00      	cmp	r6, #0
 8007f5e:	da03      	bge.n	8007f68 <_printf_i+0xc8>
 8007f60:	232d      	movs	r3, #45	; 0x2d
 8007f62:	4276      	negs	r6, r6
 8007f64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f68:	230a      	movs	r3, #10
 8007f6a:	485e      	ldr	r0, [pc, #376]	; (80080e4 <_printf_i+0x244>)
 8007f6c:	e019      	b.n	8007fa2 <_printf_i+0x102>
 8007f6e:	680e      	ldr	r6, [r1, #0]
 8007f70:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f74:	602b      	str	r3, [r5, #0]
 8007f76:	bf18      	it	ne
 8007f78:	b236      	sxthne	r6, r6
 8007f7a:	e7ef      	b.n	8007f5c <_printf_i+0xbc>
 8007f7c:	682b      	ldr	r3, [r5, #0]
 8007f7e:	6820      	ldr	r0, [r4, #0]
 8007f80:	1d19      	adds	r1, r3, #4
 8007f82:	6029      	str	r1, [r5, #0]
 8007f84:	0601      	lsls	r1, r0, #24
 8007f86:	d501      	bpl.n	8007f8c <_printf_i+0xec>
 8007f88:	681e      	ldr	r6, [r3, #0]
 8007f8a:	e002      	b.n	8007f92 <_printf_i+0xf2>
 8007f8c:	0646      	lsls	r6, r0, #25
 8007f8e:	d5fb      	bpl.n	8007f88 <_printf_i+0xe8>
 8007f90:	881e      	ldrh	r6, [r3, #0]
 8007f92:	2f6f      	cmp	r7, #111	; 0x6f
 8007f94:	bf0c      	ite	eq
 8007f96:	2308      	moveq	r3, #8
 8007f98:	230a      	movne	r3, #10
 8007f9a:	4852      	ldr	r0, [pc, #328]	; (80080e4 <_printf_i+0x244>)
 8007f9c:	2100      	movs	r1, #0
 8007f9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007fa2:	6865      	ldr	r5, [r4, #4]
 8007fa4:	2d00      	cmp	r5, #0
 8007fa6:	bfa8      	it	ge
 8007fa8:	6821      	ldrge	r1, [r4, #0]
 8007faa:	60a5      	str	r5, [r4, #8]
 8007fac:	bfa4      	itt	ge
 8007fae:	f021 0104 	bicge.w	r1, r1, #4
 8007fb2:	6021      	strge	r1, [r4, #0]
 8007fb4:	b90e      	cbnz	r6, 8007fba <_printf_i+0x11a>
 8007fb6:	2d00      	cmp	r5, #0
 8007fb8:	d04d      	beq.n	8008056 <_printf_i+0x1b6>
 8007fba:	4615      	mov	r5, r2
 8007fbc:	fbb6 f1f3 	udiv	r1, r6, r3
 8007fc0:	fb03 6711 	mls	r7, r3, r1, r6
 8007fc4:	5dc7      	ldrb	r7, [r0, r7]
 8007fc6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007fca:	4637      	mov	r7, r6
 8007fcc:	42bb      	cmp	r3, r7
 8007fce:	460e      	mov	r6, r1
 8007fd0:	d9f4      	bls.n	8007fbc <_printf_i+0x11c>
 8007fd2:	2b08      	cmp	r3, #8
 8007fd4:	d10b      	bne.n	8007fee <_printf_i+0x14e>
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	07de      	lsls	r6, r3, #31
 8007fda:	d508      	bpl.n	8007fee <_printf_i+0x14e>
 8007fdc:	6923      	ldr	r3, [r4, #16]
 8007fde:	6861      	ldr	r1, [r4, #4]
 8007fe0:	4299      	cmp	r1, r3
 8007fe2:	bfde      	ittt	le
 8007fe4:	2330      	movle	r3, #48	; 0x30
 8007fe6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007fea:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007fee:	1b52      	subs	r2, r2, r5
 8007ff0:	6122      	str	r2, [r4, #16]
 8007ff2:	464b      	mov	r3, r9
 8007ff4:	4621      	mov	r1, r4
 8007ff6:	4640      	mov	r0, r8
 8007ff8:	f8cd a000 	str.w	sl, [sp]
 8007ffc:	aa03      	add	r2, sp, #12
 8007ffe:	f7ff fedf 	bl	8007dc0 <_printf_common>
 8008002:	3001      	adds	r0, #1
 8008004:	d14c      	bne.n	80080a0 <_printf_i+0x200>
 8008006:	f04f 30ff 	mov.w	r0, #4294967295
 800800a:	b004      	add	sp, #16
 800800c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008010:	4834      	ldr	r0, [pc, #208]	; (80080e4 <_printf_i+0x244>)
 8008012:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008016:	6829      	ldr	r1, [r5, #0]
 8008018:	6823      	ldr	r3, [r4, #0]
 800801a:	f851 6b04 	ldr.w	r6, [r1], #4
 800801e:	6029      	str	r1, [r5, #0]
 8008020:	061d      	lsls	r5, r3, #24
 8008022:	d514      	bpl.n	800804e <_printf_i+0x1ae>
 8008024:	07df      	lsls	r7, r3, #31
 8008026:	bf44      	itt	mi
 8008028:	f043 0320 	orrmi.w	r3, r3, #32
 800802c:	6023      	strmi	r3, [r4, #0]
 800802e:	b91e      	cbnz	r6, 8008038 <_printf_i+0x198>
 8008030:	6823      	ldr	r3, [r4, #0]
 8008032:	f023 0320 	bic.w	r3, r3, #32
 8008036:	6023      	str	r3, [r4, #0]
 8008038:	2310      	movs	r3, #16
 800803a:	e7af      	b.n	8007f9c <_printf_i+0xfc>
 800803c:	6823      	ldr	r3, [r4, #0]
 800803e:	f043 0320 	orr.w	r3, r3, #32
 8008042:	6023      	str	r3, [r4, #0]
 8008044:	2378      	movs	r3, #120	; 0x78
 8008046:	4828      	ldr	r0, [pc, #160]	; (80080e8 <_printf_i+0x248>)
 8008048:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800804c:	e7e3      	b.n	8008016 <_printf_i+0x176>
 800804e:	0659      	lsls	r1, r3, #25
 8008050:	bf48      	it	mi
 8008052:	b2b6      	uxthmi	r6, r6
 8008054:	e7e6      	b.n	8008024 <_printf_i+0x184>
 8008056:	4615      	mov	r5, r2
 8008058:	e7bb      	b.n	8007fd2 <_printf_i+0x132>
 800805a:	682b      	ldr	r3, [r5, #0]
 800805c:	6826      	ldr	r6, [r4, #0]
 800805e:	1d18      	adds	r0, r3, #4
 8008060:	6961      	ldr	r1, [r4, #20]
 8008062:	6028      	str	r0, [r5, #0]
 8008064:	0635      	lsls	r5, r6, #24
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	d501      	bpl.n	800806e <_printf_i+0x1ce>
 800806a:	6019      	str	r1, [r3, #0]
 800806c:	e002      	b.n	8008074 <_printf_i+0x1d4>
 800806e:	0670      	lsls	r0, r6, #25
 8008070:	d5fb      	bpl.n	800806a <_printf_i+0x1ca>
 8008072:	8019      	strh	r1, [r3, #0]
 8008074:	2300      	movs	r3, #0
 8008076:	4615      	mov	r5, r2
 8008078:	6123      	str	r3, [r4, #16]
 800807a:	e7ba      	b.n	8007ff2 <_printf_i+0x152>
 800807c:	682b      	ldr	r3, [r5, #0]
 800807e:	2100      	movs	r1, #0
 8008080:	1d1a      	adds	r2, r3, #4
 8008082:	602a      	str	r2, [r5, #0]
 8008084:	681d      	ldr	r5, [r3, #0]
 8008086:	6862      	ldr	r2, [r4, #4]
 8008088:	4628      	mov	r0, r5
 800808a:	f002 faef 	bl	800a66c <memchr>
 800808e:	b108      	cbz	r0, 8008094 <_printf_i+0x1f4>
 8008090:	1b40      	subs	r0, r0, r5
 8008092:	6060      	str	r0, [r4, #4]
 8008094:	6863      	ldr	r3, [r4, #4]
 8008096:	6123      	str	r3, [r4, #16]
 8008098:	2300      	movs	r3, #0
 800809a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800809e:	e7a8      	b.n	8007ff2 <_printf_i+0x152>
 80080a0:	462a      	mov	r2, r5
 80080a2:	4649      	mov	r1, r9
 80080a4:	4640      	mov	r0, r8
 80080a6:	6923      	ldr	r3, [r4, #16]
 80080a8:	47d0      	blx	sl
 80080aa:	3001      	adds	r0, #1
 80080ac:	d0ab      	beq.n	8008006 <_printf_i+0x166>
 80080ae:	6823      	ldr	r3, [r4, #0]
 80080b0:	079b      	lsls	r3, r3, #30
 80080b2:	d413      	bmi.n	80080dc <_printf_i+0x23c>
 80080b4:	68e0      	ldr	r0, [r4, #12]
 80080b6:	9b03      	ldr	r3, [sp, #12]
 80080b8:	4298      	cmp	r0, r3
 80080ba:	bfb8      	it	lt
 80080bc:	4618      	movlt	r0, r3
 80080be:	e7a4      	b.n	800800a <_printf_i+0x16a>
 80080c0:	2301      	movs	r3, #1
 80080c2:	4632      	mov	r2, r6
 80080c4:	4649      	mov	r1, r9
 80080c6:	4640      	mov	r0, r8
 80080c8:	47d0      	blx	sl
 80080ca:	3001      	adds	r0, #1
 80080cc:	d09b      	beq.n	8008006 <_printf_i+0x166>
 80080ce:	3501      	adds	r5, #1
 80080d0:	68e3      	ldr	r3, [r4, #12]
 80080d2:	9903      	ldr	r1, [sp, #12]
 80080d4:	1a5b      	subs	r3, r3, r1
 80080d6:	42ab      	cmp	r3, r5
 80080d8:	dcf2      	bgt.n	80080c0 <_printf_i+0x220>
 80080da:	e7eb      	b.n	80080b4 <_printf_i+0x214>
 80080dc:	2500      	movs	r5, #0
 80080de:	f104 0619 	add.w	r6, r4, #25
 80080e2:	e7f5      	b.n	80080d0 <_printf_i+0x230>
 80080e4:	0800c232 	.word	0x0800c232
 80080e8:	0800c243 	.word	0x0800c243

080080ec <_scanf_float>:
 80080ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f0:	b087      	sub	sp, #28
 80080f2:	9303      	str	r3, [sp, #12]
 80080f4:	688b      	ldr	r3, [r1, #8]
 80080f6:	4617      	mov	r7, r2
 80080f8:	1e5a      	subs	r2, r3, #1
 80080fa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80080fe:	bf85      	ittet	hi
 8008100:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008104:	195b      	addhi	r3, r3, r5
 8008106:	2300      	movls	r3, #0
 8008108:	9302      	strhi	r3, [sp, #8]
 800810a:	bf88      	it	hi
 800810c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008110:	468b      	mov	fp, r1
 8008112:	f04f 0500 	mov.w	r5, #0
 8008116:	bf8c      	ite	hi
 8008118:	608b      	strhi	r3, [r1, #8]
 800811a:	9302      	strls	r3, [sp, #8]
 800811c:	680b      	ldr	r3, [r1, #0]
 800811e:	4680      	mov	r8, r0
 8008120:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008124:	f84b 3b1c 	str.w	r3, [fp], #28
 8008128:	460c      	mov	r4, r1
 800812a:	465e      	mov	r6, fp
 800812c:	46aa      	mov	sl, r5
 800812e:	46a9      	mov	r9, r5
 8008130:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008134:	9501      	str	r5, [sp, #4]
 8008136:	68a2      	ldr	r2, [r4, #8]
 8008138:	b152      	cbz	r2, 8008150 <_scanf_float+0x64>
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	2b4e      	cmp	r3, #78	; 0x4e
 8008140:	d864      	bhi.n	800820c <_scanf_float+0x120>
 8008142:	2b40      	cmp	r3, #64	; 0x40
 8008144:	d83c      	bhi.n	80081c0 <_scanf_float+0xd4>
 8008146:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800814a:	b2c8      	uxtb	r0, r1
 800814c:	280e      	cmp	r0, #14
 800814e:	d93a      	bls.n	80081c6 <_scanf_float+0xda>
 8008150:	f1b9 0f00 	cmp.w	r9, #0
 8008154:	d003      	beq.n	800815e <_scanf_float+0x72>
 8008156:	6823      	ldr	r3, [r4, #0]
 8008158:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800815c:	6023      	str	r3, [r4, #0]
 800815e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008162:	f1ba 0f01 	cmp.w	sl, #1
 8008166:	f200 8113 	bhi.w	8008390 <_scanf_float+0x2a4>
 800816a:	455e      	cmp	r6, fp
 800816c:	f200 8105 	bhi.w	800837a <_scanf_float+0x28e>
 8008170:	2501      	movs	r5, #1
 8008172:	4628      	mov	r0, r5
 8008174:	b007      	add	sp, #28
 8008176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800817a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800817e:	2a0d      	cmp	r2, #13
 8008180:	d8e6      	bhi.n	8008150 <_scanf_float+0x64>
 8008182:	a101      	add	r1, pc, #4	; (adr r1, 8008188 <_scanf_float+0x9c>)
 8008184:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008188:	080082c7 	.word	0x080082c7
 800818c:	08008151 	.word	0x08008151
 8008190:	08008151 	.word	0x08008151
 8008194:	08008151 	.word	0x08008151
 8008198:	08008327 	.word	0x08008327
 800819c:	080082ff 	.word	0x080082ff
 80081a0:	08008151 	.word	0x08008151
 80081a4:	08008151 	.word	0x08008151
 80081a8:	080082d5 	.word	0x080082d5
 80081ac:	08008151 	.word	0x08008151
 80081b0:	08008151 	.word	0x08008151
 80081b4:	08008151 	.word	0x08008151
 80081b8:	08008151 	.word	0x08008151
 80081bc:	0800828d 	.word	0x0800828d
 80081c0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80081c4:	e7db      	b.n	800817e <_scanf_float+0x92>
 80081c6:	290e      	cmp	r1, #14
 80081c8:	d8c2      	bhi.n	8008150 <_scanf_float+0x64>
 80081ca:	a001      	add	r0, pc, #4	; (adr r0, 80081d0 <_scanf_float+0xe4>)
 80081cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80081d0:	0800827f 	.word	0x0800827f
 80081d4:	08008151 	.word	0x08008151
 80081d8:	0800827f 	.word	0x0800827f
 80081dc:	08008313 	.word	0x08008313
 80081e0:	08008151 	.word	0x08008151
 80081e4:	0800822d 	.word	0x0800822d
 80081e8:	08008269 	.word	0x08008269
 80081ec:	08008269 	.word	0x08008269
 80081f0:	08008269 	.word	0x08008269
 80081f4:	08008269 	.word	0x08008269
 80081f8:	08008269 	.word	0x08008269
 80081fc:	08008269 	.word	0x08008269
 8008200:	08008269 	.word	0x08008269
 8008204:	08008269 	.word	0x08008269
 8008208:	08008269 	.word	0x08008269
 800820c:	2b6e      	cmp	r3, #110	; 0x6e
 800820e:	d809      	bhi.n	8008224 <_scanf_float+0x138>
 8008210:	2b60      	cmp	r3, #96	; 0x60
 8008212:	d8b2      	bhi.n	800817a <_scanf_float+0x8e>
 8008214:	2b54      	cmp	r3, #84	; 0x54
 8008216:	d077      	beq.n	8008308 <_scanf_float+0x21c>
 8008218:	2b59      	cmp	r3, #89	; 0x59
 800821a:	d199      	bne.n	8008150 <_scanf_float+0x64>
 800821c:	2d07      	cmp	r5, #7
 800821e:	d197      	bne.n	8008150 <_scanf_float+0x64>
 8008220:	2508      	movs	r5, #8
 8008222:	e029      	b.n	8008278 <_scanf_float+0x18c>
 8008224:	2b74      	cmp	r3, #116	; 0x74
 8008226:	d06f      	beq.n	8008308 <_scanf_float+0x21c>
 8008228:	2b79      	cmp	r3, #121	; 0x79
 800822a:	e7f6      	b.n	800821a <_scanf_float+0x12e>
 800822c:	6821      	ldr	r1, [r4, #0]
 800822e:	05c8      	lsls	r0, r1, #23
 8008230:	d51a      	bpl.n	8008268 <_scanf_float+0x17c>
 8008232:	9b02      	ldr	r3, [sp, #8]
 8008234:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008238:	6021      	str	r1, [r4, #0]
 800823a:	f109 0901 	add.w	r9, r9, #1
 800823e:	b11b      	cbz	r3, 8008248 <_scanf_float+0x15c>
 8008240:	3b01      	subs	r3, #1
 8008242:	3201      	adds	r2, #1
 8008244:	9302      	str	r3, [sp, #8]
 8008246:	60a2      	str	r2, [r4, #8]
 8008248:	68a3      	ldr	r3, [r4, #8]
 800824a:	3b01      	subs	r3, #1
 800824c:	60a3      	str	r3, [r4, #8]
 800824e:	6923      	ldr	r3, [r4, #16]
 8008250:	3301      	adds	r3, #1
 8008252:	6123      	str	r3, [r4, #16]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	3b01      	subs	r3, #1
 8008258:	2b00      	cmp	r3, #0
 800825a:	607b      	str	r3, [r7, #4]
 800825c:	f340 8084 	ble.w	8008368 <_scanf_float+0x27c>
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	3301      	adds	r3, #1
 8008264:	603b      	str	r3, [r7, #0]
 8008266:	e766      	b.n	8008136 <_scanf_float+0x4a>
 8008268:	eb1a 0f05 	cmn.w	sl, r5
 800826c:	f47f af70 	bne.w	8008150 <_scanf_float+0x64>
 8008270:	6822      	ldr	r2, [r4, #0]
 8008272:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008276:	6022      	str	r2, [r4, #0]
 8008278:	f806 3b01 	strb.w	r3, [r6], #1
 800827c:	e7e4      	b.n	8008248 <_scanf_float+0x15c>
 800827e:	6822      	ldr	r2, [r4, #0]
 8008280:	0610      	lsls	r0, r2, #24
 8008282:	f57f af65 	bpl.w	8008150 <_scanf_float+0x64>
 8008286:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800828a:	e7f4      	b.n	8008276 <_scanf_float+0x18a>
 800828c:	f1ba 0f00 	cmp.w	sl, #0
 8008290:	d10e      	bne.n	80082b0 <_scanf_float+0x1c4>
 8008292:	f1b9 0f00 	cmp.w	r9, #0
 8008296:	d10e      	bne.n	80082b6 <_scanf_float+0x1ca>
 8008298:	6822      	ldr	r2, [r4, #0]
 800829a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800829e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80082a2:	d108      	bne.n	80082b6 <_scanf_float+0x1ca>
 80082a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80082a8:	f04f 0a01 	mov.w	sl, #1
 80082ac:	6022      	str	r2, [r4, #0]
 80082ae:	e7e3      	b.n	8008278 <_scanf_float+0x18c>
 80082b0:	f1ba 0f02 	cmp.w	sl, #2
 80082b4:	d055      	beq.n	8008362 <_scanf_float+0x276>
 80082b6:	2d01      	cmp	r5, #1
 80082b8:	d002      	beq.n	80082c0 <_scanf_float+0x1d4>
 80082ba:	2d04      	cmp	r5, #4
 80082bc:	f47f af48 	bne.w	8008150 <_scanf_float+0x64>
 80082c0:	3501      	adds	r5, #1
 80082c2:	b2ed      	uxtb	r5, r5
 80082c4:	e7d8      	b.n	8008278 <_scanf_float+0x18c>
 80082c6:	f1ba 0f01 	cmp.w	sl, #1
 80082ca:	f47f af41 	bne.w	8008150 <_scanf_float+0x64>
 80082ce:	f04f 0a02 	mov.w	sl, #2
 80082d2:	e7d1      	b.n	8008278 <_scanf_float+0x18c>
 80082d4:	b97d      	cbnz	r5, 80082f6 <_scanf_float+0x20a>
 80082d6:	f1b9 0f00 	cmp.w	r9, #0
 80082da:	f47f af3c 	bne.w	8008156 <_scanf_float+0x6a>
 80082de:	6822      	ldr	r2, [r4, #0]
 80082e0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80082e4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80082e8:	f47f af39 	bne.w	800815e <_scanf_float+0x72>
 80082ec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80082f0:	2501      	movs	r5, #1
 80082f2:	6022      	str	r2, [r4, #0]
 80082f4:	e7c0      	b.n	8008278 <_scanf_float+0x18c>
 80082f6:	2d03      	cmp	r5, #3
 80082f8:	d0e2      	beq.n	80082c0 <_scanf_float+0x1d4>
 80082fa:	2d05      	cmp	r5, #5
 80082fc:	e7de      	b.n	80082bc <_scanf_float+0x1d0>
 80082fe:	2d02      	cmp	r5, #2
 8008300:	f47f af26 	bne.w	8008150 <_scanf_float+0x64>
 8008304:	2503      	movs	r5, #3
 8008306:	e7b7      	b.n	8008278 <_scanf_float+0x18c>
 8008308:	2d06      	cmp	r5, #6
 800830a:	f47f af21 	bne.w	8008150 <_scanf_float+0x64>
 800830e:	2507      	movs	r5, #7
 8008310:	e7b2      	b.n	8008278 <_scanf_float+0x18c>
 8008312:	6822      	ldr	r2, [r4, #0]
 8008314:	0591      	lsls	r1, r2, #22
 8008316:	f57f af1b 	bpl.w	8008150 <_scanf_float+0x64>
 800831a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800831e:	6022      	str	r2, [r4, #0]
 8008320:	f8cd 9004 	str.w	r9, [sp, #4]
 8008324:	e7a8      	b.n	8008278 <_scanf_float+0x18c>
 8008326:	6822      	ldr	r2, [r4, #0]
 8008328:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800832c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008330:	d006      	beq.n	8008340 <_scanf_float+0x254>
 8008332:	0550      	lsls	r0, r2, #21
 8008334:	f57f af0c 	bpl.w	8008150 <_scanf_float+0x64>
 8008338:	f1b9 0f00 	cmp.w	r9, #0
 800833c:	f43f af0f 	beq.w	800815e <_scanf_float+0x72>
 8008340:	0591      	lsls	r1, r2, #22
 8008342:	bf58      	it	pl
 8008344:	9901      	ldrpl	r1, [sp, #4]
 8008346:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800834a:	bf58      	it	pl
 800834c:	eba9 0101 	subpl.w	r1, r9, r1
 8008350:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008354:	f04f 0900 	mov.w	r9, #0
 8008358:	bf58      	it	pl
 800835a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800835e:	6022      	str	r2, [r4, #0]
 8008360:	e78a      	b.n	8008278 <_scanf_float+0x18c>
 8008362:	f04f 0a03 	mov.w	sl, #3
 8008366:	e787      	b.n	8008278 <_scanf_float+0x18c>
 8008368:	4639      	mov	r1, r7
 800836a:	4640      	mov	r0, r8
 800836c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008370:	4798      	blx	r3
 8008372:	2800      	cmp	r0, #0
 8008374:	f43f aedf 	beq.w	8008136 <_scanf_float+0x4a>
 8008378:	e6ea      	b.n	8008150 <_scanf_float+0x64>
 800837a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800837e:	463a      	mov	r2, r7
 8008380:	4640      	mov	r0, r8
 8008382:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008386:	4798      	blx	r3
 8008388:	6923      	ldr	r3, [r4, #16]
 800838a:	3b01      	subs	r3, #1
 800838c:	6123      	str	r3, [r4, #16]
 800838e:	e6ec      	b.n	800816a <_scanf_float+0x7e>
 8008390:	1e6b      	subs	r3, r5, #1
 8008392:	2b06      	cmp	r3, #6
 8008394:	d825      	bhi.n	80083e2 <_scanf_float+0x2f6>
 8008396:	2d02      	cmp	r5, #2
 8008398:	d836      	bhi.n	8008408 <_scanf_float+0x31c>
 800839a:	455e      	cmp	r6, fp
 800839c:	f67f aee8 	bls.w	8008170 <_scanf_float+0x84>
 80083a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80083a4:	463a      	mov	r2, r7
 80083a6:	4640      	mov	r0, r8
 80083a8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80083ac:	4798      	blx	r3
 80083ae:	6923      	ldr	r3, [r4, #16]
 80083b0:	3b01      	subs	r3, #1
 80083b2:	6123      	str	r3, [r4, #16]
 80083b4:	e7f1      	b.n	800839a <_scanf_float+0x2ae>
 80083b6:	9802      	ldr	r0, [sp, #8]
 80083b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80083bc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80083c0:	463a      	mov	r2, r7
 80083c2:	9002      	str	r0, [sp, #8]
 80083c4:	4640      	mov	r0, r8
 80083c6:	4798      	blx	r3
 80083c8:	6923      	ldr	r3, [r4, #16]
 80083ca:	3b01      	subs	r3, #1
 80083cc:	6123      	str	r3, [r4, #16]
 80083ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083d2:	fa5f fa8a 	uxtb.w	sl, sl
 80083d6:	f1ba 0f02 	cmp.w	sl, #2
 80083da:	d1ec      	bne.n	80083b6 <_scanf_float+0x2ca>
 80083dc:	3d03      	subs	r5, #3
 80083de:	b2ed      	uxtb	r5, r5
 80083e0:	1b76      	subs	r6, r6, r5
 80083e2:	6823      	ldr	r3, [r4, #0]
 80083e4:	05da      	lsls	r2, r3, #23
 80083e6:	d52f      	bpl.n	8008448 <_scanf_float+0x35c>
 80083e8:	055b      	lsls	r3, r3, #21
 80083ea:	d510      	bpl.n	800840e <_scanf_float+0x322>
 80083ec:	455e      	cmp	r6, fp
 80083ee:	f67f aebf 	bls.w	8008170 <_scanf_float+0x84>
 80083f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80083f6:	463a      	mov	r2, r7
 80083f8:	4640      	mov	r0, r8
 80083fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80083fe:	4798      	blx	r3
 8008400:	6923      	ldr	r3, [r4, #16]
 8008402:	3b01      	subs	r3, #1
 8008404:	6123      	str	r3, [r4, #16]
 8008406:	e7f1      	b.n	80083ec <_scanf_float+0x300>
 8008408:	46aa      	mov	sl, r5
 800840a:	9602      	str	r6, [sp, #8]
 800840c:	e7df      	b.n	80083ce <_scanf_float+0x2e2>
 800840e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008412:	6923      	ldr	r3, [r4, #16]
 8008414:	2965      	cmp	r1, #101	; 0x65
 8008416:	f103 33ff 	add.w	r3, r3, #4294967295
 800841a:	f106 35ff 	add.w	r5, r6, #4294967295
 800841e:	6123      	str	r3, [r4, #16]
 8008420:	d00c      	beq.n	800843c <_scanf_float+0x350>
 8008422:	2945      	cmp	r1, #69	; 0x45
 8008424:	d00a      	beq.n	800843c <_scanf_float+0x350>
 8008426:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800842a:	463a      	mov	r2, r7
 800842c:	4640      	mov	r0, r8
 800842e:	4798      	blx	r3
 8008430:	6923      	ldr	r3, [r4, #16]
 8008432:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008436:	3b01      	subs	r3, #1
 8008438:	1eb5      	subs	r5, r6, #2
 800843a:	6123      	str	r3, [r4, #16]
 800843c:	463a      	mov	r2, r7
 800843e:	4640      	mov	r0, r8
 8008440:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008444:	4798      	blx	r3
 8008446:	462e      	mov	r6, r5
 8008448:	6825      	ldr	r5, [r4, #0]
 800844a:	f015 0510 	ands.w	r5, r5, #16
 800844e:	d155      	bne.n	80084fc <_scanf_float+0x410>
 8008450:	7035      	strb	r5, [r6, #0]
 8008452:	6823      	ldr	r3, [r4, #0]
 8008454:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008458:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800845c:	d11b      	bne.n	8008496 <_scanf_float+0x3aa>
 800845e:	9b01      	ldr	r3, [sp, #4]
 8008460:	454b      	cmp	r3, r9
 8008462:	eba3 0209 	sub.w	r2, r3, r9
 8008466:	d123      	bne.n	80084b0 <_scanf_float+0x3c4>
 8008468:	2200      	movs	r2, #0
 800846a:	4659      	mov	r1, fp
 800846c:	4640      	mov	r0, r8
 800846e:	f000 fe7b 	bl	8009168 <_strtod_r>
 8008472:	6822      	ldr	r2, [r4, #0]
 8008474:	9b03      	ldr	r3, [sp, #12]
 8008476:	f012 0f02 	tst.w	r2, #2
 800847a:	4606      	mov	r6, r0
 800847c:	460f      	mov	r7, r1
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	d021      	beq.n	80084c6 <_scanf_float+0x3da>
 8008482:	1d1a      	adds	r2, r3, #4
 8008484:	9903      	ldr	r1, [sp, #12]
 8008486:	600a      	str	r2, [r1, #0]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	e9c3 6700 	strd	r6, r7, [r3]
 800848e:	68e3      	ldr	r3, [r4, #12]
 8008490:	3301      	adds	r3, #1
 8008492:	60e3      	str	r3, [r4, #12]
 8008494:	e66d      	b.n	8008172 <_scanf_float+0x86>
 8008496:	9b04      	ldr	r3, [sp, #16]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d0e5      	beq.n	8008468 <_scanf_float+0x37c>
 800849c:	9905      	ldr	r1, [sp, #20]
 800849e:	230a      	movs	r3, #10
 80084a0:	462a      	mov	r2, r5
 80084a2:	4640      	mov	r0, r8
 80084a4:	3101      	adds	r1, #1
 80084a6:	f000 fee1 	bl	800926c <_strtol_r>
 80084aa:	9b04      	ldr	r3, [sp, #16]
 80084ac:	9e05      	ldr	r6, [sp, #20]
 80084ae:	1ac2      	subs	r2, r0, r3
 80084b0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80084b4:	429e      	cmp	r6, r3
 80084b6:	bf28      	it	cs
 80084b8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80084bc:	4630      	mov	r0, r6
 80084be:	4910      	ldr	r1, [pc, #64]	; (8008500 <_scanf_float+0x414>)
 80084c0:	f000 f826 	bl	8008510 <siprintf>
 80084c4:	e7d0      	b.n	8008468 <_scanf_float+0x37c>
 80084c6:	f012 0f04 	tst.w	r2, #4
 80084ca:	f103 0204 	add.w	r2, r3, #4
 80084ce:	d1d9      	bne.n	8008484 <_scanf_float+0x398>
 80084d0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80084d4:	f8cc 2000 	str.w	r2, [ip]
 80084d8:	f8d3 8000 	ldr.w	r8, [r3]
 80084dc:	4602      	mov	r2, r0
 80084de:	460b      	mov	r3, r1
 80084e0:	f7f8 fa94 	bl	8000a0c <__aeabi_dcmpun>
 80084e4:	b128      	cbz	r0, 80084f2 <_scanf_float+0x406>
 80084e6:	4807      	ldr	r0, [pc, #28]	; (8008504 <_scanf_float+0x418>)
 80084e8:	f000 f80e 	bl	8008508 <nanf>
 80084ec:	f8c8 0000 	str.w	r0, [r8]
 80084f0:	e7cd      	b.n	800848e <_scanf_float+0x3a2>
 80084f2:	4630      	mov	r0, r6
 80084f4:	4639      	mov	r1, r7
 80084f6:	f7f8 fae7 	bl	8000ac8 <__aeabi_d2f>
 80084fa:	e7f7      	b.n	80084ec <_scanf_float+0x400>
 80084fc:	2500      	movs	r5, #0
 80084fe:	e638      	b.n	8008172 <_scanf_float+0x86>
 8008500:	0800c254 	.word	0x0800c254
 8008504:	0800c660 	.word	0x0800c660

08008508 <nanf>:
 8008508:	4800      	ldr	r0, [pc, #0]	; (800850c <nanf+0x4>)
 800850a:	4770      	bx	lr
 800850c:	7fc00000 	.word	0x7fc00000

08008510 <siprintf>:
 8008510:	b40e      	push	{r1, r2, r3}
 8008512:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008516:	b500      	push	{lr}
 8008518:	b09c      	sub	sp, #112	; 0x70
 800851a:	ab1d      	add	r3, sp, #116	; 0x74
 800851c:	9002      	str	r0, [sp, #8]
 800851e:	9006      	str	r0, [sp, #24]
 8008520:	9107      	str	r1, [sp, #28]
 8008522:	9104      	str	r1, [sp, #16]
 8008524:	4808      	ldr	r0, [pc, #32]	; (8008548 <siprintf+0x38>)
 8008526:	4909      	ldr	r1, [pc, #36]	; (800854c <siprintf+0x3c>)
 8008528:	f853 2b04 	ldr.w	r2, [r3], #4
 800852c:	9105      	str	r1, [sp, #20]
 800852e:	6800      	ldr	r0, [r0, #0]
 8008530:	a902      	add	r1, sp, #8
 8008532:	9301      	str	r3, [sp, #4]
 8008534:	f002 feac 	bl	800b290 <_svfiprintf_r>
 8008538:	2200      	movs	r2, #0
 800853a:	9b02      	ldr	r3, [sp, #8]
 800853c:	701a      	strb	r2, [r3, #0]
 800853e:	b01c      	add	sp, #112	; 0x70
 8008540:	f85d eb04 	ldr.w	lr, [sp], #4
 8008544:	b003      	add	sp, #12
 8008546:	4770      	bx	lr
 8008548:	20000010 	.word	0x20000010
 800854c:	ffff0208 	.word	0xffff0208

08008550 <sulp>:
 8008550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008554:	460f      	mov	r7, r1
 8008556:	4690      	mov	r8, r2
 8008558:	f002 fc06 	bl	800ad68 <__ulp>
 800855c:	4604      	mov	r4, r0
 800855e:	460d      	mov	r5, r1
 8008560:	f1b8 0f00 	cmp.w	r8, #0
 8008564:	d011      	beq.n	800858a <sulp+0x3a>
 8008566:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800856a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800856e:	2b00      	cmp	r3, #0
 8008570:	dd0b      	ble.n	800858a <sulp+0x3a>
 8008572:	2400      	movs	r4, #0
 8008574:	051b      	lsls	r3, r3, #20
 8008576:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800857a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800857e:	4622      	mov	r2, r4
 8008580:	462b      	mov	r3, r5
 8008582:	f7f7 ffa9 	bl	80004d8 <__aeabi_dmul>
 8008586:	4604      	mov	r4, r0
 8008588:	460d      	mov	r5, r1
 800858a:	4620      	mov	r0, r4
 800858c:	4629      	mov	r1, r5
 800858e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008592:	0000      	movs	r0, r0
 8008594:	0000      	movs	r0, r0
	...

08008598 <_strtod_l>:
 8008598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800859c:	469b      	mov	fp, r3
 800859e:	2300      	movs	r3, #0
 80085a0:	b09f      	sub	sp, #124	; 0x7c
 80085a2:	931a      	str	r3, [sp, #104]	; 0x68
 80085a4:	4b9e      	ldr	r3, [pc, #632]	; (8008820 <_strtod_l+0x288>)
 80085a6:	4682      	mov	sl, r0
 80085a8:	681f      	ldr	r7, [r3, #0]
 80085aa:	460e      	mov	r6, r1
 80085ac:	4638      	mov	r0, r7
 80085ae:	9215      	str	r2, [sp, #84]	; 0x54
 80085b0:	f7f7 fdce 	bl	8000150 <strlen>
 80085b4:	f04f 0800 	mov.w	r8, #0
 80085b8:	4604      	mov	r4, r0
 80085ba:	f04f 0900 	mov.w	r9, #0
 80085be:	9619      	str	r6, [sp, #100]	; 0x64
 80085c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80085c2:	781a      	ldrb	r2, [r3, #0]
 80085c4:	2a2b      	cmp	r2, #43	; 0x2b
 80085c6:	d04c      	beq.n	8008662 <_strtod_l+0xca>
 80085c8:	d83a      	bhi.n	8008640 <_strtod_l+0xa8>
 80085ca:	2a0d      	cmp	r2, #13
 80085cc:	d833      	bhi.n	8008636 <_strtod_l+0x9e>
 80085ce:	2a08      	cmp	r2, #8
 80085d0:	d833      	bhi.n	800863a <_strtod_l+0xa2>
 80085d2:	2a00      	cmp	r2, #0
 80085d4:	d03d      	beq.n	8008652 <_strtod_l+0xba>
 80085d6:	2300      	movs	r3, #0
 80085d8:	930a      	str	r3, [sp, #40]	; 0x28
 80085da:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80085dc:	782b      	ldrb	r3, [r5, #0]
 80085de:	2b30      	cmp	r3, #48	; 0x30
 80085e0:	f040 80aa 	bne.w	8008738 <_strtod_l+0x1a0>
 80085e4:	786b      	ldrb	r3, [r5, #1]
 80085e6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80085ea:	2b58      	cmp	r3, #88	; 0x58
 80085ec:	d166      	bne.n	80086bc <_strtod_l+0x124>
 80085ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085f0:	4650      	mov	r0, sl
 80085f2:	9301      	str	r3, [sp, #4]
 80085f4:	ab1a      	add	r3, sp, #104	; 0x68
 80085f6:	9300      	str	r3, [sp, #0]
 80085f8:	4a8a      	ldr	r2, [pc, #552]	; (8008824 <_strtod_l+0x28c>)
 80085fa:	f8cd b008 	str.w	fp, [sp, #8]
 80085fe:	ab1b      	add	r3, sp, #108	; 0x6c
 8008600:	a919      	add	r1, sp, #100	; 0x64
 8008602:	f001 fd17 	bl	800a034 <__gethex>
 8008606:	f010 0607 	ands.w	r6, r0, #7
 800860a:	4604      	mov	r4, r0
 800860c:	d005      	beq.n	800861a <_strtod_l+0x82>
 800860e:	2e06      	cmp	r6, #6
 8008610:	d129      	bne.n	8008666 <_strtod_l+0xce>
 8008612:	2300      	movs	r3, #0
 8008614:	3501      	adds	r5, #1
 8008616:	9519      	str	r5, [sp, #100]	; 0x64
 8008618:	930a      	str	r3, [sp, #40]	; 0x28
 800861a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800861c:	2b00      	cmp	r3, #0
 800861e:	f040 858a 	bne.w	8009136 <_strtod_l+0xb9e>
 8008622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008624:	b1d3      	cbz	r3, 800865c <_strtod_l+0xc4>
 8008626:	4642      	mov	r2, r8
 8008628:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800862c:	4610      	mov	r0, r2
 800862e:	4619      	mov	r1, r3
 8008630:	b01f      	add	sp, #124	; 0x7c
 8008632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008636:	2a20      	cmp	r2, #32
 8008638:	d1cd      	bne.n	80085d6 <_strtod_l+0x3e>
 800863a:	3301      	adds	r3, #1
 800863c:	9319      	str	r3, [sp, #100]	; 0x64
 800863e:	e7bf      	b.n	80085c0 <_strtod_l+0x28>
 8008640:	2a2d      	cmp	r2, #45	; 0x2d
 8008642:	d1c8      	bne.n	80085d6 <_strtod_l+0x3e>
 8008644:	2201      	movs	r2, #1
 8008646:	920a      	str	r2, [sp, #40]	; 0x28
 8008648:	1c5a      	adds	r2, r3, #1
 800864a:	9219      	str	r2, [sp, #100]	; 0x64
 800864c:	785b      	ldrb	r3, [r3, #1]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d1c3      	bne.n	80085da <_strtod_l+0x42>
 8008652:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008654:	9619      	str	r6, [sp, #100]	; 0x64
 8008656:	2b00      	cmp	r3, #0
 8008658:	f040 856b 	bne.w	8009132 <_strtod_l+0xb9a>
 800865c:	4642      	mov	r2, r8
 800865e:	464b      	mov	r3, r9
 8008660:	e7e4      	b.n	800862c <_strtod_l+0x94>
 8008662:	2200      	movs	r2, #0
 8008664:	e7ef      	b.n	8008646 <_strtod_l+0xae>
 8008666:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008668:	b13a      	cbz	r2, 800867a <_strtod_l+0xe2>
 800866a:	2135      	movs	r1, #53	; 0x35
 800866c:	a81c      	add	r0, sp, #112	; 0x70
 800866e:	f002 fc7f 	bl	800af70 <__copybits>
 8008672:	4650      	mov	r0, sl
 8008674:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008676:	f002 f847 	bl	800a708 <_Bfree>
 800867a:	3e01      	subs	r6, #1
 800867c:	2e04      	cmp	r6, #4
 800867e:	d806      	bhi.n	800868e <_strtod_l+0xf6>
 8008680:	e8df f006 	tbb	[pc, r6]
 8008684:	1714030a 	.word	0x1714030a
 8008688:	0a          	.byte	0x0a
 8008689:	00          	.byte	0x00
 800868a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800868e:	0721      	lsls	r1, r4, #28
 8008690:	d5c3      	bpl.n	800861a <_strtod_l+0x82>
 8008692:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8008696:	e7c0      	b.n	800861a <_strtod_l+0x82>
 8008698:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800869a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800869e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80086a2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80086a6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80086aa:	e7f0      	b.n	800868e <_strtod_l+0xf6>
 80086ac:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008828 <_strtod_l+0x290>
 80086b0:	e7ed      	b.n	800868e <_strtod_l+0xf6>
 80086b2:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80086b6:	f04f 38ff 	mov.w	r8, #4294967295
 80086ba:	e7e8      	b.n	800868e <_strtod_l+0xf6>
 80086bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80086be:	1c5a      	adds	r2, r3, #1
 80086c0:	9219      	str	r2, [sp, #100]	; 0x64
 80086c2:	785b      	ldrb	r3, [r3, #1]
 80086c4:	2b30      	cmp	r3, #48	; 0x30
 80086c6:	d0f9      	beq.n	80086bc <_strtod_l+0x124>
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d0a6      	beq.n	800861a <_strtod_l+0x82>
 80086cc:	2301      	movs	r3, #1
 80086ce:	9307      	str	r3, [sp, #28]
 80086d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80086d2:	220a      	movs	r2, #10
 80086d4:	9308      	str	r3, [sp, #32]
 80086d6:	2300      	movs	r3, #0
 80086d8:	469b      	mov	fp, r3
 80086da:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80086de:	9819      	ldr	r0, [sp, #100]	; 0x64
 80086e0:	7805      	ldrb	r5, [r0, #0]
 80086e2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80086e6:	b2d9      	uxtb	r1, r3
 80086e8:	2909      	cmp	r1, #9
 80086ea:	d927      	bls.n	800873c <_strtod_l+0x1a4>
 80086ec:	4622      	mov	r2, r4
 80086ee:	4639      	mov	r1, r7
 80086f0:	f002 fee4 	bl	800b4bc <strncmp>
 80086f4:	2800      	cmp	r0, #0
 80086f6:	d033      	beq.n	8008760 <_strtod_l+0x1c8>
 80086f8:	2000      	movs	r0, #0
 80086fa:	462a      	mov	r2, r5
 80086fc:	465c      	mov	r4, fp
 80086fe:	4603      	mov	r3, r0
 8008700:	9004      	str	r0, [sp, #16]
 8008702:	2a65      	cmp	r2, #101	; 0x65
 8008704:	d001      	beq.n	800870a <_strtod_l+0x172>
 8008706:	2a45      	cmp	r2, #69	; 0x45
 8008708:	d114      	bne.n	8008734 <_strtod_l+0x19c>
 800870a:	b91c      	cbnz	r4, 8008714 <_strtod_l+0x17c>
 800870c:	9a07      	ldr	r2, [sp, #28]
 800870e:	4302      	orrs	r2, r0
 8008710:	d09f      	beq.n	8008652 <_strtod_l+0xba>
 8008712:	2400      	movs	r4, #0
 8008714:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8008716:	1c72      	adds	r2, r6, #1
 8008718:	9219      	str	r2, [sp, #100]	; 0x64
 800871a:	7872      	ldrb	r2, [r6, #1]
 800871c:	2a2b      	cmp	r2, #43	; 0x2b
 800871e:	d079      	beq.n	8008814 <_strtod_l+0x27c>
 8008720:	2a2d      	cmp	r2, #45	; 0x2d
 8008722:	f000 8083 	beq.w	800882c <_strtod_l+0x294>
 8008726:	2700      	movs	r7, #0
 8008728:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800872c:	2909      	cmp	r1, #9
 800872e:	f240 8083 	bls.w	8008838 <_strtod_l+0x2a0>
 8008732:	9619      	str	r6, [sp, #100]	; 0x64
 8008734:	2500      	movs	r5, #0
 8008736:	e09f      	b.n	8008878 <_strtod_l+0x2e0>
 8008738:	2300      	movs	r3, #0
 800873a:	e7c8      	b.n	80086ce <_strtod_l+0x136>
 800873c:	f1bb 0f08 	cmp.w	fp, #8
 8008740:	bfd5      	itete	le
 8008742:	9906      	ldrle	r1, [sp, #24]
 8008744:	9905      	ldrgt	r1, [sp, #20]
 8008746:	fb02 3301 	mlale	r3, r2, r1, r3
 800874a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800874e:	f100 0001 	add.w	r0, r0, #1
 8008752:	bfd4      	ite	le
 8008754:	9306      	strle	r3, [sp, #24]
 8008756:	9305      	strgt	r3, [sp, #20]
 8008758:	f10b 0b01 	add.w	fp, fp, #1
 800875c:	9019      	str	r0, [sp, #100]	; 0x64
 800875e:	e7be      	b.n	80086de <_strtod_l+0x146>
 8008760:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008762:	191a      	adds	r2, r3, r4
 8008764:	9219      	str	r2, [sp, #100]	; 0x64
 8008766:	5d1a      	ldrb	r2, [r3, r4]
 8008768:	f1bb 0f00 	cmp.w	fp, #0
 800876c:	d036      	beq.n	80087dc <_strtod_l+0x244>
 800876e:	465c      	mov	r4, fp
 8008770:	9004      	str	r0, [sp, #16]
 8008772:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008776:	2b09      	cmp	r3, #9
 8008778:	d912      	bls.n	80087a0 <_strtod_l+0x208>
 800877a:	2301      	movs	r3, #1
 800877c:	e7c1      	b.n	8008702 <_strtod_l+0x16a>
 800877e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008780:	3001      	adds	r0, #1
 8008782:	1c5a      	adds	r2, r3, #1
 8008784:	9219      	str	r2, [sp, #100]	; 0x64
 8008786:	785a      	ldrb	r2, [r3, #1]
 8008788:	2a30      	cmp	r2, #48	; 0x30
 800878a:	d0f8      	beq.n	800877e <_strtod_l+0x1e6>
 800878c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008790:	2b08      	cmp	r3, #8
 8008792:	f200 84d5 	bhi.w	8009140 <_strtod_l+0xba8>
 8008796:	9004      	str	r0, [sp, #16]
 8008798:	2000      	movs	r0, #0
 800879a:	4604      	mov	r4, r0
 800879c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800879e:	9308      	str	r3, [sp, #32]
 80087a0:	3a30      	subs	r2, #48	; 0x30
 80087a2:	f100 0301 	add.w	r3, r0, #1
 80087a6:	d013      	beq.n	80087d0 <_strtod_l+0x238>
 80087a8:	9904      	ldr	r1, [sp, #16]
 80087aa:	1905      	adds	r5, r0, r4
 80087ac:	4419      	add	r1, r3
 80087ae:	9104      	str	r1, [sp, #16]
 80087b0:	4623      	mov	r3, r4
 80087b2:	210a      	movs	r1, #10
 80087b4:	42ab      	cmp	r3, r5
 80087b6:	d113      	bne.n	80087e0 <_strtod_l+0x248>
 80087b8:	1823      	adds	r3, r4, r0
 80087ba:	2b08      	cmp	r3, #8
 80087bc:	f104 0401 	add.w	r4, r4, #1
 80087c0:	4404      	add	r4, r0
 80087c2:	dc1b      	bgt.n	80087fc <_strtod_l+0x264>
 80087c4:	230a      	movs	r3, #10
 80087c6:	9906      	ldr	r1, [sp, #24]
 80087c8:	fb03 2301 	mla	r3, r3, r1, r2
 80087cc:	9306      	str	r3, [sp, #24]
 80087ce:	2300      	movs	r3, #0
 80087d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80087d2:	4618      	mov	r0, r3
 80087d4:	1c51      	adds	r1, r2, #1
 80087d6:	9119      	str	r1, [sp, #100]	; 0x64
 80087d8:	7852      	ldrb	r2, [r2, #1]
 80087da:	e7ca      	b.n	8008772 <_strtod_l+0x1da>
 80087dc:	4658      	mov	r0, fp
 80087de:	e7d3      	b.n	8008788 <_strtod_l+0x1f0>
 80087e0:	2b08      	cmp	r3, #8
 80087e2:	dc04      	bgt.n	80087ee <_strtod_l+0x256>
 80087e4:	9f06      	ldr	r7, [sp, #24]
 80087e6:	434f      	muls	r7, r1
 80087e8:	9706      	str	r7, [sp, #24]
 80087ea:	3301      	adds	r3, #1
 80087ec:	e7e2      	b.n	80087b4 <_strtod_l+0x21c>
 80087ee:	1c5f      	adds	r7, r3, #1
 80087f0:	2f10      	cmp	r7, #16
 80087f2:	bfde      	ittt	le
 80087f4:	9f05      	ldrle	r7, [sp, #20]
 80087f6:	434f      	mulle	r7, r1
 80087f8:	9705      	strle	r7, [sp, #20]
 80087fa:	e7f6      	b.n	80087ea <_strtod_l+0x252>
 80087fc:	2c10      	cmp	r4, #16
 80087fe:	bfdf      	itttt	le
 8008800:	230a      	movle	r3, #10
 8008802:	9905      	ldrle	r1, [sp, #20]
 8008804:	fb03 2301 	mlale	r3, r3, r1, r2
 8008808:	9305      	strle	r3, [sp, #20]
 800880a:	e7e0      	b.n	80087ce <_strtod_l+0x236>
 800880c:	2300      	movs	r3, #0
 800880e:	9304      	str	r3, [sp, #16]
 8008810:	2301      	movs	r3, #1
 8008812:	e77b      	b.n	800870c <_strtod_l+0x174>
 8008814:	2700      	movs	r7, #0
 8008816:	1cb2      	adds	r2, r6, #2
 8008818:	9219      	str	r2, [sp, #100]	; 0x64
 800881a:	78b2      	ldrb	r2, [r6, #2]
 800881c:	e784      	b.n	8008728 <_strtod_l+0x190>
 800881e:	bf00      	nop
 8008820:	0800c4a8 	.word	0x0800c4a8
 8008824:	0800c25c 	.word	0x0800c25c
 8008828:	7ff00000 	.word	0x7ff00000
 800882c:	2701      	movs	r7, #1
 800882e:	e7f2      	b.n	8008816 <_strtod_l+0x27e>
 8008830:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008832:	1c51      	adds	r1, r2, #1
 8008834:	9119      	str	r1, [sp, #100]	; 0x64
 8008836:	7852      	ldrb	r2, [r2, #1]
 8008838:	2a30      	cmp	r2, #48	; 0x30
 800883a:	d0f9      	beq.n	8008830 <_strtod_l+0x298>
 800883c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008840:	2908      	cmp	r1, #8
 8008842:	f63f af77 	bhi.w	8008734 <_strtod_l+0x19c>
 8008846:	f04f 0e0a 	mov.w	lr, #10
 800884a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800884e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008850:	9209      	str	r2, [sp, #36]	; 0x24
 8008852:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008854:	1c51      	adds	r1, r2, #1
 8008856:	9119      	str	r1, [sp, #100]	; 0x64
 8008858:	7852      	ldrb	r2, [r2, #1]
 800885a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800885e:	2d09      	cmp	r5, #9
 8008860:	d935      	bls.n	80088ce <_strtod_l+0x336>
 8008862:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008864:	1b49      	subs	r1, r1, r5
 8008866:	2908      	cmp	r1, #8
 8008868:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800886c:	dc02      	bgt.n	8008874 <_strtod_l+0x2dc>
 800886e:	4565      	cmp	r5, ip
 8008870:	bfa8      	it	ge
 8008872:	4665      	movge	r5, ip
 8008874:	b107      	cbz	r7, 8008878 <_strtod_l+0x2e0>
 8008876:	426d      	negs	r5, r5
 8008878:	2c00      	cmp	r4, #0
 800887a:	d14c      	bne.n	8008916 <_strtod_l+0x37e>
 800887c:	9907      	ldr	r1, [sp, #28]
 800887e:	4301      	orrs	r1, r0
 8008880:	f47f aecb 	bne.w	800861a <_strtod_l+0x82>
 8008884:	2b00      	cmp	r3, #0
 8008886:	f47f aee4 	bne.w	8008652 <_strtod_l+0xba>
 800888a:	2a69      	cmp	r2, #105	; 0x69
 800888c:	d026      	beq.n	80088dc <_strtod_l+0x344>
 800888e:	dc23      	bgt.n	80088d8 <_strtod_l+0x340>
 8008890:	2a49      	cmp	r2, #73	; 0x49
 8008892:	d023      	beq.n	80088dc <_strtod_l+0x344>
 8008894:	2a4e      	cmp	r2, #78	; 0x4e
 8008896:	f47f aedc 	bne.w	8008652 <_strtod_l+0xba>
 800889a:	499d      	ldr	r1, [pc, #628]	; (8008b10 <_strtod_l+0x578>)
 800889c:	a819      	add	r0, sp, #100	; 0x64
 800889e:	f001 fe17 	bl	800a4d0 <__match>
 80088a2:	2800      	cmp	r0, #0
 80088a4:	f43f aed5 	beq.w	8008652 <_strtod_l+0xba>
 80088a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	2b28      	cmp	r3, #40	; 0x28
 80088ae:	d12c      	bne.n	800890a <_strtod_l+0x372>
 80088b0:	4998      	ldr	r1, [pc, #608]	; (8008b14 <_strtod_l+0x57c>)
 80088b2:	aa1c      	add	r2, sp, #112	; 0x70
 80088b4:	a819      	add	r0, sp, #100	; 0x64
 80088b6:	f001 fe1f 	bl	800a4f8 <__hexnan>
 80088ba:	2805      	cmp	r0, #5
 80088bc:	d125      	bne.n	800890a <_strtod_l+0x372>
 80088be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80088c0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80088c4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80088c8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80088cc:	e6a5      	b.n	800861a <_strtod_l+0x82>
 80088ce:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80088d2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80088d6:	e7bc      	b.n	8008852 <_strtod_l+0x2ba>
 80088d8:	2a6e      	cmp	r2, #110	; 0x6e
 80088da:	e7dc      	b.n	8008896 <_strtod_l+0x2fe>
 80088dc:	498e      	ldr	r1, [pc, #568]	; (8008b18 <_strtod_l+0x580>)
 80088de:	a819      	add	r0, sp, #100	; 0x64
 80088e0:	f001 fdf6 	bl	800a4d0 <__match>
 80088e4:	2800      	cmp	r0, #0
 80088e6:	f43f aeb4 	beq.w	8008652 <_strtod_l+0xba>
 80088ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80088ec:	498b      	ldr	r1, [pc, #556]	; (8008b1c <_strtod_l+0x584>)
 80088ee:	3b01      	subs	r3, #1
 80088f0:	a819      	add	r0, sp, #100	; 0x64
 80088f2:	9319      	str	r3, [sp, #100]	; 0x64
 80088f4:	f001 fdec 	bl	800a4d0 <__match>
 80088f8:	b910      	cbnz	r0, 8008900 <_strtod_l+0x368>
 80088fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80088fc:	3301      	adds	r3, #1
 80088fe:	9319      	str	r3, [sp, #100]	; 0x64
 8008900:	f04f 0800 	mov.w	r8, #0
 8008904:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8008b20 <_strtod_l+0x588>
 8008908:	e687      	b.n	800861a <_strtod_l+0x82>
 800890a:	4886      	ldr	r0, [pc, #536]	; (8008b24 <_strtod_l+0x58c>)
 800890c:	f002 fdc0 	bl	800b490 <nan>
 8008910:	4680      	mov	r8, r0
 8008912:	4689      	mov	r9, r1
 8008914:	e681      	b.n	800861a <_strtod_l+0x82>
 8008916:	9b04      	ldr	r3, [sp, #16]
 8008918:	f1bb 0f00 	cmp.w	fp, #0
 800891c:	bf08      	it	eq
 800891e:	46a3      	moveq	fp, r4
 8008920:	1aeb      	subs	r3, r5, r3
 8008922:	2c10      	cmp	r4, #16
 8008924:	9806      	ldr	r0, [sp, #24]
 8008926:	4626      	mov	r6, r4
 8008928:	9307      	str	r3, [sp, #28]
 800892a:	bfa8      	it	ge
 800892c:	2610      	movge	r6, #16
 800892e:	f7f7 fd59 	bl	80003e4 <__aeabi_ui2d>
 8008932:	2c09      	cmp	r4, #9
 8008934:	4680      	mov	r8, r0
 8008936:	4689      	mov	r9, r1
 8008938:	dd13      	ble.n	8008962 <_strtod_l+0x3ca>
 800893a:	4b7b      	ldr	r3, [pc, #492]	; (8008b28 <_strtod_l+0x590>)
 800893c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008940:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008944:	f7f7 fdc8 	bl	80004d8 <__aeabi_dmul>
 8008948:	4680      	mov	r8, r0
 800894a:	9805      	ldr	r0, [sp, #20]
 800894c:	4689      	mov	r9, r1
 800894e:	f7f7 fd49 	bl	80003e4 <__aeabi_ui2d>
 8008952:	4602      	mov	r2, r0
 8008954:	460b      	mov	r3, r1
 8008956:	4640      	mov	r0, r8
 8008958:	4649      	mov	r1, r9
 800895a:	f7f7 fc07 	bl	800016c <__adddf3>
 800895e:	4680      	mov	r8, r0
 8008960:	4689      	mov	r9, r1
 8008962:	2c0f      	cmp	r4, #15
 8008964:	dc36      	bgt.n	80089d4 <_strtod_l+0x43c>
 8008966:	9b07      	ldr	r3, [sp, #28]
 8008968:	2b00      	cmp	r3, #0
 800896a:	f43f ae56 	beq.w	800861a <_strtod_l+0x82>
 800896e:	dd22      	ble.n	80089b6 <_strtod_l+0x41e>
 8008970:	2b16      	cmp	r3, #22
 8008972:	dc09      	bgt.n	8008988 <_strtod_l+0x3f0>
 8008974:	496c      	ldr	r1, [pc, #432]	; (8008b28 <_strtod_l+0x590>)
 8008976:	4642      	mov	r2, r8
 8008978:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800897c:	464b      	mov	r3, r9
 800897e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008982:	f7f7 fda9 	bl	80004d8 <__aeabi_dmul>
 8008986:	e7c3      	b.n	8008910 <_strtod_l+0x378>
 8008988:	9a07      	ldr	r2, [sp, #28]
 800898a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800898e:	4293      	cmp	r3, r2
 8008990:	db20      	blt.n	80089d4 <_strtod_l+0x43c>
 8008992:	4d65      	ldr	r5, [pc, #404]	; (8008b28 <_strtod_l+0x590>)
 8008994:	f1c4 040f 	rsb	r4, r4, #15
 8008998:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800899c:	4642      	mov	r2, r8
 800899e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089a2:	464b      	mov	r3, r9
 80089a4:	f7f7 fd98 	bl	80004d8 <__aeabi_dmul>
 80089a8:	9b07      	ldr	r3, [sp, #28]
 80089aa:	1b1c      	subs	r4, r3, r4
 80089ac:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80089b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80089b4:	e7e5      	b.n	8008982 <_strtod_l+0x3ea>
 80089b6:	9b07      	ldr	r3, [sp, #28]
 80089b8:	3316      	adds	r3, #22
 80089ba:	db0b      	blt.n	80089d4 <_strtod_l+0x43c>
 80089bc:	9b04      	ldr	r3, [sp, #16]
 80089be:	4640      	mov	r0, r8
 80089c0:	1b5d      	subs	r5, r3, r5
 80089c2:	4b59      	ldr	r3, [pc, #356]	; (8008b28 <_strtod_l+0x590>)
 80089c4:	4649      	mov	r1, r9
 80089c6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80089ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80089ce:	f7f7 fead 	bl	800072c <__aeabi_ddiv>
 80089d2:	e79d      	b.n	8008910 <_strtod_l+0x378>
 80089d4:	9b07      	ldr	r3, [sp, #28]
 80089d6:	1ba6      	subs	r6, r4, r6
 80089d8:	441e      	add	r6, r3
 80089da:	2e00      	cmp	r6, #0
 80089dc:	dd74      	ble.n	8008ac8 <_strtod_l+0x530>
 80089de:	f016 030f 	ands.w	r3, r6, #15
 80089e2:	d00a      	beq.n	80089fa <_strtod_l+0x462>
 80089e4:	4950      	ldr	r1, [pc, #320]	; (8008b28 <_strtod_l+0x590>)
 80089e6:	4642      	mov	r2, r8
 80089e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80089ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089f0:	464b      	mov	r3, r9
 80089f2:	f7f7 fd71 	bl	80004d8 <__aeabi_dmul>
 80089f6:	4680      	mov	r8, r0
 80089f8:	4689      	mov	r9, r1
 80089fa:	f036 060f 	bics.w	r6, r6, #15
 80089fe:	d052      	beq.n	8008aa6 <_strtod_l+0x50e>
 8008a00:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8008a04:	dd27      	ble.n	8008a56 <_strtod_l+0x4be>
 8008a06:	f04f 0b00 	mov.w	fp, #0
 8008a0a:	f8cd b010 	str.w	fp, [sp, #16]
 8008a0e:	f8cd b020 	str.w	fp, [sp, #32]
 8008a12:	f8cd b018 	str.w	fp, [sp, #24]
 8008a16:	2322      	movs	r3, #34	; 0x22
 8008a18:	f04f 0800 	mov.w	r8, #0
 8008a1c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8008b20 <_strtod_l+0x588>
 8008a20:	f8ca 3000 	str.w	r3, [sl]
 8008a24:	9b08      	ldr	r3, [sp, #32]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f43f adf7 	beq.w	800861a <_strtod_l+0x82>
 8008a2c:	4650      	mov	r0, sl
 8008a2e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008a30:	f001 fe6a 	bl	800a708 <_Bfree>
 8008a34:	4650      	mov	r0, sl
 8008a36:	9906      	ldr	r1, [sp, #24]
 8008a38:	f001 fe66 	bl	800a708 <_Bfree>
 8008a3c:	4650      	mov	r0, sl
 8008a3e:	9904      	ldr	r1, [sp, #16]
 8008a40:	f001 fe62 	bl	800a708 <_Bfree>
 8008a44:	4650      	mov	r0, sl
 8008a46:	9908      	ldr	r1, [sp, #32]
 8008a48:	f001 fe5e 	bl	800a708 <_Bfree>
 8008a4c:	4659      	mov	r1, fp
 8008a4e:	4650      	mov	r0, sl
 8008a50:	f001 fe5a 	bl	800a708 <_Bfree>
 8008a54:	e5e1      	b.n	800861a <_strtod_l+0x82>
 8008a56:	4b35      	ldr	r3, [pc, #212]	; (8008b2c <_strtod_l+0x594>)
 8008a58:	4640      	mov	r0, r8
 8008a5a:	9305      	str	r3, [sp, #20]
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	4649      	mov	r1, r9
 8008a60:	461f      	mov	r7, r3
 8008a62:	1136      	asrs	r6, r6, #4
 8008a64:	2e01      	cmp	r6, #1
 8008a66:	dc21      	bgt.n	8008aac <_strtod_l+0x514>
 8008a68:	b10b      	cbz	r3, 8008a6e <_strtod_l+0x4d6>
 8008a6a:	4680      	mov	r8, r0
 8008a6c:	4689      	mov	r9, r1
 8008a6e:	4b2f      	ldr	r3, [pc, #188]	; (8008b2c <_strtod_l+0x594>)
 8008a70:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008a74:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008a78:	4642      	mov	r2, r8
 8008a7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a7e:	464b      	mov	r3, r9
 8008a80:	f7f7 fd2a 	bl	80004d8 <__aeabi_dmul>
 8008a84:	4b26      	ldr	r3, [pc, #152]	; (8008b20 <_strtod_l+0x588>)
 8008a86:	460a      	mov	r2, r1
 8008a88:	400b      	ands	r3, r1
 8008a8a:	4929      	ldr	r1, [pc, #164]	; (8008b30 <_strtod_l+0x598>)
 8008a8c:	4680      	mov	r8, r0
 8008a8e:	428b      	cmp	r3, r1
 8008a90:	d8b9      	bhi.n	8008a06 <_strtod_l+0x46e>
 8008a92:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008a96:	428b      	cmp	r3, r1
 8008a98:	bf86      	itte	hi
 8008a9a:	f04f 38ff 	movhi.w	r8, #4294967295
 8008a9e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8008b34 <_strtod_l+0x59c>
 8008aa2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	9305      	str	r3, [sp, #20]
 8008aaa:	e07f      	b.n	8008bac <_strtod_l+0x614>
 8008aac:	07f2      	lsls	r2, r6, #31
 8008aae:	d505      	bpl.n	8008abc <_strtod_l+0x524>
 8008ab0:	9b05      	ldr	r3, [sp, #20]
 8008ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab6:	f7f7 fd0f 	bl	80004d8 <__aeabi_dmul>
 8008aba:	2301      	movs	r3, #1
 8008abc:	9a05      	ldr	r2, [sp, #20]
 8008abe:	3701      	adds	r7, #1
 8008ac0:	3208      	adds	r2, #8
 8008ac2:	1076      	asrs	r6, r6, #1
 8008ac4:	9205      	str	r2, [sp, #20]
 8008ac6:	e7cd      	b.n	8008a64 <_strtod_l+0x4cc>
 8008ac8:	d0ed      	beq.n	8008aa6 <_strtod_l+0x50e>
 8008aca:	4276      	negs	r6, r6
 8008acc:	f016 020f 	ands.w	r2, r6, #15
 8008ad0:	d00a      	beq.n	8008ae8 <_strtod_l+0x550>
 8008ad2:	4b15      	ldr	r3, [pc, #84]	; (8008b28 <_strtod_l+0x590>)
 8008ad4:	4640      	mov	r0, r8
 8008ad6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ada:	4649      	mov	r1, r9
 8008adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae0:	f7f7 fe24 	bl	800072c <__aeabi_ddiv>
 8008ae4:	4680      	mov	r8, r0
 8008ae6:	4689      	mov	r9, r1
 8008ae8:	1136      	asrs	r6, r6, #4
 8008aea:	d0dc      	beq.n	8008aa6 <_strtod_l+0x50e>
 8008aec:	2e1f      	cmp	r6, #31
 8008aee:	dd23      	ble.n	8008b38 <_strtod_l+0x5a0>
 8008af0:	f04f 0b00 	mov.w	fp, #0
 8008af4:	f8cd b010 	str.w	fp, [sp, #16]
 8008af8:	f8cd b020 	str.w	fp, [sp, #32]
 8008afc:	f8cd b018 	str.w	fp, [sp, #24]
 8008b00:	2322      	movs	r3, #34	; 0x22
 8008b02:	f04f 0800 	mov.w	r8, #0
 8008b06:	f04f 0900 	mov.w	r9, #0
 8008b0a:	f8ca 3000 	str.w	r3, [sl]
 8008b0e:	e789      	b.n	8008a24 <_strtod_l+0x48c>
 8008b10:	0800c22d 	.word	0x0800c22d
 8008b14:	0800c270 	.word	0x0800c270
 8008b18:	0800c225 	.word	0x0800c225
 8008b1c:	0800c3b4 	.word	0x0800c3b4
 8008b20:	7ff00000 	.word	0x7ff00000
 8008b24:	0800c660 	.word	0x0800c660
 8008b28:	0800c540 	.word	0x0800c540
 8008b2c:	0800c518 	.word	0x0800c518
 8008b30:	7ca00000 	.word	0x7ca00000
 8008b34:	7fefffff 	.word	0x7fefffff
 8008b38:	f016 0310 	ands.w	r3, r6, #16
 8008b3c:	bf18      	it	ne
 8008b3e:	236a      	movne	r3, #106	; 0x6a
 8008b40:	4640      	mov	r0, r8
 8008b42:	9305      	str	r3, [sp, #20]
 8008b44:	4649      	mov	r1, r9
 8008b46:	2300      	movs	r3, #0
 8008b48:	4fb0      	ldr	r7, [pc, #704]	; (8008e0c <_strtod_l+0x874>)
 8008b4a:	07f2      	lsls	r2, r6, #31
 8008b4c:	d504      	bpl.n	8008b58 <_strtod_l+0x5c0>
 8008b4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b52:	f7f7 fcc1 	bl	80004d8 <__aeabi_dmul>
 8008b56:	2301      	movs	r3, #1
 8008b58:	1076      	asrs	r6, r6, #1
 8008b5a:	f107 0708 	add.w	r7, r7, #8
 8008b5e:	d1f4      	bne.n	8008b4a <_strtod_l+0x5b2>
 8008b60:	b10b      	cbz	r3, 8008b66 <_strtod_l+0x5ce>
 8008b62:	4680      	mov	r8, r0
 8008b64:	4689      	mov	r9, r1
 8008b66:	9b05      	ldr	r3, [sp, #20]
 8008b68:	b1c3      	cbz	r3, 8008b9c <_strtod_l+0x604>
 8008b6a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008b6e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	4649      	mov	r1, r9
 8008b76:	dd11      	ble.n	8008b9c <_strtod_l+0x604>
 8008b78:	2b1f      	cmp	r3, #31
 8008b7a:	f340 8127 	ble.w	8008dcc <_strtod_l+0x834>
 8008b7e:	2b34      	cmp	r3, #52	; 0x34
 8008b80:	bfd8      	it	le
 8008b82:	f04f 33ff 	movle.w	r3, #4294967295
 8008b86:	f04f 0800 	mov.w	r8, #0
 8008b8a:	bfcf      	iteee	gt
 8008b8c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008b90:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008b94:	fa03 f202 	lslle.w	r2, r3, r2
 8008b98:	ea02 0901 	andle.w	r9, r2, r1
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	4640      	mov	r0, r8
 8008ba2:	4649      	mov	r1, r9
 8008ba4:	f7f7 ff00 	bl	80009a8 <__aeabi_dcmpeq>
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	d1a1      	bne.n	8008af0 <_strtod_l+0x558>
 8008bac:	9b06      	ldr	r3, [sp, #24]
 8008bae:	465a      	mov	r2, fp
 8008bb0:	9300      	str	r3, [sp, #0]
 8008bb2:	4650      	mov	r0, sl
 8008bb4:	4623      	mov	r3, r4
 8008bb6:	9908      	ldr	r1, [sp, #32]
 8008bb8:	f001 fe0e 	bl	800a7d8 <__s2b>
 8008bbc:	9008      	str	r0, [sp, #32]
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	f43f af21 	beq.w	8008a06 <_strtod_l+0x46e>
 8008bc4:	9b04      	ldr	r3, [sp, #16]
 8008bc6:	f04f 0b00 	mov.w	fp, #0
 8008bca:	1b5d      	subs	r5, r3, r5
 8008bcc:	9b07      	ldr	r3, [sp, #28]
 8008bce:	f8cd b010 	str.w	fp, [sp, #16]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	bfb4      	ite	lt
 8008bd6:	462b      	movlt	r3, r5
 8008bd8:	2300      	movge	r3, #0
 8008bda:	930e      	str	r3, [sp, #56]	; 0x38
 8008bdc:	9b07      	ldr	r3, [sp, #28]
 8008bde:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008be2:	9314      	str	r3, [sp, #80]	; 0x50
 8008be4:	9b08      	ldr	r3, [sp, #32]
 8008be6:	4650      	mov	r0, sl
 8008be8:	6859      	ldr	r1, [r3, #4]
 8008bea:	f001 fd4d 	bl	800a688 <_Balloc>
 8008bee:	9006      	str	r0, [sp, #24]
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	f43f af10 	beq.w	8008a16 <_strtod_l+0x47e>
 8008bf6:	9b08      	ldr	r3, [sp, #32]
 8008bf8:	300c      	adds	r0, #12
 8008bfa:	691a      	ldr	r2, [r3, #16]
 8008bfc:	f103 010c 	add.w	r1, r3, #12
 8008c00:	3202      	adds	r2, #2
 8008c02:	0092      	lsls	r2, r2, #2
 8008c04:	f7fe fdfc 	bl	8007800 <memcpy>
 8008c08:	ab1c      	add	r3, sp, #112	; 0x70
 8008c0a:	9301      	str	r3, [sp, #4]
 8008c0c:	ab1b      	add	r3, sp, #108	; 0x6c
 8008c0e:	9300      	str	r3, [sp, #0]
 8008c10:	4642      	mov	r2, r8
 8008c12:	464b      	mov	r3, r9
 8008c14:	4650      	mov	r0, sl
 8008c16:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8008c1a:	f002 f91f 	bl	800ae5c <__d2b>
 8008c1e:	901a      	str	r0, [sp, #104]	; 0x68
 8008c20:	2800      	cmp	r0, #0
 8008c22:	f43f aef8 	beq.w	8008a16 <_strtod_l+0x47e>
 8008c26:	2101      	movs	r1, #1
 8008c28:	4650      	mov	r0, sl
 8008c2a:	f001 fe6d 	bl	800a908 <__i2b>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	9004      	str	r0, [sp, #16]
 8008c32:	2800      	cmp	r0, #0
 8008c34:	f43f aeef 	beq.w	8008a16 <_strtod_l+0x47e>
 8008c38:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8008c3a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008c3c:	2d00      	cmp	r5, #0
 8008c3e:	bfab      	itete	ge
 8008c40:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008c42:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8008c44:	18ee      	addge	r6, r5, r3
 8008c46:	1b5c      	sublt	r4, r3, r5
 8008c48:	9b05      	ldr	r3, [sp, #20]
 8008c4a:	bfa8      	it	ge
 8008c4c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8008c4e:	eba5 0503 	sub.w	r5, r5, r3
 8008c52:	4415      	add	r5, r2
 8008c54:	4b6e      	ldr	r3, [pc, #440]	; (8008e10 <_strtod_l+0x878>)
 8008c56:	f105 35ff 	add.w	r5, r5, #4294967295
 8008c5a:	bfb8      	it	lt
 8008c5c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8008c5e:	429d      	cmp	r5, r3
 8008c60:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008c64:	f280 80c4 	bge.w	8008df0 <_strtod_l+0x858>
 8008c68:	1b5b      	subs	r3, r3, r5
 8008c6a:	2b1f      	cmp	r3, #31
 8008c6c:	f04f 0701 	mov.w	r7, #1
 8008c70:	eba2 0203 	sub.w	r2, r2, r3
 8008c74:	f300 80b1 	bgt.w	8008dda <_strtod_l+0x842>
 8008c78:	2500      	movs	r5, #0
 8008c7a:	fa07 f303 	lsl.w	r3, r7, r3
 8008c7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c80:	18b7      	adds	r7, r6, r2
 8008c82:	9b05      	ldr	r3, [sp, #20]
 8008c84:	42be      	cmp	r6, r7
 8008c86:	4414      	add	r4, r2
 8008c88:	441c      	add	r4, r3
 8008c8a:	4633      	mov	r3, r6
 8008c8c:	bfa8      	it	ge
 8008c8e:	463b      	movge	r3, r7
 8008c90:	42a3      	cmp	r3, r4
 8008c92:	bfa8      	it	ge
 8008c94:	4623      	movge	r3, r4
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	bfc2      	ittt	gt
 8008c9a:	1aff      	subgt	r7, r7, r3
 8008c9c:	1ae4      	subgt	r4, r4, r3
 8008c9e:	1af6      	subgt	r6, r6, r3
 8008ca0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	dd17      	ble.n	8008cd6 <_strtod_l+0x73e>
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	4650      	mov	r0, sl
 8008caa:	9904      	ldr	r1, [sp, #16]
 8008cac:	f001 feea 	bl	800aa84 <__pow5mult>
 8008cb0:	9004      	str	r0, [sp, #16]
 8008cb2:	2800      	cmp	r0, #0
 8008cb4:	f43f aeaf 	beq.w	8008a16 <_strtod_l+0x47e>
 8008cb8:	4601      	mov	r1, r0
 8008cba:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008cbc:	4650      	mov	r0, sl
 8008cbe:	f001 fe39 	bl	800a934 <__multiply>
 8008cc2:	9009      	str	r0, [sp, #36]	; 0x24
 8008cc4:	2800      	cmp	r0, #0
 8008cc6:	f43f aea6 	beq.w	8008a16 <_strtod_l+0x47e>
 8008cca:	4650      	mov	r0, sl
 8008ccc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008cce:	f001 fd1b 	bl	800a708 <_Bfree>
 8008cd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cd4:	931a      	str	r3, [sp, #104]	; 0x68
 8008cd6:	2f00      	cmp	r7, #0
 8008cd8:	f300 808e 	bgt.w	8008df8 <_strtod_l+0x860>
 8008cdc:	9b07      	ldr	r3, [sp, #28]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	dd08      	ble.n	8008cf4 <_strtod_l+0x75c>
 8008ce2:	4650      	mov	r0, sl
 8008ce4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ce6:	9906      	ldr	r1, [sp, #24]
 8008ce8:	f001 fecc 	bl	800aa84 <__pow5mult>
 8008cec:	9006      	str	r0, [sp, #24]
 8008cee:	2800      	cmp	r0, #0
 8008cf0:	f43f ae91 	beq.w	8008a16 <_strtod_l+0x47e>
 8008cf4:	2c00      	cmp	r4, #0
 8008cf6:	dd08      	ble.n	8008d0a <_strtod_l+0x772>
 8008cf8:	4622      	mov	r2, r4
 8008cfa:	4650      	mov	r0, sl
 8008cfc:	9906      	ldr	r1, [sp, #24]
 8008cfe:	f001 ff1b 	bl	800ab38 <__lshift>
 8008d02:	9006      	str	r0, [sp, #24]
 8008d04:	2800      	cmp	r0, #0
 8008d06:	f43f ae86 	beq.w	8008a16 <_strtod_l+0x47e>
 8008d0a:	2e00      	cmp	r6, #0
 8008d0c:	dd08      	ble.n	8008d20 <_strtod_l+0x788>
 8008d0e:	4632      	mov	r2, r6
 8008d10:	4650      	mov	r0, sl
 8008d12:	9904      	ldr	r1, [sp, #16]
 8008d14:	f001 ff10 	bl	800ab38 <__lshift>
 8008d18:	9004      	str	r0, [sp, #16]
 8008d1a:	2800      	cmp	r0, #0
 8008d1c:	f43f ae7b 	beq.w	8008a16 <_strtod_l+0x47e>
 8008d20:	4650      	mov	r0, sl
 8008d22:	9a06      	ldr	r2, [sp, #24]
 8008d24:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008d26:	f001 ff93 	bl	800ac50 <__mdiff>
 8008d2a:	4683      	mov	fp, r0
 8008d2c:	2800      	cmp	r0, #0
 8008d2e:	f43f ae72 	beq.w	8008a16 <_strtod_l+0x47e>
 8008d32:	2400      	movs	r4, #0
 8008d34:	68c3      	ldr	r3, [r0, #12]
 8008d36:	9904      	ldr	r1, [sp, #16]
 8008d38:	60c4      	str	r4, [r0, #12]
 8008d3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d3c:	f001 ff6c 	bl	800ac18 <__mcmp>
 8008d40:	42a0      	cmp	r0, r4
 8008d42:	da6b      	bge.n	8008e1c <_strtod_l+0x884>
 8008d44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d46:	ea53 0308 	orrs.w	r3, r3, r8
 8008d4a:	f040 8091 	bne.w	8008e70 <_strtod_l+0x8d8>
 8008d4e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	f040 808c 	bne.w	8008e70 <_strtod_l+0x8d8>
 8008d58:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008d5c:	0d1b      	lsrs	r3, r3, #20
 8008d5e:	051b      	lsls	r3, r3, #20
 8008d60:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008d64:	f240 8084 	bls.w	8008e70 <_strtod_l+0x8d8>
 8008d68:	f8db 3014 	ldr.w	r3, [fp, #20]
 8008d6c:	b91b      	cbnz	r3, 8008d76 <_strtod_l+0x7de>
 8008d6e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8008d72:	2b01      	cmp	r3, #1
 8008d74:	dd7c      	ble.n	8008e70 <_strtod_l+0x8d8>
 8008d76:	4659      	mov	r1, fp
 8008d78:	2201      	movs	r2, #1
 8008d7a:	4650      	mov	r0, sl
 8008d7c:	f001 fedc 	bl	800ab38 <__lshift>
 8008d80:	9904      	ldr	r1, [sp, #16]
 8008d82:	4683      	mov	fp, r0
 8008d84:	f001 ff48 	bl	800ac18 <__mcmp>
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	dd71      	ble.n	8008e70 <_strtod_l+0x8d8>
 8008d8c:	9905      	ldr	r1, [sp, #20]
 8008d8e:	464b      	mov	r3, r9
 8008d90:	4a20      	ldr	r2, [pc, #128]	; (8008e14 <_strtod_l+0x87c>)
 8008d92:	2900      	cmp	r1, #0
 8008d94:	f000 808c 	beq.w	8008eb0 <_strtod_l+0x918>
 8008d98:	ea02 0109 	and.w	r1, r2, r9
 8008d9c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008da0:	f300 8086 	bgt.w	8008eb0 <_strtod_l+0x918>
 8008da4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008da8:	f77f aeaa 	ble.w	8008b00 <_strtod_l+0x568>
 8008dac:	4640      	mov	r0, r8
 8008dae:	4649      	mov	r1, r9
 8008db0:	4b19      	ldr	r3, [pc, #100]	; (8008e18 <_strtod_l+0x880>)
 8008db2:	2200      	movs	r2, #0
 8008db4:	f7f7 fb90 	bl	80004d8 <__aeabi_dmul>
 8008db8:	460b      	mov	r3, r1
 8008dba:	4303      	orrs	r3, r0
 8008dbc:	bf08      	it	eq
 8008dbe:	2322      	moveq	r3, #34	; 0x22
 8008dc0:	4680      	mov	r8, r0
 8008dc2:	4689      	mov	r9, r1
 8008dc4:	bf08      	it	eq
 8008dc6:	f8ca 3000 	streq.w	r3, [sl]
 8008dca:	e62f      	b.n	8008a2c <_strtod_l+0x494>
 8008dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8008dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd4:	ea03 0808 	and.w	r8, r3, r8
 8008dd8:	e6e0      	b.n	8008b9c <_strtod_l+0x604>
 8008dda:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8008dde:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8008de2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8008de6:	35e2      	adds	r5, #226	; 0xe2
 8008de8:	fa07 f505 	lsl.w	r5, r7, r5
 8008dec:	970f      	str	r7, [sp, #60]	; 0x3c
 8008dee:	e747      	b.n	8008c80 <_strtod_l+0x6e8>
 8008df0:	2301      	movs	r3, #1
 8008df2:	2500      	movs	r5, #0
 8008df4:	930f      	str	r3, [sp, #60]	; 0x3c
 8008df6:	e743      	b.n	8008c80 <_strtod_l+0x6e8>
 8008df8:	463a      	mov	r2, r7
 8008dfa:	4650      	mov	r0, sl
 8008dfc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008dfe:	f001 fe9b 	bl	800ab38 <__lshift>
 8008e02:	901a      	str	r0, [sp, #104]	; 0x68
 8008e04:	2800      	cmp	r0, #0
 8008e06:	f47f af69 	bne.w	8008cdc <_strtod_l+0x744>
 8008e0a:	e604      	b.n	8008a16 <_strtod_l+0x47e>
 8008e0c:	0800c288 	.word	0x0800c288
 8008e10:	fffffc02 	.word	0xfffffc02
 8008e14:	7ff00000 	.word	0x7ff00000
 8008e18:	39500000 	.word	0x39500000
 8008e1c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008e20:	d165      	bne.n	8008eee <_strtod_l+0x956>
 8008e22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e28:	b35a      	cbz	r2, 8008e82 <_strtod_l+0x8ea>
 8008e2a:	4a99      	ldr	r2, [pc, #612]	; (8009090 <_strtod_l+0xaf8>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d12b      	bne.n	8008e88 <_strtod_l+0x8f0>
 8008e30:	9b05      	ldr	r3, [sp, #20]
 8008e32:	4641      	mov	r1, r8
 8008e34:	b303      	cbz	r3, 8008e78 <_strtod_l+0x8e0>
 8008e36:	464a      	mov	r2, r9
 8008e38:	4b96      	ldr	r3, [pc, #600]	; (8009094 <_strtod_l+0xafc>)
 8008e3a:	4013      	ands	r3, r2
 8008e3c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008e40:	f04f 32ff 	mov.w	r2, #4294967295
 8008e44:	d81b      	bhi.n	8008e7e <_strtod_l+0x8e6>
 8008e46:	0d1b      	lsrs	r3, r3, #20
 8008e48:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e50:	4299      	cmp	r1, r3
 8008e52:	d119      	bne.n	8008e88 <_strtod_l+0x8f0>
 8008e54:	4b90      	ldr	r3, [pc, #576]	; (8009098 <_strtod_l+0xb00>)
 8008e56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e58:	429a      	cmp	r2, r3
 8008e5a:	d102      	bne.n	8008e62 <_strtod_l+0x8ca>
 8008e5c:	3101      	adds	r1, #1
 8008e5e:	f43f adda 	beq.w	8008a16 <_strtod_l+0x47e>
 8008e62:	f04f 0800 	mov.w	r8, #0
 8008e66:	4b8b      	ldr	r3, [pc, #556]	; (8009094 <_strtod_l+0xafc>)
 8008e68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e6a:	401a      	ands	r2, r3
 8008e6c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8008e70:	9b05      	ldr	r3, [sp, #20]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d19a      	bne.n	8008dac <_strtod_l+0x814>
 8008e76:	e5d9      	b.n	8008a2c <_strtod_l+0x494>
 8008e78:	f04f 33ff 	mov.w	r3, #4294967295
 8008e7c:	e7e8      	b.n	8008e50 <_strtod_l+0x8b8>
 8008e7e:	4613      	mov	r3, r2
 8008e80:	e7e6      	b.n	8008e50 <_strtod_l+0x8b8>
 8008e82:	ea53 0308 	orrs.w	r3, r3, r8
 8008e86:	d081      	beq.n	8008d8c <_strtod_l+0x7f4>
 8008e88:	b1e5      	cbz	r5, 8008ec4 <_strtod_l+0x92c>
 8008e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e8c:	421d      	tst	r5, r3
 8008e8e:	d0ef      	beq.n	8008e70 <_strtod_l+0x8d8>
 8008e90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e92:	4640      	mov	r0, r8
 8008e94:	4649      	mov	r1, r9
 8008e96:	9a05      	ldr	r2, [sp, #20]
 8008e98:	b1c3      	cbz	r3, 8008ecc <_strtod_l+0x934>
 8008e9a:	f7ff fb59 	bl	8008550 <sulp>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ea6:	f7f7 f961 	bl	800016c <__adddf3>
 8008eaa:	4680      	mov	r8, r0
 8008eac:	4689      	mov	r9, r1
 8008eae:	e7df      	b.n	8008e70 <_strtod_l+0x8d8>
 8008eb0:	4013      	ands	r3, r2
 8008eb2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008eb6:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008eba:	f04f 38ff 	mov.w	r8, #4294967295
 8008ebe:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008ec2:	e7d5      	b.n	8008e70 <_strtod_l+0x8d8>
 8008ec4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ec6:	ea13 0f08 	tst.w	r3, r8
 8008eca:	e7e0      	b.n	8008e8e <_strtod_l+0x8f6>
 8008ecc:	f7ff fb40 	bl	8008550 <sulp>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ed8:	f7f7 f946 	bl	8000168 <__aeabi_dsub>
 8008edc:	2200      	movs	r2, #0
 8008ede:	2300      	movs	r3, #0
 8008ee0:	4680      	mov	r8, r0
 8008ee2:	4689      	mov	r9, r1
 8008ee4:	f7f7 fd60 	bl	80009a8 <__aeabi_dcmpeq>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	d0c1      	beq.n	8008e70 <_strtod_l+0x8d8>
 8008eec:	e608      	b.n	8008b00 <_strtod_l+0x568>
 8008eee:	4658      	mov	r0, fp
 8008ef0:	9904      	ldr	r1, [sp, #16]
 8008ef2:	f002 f80f 	bl	800af14 <__ratio>
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008efc:	4606      	mov	r6, r0
 8008efe:	460f      	mov	r7, r1
 8008f00:	f7f7 fd66 	bl	80009d0 <__aeabi_dcmple>
 8008f04:	2800      	cmp	r0, #0
 8008f06:	d070      	beq.n	8008fea <_strtod_l+0xa52>
 8008f08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d042      	beq.n	8008f94 <_strtod_l+0x9fc>
 8008f0e:	2600      	movs	r6, #0
 8008f10:	4f62      	ldr	r7, [pc, #392]	; (800909c <_strtod_l+0xb04>)
 8008f12:	4d62      	ldr	r5, [pc, #392]	; (800909c <_strtod_l+0xb04>)
 8008f14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f1a:	0d1b      	lsrs	r3, r3, #20
 8008f1c:	051b      	lsls	r3, r3, #20
 8008f1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008f22:	4b5f      	ldr	r3, [pc, #380]	; (80090a0 <_strtod_l+0xb08>)
 8008f24:	429a      	cmp	r2, r3
 8008f26:	f040 80c3 	bne.w	80090b0 <_strtod_l+0xb18>
 8008f2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f2c:	4640      	mov	r0, r8
 8008f2e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8008f32:	4649      	mov	r1, r9
 8008f34:	f001 ff18 	bl	800ad68 <__ulp>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	460b      	mov	r3, r1
 8008f3c:	4630      	mov	r0, r6
 8008f3e:	4639      	mov	r1, r7
 8008f40:	f7f7 faca 	bl	80004d8 <__aeabi_dmul>
 8008f44:	4642      	mov	r2, r8
 8008f46:	464b      	mov	r3, r9
 8008f48:	f7f7 f910 	bl	800016c <__adddf3>
 8008f4c:	460b      	mov	r3, r1
 8008f4e:	4951      	ldr	r1, [pc, #324]	; (8009094 <_strtod_l+0xafc>)
 8008f50:	4a54      	ldr	r2, [pc, #336]	; (80090a4 <_strtod_l+0xb0c>)
 8008f52:	4019      	ands	r1, r3
 8008f54:	4291      	cmp	r1, r2
 8008f56:	4680      	mov	r8, r0
 8008f58:	d95d      	bls.n	8009016 <_strtod_l+0xa7e>
 8008f5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f5c:	4b4e      	ldr	r3, [pc, #312]	; (8009098 <_strtod_l+0xb00>)
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d103      	bne.n	8008f6a <_strtod_l+0x9d2>
 8008f62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f64:	3301      	adds	r3, #1
 8008f66:	f43f ad56 	beq.w	8008a16 <_strtod_l+0x47e>
 8008f6a:	f04f 38ff 	mov.w	r8, #4294967295
 8008f6e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8009098 <_strtod_l+0xb00>
 8008f72:	4650      	mov	r0, sl
 8008f74:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008f76:	f001 fbc7 	bl	800a708 <_Bfree>
 8008f7a:	4650      	mov	r0, sl
 8008f7c:	9906      	ldr	r1, [sp, #24]
 8008f7e:	f001 fbc3 	bl	800a708 <_Bfree>
 8008f82:	4650      	mov	r0, sl
 8008f84:	9904      	ldr	r1, [sp, #16]
 8008f86:	f001 fbbf 	bl	800a708 <_Bfree>
 8008f8a:	4659      	mov	r1, fp
 8008f8c:	4650      	mov	r0, sl
 8008f8e:	f001 fbbb 	bl	800a708 <_Bfree>
 8008f92:	e627      	b.n	8008be4 <_strtod_l+0x64c>
 8008f94:	f1b8 0f00 	cmp.w	r8, #0
 8008f98:	d119      	bne.n	8008fce <_strtod_l+0xa36>
 8008f9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fa0:	b9e3      	cbnz	r3, 8008fdc <_strtod_l+0xa44>
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	4639      	mov	r1, r7
 8008fa8:	4b3c      	ldr	r3, [pc, #240]	; (800909c <_strtod_l+0xb04>)
 8008faa:	f7f7 fd07 	bl	80009bc <__aeabi_dcmplt>
 8008fae:	b9c8      	cbnz	r0, 8008fe4 <_strtod_l+0xa4c>
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	4639      	mov	r1, r7
 8008fb6:	4b3c      	ldr	r3, [pc, #240]	; (80090a8 <_strtod_l+0xb10>)
 8008fb8:	f7f7 fa8e 	bl	80004d8 <__aeabi_dmul>
 8008fbc:	4604      	mov	r4, r0
 8008fbe:	460d      	mov	r5, r1
 8008fc0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008fc4:	9416      	str	r4, [sp, #88]	; 0x58
 8008fc6:	9317      	str	r3, [sp, #92]	; 0x5c
 8008fc8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8008fcc:	e7a2      	b.n	8008f14 <_strtod_l+0x97c>
 8008fce:	f1b8 0f01 	cmp.w	r8, #1
 8008fd2:	d103      	bne.n	8008fdc <_strtod_l+0xa44>
 8008fd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	f43f ad92 	beq.w	8008b00 <_strtod_l+0x568>
 8008fdc:	2600      	movs	r6, #0
 8008fde:	2400      	movs	r4, #0
 8008fe0:	4f32      	ldr	r7, [pc, #200]	; (80090ac <_strtod_l+0xb14>)
 8008fe2:	e796      	b.n	8008f12 <_strtod_l+0x97a>
 8008fe4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008fe6:	4d30      	ldr	r5, [pc, #192]	; (80090a8 <_strtod_l+0xb10>)
 8008fe8:	e7ea      	b.n	8008fc0 <_strtod_l+0xa28>
 8008fea:	4b2f      	ldr	r3, [pc, #188]	; (80090a8 <_strtod_l+0xb10>)
 8008fec:	2200      	movs	r2, #0
 8008fee:	4630      	mov	r0, r6
 8008ff0:	4639      	mov	r1, r7
 8008ff2:	f7f7 fa71 	bl	80004d8 <__aeabi_dmul>
 8008ff6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ff8:	4604      	mov	r4, r0
 8008ffa:	460d      	mov	r5, r1
 8008ffc:	b933      	cbnz	r3, 800900c <_strtod_l+0xa74>
 8008ffe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009002:	9010      	str	r0, [sp, #64]	; 0x40
 8009004:	9311      	str	r3, [sp, #68]	; 0x44
 8009006:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800900a:	e783      	b.n	8008f14 <_strtod_l+0x97c>
 800900c:	4602      	mov	r2, r0
 800900e:	460b      	mov	r3, r1
 8009010:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009014:	e7f7      	b.n	8009006 <_strtod_l+0xa6e>
 8009016:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800901a:	9b05      	ldr	r3, [sp, #20]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d1a8      	bne.n	8008f72 <_strtod_l+0x9da>
 8009020:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009024:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009026:	0d1b      	lsrs	r3, r3, #20
 8009028:	051b      	lsls	r3, r3, #20
 800902a:	429a      	cmp	r2, r3
 800902c:	d1a1      	bne.n	8008f72 <_strtod_l+0x9da>
 800902e:	4620      	mov	r0, r4
 8009030:	4629      	mov	r1, r5
 8009032:	f7f8 f893 	bl	800115c <__aeabi_d2lz>
 8009036:	f7f7 fa21 	bl	800047c <__aeabi_l2d>
 800903a:	4602      	mov	r2, r0
 800903c:	460b      	mov	r3, r1
 800903e:	4620      	mov	r0, r4
 8009040:	4629      	mov	r1, r5
 8009042:	f7f7 f891 	bl	8000168 <__aeabi_dsub>
 8009046:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009048:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800904c:	ea43 0308 	orr.w	r3, r3, r8
 8009050:	4313      	orrs	r3, r2
 8009052:	4604      	mov	r4, r0
 8009054:	460d      	mov	r5, r1
 8009056:	d066      	beq.n	8009126 <_strtod_l+0xb8e>
 8009058:	a309      	add	r3, pc, #36	; (adr r3, 8009080 <_strtod_l+0xae8>)
 800905a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800905e:	f7f7 fcad 	bl	80009bc <__aeabi_dcmplt>
 8009062:	2800      	cmp	r0, #0
 8009064:	f47f ace2 	bne.w	8008a2c <_strtod_l+0x494>
 8009068:	a307      	add	r3, pc, #28	; (adr r3, 8009088 <_strtod_l+0xaf0>)
 800906a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906e:	4620      	mov	r0, r4
 8009070:	4629      	mov	r1, r5
 8009072:	f7f7 fcc1 	bl	80009f8 <__aeabi_dcmpgt>
 8009076:	2800      	cmp	r0, #0
 8009078:	f43f af7b 	beq.w	8008f72 <_strtod_l+0x9da>
 800907c:	e4d6      	b.n	8008a2c <_strtod_l+0x494>
 800907e:	bf00      	nop
 8009080:	94a03595 	.word	0x94a03595
 8009084:	3fdfffff 	.word	0x3fdfffff
 8009088:	35afe535 	.word	0x35afe535
 800908c:	3fe00000 	.word	0x3fe00000
 8009090:	000fffff 	.word	0x000fffff
 8009094:	7ff00000 	.word	0x7ff00000
 8009098:	7fefffff 	.word	0x7fefffff
 800909c:	3ff00000 	.word	0x3ff00000
 80090a0:	7fe00000 	.word	0x7fe00000
 80090a4:	7c9fffff 	.word	0x7c9fffff
 80090a8:	3fe00000 	.word	0x3fe00000
 80090ac:	bff00000 	.word	0xbff00000
 80090b0:	9b05      	ldr	r3, [sp, #20]
 80090b2:	b313      	cbz	r3, 80090fa <_strtod_l+0xb62>
 80090b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80090b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80090ba:	d81e      	bhi.n	80090fa <_strtod_l+0xb62>
 80090bc:	a326      	add	r3, pc, #152	; (adr r3, 8009158 <_strtod_l+0xbc0>)
 80090be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c2:	4620      	mov	r0, r4
 80090c4:	4629      	mov	r1, r5
 80090c6:	f7f7 fc83 	bl	80009d0 <__aeabi_dcmple>
 80090ca:	b190      	cbz	r0, 80090f2 <_strtod_l+0xb5a>
 80090cc:	4629      	mov	r1, r5
 80090ce:	4620      	mov	r0, r4
 80090d0:	f7f7 fcda 	bl	8000a88 <__aeabi_d2uiz>
 80090d4:	2801      	cmp	r0, #1
 80090d6:	bf38      	it	cc
 80090d8:	2001      	movcc	r0, #1
 80090da:	f7f7 f983 	bl	80003e4 <__aeabi_ui2d>
 80090de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090e0:	4604      	mov	r4, r0
 80090e2:	460d      	mov	r5, r1
 80090e4:	b9d3      	cbnz	r3, 800911c <_strtod_l+0xb84>
 80090e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80090ea:	9012      	str	r0, [sp, #72]	; 0x48
 80090ec:	9313      	str	r3, [sp, #76]	; 0x4c
 80090ee:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80090f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80090f4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80090f8:	1a9f      	subs	r7, r3, r2
 80090fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80090fe:	f001 fe33 	bl	800ad68 <__ulp>
 8009102:	4602      	mov	r2, r0
 8009104:	460b      	mov	r3, r1
 8009106:	4630      	mov	r0, r6
 8009108:	4639      	mov	r1, r7
 800910a:	f7f7 f9e5 	bl	80004d8 <__aeabi_dmul>
 800910e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009112:	f7f7 f82b 	bl	800016c <__adddf3>
 8009116:	4680      	mov	r8, r0
 8009118:	4689      	mov	r9, r1
 800911a:	e77e      	b.n	800901a <_strtod_l+0xa82>
 800911c:	4602      	mov	r2, r0
 800911e:	460b      	mov	r3, r1
 8009120:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8009124:	e7e3      	b.n	80090ee <_strtod_l+0xb56>
 8009126:	a30e      	add	r3, pc, #56	; (adr r3, 8009160 <_strtod_l+0xbc8>)
 8009128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800912c:	f7f7 fc46 	bl	80009bc <__aeabi_dcmplt>
 8009130:	e7a1      	b.n	8009076 <_strtod_l+0xade>
 8009132:	2300      	movs	r3, #0
 8009134:	930a      	str	r3, [sp, #40]	; 0x28
 8009136:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009138:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800913a:	6013      	str	r3, [r2, #0]
 800913c:	f7ff ba71 	b.w	8008622 <_strtod_l+0x8a>
 8009140:	2a65      	cmp	r2, #101	; 0x65
 8009142:	f43f ab63 	beq.w	800880c <_strtod_l+0x274>
 8009146:	2a45      	cmp	r2, #69	; 0x45
 8009148:	f43f ab60 	beq.w	800880c <_strtod_l+0x274>
 800914c:	2301      	movs	r3, #1
 800914e:	f7ff bb95 	b.w	800887c <_strtod_l+0x2e4>
 8009152:	bf00      	nop
 8009154:	f3af 8000 	nop.w
 8009158:	ffc00000 	.word	0xffc00000
 800915c:	41dfffff 	.word	0x41dfffff
 8009160:	94a03595 	.word	0x94a03595
 8009164:	3fcfffff 	.word	0x3fcfffff

08009168 <_strtod_r>:
 8009168:	4b01      	ldr	r3, [pc, #4]	; (8009170 <_strtod_r+0x8>)
 800916a:	f7ff ba15 	b.w	8008598 <_strtod_l>
 800916e:	bf00      	nop
 8009170:	20000078 	.word	0x20000078

08009174 <_strtol_l.constprop.0>:
 8009174:	2b01      	cmp	r3, #1
 8009176:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800917a:	4680      	mov	r8, r0
 800917c:	d001      	beq.n	8009182 <_strtol_l.constprop.0+0xe>
 800917e:	2b24      	cmp	r3, #36	; 0x24
 8009180:	d906      	bls.n	8009190 <_strtol_l.constprop.0+0x1c>
 8009182:	f7fe fb13 	bl	80077ac <__errno>
 8009186:	2316      	movs	r3, #22
 8009188:	6003      	str	r3, [r0, #0]
 800918a:	2000      	movs	r0, #0
 800918c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009190:	460d      	mov	r5, r1
 8009192:	4f35      	ldr	r7, [pc, #212]	; (8009268 <_strtol_l.constprop.0+0xf4>)
 8009194:	4628      	mov	r0, r5
 8009196:	f815 4b01 	ldrb.w	r4, [r5], #1
 800919a:	5de6      	ldrb	r6, [r4, r7]
 800919c:	f016 0608 	ands.w	r6, r6, #8
 80091a0:	d1f8      	bne.n	8009194 <_strtol_l.constprop.0+0x20>
 80091a2:	2c2d      	cmp	r4, #45	; 0x2d
 80091a4:	d12f      	bne.n	8009206 <_strtol_l.constprop.0+0x92>
 80091a6:	2601      	movs	r6, #1
 80091a8:	782c      	ldrb	r4, [r5, #0]
 80091aa:	1c85      	adds	r5, r0, #2
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d057      	beq.n	8009260 <_strtol_l.constprop.0+0xec>
 80091b0:	2b10      	cmp	r3, #16
 80091b2:	d109      	bne.n	80091c8 <_strtol_l.constprop.0+0x54>
 80091b4:	2c30      	cmp	r4, #48	; 0x30
 80091b6:	d107      	bne.n	80091c8 <_strtol_l.constprop.0+0x54>
 80091b8:	7828      	ldrb	r0, [r5, #0]
 80091ba:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80091be:	2858      	cmp	r0, #88	; 0x58
 80091c0:	d149      	bne.n	8009256 <_strtol_l.constprop.0+0xe2>
 80091c2:	2310      	movs	r3, #16
 80091c4:	786c      	ldrb	r4, [r5, #1]
 80091c6:	3502      	adds	r5, #2
 80091c8:	2700      	movs	r7, #0
 80091ca:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80091ce:	f10e 3eff 	add.w	lr, lr, #4294967295
 80091d2:	fbbe f9f3 	udiv	r9, lr, r3
 80091d6:	4638      	mov	r0, r7
 80091d8:	fb03 ea19 	mls	sl, r3, r9, lr
 80091dc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80091e0:	f1bc 0f09 	cmp.w	ip, #9
 80091e4:	d814      	bhi.n	8009210 <_strtol_l.constprop.0+0x9c>
 80091e6:	4664      	mov	r4, ip
 80091e8:	42a3      	cmp	r3, r4
 80091ea:	dd22      	ble.n	8009232 <_strtol_l.constprop.0+0xbe>
 80091ec:	2f00      	cmp	r7, #0
 80091ee:	db1d      	blt.n	800922c <_strtol_l.constprop.0+0xb8>
 80091f0:	4581      	cmp	r9, r0
 80091f2:	d31b      	bcc.n	800922c <_strtol_l.constprop.0+0xb8>
 80091f4:	d101      	bne.n	80091fa <_strtol_l.constprop.0+0x86>
 80091f6:	45a2      	cmp	sl, r4
 80091f8:	db18      	blt.n	800922c <_strtol_l.constprop.0+0xb8>
 80091fa:	2701      	movs	r7, #1
 80091fc:	fb00 4003 	mla	r0, r0, r3, r4
 8009200:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009204:	e7ea      	b.n	80091dc <_strtol_l.constprop.0+0x68>
 8009206:	2c2b      	cmp	r4, #43	; 0x2b
 8009208:	bf04      	itt	eq
 800920a:	782c      	ldrbeq	r4, [r5, #0]
 800920c:	1c85      	addeq	r5, r0, #2
 800920e:	e7cd      	b.n	80091ac <_strtol_l.constprop.0+0x38>
 8009210:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009214:	f1bc 0f19 	cmp.w	ip, #25
 8009218:	d801      	bhi.n	800921e <_strtol_l.constprop.0+0xaa>
 800921a:	3c37      	subs	r4, #55	; 0x37
 800921c:	e7e4      	b.n	80091e8 <_strtol_l.constprop.0+0x74>
 800921e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009222:	f1bc 0f19 	cmp.w	ip, #25
 8009226:	d804      	bhi.n	8009232 <_strtol_l.constprop.0+0xbe>
 8009228:	3c57      	subs	r4, #87	; 0x57
 800922a:	e7dd      	b.n	80091e8 <_strtol_l.constprop.0+0x74>
 800922c:	f04f 37ff 	mov.w	r7, #4294967295
 8009230:	e7e6      	b.n	8009200 <_strtol_l.constprop.0+0x8c>
 8009232:	2f00      	cmp	r7, #0
 8009234:	da07      	bge.n	8009246 <_strtol_l.constprop.0+0xd2>
 8009236:	2322      	movs	r3, #34	; 0x22
 8009238:	4670      	mov	r0, lr
 800923a:	f8c8 3000 	str.w	r3, [r8]
 800923e:	2a00      	cmp	r2, #0
 8009240:	d0a4      	beq.n	800918c <_strtol_l.constprop.0+0x18>
 8009242:	1e69      	subs	r1, r5, #1
 8009244:	e005      	b.n	8009252 <_strtol_l.constprop.0+0xde>
 8009246:	b106      	cbz	r6, 800924a <_strtol_l.constprop.0+0xd6>
 8009248:	4240      	negs	r0, r0
 800924a:	2a00      	cmp	r2, #0
 800924c:	d09e      	beq.n	800918c <_strtol_l.constprop.0+0x18>
 800924e:	2f00      	cmp	r7, #0
 8009250:	d1f7      	bne.n	8009242 <_strtol_l.constprop.0+0xce>
 8009252:	6011      	str	r1, [r2, #0]
 8009254:	e79a      	b.n	800918c <_strtol_l.constprop.0+0x18>
 8009256:	2430      	movs	r4, #48	; 0x30
 8009258:	2b00      	cmp	r3, #0
 800925a:	d1b5      	bne.n	80091c8 <_strtol_l.constprop.0+0x54>
 800925c:	2308      	movs	r3, #8
 800925e:	e7b3      	b.n	80091c8 <_strtol_l.constprop.0+0x54>
 8009260:	2c30      	cmp	r4, #48	; 0x30
 8009262:	d0a9      	beq.n	80091b8 <_strtol_l.constprop.0+0x44>
 8009264:	230a      	movs	r3, #10
 8009266:	e7af      	b.n	80091c8 <_strtol_l.constprop.0+0x54>
 8009268:	0800c2b1 	.word	0x0800c2b1

0800926c <_strtol_r>:
 800926c:	f7ff bf82 	b.w	8009174 <_strtol_l.constprop.0>

08009270 <quorem>:
 8009270:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009274:	6903      	ldr	r3, [r0, #16]
 8009276:	690c      	ldr	r4, [r1, #16]
 8009278:	4607      	mov	r7, r0
 800927a:	42a3      	cmp	r3, r4
 800927c:	f2c0 8082 	blt.w	8009384 <quorem+0x114>
 8009280:	3c01      	subs	r4, #1
 8009282:	f100 0514 	add.w	r5, r0, #20
 8009286:	f101 0814 	add.w	r8, r1, #20
 800928a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800928e:	9301      	str	r3, [sp, #4]
 8009290:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009294:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009298:	3301      	adds	r3, #1
 800929a:	429a      	cmp	r2, r3
 800929c:	fbb2 f6f3 	udiv	r6, r2, r3
 80092a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80092a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80092a8:	d331      	bcc.n	800930e <quorem+0x9e>
 80092aa:	f04f 0e00 	mov.w	lr, #0
 80092ae:	4640      	mov	r0, r8
 80092b0:	46ac      	mov	ip, r5
 80092b2:	46f2      	mov	sl, lr
 80092b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80092b8:	b293      	uxth	r3, r2
 80092ba:	fb06 e303 	mla	r3, r6, r3, lr
 80092be:	0c12      	lsrs	r2, r2, #16
 80092c0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80092c4:	b29b      	uxth	r3, r3
 80092c6:	fb06 e202 	mla	r2, r6, r2, lr
 80092ca:	ebaa 0303 	sub.w	r3, sl, r3
 80092ce:	f8dc a000 	ldr.w	sl, [ip]
 80092d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80092d6:	fa1f fa8a 	uxth.w	sl, sl
 80092da:	4453      	add	r3, sl
 80092dc:	f8dc a000 	ldr.w	sl, [ip]
 80092e0:	b292      	uxth	r2, r2
 80092e2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80092e6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092f0:	4581      	cmp	r9, r0
 80092f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80092f6:	f84c 3b04 	str.w	r3, [ip], #4
 80092fa:	d2db      	bcs.n	80092b4 <quorem+0x44>
 80092fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8009300:	b92b      	cbnz	r3, 800930e <quorem+0x9e>
 8009302:	9b01      	ldr	r3, [sp, #4]
 8009304:	3b04      	subs	r3, #4
 8009306:	429d      	cmp	r5, r3
 8009308:	461a      	mov	r2, r3
 800930a:	d32f      	bcc.n	800936c <quorem+0xfc>
 800930c:	613c      	str	r4, [r7, #16]
 800930e:	4638      	mov	r0, r7
 8009310:	f001 fc82 	bl	800ac18 <__mcmp>
 8009314:	2800      	cmp	r0, #0
 8009316:	db25      	blt.n	8009364 <quorem+0xf4>
 8009318:	4628      	mov	r0, r5
 800931a:	f04f 0c00 	mov.w	ip, #0
 800931e:	3601      	adds	r6, #1
 8009320:	f858 1b04 	ldr.w	r1, [r8], #4
 8009324:	f8d0 e000 	ldr.w	lr, [r0]
 8009328:	b28b      	uxth	r3, r1
 800932a:	ebac 0303 	sub.w	r3, ip, r3
 800932e:	fa1f f28e 	uxth.w	r2, lr
 8009332:	4413      	add	r3, r2
 8009334:	0c0a      	lsrs	r2, r1, #16
 8009336:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800933a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800933e:	b29b      	uxth	r3, r3
 8009340:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009344:	45c1      	cmp	r9, r8
 8009346:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800934a:	f840 3b04 	str.w	r3, [r0], #4
 800934e:	d2e7      	bcs.n	8009320 <quorem+0xb0>
 8009350:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009354:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009358:	b922      	cbnz	r2, 8009364 <quorem+0xf4>
 800935a:	3b04      	subs	r3, #4
 800935c:	429d      	cmp	r5, r3
 800935e:	461a      	mov	r2, r3
 8009360:	d30a      	bcc.n	8009378 <quorem+0x108>
 8009362:	613c      	str	r4, [r7, #16]
 8009364:	4630      	mov	r0, r6
 8009366:	b003      	add	sp, #12
 8009368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800936c:	6812      	ldr	r2, [r2, #0]
 800936e:	3b04      	subs	r3, #4
 8009370:	2a00      	cmp	r2, #0
 8009372:	d1cb      	bne.n	800930c <quorem+0x9c>
 8009374:	3c01      	subs	r4, #1
 8009376:	e7c6      	b.n	8009306 <quorem+0x96>
 8009378:	6812      	ldr	r2, [r2, #0]
 800937a:	3b04      	subs	r3, #4
 800937c:	2a00      	cmp	r2, #0
 800937e:	d1f0      	bne.n	8009362 <quorem+0xf2>
 8009380:	3c01      	subs	r4, #1
 8009382:	e7eb      	b.n	800935c <quorem+0xec>
 8009384:	2000      	movs	r0, #0
 8009386:	e7ee      	b.n	8009366 <quorem+0xf6>

08009388 <_dtoa_r>:
 8009388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800938c:	4616      	mov	r6, r2
 800938e:	461f      	mov	r7, r3
 8009390:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009392:	b099      	sub	sp, #100	; 0x64
 8009394:	4605      	mov	r5, r0
 8009396:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800939a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800939e:	b974      	cbnz	r4, 80093be <_dtoa_r+0x36>
 80093a0:	2010      	movs	r0, #16
 80093a2:	f001 f949 	bl	800a638 <malloc>
 80093a6:	4602      	mov	r2, r0
 80093a8:	6268      	str	r0, [r5, #36]	; 0x24
 80093aa:	b920      	cbnz	r0, 80093b6 <_dtoa_r+0x2e>
 80093ac:	21ea      	movs	r1, #234	; 0xea
 80093ae:	4ba8      	ldr	r3, [pc, #672]	; (8009650 <_dtoa_r+0x2c8>)
 80093b0:	48a8      	ldr	r0, [pc, #672]	; (8009654 <_dtoa_r+0x2cc>)
 80093b2:	f002 f8a5 	bl	800b500 <__assert_func>
 80093b6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80093ba:	6004      	str	r4, [r0, #0]
 80093bc:	60c4      	str	r4, [r0, #12]
 80093be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80093c0:	6819      	ldr	r1, [r3, #0]
 80093c2:	b151      	cbz	r1, 80093da <_dtoa_r+0x52>
 80093c4:	685a      	ldr	r2, [r3, #4]
 80093c6:	2301      	movs	r3, #1
 80093c8:	4093      	lsls	r3, r2
 80093ca:	604a      	str	r2, [r1, #4]
 80093cc:	608b      	str	r3, [r1, #8]
 80093ce:	4628      	mov	r0, r5
 80093d0:	f001 f99a 	bl	800a708 <_Bfree>
 80093d4:	2200      	movs	r2, #0
 80093d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80093d8:	601a      	str	r2, [r3, #0]
 80093da:	1e3b      	subs	r3, r7, #0
 80093dc:	bfaf      	iteee	ge
 80093de:	2300      	movge	r3, #0
 80093e0:	2201      	movlt	r2, #1
 80093e2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80093e6:	9305      	strlt	r3, [sp, #20]
 80093e8:	bfa8      	it	ge
 80093ea:	f8c8 3000 	strge.w	r3, [r8]
 80093ee:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80093f2:	4b99      	ldr	r3, [pc, #612]	; (8009658 <_dtoa_r+0x2d0>)
 80093f4:	bfb8      	it	lt
 80093f6:	f8c8 2000 	strlt.w	r2, [r8]
 80093fa:	ea33 0309 	bics.w	r3, r3, r9
 80093fe:	d119      	bne.n	8009434 <_dtoa_r+0xac>
 8009400:	f242 730f 	movw	r3, #9999	; 0x270f
 8009404:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009406:	6013      	str	r3, [r2, #0]
 8009408:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800940c:	4333      	orrs	r3, r6
 800940e:	f000 857f 	beq.w	8009f10 <_dtoa_r+0xb88>
 8009412:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009414:	b953      	cbnz	r3, 800942c <_dtoa_r+0xa4>
 8009416:	4b91      	ldr	r3, [pc, #580]	; (800965c <_dtoa_r+0x2d4>)
 8009418:	e022      	b.n	8009460 <_dtoa_r+0xd8>
 800941a:	4b91      	ldr	r3, [pc, #580]	; (8009660 <_dtoa_r+0x2d8>)
 800941c:	9303      	str	r3, [sp, #12]
 800941e:	3308      	adds	r3, #8
 8009420:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009422:	6013      	str	r3, [r2, #0]
 8009424:	9803      	ldr	r0, [sp, #12]
 8009426:	b019      	add	sp, #100	; 0x64
 8009428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800942c:	4b8b      	ldr	r3, [pc, #556]	; (800965c <_dtoa_r+0x2d4>)
 800942e:	9303      	str	r3, [sp, #12]
 8009430:	3303      	adds	r3, #3
 8009432:	e7f5      	b.n	8009420 <_dtoa_r+0x98>
 8009434:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009438:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800943c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009440:	2200      	movs	r2, #0
 8009442:	2300      	movs	r3, #0
 8009444:	f7f7 fab0 	bl	80009a8 <__aeabi_dcmpeq>
 8009448:	4680      	mov	r8, r0
 800944a:	b158      	cbz	r0, 8009464 <_dtoa_r+0xdc>
 800944c:	2301      	movs	r3, #1
 800944e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009450:	6013      	str	r3, [r2, #0]
 8009452:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009454:	2b00      	cmp	r3, #0
 8009456:	f000 8558 	beq.w	8009f0a <_dtoa_r+0xb82>
 800945a:	4882      	ldr	r0, [pc, #520]	; (8009664 <_dtoa_r+0x2dc>)
 800945c:	6018      	str	r0, [r3, #0]
 800945e:	1e43      	subs	r3, r0, #1
 8009460:	9303      	str	r3, [sp, #12]
 8009462:	e7df      	b.n	8009424 <_dtoa_r+0x9c>
 8009464:	ab16      	add	r3, sp, #88	; 0x58
 8009466:	9301      	str	r3, [sp, #4]
 8009468:	ab17      	add	r3, sp, #92	; 0x5c
 800946a:	9300      	str	r3, [sp, #0]
 800946c:	4628      	mov	r0, r5
 800946e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009472:	f001 fcf3 	bl	800ae5c <__d2b>
 8009476:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800947a:	4683      	mov	fp, r0
 800947c:	2c00      	cmp	r4, #0
 800947e:	d07f      	beq.n	8009580 <_dtoa_r+0x1f8>
 8009480:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009484:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009486:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800948a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800948e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009492:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009496:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800949a:	2200      	movs	r2, #0
 800949c:	4b72      	ldr	r3, [pc, #456]	; (8009668 <_dtoa_r+0x2e0>)
 800949e:	f7f6 fe63 	bl	8000168 <__aeabi_dsub>
 80094a2:	a365      	add	r3, pc, #404	; (adr r3, 8009638 <_dtoa_r+0x2b0>)
 80094a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a8:	f7f7 f816 	bl	80004d8 <__aeabi_dmul>
 80094ac:	a364      	add	r3, pc, #400	; (adr r3, 8009640 <_dtoa_r+0x2b8>)
 80094ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b2:	f7f6 fe5b 	bl	800016c <__adddf3>
 80094b6:	4606      	mov	r6, r0
 80094b8:	4620      	mov	r0, r4
 80094ba:	460f      	mov	r7, r1
 80094bc:	f7f6 ffa2 	bl	8000404 <__aeabi_i2d>
 80094c0:	a361      	add	r3, pc, #388	; (adr r3, 8009648 <_dtoa_r+0x2c0>)
 80094c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c6:	f7f7 f807 	bl	80004d8 <__aeabi_dmul>
 80094ca:	4602      	mov	r2, r0
 80094cc:	460b      	mov	r3, r1
 80094ce:	4630      	mov	r0, r6
 80094d0:	4639      	mov	r1, r7
 80094d2:	f7f6 fe4b 	bl	800016c <__adddf3>
 80094d6:	4606      	mov	r6, r0
 80094d8:	460f      	mov	r7, r1
 80094da:	f7f7 faad 	bl	8000a38 <__aeabi_d2iz>
 80094de:	2200      	movs	r2, #0
 80094e0:	4682      	mov	sl, r0
 80094e2:	2300      	movs	r3, #0
 80094e4:	4630      	mov	r0, r6
 80094e6:	4639      	mov	r1, r7
 80094e8:	f7f7 fa68 	bl	80009bc <__aeabi_dcmplt>
 80094ec:	b148      	cbz	r0, 8009502 <_dtoa_r+0x17a>
 80094ee:	4650      	mov	r0, sl
 80094f0:	f7f6 ff88 	bl	8000404 <__aeabi_i2d>
 80094f4:	4632      	mov	r2, r6
 80094f6:	463b      	mov	r3, r7
 80094f8:	f7f7 fa56 	bl	80009a8 <__aeabi_dcmpeq>
 80094fc:	b908      	cbnz	r0, 8009502 <_dtoa_r+0x17a>
 80094fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009502:	f1ba 0f16 	cmp.w	sl, #22
 8009506:	d858      	bhi.n	80095ba <_dtoa_r+0x232>
 8009508:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800950c:	4b57      	ldr	r3, [pc, #348]	; (800966c <_dtoa_r+0x2e4>)
 800950e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009516:	f7f7 fa51 	bl	80009bc <__aeabi_dcmplt>
 800951a:	2800      	cmp	r0, #0
 800951c:	d04f      	beq.n	80095be <_dtoa_r+0x236>
 800951e:	2300      	movs	r3, #0
 8009520:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009524:	930f      	str	r3, [sp, #60]	; 0x3c
 8009526:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009528:	1b1c      	subs	r4, r3, r4
 800952a:	1e63      	subs	r3, r4, #1
 800952c:	9309      	str	r3, [sp, #36]	; 0x24
 800952e:	bf49      	itett	mi
 8009530:	f1c4 0301 	rsbmi	r3, r4, #1
 8009534:	2300      	movpl	r3, #0
 8009536:	9306      	strmi	r3, [sp, #24]
 8009538:	2300      	movmi	r3, #0
 800953a:	bf54      	ite	pl
 800953c:	9306      	strpl	r3, [sp, #24]
 800953e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8009540:	f1ba 0f00 	cmp.w	sl, #0
 8009544:	db3d      	blt.n	80095c2 <_dtoa_r+0x23a>
 8009546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009548:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800954c:	4453      	add	r3, sl
 800954e:	9309      	str	r3, [sp, #36]	; 0x24
 8009550:	2300      	movs	r3, #0
 8009552:	930a      	str	r3, [sp, #40]	; 0x28
 8009554:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009556:	2b09      	cmp	r3, #9
 8009558:	f200 808c 	bhi.w	8009674 <_dtoa_r+0x2ec>
 800955c:	2b05      	cmp	r3, #5
 800955e:	bfc4      	itt	gt
 8009560:	3b04      	subgt	r3, #4
 8009562:	9322      	strgt	r3, [sp, #136]	; 0x88
 8009564:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009566:	bfc8      	it	gt
 8009568:	2400      	movgt	r4, #0
 800956a:	f1a3 0302 	sub.w	r3, r3, #2
 800956e:	bfd8      	it	le
 8009570:	2401      	movle	r4, #1
 8009572:	2b03      	cmp	r3, #3
 8009574:	f200 808a 	bhi.w	800968c <_dtoa_r+0x304>
 8009578:	e8df f003 	tbb	[pc, r3]
 800957c:	5b4d4f2d 	.word	0x5b4d4f2d
 8009580:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8009584:	441c      	add	r4, r3
 8009586:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800958a:	2b20      	cmp	r3, #32
 800958c:	bfc3      	ittte	gt
 800958e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009592:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8009596:	fa09 f303 	lslgt.w	r3, r9, r3
 800959a:	f1c3 0320 	rsble	r3, r3, #32
 800959e:	bfc6      	itte	gt
 80095a0:	fa26 f000 	lsrgt.w	r0, r6, r0
 80095a4:	4318      	orrgt	r0, r3
 80095a6:	fa06 f003 	lslle.w	r0, r6, r3
 80095aa:	f7f6 ff1b 	bl	80003e4 <__aeabi_ui2d>
 80095ae:	2301      	movs	r3, #1
 80095b0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80095b4:	3c01      	subs	r4, #1
 80095b6:	9313      	str	r3, [sp, #76]	; 0x4c
 80095b8:	e76f      	b.n	800949a <_dtoa_r+0x112>
 80095ba:	2301      	movs	r3, #1
 80095bc:	e7b2      	b.n	8009524 <_dtoa_r+0x19c>
 80095be:	900f      	str	r0, [sp, #60]	; 0x3c
 80095c0:	e7b1      	b.n	8009526 <_dtoa_r+0x19e>
 80095c2:	9b06      	ldr	r3, [sp, #24]
 80095c4:	eba3 030a 	sub.w	r3, r3, sl
 80095c8:	9306      	str	r3, [sp, #24]
 80095ca:	f1ca 0300 	rsb	r3, sl, #0
 80095ce:	930a      	str	r3, [sp, #40]	; 0x28
 80095d0:	2300      	movs	r3, #0
 80095d2:	930e      	str	r3, [sp, #56]	; 0x38
 80095d4:	e7be      	b.n	8009554 <_dtoa_r+0x1cc>
 80095d6:	2300      	movs	r3, #0
 80095d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80095da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80095dc:	2b00      	cmp	r3, #0
 80095de:	dc58      	bgt.n	8009692 <_dtoa_r+0x30a>
 80095e0:	f04f 0901 	mov.w	r9, #1
 80095e4:	464b      	mov	r3, r9
 80095e6:	f8cd 9020 	str.w	r9, [sp, #32]
 80095ea:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80095ee:	2200      	movs	r2, #0
 80095f0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80095f2:	6042      	str	r2, [r0, #4]
 80095f4:	2204      	movs	r2, #4
 80095f6:	f102 0614 	add.w	r6, r2, #20
 80095fa:	429e      	cmp	r6, r3
 80095fc:	6841      	ldr	r1, [r0, #4]
 80095fe:	d94e      	bls.n	800969e <_dtoa_r+0x316>
 8009600:	4628      	mov	r0, r5
 8009602:	f001 f841 	bl	800a688 <_Balloc>
 8009606:	9003      	str	r0, [sp, #12]
 8009608:	2800      	cmp	r0, #0
 800960a:	d14c      	bne.n	80096a6 <_dtoa_r+0x31e>
 800960c:	4602      	mov	r2, r0
 800960e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009612:	4b17      	ldr	r3, [pc, #92]	; (8009670 <_dtoa_r+0x2e8>)
 8009614:	e6cc      	b.n	80093b0 <_dtoa_r+0x28>
 8009616:	2301      	movs	r3, #1
 8009618:	e7de      	b.n	80095d8 <_dtoa_r+0x250>
 800961a:	2300      	movs	r3, #0
 800961c:	930b      	str	r3, [sp, #44]	; 0x2c
 800961e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009620:	eb0a 0903 	add.w	r9, sl, r3
 8009624:	f109 0301 	add.w	r3, r9, #1
 8009628:	2b01      	cmp	r3, #1
 800962a:	9308      	str	r3, [sp, #32]
 800962c:	bfb8      	it	lt
 800962e:	2301      	movlt	r3, #1
 8009630:	e7dd      	b.n	80095ee <_dtoa_r+0x266>
 8009632:	2301      	movs	r3, #1
 8009634:	e7f2      	b.n	800961c <_dtoa_r+0x294>
 8009636:	bf00      	nop
 8009638:	636f4361 	.word	0x636f4361
 800963c:	3fd287a7 	.word	0x3fd287a7
 8009640:	8b60c8b3 	.word	0x8b60c8b3
 8009644:	3fc68a28 	.word	0x3fc68a28
 8009648:	509f79fb 	.word	0x509f79fb
 800964c:	3fd34413 	.word	0x3fd34413
 8009650:	0800c3be 	.word	0x0800c3be
 8009654:	0800c3d5 	.word	0x0800c3d5
 8009658:	7ff00000 	.word	0x7ff00000
 800965c:	0800c3ba 	.word	0x0800c3ba
 8009660:	0800c3b1 	.word	0x0800c3b1
 8009664:	0800c231 	.word	0x0800c231
 8009668:	3ff80000 	.word	0x3ff80000
 800966c:	0800c540 	.word	0x0800c540
 8009670:	0800c430 	.word	0x0800c430
 8009674:	2401      	movs	r4, #1
 8009676:	2300      	movs	r3, #0
 8009678:	940b      	str	r4, [sp, #44]	; 0x2c
 800967a:	9322      	str	r3, [sp, #136]	; 0x88
 800967c:	f04f 39ff 	mov.w	r9, #4294967295
 8009680:	2200      	movs	r2, #0
 8009682:	2312      	movs	r3, #18
 8009684:	f8cd 9020 	str.w	r9, [sp, #32]
 8009688:	9223      	str	r2, [sp, #140]	; 0x8c
 800968a:	e7b0      	b.n	80095ee <_dtoa_r+0x266>
 800968c:	2301      	movs	r3, #1
 800968e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009690:	e7f4      	b.n	800967c <_dtoa_r+0x2f4>
 8009692:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8009696:	464b      	mov	r3, r9
 8009698:	f8cd 9020 	str.w	r9, [sp, #32]
 800969c:	e7a7      	b.n	80095ee <_dtoa_r+0x266>
 800969e:	3101      	adds	r1, #1
 80096a0:	6041      	str	r1, [r0, #4]
 80096a2:	0052      	lsls	r2, r2, #1
 80096a4:	e7a7      	b.n	80095f6 <_dtoa_r+0x26e>
 80096a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80096a8:	9a03      	ldr	r2, [sp, #12]
 80096aa:	601a      	str	r2, [r3, #0]
 80096ac:	9b08      	ldr	r3, [sp, #32]
 80096ae:	2b0e      	cmp	r3, #14
 80096b0:	f200 80a8 	bhi.w	8009804 <_dtoa_r+0x47c>
 80096b4:	2c00      	cmp	r4, #0
 80096b6:	f000 80a5 	beq.w	8009804 <_dtoa_r+0x47c>
 80096ba:	f1ba 0f00 	cmp.w	sl, #0
 80096be:	dd34      	ble.n	800972a <_dtoa_r+0x3a2>
 80096c0:	4a9a      	ldr	r2, [pc, #616]	; (800992c <_dtoa_r+0x5a4>)
 80096c2:	f00a 030f 	and.w	r3, sl, #15
 80096c6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80096ca:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80096ce:	e9d3 3400 	ldrd	r3, r4, [r3]
 80096d2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80096d6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80096da:	d016      	beq.n	800970a <_dtoa_r+0x382>
 80096dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80096e0:	4b93      	ldr	r3, [pc, #588]	; (8009930 <_dtoa_r+0x5a8>)
 80096e2:	2703      	movs	r7, #3
 80096e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80096e8:	f7f7 f820 	bl	800072c <__aeabi_ddiv>
 80096ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096f0:	f004 040f 	and.w	r4, r4, #15
 80096f4:	4e8e      	ldr	r6, [pc, #568]	; (8009930 <_dtoa_r+0x5a8>)
 80096f6:	b954      	cbnz	r4, 800970e <_dtoa_r+0x386>
 80096f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80096fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009700:	f7f7 f814 	bl	800072c <__aeabi_ddiv>
 8009704:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009708:	e029      	b.n	800975e <_dtoa_r+0x3d6>
 800970a:	2702      	movs	r7, #2
 800970c:	e7f2      	b.n	80096f4 <_dtoa_r+0x36c>
 800970e:	07e1      	lsls	r1, r4, #31
 8009710:	d508      	bpl.n	8009724 <_dtoa_r+0x39c>
 8009712:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009716:	e9d6 2300 	ldrd	r2, r3, [r6]
 800971a:	f7f6 fedd 	bl	80004d8 <__aeabi_dmul>
 800971e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009722:	3701      	adds	r7, #1
 8009724:	1064      	asrs	r4, r4, #1
 8009726:	3608      	adds	r6, #8
 8009728:	e7e5      	b.n	80096f6 <_dtoa_r+0x36e>
 800972a:	f000 80a5 	beq.w	8009878 <_dtoa_r+0x4f0>
 800972e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009732:	f1ca 0400 	rsb	r4, sl, #0
 8009736:	4b7d      	ldr	r3, [pc, #500]	; (800992c <_dtoa_r+0x5a4>)
 8009738:	f004 020f 	and.w	r2, r4, #15
 800973c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009744:	f7f6 fec8 	bl	80004d8 <__aeabi_dmul>
 8009748:	2702      	movs	r7, #2
 800974a:	2300      	movs	r3, #0
 800974c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009750:	4e77      	ldr	r6, [pc, #476]	; (8009930 <_dtoa_r+0x5a8>)
 8009752:	1124      	asrs	r4, r4, #4
 8009754:	2c00      	cmp	r4, #0
 8009756:	f040 8084 	bne.w	8009862 <_dtoa_r+0x4da>
 800975a:	2b00      	cmp	r3, #0
 800975c:	d1d2      	bne.n	8009704 <_dtoa_r+0x37c>
 800975e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009760:	2b00      	cmp	r3, #0
 8009762:	f000 808b 	beq.w	800987c <_dtoa_r+0x4f4>
 8009766:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800976a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800976e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009772:	2200      	movs	r2, #0
 8009774:	4b6f      	ldr	r3, [pc, #444]	; (8009934 <_dtoa_r+0x5ac>)
 8009776:	f7f7 f921 	bl	80009bc <__aeabi_dcmplt>
 800977a:	2800      	cmp	r0, #0
 800977c:	d07e      	beq.n	800987c <_dtoa_r+0x4f4>
 800977e:	9b08      	ldr	r3, [sp, #32]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d07b      	beq.n	800987c <_dtoa_r+0x4f4>
 8009784:	f1b9 0f00 	cmp.w	r9, #0
 8009788:	dd38      	ble.n	80097fc <_dtoa_r+0x474>
 800978a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800978e:	2200      	movs	r2, #0
 8009790:	4b69      	ldr	r3, [pc, #420]	; (8009938 <_dtoa_r+0x5b0>)
 8009792:	f7f6 fea1 	bl	80004d8 <__aeabi_dmul>
 8009796:	464c      	mov	r4, r9
 8009798:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800979c:	f10a 38ff 	add.w	r8, sl, #4294967295
 80097a0:	3701      	adds	r7, #1
 80097a2:	4638      	mov	r0, r7
 80097a4:	f7f6 fe2e 	bl	8000404 <__aeabi_i2d>
 80097a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097ac:	f7f6 fe94 	bl	80004d8 <__aeabi_dmul>
 80097b0:	2200      	movs	r2, #0
 80097b2:	4b62      	ldr	r3, [pc, #392]	; (800993c <_dtoa_r+0x5b4>)
 80097b4:	f7f6 fcda 	bl	800016c <__adddf3>
 80097b8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80097bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80097c0:	9611      	str	r6, [sp, #68]	; 0x44
 80097c2:	2c00      	cmp	r4, #0
 80097c4:	d15d      	bne.n	8009882 <_dtoa_r+0x4fa>
 80097c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80097ca:	2200      	movs	r2, #0
 80097cc:	4b5c      	ldr	r3, [pc, #368]	; (8009940 <_dtoa_r+0x5b8>)
 80097ce:	f7f6 fccb 	bl	8000168 <__aeabi_dsub>
 80097d2:	4602      	mov	r2, r0
 80097d4:	460b      	mov	r3, r1
 80097d6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80097da:	4633      	mov	r3, r6
 80097dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80097de:	f7f7 f90b 	bl	80009f8 <__aeabi_dcmpgt>
 80097e2:	2800      	cmp	r0, #0
 80097e4:	f040 829c 	bne.w	8009d20 <_dtoa_r+0x998>
 80097e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80097ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80097ee:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80097f2:	f7f7 f8e3 	bl	80009bc <__aeabi_dcmplt>
 80097f6:	2800      	cmp	r0, #0
 80097f8:	f040 8290 	bne.w	8009d1c <_dtoa_r+0x994>
 80097fc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8009800:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009804:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009806:	2b00      	cmp	r3, #0
 8009808:	f2c0 8152 	blt.w	8009ab0 <_dtoa_r+0x728>
 800980c:	f1ba 0f0e 	cmp.w	sl, #14
 8009810:	f300 814e 	bgt.w	8009ab0 <_dtoa_r+0x728>
 8009814:	4b45      	ldr	r3, [pc, #276]	; (800992c <_dtoa_r+0x5a4>)
 8009816:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800981a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800981e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009822:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009824:	2b00      	cmp	r3, #0
 8009826:	f280 80db 	bge.w	80099e0 <_dtoa_r+0x658>
 800982a:	9b08      	ldr	r3, [sp, #32]
 800982c:	2b00      	cmp	r3, #0
 800982e:	f300 80d7 	bgt.w	80099e0 <_dtoa_r+0x658>
 8009832:	f040 8272 	bne.w	8009d1a <_dtoa_r+0x992>
 8009836:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800983a:	2200      	movs	r2, #0
 800983c:	4b40      	ldr	r3, [pc, #256]	; (8009940 <_dtoa_r+0x5b8>)
 800983e:	f7f6 fe4b 	bl	80004d8 <__aeabi_dmul>
 8009842:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009846:	f7f7 f8cd 	bl	80009e4 <__aeabi_dcmpge>
 800984a:	9c08      	ldr	r4, [sp, #32]
 800984c:	4626      	mov	r6, r4
 800984e:	2800      	cmp	r0, #0
 8009850:	f040 8248 	bne.w	8009ce4 <_dtoa_r+0x95c>
 8009854:	2331      	movs	r3, #49	; 0x31
 8009856:	9f03      	ldr	r7, [sp, #12]
 8009858:	f10a 0a01 	add.w	sl, sl, #1
 800985c:	f807 3b01 	strb.w	r3, [r7], #1
 8009860:	e244      	b.n	8009cec <_dtoa_r+0x964>
 8009862:	07e2      	lsls	r2, r4, #31
 8009864:	d505      	bpl.n	8009872 <_dtoa_r+0x4ea>
 8009866:	e9d6 2300 	ldrd	r2, r3, [r6]
 800986a:	f7f6 fe35 	bl	80004d8 <__aeabi_dmul>
 800986e:	2301      	movs	r3, #1
 8009870:	3701      	adds	r7, #1
 8009872:	1064      	asrs	r4, r4, #1
 8009874:	3608      	adds	r6, #8
 8009876:	e76d      	b.n	8009754 <_dtoa_r+0x3cc>
 8009878:	2702      	movs	r7, #2
 800987a:	e770      	b.n	800975e <_dtoa_r+0x3d6>
 800987c:	46d0      	mov	r8, sl
 800987e:	9c08      	ldr	r4, [sp, #32]
 8009880:	e78f      	b.n	80097a2 <_dtoa_r+0x41a>
 8009882:	9903      	ldr	r1, [sp, #12]
 8009884:	4b29      	ldr	r3, [pc, #164]	; (800992c <_dtoa_r+0x5a4>)
 8009886:	4421      	add	r1, r4
 8009888:	9112      	str	r1, [sp, #72]	; 0x48
 800988a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800988c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009890:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009894:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009898:	2900      	cmp	r1, #0
 800989a:	d055      	beq.n	8009948 <_dtoa_r+0x5c0>
 800989c:	2000      	movs	r0, #0
 800989e:	4929      	ldr	r1, [pc, #164]	; (8009944 <_dtoa_r+0x5bc>)
 80098a0:	f7f6 ff44 	bl	800072c <__aeabi_ddiv>
 80098a4:	463b      	mov	r3, r7
 80098a6:	4632      	mov	r2, r6
 80098a8:	f7f6 fc5e 	bl	8000168 <__aeabi_dsub>
 80098ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80098b0:	9f03      	ldr	r7, [sp, #12]
 80098b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098b6:	f7f7 f8bf 	bl	8000a38 <__aeabi_d2iz>
 80098ba:	4604      	mov	r4, r0
 80098bc:	f7f6 fda2 	bl	8000404 <__aeabi_i2d>
 80098c0:	4602      	mov	r2, r0
 80098c2:	460b      	mov	r3, r1
 80098c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098c8:	f7f6 fc4e 	bl	8000168 <__aeabi_dsub>
 80098cc:	4602      	mov	r2, r0
 80098ce:	460b      	mov	r3, r1
 80098d0:	3430      	adds	r4, #48	; 0x30
 80098d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80098d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80098da:	f807 4b01 	strb.w	r4, [r7], #1
 80098de:	f7f7 f86d 	bl	80009bc <__aeabi_dcmplt>
 80098e2:	2800      	cmp	r0, #0
 80098e4:	d174      	bne.n	80099d0 <_dtoa_r+0x648>
 80098e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098ea:	2000      	movs	r0, #0
 80098ec:	4911      	ldr	r1, [pc, #68]	; (8009934 <_dtoa_r+0x5ac>)
 80098ee:	f7f6 fc3b 	bl	8000168 <__aeabi_dsub>
 80098f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80098f6:	f7f7 f861 	bl	80009bc <__aeabi_dcmplt>
 80098fa:	2800      	cmp	r0, #0
 80098fc:	f040 80b7 	bne.w	8009a6e <_dtoa_r+0x6e6>
 8009900:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009902:	429f      	cmp	r7, r3
 8009904:	f43f af7a 	beq.w	80097fc <_dtoa_r+0x474>
 8009908:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800990c:	2200      	movs	r2, #0
 800990e:	4b0a      	ldr	r3, [pc, #40]	; (8009938 <_dtoa_r+0x5b0>)
 8009910:	f7f6 fde2 	bl	80004d8 <__aeabi_dmul>
 8009914:	2200      	movs	r2, #0
 8009916:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800991a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800991e:	4b06      	ldr	r3, [pc, #24]	; (8009938 <_dtoa_r+0x5b0>)
 8009920:	f7f6 fdda 	bl	80004d8 <__aeabi_dmul>
 8009924:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009928:	e7c3      	b.n	80098b2 <_dtoa_r+0x52a>
 800992a:	bf00      	nop
 800992c:	0800c540 	.word	0x0800c540
 8009930:	0800c518 	.word	0x0800c518
 8009934:	3ff00000 	.word	0x3ff00000
 8009938:	40240000 	.word	0x40240000
 800993c:	401c0000 	.word	0x401c0000
 8009940:	40140000 	.word	0x40140000
 8009944:	3fe00000 	.word	0x3fe00000
 8009948:	4630      	mov	r0, r6
 800994a:	4639      	mov	r1, r7
 800994c:	f7f6 fdc4 	bl	80004d8 <__aeabi_dmul>
 8009950:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009952:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009956:	9c03      	ldr	r4, [sp, #12]
 8009958:	9314      	str	r3, [sp, #80]	; 0x50
 800995a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800995e:	f7f7 f86b 	bl	8000a38 <__aeabi_d2iz>
 8009962:	9015      	str	r0, [sp, #84]	; 0x54
 8009964:	f7f6 fd4e 	bl	8000404 <__aeabi_i2d>
 8009968:	4602      	mov	r2, r0
 800996a:	460b      	mov	r3, r1
 800996c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009970:	f7f6 fbfa 	bl	8000168 <__aeabi_dsub>
 8009974:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009976:	4606      	mov	r6, r0
 8009978:	3330      	adds	r3, #48	; 0x30
 800997a:	f804 3b01 	strb.w	r3, [r4], #1
 800997e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009980:	460f      	mov	r7, r1
 8009982:	429c      	cmp	r4, r3
 8009984:	f04f 0200 	mov.w	r2, #0
 8009988:	d124      	bne.n	80099d4 <_dtoa_r+0x64c>
 800998a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800998e:	4bb0      	ldr	r3, [pc, #704]	; (8009c50 <_dtoa_r+0x8c8>)
 8009990:	f7f6 fbec 	bl	800016c <__adddf3>
 8009994:	4602      	mov	r2, r0
 8009996:	460b      	mov	r3, r1
 8009998:	4630      	mov	r0, r6
 800999a:	4639      	mov	r1, r7
 800999c:	f7f7 f82c 	bl	80009f8 <__aeabi_dcmpgt>
 80099a0:	2800      	cmp	r0, #0
 80099a2:	d163      	bne.n	8009a6c <_dtoa_r+0x6e4>
 80099a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80099a8:	2000      	movs	r0, #0
 80099aa:	49a9      	ldr	r1, [pc, #676]	; (8009c50 <_dtoa_r+0x8c8>)
 80099ac:	f7f6 fbdc 	bl	8000168 <__aeabi_dsub>
 80099b0:	4602      	mov	r2, r0
 80099b2:	460b      	mov	r3, r1
 80099b4:	4630      	mov	r0, r6
 80099b6:	4639      	mov	r1, r7
 80099b8:	f7f7 f800 	bl	80009bc <__aeabi_dcmplt>
 80099bc:	2800      	cmp	r0, #0
 80099be:	f43f af1d 	beq.w	80097fc <_dtoa_r+0x474>
 80099c2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80099c4:	1e7b      	subs	r3, r7, #1
 80099c6:	9314      	str	r3, [sp, #80]	; 0x50
 80099c8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80099cc:	2b30      	cmp	r3, #48	; 0x30
 80099ce:	d0f8      	beq.n	80099c2 <_dtoa_r+0x63a>
 80099d0:	46c2      	mov	sl, r8
 80099d2:	e03b      	b.n	8009a4c <_dtoa_r+0x6c4>
 80099d4:	4b9f      	ldr	r3, [pc, #636]	; (8009c54 <_dtoa_r+0x8cc>)
 80099d6:	f7f6 fd7f 	bl	80004d8 <__aeabi_dmul>
 80099da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099de:	e7bc      	b.n	800995a <_dtoa_r+0x5d2>
 80099e0:	9f03      	ldr	r7, [sp, #12]
 80099e2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80099e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80099ea:	4640      	mov	r0, r8
 80099ec:	4649      	mov	r1, r9
 80099ee:	f7f6 fe9d 	bl	800072c <__aeabi_ddiv>
 80099f2:	f7f7 f821 	bl	8000a38 <__aeabi_d2iz>
 80099f6:	4604      	mov	r4, r0
 80099f8:	f7f6 fd04 	bl	8000404 <__aeabi_i2d>
 80099fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a00:	f7f6 fd6a 	bl	80004d8 <__aeabi_dmul>
 8009a04:	4602      	mov	r2, r0
 8009a06:	460b      	mov	r3, r1
 8009a08:	4640      	mov	r0, r8
 8009a0a:	4649      	mov	r1, r9
 8009a0c:	f7f6 fbac 	bl	8000168 <__aeabi_dsub>
 8009a10:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8009a14:	f807 6b01 	strb.w	r6, [r7], #1
 8009a18:	9e03      	ldr	r6, [sp, #12]
 8009a1a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8009a1e:	1bbe      	subs	r6, r7, r6
 8009a20:	45b4      	cmp	ip, r6
 8009a22:	4602      	mov	r2, r0
 8009a24:	460b      	mov	r3, r1
 8009a26:	d136      	bne.n	8009a96 <_dtoa_r+0x70e>
 8009a28:	f7f6 fba0 	bl	800016c <__adddf3>
 8009a2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a30:	4680      	mov	r8, r0
 8009a32:	4689      	mov	r9, r1
 8009a34:	f7f6 ffe0 	bl	80009f8 <__aeabi_dcmpgt>
 8009a38:	bb58      	cbnz	r0, 8009a92 <_dtoa_r+0x70a>
 8009a3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a3e:	4640      	mov	r0, r8
 8009a40:	4649      	mov	r1, r9
 8009a42:	f7f6 ffb1 	bl	80009a8 <__aeabi_dcmpeq>
 8009a46:	b108      	cbz	r0, 8009a4c <_dtoa_r+0x6c4>
 8009a48:	07e1      	lsls	r1, r4, #31
 8009a4a:	d422      	bmi.n	8009a92 <_dtoa_r+0x70a>
 8009a4c:	4628      	mov	r0, r5
 8009a4e:	4659      	mov	r1, fp
 8009a50:	f000 fe5a 	bl	800a708 <_Bfree>
 8009a54:	2300      	movs	r3, #0
 8009a56:	703b      	strb	r3, [r7, #0]
 8009a58:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009a5a:	f10a 0001 	add.w	r0, sl, #1
 8009a5e:	6018      	str	r0, [r3, #0]
 8009a60:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	f43f acde 	beq.w	8009424 <_dtoa_r+0x9c>
 8009a68:	601f      	str	r7, [r3, #0]
 8009a6a:	e4db      	b.n	8009424 <_dtoa_r+0x9c>
 8009a6c:	4627      	mov	r7, r4
 8009a6e:	463b      	mov	r3, r7
 8009a70:	461f      	mov	r7, r3
 8009a72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009a76:	2a39      	cmp	r2, #57	; 0x39
 8009a78:	d107      	bne.n	8009a8a <_dtoa_r+0x702>
 8009a7a:	9a03      	ldr	r2, [sp, #12]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d1f7      	bne.n	8009a70 <_dtoa_r+0x6e8>
 8009a80:	2230      	movs	r2, #48	; 0x30
 8009a82:	9903      	ldr	r1, [sp, #12]
 8009a84:	f108 0801 	add.w	r8, r8, #1
 8009a88:	700a      	strb	r2, [r1, #0]
 8009a8a:	781a      	ldrb	r2, [r3, #0]
 8009a8c:	3201      	adds	r2, #1
 8009a8e:	701a      	strb	r2, [r3, #0]
 8009a90:	e79e      	b.n	80099d0 <_dtoa_r+0x648>
 8009a92:	46d0      	mov	r8, sl
 8009a94:	e7eb      	b.n	8009a6e <_dtoa_r+0x6e6>
 8009a96:	2200      	movs	r2, #0
 8009a98:	4b6e      	ldr	r3, [pc, #440]	; (8009c54 <_dtoa_r+0x8cc>)
 8009a9a:	f7f6 fd1d 	bl	80004d8 <__aeabi_dmul>
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	4680      	mov	r8, r0
 8009aa4:	4689      	mov	r9, r1
 8009aa6:	f7f6 ff7f 	bl	80009a8 <__aeabi_dcmpeq>
 8009aaa:	2800      	cmp	r0, #0
 8009aac:	d09b      	beq.n	80099e6 <_dtoa_r+0x65e>
 8009aae:	e7cd      	b.n	8009a4c <_dtoa_r+0x6c4>
 8009ab0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ab2:	2a00      	cmp	r2, #0
 8009ab4:	f000 80d0 	beq.w	8009c58 <_dtoa_r+0x8d0>
 8009ab8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009aba:	2a01      	cmp	r2, #1
 8009abc:	f300 80ae 	bgt.w	8009c1c <_dtoa_r+0x894>
 8009ac0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ac2:	2a00      	cmp	r2, #0
 8009ac4:	f000 80a6 	beq.w	8009c14 <_dtoa_r+0x88c>
 8009ac8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009acc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009ace:	9f06      	ldr	r7, [sp, #24]
 8009ad0:	9a06      	ldr	r2, [sp, #24]
 8009ad2:	2101      	movs	r1, #1
 8009ad4:	441a      	add	r2, r3
 8009ad6:	9206      	str	r2, [sp, #24]
 8009ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ada:	4628      	mov	r0, r5
 8009adc:	441a      	add	r2, r3
 8009ade:	9209      	str	r2, [sp, #36]	; 0x24
 8009ae0:	f000 ff12 	bl	800a908 <__i2b>
 8009ae4:	4606      	mov	r6, r0
 8009ae6:	2f00      	cmp	r7, #0
 8009ae8:	dd0c      	ble.n	8009b04 <_dtoa_r+0x77c>
 8009aea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	dd09      	ble.n	8009b04 <_dtoa_r+0x77c>
 8009af0:	42bb      	cmp	r3, r7
 8009af2:	bfa8      	it	ge
 8009af4:	463b      	movge	r3, r7
 8009af6:	9a06      	ldr	r2, [sp, #24]
 8009af8:	1aff      	subs	r7, r7, r3
 8009afa:	1ad2      	subs	r2, r2, r3
 8009afc:	9206      	str	r2, [sp, #24]
 8009afe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b00:	1ad3      	subs	r3, r2, r3
 8009b02:	9309      	str	r3, [sp, #36]	; 0x24
 8009b04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b06:	b1f3      	cbz	r3, 8009b46 <_dtoa_r+0x7be>
 8009b08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	f000 80a8 	beq.w	8009c60 <_dtoa_r+0x8d8>
 8009b10:	2c00      	cmp	r4, #0
 8009b12:	dd10      	ble.n	8009b36 <_dtoa_r+0x7ae>
 8009b14:	4631      	mov	r1, r6
 8009b16:	4622      	mov	r2, r4
 8009b18:	4628      	mov	r0, r5
 8009b1a:	f000 ffb3 	bl	800aa84 <__pow5mult>
 8009b1e:	465a      	mov	r2, fp
 8009b20:	4601      	mov	r1, r0
 8009b22:	4606      	mov	r6, r0
 8009b24:	4628      	mov	r0, r5
 8009b26:	f000 ff05 	bl	800a934 <__multiply>
 8009b2a:	4680      	mov	r8, r0
 8009b2c:	4659      	mov	r1, fp
 8009b2e:	4628      	mov	r0, r5
 8009b30:	f000 fdea 	bl	800a708 <_Bfree>
 8009b34:	46c3      	mov	fp, r8
 8009b36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b38:	1b1a      	subs	r2, r3, r4
 8009b3a:	d004      	beq.n	8009b46 <_dtoa_r+0x7be>
 8009b3c:	4659      	mov	r1, fp
 8009b3e:	4628      	mov	r0, r5
 8009b40:	f000 ffa0 	bl	800aa84 <__pow5mult>
 8009b44:	4683      	mov	fp, r0
 8009b46:	2101      	movs	r1, #1
 8009b48:	4628      	mov	r0, r5
 8009b4a:	f000 fedd 	bl	800a908 <__i2b>
 8009b4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b50:	4604      	mov	r4, r0
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	f340 8086 	ble.w	8009c64 <_dtoa_r+0x8dc>
 8009b58:	461a      	mov	r2, r3
 8009b5a:	4601      	mov	r1, r0
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	f000 ff91 	bl	800aa84 <__pow5mult>
 8009b62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009b64:	4604      	mov	r4, r0
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	dd7f      	ble.n	8009c6a <_dtoa_r+0x8e2>
 8009b6a:	f04f 0800 	mov.w	r8, #0
 8009b6e:	6923      	ldr	r3, [r4, #16]
 8009b70:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009b74:	6918      	ldr	r0, [r3, #16]
 8009b76:	f000 fe79 	bl	800a86c <__hi0bits>
 8009b7a:	f1c0 0020 	rsb	r0, r0, #32
 8009b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b80:	4418      	add	r0, r3
 8009b82:	f010 001f 	ands.w	r0, r0, #31
 8009b86:	f000 8092 	beq.w	8009cae <_dtoa_r+0x926>
 8009b8a:	f1c0 0320 	rsb	r3, r0, #32
 8009b8e:	2b04      	cmp	r3, #4
 8009b90:	f340 808a 	ble.w	8009ca8 <_dtoa_r+0x920>
 8009b94:	f1c0 001c 	rsb	r0, r0, #28
 8009b98:	9b06      	ldr	r3, [sp, #24]
 8009b9a:	4407      	add	r7, r0
 8009b9c:	4403      	add	r3, r0
 8009b9e:	9306      	str	r3, [sp, #24]
 8009ba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ba2:	4403      	add	r3, r0
 8009ba4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ba6:	9b06      	ldr	r3, [sp, #24]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	dd05      	ble.n	8009bb8 <_dtoa_r+0x830>
 8009bac:	4659      	mov	r1, fp
 8009bae:	461a      	mov	r2, r3
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	f000 ffc1 	bl	800ab38 <__lshift>
 8009bb6:	4683      	mov	fp, r0
 8009bb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	dd05      	ble.n	8009bca <_dtoa_r+0x842>
 8009bbe:	4621      	mov	r1, r4
 8009bc0:	461a      	mov	r2, r3
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	f000 ffb8 	bl	800ab38 <__lshift>
 8009bc8:	4604      	mov	r4, r0
 8009bca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d070      	beq.n	8009cb2 <_dtoa_r+0x92a>
 8009bd0:	4621      	mov	r1, r4
 8009bd2:	4658      	mov	r0, fp
 8009bd4:	f001 f820 	bl	800ac18 <__mcmp>
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	da6a      	bge.n	8009cb2 <_dtoa_r+0x92a>
 8009bdc:	2300      	movs	r3, #0
 8009bde:	4659      	mov	r1, fp
 8009be0:	220a      	movs	r2, #10
 8009be2:	4628      	mov	r0, r5
 8009be4:	f000 fdb2 	bl	800a74c <__multadd>
 8009be8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bea:	4683      	mov	fp, r0
 8009bec:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	f000 8194 	beq.w	8009f1e <_dtoa_r+0xb96>
 8009bf6:	4631      	mov	r1, r6
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	220a      	movs	r2, #10
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	f000 fda5 	bl	800a74c <__multadd>
 8009c02:	f1b9 0f00 	cmp.w	r9, #0
 8009c06:	4606      	mov	r6, r0
 8009c08:	f300 8093 	bgt.w	8009d32 <_dtoa_r+0x9aa>
 8009c0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009c0e:	2b02      	cmp	r3, #2
 8009c10:	dc57      	bgt.n	8009cc2 <_dtoa_r+0x93a>
 8009c12:	e08e      	b.n	8009d32 <_dtoa_r+0x9aa>
 8009c14:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009c16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009c1a:	e757      	b.n	8009acc <_dtoa_r+0x744>
 8009c1c:	9b08      	ldr	r3, [sp, #32]
 8009c1e:	1e5c      	subs	r4, r3, #1
 8009c20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c22:	42a3      	cmp	r3, r4
 8009c24:	bfb7      	itett	lt
 8009c26:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009c28:	1b1c      	subge	r4, r3, r4
 8009c2a:	1ae2      	sublt	r2, r4, r3
 8009c2c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009c2e:	bfbe      	ittt	lt
 8009c30:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009c32:	189b      	addlt	r3, r3, r2
 8009c34:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009c36:	9b08      	ldr	r3, [sp, #32]
 8009c38:	bfb8      	it	lt
 8009c3a:	2400      	movlt	r4, #0
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	bfbb      	ittet	lt
 8009c40:	9b06      	ldrlt	r3, [sp, #24]
 8009c42:	9a08      	ldrlt	r2, [sp, #32]
 8009c44:	9f06      	ldrge	r7, [sp, #24]
 8009c46:	1a9f      	sublt	r7, r3, r2
 8009c48:	bfac      	ite	ge
 8009c4a:	9b08      	ldrge	r3, [sp, #32]
 8009c4c:	2300      	movlt	r3, #0
 8009c4e:	e73f      	b.n	8009ad0 <_dtoa_r+0x748>
 8009c50:	3fe00000 	.word	0x3fe00000
 8009c54:	40240000 	.word	0x40240000
 8009c58:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009c5a:	9f06      	ldr	r7, [sp, #24]
 8009c5c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009c5e:	e742      	b.n	8009ae6 <_dtoa_r+0x75e>
 8009c60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c62:	e76b      	b.n	8009b3c <_dtoa_r+0x7b4>
 8009c64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	dc19      	bgt.n	8009c9e <_dtoa_r+0x916>
 8009c6a:	9b04      	ldr	r3, [sp, #16]
 8009c6c:	b9bb      	cbnz	r3, 8009c9e <_dtoa_r+0x916>
 8009c6e:	9b05      	ldr	r3, [sp, #20]
 8009c70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c74:	b99b      	cbnz	r3, 8009c9e <_dtoa_r+0x916>
 8009c76:	9b05      	ldr	r3, [sp, #20]
 8009c78:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009c7c:	0d1b      	lsrs	r3, r3, #20
 8009c7e:	051b      	lsls	r3, r3, #20
 8009c80:	b183      	cbz	r3, 8009ca4 <_dtoa_r+0x91c>
 8009c82:	f04f 0801 	mov.w	r8, #1
 8009c86:	9b06      	ldr	r3, [sp, #24]
 8009c88:	3301      	adds	r3, #1
 8009c8a:	9306      	str	r3, [sp, #24]
 8009c8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c8e:	3301      	adds	r3, #1
 8009c90:	9309      	str	r3, [sp, #36]	; 0x24
 8009c92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	f47f af6a 	bne.w	8009b6e <_dtoa_r+0x7e6>
 8009c9a:	2001      	movs	r0, #1
 8009c9c:	e76f      	b.n	8009b7e <_dtoa_r+0x7f6>
 8009c9e:	f04f 0800 	mov.w	r8, #0
 8009ca2:	e7f6      	b.n	8009c92 <_dtoa_r+0x90a>
 8009ca4:	4698      	mov	r8, r3
 8009ca6:	e7f4      	b.n	8009c92 <_dtoa_r+0x90a>
 8009ca8:	f43f af7d 	beq.w	8009ba6 <_dtoa_r+0x81e>
 8009cac:	4618      	mov	r0, r3
 8009cae:	301c      	adds	r0, #28
 8009cb0:	e772      	b.n	8009b98 <_dtoa_r+0x810>
 8009cb2:	9b08      	ldr	r3, [sp, #32]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	dc36      	bgt.n	8009d26 <_dtoa_r+0x99e>
 8009cb8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009cba:	2b02      	cmp	r3, #2
 8009cbc:	dd33      	ble.n	8009d26 <_dtoa_r+0x99e>
 8009cbe:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009cc2:	f1b9 0f00 	cmp.w	r9, #0
 8009cc6:	d10d      	bne.n	8009ce4 <_dtoa_r+0x95c>
 8009cc8:	4621      	mov	r1, r4
 8009cca:	464b      	mov	r3, r9
 8009ccc:	2205      	movs	r2, #5
 8009cce:	4628      	mov	r0, r5
 8009cd0:	f000 fd3c 	bl	800a74c <__multadd>
 8009cd4:	4601      	mov	r1, r0
 8009cd6:	4604      	mov	r4, r0
 8009cd8:	4658      	mov	r0, fp
 8009cda:	f000 ff9d 	bl	800ac18 <__mcmp>
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	f73f adb8 	bgt.w	8009854 <_dtoa_r+0x4cc>
 8009ce4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009ce6:	9f03      	ldr	r7, [sp, #12]
 8009ce8:	ea6f 0a03 	mvn.w	sl, r3
 8009cec:	f04f 0800 	mov.w	r8, #0
 8009cf0:	4621      	mov	r1, r4
 8009cf2:	4628      	mov	r0, r5
 8009cf4:	f000 fd08 	bl	800a708 <_Bfree>
 8009cf8:	2e00      	cmp	r6, #0
 8009cfa:	f43f aea7 	beq.w	8009a4c <_dtoa_r+0x6c4>
 8009cfe:	f1b8 0f00 	cmp.w	r8, #0
 8009d02:	d005      	beq.n	8009d10 <_dtoa_r+0x988>
 8009d04:	45b0      	cmp	r8, r6
 8009d06:	d003      	beq.n	8009d10 <_dtoa_r+0x988>
 8009d08:	4641      	mov	r1, r8
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	f000 fcfc 	bl	800a708 <_Bfree>
 8009d10:	4631      	mov	r1, r6
 8009d12:	4628      	mov	r0, r5
 8009d14:	f000 fcf8 	bl	800a708 <_Bfree>
 8009d18:	e698      	b.n	8009a4c <_dtoa_r+0x6c4>
 8009d1a:	2400      	movs	r4, #0
 8009d1c:	4626      	mov	r6, r4
 8009d1e:	e7e1      	b.n	8009ce4 <_dtoa_r+0x95c>
 8009d20:	46c2      	mov	sl, r8
 8009d22:	4626      	mov	r6, r4
 8009d24:	e596      	b.n	8009854 <_dtoa_r+0x4cc>
 8009d26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	f000 80fd 	beq.w	8009f2c <_dtoa_r+0xba4>
 8009d32:	2f00      	cmp	r7, #0
 8009d34:	dd05      	ble.n	8009d42 <_dtoa_r+0x9ba>
 8009d36:	4631      	mov	r1, r6
 8009d38:	463a      	mov	r2, r7
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	f000 fefc 	bl	800ab38 <__lshift>
 8009d40:	4606      	mov	r6, r0
 8009d42:	f1b8 0f00 	cmp.w	r8, #0
 8009d46:	d05c      	beq.n	8009e02 <_dtoa_r+0xa7a>
 8009d48:	4628      	mov	r0, r5
 8009d4a:	6871      	ldr	r1, [r6, #4]
 8009d4c:	f000 fc9c 	bl	800a688 <_Balloc>
 8009d50:	4607      	mov	r7, r0
 8009d52:	b928      	cbnz	r0, 8009d60 <_dtoa_r+0x9d8>
 8009d54:	4602      	mov	r2, r0
 8009d56:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009d5a:	4b7f      	ldr	r3, [pc, #508]	; (8009f58 <_dtoa_r+0xbd0>)
 8009d5c:	f7ff bb28 	b.w	80093b0 <_dtoa_r+0x28>
 8009d60:	6932      	ldr	r2, [r6, #16]
 8009d62:	f106 010c 	add.w	r1, r6, #12
 8009d66:	3202      	adds	r2, #2
 8009d68:	0092      	lsls	r2, r2, #2
 8009d6a:	300c      	adds	r0, #12
 8009d6c:	f7fd fd48 	bl	8007800 <memcpy>
 8009d70:	2201      	movs	r2, #1
 8009d72:	4639      	mov	r1, r7
 8009d74:	4628      	mov	r0, r5
 8009d76:	f000 fedf 	bl	800ab38 <__lshift>
 8009d7a:	46b0      	mov	r8, r6
 8009d7c:	4606      	mov	r6, r0
 8009d7e:	9b03      	ldr	r3, [sp, #12]
 8009d80:	3301      	adds	r3, #1
 8009d82:	9308      	str	r3, [sp, #32]
 8009d84:	9b03      	ldr	r3, [sp, #12]
 8009d86:	444b      	add	r3, r9
 8009d88:	930a      	str	r3, [sp, #40]	; 0x28
 8009d8a:	9b04      	ldr	r3, [sp, #16]
 8009d8c:	f003 0301 	and.w	r3, r3, #1
 8009d90:	9309      	str	r3, [sp, #36]	; 0x24
 8009d92:	9b08      	ldr	r3, [sp, #32]
 8009d94:	4621      	mov	r1, r4
 8009d96:	3b01      	subs	r3, #1
 8009d98:	4658      	mov	r0, fp
 8009d9a:	9304      	str	r3, [sp, #16]
 8009d9c:	f7ff fa68 	bl	8009270 <quorem>
 8009da0:	4603      	mov	r3, r0
 8009da2:	4641      	mov	r1, r8
 8009da4:	3330      	adds	r3, #48	; 0x30
 8009da6:	9006      	str	r0, [sp, #24]
 8009da8:	4658      	mov	r0, fp
 8009daa:	930b      	str	r3, [sp, #44]	; 0x2c
 8009dac:	f000 ff34 	bl	800ac18 <__mcmp>
 8009db0:	4632      	mov	r2, r6
 8009db2:	4681      	mov	r9, r0
 8009db4:	4621      	mov	r1, r4
 8009db6:	4628      	mov	r0, r5
 8009db8:	f000 ff4a 	bl	800ac50 <__mdiff>
 8009dbc:	68c2      	ldr	r2, [r0, #12]
 8009dbe:	4607      	mov	r7, r0
 8009dc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dc2:	bb02      	cbnz	r2, 8009e06 <_dtoa_r+0xa7e>
 8009dc4:	4601      	mov	r1, r0
 8009dc6:	4658      	mov	r0, fp
 8009dc8:	f000 ff26 	bl	800ac18 <__mcmp>
 8009dcc:	4602      	mov	r2, r0
 8009dce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dd0:	4639      	mov	r1, r7
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8009dd8:	f000 fc96 	bl	800a708 <_Bfree>
 8009ddc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009dde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009de0:	9f08      	ldr	r7, [sp, #32]
 8009de2:	ea43 0102 	orr.w	r1, r3, r2
 8009de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009de8:	430b      	orrs	r3, r1
 8009dea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dec:	d10d      	bne.n	8009e0a <_dtoa_r+0xa82>
 8009dee:	2b39      	cmp	r3, #57	; 0x39
 8009df0:	d029      	beq.n	8009e46 <_dtoa_r+0xabe>
 8009df2:	f1b9 0f00 	cmp.w	r9, #0
 8009df6:	dd01      	ble.n	8009dfc <_dtoa_r+0xa74>
 8009df8:	9b06      	ldr	r3, [sp, #24]
 8009dfa:	3331      	adds	r3, #49	; 0x31
 8009dfc:	9a04      	ldr	r2, [sp, #16]
 8009dfe:	7013      	strb	r3, [r2, #0]
 8009e00:	e776      	b.n	8009cf0 <_dtoa_r+0x968>
 8009e02:	4630      	mov	r0, r6
 8009e04:	e7b9      	b.n	8009d7a <_dtoa_r+0x9f2>
 8009e06:	2201      	movs	r2, #1
 8009e08:	e7e2      	b.n	8009dd0 <_dtoa_r+0xa48>
 8009e0a:	f1b9 0f00 	cmp.w	r9, #0
 8009e0e:	db06      	blt.n	8009e1e <_dtoa_r+0xa96>
 8009e10:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009e12:	ea41 0909 	orr.w	r9, r1, r9
 8009e16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e18:	ea59 0101 	orrs.w	r1, r9, r1
 8009e1c:	d120      	bne.n	8009e60 <_dtoa_r+0xad8>
 8009e1e:	2a00      	cmp	r2, #0
 8009e20:	ddec      	ble.n	8009dfc <_dtoa_r+0xa74>
 8009e22:	4659      	mov	r1, fp
 8009e24:	2201      	movs	r2, #1
 8009e26:	4628      	mov	r0, r5
 8009e28:	9308      	str	r3, [sp, #32]
 8009e2a:	f000 fe85 	bl	800ab38 <__lshift>
 8009e2e:	4621      	mov	r1, r4
 8009e30:	4683      	mov	fp, r0
 8009e32:	f000 fef1 	bl	800ac18 <__mcmp>
 8009e36:	2800      	cmp	r0, #0
 8009e38:	9b08      	ldr	r3, [sp, #32]
 8009e3a:	dc02      	bgt.n	8009e42 <_dtoa_r+0xaba>
 8009e3c:	d1de      	bne.n	8009dfc <_dtoa_r+0xa74>
 8009e3e:	07da      	lsls	r2, r3, #31
 8009e40:	d5dc      	bpl.n	8009dfc <_dtoa_r+0xa74>
 8009e42:	2b39      	cmp	r3, #57	; 0x39
 8009e44:	d1d8      	bne.n	8009df8 <_dtoa_r+0xa70>
 8009e46:	2339      	movs	r3, #57	; 0x39
 8009e48:	9a04      	ldr	r2, [sp, #16]
 8009e4a:	7013      	strb	r3, [r2, #0]
 8009e4c:	463b      	mov	r3, r7
 8009e4e:	461f      	mov	r7, r3
 8009e50:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009e54:	3b01      	subs	r3, #1
 8009e56:	2a39      	cmp	r2, #57	; 0x39
 8009e58:	d050      	beq.n	8009efc <_dtoa_r+0xb74>
 8009e5a:	3201      	adds	r2, #1
 8009e5c:	701a      	strb	r2, [r3, #0]
 8009e5e:	e747      	b.n	8009cf0 <_dtoa_r+0x968>
 8009e60:	2a00      	cmp	r2, #0
 8009e62:	dd03      	ble.n	8009e6c <_dtoa_r+0xae4>
 8009e64:	2b39      	cmp	r3, #57	; 0x39
 8009e66:	d0ee      	beq.n	8009e46 <_dtoa_r+0xabe>
 8009e68:	3301      	adds	r3, #1
 8009e6a:	e7c7      	b.n	8009dfc <_dtoa_r+0xa74>
 8009e6c:	9a08      	ldr	r2, [sp, #32]
 8009e6e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009e70:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009e74:	428a      	cmp	r2, r1
 8009e76:	d02a      	beq.n	8009ece <_dtoa_r+0xb46>
 8009e78:	4659      	mov	r1, fp
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	220a      	movs	r2, #10
 8009e7e:	4628      	mov	r0, r5
 8009e80:	f000 fc64 	bl	800a74c <__multadd>
 8009e84:	45b0      	cmp	r8, r6
 8009e86:	4683      	mov	fp, r0
 8009e88:	f04f 0300 	mov.w	r3, #0
 8009e8c:	f04f 020a 	mov.w	r2, #10
 8009e90:	4641      	mov	r1, r8
 8009e92:	4628      	mov	r0, r5
 8009e94:	d107      	bne.n	8009ea6 <_dtoa_r+0xb1e>
 8009e96:	f000 fc59 	bl	800a74c <__multadd>
 8009e9a:	4680      	mov	r8, r0
 8009e9c:	4606      	mov	r6, r0
 8009e9e:	9b08      	ldr	r3, [sp, #32]
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	9308      	str	r3, [sp, #32]
 8009ea4:	e775      	b.n	8009d92 <_dtoa_r+0xa0a>
 8009ea6:	f000 fc51 	bl	800a74c <__multadd>
 8009eaa:	4631      	mov	r1, r6
 8009eac:	4680      	mov	r8, r0
 8009eae:	2300      	movs	r3, #0
 8009eb0:	220a      	movs	r2, #10
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	f000 fc4a 	bl	800a74c <__multadd>
 8009eb8:	4606      	mov	r6, r0
 8009eba:	e7f0      	b.n	8009e9e <_dtoa_r+0xb16>
 8009ebc:	f1b9 0f00 	cmp.w	r9, #0
 8009ec0:	bfcc      	ite	gt
 8009ec2:	464f      	movgt	r7, r9
 8009ec4:	2701      	movle	r7, #1
 8009ec6:	f04f 0800 	mov.w	r8, #0
 8009eca:	9a03      	ldr	r2, [sp, #12]
 8009ecc:	4417      	add	r7, r2
 8009ece:	4659      	mov	r1, fp
 8009ed0:	2201      	movs	r2, #1
 8009ed2:	4628      	mov	r0, r5
 8009ed4:	9308      	str	r3, [sp, #32]
 8009ed6:	f000 fe2f 	bl	800ab38 <__lshift>
 8009eda:	4621      	mov	r1, r4
 8009edc:	4683      	mov	fp, r0
 8009ede:	f000 fe9b 	bl	800ac18 <__mcmp>
 8009ee2:	2800      	cmp	r0, #0
 8009ee4:	dcb2      	bgt.n	8009e4c <_dtoa_r+0xac4>
 8009ee6:	d102      	bne.n	8009eee <_dtoa_r+0xb66>
 8009ee8:	9b08      	ldr	r3, [sp, #32]
 8009eea:	07db      	lsls	r3, r3, #31
 8009eec:	d4ae      	bmi.n	8009e4c <_dtoa_r+0xac4>
 8009eee:	463b      	mov	r3, r7
 8009ef0:	461f      	mov	r7, r3
 8009ef2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ef6:	2a30      	cmp	r2, #48	; 0x30
 8009ef8:	d0fa      	beq.n	8009ef0 <_dtoa_r+0xb68>
 8009efa:	e6f9      	b.n	8009cf0 <_dtoa_r+0x968>
 8009efc:	9a03      	ldr	r2, [sp, #12]
 8009efe:	429a      	cmp	r2, r3
 8009f00:	d1a5      	bne.n	8009e4e <_dtoa_r+0xac6>
 8009f02:	2331      	movs	r3, #49	; 0x31
 8009f04:	f10a 0a01 	add.w	sl, sl, #1
 8009f08:	e779      	b.n	8009dfe <_dtoa_r+0xa76>
 8009f0a:	4b14      	ldr	r3, [pc, #80]	; (8009f5c <_dtoa_r+0xbd4>)
 8009f0c:	f7ff baa8 	b.w	8009460 <_dtoa_r+0xd8>
 8009f10:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f47f aa81 	bne.w	800941a <_dtoa_r+0x92>
 8009f18:	4b11      	ldr	r3, [pc, #68]	; (8009f60 <_dtoa_r+0xbd8>)
 8009f1a:	f7ff baa1 	b.w	8009460 <_dtoa_r+0xd8>
 8009f1e:	f1b9 0f00 	cmp.w	r9, #0
 8009f22:	dc03      	bgt.n	8009f2c <_dtoa_r+0xba4>
 8009f24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	f73f aecb 	bgt.w	8009cc2 <_dtoa_r+0x93a>
 8009f2c:	9f03      	ldr	r7, [sp, #12]
 8009f2e:	4621      	mov	r1, r4
 8009f30:	4658      	mov	r0, fp
 8009f32:	f7ff f99d 	bl	8009270 <quorem>
 8009f36:	9a03      	ldr	r2, [sp, #12]
 8009f38:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009f3c:	f807 3b01 	strb.w	r3, [r7], #1
 8009f40:	1aba      	subs	r2, r7, r2
 8009f42:	4591      	cmp	r9, r2
 8009f44:	ddba      	ble.n	8009ebc <_dtoa_r+0xb34>
 8009f46:	4659      	mov	r1, fp
 8009f48:	2300      	movs	r3, #0
 8009f4a:	220a      	movs	r2, #10
 8009f4c:	4628      	mov	r0, r5
 8009f4e:	f000 fbfd 	bl	800a74c <__multadd>
 8009f52:	4683      	mov	fp, r0
 8009f54:	e7eb      	b.n	8009f2e <_dtoa_r+0xba6>
 8009f56:	bf00      	nop
 8009f58:	0800c430 	.word	0x0800c430
 8009f5c:	0800c230 	.word	0x0800c230
 8009f60:	0800c3b1 	.word	0x0800c3b1

08009f64 <rshift>:
 8009f64:	6903      	ldr	r3, [r0, #16]
 8009f66:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009f6a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009f6e:	f100 0414 	add.w	r4, r0, #20
 8009f72:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009f76:	dd46      	ble.n	800a006 <rshift+0xa2>
 8009f78:	f011 011f 	ands.w	r1, r1, #31
 8009f7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009f80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009f84:	d10c      	bne.n	8009fa0 <rshift+0x3c>
 8009f86:	4629      	mov	r1, r5
 8009f88:	f100 0710 	add.w	r7, r0, #16
 8009f8c:	42b1      	cmp	r1, r6
 8009f8e:	d335      	bcc.n	8009ffc <rshift+0x98>
 8009f90:	1a9b      	subs	r3, r3, r2
 8009f92:	009b      	lsls	r3, r3, #2
 8009f94:	1eea      	subs	r2, r5, #3
 8009f96:	4296      	cmp	r6, r2
 8009f98:	bf38      	it	cc
 8009f9a:	2300      	movcc	r3, #0
 8009f9c:	4423      	add	r3, r4
 8009f9e:	e015      	b.n	8009fcc <rshift+0x68>
 8009fa0:	46a1      	mov	r9, r4
 8009fa2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009fa6:	f1c1 0820 	rsb	r8, r1, #32
 8009faa:	40cf      	lsrs	r7, r1
 8009fac:	f105 0e04 	add.w	lr, r5, #4
 8009fb0:	4576      	cmp	r6, lr
 8009fb2:	46f4      	mov	ip, lr
 8009fb4:	d816      	bhi.n	8009fe4 <rshift+0x80>
 8009fb6:	1a9a      	subs	r2, r3, r2
 8009fb8:	0092      	lsls	r2, r2, #2
 8009fba:	3a04      	subs	r2, #4
 8009fbc:	3501      	adds	r5, #1
 8009fbe:	42ae      	cmp	r6, r5
 8009fc0:	bf38      	it	cc
 8009fc2:	2200      	movcc	r2, #0
 8009fc4:	18a3      	adds	r3, r4, r2
 8009fc6:	50a7      	str	r7, [r4, r2]
 8009fc8:	b107      	cbz	r7, 8009fcc <rshift+0x68>
 8009fca:	3304      	adds	r3, #4
 8009fcc:	42a3      	cmp	r3, r4
 8009fce:	eba3 0204 	sub.w	r2, r3, r4
 8009fd2:	bf08      	it	eq
 8009fd4:	2300      	moveq	r3, #0
 8009fd6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009fda:	6102      	str	r2, [r0, #16]
 8009fdc:	bf08      	it	eq
 8009fde:	6143      	streq	r3, [r0, #20]
 8009fe0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fe4:	f8dc c000 	ldr.w	ip, [ip]
 8009fe8:	fa0c fc08 	lsl.w	ip, ip, r8
 8009fec:	ea4c 0707 	orr.w	r7, ip, r7
 8009ff0:	f849 7b04 	str.w	r7, [r9], #4
 8009ff4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009ff8:	40cf      	lsrs	r7, r1
 8009ffa:	e7d9      	b.n	8009fb0 <rshift+0x4c>
 8009ffc:	f851 cb04 	ldr.w	ip, [r1], #4
 800a000:	f847 cf04 	str.w	ip, [r7, #4]!
 800a004:	e7c2      	b.n	8009f8c <rshift+0x28>
 800a006:	4623      	mov	r3, r4
 800a008:	e7e0      	b.n	8009fcc <rshift+0x68>

0800a00a <__hexdig_fun>:
 800a00a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a00e:	2b09      	cmp	r3, #9
 800a010:	d802      	bhi.n	800a018 <__hexdig_fun+0xe>
 800a012:	3820      	subs	r0, #32
 800a014:	b2c0      	uxtb	r0, r0
 800a016:	4770      	bx	lr
 800a018:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a01c:	2b05      	cmp	r3, #5
 800a01e:	d801      	bhi.n	800a024 <__hexdig_fun+0x1a>
 800a020:	3847      	subs	r0, #71	; 0x47
 800a022:	e7f7      	b.n	800a014 <__hexdig_fun+0xa>
 800a024:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a028:	2b05      	cmp	r3, #5
 800a02a:	d801      	bhi.n	800a030 <__hexdig_fun+0x26>
 800a02c:	3827      	subs	r0, #39	; 0x27
 800a02e:	e7f1      	b.n	800a014 <__hexdig_fun+0xa>
 800a030:	2000      	movs	r0, #0
 800a032:	4770      	bx	lr

0800a034 <__gethex>:
 800a034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a038:	b08b      	sub	sp, #44	; 0x2c
 800a03a:	9305      	str	r3, [sp, #20]
 800a03c:	4bb2      	ldr	r3, [pc, #712]	; (800a308 <__gethex+0x2d4>)
 800a03e:	9002      	str	r0, [sp, #8]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	468b      	mov	fp, r1
 800a044:	4618      	mov	r0, r3
 800a046:	4690      	mov	r8, r2
 800a048:	9303      	str	r3, [sp, #12]
 800a04a:	f7f6 f881 	bl	8000150 <strlen>
 800a04e:	4682      	mov	sl, r0
 800a050:	9b03      	ldr	r3, [sp, #12]
 800a052:	f8db 2000 	ldr.w	r2, [fp]
 800a056:	4403      	add	r3, r0
 800a058:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a05c:	9306      	str	r3, [sp, #24]
 800a05e:	1c93      	adds	r3, r2, #2
 800a060:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a064:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a068:	32fe      	adds	r2, #254	; 0xfe
 800a06a:	18d1      	adds	r1, r2, r3
 800a06c:	461f      	mov	r7, r3
 800a06e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a072:	9101      	str	r1, [sp, #4]
 800a074:	2830      	cmp	r0, #48	; 0x30
 800a076:	d0f8      	beq.n	800a06a <__gethex+0x36>
 800a078:	f7ff ffc7 	bl	800a00a <__hexdig_fun>
 800a07c:	4604      	mov	r4, r0
 800a07e:	2800      	cmp	r0, #0
 800a080:	d13a      	bne.n	800a0f8 <__gethex+0xc4>
 800a082:	4652      	mov	r2, sl
 800a084:	4638      	mov	r0, r7
 800a086:	9903      	ldr	r1, [sp, #12]
 800a088:	f001 fa18 	bl	800b4bc <strncmp>
 800a08c:	4605      	mov	r5, r0
 800a08e:	2800      	cmp	r0, #0
 800a090:	d166      	bne.n	800a160 <__gethex+0x12c>
 800a092:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a096:	eb07 060a 	add.w	r6, r7, sl
 800a09a:	f7ff ffb6 	bl	800a00a <__hexdig_fun>
 800a09e:	2800      	cmp	r0, #0
 800a0a0:	d060      	beq.n	800a164 <__gethex+0x130>
 800a0a2:	4633      	mov	r3, r6
 800a0a4:	7818      	ldrb	r0, [r3, #0]
 800a0a6:	461f      	mov	r7, r3
 800a0a8:	2830      	cmp	r0, #48	; 0x30
 800a0aa:	f103 0301 	add.w	r3, r3, #1
 800a0ae:	d0f9      	beq.n	800a0a4 <__gethex+0x70>
 800a0b0:	f7ff ffab 	bl	800a00a <__hexdig_fun>
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	fab0 f480 	clz	r4, r0
 800a0ba:	4635      	mov	r5, r6
 800a0bc:	0964      	lsrs	r4, r4, #5
 800a0be:	9301      	str	r3, [sp, #4]
 800a0c0:	463a      	mov	r2, r7
 800a0c2:	4616      	mov	r6, r2
 800a0c4:	7830      	ldrb	r0, [r6, #0]
 800a0c6:	3201      	adds	r2, #1
 800a0c8:	f7ff ff9f 	bl	800a00a <__hexdig_fun>
 800a0cc:	2800      	cmp	r0, #0
 800a0ce:	d1f8      	bne.n	800a0c2 <__gethex+0x8e>
 800a0d0:	4652      	mov	r2, sl
 800a0d2:	4630      	mov	r0, r6
 800a0d4:	9903      	ldr	r1, [sp, #12]
 800a0d6:	f001 f9f1 	bl	800b4bc <strncmp>
 800a0da:	b980      	cbnz	r0, 800a0fe <__gethex+0xca>
 800a0dc:	b94d      	cbnz	r5, 800a0f2 <__gethex+0xbe>
 800a0de:	eb06 050a 	add.w	r5, r6, sl
 800a0e2:	462a      	mov	r2, r5
 800a0e4:	4616      	mov	r6, r2
 800a0e6:	7830      	ldrb	r0, [r6, #0]
 800a0e8:	3201      	adds	r2, #1
 800a0ea:	f7ff ff8e 	bl	800a00a <__hexdig_fun>
 800a0ee:	2800      	cmp	r0, #0
 800a0f0:	d1f8      	bne.n	800a0e4 <__gethex+0xb0>
 800a0f2:	1bad      	subs	r5, r5, r6
 800a0f4:	00ad      	lsls	r5, r5, #2
 800a0f6:	e004      	b.n	800a102 <__gethex+0xce>
 800a0f8:	2400      	movs	r4, #0
 800a0fa:	4625      	mov	r5, r4
 800a0fc:	e7e0      	b.n	800a0c0 <__gethex+0x8c>
 800a0fe:	2d00      	cmp	r5, #0
 800a100:	d1f7      	bne.n	800a0f2 <__gethex+0xbe>
 800a102:	7833      	ldrb	r3, [r6, #0]
 800a104:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a108:	2b50      	cmp	r3, #80	; 0x50
 800a10a:	d139      	bne.n	800a180 <__gethex+0x14c>
 800a10c:	7873      	ldrb	r3, [r6, #1]
 800a10e:	2b2b      	cmp	r3, #43	; 0x2b
 800a110:	d02a      	beq.n	800a168 <__gethex+0x134>
 800a112:	2b2d      	cmp	r3, #45	; 0x2d
 800a114:	d02c      	beq.n	800a170 <__gethex+0x13c>
 800a116:	f04f 0900 	mov.w	r9, #0
 800a11a:	1c71      	adds	r1, r6, #1
 800a11c:	7808      	ldrb	r0, [r1, #0]
 800a11e:	f7ff ff74 	bl	800a00a <__hexdig_fun>
 800a122:	1e43      	subs	r3, r0, #1
 800a124:	b2db      	uxtb	r3, r3
 800a126:	2b18      	cmp	r3, #24
 800a128:	d82a      	bhi.n	800a180 <__gethex+0x14c>
 800a12a:	f1a0 0210 	sub.w	r2, r0, #16
 800a12e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a132:	f7ff ff6a 	bl	800a00a <__hexdig_fun>
 800a136:	1e43      	subs	r3, r0, #1
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	2b18      	cmp	r3, #24
 800a13c:	d91b      	bls.n	800a176 <__gethex+0x142>
 800a13e:	f1b9 0f00 	cmp.w	r9, #0
 800a142:	d000      	beq.n	800a146 <__gethex+0x112>
 800a144:	4252      	negs	r2, r2
 800a146:	4415      	add	r5, r2
 800a148:	f8cb 1000 	str.w	r1, [fp]
 800a14c:	b1d4      	cbz	r4, 800a184 <__gethex+0x150>
 800a14e:	9b01      	ldr	r3, [sp, #4]
 800a150:	2b00      	cmp	r3, #0
 800a152:	bf14      	ite	ne
 800a154:	2700      	movne	r7, #0
 800a156:	2706      	moveq	r7, #6
 800a158:	4638      	mov	r0, r7
 800a15a:	b00b      	add	sp, #44	; 0x2c
 800a15c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a160:	463e      	mov	r6, r7
 800a162:	4625      	mov	r5, r4
 800a164:	2401      	movs	r4, #1
 800a166:	e7cc      	b.n	800a102 <__gethex+0xce>
 800a168:	f04f 0900 	mov.w	r9, #0
 800a16c:	1cb1      	adds	r1, r6, #2
 800a16e:	e7d5      	b.n	800a11c <__gethex+0xe8>
 800a170:	f04f 0901 	mov.w	r9, #1
 800a174:	e7fa      	b.n	800a16c <__gethex+0x138>
 800a176:	230a      	movs	r3, #10
 800a178:	fb03 0202 	mla	r2, r3, r2, r0
 800a17c:	3a10      	subs	r2, #16
 800a17e:	e7d6      	b.n	800a12e <__gethex+0xfa>
 800a180:	4631      	mov	r1, r6
 800a182:	e7e1      	b.n	800a148 <__gethex+0x114>
 800a184:	4621      	mov	r1, r4
 800a186:	1bf3      	subs	r3, r6, r7
 800a188:	3b01      	subs	r3, #1
 800a18a:	2b07      	cmp	r3, #7
 800a18c:	dc0a      	bgt.n	800a1a4 <__gethex+0x170>
 800a18e:	9802      	ldr	r0, [sp, #8]
 800a190:	f000 fa7a 	bl	800a688 <_Balloc>
 800a194:	4604      	mov	r4, r0
 800a196:	b940      	cbnz	r0, 800a1aa <__gethex+0x176>
 800a198:	4602      	mov	r2, r0
 800a19a:	21de      	movs	r1, #222	; 0xde
 800a19c:	4b5b      	ldr	r3, [pc, #364]	; (800a30c <__gethex+0x2d8>)
 800a19e:	485c      	ldr	r0, [pc, #368]	; (800a310 <__gethex+0x2dc>)
 800a1a0:	f001 f9ae 	bl	800b500 <__assert_func>
 800a1a4:	3101      	adds	r1, #1
 800a1a6:	105b      	asrs	r3, r3, #1
 800a1a8:	e7ef      	b.n	800a18a <__gethex+0x156>
 800a1aa:	f04f 0b00 	mov.w	fp, #0
 800a1ae:	f100 0914 	add.w	r9, r0, #20
 800a1b2:	f1ca 0301 	rsb	r3, sl, #1
 800a1b6:	f8cd 9010 	str.w	r9, [sp, #16]
 800a1ba:	f8cd b004 	str.w	fp, [sp, #4]
 800a1be:	9308      	str	r3, [sp, #32]
 800a1c0:	42b7      	cmp	r7, r6
 800a1c2:	d33f      	bcc.n	800a244 <__gethex+0x210>
 800a1c4:	9f04      	ldr	r7, [sp, #16]
 800a1c6:	9b01      	ldr	r3, [sp, #4]
 800a1c8:	f847 3b04 	str.w	r3, [r7], #4
 800a1cc:	eba7 0709 	sub.w	r7, r7, r9
 800a1d0:	10bf      	asrs	r7, r7, #2
 800a1d2:	6127      	str	r7, [r4, #16]
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f000 fb49 	bl	800a86c <__hi0bits>
 800a1da:	017f      	lsls	r7, r7, #5
 800a1dc:	f8d8 6000 	ldr.w	r6, [r8]
 800a1e0:	1a3f      	subs	r7, r7, r0
 800a1e2:	42b7      	cmp	r7, r6
 800a1e4:	dd62      	ble.n	800a2ac <__gethex+0x278>
 800a1e6:	1bbf      	subs	r7, r7, r6
 800a1e8:	4639      	mov	r1, r7
 800a1ea:	4620      	mov	r0, r4
 800a1ec:	f000 fee3 	bl	800afb6 <__any_on>
 800a1f0:	4682      	mov	sl, r0
 800a1f2:	b1a8      	cbz	r0, 800a220 <__gethex+0x1ec>
 800a1f4:	f04f 0a01 	mov.w	sl, #1
 800a1f8:	1e7b      	subs	r3, r7, #1
 800a1fa:	1159      	asrs	r1, r3, #5
 800a1fc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a200:	f003 021f 	and.w	r2, r3, #31
 800a204:	fa0a f202 	lsl.w	r2, sl, r2
 800a208:	420a      	tst	r2, r1
 800a20a:	d009      	beq.n	800a220 <__gethex+0x1ec>
 800a20c:	4553      	cmp	r3, sl
 800a20e:	dd05      	ble.n	800a21c <__gethex+0x1e8>
 800a210:	4620      	mov	r0, r4
 800a212:	1eb9      	subs	r1, r7, #2
 800a214:	f000 fecf 	bl	800afb6 <__any_on>
 800a218:	2800      	cmp	r0, #0
 800a21a:	d144      	bne.n	800a2a6 <__gethex+0x272>
 800a21c:	f04f 0a02 	mov.w	sl, #2
 800a220:	4639      	mov	r1, r7
 800a222:	4620      	mov	r0, r4
 800a224:	f7ff fe9e 	bl	8009f64 <rshift>
 800a228:	443d      	add	r5, r7
 800a22a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a22e:	42ab      	cmp	r3, r5
 800a230:	da4a      	bge.n	800a2c8 <__gethex+0x294>
 800a232:	4621      	mov	r1, r4
 800a234:	9802      	ldr	r0, [sp, #8]
 800a236:	f000 fa67 	bl	800a708 <_Bfree>
 800a23a:	2300      	movs	r3, #0
 800a23c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a23e:	27a3      	movs	r7, #163	; 0xa3
 800a240:	6013      	str	r3, [r2, #0]
 800a242:	e789      	b.n	800a158 <__gethex+0x124>
 800a244:	1e73      	subs	r3, r6, #1
 800a246:	9a06      	ldr	r2, [sp, #24]
 800a248:	9307      	str	r3, [sp, #28]
 800a24a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a24e:	4293      	cmp	r3, r2
 800a250:	d019      	beq.n	800a286 <__gethex+0x252>
 800a252:	f1bb 0f20 	cmp.w	fp, #32
 800a256:	d107      	bne.n	800a268 <__gethex+0x234>
 800a258:	9b04      	ldr	r3, [sp, #16]
 800a25a:	9a01      	ldr	r2, [sp, #4]
 800a25c:	f843 2b04 	str.w	r2, [r3], #4
 800a260:	9304      	str	r3, [sp, #16]
 800a262:	2300      	movs	r3, #0
 800a264:	469b      	mov	fp, r3
 800a266:	9301      	str	r3, [sp, #4]
 800a268:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a26c:	f7ff fecd 	bl	800a00a <__hexdig_fun>
 800a270:	9b01      	ldr	r3, [sp, #4]
 800a272:	f000 000f 	and.w	r0, r0, #15
 800a276:	fa00 f00b 	lsl.w	r0, r0, fp
 800a27a:	4303      	orrs	r3, r0
 800a27c:	9301      	str	r3, [sp, #4]
 800a27e:	f10b 0b04 	add.w	fp, fp, #4
 800a282:	9b07      	ldr	r3, [sp, #28]
 800a284:	e00d      	b.n	800a2a2 <__gethex+0x26e>
 800a286:	9a08      	ldr	r2, [sp, #32]
 800a288:	1e73      	subs	r3, r6, #1
 800a28a:	4413      	add	r3, r2
 800a28c:	42bb      	cmp	r3, r7
 800a28e:	d3e0      	bcc.n	800a252 <__gethex+0x21e>
 800a290:	4618      	mov	r0, r3
 800a292:	4652      	mov	r2, sl
 800a294:	9903      	ldr	r1, [sp, #12]
 800a296:	9309      	str	r3, [sp, #36]	; 0x24
 800a298:	f001 f910 	bl	800b4bc <strncmp>
 800a29c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a29e:	2800      	cmp	r0, #0
 800a2a0:	d1d7      	bne.n	800a252 <__gethex+0x21e>
 800a2a2:	461e      	mov	r6, r3
 800a2a4:	e78c      	b.n	800a1c0 <__gethex+0x18c>
 800a2a6:	f04f 0a03 	mov.w	sl, #3
 800a2aa:	e7b9      	b.n	800a220 <__gethex+0x1ec>
 800a2ac:	da09      	bge.n	800a2c2 <__gethex+0x28e>
 800a2ae:	1bf7      	subs	r7, r6, r7
 800a2b0:	4621      	mov	r1, r4
 800a2b2:	463a      	mov	r2, r7
 800a2b4:	9802      	ldr	r0, [sp, #8]
 800a2b6:	f000 fc3f 	bl	800ab38 <__lshift>
 800a2ba:	4604      	mov	r4, r0
 800a2bc:	1bed      	subs	r5, r5, r7
 800a2be:	f100 0914 	add.w	r9, r0, #20
 800a2c2:	f04f 0a00 	mov.w	sl, #0
 800a2c6:	e7b0      	b.n	800a22a <__gethex+0x1f6>
 800a2c8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a2cc:	42a8      	cmp	r0, r5
 800a2ce:	dd72      	ble.n	800a3b6 <__gethex+0x382>
 800a2d0:	1b45      	subs	r5, r0, r5
 800a2d2:	42ae      	cmp	r6, r5
 800a2d4:	dc35      	bgt.n	800a342 <__gethex+0x30e>
 800a2d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a2da:	2b02      	cmp	r3, #2
 800a2dc:	d029      	beq.n	800a332 <__gethex+0x2fe>
 800a2de:	2b03      	cmp	r3, #3
 800a2e0:	d02b      	beq.n	800a33a <__gethex+0x306>
 800a2e2:	2b01      	cmp	r3, #1
 800a2e4:	d11c      	bne.n	800a320 <__gethex+0x2ec>
 800a2e6:	42ae      	cmp	r6, r5
 800a2e8:	d11a      	bne.n	800a320 <__gethex+0x2ec>
 800a2ea:	2e01      	cmp	r6, #1
 800a2ec:	d112      	bne.n	800a314 <__gethex+0x2e0>
 800a2ee:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a2f2:	9a05      	ldr	r2, [sp, #20]
 800a2f4:	2762      	movs	r7, #98	; 0x62
 800a2f6:	6013      	str	r3, [r2, #0]
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	6123      	str	r3, [r4, #16]
 800a2fc:	f8c9 3000 	str.w	r3, [r9]
 800a300:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a302:	601c      	str	r4, [r3, #0]
 800a304:	e728      	b.n	800a158 <__gethex+0x124>
 800a306:	bf00      	nop
 800a308:	0800c4a8 	.word	0x0800c4a8
 800a30c:	0800c430 	.word	0x0800c430
 800a310:	0800c441 	.word	0x0800c441
 800a314:	4620      	mov	r0, r4
 800a316:	1e71      	subs	r1, r6, #1
 800a318:	f000 fe4d 	bl	800afb6 <__any_on>
 800a31c:	2800      	cmp	r0, #0
 800a31e:	d1e6      	bne.n	800a2ee <__gethex+0x2ba>
 800a320:	4621      	mov	r1, r4
 800a322:	9802      	ldr	r0, [sp, #8]
 800a324:	f000 f9f0 	bl	800a708 <_Bfree>
 800a328:	2300      	movs	r3, #0
 800a32a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a32c:	2750      	movs	r7, #80	; 0x50
 800a32e:	6013      	str	r3, [r2, #0]
 800a330:	e712      	b.n	800a158 <__gethex+0x124>
 800a332:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a334:	2b00      	cmp	r3, #0
 800a336:	d1f3      	bne.n	800a320 <__gethex+0x2ec>
 800a338:	e7d9      	b.n	800a2ee <__gethex+0x2ba>
 800a33a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d1d6      	bne.n	800a2ee <__gethex+0x2ba>
 800a340:	e7ee      	b.n	800a320 <__gethex+0x2ec>
 800a342:	1e6f      	subs	r7, r5, #1
 800a344:	f1ba 0f00 	cmp.w	sl, #0
 800a348:	d132      	bne.n	800a3b0 <__gethex+0x37c>
 800a34a:	b127      	cbz	r7, 800a356 <__gethex+0x322>
 800a34c:	4639      	mov	r1, r7
 800a34e:	4620      	mov	r0, r4
 800a350:	f000 fe31 	bl	800afb6 <__any_on>
 800a354:	4682      	mov	sl, r0
 800a356:	2101      	movs	r1, #1
 800a358:	117b      	asrs	r3, r7, #5
 800a35a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a35e:	f007 071f 	and.w	r7, r7, #31
 800a362:	fa01 f707 	lsl.w	r7, r1, r7
 800a366:	421f      	tst	r7, r3
 800a368:	f04f 0702 	mov.w	r7, #2
 800a36c:	4629      	mov	r1, r5
 800a36e:	4620      	mov	r0, r4
 800a370:	bf18      	it	ne
 800a372:	f04a 0a02 	orrne.w	sl, sl, #2
 800a376:	1b76      	subs	r6, r6, r5
 800a378:	f7ff fdf4 	bl	8009f64 <rshift>
 800a37c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a380:	f1ba 0f00 	cmp.w	sl, #0
 800a384:	d048      	beq.n	800a418 <__gethex+0x3e4>
 800a386:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d015      	beq.n	800a3ba <__gethex+0x386>
 800a38e:	2b03      	cmp	r3, #3
 800a390:	d017      	beq.n	800a3c2 <__gethex+0x38e>
 800a392:	2b01      	cmp	r3, #1
 800a394:	d109      	bne.n	800a3aa <__gethex+0x376>
 800a396:	f01a 0f02 	tst.w	sl, #2
 800a39a:	d006      	beq.n	800a3aa <__gethex+0x376>
 800a39c:	f8d9 0000 	ldr.w	r0, [r9]
 800a3a0:	ea4a 0a00 	orr.w	sl, sl, r0
 800a3a4:	f01a 0f01 	tst.w	sl, #1
 800a3a8:	d10e      	bne.n	800a3c8 <__gethex+0x394>
 800a3aa:	f047 0710 	orr.w	r7, r7, #16
 800a3ae:	e033      	b.n	800a418 <__gethex+0x3e4>
 800a3b0:	f04f 0a01 	mov.w	sl, #1
 800a3b4:	e7cf      	b.n	800a356 <__gethex+0x322>
 800a3b6:	2701      	movs	r7, #1
 800a3b8:	e7e2      	b.n	800a380 <__gethex+0x34c>
 800a3ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3bc:	f1c3 0301 	rsb	r3, r3, #1
 800a3c0:	9315      	str	r3, [sp, #84]	; 0x54
 800a3c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d0f0      	beq.n	800a3aa <__gethex+0x376>
 800a3c8:	f04f 0c00 	mov.w	ip, #0
 800a3cc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a3d0:	f104 0314 	add.w	r3, r4, #20
 800a3d4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a3d8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a3dc:	4618      	mov	r0, r3
 800a3de:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3e2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a3e6:	d01c      	beq.n	800a422 <__gethex+0x3ee>
 800a3e8:	3201      	adds	r2, #1
 800a3ea:	6002      	str	r2, [r0, #0]
 800a3ec:	2f02      	cmp	r7, #2
 800a3ee:	f104 0314 	add.w	r3, r4, #20
 800a3f2:	d13d      	bne.n	800a470 <__gethex+0x43c>
 800a3f4:	f8d8 2000 	ldr.w	r2, [r8]
 800a3f8:	3a01      	subs	r2, #1
 800a3fa:	42b2      	cmp	r2, r6
 800a3fc:	d10a      	bne.n	800a414 <__gethex+0x3e0>
 800a3fe:	2201      	movs	r2, #1
 800a400:	1171      	asrs	r1, r6, #5
 800a402:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a406:	f006 061f 	and.w	r6, r6, #31
 800a40a:	fa02 f606 	lsl.w	r6, r2, r6
 800a40e:	421e      	tst	r6, r3
 800a410:	bf18      	it	ne
 800a412:	4617      	movne	r7, r2
 800a414:	f047 0720 	orr.w	r7, r7, #32
 800a418:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a41a:	601c      	str	r4, [r3, #0]
 800a41c:	9b05      	ldr	r3, [sp, #20]
 800a41e:	601d      	str	r5, [r3, #0]
 800a420:	e69a      	b.n	800a158 <__gethex+0x124>
 800a422:	4299      	cmp	r1, r3
 800a424:	f843 cc04 	str.w	ip, [r3, #-4]
 800a428:	d8d8      	bhi.n	800a3dc <__gethex+0x3a8>
 800a42a:	68a3      	ldr	r3, [r4, #8]
 800a42c:	459b      	cmp	fp, r3
 800a42e:	db17      	blt.n	800a460 <__gethex+0x42c>
 800a430:	6861      	ldr	r1, [r4, #4]
 800a432:	9802      	ldr	r0, [sp, #8]
 800a434:	3101      	adds	r1, #1
 800a436:	f000 f927 	bl	800a688 <_Balloc>
 800a43a:	4681      	mov	r9, r0
 800a43c:	b918      	cbnz	r0, 800a446 <__gethex+0x412>
 800a43e:	4602      	mov	r2, r0
 800a440:	2184      	movs	r1, #132	; 0x84
 800a442:	4b19      	ldr	r3, [pc, #100]	; (800a4a8 <__gethex+0x474>)
 800a444:	e6ab      	b.n	800a19e <__gethex+0x16a>
 800a446:	6922      	ldr	r2, [r4, #16]
 800a448:	f104 010c 	add.w	r1, r4, #12
 800a44c:	3202      	adds	r2, #2
 800a44e:	0092      	lsls	r2, r2, #2
 800a450:	300c      	adds	r0, #12
 800a452:	f7fd f9d5 	bl	8007800 <memcpy>
 800a456:	4621      	mov	r1, r4
 800a458:	9802      	ldr	r0, [sp, #8]
 800a45a:	f000 f955 	bl	800a708 <_Bfree>
 800a45e:	464c      	mov	r4, r9
 800a460:	6923      	ldr	r3, [r4, #16]
 800a462:	1c5a      	adds	r2, r3, #1
 800a464:	6122      	str	r2, [r4, #16]
 800a466:	2201      	movs	r2, #1
 800a468:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a46c:	615a      	str	r2, [r3, #20]
 800a46e:	e7bd      	b.n	800a3ec <__gethex+0x3b8>
 800a470:	6922      	ldr	r2, [r4, #16]
 800a472:	455a      	cmp	r2, fp
 800a474:	dd0b      	ble.n	800a48e <__gethex+0x45a>
 800a476:	2101      	movs	r1, #1
 800a478:	4620      	mov	r0, r4
 800a47a:	f7ff fd73 	bl	8009f64 <rshift>
 800a47e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a482:	3501      	adds	r5, #1
 800a484:	42ab      	cmp	r3, r5
 800a486:	f6ff aed4 	blt.w	800a232 <__gethex+0x1fe>
 800a48a:	2701      	movs	r7, #1
 800a48c:	e7c2      	b.n	800a414 <__gethex+0x3e0>
 800a48e:	f016 061f 	ands.w	r6, r6, #31
 800a492:	d0fa      	beq.n	800a48a <__gethex+0x456>
 800a494:	4453      	add	r3, sl
 800a496:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a49a:	f000 f9e7 	bl	800a86c <__hi0bits>
 800a49e:	f1c6 0620 	rsb	r6, r6, #32
 800a4a2:	42b0      	cmp	r0, r6
 800a4a4:	dbe7      	blt.n	800a476 <__gethex+0x442>
 800a4a6:	e7f0      	b.n	800a48a <__gethex+0x456>
 800a4a8:	0800c430 	.word	0x0800c430

0800a4ac <L_shift>:
 800a4ac:	f1c2 0208 	rsb	r2, r2, #8
 800a4b0:	0092      	lsls	r2, r2, #2
 800a4b2:	b570      	push	{r4, r5, r6, lr}
 800a4b4:	f1c2 0620 	rsb	r6, r2, #32
 800a4b8:	6843      	ldr	r3, [r0, #4]
 800a4ba:	6804      	ldr	r4, [r0, #0]
 800a4bc:	fa03 f506 	lsl.w	r5, r3, r6
 800a4c0:	432c      	orrs	r4, r5
 800a4c2:	40d3      	lsrs	r3, r2
 800a4c4:	6004      	str	r4, [r0, #0]
 800a4c6:	f840 3f04 	str.w	r3, [r0, #4]!
 800a4ca:	4288      	cmp	r0, r1
 800a4cc:	d3f4      	bcc.n	800a4b8 <L_shift+0xc>
 800a4ce:	bd70      	pop	{r4, r5, r6, pc}

0800a4d0 <__match>:
 800a4d0:	b530      	push	{r4, r5, lr}
 800a4d2:	6803      	ldr	r3, [r0, #0]
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4da:	b914      	cbnz	r4, 800a4e2 <__match+0x12>
 800a4dc:	6003      	str	r3, [r0, #0]
 800a4de:	2001      	movs	r0, #1
 800a4e0:	bd30      	pop	{r4, r5, pc}
 800a4e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4e6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a4ea:	2d19      	cmp	r5, #25
 800a4ec:	bf98      	it	ls
 800a4ee:	3220      	addls	r2, #32
 800a4f0:	42a2      	cmp	r2, r4
 800a4f2:	d0f0      	beq.n	800a4d6 <__match+0x6>
 800a4f4:	2000      	movs	r0, #0
 800a4f6:	e7f3      	b.n	800a4e0 <__match+0x10>

0800a4f8 <__hexnan>:
 800a4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4fc:	2500      	movs	r5, #0
 800a4fe:	680b      	ldr	r3, [r1, #0]
 800a500:	4682      	mov	sl, r0
 800a502:	115e      	asrs	r6, r3, #5
 800a504:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a508:	f013 031f 	ands.w	r3, r3, #31
 800a50c:	bf18      	it	ne
 800a50e:	3604      	addne	r6, #4
 800a510:	1f37      	subs	r7, r6, #4
 800a512:	46b9      	mov	r9, r7
 800a514:	463c      	mov	r4, r7
 800a516:	46ab      	mov	fp, r5
 800a518:	b087      	sub	sp, #28
 800a51a:	4690      	mov	r8, r2
 800a51c:	6802      	ldr	r2, [r0, #0]
 800a51e:	9301      	str	r3, [sp, #4]
 800a520:	f846 5c04 	str.w	r5, [r6, #-4]
 800a524:	9502      	str	r5, [sp, #8]
 800a526:	7851      	ldrb	r1, [r2, #1]
 800a528:	1c53      	adds	r3, r2, #1
 800a52a:	9303      	str	r3, [sp, #12]
 800a52c:	b341      	cbz	r1, 800a580 <__hexnan+0x88>
 800a52e:	4608      	mov	r0, r1
 800a530:	9205      	str	r2, [sp, #20]
 800a532:	9104      	str	r1, [sp, #16]
 800a534:	f7ff fd69 	bl	800a00a <__hexdig_fun>
 800a538:	2800      	cmp	r0, #0
 800a53a:	d14f      	bne.n	800a5dc <__hexnan+0xe4>
 800a53c:	9904      	ldr	r1, [sp, #16]
 800a53e:	9a05      	ldr	r2, [sp, #20]
 800a540:	2920      	cmp	r1, #32
 800a542:	d818      	bhi.n	800a576 <__hexnan+0x7e>
 800a544:	9b02      	ldr	r3, [sp, #8]
 800a546:	459b      	cmp	fp, r3
 800a548:	dd13      	ble.n	800a572 <__hexnan+0x7a>
 800a54a:	454c      	cmp	r4, r9
 800a54c:	d206      	bcs.n	800a55c <__hexnan+0x64>
 800a54e:	2d07      	cmp	r5, #7
 800a550:	dc04      	bgt.n	800a55c <__hexnan+0x64>
 800a552:	462a      	mov	r2, r5
 800a554:	4649      	mov	r1, r9
 800a556:	4620      	mov	r0, r4
 800a558:	f7ff ffa8 	bl	800a4ac <L_shift>
 800a55c:	4544      	cmp	r4, r8
 800a55e:	d950      	bls.n	800a602 <__hexnan+0x10a>
 800a560:	2300      	movs	r3, #0
 800a562:	f1a4 0904 	sub.w	r9, r4, #4
 800a566:	f844 3c04 	str.w	r3, [r4, #-4]
 800a56a:	461d      	mov	r5, r3
 800a56c:	464c      	mov	r4, r9
 800a56e:	f8cd b008 	str.w	fp, [sp, #8]
 800a572:	9a03      	ldr	r2, [sp, #12]
 800a574:	e7d7      	b.n	800a526 <__hexnan+0x2e>
 800a576:	2929      	cmp	r1, #41	; 0x29
 800a578:	d156      	bne.n	800a628 <__hexnan+0x130>
 800a57a:	3202      	adds	r2, #2
 800a57c:	f8ca 2000 	str.w	r2, [sl]
 800a580:	f1bb 0f00 	cmp.w	fp, #0
 800a584:	d050      	beq.n	800a628 <__hexnan+0x130>
 800a586:	454c      	cmp	r4, r9
 800a588:	d206      	bcs.n	800a598 <__hexnan+0xa0>
 800a58a:	2d07      	cmp	r5, #7
 800a58c:	dc04      	bgt.n	800a598 <__hexnan+0xa0>
 800a58e:	462a      	mov	r2, r5
 800a590:	4649      	mov	r1, r9
 800a592:	4620      	mov	r0, r4
 800a594:	f7ff ff8a 	bl	800a4ac <L_shift>
 800a598:	4544      	cmp	r4, r8
 800a59a:	d934      	bls.n	800a606 <__hexnan+0x10e>
 800a59c:	4623      	mov	r3, r4
 800a59e:	f1a8 0204 	sub.w	r2, r8, #4
 800a5a2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a5a6:	429f      	cmp	r7, r3
 800a5a8:	f842 1f04 	str.w	r1, [r2, #4]!
 800a5ac:	d2f9      	bcs.n	800a5a2 <__hexnan+0xaa>
 800a5ae:	1b3b      	subs	r3, r7, r4
 800a5b0:	f023 0303 	bic.w	r3, r3, #3
 800a5b4:	3304      	adds	r3, #4
 800a5b6:	3401      	adds	r4, #1
 800a5b8:	3e03      	subs	r6, #3
 800a5ba:	42b4      	cmp	r4, r6
 800a5bc:	bf88      	it	hi
 800a5be:	2304      	movhi	r3, #4
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	4443      	add	r3, r8
 800a5c4:	f843 2b04 	str.w	r2, [r3], #4
 800a5c8:	429f      	cmp	r7, r3
 800a5ca:	d2fb      	bcs.n	800a5c4 <__hexnan+0xcc>
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	b91b      	cbnz	r3, 800a5d8 <__hexnan+0xe0>
 800a5d0:	4547      	cmp	r7, r8
 800a5d2:	d127      	bne.n	800a624 <__hexnan+0x12c>
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	603b      	str	r3, [r7, #0]
 800a5d8:	2005      	movs	r0, #5
 800a5da:	e026      	b.n	800a62a <__hexnan+0x132>
 800a5dc:	3501      	adds	r5, #1
 800a5de:	2d08      	cmp	r5, #8
 800a5e0:	f10b 0b01 	add.w	fp, fp, #1
 800a5e4:	dd06      	ble.n	800a5f4 <__hexnan+0xfc>
 800a5e6:	4544      	cmp	r4, r8
 800a5e8:	d9c3      	bls.n	800a572 <__hexnan+0x7a>
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	2501      	movs	r5, #1
 800a5ee:	f844 3c04 	str.w	r3, [r4, #-4]
 800a5f2:	3c04      	subs	r4, #4
 800a5f4:	6822      	ldr	r2, [r4, #0]
 800a5f6:	f000 000f 	and.w	r0, r0, #15
 800a5fa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a5fe:	6022      	str	r2, [r4, #0]
 800a600:	e7b7      	b.n	800a572 <__hexnan+0x7a>
 800a602:	2508      	movs	r5, #8
 800a604:	e7b5      	b.n	800a572 <__hexnan+0x7a>
 800a606:	9b01      	ldr	r3, [sp, #4]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d0df      	beq.n	800a5cc <__hexnan+0xd4>
 800a60c:	f04f 32ff 	mov.w	r2, #4294967295
 800a610:	f1c3 0320 	rsb	r3, r3, #32
 800a614:	fa22 f303 	lsr.w	r3, r2, r3
 800a618:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a61c:	401a      	ands	r2, r3
 800a61e:	f846 2c04 	str.w	r2, [r6, #-4]
 800a622:	e7d3      	b.n	800a5cc <__hexnan+0xd4>
 800a624:	3f04      	subs	r7, #4
 800a626:	e7d1      	b.n	800a5cc <__hexnan+0xd4>
 800a628:	2004      	movs	r0, #4
 800a62a:	b007      	add	sp, #28
 800a62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a630 <_localeconv_r>:
 800a630:	4800      	ldr	r0, [pc, #0]	; (800a634 <_localeconv_r+0x4>)
 800a632:	4770      	bx	lr
 800a634:	20000168 	.word	0x20000168

0800a638 <malloc>:
 800a638:	4b02      	ldr	r3, [pc, #8]	; (800a644 <malloc+0xc>)
 800a63a:	4601      	mov	r1, r0
 800a63c:	6818      	ldr	r0, [r3, #0]
 800a63e:	f000 bd57 	b.w	800b0f0 <_malloc_r>
 800a642:	bf00      	nop
 800a644:	20000010 	.word	0x20000010

0800a648 <__ascii_mbtowc>:
 800a648:	b082      	sub	sp, #8
 800a64a:	b901      	cbnz	r1, 800a64e <__ascii_mbtowc+0x6>
 800a64c:	a901      	add	r1, sp, #4
 800a64e:	b142      	cbz	r2, 800a662 <__ascii_mbtowc+0x1a>
 800a650:	b14b      	cbz	r3, 800a666 <__ascii_mbtowc+0x1e>
 800a652:	7813      	ldrb	r3, [r2, #0]
 800a654:	600b      	str	r3, [r1, #0]
 800a656:	7812      	ldrb	r2, [r2, #0]
 800a658:	1e10      	subs	r0, r2, #0
 800a65a:	bf18      	it	ne
 800a65c:	2001      	movne	r0, #1
 800a65e:	b002      	add	sp, #8
 800a660:	4770      	bx	lr
 800a662:	4610      	mov	r0, r2
 800a664:	e7fb      	b.n	800a65e <__ascii_mbtowc+0x16>
 800a666:	f06f 0001 	mvn.w	r0, #1
 800a66a:	e7f8      	b.n	800a65e <__ascii_mbtowc+0x16>

0800a66c <memchr>:
 800a66c:	4603      	mov	r3, r0
 800a66e:	b510      	push	{r4, lr}
 800a670:	b2c9      	uxtb	r1, r1
 800a672:	4402      	add	r2, r0
 800a674:	4293      	cmp	r3, r2
 800a676:	4618      	mov	r0, r3
 800a678:	d101      	bne.n	800a67e <memchr+0x12>
 800a67a:	2000      	movs	r0, #0
 800a67c:	e003      	b.n	800a686 <memchr+0x1a>
 800a67e:	7804      	ldrb	r4, [r0, #0]
 800a680:	3301      	adds	r3, #1
 800a682:	428c      	cmp	r4, r1
 800a684:	d1f6      	bne.n	800a674 <memchr+0x8>
 800a686:	bd10      	pop	{r4, pc}

0800a688 <_Balloc>:
 800a688:	b570      	push	{r4, r5, r6, lr}
 800a68a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a68c:	4604      	mov	r4, r0
 800a68e:	460d      	mov	r5, r1
 800a690:	b976      	cbnz	r6, 800a6b0 <_Balloc+0x28>
 800a692:	2010      	movs	r0, #16
 800a694:	f7ff ffd0 	bl	800a638 <malloc>
 800a698:	4602      	mov	r2, r0
 800a69a:	6260      	str	r0, [r4, #36]	; 0x24
 800a69c:	b920      	cbnz	r0, 800a6a8 <_Balloc+0x20>
 800a69e:	2166      	movs	r1, #102	; 0x66
 800a6a0:	4b17      	ldr	r3, [pc, #92]	; (800a700 <_Balloc+0x78>)
 800a6a2:	4818      	ldr	r0, [pc, #96]	; (800a704 <_Balloc+0x7c>)
 800a6a4:	f000 ff2c 	bl	800b500 <__assert_func>
 800a6a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6ac:	6006      	str	r6, [r0, #0]
 800a6ae:	60c6      	str	r6, [r0, #12]
 800a6b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a6b2:	68f3      	ldr	r3, [r6, #12]
 800a6b4:	b183      	cbz	r3, 800a6d8 <_Balloc+0x50>
 800a6b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6b8:	68db      	ldr	r3, [r3, #12]
 800a6ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6be:	b9b8      	cbnz	r0, 800a6f0 <_Balloc+0x68>
 800a6c0:	2101      	movs	r1, #1
 800a6c2:	fa01 f605 	lsl.w	r6, r1, r5
 800a6c6:	1d72      	adds	r2, r6, #5
 800a6c8:	4620      	mov	r0, r4
 800a6ca:	0092      	lsls	r2, r2, #2
 800a6cc:	f000 fc94 	bl	800aff8 <_calloc_r>
 800a6d0:	b160      	cbz	r0, 800a6ec <_Balloc+0x64>
 800a6d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6d6:	e00e      	b.n	800a6f6 <_Balloc+0x6e>
 800a6d8:	2221      	movs	r2, #33	; 0x21
 800a6da:	2104      	movs	r1, #4
 800a6dc:	4620      	mov	r0, r4
 800a6de:	f000 fc8b 	bl	800aff8 <_calloc_r>
 800a6e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6e4:	60f0      	str	r0, [r6, #12]
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d1e4      	bne.n	800a6b6 <_Balloc+0x2e>
 800a6ec:	2000      	movs	r0, #0
 800a6ee:	bd70      	pop	{r4, r5, r6, pc}
 800a6f0:	6802      	ldr	r2, [r0, #0]
 800a6f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a6fc:	e7f7      	b.n	800a6ee <_Balloc+0x66>
 800a6fe:	bf00      	nop
 800a700:	0800c3be 	.word	0x0800c3be
 800a704:	0800c4bc 	.word	0x0800c4bc

0800a708 <_Bfree>:
 800a708:	b570      	push	{r4, r5, r6, lr}
 800a70a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a70c:	4605      	mov	r5, r0
 800a70e:	460c      	mov	r4, r1
 800a710:	b976      	cbnz	r6, 800a730 <_Bfree+0x28>
 800a712:	2010      	movs	r0, #16
 800a714:	f7ff ff90 	bl	800a638 <malloc>
 800a718:	4602      	mov	r2, r0
 800a71a:	6268      	str	r0, [r5, #36]	; 0x24
 800a71c:	b920      	cbnz	r0, 800a728 <_Bfree+0x20>
 800a71e:	218a      	movs	r1, #138	; 0x8a
 800a720:	4b08      	ldr	r3, [pc, #32]	; (800a744 <_Bfree+0x3c>)
 800a722:	4809      	ldr	r0, [pc, #36]	; (800a748 <_Bfree+0x40>)
 800a724:	f000 feec 	bl	800b500 <__assert_func>
 800a728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a72c:	6006      	str	r6, [r0, #0]
 800a72e:	60c6      	str	r6, [r0, #12]
 800a730:	b13c      	cbz	r4, 800a742 <_Bfree+0x3a>
 800a732:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a734:	6862      	ldr	r2, [r4, #4]
 800a736:	68db      	ldr	r3, [r3, #12]
 800a738:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a73c:	6021      	str	r1, [r4, #0]
 800a73e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a742:	bd70      	pop	{r4, r5, r6, pc}
 800a744:	0800c3be 	.word	0x0800c3be
 800a748:	0800c4bc 	.word	0x0800c4bc

0800a74c <__multadd>:
 800a74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a750:	4607      	mov	r7, r0
 800a752:	460c      	mov	r4, r1
 800a754:	461e      	mov	r6, r3
 800a756:	2000      	movs	r0, #0
 800a758:	690d      	ldr	r5, [r1, #16]
 800a75a:	f101 0c14 	add.w	ip, r1, #20
 800a75e:	f8dc 3000 	ldr.w	r3, [ip]
 800a762:	3001      	adds	r0, #1
 800a764:	b299      	uxth	r1, r3
 800a766:	fb02 6101 	mla	r1, r2, r1, r6
 800a76a:	0c1e      	lsrs	r6, r3, #16
 800a76c:	0c0b      	lsrs	r3, r1, #16
 800a76e:	fb02 3306 	mla	r3, r2, r6, r3
 800a772:	b289      	uxth	r1, r1
 800a774:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a778:	4285      	cmp	r5, r0
 800a77a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a77e:	f84c 1b04 	str.w	r1, [ip], #4
 800a782:	dcec      	bgt.n	800a75e <__multadd+0x12>
 800a784:	b30e      	cbz	r6, 800a7ca <__multadd+0x7e>
 800a786:	68a3      	ldr	r3, [r4, #8]
 800a788:	42ab      	cmp	r3, r5
 800a78a:	dc19      	bgt.n	800a7c0 <__multadd+0x74>
 800a78c:	6861      	ldr	r1, [r4, #4]
 800a78e:	4638      	mov	r0, r7
 800a790:	3101      	adds	r1, #1
 800a792:	f7ff ff79 	bl	800a688 <_Balloc>
 800a796:	4680      	mov	r8, r0
 800a798:	b928      	cbnz	r0, 800a7a6 <__multadd+0x5a>
 800a79a:	4602      	mov	r2, r0
 800a79c:	21b5      	movs	r1, #181	; 0xb5
 800a79e:	4b0c      	ldr	r3, [pc, #48]	; (800a7d0 <__multadd+0x84>)
 800a7a0:	480c      	ldr	r0, [pc, #48]	; (800a7d4 <__multadd+0x88>)
 800a7a2:	f000 fead 	bl	800b500 <__assert_func>
 800a7a6:	6922      	ldr	r2, [r4, #16]
 800a7a8:	f104 010c 	add.w	r1, r4, #12
 800a7ac:	3202      	adds	r2, #2
 800a7ae:	0092      	lsls	r2, r2, #2
 800a7b0:	300c      	adds	r0, #12
 800a7b2:	f7fd f825 	bl	8007800 <memcpy>
 800a7b6:	4621      	mov	r1, r4
 800a7b8:	4638      	mov	r0, r7
 800a7ba:	f7ff ffa5 	bl	800a708 <_Bfree>
 800a7be:	4644      	mov	r4, r8
 800a7c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7c4:	3501      	adds	r5, #1
 800a7c6:	615e      	str	r6, [r3, #20]
 800a7c8:	6125      	str	r5, [r4, #16]
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7d0:	0800c430 	.word	0x0800c430
 800a7d4:	0800c4bc 	.word	0x0800c4bc

0800a7d8 <__s2b>:
 800a7d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7dc:	4615      	mov	r5, r2
 800a7de:	2209      	movs	r2, #9
 800a7e0:	461f      	mov	r7, r3
 800a7e2:	3308      	adds	r3, #8
 800a7e4:	460c      	mov	r4, r1
 800a7e6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7ea:	4606      	mov	r6, r0
 800a7ec:	2201      	movs	r2, #1
 800a7ee:	2100      	movs	r1, #0
 800a7f0:	429a      	cmp	r2, r3
 800a7f2:	db09      	blt.n	800a808 <__s2b+0x30>
 800a7f4:	4630      	mov	r0, r6
 800a7f6:	f7ff ff47 	bl	800a688 <_Balloc>
 800a7fa:	b940      	cbnz	r0, 800a80e <__s2b+0x36>
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	21ce      	movs	r1, #206	; 0xce
 800a800:	4b18      	ldr	r3, [pc, #96]	; (800a864 <__s2b+0x8c>)
 800a802:	4819      	ldr	r0, [pc, #100]	; (800a868 <__s2b+0x90>)
 800a804:	f000 fe7c 	bl	800b500 <__assert_func>
 800a808:	0052      	lsls	r2, r2, #1
 800a80a:	3101      	adds	r1, #1
 800a80c:	e7f0      	b.n	800a7f0 <__s2b+0x18>
 800a80e:	9b08      	ldr	r3, [sp, #32]
 800a810:	2d09      	cmp	r5, #9
 800a812:	6143      	str	r3, [r0, #20]
 800a814:	f04f 0301 	mov.w	r3, #1
 800a818:	6103      	str	r3, [r0, #16]
 800a81a:	dd16      	ble.n	800a84a <__s2b+0x72>
 800a81c:	f104 0909 	add.w	r9, r4, #9
 800a820:	46c8      	mov	r8, r9
 800a822:	442c      	add	r4, r5
 800a824:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a828:	4601      	mov	r1, r0
 800a82a:	220a      	movs	r2, #10
 800a82c:	4630      	mov	r0, r6
 800a82e:	3b30      	subs	r3, #48	; 0x30
 800a830:	f7ff ff8c 	bl	800a74c <__multadd>
 800a834:	45a0      	cmp	r8, r4
 800a836:	d1f5      	bne.n	800a824 <__s2b+0x4c>
 800a838:	f1a5 0408 	sub.w	r4, r5, #8
 800a83c:	444c      	add	r4, r9
 800a83e:	1b2d      	subs	r5, r5, r4
 800a840:	1963      	adds	r3, r4, r5
 800a842:	42bb      	cmp	r3, r7
 800a844:	db04      	blt.n	800a850 <__s2b+0x78>
 800a846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a84a:	2509      	movs	r5, #9
 800a84c:	340a      	adds	r4, #10
 800a84e:	e7f6      	b.n	800a83e <__s2b+0x66>
 800a850:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a854:	4601      	mov	r1, r0
 800a856:	220a      	movs	r2, #10
 800a858:	4630      	mov	r0, r6
 800a85a:	3b30      	subs	r3, #48	; 0x30
 800a85c:	f7ff ff76 	bl	800a74c <__multadd>
 800a860:	e7ee      	b.n	800a840 <__s2b+0x68>
 800a862:	bf00      	nop
 800a864:	0800c430 	.word	0x0800c430
 800a868:	0800c4bc 	.word	0x0800c4bc

0800a86c <__hi0bits>:
 800a86c:	0c02      	lsrs	r2, r0, #16
 800a86e:	0412      	lsls	r2, r2, #16
 800a870:	4603      	mov	r3, r0
 800a872:	b9ca      	cbnz	r2, 800a8a8 <__hi0bits+0x3c>
 800a874:	0403      	lsls	r3, r0, #16
 800a876:	2010      	movs	r0, #16
 800a878:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a87c:	bf04      	itt	eq
 800a87e:	021b      	lsleq	r3, r3, #8
 800a880:	3008      	addeq	r0, #8
 800a882:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a886:	bf04      	itt	eq
 800a888:	011b      	lsleq	r3, r3, #4
 800a88a:	3004      	addeq	r0, #4
 800a88c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a890:	bf04      	itt	eq
 800a892:	009b      	lsleq	r3, r3, #2
 800a894:	3002      	addeq	r0, #2
 800a896:	2b00      	cmp	r3, #0
 800a898:	db05      	blt.n	800a8a6 <__hi0bits+0x3a>
 800a89a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a89e:	f100 0001 	add.w	r0, r0, #1
 800a8a2:	bf08      	it	eq
 800a8a4:	2020      	moveq	r0, #32
 800a8a6:	4770      	bx	lr
 800a8a8:	2000      	movs	r0, #0
 800a8aa:	e7e5      	b.n	800a878 <__hi0bits+0xc>

0800a8ac <__lo0bits>:
 800a8ac:	6803      	ldr	r3, [r0, #0]
 800a8ae:	4602      	mov	r2, r0
 800a8b0:	f013 0007 	ands.w	r0, r3, #7
 800a8b4:	d00b      	beq.n	800a8ce <__lo0bits+0x22>
 800a8b6:	07d9      	lsls	r1, r3, #31
 800a8b8:	d421      	bmi.n	800a8fe <__lo0bits+0x52>
 800a8ba:	0798      	lsls	r0, r3, #30
 800a8bc:	bf49      	itett	mi
 800a8be:	085b      	lsrmi	r3, r3, #1
 800a8c0:	089b      	lsrpl	r3, r3, #2
 800a8c2:	2001      	movmi	r0, #1
 800a8c4:	6013      	strmi	r3, [r2, #0]
 800a8c6:	bf5c      	itt	pl
 800a8c8:	2002      	movpl	r0, #2
 800a8ca:	6013      	strpl	r3, [r2, #0]
 800a8cc:	4770      	bx	lr
 800a8ce:	b299      	uxth	r1, r3
 800a8d0:	b909      	cbnz	r1, 800a8d6 <__lo0bits+0x2a>
 800a8d2:	2010      	movs	r0, #16
 800a8d4:	0c1b      	lsrs	r3, r3, #16
 800a8d6:	b2d9      	uxtb	r1, r3
 800a8d8:	b909      	cbnz	r1, 800a8de <__lo0bits+0x32>
 800a8da:	3008      	adds	r0, #8
 800a8dc:	0a1b      	lsrs	r3, r3, #8
 800a8de:	0719      	lsls	r1, r3, #28
 800a8e0:	bf04      	itt	eq
 800a8e2:	091b      	lsreq	r3, r3, #4
 800a8e4:	3004      	addeq	r0, #4
 800a8e6:	0799      	lsls	r1, r3, #30
 800a8e8:	bf04      	itt	eq
 800a8ea:	089b      	lsreq	r3, r3, #2
 800a8ec:	3002      	addeq	r0, #2
 800a8ee:	07d9      	lsls	r1, r3, #31
 800a8f0:	d403      	bmi.n	800a8fa <__lo0bits+0x4e>
 800a8f2:	085b      	lsrs	r3, r3, #1
 800a8f4:	f100 0001 	add.w	r0, r0, #1
 800a8f8:	d003      	beq.n	800a902 <__lo0bits+0x56>
 800a8fa:	6013      	str	r3, [r2, #0]
 800a8fc:	4770      	bx	lr
 800a8fe:	2000      	movs	r0, #0
 800a900:	4770      	bx	lr
 800a902:	2020      	movs	r0, #32
 800a904:	4770      	bx	lr
	...

0800a908 <__i2b>:
 800a908:	b510      	push	{r4, lr}
 800a90a:	460c      	mov	r4, r1
 800a90c:	2101      	movs	r1, #1
 800a90e:	f7ff febb 	bl	800a688 <_Balloc>
 800a912:	4602      	mov	r2, r0
 800a914:	b928      	cbnz	r0, 800a922 <__i2b+0x1a>
 800a916:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a91a:	4b04      	ldr	r3, [pc, #16]	; (800a92c <__i2b+0x24>)
 800a91c:	4804      	ldr	r0, [pc, #16]	; (800a930 <__i2b+0x28>)
 800a91e:	f000 fdef 	bl	800b500 <__assert_func>
 800a922:	2301      	movs	r3, #1
 800a924:	6144      	str	r4, [r0, #20]
 800a926:	6103      	str	r3, [r0, #16]
 800a928:	bd10      	pop	{r4, pc}
 800a92a:	bf00      	nop
 800a92c:	0800c430 	.word	0x0800c430
 800a930:	0800c4bc 	.word	0x0800c4bc

0800a934 <__multiply>:
 800a934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a938:	4691      	mov	r9, r2
 800a93a:	690a      	ldr	r2, [r1, #16]
 800a93c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a940:	460c      	mov	r4, r1
 800a942:	429a      	cmp	r2, r3
 800a944:	bfbe      	ittt	lt
 800a946:	460b      	movlt	r3, r1
 800a948:	464c      	movlt	r4, r9
 800a94a:	4699      	movlt	r9, r3
 800a94c:	6927      	ldr	r7, [r4, #16]
 800a94e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a952:	68a3      	ldr	r3, [r4, #8]
 800a954:	6861      	ldr	r1, [r4, #4]
 800a956:	eb07 060a 	add.w	r6, r7, sl
 800a95a:	42b3      	cmp	r3, r6
 800a95c:	b085      	sub	sp, #20
 800a95e:	bfb8      	it	lt
 800a960:	3101      	addlt	r1, #1
 800a962:	f7ff fe91 	bl	800a688 <_Balloc>
 800a966:	b930      	cbnz	r0, 800a976 <__multiply+0x42>
 800a968:	4602      	mov	r2, r0
 800a96a:	f240 115d 	movw	r1, #349	; 0x15d
 800a96e:	4b43      	ldr	r3, [pc, #268]	; (800aa7c <__multiply+0x148>)
 800a970:	4843      	ldr	r0, [pc, #268]	; (800aa80 <__multiply+0x14c>)
 800a972:	f000 fdc5 	bl	800b500 <__assert_func>
 800a976:	f100 0514 	add.w	r5, r0, #20
 800a97a:	462b      	mov	r3, r5
 800a97c:	2200      	movs	r2, #0
 800a97e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a982:	4543      	cmp	r3, r8
 800a984:	d321      	bcc.n	800a9ca <__multiply+0x96>
 800a986:	f104 0314 	add.w	r3, r4, #20
 800a98a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a98e:	f109 0314 	add.w	r3, r9, #20
 800a992:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a996:	9202      	str	r2, [sp, #8]
 800a998:	1b3a      	subs	r2, r7, r4
 800a99a:	3a15      	subs	r2, #21
 800a99c:	f022 0203 	bic.w	r2, r2, #3
 800a9a0:	3204      	adds	r2, #4
 800a9a2:	f104 0115 	add.w	r1, r4, #21
 800a9a6:	428f      	cmp	r7, r1
 800a9a8:	bf38      	it	cc
 800a9aa:	2204      	movcc	r2, #4
 800a9ac:	9201      	str	r2, [sp, #4]
 800a9ae:	9a02      	ldr	r2, [sp, #8]
 800a9b0:	9303      	str	r3, [sp, #12]
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d80c      	bhi.n	800a9d0 <__multiply+0x9c>
 800a9b6:	2e00      	cmp	r6, #0
 800a9b8:	dd03      	ble.n	800a9c2 <__multiply+0x8e>
 800a9ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d059      	beq.n	800aa76 <__multiply+0x142>
 800a9c2:	6106      	str	r6, [r0, #16]
 800a9c4:	b005      	add	sp, #20
 800a9c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ca:	f843 2b04 	str.w	r2, [r3], #4
 800a9ce:	e7d8      	b.n	800a982 <__multiply+0x4e>
 800a9d0:	f8b3 a000 	ldrh.w	sl, [r3]
 800a9d4:	f1ba 0f00 	cmp.w	sl, #0
 800a9d8:	d023      	beq.n	800aa22 <__multiply+0xee>
 800a9da:	46a9      	mov	r9, r5
 800a9dc:	f04f 0c00 	mov.w	ip, #0
 800a9e0:	f104 0e14 	add.w	lr, r4, #20
 800a9e4:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a9e8:	f8d9 1000 	ldr.w	r1, [r9]
 800a9ec:	fa1f fb82 	uxth.w	fp, r2
 800a9f0:	b289      	uxth	r1, r1
 800a9f2:	fb0a 110b 	mla	r1, sl, fp, r1
 800a9f6:	4461      	add	r1, ip
 800a9f8:	f8d9 c000 	ldr.w	ip, [r9]
 800a9fc:	0c12      	lsrs	r2, r2, #16
 800a9fe:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800aa02:	fb0a c202 	mla	r2, sl, r2, ip
 800aa06:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aa0a:	b289      	uxth	r1, r1
 800aa0c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aa10:	4577      	cmp	r7, lr
 800aa12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa16:	f849 1b04 	str.w	r1, [r9], #4
 800aa1a:	d8e3      	bhi.n	800a9e4 <__multiply+0xb0>
 800aa1c:	9a01      	ldr	r2, [sp, #4]
 800aa1e:	f845 c002 	str.w	ip, [r5, r2]
 800aa22:	9a03      	ldr	r2, [sp, #12]
 800aa24:	3304      	adds	r3, #4
 800aa26:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800aa2a:	f1b9 0f00 	cmp.w	r9, #0
 800aa2e:	d020      	beq.n	800aa72 <__multiply+0x13e>
 800aa30:	46ae      	mov	lr, r5
 800aa32:	f04f 0a00 	mov.w	sl, #0
 800aa36:	6829      	ldr	r1, [r5, #0]
 800aa38:	f104 0c14 	add.w	ip, r4, #20
 800aa3c:	f8bc b000 	ldrh.w	fp, [ip]
 800aa40:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aa44:	b289      	uxth	r1, r1
 800aa46:	fb09 220b 	mla	r2, r9, fp, r2
 800aa4a:	4492      	add	sl, r2
 800aa4c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800aa50:	f84e 1b04 	str.w	r1, [lr], #4
 800aa54:	f85c 2b04 	ldr.w	r2, [ip], #4
 800aa58:	f8be 1000 	ldrh.w	r1, [lr]
 800aa5c:	0c12      	lsrs	r2, r2, #16
 800aa5e:	fb09 1102 	mla	r1, r9, r2, r1
 800aa62:	4567      	cmp	r7, ip
 800aa64:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800aa68:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aa6c:	d8e6      	bhi.n	800aa3c <__multiply+0x108>
 800aa6e:	9a01      	ldr	r2, [sp, #4]
 800aa70:	50a9      	str	r1, [r5, r2]
 800aa72:	3504      	adds	r5, #4
 800aa74:	e79b      	b.n	800a9ae <__multiply+0x7a>
 800aa76:	3e01      	subs	r6, #1
 800aa78:	e79d      	b.n	800a9b6 <__multiply+0x82>
 800aa7a:	bf00      	nop
 800aa7c:	0800c430 	.word	0x0800c430
 800aa80:	0800c4bc 	.word	0x0800c4bc

0800aa84 <__pow5mult>:
 800aa84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa88:	4615      	mov	r5, r2
 800aa8a:	f012 0203 	ands.w	r2, r2, #3
 800aa8e:	4606      	mov	r6, r0
 800aa90:	460f      	mov	r7, r1
 800aa92:	d007      	beq.n	800aaa4 <__pow5mult+0x20>
 800aa94:	4c25      	ldr	r4, [pc, #148]	; (800ab2c <__pow5mult+0xa8>)
 800aa96:	3a01      	subs	r2, #1
 800aa98:	2300      	movs	r3, #0
 800aa9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aa9e:	f7ff fe55 	bl	800a74c <__multadd>
 800aaa2:	4607      	mov	r7, r0
 800aaa4:	10ad      	asrs	r5, r5, #2
 800aaa6:	d03d      	beq.n	800ab24 <__pow5mult+0xa0>
 800aaa8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aaaa:	b97c      	cbnz	r4, 800aacc <__pow5mult+0x48>
 800aaac:	2010      	movs	r0, #16
 800aaae:	f7ff fdc3 	bl	800a638 <malloc>
 800aab2:	4602      	mov	r2, r0
 800aab4:	6270      	str	r0, [r6, #36]	; 0x24
 800aab6:	b928      	cbnz	r0, 800aac4 <__pow5mult+0x40>
 800aab8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800aabc:	4b1c      	ldr	r3, [pc, #112]	; (800ab30 <__pow5mult+0xac>)
 800aabe:	481d      	ldr	r0, [pc, #116]	; (800ab34 <__pow5mult+0xb0>)
 800aac0:	f000 fd1e 	bl	800b500 <__assert_func>
 800aac4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aac8:	6004      	str	r4, [r0, #0]
 800aaca:	60c4      	str	r4, [r0, #12]
 800aacc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aad0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aad4:	b94c      	cbnz	r4, 800aaea <__pow5mult+0x66>
 800aad6:	f240 2171 	movw	r1, #625	; 0x271
 800aada:	4630      	mov	r0, r6
 800aadc:	f7ff ff14 	bl	800a908 <__i2b>
 800aae0:	2300      	movs	r3, #0
 800aae2:	4604      	mov	r4, r0
 800aae4:	f8c8 0008 	str.w	r0, [r8, #8]
 800aae8:	6003      	str	r3, [r0, #0]
 800aaea:	f04f 0900 	mov.w	r9, #0
 800aaee:	07eb      	lsls	r3, r5, #31
 800aaf0:	d50a      	bpl.n	800ab08 <__pow5mult+0x84>
 800aaf2:	4639      	mov	r1, r7
 800aaf4:	4622      	mov	r2, r4
 800aaf6:	4630      	mov	r0, r6
 800aaf8:	f7ff ff1c 	bl	800a934 <__multiply>
 800aafc:	4680      	mov	r8, r0
 800aafe:	4639      	mov	r1, r7
 800ab00:	4630      	mov	r0, r6
 800ab02:	f7ff fe01 	bl	800a708 <_Bfree>
 800ab06:	4647      	mov	r7, r8
 800ab08:	106d      	asrs	r5, r5, #1
 800ab0a:	d00b      	beq.n	800ab24 <__pow5mult+0xa0>
 800ab0c:	6820      	ldr	r0, [r4, #0]
 800ab0e:	b938      	cbnz	r0, 800ab20 <__pow5mult+0x9c>
 800ab10:	4622      	mov	r2, r4
 800ab12:	4621      	mov	r1, r4
 800ab14:	4630      	mov	r0, r6
 800ab16:	f7ff ff0d 	bl	800a934 <__multiply>
 800ab1a:	6020      	str	r0, [r4, #0]
 800ab1c:	f8c0 9000 	str.w	r9, [r0]
 800ab20:	4604      	mov	r4, r0
 800ab22:	e7e4      	b.n	800aaee <__pow5mult+0x6a>
 800ab24:	4638      	mov	r0, r7
 800ab26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab2a:	bf00      	nop
 800ab2c:	0800c608 	.word	0x0800c608
 800ab30:	0800c3be 	.word	0x0800c3be
 800ab34:	0800c4bc 	.word	0x0800c4bc

0800ab38 <__lshift>:
 800ab38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab3c:	460c      	mov	r4, r1
 800ab3e:	4607      	mov	r7, r0
 800ab40:	4691      	mov	r9, r2
 800ab42:	6923      	ldr	r3, [r4, #16]
 800ab44:	6849      	ldr	r1, [r1, #4]
 800ab46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab4a:	68a3      	ldr	r3, [r4, #8]
 800ab4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab50:	f108 0601 	add.w	r6, r8, #1
 800ab54:	42b3      	cmp	r3, r6
 800ab56:	db0b      	blt.n	800ab70 <__lshift+0x38>
 800ab58:	4638      	mov	r0, r7
 800ab5a:	f7ff fd95 	bl	800a688 <_Balloc>
 800ab5e:	4605      	mov	r5, r0
 800ab60:	b948      	cbnz	r0, 800ab76 <__lshift+0x3e>
 800ab62:	4602      	mov	r2, r0
 800ab64:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ab68:	4b29      	ldr	r3, [pc, #164]	; (800ac10 <__lshift+0xd8>)
 800ab6a:	482a      	ldr	r0, [pc, #168]	; (800ac14 <__lshift+0xdc>)
 800ab6c:	f000 fcc8 	bl	800b500 <__assert_func>
 800ab70:	3101      	adds	r1, #1
 800ab72:	005b      	lsls	r3, r3, #1
 800ab74:	e7ee      	b.n	800ab54 <__lshift+0x1c>
 800ab76:	2300      	movs	r3, #0
 800ab78:	f100 0114 	add.w	r1, r0, #20
 800ab7c:	f100 0210 	add.w	r2, r0, #16
 800ab80:	4618      	mov	r0, r3
 800ab82:	4553      	cmp	r3, sl
 800ab84:	db37      	blt.n	800abf6 <__lshift+0xbe>
 800ab86:	6920      	ldr	r0, [r4, #16]
 800ab88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab8c:	f104 0314 	add.w	r3, r4, #20
 800ab90:	f019 091f 	ands.w	r9, r9, #31
 800ab94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab98:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ab9c:	d02f      	beq.n	800abfe <__lshift+0xc6>
 800ab9e:	468a      	mov	sl, r1
 800aba0:	f04f 0c00 	mov.w	ip, #0
 800aba4:	f1c9 0e20 	rsb	lr, r9, #32
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	fa02 f209 	lsl.w	r2, r2, r9
 800abae:	ea42 020c 	orr.w	r2, r2, ip
 800abb2:	f84a 2b04 	str.w	r2, [sl], #4
 800abb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800abba:	4298      	cmp	r0, r3
 800abbc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800abc0:	d8f2      	bhi.n	800aba8 <__lshift+0x70>
 800abc2:	1b03      	subs	r3, r0, r4
 800abc4:	3b15      	subs	r3, #21
 800abc6:	f023 0303 	bic.w	r3, r3, #3
 800abca:	3304      	adds	r3, #4
 800abcc:	f104 0215 	add.w	r2, r4, #21
 800abd0:	4290      	cmp	r0, r2
 800abd2:	bf38      	it	cc
 800abd4:	2304      	movcc	r3, #4
 800abd6:	f841 c003 	str.w	ip, [r1, r3]
 800abda:	f1bc 0f00 	cmp.w	ip, #0
 800abde:	d001      	beq.n	800abe4 <__lshift+0xac>
 800abe0:	f108 0602 	add.w	r6, r8, #2
 800abe4:	3e01      	subs	r6, #1
 800abe6:	4638      	mov	r0, r7
 800abe8:	4621      	mov	r1, r4
 800abea:	612e      	str	r6, [r5, #16]
 800abec:	f7ff fd8c 	bl	800a708 <_Bfree>
 800abf0:	4628      	mov	r0, r5
 800abf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abf6:	f842 0f04 	str.w	r0, [r2, #4]!
 800abfa:	3301      	adds	r3, #1
 800abfc:	e7c1      	b.n	800ab82 <__lshift+0x4a>
 800abfe:	3904      	subs	r1, #4
 800ac00:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac04:	4298      	cmp	r0, r3
 800ac06:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac0a:	d8f9      	bhi.n	800ac00 <__lshift+0xc8>
 800ac0c:	e7ea      	b.n	800abe4 <__lshift+0xac>
 800ac0e:	bf00      	nop
 800ac10:	0800c430 	.word	0x0800c430
 800ac14:	0800c4bc 	.word	0x0800c4bc

0800ac18 <__mcmp>:
 800ac18:	4603      	mov	r3, r0
 800ac1a:	690a      	ldr	r2, [r1, #16]
 800ac1c:	6900      	ldr	r0, [r0, #16]
 800ac1e:	b530      	push	{r4, r5, lr}
 800ac20:	1a80      	subs	r0, r0, r2
 800ac22:	d10d      	bne.n	800ac40 <__mcmp+0x28>
 800ac24:	3314      	adds	r3, #20
 800ac26:	3114      	adds	r1, #20
 800ac28:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ac2c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ac30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ac34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ac38:	4295      	cmp	r5, r2
 800ac3a:	d002      	beq.n	800ac42 <__mcmp+0x2a>
 800ac3c:	d304      	bcc.n	800ac48 <__mcmp+0x30>
 800ac3e:	2001      	movs	r0, #1
 800ac40:	bd30      	pop	{r4, r5, pc}
 800ac42:	42a3      	cmp	r3, r4
 800ac44:	d3f4      	bcc.n	800ac30 <__mcmp+0x18>
 800ac46:	e7fb      	b.n	800ac40 <__mcmp+0x28>
 800ac48:	f04f 30ff 	mov.w	r0, #4294967295
 800ac4c:	e7f8      	b.n	800ac40 <__mcmp+0x28>
	...

0800ac50 <__mdiff>:
 800ac50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac54:	460d      	mov	r5, r1
 800ac56:	4607      	mov	r7, r0
 800ac58:	4611      	mov	r1, r2
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	4614      	mov	r4, r2
 800ac5e:	f7ff ffdb 	bl	800ac18 <__mcmp>
 800ac62:	1e06      	subs	r6, r0, #0
 800ac64:	d111      	bne.n	800ac8a <__mdiff+0x3a>
 800ac66:	4631      	mov	r1, r6
 800ac68:	4638      	mov	r0, r7
 800ac6a:	f7ff fd0d 	bl	800a688 <_Balloc>
 800ac6e:	4602      	mov	r2, r0
 800ac70:	b928      	cbnz	r0, 800ac7e <__mdiff+0x2e>
 800ac72:	f240 2132 	movw	r1, #562	; 0x232
 800ac76:	4b3a      	ldr	r3, [pc, #232]	; (800ad60 <__mdiff+0x110>)
 800ac78:	483a      	ldr	r0, [pc, #232]	; (800ad64 <__mdiff+0x114>)
 800ac7a:	f000 fc41 	bl	800b500 <__assert_func>
 800ac7e:	2301      	movs	r3, #1
 800ac80:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ac84:	4610      	mov	r0, r2
 800ac86:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8a:	bfa4      	itt	ge
 800ac8c:	4623      	movge	r3, r4
 800ac8e:	462c      	movge	r4, r5
 800ac90:	4638      	mov	r0, r7
 800ac92:	6861      	ldr	r1, [r4, #4]
 800ac94:	bfa6      	itte	ge
 800ac96:	461d      	movge	r5, r3
 800ac98:	2600      	movge	r6, #0
 800ac9a:	2601      	movlt	r6, #1
 800ac9c:	f7ff fcf4 	bl	800a688 <_Balloc>
 800aca0:	4602      	mov	r2, r0
 800aca2:	b918      	cbnz	r0, 800acac <__mdiff+0x5c>
 800aca4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800aca8:	4b2d      	ldr	r3, [pc, #180]	; (800ad60 <__mdiff+0x110>)
 800acaa:	e7e5      	b.n	800ac78 <__mdiff+0x28>
 800acac:	f102 0814 	add.w	r8, r2, #20
 800acb0:	46c2      	mov	sl, r8
 800acb2:	f04f 0c00 	mov.w	ip, #0
 800acb6:	6927      	ldr	r7, [r4, #16]
 800acb8:	60c6      	str	r6, [r0, #12]
 800acba:	692e      	ldr	r6, [r5, #16]
 800acbc:	f104 0014 	add.w	r0, r4, #20
 800acc0:	f105 0914 	add.w	r9, r5, #20
 800acc4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800acc8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800accc:	3410      	adds	r4, #16
 800acce:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800acd2:	f859 3b04 	ldr.w	r3, [r9], #4
 800acd6:	fa1f f18b 	uxth.w	r1, fp
 800acda:	448c      	add	ip, r1
 800acdc:	b299      	uxth	r1, r3
 800acde:	0c1b      	lsrs	r3, r3, #16
 800ace0:	ebac 0101 	sub.w	r1, ip, r1
 800ace4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ace8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800acec:	b289      	uxth	r1, r1
 800acee:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800acf2:	454e      	cmp	r6, r9
 800acf4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800acf8:	f84a 3b04 	str.w	r3, [sl], #4
 800acfc:	d8e7      	bhi.n	800acce <__mdiff+0x7e>
 800acfe:	1b73      	subs	r3, r6, r5
 800ad00:	3b15      	subs	r3, #21
 800ad02:	f023 0303 	bic.w	r3, r3, #3
 800ad06:	3515      	adds	r5, #21
 800ad08:	3304      	adds	r3, #4
 800ad0a:	42ae      	cmp	r6, r5
 800ad0c:	bf38      	it	cc
 800ad0e:	2304      	movcc	r3, #4
 800ad10:	4418      	add	r0, r3
 800ad12:	4443      	add	r3, r8
 800ad14:	461e      	mov	r6, r3
 800ad16:	4605      	mov	r5, r0
 800ad18:	4575      	cmp	r5, lr
 800ad1a:	d30e      	bcc.n	800ad3a <__mdiff+0xea>
 800ad1c:	f10e 0103 	add.w	r1, lr, #3
 800ad20:	1a09      	subs	r1, r1, r0
 800ad22:	f021 0103 	bic.w	r1, r1, #3
 800ad26:	3803      	subs	r0, #3
 800ad28:	4586      	cmp	lr, r0
 800ad2a:	bf38      	it	cc
 800ad2c:	2100      	movcc	r1, #0
 800ad2e:	4419      	add	r1, r3
 800ad30:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ad34:	b18b      	cbz	r3, 800ad5a <__mdiff+0x10a>
 800ad36:	6117      	str	r7, [r2, #16]
 800ad38:	e7a4      	b.n	800ac84 <__mdiff+0x34>
 800ad3a:	f855 8b04 	ldr.w	r8, [r5], #4
 800ad3e:	fa1f f188 	uxth.w	r1, r8
 800ad42:	4461      	add	r1, ip
 800ad44:	140c      	asrs	r4, r1, #16
 800ad46:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ad4a:	b289      	uxth	r1, r1
 800ad4c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ad50:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800ad54:	f846 1b04 	str.w	r1, [r6], #4
 800ad58:	e7de      	b.n	800ad18 <__mdiff+0xc8>
 800ad5a:	3f01      	subs	r7, #1
 800ad5c:	e7e8      	b.n	800ad30 <__mdiff+0xe0>
 800ad5e:	bf00      	nop
 800ad60:	0800c430 	.word	0x0800c430
 800ad64:	0800c4bc 	.word	0x0800c4bc

0800ad68 <__ulp>:
 800ad68:	4b11      	ldr	r3, [pc, #68]	; (800adb0 <__ulp+0x48>)
 800ad6a:	400b      	ands	r3, r1
 800ad6c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	dd02      	ble.n	800ad7a <__ulp+0x12>
 800ad74:	2000      	movs	r0, #0
 800ad76:	4619      	mov	r1, r3
 800ad78:	4770      	bx	lr
 800ad7a:	425b      	negs	r3, r3
 800ad7c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ad80:	f04f 0000 	mov.w	r0, #0
 800ad84:	f04f 0100 	mov.w	r1, #0
 800ad88:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ad8c:	da04      	bge.n	800ad98 <__ulp+0x30>
 800ad8e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ad92:	fa43 f102 	asr.w	r1, r3, r2
 800ad96:	4770      	bx	lr
 800ad98:	f1a2 0314 	sub.w	r3, r2, #20
 800ad9c:	2b1e      	cmp	r3, #30
 800ad9e:	bfd6      	itet	le
 800ada0:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ada4:	2301      	movgt	r3, #1
 800ada6:	fa22 f303 	lsrle.w	r3, r2, r3
 800adaa:	4618      	mov	r0, r3
 800adac:	4770      	bx	lr
 800adae:	bf00      	nop
 800adb0:	7ff00000 	.word	0x7ff00000

0800adb4 <__b2d>:
 800adb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adb8:	6907      	ldr	r7, [r0, #16]
 800adba:	f100 0914 	add.w	r9, r0, #20
 800adbe:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800adc2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800adc6:	f1a7 0804 	sub.w	r8, r7, #4
 800adca:	4630      	mov	r0, r6
 800adcc:	f7ff fd4e 	bl	800a86c <__hi0bits>
 800add0:	f1c0 0320 	rsb	r3, r0, #32
 800add4:	280a      	cmp	r0, #10
 800add6:	600b      	str	r3, [r1, #0]
 800add8:	491f      	ldr	r1, [pc, #124]	; (800ae58 <__b2d+0xa4>)
 800adda:	dc17      	bgt.n	800ae0c <__b2d+0x58>
 800addc:	45c1      	cmp	r9, r8
 800adde:	bf28      	it	cs
 800ade0:	2200      	movcs	r2, #0
 800ade2:	f1c0 0c0b 	rsb	ip, r0, #11
 800ade6:	fa26 f30c 	lsr.w	r3, r6, ip
 800adea:	bf38      	it	cc
 800adec:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800adf0:	ea43 0501 	orr.w	r5, r3, r1
 800adf4:	f100 0315 	add.w	r3, r0, #21
 800adf8:	fa06 f303 	lsl.w	r3, r6, r3
 800adfc:	fa22 f20c 	lsr.w	r2, r2, ip
 800ae00:	ea43 0402 	orr.w	r4, r3, r2
 800ae04:	4620      	mov	r0, r4
 800ae06:	4629      	mov	r1, r5
 800ae08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae0c:	45c1      	cmp	r9, r8
 800ae0e:	bf2e      	itee	cs
 800ae10:	2200      	movcs	r2, #0
 800ae12:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800ae16:	f1a7 0808 	subcc.w	r8, r7, #8
 800ae1a:	f1b0 030b 	subs.w	r3, r0, #11
 800ae1e:	d016      	beq.n	800ae4e <__b2d+0x9a>
 800ae20:	f1c3 0720 	rsb	r7, r3, #32
 800ae24:	fa22 f107 	lsr.w	r1, r2, r7
 800ae28:	45c8      	cmp	r8, r9
 800ae2a:	fa06 f603 	lsl.w	r6, r6, r3
 800ae2e:	ea46 0601 	orr.w	r6, r6, r1
 800ae32:	bf94      	ite	ls
 800ae34:	2100      	movls	r1, #0
 800ae36:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800ae3a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800ae3e:	fa02 f003 	lsl.w	r0, r2, r3
 800ae42:	40f9      	lsrs	r1, r7
 800ae44:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ae48:	ea40 0401 	orr.w	r4, r0, r1
 800ae4c:	e7da      	b.n	800ae04 <__b2d+0x50>
 800ae4e:	4614      	mov	r4, r2
 800ae50:	ea46 0501 	orr.w	r5, r6, r1
 800ae54:	e7d6      	b.n	800ae04 <__b2d+0x50>
 800ae56:	bf00      	nop
 800ae58:	3ff00000 	.word	0x3ff00000

0800ae5c <__d2b>:
 800ae5c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ae60:	2101      	movs	r1, #1
 800ae62:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800ae66:	4690      	mov	r8, r2
 800ae68:	461d      	mov	r5, r3
 800ae6a:	f7ff fc0d 	bl	800a688 <_Balloc>
 800ae6e:	4604      	mov	r4, r0
 800ae70:	b930      	cbnz	r0, 800ae80 <__d2b+0x24>
 800ae72:	4602      	mov	r2, r0
 800ae74:	f240 310a 	movw	r1, #778	; 0x30a
 800ae78:	4b24      	ldr	r3, [pc, #144]	; (800af0c <__d2b+0xb0>)
 800ae7a:	4825      	ldr	r0, [pc, #148]	; (800af10 <__d2b+0xb4>)
 800ae7c:	f000 fb40 	bl	800b500 <__assert_func>
 800ae80:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ae84:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800ae88:	bb2d      	cbnz	r5, 800aed6 <__d2b+0x7a>
 800ae8a:	9301      	str	r3, [sp, #4]
 800ae8c:	f1b8 0300 	subs.w	r3, r8, #0
 800ae90:	d026      	beq.n	800aee0 <__d2b+0x84>
 800ae92:	4668      	mov	r0, sp
 800ae94:	9300      	str	r3, [sp, #0]
 800ae96:	f7ff fd09 	bl	800a8ac <__lo0bits>
 800ae9a:	9900      	ldr	r1, [sp, #0]
 800ae9c:	b1f0      	cbz	r0, 800aedc <__d2b+0x80>
 800ae9e:	9a01      	ldr	r2, [sp, #4]
 800aea0:	f1c0 0320 	rsb	r3, r0, #32
 800aea4:	fa02 f303 	lsl.w	r3, r2, r3
 800aea8:	430b      	orrs	r3, r1
 800aeaa:	40c2      	lsrs	r2, r0
 800aeac:	6163      	str	r3, [r4, #20]
 800aeae:	9201      	str	r2, [sp, #4]
 800aeb0:	9b01      	ldr	r3, [sp, #4]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	bf14      	ite	ne
 800aeb6:	2102      	movne	r1, #2
 800aeb8:	2101      	moveq	r1, #1
 800aeba:	61a3      	str	r3, [r4, #24]
 800aebc:	6121      	str	r1, [r4, #16]
 800aebe:	b1c5      	cbz	r5, 800aef2 <__d2b+0x96>
 800aec0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aec4:	4405      	add	r5, r0
 800aec6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aeca:	603d      	str	r5, [r7, #0]
 800aecc:	6030      	str	r0, [r6, #0]
 800aece:	4620      	mov	r0, r4
 800aed0:	b002      	add	sp, #8
 800aed2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aed6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aeda:	e7d6      	b.n	800ae8a <__d2b+0x2e>
 800aedc:	6161      	str	r1, [r4, #20]
 800aede:	e7e7      	b.n	800aeb0 <__d2b+0x54>
 800aee0:	a801      	add	r0, sp, #4
 800aee2:	f7ff fce3 	bl	800a8ac <__lo0bits>
 800aee6:	2101      	movs	r1, #1
 800aee8:	9b01      	ldr	r3, [sp, #4]
 800aeea:	6121      	str	r1, [r4, #16]
 800aeec:	6163      	str	r3, [r4, #20]
 800aeee:	3020      	adds	r0, #32
 800aef0:	e7e5      	b.n	800aebe <__d2b+0x62>
 800aef2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800aef6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aefa:	6038      	str	r0, [r7, #0]
 800aefc:	6918      	ldr	r0, [r3, #16]
 800aefe:	f7ff fcb5 	bl	800a86c <__hi0bits>
 800af02:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800af06:	6031      	str	r1, [r6, #0]
 800af08:	e7e1      	b.n	800aece <__d2b+0x72>
 800af0a:	bf00      	nop
 800af0c:	0800c430 	.word	0x0800c430
 800af10:	0800c4bc 	.word	0x0800c4bc

0800af14 <__ratio>:
 800af14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af18:	4688      	mov	r8, r1
 800af1a:	4669      	mov	r1, sp
 800af1c:	4681      	mov	r9, r0
 800af1e:	f7ff ff49 	bl	800adb4 <__b2d>
 800af22:	460f      	mov	r7, r1
 800af24:	4604      	mov	r4, r0
 800af26:	460d      	mov	r5, r1
 800af28:	4640      	mov	r0, r8
 800af2a:	a901      	add	r1, sp, #4
 800af2c:	f7ff ff42 	bl	800adb4 <__b2d>
 800af30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800af34:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800af38:	468b      	mov	fp, r1
 800af3a:	eba3 0c02 	sub.w	ip, r3, r2
 800af3e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800af42:	1a9b      	subs	r3, r3, r2
 800af44:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800af48:	2b00      	cmp	r3, #0
 800af4a:	bfd5      	itete	le
 800af4c:	460a      	movle	r2, r1
 800af4e:	462a      	movgt	r2, r5
 800af50:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800af54:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800af58:	bfd8      	it	le
 800af5a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800af5e:	465b      	mov	r3, fp
 800af60:	4602      	mov	r2, r0
 800af62:	4639      	mov	r1, r7
 800af64:	4620      	mov	r0, r4
 800af66:	f7f5 fbe1 	bl	800072c <__aeabi_ddiv>
 800af6a:	b003      	add	sp, #12
 800af6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800af70 <__copybits>:
 800af70:	3901      	subs	r1, #1
 800af72:	b570      	push	{r4, r5, r6, lr}
 800af74:	1149      	asrs	r1, r1, #5
 800af76:	6914      	ldr	r4, [r2, #16]
 800af78:	3101      	adds	r1, #1
 800af7a:	f102 0314 	add.w	r3, r2, #20
 800af7e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800af82:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800af86:	1f05      	subs	r5, r0, #4
 800af88:	42a3      	cmp	r3, r4
 800af8a:	d30c      	bcc.n	800afa6 <__copybits+0x36>
 800af8c:	1aa3      	subs	r3, r4, r2
 800af8e:	3b11      	subs	r3, #17
 800af90:	f023 0303 	bic.w	r3, r3, #3
 800af94:	3211      	adds	r2, #17
 800af96:	42a2      	cmp	r2, r4
 800af98:	bf88      	it	hi
 800af9a:	2300      	movhi	r3, #0
 800af9c:	4418      	add	r0, r3
 800af9e:	2300      	movs	r3, #0
 800afa0:	4288      	cmp	r0, r1
 800afa2:	d305      	bcc.n	800afb0 <__copybits+0x40>
 800afa4:	bd70      	pop	{r4, r5, r6, pc}
 800afa6:	f853 6b04 	ldr.w	r6, [r3], #4
 800afaa:	f845 6f04 	str.w	r6, [r5, #4]!
 800afae:	e7eb      	b.n	800af88 <__copybits+0x18>
 800afb0:	f840 3b04 	str.w	r3, [r0], #4
 800afb4:	e7f4      	b.n	800afa0 <__copybits+0x30>

0800afb6 <__any_on>:
 800afb6:	f100 0214 	add.w	r2, r0, #20
 800afba:	6900      	ldr	r0, [r0, #16]
 800afbc:	114b      	asrs	r3, r1, #5
 800afbe:	4298      	cmp	r0, r3
 800afc0:	b510      	push	{r4, lr}
 800afc2:	db11      	blt.n	800afe8 <__any_on+0x32>
 800afc4:	dd0a      	ble.n	800afdc <__any_on+0x26>
 800afc6:	f011 011f 	ands.w	r1, r1, #31
 800afca:	d007      	beq.n	800afdc <__any_on+0x26>
 800afcc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800afd0:	fa24 f001 	lsr.w	r0, r4, r1
 800afd4:	fa00 f101 	lsl.w	r1, r0, r1
 800afd8:	428c      	cmp	r4, r1
 800afda:	d10b      	bne.n	800aff4 <__any_on+0x3e>
 800afdc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800afe0:	4293      	cmp	r3, r2
 800afe2:	d803      	bhi.n	800afec <__any_on+0x36>
 800afe4:	2000      	movs	r0, #0
 800afe6:	bd10      	pop	{r4, pc}
 800afe8:	4603      	mov	r3, r0
 800afea:	e7f7      	b.n	800afdc <__any_on+0x26>
 800afec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aff0:	2900      	cmp	r1, #0
 800aff2:	d0f5      	beq.n	800afe0 <__any_on+0x2a>
 800aff4:	2001      	movs	r0, #1
 800aff6:	e7f6      	b.n	800afe6 <__any_on+0x30>

0800aff8 <_calloc_r>:
 800aff8:	b570      	push	{r4, r5, r6, lr}
 800affa:	fba1 5402 	umull	r5, r4, r1, r2
 800affe:	b934      	cbnz	r4, 800b00e <_calloc_r+0x16>
 800b000:	4629      	mov	r1, r5
 800b002:	f000 f875 	bl	800b0f0 <_malloc_r>
 800b006:	4606      	mov	r6, r0
 800b008:	b928      	cbnz	r0, 800b016 <_calloc_r+0x1e>
 800b00a:	4630      	mov	r0, r6
 800b00c:	bd70      	pop	{r4, r5, r6, pc}
 800b00e:	220c      	movs	r2, #12
 800b010:	2600      	movs	r6, #0
 800b012:	6002      	str	r2, [r0, #0]
 800b014:	e7f9      	b.n	800b00a <_calloc_r+0x12>
 800b016:	462a      	mov	r2, r5
 800b018:	4621      	mov	r1, r4
 800b01a:	f7fc fbff 	bl	800781c <memset>
 800b01e:	e7f4      	b.n	800b00a <_calloc_r+0x12>

0800b020 <_free_r>:
 800b020:	b538      	push	{r3, r4, r5, lr}
 800b022:	4605      	mov	r5, r0
 800b024:	2900      	cmp	r1, #0
 800b026:	d040      	beq.n	800b0aa <_free_r+0x8a>
 800b028:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b02c:	1f0c      	subs	r4, r1, #4
 800b02e:	2b00      	cmp	r3, #0
 800b030:	bfb8      	it	lt
 800b032:	18e4      	addlt	r4, r4, r3
 800b034:	f000 faae 	bl	800b594 <__malloc_lock>
 800b038:	4a1c      	ldr	r2, [pc, #112]	; (800b0ac <_free_r+0x8c>)
 800b03a:	6813      	ldr	r3, [r2, #0]
 800b03c:	b933      	cbnz	r3, 800b04c <_free_r+0x2c>
 800b03e:	6063      	str	r3, [r4, #4]
 800b040:	6014      	str	r4, [r2, #0]
 800b042:	4628      	mov	r0, r5
 800b044:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b048:	f000 baaa 	b.w	800b5a0 <__malloc_unlock>
 800b04c:	42a3      	cmp	r3, r4
 800b04e:	d908      	bls.n	800b062 <_free_r+0x42>
 800b050:	6820      	ldr	r0, [r4, #0]
 800b052:	1821      	adds	r1, r4, r0
 800b054:	428b      	cmp	r3, r1
 800b056:	bf01      	itttt	eq
 800b058:	6819      	ldreq	r1, [r3, #0]
 800b05a:	685b      	ldreq	r3, [r3, #4]
 800b05c:	1809      	addeq	r1, r1, r0
 800b05e:	6021      	streq	r1, [r4, #0]
 800b060:	e7ed      	b.n	800b03e <_free_r+0x1e>
 800b062:	461a      	mov	r2, r3
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	b10b      	cbz	r3, 800b06c <_free_r+0x4c>
 800b068:	42a3      	cmp	r3, r4
 800b06a:	d9fa      	bls.n	800b062 <_free_r+0x42>
 800b06c:	6811      	ldr	r1, [r2, #0]
 800b06e:	1850      	adds	r0, r2, r1
 800b070:	42a0      	cmp	r0, r4
 800b072:	d10b      	bne.n	800b08c <_free_r+0x6c>
 800b074:	6820      	ldr	r0, [r4, #0]
 800b076:	4401      	add	r1, r0
 800b078:	1850      	adds	r0, r2, r1
 800b07a:	4283      	cmp	r3, r0
 800b07c:	6011      	str	r1, [r2, #0]
 800b07e:	d1e0      	bne.n	800b042 <_free_r+0x22>
 800b080:	6818      	ldr	r0, [r3, #0]
 800b082:	685b      	ldr	r3, [r3, #4]
 800b084:	4401      	add	r1, r0
 800b086:	6011      	str	r1, [r2, #0]
 800b088:	6053      	str	r3, [r2, #4]
 800b08a:	e7da      	b.n	800b042 <_free_r+0x22>
 800b08c:	d902      	bls.n	800b094 <_free_r+0x74>
 800b08e:	230c      	movs	r3, #12
 800b090:	602b      	str	r3, [r5, #0]
 800b092:	e7d6      	b.n	800b042 <_free_r+0x22>
 800b094:	6820      	ldr	r0, [r4, #0]
 800b096:	1821      	adds	r1, r4, r0
 800b098:	428b      	cmp	r3, r1
 800b09a:	bf01      	itttt	eq
 800b09c:	6819      	ldreq	r1, [r3, #0]
 800b09e:	685b      	ldreq	r3, [r3, #4]
 800b0a0:	1809      	addeq	r1, r1, r0
 800b0a2:	6021      	streq	r1, [r4, #0]
 800b0a4:	6063      	str	r3, [r4, #4]
 800b0a6:	6054      	str	r4, [r2, #4]
 800b0a8:	e7cb      	b.n	800b042 <_free_r+0x22>
 800b0aa:	bd38      	pop	{r3, r4, r5, pc}
 800b0ac:	20001cb4 	.word	0x20001cb4

0800b0b0 <sbrk_aligned>:
 800b0b0:	b570      	push	{r4, r5, r6, lr}
 800b0b2:	4e0e      	ldr	r6, [pc, #56]	; (800b0ec <sbrk_aligned+0x3c>)
 800b0b4:	460c      	mov	r4, r1
 800b0b6:	6831      	ldr	r1, [r6, #0]
 800b0b8:	4605      	mov	r5, r0
 800b0ba:	b911      	cbnz	r1, 800b0c2 <sbrk_aligned+0x12>
 800b0bc:	f000 f9ee 	bl	800b49c <_sbrk_r>
 800b0c0:	6030      	str	r0, [r6, #0]
 800b0c2:	4621      	mov	r1, r4
 800b0c4:	4628      	mov	r0, r5
 800b0c6:	f000 f9e9 	bl	800b49c <_sbrk_r>
 800b0ca:	1c43      	adds	r3, r0, #1
 800b0cc:	d00a      	beq.n	800b0e4 <sbrk_aligned+0x34>
 800b0ce:	1cc4      	adds	r4, r0, #3
 800b0d0:	f024 0403 	bic.w	r4, r4, #3
 800b0d4:	42a0      	cmp	r0, r4
 800b0d6:	d007      	beq.n	800b0e8 <sbrk_aligned+0x38>
 800b0d8:	1a21      	subs	r1, r4, r0
 800b0da:	4628      	mov	r0, r5
 800b0dc:	f000 f9de 	bl	800b49c <_sbrk_r>
 800b0e0:	3001      	adds	r0, #1
 800b0e2:	d101      	bne.n	800b0e8 <sbrk_aligned+0x38>
 800b0e4:	f04f 34ff 	mov.w	r4, #4294967295
 800b0e8:	4620      	mov	r0, r4
 800b0ea:	bd70      	pop	{r4, r5, r6, pc}
 800b0ec:	20001cb8 	.word	0x20001cb8

0800b0f0 <_malloc_r>:
 800b0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0f4:	1ccd      	adds	r5, r1, #3
 800b0f6:	f025 0503 	bic.w	r5, r5, #3
 800b0fa:	3508      	adds	r5, #8
 800b0fc:	2d0c      	cmp	r5, #12
 800b0fe:	bf38      	it	cc
 800b100:	250c      	movcc	r5, #12
 800b102:	2d00      	cmp	r5, #0
 800b104:	4607      	mov	r7, r0
 800b106:	db01      	blt.n	800b10c <_malloc_r+0x1c>
 800b108:	42a9      	cmp	r1, r5
 800b10a:	d905      	bls.n	800b118 <_malloc_r+0x28>
 800b10c:	230c      	movs	r3, #12
 800b10e:	2600      	movs	r6, #0
 800b110:	603b      	str	r3, [r7, #0]
 800b112:	4630      	mov	r0, r6
 800b114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b118:	4e2e      	ldr	r6, [pc, #184]	; (800b1d4 <_malloc_r+0xe4>)
 800b11a:	f000 fa3b 	bl	800b594 <__malloc_lock>
 800b11e:	6833      	ldr	r3, [r6, #0]
 800b120:	461c      	mov	r4, r3
 800b122:	bb34      	cbnz	r4, 800b172 <_malloc_r+0x82>
 800b124:	4629      	mov	r1, r5
 800b126:	4638      	mov	r0, r7
 800b128:	f7ff ffc2 	bl	800b0b0 <sbrk_aligned>
 800b12c:	1c43      	adds	r3, r0, #1
 800b12e:	4604      	mov	r4, r0
 800b130:	d14d      	bne.n	800b1ce <_malloc_r+0xde>
 800b132:	6834      	ldr	r4, [r6, #0]
 800b134:	4626      	mov	r6, r4
 800b136:	2e00      	cmp	r6, #0
 800b138:	d140      	bne.n	800b1bc <_malloc_r+0xcc>
 800b13a:	6823      	ldr	r3, [r4, #0]
 800b13c:	4631      	mov	r1, r6
 800b13e:	4638      	mov	r0, r7
 800b140:	eb04 0803 	add.w	r8, r4, r3
 800b144:	f000 f9aa 	bl	800b49c <_sbrk_r>
 800b148:	4580      	cmp	r8, r0
 800b14a:	d13a      	bne.n	800b1c2 <_malloc_r+0xd2>
 800b14c:	6821      	ldr	r1, [r4, #0]
 800b14e:	3503      	adds	r5, #3
 800b150:	1a6d      	subs	r5, r5, r1
 800b152:	f025 0503 	bic.w	r5, r5, #3
 800b156:	3508      	adds	r5, #8
 800b158:	2d0c      	cmp	r5, #12
 800b15a:	bf38      	it	cc
 800b15c:	250c      	movcc	r5, #12
 800b15e:	4638      	mov	r0, r7
 800b160:	4629      	mov	r1, r5
 800b162:	f7ff ffa5 	bl	800b0b0 <sbrk_aligned>
 800b166:	3001      	adds	r0, #1
 800b168:	d02b      	beq.n	800b1c2 <_malloc_r+0xd2>
 800b16a:	6823      	ldr	r3, [r4, #0]
 800b16c:	442b      	add	r3, r5
 800b16e:	6023      	str	r3, [r4, #0]
 800b170:	e00e      	b.n	800b190 <_malloc_r+0xa0>
 800b172:	6822      	ldr	r2, [r4, #0]
 800b174:	1b52      	subs	r2, r2, r5
 800b176:	d41e      	bmi.n	800b1b6 <_malloc_r+0xc6>
 800b178:	2a0b      	cmp	r2, #11
 800b17a:	d916      	bls.n	800b1aa <_malloc_r+0xba>
 800b17c:	1961      	adds	r1, r4, r5
 800b17e:	42a3      	cmp	r3, r4
 800b180:	6025      	str	r5, [r4, #0]
 800b182:	bf18      	it	ne
 800b184:	6059      	strne	r1, [r3, #4]
 800b186:	6863      	ldr	r3, [r4, #4]
 800b188:	bf08      	it	eq
 800b18a:	6031      	streq	r1, [r6, #0]
 800b18c:	5162      	str	r2, [r4, r5]
 800b18e:	604b      	str	r3, [r1, #4]
 800b190:	4638      	mov	r0, r7
 800b192:	f104 060b 	add.w	r6, r4, #11
 800b196:	f000 fa03 	bl	800b5a0 <__malloc_unlock>
 800b19a:	f026 0607 	bic.w	r6, r6, #7
 800b19e:	1d23      	adds	r3, r4, #4
 800b1a0:	1af2      	subs	r2, r6, r3
 800b1a2:	d0b6      	beq.n	800b112 <_malloc_r+0x22>
 800b1a4:	1b9b      	subs	r3, r3, r6
 800b1a6:	50a3      	str	r3, [r4, r2]
 800b1a8:	e7b3      	b.n	800b112 <_malloc_r+0x22>
 800b1aa:	6862      	ldr	r2, [r4, #4]
 800b1ac:	42a3      	cmp	r3, r4
 800b1ae:	bf0c      	ite	eq
 800b1b0:	6032      	streq	r2, [r6, #0]
 800b1b2:	605a      	strne	r2, [r3, #4]
 800b1b4:	e7ec      	b.n	800b190 <_malloc_r+0xa0>
 800b1b6:	4623      	mov	r3, r4
 800b1b8:	6864      	ldr	r4, [r4, #4]
 800b1ba:	e7b2      	b.n	800b122 <_malloc_r+0x32>
 800b1bc:	4634      	mov	r4, r6
 800b1be:	6876      	ldr	r6, [r6, #4]
 800b1c0:	e7b9      	b.n	800b136 <_malloc_r+0x46>
 800b1c2:	230c      	movs	r3, #12
 800b1c4:	4638      	mov	r0, r7
 800b1c6:	603b      	str	r3, [r7, #0]
 800b1c8:	f000 f9ea 	bl	800b5a0 <__malloc_unlock>
 800b1cc:	e7a1      	b.n	800b112 <_malloc_r+0x22>
 800b1ce:	6025      	str	r5, [r4, #0]
 800b1d0:	e7de      	b.n	800b190 <_malloc_r+0xa0>
 800b1d2:	bf00      	nop
 800b1d4:	20001cb4 	.word	0x20001cb4

0800b1d8 <__ssputs_r>:
 800b1d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1dc:	688e      	ldr	r6, [r1, #8]
 800b1de:	4682      	mov	sl, r0
 800b1e0:	429e      	cmp	r6, r3
 800b1e2:	460c      	mov	r4, r1
 800b1e4:	4690      	mov	r8, r2
 800b1e6:	461f      	mov	r7, r3
 800b1e8:	d838      	bhi.n	800b25c <__ssputs_r+0x84>
 800b1ea:	898a      	ldrh	r2, [r1, #12]
 800b1ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b1f0:	d032      	beq.n	800b258 <__ssputs_r+0x80>
 800b1f2:	6825      	ldr	r5, [r4, #0]
 800b1f4:	6909      	ldr	r1, [r1, #16]
 800b1f6:	3301      	adds	r3, #1
 800b1f8:	eba5 0901 	sub.w	r9, r5, r1
 800b1fc:	6965      	ldr	r5, [r4, #20]
 800b1fe:	444b      	add	r3, r9
 800b200:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b204:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b208:	106d      	asrs	r5, r5, #1
 800b20a:	429d      	cmp	r5, r3
 800b20c:	bf38      	it	cc
 800b20e:	461d      	movcc	r5, r3
 800b210:	0553      	lsls	r3, r2, #21
 800b212:	d531      	bpl.n	800b278 <__ssputs_r+0xa0>
 800b214:	4629      	mov	r1, r5
 800b216:	f7ff ff6b 	bl	800b0f0 <_malloc_r>
 800b21a:	4606      	mov	r6, r0
 800b21c:	b950      	cbnz	r0, 800b234 <__ssputs_r+0x5c>
 800b21e:	230c      	movs	r3, #12
 800b220:	f04f 30ff 	mov.w	r0, #4294967295
 800b224:	f8ca 3000 	str.w	r3, [sl]
 800b228:	89a3      	ldrh	r3, [r4, #12]
 800b22a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b22e:	81a3      	strh	r3, [r4, #12]
 800b230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b234:	464a      	mov	r2, r9
 800b236:	6921      	ldr	r1, [r4, #16]
 800b238:	f7fc fae2 	bl	8007800 <memcpy>
 800b23c:	89a3      	ldrh	r3, [r4, #12]
 800b23e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b242:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b246:	81a3      	strh	r3, [r4, #12]
 800b248:	6126      	str	r6, [r4, #16]
 800b24a:	444e      	add	r6, r9
 800b24c:	6026      	str	r6, [r4, #0]
 800b24e:	463e      	mov	r6, r7
 800b250:	6165      	str	r5, [r4, #20]
 800b252:	eba5 0509 	sub.w	r5, r5, r9
 800b256:	60a5      	str	r5, [r4, #8]
 800b258:	42be      	cmp	r6, r7
 800b25a:	d900      	bls.n	800b25e <__ssputs_r+0x86>
 800b25c:	463e      	mov	r6, r7
 800b25e:	4632      	mov	r2, r6
 800b260:	4641      	mov	r1, r8
 800b262:	6820      	ldr	r0, [r4, #0]
 800b264:	f000 f97c 	bl	800b560 <memmove>
 800b268:	68a3      	ldr	r3, [r4, #8]
 800b26a:	2000      	movs	r0, #0
 800b26c:	1b9b      	subs	r3, r3, r6
 800b26e:	60a3      	str	r3, [r4, #8]
 800b270:	6823      	ldr	r3, [r4, #0]
 800b272:	4433      	add	r3, r6
 800b274:	6023      	str	r3, [r4, #0]
 800b276:	e7db      	b.n	800b230 <__ssputs_r+0x58>
 800b278:	462a      	mov	r2, r5
 800b27a:	f000 f997 	bl	800b5ac <_realloc_r>
 800b27e:	4606      	mov	r6, r0
 800b280:	2800      	cmp	r0, #0
 800b282:	d1e1      	bne.n	800b248 <__ssputs_r+0x70>
 800b284:	4650      	mov	r0, sl
 800b286:	6921      	ldr	r1, [r4, #16]
 800b288:	f7ff feca 	bl	800b020 <_free_r>
 800b28c:	e7c7      	b.n	800b21e <__ssputs_r+0x46>
	...

0800b290 <_svfiprintf_r>:
 800b290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b294:	4698      	mov	r8, r3
 800b296:	898b      	ldrh	r3, [r1, #12]
 800b298:	4607      	mov	r7, r0
 800b29a:	061b      	lsls	r3, r3, #24
 800b29c:	460d      	mov	r5, r1
 800b29e:	4614      	mov	r4, r2
 800b2a0:	b09d      	sub	sp, #116	; 0x74
 800b2a2:	d50e      	bpl.n	800b2c2 <_svfiprintf_r+0x32>
 800b2a4:	690b      	ldr	r3, [r1, #16]
 800b2a6:	b963      	cbnz	r3, 800b2c2 <_svfiprintf_r+0x32>
 800b2a8:	2140      	movs	r1, #64	; 0x40
 800b2aa:	f7ff ff21 	bl	800b0f0 <_malloc_r>
 800b2ae:	6028      	str	r0, [r5, #0]
 800b2b0:	6128      	str	r0, [r5, #16]
 800b2b2:	b920      	cbnz	r0, 800b2be <_svfiprintf_r+0x2e>
 800b2b4:	230c      	movs	r3, #12
 800b2b6:	603b      	str	r3, [r7, #0]
 800b2b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2bc:	e0d1      	b.n	800b462 <_svfiprintf_r+0x1d2>
 800b2be:	2340      	movs	r3, #64	; 0x40
 800b2c0:	616b      	str	r3, [r5, #20]
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	9309      	str	r3, [sp, #36]	; 0x24
 800b2c6:	2320      	movs	r3, #32
 800b2c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b2cc:	2330      	movs	r3, #48	; 0x30
 800b2ce:	f04f 0901 	mov.w	r9, #1
 800b2d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2d6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b47c <_svfiprintf_r+0x1ec>
 800b2da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b2de:	4623      	mov	r3, r4
 800b2e0:	469a      	mov	sl, r3
 800b2e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2e6:	b10a      	cbz	r2, 800b2ec <_svfiprintf_r+0x5c>
 800b2e8:	2a25      	cmp	r2, #37	; 0x25
 800b2ea:	d1f9      	bne.n	800b2e0 <_svfiprintf_r+0x50>
 800b2ec:	ebba 0b04 	subs.w	fp, sl, r4
 800b2f0:	d00b      	beq.n	800b30a <_svfiprintf_r+0x7a>
 800b2f2:	465b      	mov	r3, fp
 800b2f4:	4622      	mov	r2, r4
 800b2f6:	4629      	mov	r1, r5
 800b2f8:	4638      	mov	r0, r7
 800b2fa:	f7ff ff6d 	bl	800b1d8 <__ssputs_r>
 800b2fe:	3001      	adds	r0, #1
 800b300:	f000 80aa 	beq.w	800b458 <_svfiprintf_r+0x1c8>
 800b304:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b306:	445a      	add	r2, fp
 800b308:	9209      	str	r2, [sp, #36]	; 0x24
 800b30a:	f89a 3000 	ldrb.w	r3, [sl]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	f000 80a2 	beq.w	800b458 <_svfiprintf_r+0x1c8>
 800b314:	2300      	movs	r3, #0
 800b316:	f04f 32ff 	mov.w	r2, #4294967295
 800b31a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b31e:	f10a 0a01 	add.w	sl, sl, #1
 800b322:	9304      	str	r3, [sp, #16]
 800b324:	9307      	str	r3, [sp, #28]
 800b326:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b32a:	931a      	str	r3, [sp, #104]	; 0x68
 800b32c:	4654      	mov	r4, sl
 800b32e:	2205      	movs	r2, #5
 800b330:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b334:	4851      	ldr	r0, [pc, #324]	; (800b47c <_svfiprintf_r+0x1ec>)
 800b336:	f7ff f999 	bl	800a66c <memchr>
 800b33a:	9a04      	ldr	r2, [sp, #16]
 800b33c:	b9d8      	cbnz	r0, 800b376 <_svfiprintf_r+0xe6>
 800b33e:	06d0      	lsls	r0, r2, #27
 800b340:	bf44      	itt	mi
 800b342:	2320      	movmi	r3, #32
 800b344:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b348:	0711      	lsls	r1, r2, #28
 800b34a:	bf44      	itt	mi
 800b34c:	232b      	movmi	r3, #43	; 0x2b
 800b34e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b352:	f89a 3000 	ldrb.w	r3, [sl]
 800b356:	2b2a      	cmp	r3, #42	; 0x2a
 800b358:	d015      	beq.n	800b386 <_svfiprintf_r+0xf6>
 800b35a:	4654      	mov	r4, sl
 800b35c:	2000      	movs	r0, #0
 800b35e:	f04f 0c0a 	mov.w	ip, #10
 800b362:	9a07      	ldr	r2, [sp, #28]
 800b364:	4621      	mov	r1, r4
 800b366:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b36a:	3b30      	subs	r3, #48	; 0x30
 800b36c:	2b09      	cmp	r3, #9
 800b36e:	d94e      	bls.n	800b40e <_svfiprintf_r+0x17e>
 800b370:	b1b0      	cbz	r0, 800b3a0 <_svfiprintf_r+0x110>
 800b372:	9207      	str	r2, [sp, #28]
 800b374:	e014      	b.n	800b3a0 <_svfiprintf_r+0x110>
 800b376:	eba0 0308 	sub.w	r3, r0, r8
 800b37a:	fa09 f303 	lsl.w	r3, r9, r3
 800b37e:	4313      	orrs	r3, r2
 800b380:	46a2      	mov	sl, r4
 800b382:	9304      	str	r3, [sp, #16]
 800b384:	e7d2      	b.n	800b32c <_svfiprintf_r+0x9c>
 800b386:	9b03      	ldr	r3, [sp, #12]
 800b388:	1d19      	adds	r1, r3, #4
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	9103      	str	r1, [sp, #12]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	bfbb      	ittet	lt
 800b392:	425b      	neglt	r3, r3
 800b394:	f042 0202 	orrlt.w	r2, r2, #2
 800b398:	9307      	strge	r3, [sp, #28]
 800b39a:	9307      	strlt	r3, [sp, #28]
 800b39c:	bfb8      	it	lt
 800b39e:	9204      	strlt	r2, [sp, #16]
 800b3a0:	7823      	ldrb	r3, [r4, #0]
 800b3a2:	2b2e      	cmp	r3, #46	; 0x2e
 800b3a4:	d10c      	bne.n	800b3c0 <_svfiprintf_r+0x130>
 800b3a6:	7863      	ldrb	r3, [r4, #1]
 800b3a8:	2b2a      	cmp	r3, #42	; 0x2a
 800b3aa:	d135      	bne.n	800b418 <_svfiprintf_r+0x188>
 800b3ac:	9b03      	ldr	r3, [sp, #12]
 800b3ae:	3402      	adds	r4, #2
 800b3b0:	1d1a      	adds	r2, r3, #4
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	9203      	str	r2, [sp, #12]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	bfb8      	it	lt
 800b3ba:	f04f 33ff 	movlt.w	r3, #4294967295
 800b3be:	9305      	str	r3, [sp, #20]
 800b3c0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800b480 <_svfiprintf_r+0x1f0>
 800b3c4:	2203      	movs	r2, #3
 800b3c6:	4650      	mov	r0, sl
 800b3c8:	7821      	ldrb	r1, [r4, #0]
 800b3ca:	f7ff f94f 	bl	800a66c <memchr>
 800b3ce:	b140      	cbz	r0, 800b3e2 <_svfiprintf_r+0x152>
 800b3d0:	2340      	movs	r3, #64	; 0x40
 800b3d2:	eba0 000a 	sub.w	r0, r0, sl
 800b3d6:	fa03 f000 	lsl.w	r0, r3, r0
 800b3da:	9b04      	ldr	r3, [sp, #16]
 800b3dc:	3401      	adds	r4, #1
 800b3de:	4303      	orrs	r3, r0
 800b3e0:	9304      	str	r3, [sp, #16]
 800b3e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3e6:	2206      	movs	r2, #6
 800b3e8:	4826      	ldr	r0, [pc, #152]	; (800b484 <_svfiprintf_r+0x1f4>)
 800b3ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b3ee:	f7ff f93d 	bl	800a66c <memchr>
 800b3f2:	2800      	cmp	r0, #0
 800b3f4:	d038      	beq.n	800b468 <_svfiprintf_r+0x1d8>
 800b3f6:	4b24      	ldr	r3, [pc, #144]	; (800b488 <_svfiprintf_r+0x1f8>)
 800b3f8:	bb1b      	cbnz	r3, 800b442 <_svfiprintf_r+0x1b2>
 800b3fa:	9b03      	ldr	r3, [sp, #12]
 800b3fc:	3307      	adds	r3, #7
 800b3fe:	f023 0307 	bic.w	r3, r3, #7
 800b402:	3308      	adds	r3, #8
 800b404:	9303      	str	r3, [sp, #12]
 800b406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b408:	4433      	add	r3, r6
 800b40a:	9309      	str	r3, [sp, #36]	; 0x24
 800b40c:	e767      	b.n	800b2de <_svfiprintf_r+0x4e>
 800b40e:	460c      	mov	r4, r1
 800b410:	2001      	movs	r0, #1
 800b412:	fb0c 3202 	mla	r2, ip, r2, r3
 800b416:	e7a5      	b.n	800b364 <_svfiprintf_r+0xd4>
 800b418:	2300      	movs	r3, #0
 800b41a:	f04f 0c0a 	mov.w	ip, #10
 800b41e:	4619      	mov	r1, r3
 800b420:	3401      	adds	r4, #1
 800b422:	9305      	str	r3, [sp, #20]
 800b424:	4620      	mov	r0, r4
 800b426:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b42a:	3a30      	subs	r2, #48	; 0x30
 800b42c:	2a09      	cmp	r2, #9
 800b42e:	d903      	bls.n	800b438 <_svfiprintf_r+0x1a8>
 800b430:	2b00      	cmp	r3, #0
 800b432:	d0c5      	beq.n	800b3c0 <_svfiprintf_r+0x130>
 800b434:	9105      	str	r1, [sp, #20]
 800b436:	e7c3      	b.n	800b3c0 <_svfiprintf_r+0x130>
 800b438:	4604      	mov	r4, r0
 800b43a:	2301      	movs	r3, #1
 800b43c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b440:	e7f0      	b.n	800b424 <_svfiprintf_r+0x194>
 800b442:	ab03      	add	r3, sp, #12
 800b444:	9300      	str	r3, [sp, #0]
 800b446:	462a      	mov	r2, r5
 800b448:	4638      	mov	r0, r7
 800b44a:	4b10      	ldr	r3, [pc, #64]	; (800b48c <_svfiprintf_r+0x1fc>)
 800b44c:	a904      	add	r1, sp, #16
 800b44e:	f7fc fa8b 	bl	8007968 <_printf_float>
 800b452:	1c42      	adds	r2, r0, #1
 800b454:	4606      	mov	r6, r0
 800b456:	d1d6      	bne.n	800b406 <_svfiprintf_r+0x176>
 800b458:	89ab      	ldrh	r3, [r5, #12]
 800b45a:	065b      	lsls	r3, r3, #25
 800b45c:	f53f af2c 	bmi.w	800b2b8 <_svfiprintf_r+0x28>
 800b460:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b462:	b01d      	add	sp, #116	; 0x74
 800b464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b468:	ab03      	add	r3, sp, #12
 800b46a:	9300      	str	r3, [sp, #0]
 800b46c:	462a      	mov	r2, r5
 800b46e:	4638      	mov	r0, r7
 800b470:	4b06      	ldr	r3, [pc, #24]	; (800b48c <_svfiprintf_r+0x1fc>)
 800b472:	a904      	add	r1, sp, #16
 800b474:	f7fc fd14 	bl	8007ea0 <_printf_i>
 800b478:	e7eb      	b.n	800b452 <_svfiprintf_r+0x1c2>
 800b47a:	bf00      	nop
 800b47c:	0800c614 	.word	0x0800c614
 800b480:	0800c61a 	.word	0x0800c61a
 800b484:	0800c61e 	.word	0x0800c61e
 800b488:	08007969 	.word	0x08007969
 800b48c:	0800b1d9 	.word	0x0800b1d9

0800b490 <nan>:
 800b490:	2000      	movs	r0, #0
 800b492:	4901      	ldr	r1, [pc, #4]	; (800b498 <nan+0x8>)
 800b494:	4770      	bx	lr
 800b496:	bf00      	nop
 800b498:	7ff80000 	.word	0x7ff80000

0800b49c <_sbrk_r>:
 800b49c:	b538      	push	{r3, r4, r5, lr}
 800b49e:	2300      	movs	r3, #0
 800b4a0:	4d05      	ldr	r5, [pc, #20]	; (800b4b8 <_sbrk_r+0x1c>)
 800b4a2:	4604      	mov	r4, r0
 800b4a4:	4608      	mov	r0, r1
 800b4a6:	602b      	str	r3, [r5, #0]
 800b4a8:	f7f6 fcf4 	bl	8001e94 <_sbrk>
 800b4ac:	1c43      	adds	r3, r0, #1
 800b4ae:	d102      	bne.n	800b4b6 <_sbrk_r+0x1a>
 800b4b0:	682b      	ldr	r3, [r5, #0]
 800b4b2:	b103      	cbz	r3, 800b4b6 <_sbrk_r+0x1a>
 800b4b4:	6023      	str	r3, [r4, #0]
 800b4b6:	bd38      	pop	{r3, r4, r5, pc}
 800b4b8:	20001cbc 	.word	0x20001cbc

0800b4bc <strncmp>:
 800b4bc:	4603      	mov	r3, r0
 800b4be:	b510      	push	{r4, lr}
 800b4c0:	b172      	cbz	r2, 800b4e0 <strncmp+0x24>
 800b4c2:	3901      	subs	r1, #1
 800b4c4:	1884      	adds	r4, r0, r2
 800b4c6:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b4ca:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b4ce:	4290      	cmp	r0, r2
 800b4d0:	d101      	bne.n	800b4d6 <strncmp+0x1a>
 800b4d2:	42a3      	cmp	r3, r4
 800b4d4:	d101      	bne.n	800b4da <strncmp+0x1e>
 800b4d6:	1a80      	subs	r0, r0, r2
 800b4d8:	bd10      	pop	{r4, pc}
 800b4da:	2800      	cmp	r0, #0
 800b4dc:	d1f3      	bne.n	800b4c6 <strncmp+0xa>
 800b4de:	e7fa      	b.n	800b4d6 <strncmp+0x1a>
 800b4e0:	4610      	mov	r0, r2
 800b4e2:	e7f9      	b.n	800b4d8 <strncmp+0x1c>

0800b4e4 <__ascii_wctomb>:
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	4608      	mov	r0, r1
 800b4e8:	b141      	cbz	r1, 800b4fc <__ascii_wctomb+0x18>
 800b4ea:	2aff      	cmp	r2, #255	; 0xff
 800b4ec:	d904      	bls.n	800b4f8 <__ascii_wctomb+0x14>
 800b4ee:	228a      	movs	r2, #138	; 0x8a
 800b4f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b4f4:	601a      	str	r2, [r3, #0]
 800b4f6:	4770      	bx	lr
 800b4f8:	2001      	movs	r0, #1
 800b4fa:	700a      	strb	r2, [r1, #0]
 800b4fc:	4770      	bx	lr
	...

0800b500 <__assert_func>:
 800b500:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b502:	4614      	mov	r4, r2
 800b504:	461a      	mov	r2, r3
 800b506:	4b09      	ldr	r3, [pc, #36]	; (800b52c <__assert_func+0x2c>)
 800b508:	4605      	mov	r5, r0
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	68d8      	ldr	r0, [r3, #12]
 800b50e:	b14c      	cbz	r4, 800b524 <__assert_func+0x24>
 800b510:	4b07      	ldr	r3, [pc, #28]	; (800b530 <__assert_func+0x30>)
 800b512:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b516:	9100      	str	r1, [sp, #0]
 800b518:	462b      	mov	r3, r5
 800b51a:	4906      	ldr	r1, [pc, #24]	; (800b534 <__assert_func+0x34>)
 800b51c:	f000 f80e 	bl	800b53c <fiprintf>
 800b520:	f000 fa8a 	bl	800ba38 <abort>
 800b524:	4b04      	ldr	r3, [pc, #16]	; (800b538 <__assert_func+0x38>)
 800b526:	461c      	mov	r4, r3
 800b528:	e7f3      	b.n	800b512 <__assert_func+0x12>
 800b52a:	bf00      	nop
 800b52c:	20000010 	.word	0x20000010
 800b530:	0800c625 	.word	0x0800c625
 800b534:	0800c632 	.word	0x0800c632
 800b538:	0800c660 	.word	0x0800c660

0800b53c <fiprintf>:
 800b53c:	b40e      	push	{r1, r2, r3}
 800b53e:	b503      	push	{r0, r1, lr}
 800b540:	4601      	mov	r1, r0
 800b542:	ab03      	add	r3, sp, #12
 800b544:	4805      	ldr	r0, [pc, #20]	; (800b55c <fiprintf+0x20>)
 800b546:	f853 2b04 	ldr.w	r2, [r3], #4
 800b54a:	6800      	ldr	r0, [r0, #0]
 800b54c:	9301      	str	r3, [sp, #4]
 800b54e:	f000 f883 	bl	800b658 <_vfiprintf_r>
 800b552:	b002      	add	sp, #8
 800b554:	f85d eb04 	ldr.w	lr, [sp], #4
 800b558:	b003      	add	sp, #12
 800b55a:	4770      	bx	lr
 800b55c:	20000010 	.word	0x20000010

0800b560 <memmove>:
 800b560:	4288      	cmp	r0, r1
 800b562:	b510      	push	{r4, lr}
 800b564:	eb01 0402 	add.w	r4, r1, r2
 800b568:	d902      	bls.n	800b570 <memmove+0x10>
 800b56a:	4284      	cmp	r4, r0
 800b56c:	4623      	mov	r3, r4
 800b56e:	d807      	bhi.n	800b580 <memmove+0x20>
 800b570:	1e43      	subs	r3, r0, #1
 800b572:	42a1      	cmp	r1, r4
 800b574:	d008      	beq.n	800b588 <memmove+0x28>
 800b576:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b57a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b57e:	e7f8      	b.n	800b572 <memmove+0x12>
 800b580:	4601      	mov	r1, r0
 800b582:	4402      	add	r2, r0
 800b584:	428a      	cmp	r2, r1
 800b586:	d100      	bne.n	800b58a <memmove+0x2a>
 800b588:	bd10      	pop	{r4, pc}
 800b58a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b58e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b592:	e7f7      	b.n	800b584 <memmove+0x24>

0800b594 <__malloc_lock>:
 800b594:	4801      	ldr	r0, [pc, #4]	; (800b59c <__malloc_lock+0x8>)
 800b596:	f000 bc0b 	b.w	800bdb0 <__retarget_lock_acquire_recursive>
 800b59a:	bf00      	nop
 800b59c:	20001cc0 	.word	0x20001cc0

0800b5a0 <__malloc_unlock>:
 800b5a0:	4801      	ldr	r0, [pc, #4]	; (800b5a8 <__malloc_unlock+0x8>)
 800b5a2:	f000 bc06 	b.w	800bdb2 <__retarget_lock_release_recursive>
 800b5a6:	bf00      	nop
 800b5a8:	20001cc0 	.word	0x20001cc0

0800b5ac <_realloc_r>:
 800b5ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5b0:	4680      	mov	r8, r0
 800b5b2:	4614      	mov	r4, r2
 800b5b4:	460e      	mov	r6, r1
 800b5b6:	b921      	cbnz	r1, 800b5c2 <_realloc_r+0x16>
 800b5b8:	4611      	mov	r1, r2
 800b5ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5be:	f7ff bd97 	b.w	800b0f0 <_malloc_r>
 800b5c2:	b92a      	cbnz	r2, 800b5d0 <_realloc_r+0x24>
 800b5c4:	f7ff fd2c 	bl	800b020 <_free_r>
 800b5c8:	4625      	mov	r5, r4
 800b5ca:	4628      	mov	r0, r5
 800b5cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5d0:	f000 fc56 	bl	800be80 <_malloc_usable_size_r>
 800b5d4:	4284      	cmp	r4, r0
 800b5d6:	4607      	mov	r7, r0
 800b5d8:	d802      	bhi.n	800b5e0 <_realloc_r+0x34>
 800b5da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b5de:	d812      	bhi.n	800b606 <_realloc_r+0x5a>
 800b5e0:	4621      	mov	r1, r4
 800b5e2:	4640      	mov	r0, r8
 800b5e4:	f7ff fd84 	bl	800b0f0 <_malloc_r>
 800b5e8:	4605      	mov	r5, r0
 800b5ea:	2800      	cmp	r0, #0
 800b5ec:	d0ed      	beq.n	800b5ca <_realloc_r+0x1e>
 800b5ee:	42bc      	cmp	r4, r7
 800b5f0:	4622      	mov	r2, r4
 800b5f2:	4631      	mov	r1, r6
 800b5f4:	bf28      	it	cs
 800b5f6:	463a      	movcs	r2, r7
 800b5f8:	f7fc f902 	bl	8007800 <memcpy>
 800b5fc:	4631      	mov	r1, r6
 800b5fe:	4640      	mov	r0, r8
 800b600:	f7ff fd0e 	bl	800b020 <_free_r>
 800b604:	e7e1      	b.n	800b5ca <_realloc_r+0x1e>
 800b606:	4635      	mov	r5, r6
 800b608:	e7df      	b.n	800b5ca <_realloc_r+0x1e>

0800b60a <__sfputc_r>:
 800b60a:	6893      	ldr	r3, [r2, #8]
 800b60c:	b410      	push	{r4}
 800b60e:	3b01      	subs	r3, #1
 800b610:	2b00      	cmp	r3, #0
 800b612:	6093      	str	r3, [r2, #8]
 800b614:	da07      	bge.n	800b626 <__sfputc_r+0x1c>
 800b616:	6994      	ldr	r4, [r2, #24]
 800b618:	42a3      	cmp	r3, r4
 800b61a:	db01      	blt.n	800b620 <__sfputc_r+0x16>
 800b61c:	290a      	cmp	r1, #10
 800b61e:	d102      	bne.n	800b626 <__sfputc_r+0x1c>
 800b620:	bc10      	pop	{r4}
 800b622:	f000 b949 	b.w	800b8b8 <__swbuf_r>
 800b626:	6813      	ldr	r3, [r2, #0]
 800b628:	1c58      	adds	r0, r3, #1
 800b62a:	6010      	str	r0, [r2, #0]
 800b62c:	7019      	strb	r1, [r3, #0]
 800b62e:	4608      	mov	r0, r1
 800b630:	bc10      	pop	{r4}
 800b632:	4770      	bx	lr

0800b634 <__sfputs_r>:
 800b634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b636:	4606      	mov	r6, r0
 800b638:	460f      	mov	r7, r1
 800b63a:	4614      	mov	r4, r2
 800b63c:	18d5      	adds	r5, r2, r3
 800b63e:	42ac      	cmp	r4, r5
 800b640:	d101      	bne.n	800b646 <__sfputs_r+0x12>
 800b642:	2000      	movs	r0, #0
 800b644:	e007      	b.n	800b656 <__sfputs_r+0x22>
 800b646:	463a      	mov	r2, r7
 800b648:	4630      	mov	r0, r6
 800b64a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b64e:	f7ff ffdc 	bl	800b60a <__sfputc_r>
 800b652:	1c43      	adds	r3, r0, #1
 800b654:	d1f3      	bne.n	800b63e <__sfputs_r+0xa>
 800b656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b658 <_vfiprintf_r>:
 800b658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b65c:	460d      	mov	r5, r1
 800b65e:	4614      	mov	r4, r2
 800b660:	4698      	mov	r8, r3
 800b662:	4606      	mov	r6, r0
 800b664:	b09d      	sub	sp, #116	; 0x74
 800b666:	b118      	cbz	r0, 800b670 <_vfiprintf_r+0x18>
 800b668:	6983      	ldr	r3, [r0, #24]
 800b66a:	b90b      	cbnz	r3, 800b670 <_vfiprintf_r+0x18>
 800b66c:	f000 fb02 	bl	800bc74 <__sinit>
 800b670:	4b89      	ldr	r3, [pc, #548]	; (800b898 <_vfiprintf_r+0x240>)
 800b672:	429d      	cmp	r5, r3
 800b674:	d11b      	bne.n	800b6ae <_vfiprintf_r+0x56>
 800b676:	6875      	ldr	r5, [r6, #4]
 800b678:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b67a:	07d9      	lsls	r1, r3, #31
 800b67c:	d405      	bmi.n	800b68a <_vfiprintf_r+0x32>
 800b67e:	89ab      	ldrh	r3, [r5, #12]
 800b680:	059a      	lsls	r2, r3, #22
 800b682:	d402      	bmi.n	800b68a <_vfiprintf_r+0x32>
 800b684:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b686:	f000 fb93 	bl	800bdb0 <__retarget_lock_acquire_recursive>
 800b68a:	89ab      	ldrh	r3, [r5, #12]
 800b68c:	071b      	lsls	r3, r3, #28
 800b68e:	d501      	bpl.n	800b694 <_vfiprintf_r+0x3c>
 800b690:	692b      	ldr	r3, [r5, #16]
 800b692:	b9eb      	cbnz	r3, 800b6d0 <_vfiprintf_r+0x78>
 800b694:	4629      	mov	r1, r5
 800b696:	4630      	mov	r0, r6
 800b698:	f000 f960 	bl	800b95c <__swsetup_r>
 800b69c:	b1c0      	cbz	r0, 800b6d0 <_vfiprintf_r+0x78>
 800b69e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6a0:	07dc      	lsls	r4, r3, #31
 800b6a2:	d50e      	bpl.n	800b6c2 <_vfiprintf_r+0x6a>
 800b6a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b6a8:	b01d      	add	sp, #116	; 0x74
 800b6aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ae:	4b7b      	ldr	r3, [pc, #492]	; (800b89c <_vfiprintf_r+0x244>)
 800b6b0:	429d      	cmp	r5, r3
 800b6b2:	d101      	bne.n	800b6b8 <_vfiprintf_r+0x60>
 800b6b4:	68b5      	ldr	r5, [r6, #8]
 800b6b6:	e7df      	b.n	800b678 <_vfiprintf_r+0x20>
 800b6b8:	4b79      	ldr	r3, [pc, #484]	; (800b8a0 <_vfiprintf_r+0x248>)
 800b6ba:	429d      	cmp	r5, r3
 800b6bc:	bf08      	it	eq
 800b6be:	68f5      	ldreq	r5, [r6, #12]
 800b6c0:	e7da      	b.n	800b678 <_vfiprintf_r+0x20>
 800b6c2:	89ab      	ldrh	r3, [r5, #12]
 800b6c4:	0598      	lsls	r0, r3, #22
 800b6c6:	d4ed      	bmi.n	800b6a4 <_vfiprintf_r+0x4c>
 800b6c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6ca:	f000 fb72 	bl	800bdb2 <__retarget_lock_release_recursive>
 800b6ce:	e7e9      	b.n	800b6a4 <_vfiprintf_r+0x4c>
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	9309      	str	r3, [sp, #36]	; 0x24
 800b6d4:	2320      	movs	r3, #32
 800b6d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b6da:	2330      	movs	r3, #48	; 0x30
 800b6dc:	f04f 0901 	mov.w	r9, #1
 800b6e0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6e4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800b8a4 <_vfiprintf_r+0x24c>
 800b6e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b6ec:	4623      	mov	r3, r4
 800b6ee:	469a      	mov	sl, r3
 800b6f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6f4:	b10a      	cbz	r2, 800b6fa <_vfiprintf_r+0xa2>
 800b6f6:	2a25      	cmp	r2, #37	; 0x25
 800b6f8:	d1f9      	bne.n	800b6ee <_vfiprintf_r+0x96>
 800b6fa:	ebba 0b04 	subs.w	fp, sl, r4
 800b6fe:	d00b      	beq.n	800b718 <_vfiprintf_r+0xc0>
 800b700:	465b      	mov	r3, fp
 800b702:	4622      	mov	r2, r4
 800b704:	4629      	mov	r1, r5
 800b706:	4630      	mov	r0, r6
 800b708:	f7ff ff94 	bl	800b634 <__sfputs_r>
 800b70c:	3001      	adds	r0, #1
 800b70e:	f000 80aa 	beq.w	800b866 <_vfiprintf_r+0x20e>
 800b712:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b714:	445a      	add	r2, fp
 800b716:	9209      	str	r2, [sp, #36]	; 0x24
 800b718:	f89a 3000 	ldrb.w	r3, [sl]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	f000 80a2 	beq.w	800b866 <_vfiprintf_r+0x20e>
 800b722:	2300      	movs	r3, #0
 800b724:	f04f 32ff 	mov.w	r2, #4294967295
 800b728:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b72c:	f10a 0a01 	add.w	sl, sl, #1
 800b730:	9304      	str	r3, [sp, #16]
 800b732:	9307      	str	r3, [sp, #28]
 800b734:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b738:	931a      	str	r3, [sp, #104]	; 0x68
 800b73a:	4654      	mov	r4, sl
 800b73c:	2205      	movs	r2, #5
 800b73e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b742:	4858      	ldr	r0, [pc, #352]	; (800b8a4 <_vfiprintf_r+0x24c>)
 800b744:	f7fe ff92 	bl	800a66c <memchr>
 800b748:	9a04      	ldr	r2, [sp, #16]
 800b74a:	b9d8      	cbnz	r0, 800b784 <_vfiprintf_r+0x12c>
 800b74c:	06d1      	lsls	r1, r2, #27
 800b74e:	bf44      	itt	mi
 800b750:	2320      	movmi	r3, #32
 800b752:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b756:	0713      	lsls	r3, r2, #28
 800b758:	bf44      	itt	mi
 800b75a:	232b      	movmi	r3, #43	; 0x2b
 800b75c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b760:	f89a 3000 	ldrb.w	r3, [sl]
 800b764:	2b2a      	cmp	r3, #42	; 0x2a
 800b766:	d015      	beq.n	800b794 <_vfiprintf_r+0x13c>
 800b768:	4654      	mov	r4, sl
 800b76a:	2000      	movs	r0, #0
 800b76c:	f04f 0c0a 	mov.w	ip, #10
 800b770:	9a07      	ldr	r2, [sp, #28]
 800b772:	4621      	mov	r1, r4
 800b774:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b778:	3b30      	subs	r3, #48	; 0x30
 800b77a:	2b09      	cmp	r3, #9
 800b77c:	d94e      	bls.n	800b81c <_vfiprintf_r+0x1c4>
 800b77e:	b1b0      	cbz	r0, 800b7ae <_vfiprintf_r+0x156>
 800b780:	9207      	str	r2, [sp, #28]
 800b782:	e014      	b.n	800b7ae <_vfiprintf_r+0x156>
 800b784:	eba0 0308 	sub.w	r3, r0, r8
 800b788:	fa09 f303 	lsl.w	r3, r9, r3
 800b78c:	4313      	orrs	r3, r2
 800b78e:	46a2      	mov	sl, r4
 800b790:	9304      	str	r3, [sp, #16]
 800b792:	e7d2      	b.n	800b73a <_vfiprintf_r+0xe2>
 800b794:	9b03      	ldr	r3, [sp, #12]
 800b796:	1d19      	adds	r1, r3, #4
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	9103      	str	r1, [sp, #12]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	bfbb      	ittet	lt
 800b7a0:	425b      	neglt	r3, r3
 800b7a2:	f042 0202 	orrlt.w	r2, r2, #2
 800b7a6:	9307      	strge	r3, [sp, #28]
 800b7a8:	9307      	strlt	r3, [sp, #28]
 800b7aa:	bfb8      	it	lt
 800b7ac:	9204      	strlt	r2, [sp, #16]
 800b7ae:	7823      	ldrb	r3, [r4, #0]
 800b7b0:	2b2e      	cmp	r3, #46	; 0x2e
 800b7b2:	d10c      	bne.n	800b7ce <_vfiprintf_r+0x176>
 800b7b4:	7863      	ldrb	r3, [r4, #1]
 800b7b6:	2b2a      	cmp	r3, #42	; 0x2a
 800b7b8:	d135      	bne.n	800b826 <_vfiprintf_r+0x1ce>
 800b7ba:	9b03      	ldr	r3, [sp, #12]
 800b7bc:	3402      	adds	r4, #2
 800b7be:	1d1a      	adds	r2, r3, #4
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	9203      	str	r2, [sp, #12]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	bfb8      	it	lt
 800b7c8:	f04f 33ff 	movlt.w	r3, #4294967295
 800b7cc:	9305      	str	r3, [sp, #20]
 800b7ce:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800b8a8 <_vfiprintf_r+0x250>
 800b7d2:	2203      	movs	r2, #3
 800b7d4:	4650      	mov	r0, sl
 800b7d6:	7821      	ldrb	r1, [r4, #0]
 800b7d8:	f7fe ff48 	bl	800a66c <memchr>
 800b7dc:	b140      	cbz	r0, 800b7f0 <_vfiprintf_r+0x198>
 800b7de:	2340      	movs	r3, #64	; 0x40
 800b7e0:	eba0 000a 	sub.w	r0, r0, sl
 800b7e4:	fa03 f000 	lsl.w	r0, r3, r0
 800b7e8:	9b04      	ldr	r3, [sp, #16]
 800b7ea:	3401      	adds	r4, #1
 800b7ec:	4303      	orrs	r3, r0
 800b7ee:	9304      	str	r3, [sp, #16]
 800b7f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7f4:	2206      	movs	r2, #6
 800b7f6:	482d      	ldr	r0, [pc, #180]	; (800b8ac <_vfiprintf_r+0x254>)
 800b7f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7fc:	f7fe ff36 	bl	800a66c <memchr>
 800b800:	2800      	cmp	r0, #0
 800b802:	d03f      	beq.n	800b884 <_vfiprintf_r+0x22c>
 800b804:	4b2a      	ldr	r3, [pc, #168]	; (800b8b0 <_vfiprintf_r+0x258>)
 800b806:	bb1b      	cbnz	r3, 800b850 <_vfiprintf_r+0x1f8>
 800b808:	9b03      	ldr	r3, [sp, #12]
 800b80a:	3307      	adds	r3, #7
 800b80c:	f023 0307 	bic.w	r3, r3, #7
 800b810:	3308      	adds	r3, #8
 800b812:	9303      	str	r3, [sp, #12]
 800b814:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b816:	443b      	add	r3, r7
 800b818:	9309      	str	r3, [sp, #36]	; 0x24
 800b81a:	e767      	b.n	800b6ec <_vfiprintf_r+0x94>
 800b81c:	460c      	mov	r4, r1
 800b81e:	2001      	movs	r0, #1
 800b820:	fb0c 3202 	mla	r2, ip, r2, r3
 800b824:	e7a5      	b.n	800b772 <_vfiprintf_r+0x11a>
 800b826:	2300      	movs	r3, #0
 800b828:	f04f 0c0a 	mov.w	ip, #10
 800b82c:	4619      	mov	r1, r3
 800b82e:	3401      	adds	r4, #1
 800b830:	9305      	str	r3, [sp, #20]
 800b832:	4620      	mov	r0, r4
 800b834:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b838:	3a30      	subs	r2, #48	; 0x30
 800b83a:	2a09      	cmp	r2, #9
 800b83c:	d903      	bls.n	800b846 <_vfiprintf_r+0x1ee>
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d0c5      	beq.n	800b7ce <_vfiprintf_r+0x176>
 800b842:	9105      	str	r1, [sp, #20]
 800b844:	e7c3      	b.n	800b7ce <_vfiprintf_r+0x176>
 800b846:	4604      	mov	r4, r0
 800b848:	2301      	movs	r3, #1
 800b84a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b84e:	e7f0      	b.n	800b832 <_vfiprintf_r+0x1da>
 800b850:	ab03      	add	r3, sp, #12
 800b852:	9300      	str	r3, [sp, #0]
 800b854:	462a      	mov	r2, r5
 800b856:	4630      	mov	r0, r6
 800b858:	4b16      	ldr	r3, [pc, #88]	; (800b8b4 <_vfiprintf_r+0x25c>)
 800b85a:	a904      	add	r1, sp, #16
 800b85c:	f7fc f884 	bl	8007968 <_printf_float>
 800b860:	4607      	mov	r7, r0
 800b862:	1c78      	adds	r0, r7, #1
 800b864:	d1d6      	bne.n	800b814 <_vfiprintf_r+0x1bc>
 800b866:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b868:	07d9      	lsls	r1, r3, #31
 800b86a:	d405      	bmi.n	800b878 <_vfiprintf_r+0x220>
 800b86c:	89ab      	ldrh	r3, [r5, #12]
 800b86e:	059a      	lsls	r2, r3, #22
 800b870:	d402      	bmi.n	800b878 <_vfiprintf_r+0x220>
 800b872:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b874:	f000 fa9d 	bl	800bdb2 <__retarget_lock_release_recursive>
 800b878:	89ab      	ldrh	r3, [r5, #12]
 800b87a:	065b      	lsls	r3, r3, #25
 800b87c:	f53f af12 	bmi.w	800b6a4 <_vfiprintf_r+0x4c>
 800b880:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b882:	e711      	b.n	800b6a8 <_vfiprintf_r+0x50>
 800b884:	ab03      	add	r3, sp, #12
 800b886:	9300      	str	r3, [sp, #0]
 800b888:	462a      	mov	r2, r5
 800b88a:	4630      	mov	r0, r6
 800b88c:	4b09      	ldr	r3, [pc, #36]	; (800b8b4 <_vfiprintf_r+0x25c>)
 800b88e:	a904      	add	r1, sp, #16
 800b890:	f7fc fb06 	bl	8007ea0 <_printf_i>
 800b894:	e7e4      	b.n	800b860 <_vfiprintf_r+0x208>
 800b896:	bf00      	nop
 800b898:	0800c684 	.word	0x0800c684
 800b89c:	0800c6a4 	.word	0x0800c6a4
 800b8a0:	0800c664 	.word	0x0800c664
 800b8a4:	0800c614 	.word	0x0800c614
 800b8a8:	0800c61a 	.word	0x0800c61a
 800b8ac:	0800c61e 	.word	0x0800c61e
 800b8b0:	08007969 	.word	0x08007969
 800b8b4:	0800b635 	.word	0x0800b635

0800b8b8 <__swbuf_r>:
 800b8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ba:	460e      	mov	r6, r1
 800b8bc:	4614      	mov	r4, r2
 800b8be:	4605      	mov	r5, r0
 800b8c0:	b118      	cbz	r0, 800b8ca <__swbuf_r+0x12>
 800b8c2:	6983      	ldr	r3, [r0, #24]
 800b8c4:	b90b      	cbnz	r3, 800b8ca <__swbuf_r+0x12>
 800b8c6:	f000 f9d5 	bl	800bc74 <__sinit>
 800b8ca:	4b21      	ldr	r3, [pc, #132]	; (800b950 <__swbuf_r+0x98>)
 800b8cc:	429c      	cmp	r4, r3
 800b8ce:	d12b      	bne.n	800b928 <__swbuf_r+0x70>
 800b8d0:	686c      	ldr	r4, [r5, #4]
 800b8d2:	69a3      	ldr	r3, [r4, #24]
 800b8d4:	60a3      	str	r3, [r4, #8]
 800b8d6:	89a3      	ldrh	r3, [r4, #12]
 800b8d8:	071a      	lsls	r2, r3, #28
 800b8da:	d52f      	bpl.n	800b93c <__swbuf_r+0x84>
 800b8dc:	6923      	ldr	r3, [r4, #16]
 800b8de:	b36b      	cbz	r3, 800b93c <__swbuf_r+0x84>
 800b8e0:	6923      	ldr	r3, [r4, #16]
 800b8e2:	6820      	ldr	r0, [r4, #0]
 800b8e4:	b2f6      	uxtb	r6, r6
 800b8e6:	1ac0      	subs	r0, r0, r3
 800b8e8:	6963      	ldr	r3, [r4, #20]
 800b8ea:	4637      	mov	r7, r6
 800b8ec:	4283      	cmp	r3, r0
 800b8ee:	dc04      	bgt.n	800b8fa <__swbuf_r+0x42>
 800b8f0:	4621      	mov	r1, r4
 800b8f2:	4628      	mov	r0, r5
 800b8f4:	f000 f92a 	bl	800bb4c <_fflush_r>
 800b8f8:	bb30      	cbnz	r0, 800b948 <__swbuf_r+0x90>
 800b8fa:	68a3      	ldr	r3, [r4, #8]
 800b8fc:	3001      	adds	r0, #1
 800b8fe:	3b01      	subs	r3, #1
 800b900:	60a3      	str	r3, [r4, #8]
 800b902:	6823      	ldr	r3, [r4, #0]
 800b904:	1c5a      	adds	r2, r3, #1
 800b906:	6022      	str	r2, [r4, #0]
 800b908:	701e      	strb	r6, [r3, #0]
 800b90a:	6963      	ldr	r3, [r4, #20]
 800b90c:	4283      	cmp	r3, r0
 800b90e:	d004      	beq.n	800b91a <__swbuf_r+0x62>
 800b910:	89a3      	ldrh	r3, [r4, #12]
 800b912:	07db      	lsls	r3, r3, #31
 800b914:	d506      	bpl.n	800b924 <__swbuf_r+0x6c>
 800b916:	2e0a      	cmp	r6, #10
 800b918:	d104      	bne.n	800b924 <__swbuf_r+0x6c>
 800b91a:	4621      	mov	r1, r4
 800b91c:	4628      	mov	r0, r5
 800b91e:	f000 f915 	bl	800bb4c <_fflush_r>
 800b922:	b988      	cbnz	r0, 800b948 <__swbuf_r+0x90>
 800b924:	4638      	mov	r0, r7
 800b926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b928:	4b0a      	ldr	r3, [pc, #40]	; (800b954 <__swbuf_r+0x9c>)
 800b92a:	429c      	cmp	r4, r3
 800b92c:	d101      	bne.n	800b932 <__swbuf_r+0x7a>
 800b92e:	68ac      	ldr	r4, [r5, #8]
 800b930:	e7cf      	b.n	800b8d2 <__swbuf_r+0x1a>
 800b932:	4b09      	ldr	r3, [pc, #36]	; (800b958 <__swbuf_r+0xa0>)
 800b934:	429c      	cmp	r4, r3
 800b936:	bf08      	it	eq
 800b938:	68ec      	ldreq	r4, [r5, #12]
 800b93a:	e7ca      	b.n	800b8d2 <__swbuf_r+0x1a>
 800b93c:	4621      	mov	r1, r4
 800b93e:	4628      	mov	r0, r5
 800b940:	f000 f80c 	bl	800b95c <__swsetup_r>
 800b944:	2800      	cmp	r0, #0
 800b946:	d0cb      	beq.n	800b8e0 <__swbuf_r+0x28>
 800b948:	f04f 37ff 	mov.w	r7, #4294967295
 800b94c:	e7ea      	b.n	800b924 <__swbuf_r+0x6c>
 800b94e:	bf00      	nop
 800b950:	0800c684 	.word	0x0800c684
 800b954:	0800c6a4 	.word	0x0800c6a4
 800b958:	0800c664 	.word	0x0800c664

0800b95c <__swsetup_r>:
 800b95c:	4b32      	ldr	r3, [pc, #200]	; (800ba28 <__swsetup_r+0xcc>)
 800b95e:	b570      	push	{r4, r5, r6, lr}
 800b960:	681d      	ldr	r5, [r3, #0]
 800b962:	4606      	mov	r6, r0
 800b964:	460c      	mov	r4, r1
 800b966:	b125      	cbz	r5, 800b972 <__swsetup_r+0x16>
 800b968:	69ab      	ldr	r3, [r5, #24]
 800b96a:	b913      	cbnz	r3, 800b972 <__swsetup_r+0x16>
 800b96c:	4628      	mov	r0, r5
 800b96e:	f000 f981 	bl	800bc74 <__sinit>
 800b972:	4b2e      	ldr	r3, [pc, #184]	; (800ba2c <__swsetup_r+0xd0>)
 800b974:	429c      	cmp	r4, r3
 800b976:	d10f      	bne.n	800b998 <__swsetup_r+0x3c>
 800b978:	686c      	ldr	r4, [r5, #4]
 800b97a:	89a3      	ldrh	r3, [r4, #12]
 800b97c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b980:	0719      	lsls	r1, r3, #28
 800b982:	d42c      	bmi.n	800b9de <__swsetup_r+0x82>
 800b984:	06dd      	lsls	r5, r3, #27
 800b986:	d411      	bmi.n	800b9ac <__swsetup_r+0x50>
 800b988:	2309      	movs	r3, #9
 800b98a:	6033      	str	r3, [r6, #0]
 800b98c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b990:	f04f 30ff 	mov.w	r0, #4294967295
 800b994:	81a3      	strh	r3, [r4, #12]
 800b996:	e03e      	b.n	800ba16 <__swsetup_r+0xba>
 800b998:	4b25      	ldr	r3, [pc, #148]	; (800ba30 <__swsetup_r+0xd4>)
 800b99a:	429c      	cmp	r4, r3
 800b99c:	d101      	bne.n	800b9a2 <__swsetup_r+0x46>
 800b99e:	68ac      	ldr	r4, [r5, #8]
 800b9a0:	e7eb      	b.n	800b97a <__swsetup_r+0x1e>
 800b9a2:	4b24      	ldr	r3, [pc, #144]	; (800ba34 <__swsetup_r+0xd8>)
 800b9a4:	429c      	cmp	r4, r3
 800b9a6:	bf08      	it	eq
 800b9a8:	68ec      	ldreq	r4, [r5, #12]
 800b9aa:	e7e6      	b.n	800b97a <__swsetup_r+0x1e>
 800b9ac:	0758      	lsls	r0, r3, #29
 800b9ae:	d512      	bpl.n	800b9d6 <__swsetup_r+0x7a>
 800b9b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b9b2:	b141      	cbz	r1, 800b9c6 <__swsetup_r+0x6a>
 800b9b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b9b8:	4299      	cmp	r1, r3
 800b9ba:	d002      	beq.n	800b9c2 <__swsetup_r+0x66>
 800b9bc:	4630      	mov	r0, r6
 800b9be:	f7ff fb2f 	bl	800b020 <_free_r>
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	6363      	str	r3, [r4, #52]	; 0x34
 800b9c6:	89a3      	ldrh	r3, [r4, #12]
 800b9c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b9cc:	81a3      	strh	r3, [r4, #12]
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	6063      	str	r3, [r4, #4]
 800b9d2:	6923      	ldr	r3, [r4, #16]
 800b9d4:	6023      	str	r3, [r4, #0]
 800b9d6:	89a3      	ldrh	r3, [r4, #12]
 800b9d8:	f043 0308 	orr.w	r3, r3, #8
 800b9dc:	81a3      	strh	r3, [r4, #12]
 800b9de:	6923      	ldr	r3, [r4, #16]
 800b9e0:	b94b      	cbnz	r3, 800b9f6 <__swsetup_r+0x9a>
 800b9e2:	89a3      	ldrh	r3, [r4, #12]
 800b9e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b9e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b9ec:	d003      	beq.n	800b9f6 <__swsetup_r+0x9a>
 800b9ee:	4621      	mov	r1, r4
 800b9f0:	4630      	mov	r0, r6
 800b9f2:	f000 fa05 	bl	800be00 <__smakebuf_r>
 800b9f6:	89a0      	ldrh	r0, [r4, #12]
 800b9f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b9fc:	f010 0301 	ands.w	r3, r0, #1
 800ba00:	d00a      	beq.n	800ba18 <__swsetup_r+0xbc>
 800ba02:	2300      	movs	r3, #0
 800ba04:	60a3      	str	r3, [r4, #8]
 800ba06:	6963      	ldr	r3, [r4, #20]
 800ba08:	425b      	negs	r3, r3
 800ba0a:	61a3      	str	r3, [r4, #24]
 800ba0c:	6923      	ldr	r3, [r4, #16]
 800ba0e:	b943      	cbnz	r3, 800ba22 <__swsetup_r+0xc6>
 800ba10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ba14:	d1ba      	bne.n	800b98c <__swsetup_r+0x30>
 800ba16:	bd70      	pop	{r4, r5, r6, pc}
 800ba18:	0781      	lsls	r1, r0, #30
 800ba1a:	bf58      	it	pl
 800ba1c:	6963      	ldrpl	r3, [r4, #20]
 800ba1e:	60a3      	str	r3, [r4, #8]
 800ba20:	e7f4      	b.n	800ba0c <__swsetup_r+0xb0>
 800ba22:	2000      	movs	r0, #0
 800ba24:	e7f7      	b.n	800ba16 <__swsetup_r+0xba>
 800ba26:	bf00      	nop
 800ba28:	20000010 	.word	0x20000010
 800ba2c:	0800c684 	.word	0x0800c684
 800ba30:	0800c6a4 	.word	0x0800c6a4
 800ba34:	0800c664 	.word	0x0800c664

0800ba38 <abort>:
 800ba38:	2006      	movs	r0, #6
 800ba3a:	b508      	push	{r3, lr}
 800ba3c:	f000 fa50 	bl	800bee0 <raise>
 800ba40:	2001      	movs	r0, #1
 800ba42:	f7f6 f9b4 	bl	8001dae <_exit>
	...

0800ba48 <__sflush_r>:
 800ba48:	898a      	ldrh	r2, [r1, #12]
 800ba4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba4c:	4605      	mov	r5, r0
 800ba4e:	0710      	lsls	r0, r2, #28
 800ba50:	460c      	mov	r4, r1
 800ba52:	d457      	bmi.n	800bb04 <__sflush_r+0xbc>
 800ba54:	684b      	ldr	r3, [r1, #4]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	dc04      	bgt.n	800ba64 <__sflush_r+0x1c>
 800ba5a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	dc01      	bgt.n	800ba64 <__sflush_r+0x1c>
 800ba60:	2000      	movs	r0, #0
 800ba62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba66:	2e00      	cmp	r6, #0
 800ba68:	d0fa      	beq.n	800ba60 <__sflush_r+0x18>
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ba70:	682f      	ldr	r7, [r5, #0]
 800ba72:	602b      	str	r3, [r5, #0]
 800ba74:	d032      	beq.n	800badc <__sflush_r+0x94>
 800ba76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ba78:	89a3      	ldrh	r3, [r4, #12]
 800ba7a:	075a      	lsls	r2, r3, #29
 800ba7c:	d505      	bpl.n	800ba8a <__sflush_r+0x42>
 800ba7e:	6863      	ldr	r3, [r4, #4]
 800ba80:	1ac0      	subs	r0, r0, r3
 800ba82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ba84:	b10b      	cbz	r3, 800ba8a <__sflush_r+0x42>
 800ba86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ba88:	1ac0      	subs	r0, r0, r3
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	4602      	mov	r2, r0
 800ba8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba90:	4628      	mov	r0, r5
 800ba92:	6a21      	ldr	r1, [r4, #32]
 800ba94:	47b0      	blx	r6
 800ba96:	1c43      	adds	r3, r0, #1
 800ba98:	89a3      	ldrh	r3, [r4, #12]
 800ba9a:	d106      	bne.n	800baaa <__sflush_r+0x62>
 800ba9c:	6829      	ldr	r1, [r5, #0]
 800ba9e:	291d      	cmp	r1, #29
 800baa0:	d82c      	bhi.n	800bafc <__sflush_r+0xb4>
 800baa2:	4a29      	ldr	r2, [pc, #164]	; (800bb48 <__sflush_r+0x100>)
 800baa4:	40ca      	lsrs	r2, r1
 800baa6:	07d6      	lsls	r6, r2, #31
 800baa8:	d528      	bpl.n	800bafc <__sflush_r+0xb4>
 800baaa:	2200      	movs	r2, #0
 800baac:	6062      	str	r2, [r4, #4]
 800baae:	6922      	ldr	r2, [r4, #16]
 800bab0:	04d9      	lsls	r1, r3, #19
 800bab2:	6022      	str	r2, [r4, #0]
 800bab4:	d504      	bpl.n	800bac0 <__sflush_r+0x78>
 800bab6:	1c42      	adds	r2, r0, #1
 800bab8:	d101      	bne.n	800babe <__sflush_r+0x76>
 800baba:	682b      	ldr	r3, [r5, #0]
 800babc:	b903      	cbnz	r3, 800bac0 <__sflush_r+0x78>
 800babe:	6560      	str	r0, [r4, #84]	; 0x54
 800bac0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bac2:	602f      	str	r7, [r5, #0]
 800bac4:	2900      	cmp	r1, #0
 800bac6:	d0cb      	beq.n	800ba60 <__sflush_r+0x18>
 800bac8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bacc:	4299      	cmp	r1, r3
 800bace:	d002      	beq.n	800bad6 <__sflush_r+0x8e>
 800bad0:	4628      	mov	r0, r5
 800bad2:	f7ff faa5 	bl	800b020 <_free_r>
 800bad6:	2000      	movs	r0, #0
 800bad8:	6360      	str	r0, [r4, #52]	; 0x34
 800bada:	e7c2      	b.n	800ba62 <__sflush_r+0x1a>
 800badc:	6a21      	ldr	r1, [r4, #32]
 800bade:	2301      	movs	r3, #1
 800bae0:	4628      	mov	r0, r5
 800bae2:	47b0      	blx	r6
 800bae4:	1c41      	adds	r1, r0, #1
 800bae6:	d1c7      	bne.n	800ba78 <__sflush_r+0x30>
 800bae8:	682b      	ldr	r3, [r5, #0]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d0c4      	beq.n	800ba78 <__sflush_r+0x30>
 800baee:	2b1d      	cmp	r3, #29
 800baf0:	d001      	beq.n	800baf6 <__sflush_r+0xae>
 800baf2:	2b16      	cmp	r3, #22
 800baf4:	d101      	bne.n	800bafa <__sflush_r+0xb2>
 800baf6:	602f      	str	r7, [r5, #0]
 800baf8:	e7b2      	b.n	800ba60 <__sflush_r+0x18>
 800bafa:	89a3      	ldrh	r3, [r4, #12]
 800bafc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb00:	81a3      	strh	r3, [r4, #12]
 800bb02:	e7ae      	b.n	800ba62 <__sflush_r+0x1a>
 800bb04:	690f      	ldr	r7, [r1, #16]
 800bb06:	2f00      	cmp	r7, #0
 800bb08:	d0aa      	beq.n	800ba60 <__sflush_r+0x18>
 800bb0a:	0793      	lsls	r3, r2, #30
 800bb0c:	bf18      	it	ne
 800bb0e:	2300      	movne	r3, #0
 800bb10:	680e      	ldr	r6, [r1, #0]
 800bb12:	bf08      	it	eq
 800bb14:	694b      	ldreq	r3, [r1, #20]
 800bb16:	1bf6      	subs	r6, r6, r7
 800bb18:	600f      	str	r7, [r1, #0]
 800bb1a:	608b      	str	r3, [r1, #8]
 800bb1c:	2e00      	cmp	r6, #0
 800bb1e:	dd9f      	ble.n	800ba60 <__sflush_r+0x18>
 800bb20:	4633      	mov	r3, r6
 800bb22:	463a      	mov	r2, r7
 800bb24:	4628      	mov	r0, r5
 800bb26:	6a21      	ldr	r1, [r4, #32]
 800bb28:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800bb2c:	47e0      	blx	ip
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	dc06      	bgt.n	800bb40 <__sflush_r+0xf8>
 800bb32:	89a3      	ldrh	r3, [r4, #12]
 800bb34:	f04f 30ff 	mov.w	r0, #4294967295
 800bb38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb3c:	81a3      	strh	r3, [r4, #12]
 800bb3e:	e790      	b.n	800ba62 <__sflush_r+0x1a>
 800bb40:	4407      	add	r7, r0
 800bb42:	1a36      	subs	r6, r6, r0
 800bb44:	e7ea      	b.n	800bb1c <__sflush_r+0xd4>
 800bb46:	bf00      	nop
 800bb48:	20400001 	.word	0x20400001

0800bb4c <_fflush_r>:
 800bb4c:	b538      	push	{r3, r4, r5, lr}
 800bb4e:	690b      	ldr	r3, [r1, #16]
 800bb50:	4605      	mov	r5, r0
 800bb52:	460c      	mov	r4, r1
 800bb54:	b913      	cbnz	r3, 800bb5c <_fflush_r+0x10>
 800bb56:	2500      	movs	r5, #0
 800bb58:	4628      	mov	r0, r5
 800bb5a:	bd38      	pop	{r3, r4, r5, pc}
 800bb5c:	b118      	cbz	r0, 800bb66 <_fflush_r+0x1a>
 800bb5e:	6983      	ldr	r3, [r0, #24]
 800bb60:	b90b      	cbnz	r3, 800bb66 <_fflush_r+0x1a>
 800bb62:	f000 f887 	bl	800bc74 <__sinit>
 800bb66:	4b14      	ldr	r3, [pc, #80]	; (800bbb8 <_fflush_r+0x6c>)
 800bb68:	429c      	cmp	r4, r3
 800bb6a:	d11b      	bne.n	800bba4 <_fflush_r+0x58>
 800bb6c:	686c      	ldr	r4, [r5, #4]
 800bb6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d0ef      	beq.n	800bb56 <_fflush_r+0xa>
 800bb76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bb78:	07d0      	lsls	r0, r2, #31
 800bb7a:	d404      	bmi.n	800bb86 <_fflush_r+0x3a>
 800bb7c:	0599      	lsls	r1, r3, #22
 800bb7e:	d402      	bmi.n	800bb86 <_fflush_r+0x3a>
 800bb80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb82:	f000 f915 	bl	800bdb0 <__retarget_lock_acquire_recursive>
 800bb86:	4628      	mov	r0, r5
 800bb88:	4621      	mov	r1, r4
 800bb8a:	f7ff ff5d 	bl	800ba48 <__sflush_r>
 800bb8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb90:	4605      	mov	r5, r0
 800bb92:	07da      	lsls	r2, r3, #31
 800bb94:	d4e0      	bmi.n	800bb58 <_fflush_r+0xc>
 800bb96:	89a3      	ldrh	r3, [r4, #12]
 800bb98:	059b      	lsls	r3, r3, #22
 800bb9a:	d4dd      	bmi.n	800bb58 <_fflush_r+0xc>
 800bb9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb9e:	f000 f908 	bl	800bdb2 <__retarget_lock_release_recursive>
 800bba2:	e7d9      	b.n	800bb58 <_fflush_r+0xc>
 800bba4:	4b05      	ldr	r3, [pc, #20]	; (800bbbc <_fflush_r+0x70>)
 800bba6:	429c      	cmp	r4, r3
 800bba8:	d101      	bne.n	800bbae <_fflush_r+0x62>
 800bbaa:	68ac      	ldr	r4, [r5, #8]
 800bbac:	e7df      	b.n	800bb6e <_fflush_r+0x22>
 800bbae:	4b04      	ldr	r3, [pc, #16]	; (800bbc0 <_fflush_r+0x74>)
 800bbb0:	429c      	cmp	r4, r3
 800bbb2:	bf08      	it	eq
 800bbb4:	68ec      	ldreq	r4, [r5, #12]
 800bbb6:	e7da      	b.n	800bb6e <_fflush_r+0x22>
 800bbb8:	0800c684 	.word	0x0800c684
 800bbbc:	0800c6a4 	.word	0x0800c6a4
 800bbc0:	0800c664 	.word	0x0800c664

0800bbc4 <std>:
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	b510      	push	{r4, lr}
 800bbc8:	4604      	mov	r4, r0
 800bbca:	e9c0 3300 	strd	r3, r3, [r0]
 800bbce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bbd2:	6083      	str	r3, [r0, #8]
 800bbd4:	8181      	strh	r1, [r0, #12]
 800bbd6:	6643      	str	r3, [r0, #100]	; 0x64
 800bbd8:	81c2      	strh	r2, [r0, #14]
 800bbda:	6183      	str	r3, [r0, #24]
 800bbdc:	4619      	mov	r1, r3
 800bbde:	2208      	movs	r2, #8
 800bbe0:	305c      	adds	r0, #92	; 0x5c
 800bbe2:	f7fb fe1b 	bl	800781c <memset>
 800bbe6:	4b05      	ldr	r3, [pc, #20]	; (800bbfc <std+0x38>)
 800bbe8:	6224      	str	r4, [r4, #32]
 800bbea:	6263      	str	r3, [r4, #36]	; 0x24
 800bbec:	4b04      	ldr	r3, [pc, #16]	; (800bc00 <std+0x3c>)
 800bbee:	62a3      	str	r3, [r4, #40]	; 0x28
 800bbf0:	4b04      	ldr	r3, [pc, #16]	; (800bc04 <std+0x40>)
 800bbf2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bbf4:	4b04      	ldr	r3, [pc, #16]	; (800bc08 <std+0x44>)
 800bbf6:	6323      	str	r3, [r4, #48]	; 0x30
 800bbf8:	bd10      	pop	{r4, pc}
 800bbfa:	bf00      	nop
 800bbfc:	0800bf19 	.word	0x0800bf19
 800bc00:	0800bf3b 	.word	0x0800bf3b
 800bc04:	0800bf73 	.word	0x0800bf73
 800bc08:	0800bf97 	.word	0x0800bf97

0800bc0c <_cleanup_r>:
 800bc0c:	4901      	ldr	r1, [pc, #4]	; (800bc14 <_cleanup_r+0x8>)
 800bc0e:	f000 b8af 	b.w	800bd70 <_fwalk_reent>
 800bc12:	bf00      	nop
 800bc14:	0800bb4d 	.word	0x0800bb4d

0800bc18 <__sfmoreglue>:
 800bc18:	2268      	movs	r2, #104	; 0x68
 800bc1a:	b570      	push	{r4, r5, r6, lr}
 800bc1c:	1e4d      	subs	r5, r1, #1
 800bc1e:	4355      	muls	r5, r2
 800bc20:	460e      	mov	r6, r1
 800bc22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bc26:	f7ff fa63 	bl	800b0f0 <_malloc_r>
 800bc2a:	4604      	mov	r4, r0
 800bc2c:	b140      	cbz	r0, 800bc40 <__sfmoreglue+0x28>
 800bc2e:	2100      	movs	r1, #0
 800bc30:	e9c0 1600 	strd	r1, r6, [r0]
 800bc34:	300c      	adds	r0, #12
 800bc36:	60a0      	str	r0, [r4, #8]
 800bc38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bc3c:	f7fb fdee 	bl	800781c <memset>
 800bc40:	4620      	mov	r0, r4
 800bc42:	bd70      	pop	{r4, r5, r6, pc}

0800bc44 <__sfp_lock_acquire>:
 800bc44:	4801      	ldr	r0, [pc, #4]	; (800bc4c <__sfp_lock_acquire+0x8>)
 800bc46:	f000 b8b3 	b.w	800bdb0 <__retarget_lock_acquire_recursive>
 800bc4a:	bf00      	nop
 800bc4c:	20001cc1 	.word	0x20001cc1

0800bc50 <__sfp_lock_release>:
 800bc50:	4801      	ldr	r0, [pc, #4]	; (800bc58 <__sfp_lock_release+0x8>)
 800bc52:	f000 b8ae 	b.w	800bdb2 <__retarget_lock_release_recursive>
 800bc56:	bf00      	nop
 800bc58:	20001cc1 	.word	0x20001cc1

0800bc5c <__sinit_lock_acquire>:
 800bc5c:	4801      	ldr	r0, [pc, #4]	; (800bc64 <__sinit_lock_acquire+0x8>)
 800bc5e:	f000 b8a7 	b.w	800bdb0 <__retarget_lock_acquire_recursive>
 800bc62:	bf00      	nop
 800bc64:	20001cc2 	.word	0x20001cc2

0800bc68 <__sinit_lock_release>:
 800bc68:	4801      	ldr	r0, [pc, #4]	; (800bc70 <__sinit_lock_release+0x8>)
 800bc6a:	f000 b8a2 	b.w	800bdb2 <__retarget_lock_release_recursive>
 800bc6e:	bf00      	nop
 800bc70:	20001cc2 	.word	0x20001cc2

0800bc74 <__sinit>:
 800bc74:	b510      	push	{r4, lr}
 800bc76:	4604      	mov	r4, r0
 800bc78:	f7ff fff0 	bl	800bc5c <__sinit_lock_acquire>
 800bc7c:	69a3      	ldr	r3, [r4, #24]
 800bc7e:	b11b      	cbz	r3, 800bc88 <__sinit+0x14>
 800bc80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc84:	f7ff bff0 	b.w	800bc68 <__sinit_lock_release>
 800bc88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bc8c:	6523      	str	r3, [r4, #80]	; 0x50
 800bc8e:	4b13      	ldr	r3, [pc, #76]	; (800bcdc <__sinit+0x68>)
 800bc90:	4a13      	ldr	r2, [pc, #76]	; (800bce0 <__sinit+0x6c>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	62a2      	str	r2, [r4, #40]	; 0x28
 800bc96:	42a3      	cmp	r3, r4
 800bc98:	bf08      	it	eq
 800bc9a:	2301      	moveq	r3, #1
 800bc9c:	4620      	mov	r0, r4
 800bc9e:	bf08      	it	eq
 800bca0:	61a3      	streq	r3, [r4, #24]
 800bca2:	f000 f81f 	bl	800bce4 <__sfp>
 800bca6:	6060      	str	r0, [r4, #4]
 800bca8:	4620      	mov	r0, r4
 800bcaa:	f000 f81b 	bl	800bce4 <__sfp>
 800bcae:	60a0      	str	r0, [r4, #8]
 800bcb0:	4620      	mov	r0, r4
 800bcb2:	f000 f817 	bl	800bce4 <__sfp>
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	2104      	movs	r1, #4
 800bcba:	60e0      	str	r0, [r4, #12]
 800bcbc:	6860      	ldr	r0, [r4, #4]
 800bcbe:	f7ff ff81 	bl	800bbc4 <std>
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	2109      	movs	r1, #9
 800bcc6:	68a0      	ldr	r0, [r4, #8]
 800bcc8:	f7ff ff7c 	bl	800bbc4 <std>
 800bccc:	2202      	movs	r2, #2
 800bcce:	2112      	movs	r1, #18
 800bcd0:	68e0      	ldr	r0, [r4, #12]
 800bcd2:	f7ff ff77 	bl	800bbc4 <std>
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	61a3      	str	r3, [r4, #24]
 800bcda:	e7d1      	b.n	800bc80 <__sinit+0xc>
 800bcdc:	0800c21c 	.word	0x0800c21c
 800bce0:	0800bc0d 	.word	0x0800bc0d

0800bce4 <__sfp>:
 800bce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bce6:	4607      	mov	r7, r0
 800bce8:	f7ff ffac 	bl	800bc44 <__sfp_lock_acquire>
 800bcec:	4b1e      	ldr	r3, [pc, #120]	; (800bd68 <__sfp+0x84>)
 800bcee:	681e      	ldr	r6, [r3, #0]
 800bcf0:	69b3      	ldr	r3, [r6, #24]
 800bcf2:	b913      	cbnz	r3, 800bcfa <__sfp+0x16>
 800bcf4:	4630      	mov	r0, r6
 800bcf6:	f7ff ffbd 	bl	800bc74 <__sinit>
 800bcfa:	3648      	adds	r6, #72	; 0x48
 800bcfc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bd00:	3b01      	subs	r3, #1
 800bd02:	d503      	bpl.n	800bd0c <__sfp+0x28>
 800bd04:	6833      	ldr	r3, [r6, #0]
 800bd06:	b30b      	cbz	r3, 800bd4c <__sfp+0x68>
 800bd08:	6836      	ldr	r6, [r6, #0]
 800bd0a:	e7f7      	b.n	800bcfc <__sfp+0x18>
 800bd0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bd10:	b9d5      	cbnz	r5, 800bd48 <__sfp+0x64>
 800bd12:	4b16      	ldr	r3, [pc, #88]	; (800bd6c <__sfp+0x88>)
 800bd14:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bd18:	60e3      	str	r3, [r4, #12]
 800bd1a:	6665      	str	r5, [r4, #100]	; 0x64
 800bd1c:	f000 f847 	bl	800bdae <__retarget_lock_init_recursive>
 800bd20:	f7ff ff96 	bl	800bc50 <__sfp_lock_release>
 800bd24:	2208      	movs	r2, #8
 800bd26:	4629      	mov	r1, r5
 800bd28:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bd2c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bd30:	6025      	str	r5, [r4, #0]
 800bd32:	61a5      	str	r5, [r4, #24]
 800bd34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bd38:	f7fb fd70 	bl	800781c <memset>
 800bd3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bd40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bd44:	4620      	mov	r0, r4
 800bd46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd48:	3468      	adds	r4, #104	; 0x68
 800bd4a:	e7d9      	b.n	800bd00 <__sfp+0x1c>
 800bd4c:	2104      	movs	r1, #4
 800bd4e:	4638      	mov	r0, r7
 800bd50:	f7ff ff62 	bl	800bc18 <__sfmoreglue>
 800bd54:	4604      	mov	r4, r0
 800bd56:	6030      	str	r0, [r6, #0]
 800bd58:	2800      	cmp	r0, #0
 800bd5a:	d1d5      	bne.n	800bd08 <__sfp+0x24>
 800bd5c:	f7ff ff78 	bl	800bc50 <__sfp_lock_release>
 800bd60:	230c      	movs	r3, #12
 800bd62:	603b      	str	r3, [r7, #0]
 800bd64:	e7ee      	b.n	800bd44 <__sfp+0x60>
 800bd66:	bf00      	nop
 800bd68:	0800c21c 	.word	0x0800c21c
 800bd6c:	ffff0001 	.word	0xffff0001

0800bd70 <_fwalk_reent>:
 800bd70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd74:	4606      	mov	r6, r0
 800bd76:	4688      	mov	r8, r1
 800bd78:	2700      	movs	r7, #0
 800bd7a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bd7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd82:	f1b9 0901 	subs.w	r9, r9, #1
 800bd86:	d505      	bpl.n	800bd94 <_fwalk_reent+0x24>
 800bd88:	6824      	ldr	r4, [r4, #0]
 800bd8a:	2c00      	cmp	r4, #0
 800bd8c:	d1f7      	bne.n	800bd7e <_fwalk_reent+0xe>
 800bd8e:	4638      	mov	r0, r7
 800bd90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd94:	89ab      	ldrh	r3, [r5, #12]
 800bd96:	2b01      	cmp	r3, #1
 800bd98:	d907      	bls.n	800bdaa <_fwalk_reent+0x3a>
 800bd9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd9e:	3301      	adds	r3, #1
 800bda0:	d003      	beq.n	800bdaa <_fwalk_reent+0x3a>
 800bda2:	4629      	mov	r1, r5
 800bda4:	4630      	mov	r0, r6
 800bda6:	47c0      	blx	r8
 800bda8:	4307      	orrs	r7, r0
 800bdaa:	3568      	adds	r5, #104	; 0x68
 800bdac:	e7e9      	b.n	800bd82 <_fwalk_reent+0x12>

0800bdae <__retarget_lock_init_recursive>:
 800bdae:	4770      	bx	lr

0800bdb0 <__retarget_lock_acquire_recursive>:
 800bdb0:	4770      	bx	lr

0800bdb2 <__retarget_lock_release_recursive>:
 800bdb2:	4770      	bx	lr

0800bdb4 <__swhatbuf_r>:
 800bdb4:	b570      	push	{r4, r5, r6, lr}
 800bdb6:	460e      	mov	r6, r1
 800bdb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdbc:	4614      	mov	r4, r2
 800bdbe:	2900      	cmp	r1, #0
 800bdc0:	461d      	mov	r5, r3
 800bdc2:	b096      	sub	sp, #88	; 0x58
 800bdc4:	da08      	bge.n	800bdd8 <__swhatbuf_r+0x24>
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bdcc:	602a      	str	r2, [r5, #0]
 800bdce:	061a      	lsls	r2, r3, #24
 800bdd0:	d410      	bmi.n	800bdf4 <__swhatbuf_r+0x40>
 800bdd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bdd6:	e00e      	b.n	800bdf6 <__swhatbuf_r+0x42>
 800bdd8:	466a      	mov	r2, sp
 800bdda:	f000 f903 	bl	800bfe4 <_fstat_r>
 800bdde:	2800      	cmp	r0, #0
 800bde0:	dbf1      	blt.n	800bdc6 <__swhatbuf_r+0x12>
 800bde2:	9a01      	ldr	r2, [sp, #4]
 800bde4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bde8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bdec:	425a      	negs	r2, r3
 800bdee:	415a      	adcs	r2, r3
 800bdf0:	602a      	str	r2, [r5, #0]
 800bdf2:	e7ee      	b.n	800bdd2 <__swhatbuf_r+0x1e>
 800bdf4:	2340      	movs	r3, #64	; 0x40
 800bdf6:	2000      	movs	r0, #0
 800bdf8:	6023      	str	r3, [r4, #0]
 800bdfa:	b016      	add	sp, #88	; 0x58
 800bdfc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800be00 <__smakebuf_r>:
 800be00:	898b      	ldrh	r3, [r1, #12]
 800be02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800be04:	079d      	lsls	r5, r3, #30
 800be06:	4606      	mov	r6, r0
 800be08:	460c      	mov	r4, r1
 800be0a:	d507      	bpl.n	800be1c <__smakebuf_r+0x1c>
 800be0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800be10:	6023      	str	r3, [r4, #0]
 800be12:	6123      	str	r3, [r4, #16]
 800be14:	2301      	movs	r3, #1
 800be16:	6163      	str	r3, [r4, #20]
 800be18:	b002      	add	sp, #8
 800be1a:	bd70      	pop	{r4, r5, r6, pc}
 800be1c:	466a      	mov	r2, sp
 800be1e:	ab01      	add	r3, sp, #4
 800be20:	f7ff ffc8 	bl	800bdb4 <__swhatbuf_r>
 800be24:	9900      	ldr	r1, [sp, #0]
 800be26:	4605      	mov	r5, r0
 800be28:	4630      	mov	r0, r6
 800be2a:	f7ff f961 	bl	800b0f0 <_malloc_r>
 800be2e:	b948      	cbnz	r0, 800be44 <__smakebuf_r+0x44>
 800be30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be34:	059a      	lsls	r2, r3, #22
 800be36:	d4ef      	bmi.n	800be18 <__smakebuf_r+0x18>
 800be38:	f023 0303 	bic.w	r3, r3, #3
 800be3c:	f043 0302 	orr.w	r3, r3, #2
 800be40:	81a3      	strh	r3, [r4, #12]
 800be42:	e7e3      	b.n	800be0c <__smakebuf_r+0xc>
 800be44:	4b0d      	ldr	r3, [pc, #52]	; (800be7c <__smakebuf_r+0x7c>)
 800be46:	62b3      	str	r3, [r6, #40]	; 0x28
 800be48:	89a3      	ldrh	r3, [r4, #12]
 800be4a:	6020      	str	r0, [r4, #0]
 800be4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be50:	81a3      	strh	r3, [r4, #12]
 800be52:	9b00      	ldr	r3, [sp, #0]
 800be54:	6120      	str	r0, [r4, #16]
 800be56:	6163      	str	r3, [r4, #20]
 800be58:	9b01      	ldr	r3, [sp, #4]
 800be5a:	b15b      	cbz	r3, 800be74 <__smakebuf_r+0x74>
 800be5c:	4630      	mov	r0, r6
 800be5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be62:	f000 f8d1 	bl	800c008 <_isatty_r>
 800be66:	b128      	cbz	r0, 800be74 <__smakebuf_r+0x74>
 800be68:	89a3      	ldrh	r3, [r4, #12]
 800be6a:	f023 0303 	bic.w	r3, r3, #3
 800be6e:	f043 0301 	orr.w	r3, r3, #1
 800be72:	81a3      	strh	r3, [r4, #12]
 800be74:	89a0      	ldrh	r0, [r4, #12]
 800be76:	4305      	orrs	r5, r0
 800be78:	81a5      	strh	r5, [r4, #12]
 800be7a:	e7cd      	b.n	800be18 <__smakebuf_r+0x18>
 800be7c:	0800bc0d 	.word	0x0800bc0d

0800be80 <_malloc_usable_size_r>:
 800be80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be84:	1f18      	subs	r0, r3, #4
 800be86:	2b00      	cmp	r3, #0
 800be88:	bfbc      	itt	lt
 800be8a:	580b      	ldrlt	r3, [r1, r0]
 800be8c:	18c0      	addlt	r0, r0, r3
 800be8e:	4770      	bx	lr

0800be90 <_raise_r>:
 800be90:	291f      	cmp	r1, #31
 800be92:	b538      	push	{r3, r4, r5, lr}
 800be94:	4604      	mov	r4, r0
 800be96:	460d      	mov	r5, r1
 800be98:	d904      	bls.n	800bea4 <_raise_r+0x14>
 800be9a:	2316      	movs	r3, #22
 800be9c:	6003      	str	r3, [r0, #0]
 800be9e:	f04f 30ff 	mov.w	r0, #4294967295
 800bea2:	bd38      	pop	{r3, r4, r5, pc}
 800bea4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bea6:	b112      	cbz	r2, 800beae <_raise_r+0x1e>
 800bea8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800beac:	b94b      	cbnz	r3, 800bec2 <_raise_r+0x32>
 800beae:	4620      	mov	r0, r4
 800beb0:	f000 f830 	bl	800bf14 <_getpid_r>
 800beb4:	462a      	mov	r2, r5
 800beb6:	4601      	mov	r1, r0
 800beb8:	4620      	mov	r0, r4
 800beba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bebe:	f000 b817 	b.w	800bef0 <_kill_r>
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	d00a      	beq.n	800bedc <_raise_r+0x4c>
 800bec6:	1c59      	adds	r1, r3, #1
 800bec8:	d103      	bne.n	800bed2 <_raise_r+0x42>
 800beca:	2316      	movs	r3, #22
 800becc:	6003      	str	r3, [r0, #0]
 800bece:	2001      	movs	r0, #1
 800bed0:	e7e7      	b.n	800bea2 <_raise_r+0x12>
 800bed2:	2400      	movs	r4, #0
 800bed4:	4628      	mov	r0, r5
 800bed6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800beda:	4798      	blx	r3
 800bedc:	2000      	movs	r0, #0
 800bede:	e7e0      	b.n	800bea2 <_raise_r+0x12>

0800bee0 <raise>:
 800bee0:	4b02      	ldr	r3, [pc, #8]	; (800beec <raise+0xc>)
 800bee2:	4601      	mov	r1, r0
 800bee4:	6818      	ldr	r0, [r3, #0]
 800bee6:	f7ff bfd3 	b.w	800be90 <_raise_r>
 800beea:	bf00      	nop
 800beec:	20000010 	.word	0x20000010

0800bef0 <_kill_r>:
 800bef0:	b538      	push	{r3, r4, r5, lr}
 800bef2:	2300      	movs	r3, #0
 800bef4:	4d06      	ldr	r5, [pc, #24]	; (800bf10 <_kill_r+0x20>)
 800bef6:	4604      	mov	r4, r0
 800bef8:	4608      	mov	r0, r1
 800befa:	4611      	mov	r1, r2
 800befc:	602b      	str	r3, [r5, #0]
 800befe:	f7f5 ff46 	bl	8001d8e <_kill>
 800bf02:	1c43      	adds	r3, r0, #1
 800bf04:	d102      	bne.n	800bf0c <_kill_r+0x1c>
 800bf06:	682b      	ldr	r3, [r5, #0]
 800bf08:	b103      	cbz	r3, 800bf0c <_kill_r+0x1c>
 800bf0a:	6023      	str	r3, [r4, #0]
 800bf0c:	bd38      	pop	{r3, r4, r5, pc}
 800bf0e:	bf00      	nop
 800bf10:	20001cbc 	.word	0x20001cbc

0800bf14 <_getpid_r>:
 800bf14:	f7f5 bf34 	b.w	8001d80 <_getpid>

0800bf18 <__sread>:
 800bf18:	b510      	push	{r4, lr}
 800bf1a:	460c      	mov	r4, r1
 800bf1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf20:	f000 f894 	bl	800c04c <_read_r>
 800bf24:	2800      	cmp	r0, #0
 800bf26:	bfab      	itete	ge
 800bf28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bf2a:	89a3      	ldrhlt	r3, [r4, #12]
 800bf2c:	181b      	addge	r3, r3, r0
 800bf2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bf32:	bfac      	ite	ge
 800bf34:	6563      	strge	r3, [r4, #84]	; 0x54
 800bf36:	81a3      	strhlt	r3, [r4, #12]
 800bf38:	bd10      	pop	{r4, pc}

0800bf3a <__swrite>:
 800bf3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf3e:	461f      	mov	r7, r3
 800bf40:	898b      	ldrh	r3, [r1, #12]
 800bf42:	4605      	mov	r5, r0
 800bf44:	05db      	lsls	r3, r3, #23
 800bf46:	460c      	mov	r4, r1
 800bf48:	4616      	mov	r6, r2
 800bf4a:	d505      	bpl.n	800bf58 <__swrite+0x1e>
 800bf4c:	2302      	movs	r3, #2
 800bf4e:	2200      	movs	r2, #0
 800bf50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf54:	f000 f868 	bl	800c028 <_lseek_r>
 800bf58:	89a3      	ldrh	r3, [r4, #12]
 800bf5a:	4632      	mov	r2, r6
 800bf5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bf60:	81a3      	strh	r3, [r4, #12]
 800bf62:	4628      	mov	r0, r5
 800bf64:	463b      	mov	r3, r7
 800bf66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf6e:	f000 b817 	b.w	800bfa0 <_write_r>

0800bf72 <__sseek>:
 800bf72:	b510      	push	{r4, lr}
 800bf74:	460c      	mov	r4, r1
 800bf76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf7a:	f000 f855 	bl	800c028 <_lseek_r>
 800bf7e:	1c43      	adds	r3, r0, #1
 800bf80:	89a3      	ldrh	r3, [r4, #12]
 800bf82:	bf15      	itete	ne
 800bf84:	6560      	strne	r0, [r4, #84]	; 0x54
 800bf86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bf8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bf8e:	81a3      	strheq	r3, [r4, #12]
 800bf90:	bf18      	it	ne
 800bf92:	81a3      	strhne	r3, [r4, #12]
 800bf94:	bd10      	pop	{r4, pc}

0800bf96 <__sclose>:
 800bf96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf9a:	f000 b813 	b.w	800bfc4 <_close_r>
	...

0800bfa0 <_write_r>:
 800bfa0:	b538      	push	{r3, r4, r5, lr}
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	4608      	mov	r0, r1
 800bfa6:	4611      	mov	r1, r2
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	4d05      	ldr	r5, [pc, #20]	; (800bfc0 <_write_r+0x20>)
 800bfac:	602a      	str	r2, [r5, #0]
 800bfae:	461a      	mov	r2, r3
 800bfb0:	f7f5 ff24 	bl	8001dfc <_write>
 800bfb4:	1c43      	adds	r3, r0, #1
 800bfb6:	d102      	bne.n	800bfbe <_write_r+0x1e>
 800bfb8:	682b      	ldr	r3, [r5, #0]
 800bfba:	b103      	cbz	r3, 800bfbe <_write_r+0x1e>
 800bfbc:	6023      	str	r3, [r4, #0]
 800bfbe:	bd38      	pop	{r3, r4, r5, pc}
 800bfc0:	20001cbc 	.word	0x20001cbc

0800bfc4 <_close_r>:
 800bfc4:	b538      	push	{r3, r4, r5, lr}
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	4d05      	ldr	r5, [pc, #20]	; (800bfe0 <_close_r+0x1c>)
 800bfca:	4604      	mov	r4, r0
 800bfcc:	4608      	mov	r0, r1
 800bfce:	602b      	str	r3, [r5, #0]
 800bfd0:	f7f5 ff30 	bl	8001e34 <_close>
 800bfd4:	1c43      	adds	r3, r0, #1
 800bfd6:	d102      	bne.n	800bfde <_close_r+0x1a>
 800bfd8:	682b      	ldr	r3, [r5, #0]
 800bfda:	b103      	cbz	r3, 800bfde <_close_r+0x1a>
 800bfdc:	6023      	str	r3, [r4, #0]
 800bfde:	bd38      	pop	{r3, r4, r5, pc}
 800bfe0:	20001cbc 	.word	0x20001cbc

0800bfe4 <_fstat_r>:
 800bfe4:	b538      	push	{r3, r4, r5, lr}
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	4d06      	ldr	r5, [pc, #24]	; (800c004 <_fstat_r+0x20>)
 800bfea:	4604      	mov	r4, r0
 800bfec:	4608      	mov	r0, r1
 800bfee:	4611      	mov	r1, r2
 800bff0:	602b      	str	r3, [r5, #0]
 800bff2:	f7f5 ff2a 	bl	8001e4a <_fstat>
 800bff6:	1c43      	adds	r3, r0, #1
 800bff8:	d102      	bne.n	800c000 <_fstat_r+0x1c>
 800bffa:	682b      	ldr	r3, [r5, #0]
 800bffc:	b103      	cbz	r3, 800c000 <_fstat_r+0x1c>
 800bffe:	6023      	str	r3, [r4, #0]
 800c000:	bd38      	pop	{r3, r4, r5, pc}
 800c002:	bf00      	nop
 800c004:	20001cbc 	.word	0x20001cbc

0800c008 <_isatty_r>:
 800c008:	b538      	push	{r3, r4, r5, lr}
 800c00a:	2300      	movs	r3, #0
 800c00c:	4d05      	ldr	r5, [pc, #20]	; (800c024 <_isatty_r+0x1c>)
 800c00e:	4604      	mov	r4, r0
 800c010:	4608      	mov	r0, r1
 800c012:	602b      	str	r3, [r5, #0]
 800c014:	f7f5 ff28 	bl	8001e68 <_isatty>
 800c018:	1c43      	adds	r3, r0, #1
 800c01a:	d102      	bne.n	800c022 <_isatty_r+0x1a>
 800c01c:	682b      	ldr	r3, [r5, #0]
 800c01e:	b103      	cbz	r3, 800c022 <_isatty_r+0x1a>
 800c020:	6023      	str	r3, [r4, #0]
 800c022:	bd38      	pop	{r3, r4, r5, pc}
 800c024:	20001cbc 	.word	0x20001cbc

0800c028 <_lseek_r>:
 800c028:	b538      	push	{r3, r4, r5, lr}
 800c02a:	4604      	mov	r4, r0
 800c02c:	4608      	mov	r0, r1
 800c02e:	4611      	mov	r1, r2
 800c030:	2200      	movs	r2, #0
 800c032:	4d05      	ldr	r5, [pc, #20]	; (800c048 <_lseek_r+0x20>)
 800c034:	602a      	str	r2, [r5, #0]
 800c036:	461a      	mov	r2, r3
 800c038:	f7f5 ff20 	bl	8001e7c <_lseek>
 800c03c:	1c43      	adds	r3, r0, #1
 800c03e:	d102      	bne.n	800c046 <_lseek_r+0x1e>
 800c040:	682b      	ldr	r3, [r5, #0]
 800c042:	b103      	cbz	r3, 800c046 <_lseek_r+0x1e>
 800c044:	6023      	str	r3, [r4, #0]
 800c046:	bd38      	pop	{r3, r4, r5, pc}
 800c048:	20001cbc 	.word	0x20001cbc

0800c04c <_read_r>:
 800c04c:	b538      	push	{r3, r4, r5, lr}
 800c04e:	4604      	mov	r4, r0
 800c050:	4608      	mov	r0, r1
 800c052:	4611      	mov	r1, r2
 800c054:	2200      	movs	r2, #0
 800c056:	4d05      	ldr	r5, [pc, #20]	; (800c06c <_read_r+0x20>)
 800c058:	602a      	str	r2, [r5, #0]
 800c05a:	461a      	mov	r2, r3
 800c05c:	f7f5 feb1 	bl	8001dc2 <_read>
 800c060:	1c43      	adds	r3, r0, #1
 800c062:	d102      	bne.n	800c06a <_read_r+0x1e>
 800c064:	682b      	ldr	r3, [r5, #0]
 800c066:	b103      	cbz	r3, 800c06a <_read_r+0x1e>
 800c068:	6023      	str	r3, [r4, #0]
 800c06a:	bd38      	pop	{r3, r4, r5, pc}
 800c06c:	20001cbc 	.word	0x20001cbc

0800c070 <_init>:
 800c070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c072:	bf00      	nop
 800c074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c076:	bc08      	pop	{r3}
 800c078:	469e      	mov	lr, r3
 800c07a:	4770      	bx	lr

0800c07c <_fini>:
 800c07c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c07e:	bf00      	nop
 800c080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c082:	bc08      	pop	{r3}
 800c084:	469e      	mov	lr, r3
 800c086:	4770      	bx	lr
