$date
	Mon Mar 04 18:45:09 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! S $end
$var wire 1 " Cy $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " Cy $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
0"
1!
0%
0$
1#
#10
1"
0!
1$
#15
1!
1%
#20
0"
0%
0#
#25
