
*** Running vivado
    with args -log Differental_Phasemeter_Test_Sequence_Gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Differental_Phasemeter_Test_Sequence_Gen_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Differental_Phasemeter_Test_Sequence_Gen_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 394.930 ; gain = 67.191
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Differental_Phasemeter_Test_Sequence_Gen_0_0
Command: synth_design -top Differental_Phasemeter_Test_Sequence_Gen_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31612
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1214.762 ; gain = 407.289
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Debuging.vhd:136]
INFO: [Synth 8-6157] synthesizing module 'Differental_Phasemeter_Test_Sequence_Gen_0_0' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Test_Sequence_Gen_0_0/synth/Differental_Phasemeter_Test_Sequence_Gen_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'Test_Sequence_Gen' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Debuging.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'Test_Sequence_Gen' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Debuging.vhd:160]
INFO: [Synth 8-6155] done synthesizing module 'Differental_Phasemeter_Test_Sequence_Gen_0_0' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Test_Sequence_Gen_0_0/synth/Differental_Phasemeter_Test_Sequence_Gen_0_0.v:53]
WARNING: [Synth 8-3848] Net D_out in module/entity Test_Sequence_Gen does not have driver. [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Debuging.vhd:152]
WARNING: [Synth 8-7129] Port D_out[31] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[30] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[29] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[28] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[27] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[26] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[25] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[24] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[23] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[22] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[21] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[20] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[19] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[18] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[17] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[16] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[15] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[14] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[13] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[12] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[11] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[10] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[9] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[8] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[7] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[6] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[5] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[4] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[3] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[2] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[1] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[0] in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port Clock in module Test_Sequence_Gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reset in module Test_Sequence_Gen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1310.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1310.812 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design Differental_Phasemeter_Test_Sequence_Gen_0_0 has an empty top module
WARNING: [Synth 8-7129] Port D_out[31] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[30] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[29] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[28] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[27] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[26] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[25] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[24] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[23] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[22] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[21] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[20] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[19] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[18] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[17] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[16] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[15] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[14] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[13] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[12] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[11] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[10] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[9] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[8] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[7] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[6] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[5] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[4] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[3] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[2] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[1] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_out[0] in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Clock in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reset in module Differental_Phasemeter_Test_Sequence_Gen_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1310.812 ; gain = 503.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:15 . Memory (MB): peak = 1310.812 ; gain = 503.340
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1310.812 ; gain = 503.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1310.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d7c2b0a7
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1339.199 ; gain = 909.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/Differental_Phasemeter_Test_Sequence_Gen_0_0_synth_1/Differental_Phasemeter_Test_Sequence_Gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Differental_Phasemeter_Test_Sequence_Gen_0_0, cache-ID = 4f4e5e5cdcb6200f
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/Differental_Phasemeter_Test_Sequence_Gen_0_0_synth_1/Differental_Phasemeter_Test_Sequence_Gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Differental_Phasemeter_Test_Sequence_Gen_0_0_utilization_synth.rpt -pb Differental_Phasemeter_Test_Sequence_Gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 15:27:51 2023...
