read -sv run_verilog_mid/adder_32b_11_88_79cd144bf16a7ee1a41d2631712c8a01.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_88_79cd144bf16a7ee1a41d2631712c8a01_yosys.v
