# 
# Steps log generated by SDx
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running xocc
Environment variables :
------------------------------------------
HDI_PROCESSOR=i686
HOME=C:\Users\Naimul Hoque
RDI_ARGS= --iprepo C:/Xilinx/workspace_sdx/lab_1/Release/_sds/iprepo/repo --iprepo C:/Xilinx/SDx/2018.3/data/ip/xilinx --platform C:/Xilinx/SDx/2018.3/platforms/zed/zed.xpfm --temp_dir C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0 --output_dir C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vpl --input_file C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/.xsd/top.bd.tcl --target hw --save_temps --kernels madd:mmult:adapter --webtalk_flag SDSoC --remote_ip_cache C:/Xilinx/workspace_sdx/ip_cache --xp \"param:compiler.deleteDefaultReportConfigs=false\"
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
XILINX_OPENCL=C:/Xilinx/SDx/2018.3
XILINX_XD=C:/Xilinx/SDx/2018.3
_RDI_BINROOT=C:\Xilinx\SDx\2018.3\bin
_RDI_CWD=C:\Xilinx\workspace_sdx\lab_1\Release
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=vpl
_valid=False
ALLUSERSPROFILE=C:\ProgramData
APPDATA=C:\Users\Naimul Hoque\AppData\Roaming
asl.log=Destination=file
CHARPOP=1
ChocolateyInstall=C:\ProgramData\chocolatey
ChocolateyLastPathUpdate=Fri Jan  4 01:23:47 2019
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPOSE_CONVERT_WINDOWS_PATHS=true
COMPUTERNAME=DESKTOP-MV6OCCK
ComSpec=C:\WINDOWS\system32\cmd.exe
CWD=C:\Xilinx\workspace_sdx\lab_1\Release
CYGWIN=tty
DOCKER_CERT_PATH=C:\Users\Naimul Hoque\.docker\machine\machines\default
DOCKER_HOST=tcp://192.168.99.100:2376
DOCKER_MACHINE_NAME=default
DOCKER_TLS_VERIFY=1
DOCKER_TOOLBOX_INSTALL_PATH=C:\Program Files\Docker Toolbox
DriverData=C:\Windows\System32\Drivers\DriverData
FPS_BROWSER_APP_PROFILE_STRING=Internet Explorer
FPS_BROWSER_USER_PROFILE_STRING=Default
GNUPLOT_LIB=C:\Program Files\gnuplot\demo;C:\Program Files\gnuplot\demo\games;C:\Program Files\gnuplot\share
HDI_APPROOT=C:/Xilinx/SDx/2018.3
HDRSEE_PATH=C:\Program Files (x86)\HDRSee
HOMEDRIVE=C:
HOMEPATH=\Users\Naimul Hoque
INT_VARIABLE_NAME=XILINX_PATH
INTEL_DEV_REDIST=C:\Program Files (x86)\Common Files\Intel\Shared Libraries\
ISL_IOSTREAMS_RSA=C:/Xilinx/SDx/2018.3/tps/isl
kubectl=C:\Windows\System32\kubectl.exe
LM_LICENSE_FILE=C:/modeltech_pe_10.5a/win32pe/license.txt
LOCALAPPDATA=C:\Users\Naimul Hoque\AppData\Local
LOGONSERVER=\\DESKTOP-MV6OCCK
MAKEFLAGS=
MAKELEVEL=1
MFLAGS=
MIC_LD_LIBRARY_PATH=C:\Program Files (x86)\Common Files\Intel\Shared Libraries\compiler\lib\mic
minikube=C:\Windows\System32\minikube.exe
MODELSIM=C:\Modeltech_pe_edu_10.4a\modelsim.ini
MSMPI_BIN=C:\Program Files\Microsoft MPI\Bin\
NO_PROXY=192.168.99.100
NO_XILINX_DATA_LICENSE=HIDDEN
NOSPLASH=false
NUMBER_OF_PROCESSORS=4
OneDrive=C:\Users\Naimul Hoque\OneDrive - University of Bristol
OneDriveCommercial=C:\Users\Naimul Hoque\OneDrive - University of Bristol
OneDriveConsumer=C:\Users\Naimul Hoque\OneDrive
OPENCV_DIR_32=C:\Users\Naimul Hoque\Desktop\Projects\C++\My Libraries\OpenCV\build\x86\vc14
OPENCV_DIR_64=C:\Users\Naimul Hoque\Desktop\Projects\C++\My Libraries\OpenCV\build\x64\vc14
OPENCV_DIR=C:\Users\Naimul Hoque\Desktop\Projects\C++\My Libraries\OpenCV\build\x86\vc14
OS=Windows_NT
PATH=C:/Xilinx/Vivado/2018.3/tps/win64/binutils-2.26/bin;C:/Xilinx/SDK/2018.3/gnu/aarch64/nt/aarch64-linux/bin;C:/Xilinx/SDx/2018.3/bin/../gnu/ppc64le/4.9.3/win64/bin;C:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;C:/Xilinx/Vivado/2018.3/tps/mingw/6.2.0/win64.o/nt/bin;C:/Xilinx/SDx/2018.3/bin;C:/Xilinx/SDx/2018.3/lib/win64.o;C:/Xilinx/SDx/2018.3/tps/win64/jre9.0.4/bin/server;C:/Xilinx/SDx/2018.3/tps/win64/jre9.0.4/bin;C:/Xilinx/SDK/2018.3/bin;C:/Xilinx/SDx/2018.3\tps\win64\libxslt\bin;C:/Xilinx/SDK/2018.3\gnuwin\bin;C:/Xilinx/SDK/2018.3\gnu\arm\nt\bin;C:/Xilinx/Vivado/2018.3\bin;C:\Xilinx\SDK\2018.3\gnu\microblaze\nt\bin;C:\Xilinx\SDK\2018.3\gnu\microblaze\linux_toolchain\nt64_le\bin;C:\Xilinx\SDK\2018.3\gnu\microblaze\linux_toolchain\nt64_be\bin;C:\Xilinx\SDK\2018.3\gnu\aarch64\nt\aarch64-none\bin;C:\Xilinx\SDK\2018.3\gnu\aarch64\nt\aarch64-linux\bin;C:\Xilinx\SDK\2018.3\gnu\armr5\nt\gcc-arm-none-eabi\bin;C:\Xilinx\SDK\2018.3\gnu\aarch32\nt\gcc-arm-none-eabi\bin;C:\Xilinx\SDK\2018.3\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;C:\Xilinx\SDK\2018.3\tps\win64\cmake-3.3.2\bin;;C:\Xilinx\SDK\2018.3\lib\win64.o;C:\Python27\;C:\Python27\Scripts;C:\Program Files (x86)\Common Files\Intel\Shared Libraries\redist\intel64\compiler;C:\Program Files\Microsoft MPI\Bin\;C:\VulkanSDK\1.0.54.0\Bin;C:\Program Files (x86)\Intel\iCLS Client\;C:\Program Files\Intel\iCLS Client\;C:\Program Files\Haskell Platform\8.0.2\lib\extralibs\bin;C:\Program Files\Haskell Platform\8.0.2\bin;C:\Modeltech_pe_edu_10.4a\win32pe_edu;C:\Windows\system32;C:\Windows;C:\Windows\System32\Wbem;C:\Windows\System32\WindowsPowerShell\v1.0\;C:\Program Files\Microsoft DNX\Dnvm\;C:\Program Files\Microsoft SQL Server\130\Tools\Binn\;C:\Users\nad24.DESKTOP-MV6OCCK\AppData\Local\Microsoft\WindowsApps;C:\adb;C:\Program Files (x86)\OpenSSH\bin;C:\Program Files\Haskell Platform\8.0.2\mingw\bin;C:\Program Files (x86)\Intel\Intel(R) Management Engine Components\DAL;C:\Program Files\Intel\Intel(R) Management Engine Components\DAL;C:\Program Files (x86)\Intel\Intel(R) Management Engine Components\IPT;C:\Program Files\NVIDIA Corporation\NVIDIA NvDLISR;C:\Program Files\dotnet\;C:\Program Files\nodejs\;C:\ProgramData\chocolatey\bin;C:\xampp\php\;C:\Program Files\Git\cmd;C:\ProgramData\ComposerSetup\bin;C:\Users\Naimul Hoque\AppData\Local\Programs\Python\Python37-32\Scripts\;C:\Users\Naimul Hoque\AppData\Local\Programs\Python\Python37-32\;C:\Users\Naimul Hoque\AppData\Local\Microsoft\WindowsApps;C:\modeltech_pe_10.5a\win32pe;C:\Program Files (x86)\HDRSee;C:\Program Files\CMake\bin;C:\texlive\2018\bin\win32;C:\Program Files\Microsoft VS Code\bin;C:\Users\Naimul Hoque\AppData\Local\Programs\Microsoft VS Code\bin;C:\Program Files\Docker Toolbox;C:\Users\Naimul Hoque\AppData\Roaming\npm;C:\Users\Naimul Hoque\AppData\Local\hyper\app-2.1.1\resources\bin;C:\Users\Naimul Hoque\AppData\Roaming\Composer\vendor\bin;C:\Xilinx\SDx\2018.3\tps\mingw\6.2.0\win64.o\nt\bin;C:\Xilinx\SDx\2018.3\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=Intel64 Family 6 Model 158 Stepping 9, GenuineIntel
PROCESSOR_LEVEL=6
PROCESSOR_REVISION=9e09
PRODVERSION_EXE=C:/Xilinx/SDx/2018.3/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles(x86)=C:\Program Files (x86)
ProgramFiles=C:\Program Files
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\WINDOWS\system32\WindowsPowerShell\v1.0\Modules;C:\Program Files\Intel\Wired Networking\
PUBLIC=C:\Users\Public
PWD=C:\Xilinx\workspace_sdx\lab_1\Release
RDI_APPROOT=C:/Xilinx/SDx/2018.3
RDI_BASEROOT=C:/Xilinx/SDx
RDI_BINDIR=C:/Xilinx/SDx/2018.3/bin
RDI_BINROOT=C:/Xilinx/SDx/2018.3/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=C:/Xilinx/SDx/2018.3/data
RDI_INSTALLROOT=C:/Xilinx
RDI_INSTALLVER=2018.3
RDI_INSTALLVERSION=2018.3
RDI_JAVA_VERSION=9.0.4
RDI_JAVAROOT=C:/Xilinx/SDx/2018.3/tps/win64/jre9.0.4
RDI_LIBDIR=C:/Xilinx/SDx/2018.3/lib/win64.o
RDI_MINGW_LIB=C:/Xilinx/SDx/2018.3\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/SDx/2018.3\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=C:/Xilinx/SDK/2018.3/bin;C:/Xilinx/SDK/2018.3/bin;C:/Xilinx/SDK/2018.3/bin
RDI_PROG=C:/Xilinx/SDx/2018.3/bin/unwrapped/win64.o/vpl.exe
RDI_PROGNAME=vpl.exe
RDI_TPS_ROOT=C:/Xilinx/Vivado/2018.3/tps/win64
RDI_VERBOSE=False
RT_LIBPATH=C:/Xilinx/SDx/2018.3/scripts/rt/data
RT_TCL_PATH=C:/Xilinx/SDx/2018.3/scripts/rt/base_tcl/tcl
SESSIONNAME=Console
STACK_ROOT=C:\sr
SYNTH_COMMON=C:/Xilinx/SDx/2018.3/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\WINDOWS
TCL_LIBRARY=C:/Xilinx/SDx/2018.3/tps/tcl/tcl8.5
TEMP=C:\Users\NAIMUL~1\AppData\Local\Temp
TMP=C:\Users\NAIMUL~1\AppData\Local\Temp
USERDOMAIN_ROAMINGPROFILE=DESKTOP-MV6OCCK
USERDOMAIN=DESKTOP-MV6OCCK
USERNAME=Naimul Hoque
USERPROFILE=C:\Users\Naimul Hoque
VBOX_MSI_INSTALL_PATH=C:\Program Files\Oracle\VirtualBox\
VK_SDK_PATH=C:\VulkanSDK\1.0.54.0
VS140COMNTOOLS=C:\Program Files (x86)\Microsoft Visual Studio 14.0\Common7\Tools\
VULKAN_SDK=C:\VulkanSDK\1.0.54.0
WD_MGC=C:\Modeltech_pe_edu_10.4a\
windir=C:\WINDOWS
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=C:/Xilinx/SDx/2018.3
XILINX_SDK=C:/Xilinx/SDK/2018.3
XILINX_SDX_VERSION=SDx v2018.3 (64-bit)
XILINX_SDX=C:/Xilinx/SDx/2018.3
XILINX_VERSION_DEFAULT=2018.3
XILINX_VERSION_SDX=2018.3
XILINX_VIVADO_HLS=C:/Xilinx/Vivado/2018.3
XILINX_VIVADO=C:/Xilinx/Vivado/2018.3
XSDK_BATCH=0
XVREDIST=C:/Xilinx/SDx/2018.3\tps\win64\xvcredist.exe


------------------------------------------
VPL internal step: generating ipirun.tcl for vivado
timestamp: 12 Feb 2019 17:32:36
------------------------------------------
step: running vivado to generate bitstream
timestamp: 12 Feb 2019 17:32:36
launch dir: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado
cmd: C:/Xilinx/Vivado/2018.3/bin/vivado -mode batch -notrace -source C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/ipirun.tcl -messageDb C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/vivado.pb
   -----------------------
   VPL internal step: creating sdx tcl hooks for implementation run
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1705
   timestamp: 12 February 2019 17:32:44
   -----------------------
   VPL internal step: source .local/dsa/prj/rebuild.tcl to create prj project
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:229
   timestamp: 12 February 2019 17:32:44
   -----------------------
   VPL internal step: update_ip_catalog
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1087
   timestamp: 12 February 2019 17:32:51
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location C:/Xilinx/workspace_sdx/ip_cache
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1097
   timestamp: 12 February 2019 17:32:55
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files zed.bd]
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:873
   timestamp: 12 February 2019 17:32:55
   -----------------------
   VPL internal step: source .local/top.bd.tcl
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:890
   timestamp: 12 February 2019 17:32:58
   -----------------------
   VPL internal step: save_bd_design
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:893
   timestamp: 12 February 2019 17:36:38
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:660
   timestamp: 12 February 2019 17:36:49
   -----------------------
   VPL internal step: assign_bd_address
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:666
   timestamp: 12 February 2019 17:36:49
   -----------------------
   VPL internal step: bd::util_cmd set_bd_source SDSoC [current_bd_design]
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:677
   timestamp: 12 February 2019 17:36:50
   -----------------------
   VPL internal step: save_bd_design
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:683
   timestamp: 12 February 2019 17:36:50
   -----------------------
   VPL internal step: writing address_map.xml
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:690
   timestamp: 12 February 2019 17:36:52
   -----------------------
   VPL internal step: writing debug ip layout
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:695
   timestamp: 12 February 2019 17:36:52
   -----------------------
   VPL internal step: generate_target all [get_files zed.bd]
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:709
   timestamp: 12 February 2019 17:36:52
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files zed.bd]]
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:976
   timestamp: 12 February 2019 17:38:15
   -----------------------
   VPL internal step: write_hwdef -force -file output/system.hdf
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:717
   timestamp: 12 February 2019 17:38:31
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files zed.bd]]
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:721
   timestamp: 12 February 2019 17:38:34
   -----------------------
   VPL internal step: writing user synth clock constraints in output/zed_ooc_copy.xdc
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1133
   timestamp: 12 February 2019 17:38:34
   -----------------------
   VPL internal step: add_files output/zed_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1137
   timestamp: 12 February 2019 17:38:34
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:263
   timestamp: 12 February 2019 17:38:35
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:271
   timestamp: 12 February 2019 17:38:35
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:281
   timestamp: 12 February 2019 17:38:52
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 2  
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:465
   timestamp: 12 February 2019 17:38:52
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:2812
   timestamp: 12 February 2019 17:50:01
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:485
   timestamp: 12 February 2019 17:50:01
   -----------------------
   VPL internal step: launched run synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:01
   -----------------------
   VPL internal step: launched run zed_clk_wiz_0_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_ps7_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_proc_sys_reset_1_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_proc_sys_reset_2_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_proc_sys_reset_0_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_proc_sys_reset_3_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_proc_sys_reset_4_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_proc_sys_reset_5_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_madd_1_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_madd_1_if_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_xbar_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_xbar_1_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_mmult_1_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launched run zed_mmult_1_if_0_synth_1
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream 
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:527
   timestamp: 12 February 2019 17:50:02
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/ocl_util.tcl:540
   timestamp: 12 February 2019 17:54:59
status: success
