cscope 15 $HOME/tenere/efi/Tuareg_sw/tools/CodeBlocks               0000904497
	@/home/oli/tenere/efi/Tuareg_sw/src/actors/act_hw.c

6 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

7 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

8 
	~"°m32_libs/bo˘ok_ty≥s.h
"

9 
	~"a˘_hw.h
"

17 
ölöe
 
	$£t_a˘1
(
ouçut_pö_t
 
Àvñ
)

19 if(
Àvñ
 =
PIN_ON
)

21 
	`gpio_£t_pö
(
GPIOB
, 8, 
PIN_OFF
);

26 
	`gpio_£t_pö
(
GPIOB
, 8, 
PIN_ON
);

28 
	}
}

31 
ölöe
 
	$£t_a˘2
(
ouçut_pö_t
 
Àvñ
)

33 if(
Àvñ
 =
PIN_ON
)

35 
	`gpio_£t_pö
(
GPIOB
, 9, 
PIN_OFF
);

40 
	`gpio_£t_pö
(
GPIOB
, 9, 
PIN_ON
);

42 
	}
}

53 
ölöe
 
	$öô_a˘_hw
()

56 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOCEN
;

58 
	`GPIO_c⁄figuª
(
GPIOB
, 8, 
GPIO_MODE_OUT
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

59 
	`GPIO_c⁄figuª
(
GPIOB
, 9, 
GPIO_MODE_OUT
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

60 
	`£t_a˘1
(
PIN_OFF
);

61 
	`£t_a˘2
(
PIN_OFF
);

62 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/actors/act_hw.h

1 #i‚de‡
ACTHW_H_INCLUDED


2 
	#ACTHW_H_INCLUDED


	)

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

9 
öô_a˘_hw
();

11 
£t_a˘1
(
ouçut_pö_t
 
Àvñ
);

12 
£t_a˘2
(
ouçut_pö_t
 
Àvñ
);

	@/home/oli/tenere/efi/Tuareg_sw/src/actors/act_logic.c

6 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

7 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

8 
	~"°m32_libs/bo˘ok_ty≥s.h
"

9 
	~"a˘_hw.h
"

10 
	~"a˘_logic.h
"

21 
	$öô_a˘_logic
()

24 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/actors/act_logic.h

1 #i‚de‡
ACTLOGIC_H_INCLUDED


2 
	#ACTLOGIC_H_INCLUDED


	)

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

10 
öô_a˘_logic
();

	@/home/oli/tenere/efi/Tuareg_sw/src/com/Tuareg_console.c

1 
	~<bo˘ok_ty≥s.h
>

2 
	~"../maö/Tu¨eg_ty≥s.h
"

4 
	~"u¨t.h
"

5 
	~"u¨t_¥ötf.h
"

6 
	~"c⁄vîsi⁄.h
"

8 
	~"Tu¨eg_c⁄sﬁe.h
"

9 
	~"Tu√rStudio.h
"

10 
	~"Tu√rStudio_outCh™√l.h
"

11 
	~"Tu√rStudio_£rvi˚.h
"

13 
	~"èbÀ.h
"

15 
	~"decodî_c⁄fig.h
"

16 
	~"ignôi⁄_c⁄fig.h
"

17 
	~"£ns‹_ˇlibøti⁄.h
"

18 
	~"Tu¨eg.h
"

19 
	~"ì¥om.h
"

20 
	~"ì¥om_œyout.h
"

21 
	~"£ns‹s.h
"

22 
	~"ba£_ˇlc.h
"

24 
	~"dügno°ics.h
"

25 
	~"bôfõlds.h
"

27 
	~"¥o˚ss_èbÀ.h
"

29 
	~"debug_p‹t_mesßges.h
"

30 
	~"sy¶og.h
"

34 vﬁ©ûê
Tu¨eg_c⁄sﬁe_t
 
	gTu¨eg_c⁄sﬁe
;

41 
	$Tu¨eg_upd©e_c⁄sﬁe
()

43 
VU32
 
off£t
, 
vÆue
, 
⁄
, 
off
;

46 if((
Tu¨eg_c⁄sﬁe
.
a˘ive_cmd
 > 0Ë&& (Tu¨eg_c⁄sﬁe.
ts_cmd_w©chdog
 == 0))

48 
Tu¨eg_c⁄sﬁe
.
a˘ive_cmd
 =0;

50 #ifde‡
CONSOLE_DEBUG


52 
	`¥öt
(
DEBUG_PORT
, "---x");

58 if–
	`UART_avaûabÀ
() == 0)

64 if(
Tu¨eg_c⁄sﬁe
.
a˘ive_cmd
 == 0)

66 
Tu¨eg_c⁄sﬁe
.
a˘ive_cmd

	`UART_gëRX
();

67 
Tu¨eg_c⁄sﬁe
.
ts_cmd_w©chdog

TS_CMD_WATCHDOG_S
;

69 #ifde‡
CONSOLE_DEBUG


71 if(
Tu¨eg_c⁄sﬁe
.
a˘ive_cmd
 != 'A')

73 
	`¥öt
(
DEBUG_PORT
, "\r\n>");

74 
	`UART_Tx
(
DEBUG_PORT
, 
Tu¨eg_c⁄sﬁe
.
a˘ive_cmd
);

80 
Tu¨eg_c⁄sﬁe
.
a˘ive_cmd
)

84 
	`ts_£ndOuçutCh™√ls
(
TS_PORT
);

93 if–
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
bu∫_≥rmissi⁄
 =
åue
 )

95 
	`ts_bu∫Page
(
Tu¨eg_c⁄sﬁe
.
ts_a˘ive_∑ge
);

99 
	`¥öt
(
DEBUG_PORT
, "\r\nWARNINGÖage writeÑejected -Ço burnÖermission!");

106 
	`UART_Tx
(
TS_PORT
, '1');

113 if(
	`UART_avaûabÀ
() < 2)

122 
vÆue

	`UART_gëRX
();

123 
vÆue
 <<= 8;

124 
vÆue
 |
	`UART_gëRX
();

126 #ifde‡
CONSOLE_DEBUG


128 
	`¥öt
(
DEBUG_PORT
, "\r\n@");

129 
	`¥ötf_U
(
DEBUG_PORT
, 
vÆue
, 
NO_PAD
 | 
NO_TRAIL
);

133 
	`ts_debug_„©uªs
(
vÆue
);

139 if(
	`UART_avaûabÀ
() < 2)

148 
vÆue

	`UART_gëRX
();

149 
vÆue
 <<= 8;

150 
vÆue
 |
	`UART_gëRX
();

152 #ifde‡
CONSOLE_DEBUG


154 
	`¥öt
(
DEBUG_PORT
, "\r\n@");

155 
	`¥ötf_U
(
DEBUG_PORT
, 
vÆue
, 
NO_PAD
 | 
NO_TRAIL
);

159 
	`ts_debug_öfo
(
vÆue
);

166 
	`¥öt
(
TS_PORT
, "001");

176 if(
	`UART_avaûabÀ
() < 4)

181 
vÆue

	`UART_gëRX
();

182 
vÆue
 <<= 8;

183 
vÆue
 |
	`UART_gëRX
();

184 
vÆue
 <<= 8;

185 
vÆue
 |
	`UART_gëRX
();

186 
vÆue
 <<= 8;

187 
vÆue
 |
	`UART_gëRX
();

190 
	`˛i_checkPîmissi⁄s
(
vÆue
);

196 
	`show_sy¶og
(
TS_PORT
);

201 
	`˛i_showPage
(
Tu¨eg_c⁄sﬁe
.
ts_a˘ive_∑ge
);

207 if(
	`UART_avaûabÀ
() < 6)

219 
off£t

	`UART_gëRX
();

220 
off£t
 <<= 8;

221 
off£t
 |
	`UART_gëRX
();

223 
⁄

	`UART_gëRX
();

224 
off

	`UART_gëRX
();

226 
vÆue

	`UART_gëRX
();

227 
vÆue
 <<= 8;

228 
vÆue
 |
	`UART_gëRX
();

231 if–(
off£t
 =0xFF00Ë&& (
⁄
 =0Ë&& (
off
 =0Ë&& (
vÆue
 == 0x00FF) )

233 
	`ªque°_£rvi˚_mode
();

238 
	`ªque°_£rvi˚_a˘iv©i⁄
(
off£t
, 
⁄
, 
off
, 
vÆue
);

257 if(
	`UART_avaûabÀ
() < 2)

263 
vÆue
10* 
	`subåa˘_VU32
–
	`UART_gëRX
(), 0x30);

266 
vÆue
 +
	`subåa˘_VU32
–
	`UART_gëRX
(), 0x30);

268 if((
vÆue
 > 0Ë&& (vÆuê< 
TSPAGE_COUNT
))

270 
Tu¨eg_c⁄sﬁe
.
ts_a˘ive_∑ge

vÆue
;

272 #ifde‡
CONSOLE_DEBUG


274 
	`¥öt
(
DEBUG_PORT
, "\r\n@");

275 
	`¥ötf_U
(
DEBUG_PORT
, 
vÆue
, 
NO_PAD
);

280 
	`¥öt
(
DEBUG_PORT
, "\r\nWARNING -P- invalidÖage specified");

291 
	`¥öt
(
TS_PORT
, "rusEFI v1.04");

297 
	`ts_ªadPage
(
Tu¨eg_c⁄sﬁe
.
ts_a˘ive_∑ge
);

305 
	`¥öt
(
TS_PORT
, "Tuareg V0.2 2020.10");

308 
Tu¨eg_c⁄sﬁe
.
£˛
 = 0;

318 if(
	`UART_avaûabÀ
() < 3)

324 
off£t

	`UART_gëRX
();

325 
off£t
 |
	`UART_gëRX
() << 8;

328 
vÆue

	`UART_gëRX
();

330 #ifde‡
CONSOLE_DEBUG


332 
	`¥öt
(
DEBUG_PORT
, "\r\n@ o:");

333 
	`¥ötf_U
(
DEBUG_PORT
, 
off£t
, 
NO_PAD
);

334 
	`¥öt
(
DEBUG_PORT
, "v:");

335 
	`Pröt_U8Hex
(
DEBUG_PORT
, 
vÆue
);

338 
	`ts_vÆueWrôe
(
Tu¨eg_c⁄sﬁe
.
ts_a˘ive_∑ge
, 
off£t
, 
vÆue
);

346 
	`˛i_show_hñp
();

358 
Tu¨eg_c⁄sﬁe
.
a˘ive_cmd
 =0;

359 
	}
}

367 
ölöe
 
	$˛i_showPage
(
U32
 
Page
)

369 
Page
)

371 
CALIBPAGE
:

373 
	`show_Sís‹_CÆibøti⁄
(
TS_PORT
);

376 
DECODERPAGE
:

378 
	`show_Decodî_Sëup
(
TS_PORT
);

382 
IGNITIONPAGE
:

384 
	`show_Ignôi⁄_Sëup
(
TS_PORT
);

388 
IGNITIONMAP_TPS
:

389 
	`¥öt
(
TS_PORT
, "\r \nIgnition Map TPS (in boctok 3D coordinate system)\r\n");

390 
	`show_ignAdvTabÀ_TPS
(
TS_PORT
);

399 
TSETUP_PAGE
:

401 
	`show_Tu¨eg_Sëup
(
TS_PORT
);

405 
	`¥öt
(
TS_PORT
, "\r\nPage hasÇot been implemented yet. ChangeÅoánotherÖage.");

408 
	}
}

417 
ölöe
 
	$˛i_checkPîmissi⁄s
(
U32
 
VÆue
)

419 
VÆue
)

422 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
ˇlib_mod_≥rmissi⁄
 = 
åue
;

423 
	`¥öt
(
DEBUG_PORT
, "\r\nINFO unlocked calibration modification");

427 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
decodî_mod_≥rmissi⁄
 = 
åue
;

428 
	`¥öt
(
DEBUG_PORT
, "\r\nINFO unlocked decoder config modification");

432 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
ignôi⁄_mod_≥rmissi⁄
 = 
åue
;

433 
	`¥öt
(
DEBUG_PORT
, "\r\nINFO unlocked ignition config modification");

437 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
t£tup_mod_≥rmissi⁄
 = 
åue
;

438 
	`¥öt
(
DEBUG_PORT
, "\r\nINFO unlockedÅuareg setup modification");

442 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
bu∫_≥rmissi⁄
 = 
åue
;

443 
	`¥öt
(
DEBUG_PORT
, "\r\nINFO unlocked config burn");

447 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
bu∫_≥rmissi⁄
 = 
Ál£
;

448 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
Àgacy_mod_≥rmissi⁄
 = 
Ál£
;

449 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
ˇlib_mod_≥rmissi⁄
 = 
Ál£
;

450 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
decodî_mod_≥rmissi⁄
 = 
Ál£
;

451 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
ignôi⁄_mod_≥rmissi⁄
 = 
Ál£
;

452 
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
t£tup_mod_≥rmissi⁄
 = 
Ál£
;

453 
	`¥öt
(
DEBUG_PORT
, "\r\nINFO configÜocked");

460 
	}
}

467 
ölöe
 
	$˛i_show_hñp
()

469 
	`UART_Tx
(
TS_PORT
, '\n');

470 
	`¥öt
(
TS_PORT
, "===Command Help===\n\r");

471 
	`¥öt
(
TS_PORT
, "All commandsáre single characterándáre concatenated withÅheirÖarameters \n\r");

472 
	`¥öt
(
TS_PORT
, "without spaces. SomeÖarametersáre binaryánd cannot beÉnteredÅhroughÅhis \n\r");

473 
	`¥öt
(
TS_PORT
, "prompt by conventional means. \n\r");

474 
	`¥öt
(
TS_PORT
, "Syntax: <command>+<parameter1>+<parameter2>+<parameterN>\n\r");

475 
	`¥öt
(
TS_PORT
, "===List of Commands===\n\r");

476 
	`¥öt
(
TS_PORT
, "A - Send Tuareg output channels (live data)\n\r");

477 
	`¥öt
(
TS_PORT
, "B - Burn current mapánd configPage valuesÅoÉeprom\n\r");

478 
	`¥öt
(
TS_PORT
, "C - Test COMÖort. Used by TunerstudioÅo see whetherán ECU is oná given serial \n\r");

479 
	`¥öt
(
TS_PORT
, "Öort. Returnsá binaryÇumber.\n\r");

480 
	`¥öt
(
TS_PORT
, "L - Displays mapÖage (akaÅable) or configPage values. Use PÅo changeÖage (not \n\r");

481 
	`¥öt
(
TS_PORT
, "ÉveryÖage isá map)\n\r");

482 
	`¥öt
(
TS_PORT
, "J - getÖermissions <mod#>, <cal#>, <ign#>, <dec#> or <brn!> \n\r");

483 
	`¥öt
(
TS_PORT
, "N - PrintÇewÜine.\n\r");

484 
	`¥öt
(
TS_PORT
, "P - Set currentÖage. Syntax: P+<pageNumber>\n\r");

485 
	`¥öt
(
TS_PORT
, "S - Display signatureÇumber\n\r");

486 
	`¥öt
(
TS_PORT
, "U - update configuration / calibration value U<Offset MSB, LSB><Value MSB, x, x, LSB> \n\r");

487 
	`¥öt
(
TS_PORT
, "Q - Sameás S command\n\r");

488 
	`¥öt
(
TS_PORT
, "V - Display map or configPage values in binary\n\r");

489 
	`¥öt
(
TS_PORT
, "W - Set one byte in map or configPage. Expects binaryÖarameters. \n\r");

490 
	`¥öt
(
TS_PORT
, " Syntax: W+<offset>+<new byte>\n\r");

491 
	`¥öt
(
TS_PORT
, "? - DisplaysÅhis helpÖage\n\r");

494 
	}
}

501 
	$˛i_cy˛ic_upd©e
()

503 
	`sub_VU32
(&(
Tu¨eg_c⁄sﬁe
.
ts_cmd_w©chdog
), 1);

506 
Tu¨eg_c⁄sﬁe
.
£˛
++;

507 
	}
}

512 
	$Tu¨eg_öô_c⁄sﬁe
()

514 
	`UART_TS_PORT_Inô
();

515 
	`UART_DEBUG_PORT_Inô
();

516 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/com/Tuareg_console.h

1 #i‚de‡
TUAREG_CONSOLE_H_INCLUDED


2 
	#TUAREG_CONSOLE_H_INCLUDED


	)

5 
	~"Tu√rStudio.h
"

7 
	~"¥o˚ss_èbÀ.h
"

8 
	~"Tu¨eg_ignôi⁄.h
"

9 
	~"Tu¨eg_ignôi⁄_c⁄åﬁs.h
"

15 
U8
 
	mÀgacy_mod_≥rmissi⁄
 :1;

17 
U8
 
	mˇlib_mod_≥rmissi⁄
 :1;

18 
U8
 
	mignôi⁄_mod_≥rmissi⁄
 :1;

19 
U8
 
	mdecodî_mod_≥rmissi⁄
 :1;

20 
U8
 
	mt£tup_mod_≥rmissi⁄
 :1;

22 
U8
 
	mbu∫_≥rmissi⁄
 :1;

24 } 
	t˛i_≥rmissi⁄_t
 ;

28 
	#TS_CMD_WATCHDOG_S
 3

	)

30 
	s_Tu¨eg_c⁄sﬁe_t


33 
TS_∑ge_t
 
	mts_a˘ive_∑ge
;

34 
U32
 
	mts_cmd_w©chdog
;

35 
U32
 
	mts_gëOuçutCh™√ls_cou¡
;

36 
U8
 
	m£˛
;

39 
U8
 
	ma˘ive_cmd
;

40 
˛i_≥rmissi⁄_t
 
	m˛i_≥rmissi⁄s
;

42 } 
	tTu¨eg_c⁄sﬁe_t
 ;

45 vﬁ©ûê
Tu¨eg_c⁄sﬁe_t
 
Tu¨eg_c⁄sﬁe
;

48 
Tu¨eg_upd©e_c⁄sﬁe
();

49 
Tu¨eg_öô_c⁄sﬁe
();

51 
˛i_show_hñp
();

53 
˛i_cy˛ic_upd©e
();

55 
˛i_showPage
(
U32
 
Page
);

57 
˛i_checkPîmissi⁄s
(
U32
 
VÆue
);

	@/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio.c

1 
	~<bo˘ok_ty≥s.h
>

2 
	~"Tu¨eg_ty≥s.h
"

4 
	~"Tu¨eg_c⁄sﬁe.h
"

5 
	~"Tu√rStudio.h
"

6 
	~"Tu√rStudio_outCh™√l.h
"

7 
	~"Tu√rStudio_£rvi˚.h
"

9 
	~"èbÀ.h
"

11 
	~"u¨t.h
"

12 
	~"u¨t_¥ötf.h
"

13 
	~"c⁄vîsi⁄.h
"

18 
	~"Tu¨eg.h
"

19 
	~"ì¥om.h
"

20 
	~"ì¥om_œyout.h
"

21 
	~"£ns‹s.h
"

23 
	~"ba£_ˇlc.h
"

24 
	~"dügno°ics.h
"

25 
	~"bôfõlds.h
"

27 
	~"¥o˚ss_èbÀ.h
"

29 
	#TS_DEBUG


	)

35 
	$ts_ªadPage
(
U32
 
Page
)

37 
Page
)

39 
CALIBPAGE
:

40 
	`£nd_Sís‹_CÆibøti⁄
(
TS_PORT
);

44 
DECODERPAGE
:

45 
	`£nd_Decodî_Sëup
(
TS_PORT
);

48 
TSETUP_PAGE
:

49 
	`£nd_Tu¨eg_Sëup
(
TS_PORT
);

53 
IGNITIONPAGE
:

54 
	`£nd_Ignôi⁄_Sëup
(
TS_PORT
);

57 
IGNITIONMAP_TPS
:

58 
	`£nd_ignAdvTabÀ_TPS
(
TS_PORT
);

65 
	}
}

72 
	$ts_vÆueWrôe
(
U32
 
Page
, U32 
Off£t
, U32 
VÆue
)

74 
exec_ªsu…_t
 
ªsu…

Ál£
;

76 
Page
)

78 
DECODERPAGE
:

80 if(
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
decodî_mod_≥rmissi⁄
 =
Ál£
)

82 
	`¥öt
(
DEBUG_PORT
, "\r\n*** decoder config modificationÑejected (permission) ***\r\n");

86 
ªsu…

	`modify_Decodî_Sëup
(
Off£t
, 
VÆue
);

89 
TSETUP_PAGE
:

91 if(
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
t£tup_mod_≥rmissi⁄
 =
Ál£
)

93 
	`¥öt
(
DEBUG_PORT
, "\r\n***Åuareg setup modificationÑejected (permission) ***\r\n");

97 
ªsu…

	`modify_Tu¨eg_Sëup
(
Off£t
, 
VÆue
);

100 
IGNITIONPAGE
:

102 if(
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
ignôi⁄_mod_≥rmissi⁄
 =
Ál£
)

104 
	`¥öt
(
DEBUG_PORT
, "\r\n*** ignition config modificationÑejected (permission) ***\r\n");

108 
ªsu…

	`modify_Ignôi⁄_Sëup
(
Off£t
, 
VÆue
);

111 
CALIBPAGE
:

113 if(
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
ˇlib_mod_≥rmissi⁄
 =
Ál£
)

115 
	`¥öt
(
DEBUG_PORT
, "\r\n*** calibration modificationÑejected (permission) ***\r\n");

119 
ªsu…

	`modify_Sís‹_CÆibøti⁄
(
Off£t
, 
VÆue
);

123 
IGNITIONMAP_TPS
:

125 if(
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
ignôi⁄_mod_≥rmissi⁄
 =
Ál£
)

127 
	`¥öt
(
DEBUG_PORT
, "\r\n*** ignition config modificationÑejected (permission) ***\r\n");

131 
ªsu…

	`modify_ignAdvTabÀ_TPS
(
Off£t
, 
VÆue
);

139 if(
ªsu…
 !
EXEC_OK
)

141 
	`¥öt
(
DEBUG_PORT
, "\r\nWARNING Page ");

142 
	`¥ötf_U
(
DEBUG_PORT
, 
Tu¨eg_c⁄sﬁe
.
ts_a˘ive_∑ge
, 
NO_PAD
);

143 
	`¥öt
(
DEBUG_PORT
, "couldÇot be updated");

146 #ifde‡
TS_DEBUG


150 
	`¥öt
(
DEBUG_PORT
, "\r\nMOD Page ");

151 
	`¥ötf_U
(
DEBUG_PORT
, 
Tu¨eg_c⁄sﬁe
.
ts_a˘ive_∑ge
, 
NO_PAD
);

152 
	`¥öt
(
DEBUG_PORT
, "at ");

153 
	`¥ötf_U
(
DEBUG_PORT
, 
Off£t
, 
NO_PAD
);

154 
	`Pröt_U8Hex
(
DEBUG_PORT
, 
VÆue
);

157 
	}
}

163 
	$ts_bu∫Page
(
U32
 
Page
)

165 
exec_ªsu…_t
 
ªsu…

EXEC_ERROR
;

167 
Page
)

169 
CALIBPAGE
:

171 
ªsu…

	`°‹e_Sís‹_CÆibøti⁄
();

174 
DECODERPAGE
:

176 
ªsu…

	`°‹e_Decodî_Sëup
();

179 
TSETUP_PAGE
:

181 
ªsu…

	`°‹e_Tu¨eg_Sëup
();

184 
IGNITIONPAGE
:

186 
ªsu…

	`°‹e_Ignôi⁄_Sëup
();

189 
IGNITIONMAP_TPS
:

191 
ªsu…

	`°‹e_ignAdvTabÀ_TPS
();

195 
	`¥öt
(
DEBUG_PORT
, "\r\nWARNING invalidÖage specified");

201 if(
ªsu…
 =
EXEC_OK
)

203 
	`¥öt
(
DEBUG_PORT
, "\r\nINFO Page ");

204 
	`¥ötf_U
(
DEBUG_PORT
, 
Page
, 
NO_PAD
);

205 
	`¥öt
(
DEBUG_PORT
, "has been written");

209 
	`¥öt
(
DEBUG_PORT
, "\r\nWARNING Page ");

210 
	`¥ötf_U
(
DEBUG_PORT
, 
Page
, 
NO_PAD
);

211 
	`¥öt
(
DEBUG_PORT
, "write failed");

214 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio.h

1 #i‚de‡
TUNERSTUDIO_H_INCLUDED


2 
	#TUNERSTUDIO_H_INCLUDED


	)

9 
	mTS_ZERO_PAGE
,

11 
	mCALIBPAGE
,

13 
	mDECODERPAGE
,

14 
	mIGNITIONPAGE
,

15 
	mIGNITIONMAP_TPS
,

17 
	mTSETUP_PAGE
,

19 
	mTSPAGE_COUNT


21 } 
	tTS_∑ge_t
;

24 
ts_ªadPage
(
U32
 
Page
);

25 
ts_vÆueWrôe
(
U32
 
Page
, U32 
Off£t
, U32 
VÆue
);

26 
ts_bu∫Page
(
U32
 
Page
);

	@/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio_outChannel.c

1 
	~"°m32_libs/bo˘ok_ty≥s.h
"

2 
	~"Tu¨eg_ty≥s.h
"

4 
	~"u¨t.h
"

5 
	~"u¨t_¥ötf.h
"

6 
	~"c⁄vîsi⁄.h
"

8 
	~"Tu¨eg_c⁄sﬁe.h
"

9 
	~"Tu√rStudio.h
"

10 
	~"Tu√rStudio_outCh™√l.h
"

11 
	~"Tu√rStudio_£rvi˚.h
"

13 
	~"èbÀ.h
"

16 
	~"Tu¨eg.h
"

17 
	~"ì¥om.h
"

18 
	~"ì¥om_œyout.h
"

19 
	~"£ns‹s.h
"

21 
	~"ba£_ˇlc.h
"

22 
	~"dügno°ics.h
"

23 
	~"bôfõlds.h
"

25 
	~"¥o˚ss_èbÀ.h
"

27 
	#TS_DEBUG


	)

30 
	$ts_£ndOuçutCh™√ls
(
USART_Ty≥Def
 * 
P‹t
)

32 
U8
 
ouçut
[
TS_OCHBLOCKSIZE
];

34 if(
Tu¨eg_c⁄sﬁe
.
ts_gëOuçutCh™√ls_cou¡
 == 0)

36 
Tu¨eg_c⁄sﬁe
.
£˛
 = 0;

39 
Tu¨eg_c⁄sﬁe
.
ts_gëOuçutCh™√ls_cou¡
++;

46 
ouçut
[0] = 
Tu¨eg_c⁄sﬁe
.
£˛
;

51 
	`£rülize_U32_ch¨
((
U32
Ë
	`ts_tu¨eg_bôs
(), &(
ouçut
[1]));

56 
	`£rülize_U16_U8
(
	`ts_ignôi⁄_bôs
(), &(
ouçut
[5]));

61 
ouçut
[7] = (
U8
Ë
	`ts_comm_bôs
();

64 if(
Tu¨eg
.
pDecodî
->
ouçuts
.
Ωm_vÆid
 =
åue
)

66 
	`£rülize_U16_U8
(
Tu¨eg
.
pDecodî
->
¸™k_Ωm
, &(
ouçut
[8]));

70 
ouçut
[8]= 0;

71 
ouçut
[9]= 0;

75 if(
Tu¨eg
.
pDecodî
->
ouçuts
.
ac˚l_vÆid
 =
åue
)

77 
	`£rülize_Êﬂt_U8
(0.42, &(
ouçut
[10]));

81 
ouçut
[10]= 0;

84 if(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
vÆid
 =
åue
)

87 
	`£rülize_U16_U8
(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_adv™˚_deg
, &(
ouçut
[14]));

90 
	`£rülize_U16_U8
(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_b©ch_us
, &(
ouçut
[16]));

95 
ouçut
[14]= 0;

96 
ouçut
[15]= 0;

99 
ouçut
[16]= 0;

100 
ouçut
[17]= 0;

105 
	`£rülize_Êﬂt_U8
(
Tu¨eg
.
¥o˚ss
.
MAP_kPa
, &(
ouçut
[18]));

108 
	`£rülize_Êﬂt_U8
(
Tu¨eg
.
¥o˚ss
.
B¨o_kPa
, &(
ouçut
[22]));

111 
	`£rülize_Êﬂt_U8
(
Tu¨eg
.
¥o˚ss
.
TPS_deg
, &(
ouçut
[26]));

114 
	`£rülize_Êﬂt_U8
(0.42, &(
ouçut
[30]));

117 
	`£rülize_Êﬂt_U8
(
Tu¨eg
.
¥o˚ss
.
IAT_K
, &(
ouçut
[34]));

120 
	`£rülize_Êﬂt_U8
(
Tu¨eg
.
¥o˚ss
.
CLT_K
, &(
ouçut
[38]));

123 
	`£rülize_Êﬂt_U8
(
Tu¨eg
.
¥o˚ss
.
VBAT_V
, &(
ouçut
[42]));

126 
	`£rülize_Êﬂt_U8
(
Tu¨eg
.
¥o˚ss
.
O2_AFR
, &(
ouçut
[46]));

129 
ouçut
[50]
Tu¨eg
.
¥o˚ss
.
Gór
;

132 
ouçut
[50]
Tu¨eg
.
¥o˚ss
.
ground_•ìd_kmh
;

138 
	`UART_£nd_d©a
(
P‹t
, (vﬁ©ûê
U8
 * c⁄°Ë&
ouçut
, 
TS_OCHBLOCKSIZE
);

140 
	}
}

147 
BF8
 
	$ts_comm_bôs
()

149 
BF8
 
commbôs
 =0;

151 if(
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
bu∫_≥rmissi⁄
)

153 
	`£tBô_BF8
(
COMMBIT_BURN_PERMISSION
, &
commbôs
);

156 if(
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
ˇlib_mod_≥rmissi⁄
)

158 
	`£tBô_BF8
(
COMMBIT_CALMOD_PERMISSION
, &
commbôs
);

161 if(
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
ignôi⁄_mod_≥rmissi⁄
)

163 
	`£tBô_BF8
(
COMMBIT_IGNMOD_PERMISSION
, &
commbôs
);

166 if(
Tu¨eg_c⁄sﬁe
.
˛i_≥rmissi⁄s
.
decodî_mod_≥rmissi⁄
)

168 
	`£tBô_BF8
(
COMMBIT_DECMOD_PERMISSION
, &
commbôs
);

171  
commbôs
;

172 
	}
}

179 
BF32
 
	$ts_tu¨eg_bôs
()

181 
BF32
 
tu¨egbôs
 =0;

184 if(
Tu¨eg
.
Eº‹s
.
decodî_c⁄fig_îr‹
)

186 
	`£tBô_BF32
(
TBIT_DECODERCONFIG_ERROR
, &
tu¨egbôs
);

189 if(
Tu¨eg
.
Eº‹s
.
ignôi⁄_c⁄fig_îr‹
)

191 
	`£tBô_BF32
(
TBIT_IGNITIONCONFIG_ERROR
, &
tu¨egbôs
);

194 if(
Tu¨eg
.
Eº‹s
.
£ns‹_ˇlibøti⁄_îr‹
)

196 
	`£tBô_BF32
(
TBIT_SENSORCALIB_ERROR
, &
tu¨egbôs
);

199 if(
Tu¨eg
.
Eº‹s
.
tu¨eg_c⁄fig_îr‹
)

201 
	`£tBô_BF32
(
TBIT_TUAREGCONFIG_ERROR
, &
tu¨egbôs
);

205 if(
Tu¨eg
.
Eº‹s
.
£ns‹_O2_îr‹
)

207 
	`£tBô_BF32
(
TBIT_O2SENSOR_ERROR
, &
tu¨egbôs
);

210 if(
Tu¨eg
.
Eº‹s
.
£ns‹_TPS_îr‹
)

212 
	`£tBô_BF32
(
TBIT_TPSENSOR_ERROR
, &
tu¨egbôs
);

215 if(
Tu¨eg
.
Eº‹s
.
£ns‹_IAT_îr‹
)

217 
	`£tBô_BF32
(
TBIT_IATSENSOR_ERROR
, &
tu¨egbôs
);

220 if(
Tu¨eg
.
Eº‹s
.
£ns‹_CLT_îr‹
)

222 
	`£tBô_BF32
(
TBIT_CLTSENSOR_ERROR
, &
tu¨egbôs
);

225 if(
Tu¨eg
.
Eº‹s
.
£ns‹_VBAT_îr‹
)

227 
	`£tBô_BF32
(
TBIT_VBATSENSOR_ERROR
, &
tu¨egbôs
);

230 if(
Tu¨eg
.
Eº‹s
.
£ns‹_KNOCK_îr‹
)

232 
	`£tBô_BF32
(
TBIT_KNOCKSENSOR_ERROR
, &
tu¨egbôs
);

235 if(
Tu¨eg
.
Eº‹s
.
£ns‹_BARO_îr‹
)

237 
	`£tBô_BF32
(
TBIT_BAROSENSOR_ERROR
, &
tu¨egbôs
);

240 if(
Tu¨eg
.
Eº‹s
.
£ns‹_GEAR_îr‹
)

242 
	`£tBô_BF32
(
TBIT_GEARSENSOR_ERROR
, &
tu¨egbôs
);

245 if(
Tu¨eg
.
Eº‹s
.
£ns‹_MAP_îr‹
)

247 
	`£tBô_BF32
(
TBIT_MAPSENSOR_ERROR
, &
tu¨egbôs
);

250 if(
Tu¨eg
.
Eº‹s
.
£ns‹_CIS_îr‹
)

252 
	`£tBô_BF32
(
TBIT_CISENSOR_ERROR
, &
tu¨egbôs
);

257 if(
Tu¨eg
.
Runmode
 =
TMODE_CRANKING
)

259 
	`£tBô_BF32
(
TBIT_CRANKING_MODE
, &
tu¨egbôs
);

261 if(
Tu¨eg
.
Runmode
 =
TMODE_LIMP
)

263 
	`£tBô_BF32
(
TBIT_LIMP_MODE
, &
tu¨egbôs
);

265 if(
Tu¨eg
.
Runmode
 =
TMODE_SERVICE
)

267 
	`£tBô_BF32
(
TBIT_DIAG_MODE
, &
tu¨egbôs
);

272 if(
Tu¨eg
.
HÆt_sour˚
.
¸ash_£ns‹
)

274 
	`£tBô_BF32
(
TBIT_HSRC_CRASH
, &
tu¨egbôs
);

277 if(
Tu¨eg
.
HÆt_sour˚
.
run_swôch
)

279 
	`£tBô_BF32
(
TBIT_HSRC_RUN
, &
tu¨egbôs
);

282 if(
Tu¨eg
.
HÆt_sour˚
.
side°™d_£ns‹
)

284 
	`£tBô_BF32
(
TBIT_HSRC_SIDESTAND
, &
tu¨egbôs
);

289 if(
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô
)

291 
	`£tBô_BF32
(
TBIT_ACT_IGN_INH
, &
tu¨egbôs
);

294 if(
Tu¨eg
.
a˘‹s
.
fuñög_öhibô
)

296 
	`£tBô_BF32
(
TBIT_ACT_FUEL_INH
, &
tu¨egbôs
);

299 if(
Tu¨eg
.
a˘‹s
.
fuñ_pump
)

301 
	`£tBô_BF32
(
TBIT_ACT_FUEL_PUMP
, &
tu¨egbôs
);

304  
tu¨egbôs
;

305 
	}
}

311 
VU16
 
	$ts_ignôi⁄_bôs
()

313 
BF32
 
ignôi⁄bôs
 =0;

315 if(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
vÆid
)

317 
	`£tBô_BF32
(
IGNBIT_VALID
, &
ignôi⁄bôs
);

320 if(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
deÁu…_c⁄åﬁs
)

322 
	`£tBô_BF32
(
IGNBIT_DEFAULT_CTRL
, &
ignôi⁄bôs
);

325 if(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
¸™kög_c⁄åﬁs
)

327 
	`£tBô_BF32
(
IGNBIT_CRANKING_CTRL
, &
ignôi⁄bôs
);

330 if(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
dy«mic_c⁄åﬁs
)

332 
	`£tBô_BF32
(
IGNBIT_DYNAMIC
, &
ignôi⁄bôs
);

335 if(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
ªv_limôî
)

337 
	`£tBô_BF32
(
IGNBIT_REV_LIMITER
, &
ignôi⁄bôs
);

340 if(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
£quítül_mode
)

342 
	`£tBô_BF32
(
IGNBIT_SEQ_MODE
, &
ignôi⁄bôs
);

345 if(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
cﬁd_idÀ
)

347 
	`£tBô_BF32
(
IGNBIT_COLD_IDLE
, &
ignôi⁄bôs
);

350 if(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
adv™˚_m≠
)

352 
	`£tBô_BF32
(
IGNBIT_ADVANCE_MAP
, &
ignôi⁄bôs
);

355 if(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
adv™˚_çs
)

357 
	`£tBô_BF32
(
IGNBIT_ADVANCE_TPS
, &
ignôi⁄bôs
);

360  
ignôi⁄bôs
;

361 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio_outChannel.h

1 #i‚de‡
TUNERSTUDIO_OUTCHANNEL_H_INCLUDED


2 
	#TUNERSTUDIO_OUTCHANNEL_H_INCLUDED


	)

4 
	~"u¨t.h
"

11 
	mCOMMBIT_CALMOD_PERMISSION
,

12 
	mCOMMBIT_IGNMOD_PERMISSION
,

13 
	mCOMMBIT_DECMOD_PERMISSION
,

14 
	mCOMMBIT_BURN_PERMISSION
,

15 
	mCOMMBIT_COUNT


17 } 
	tcomm_bôs_t
;

27 
	mTBIT_DECODERCONFIG_ERROR
,

28 
	mTBIT_IGNITIONCONFIG_ERROR
,

29 
	mTBIT_SENSORCALIB_ERROR
,

30 
	mTBIT_TUAREGCONFIG_ERROR
,

32 
	mTBIT_O2SENSOR_ERROR
,

33 
	mTBIT_TPSENSOR_ERROR
,

34 
	mTBIT_IATSENSOR_ERROR
,

35 
	mTBIT_CLTSENSOR_ERROR
,

36 
	mTBIT_VBATSENSOR_ERROR
,

37 
	mTBIT_KNOCKSENSOR_ERROR
,

38 
	mTBIT_BAROSENSOR_ERROR
,

39 
	mTBIT_GEARSENSOR_ERROR
,

40 
	mTBIT_MAPSENSOR_ERROR
,

41 
	mTBIT_CISENSOR_ERROR
,

42 
	mTBIT_SPARE1_ERROR
,

45 
	mTBIT_CRANKING_MODE
,

46 
	mTBIT_LIMP_MODE
,

47 
	mTBIT_DIAG_MODE
,

50 
	mTBIT_HSRC_CRASH
,

51 
	mTBIT_HSRC_RUN
,

52 
	mTBIT_HSRC_SIDESTAND
,

55 
	mTBIT_ACT_IGN_INH
,

56 
	mTBIT_ACT_FUEL_INH
,

57 
	mTBIT_ACT_FUEL_PUMP
,

59 
	mTBIT_COUNT


61 } 
	ttu¨eg_bôs_t
;

69 
	mIGNBIT_VALID
,

70 
	mIGNBIT_DEFAULT_CTRL
,

71 
	mIGNBIT_CRANKING_CTRL
,

72 
	mIGNBIT_DYNAMIC
,

73 
	mIGNBIT_REV_LIMITER
,

74 
	mIGNBIT_SEQ_MODE
,

75 
	mIGNBIT_COLD_IDLE
,

76 
	mIGNBIT_ADVANCE_MAP
,

77 
	mIGNBIT_ADVANCE_TPS
,

78 
	mIGNBIT_COUNT


80 } 
	tignôi⁄_bôs_t
;

84 
	#TS_OCHBLOCKSIZE
 52

	)

87 
ts_£ndOuçutCh™√ls
(
USART_Ty≥Def
 * 
P‹t
);

89 
VU8
 
ts_comm_bôs
();

90 
VU32
 
ts_tu¨eg_bôs
();

91 
VU16
 
ts_ignôi⁄_bôs
();

	@/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio_service.c

1 
	~"°m32_libs/bo˘ok_ty≥s.h
"

2 
	~"Tu¨eg_ty≥s.h
"

4 
	~"u¨t.h
"

5 
	~"u¨t_¥ötf.h
"

6 
	~"c⁄vîsi⁄.h
"

8 
	~"Tu¨eg_c⁄sﬁe.h
"

9 
	~"Tu√rStudio.h
"

10 
	~"Tu√rStudio_outCh™√l.h
"

11 
	~"Tu√rStudio_£rvi˚.h
"

12 
	~"Tu¨eg_£rvi˚_fun˘i⁄s.h
"

14 
	~"èbÀ.h
"

16 
	~"decodî_c⁄fig.h
"

17 
	~"ignôi⁄_c⁄fig.h
"

18 
	~"£ns‹_ˇlibøti⁄.h
"

19 
	~"Tu¨eg.h
"

20 
	~"ì¥om.h
"

21 
	~"ì¥om_œyout.h
"

22 
	~"£ns‹s.h
"

23 
	~"debug_p‹t_mesßges.h
"

24 
	~"ba£_ˇlc.h
"

25 
	~"dügno°ics.h
"

26 
	~"bôfõlds.h
"

28 
	~"¥o˚ss_èbÀ.h
"

30 
	#TS_SERVICE_DEBUG


	)

33 
	$ts_debug_„©uªs
(
U32
 
FótuªID
)

35 
U8
 
u8_d©a
 =0;

36 
U32
 
d©a_1
 =0;

37 
U32
 
d©a_2
 =0;

39 
FótuªID
)

48 
	`¥öt
(
TS_PORT
, "EEprom data:\r\n");

50 
d©a_1
=0; d©a_1 < 
EEPROM_STORAGE_END
; data_1++)

52 
d©a_2

	`ì¥om_ªad_byã
(
d©a_1
, &
u8_d©a
);

54 if(
d©a_2
 != 0)

57 
	`¥öt
(
TS_PORT
, "ERROR!");

61 
	`UART_Tx
(
TS_PORT
, 
u8_d©a
);

64 
	`¥öt
(
TS_PORT
, "Transmission complete.\r\n");

72 
	`NVIC_Sy°emRe£t
();

79 
	}
}

83 
	$ts_debug_öfo
(
U32
 
InfoID
)

85 
InfoID
)

89 
	`¥öt_decodî_düg
(
TS_PORT
);

94 
	`¥öt_decodî_düg_Àgíd
(
TS_PORT
);

99 
	`˛i_show_decodî_öãrÁ˚
(
Tu¨eg
.
pDecodî
);

105 
	`¥öt_tu¨eg_düg
(
TS_PORT
);

110 
	`¥öt_tu¨eg_düg_Àgíd
(
TS_PORT
);

115 
	`¥öt_scheduÀr_düg
(
TS_PORT
);

120 
	`¥öt_scheduÀr_düg_Àgíd
(
TS_PORT
);

125 
	`¥öt_ignôi⁄_düg
(
TS_PORT
);

130 
	`¥öt_ignôi⁄_düg_Àgíd
(
TS_PORT
);

135 
	`˛i_show_ignôi⁄_c⁄åﬁs
(&(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
));

144 
	`˛i_show_¥o˚ss_d©a
(&(
Tu¨eg
.
¥o˚ss
));

153 
	`¥öt_¥o˚ss_èbÀ_Áncy
(
TS_PORT
);

161 
	`˛i_¥öt_£ns‹_d©a
(
TS_PORT
);

168 
	}
}

172 
	$˛i_show_¥o˚ss_d©a
(vﬁ©ûê
¥o˚ss_d©a_t
 * 
pImage
)

191 
	`¥öt
(
TS_PORT
, "\r\n\r\nprocess data image:\r\n");

193 
	`¥öt
(
TS_PORT
, "rpm: ");

194 
	`¥ötf_U
(
TS_PORT
, 
pImage
->
¸™k_Ωm
, 
NO_PAD
);

198 
	`¥öt
(
TS_PORT
, "\r\nMAP (kPa), BARO (kPa), TPS (deg), ddt_TPS, IAT (C), CLT (C), VBAT (V), O2 (AFR), Gear:\r\n");

200 
	`¥ötf_F32
(
TS_PORT
, 
pImage
->
MAP_kPa
);

201 
	`¥ötf_F32
(
TS_PORT
, 
pImage
->
B¨o_kPa
);

202 
	`¥ötf_F32
(
TS_PORT
, 
pImage
->
TPS_deg
);

203 
	`¥ötf_F32
(
TS_PORT
, 
pImage
->
ddt_TPS
);

204 
	`¥ötf_F32
(
TS_PORT
, 
pImage
->
IAT_K
 - 
cKñvö_off£t
);

205 
	`¥ötf_F32
(
TS_PORT
, 
pImage
->
CLT_K
 - 
cKñvö_off£t
);

206 
	`¥ötf_F32
(
TS_PORT
, 
pImage
->
VBAT_V
);

207 
	`¥ötf_F32
(
TS_PORT
, 
pImage
->
O2_AFR
);

208 
	`¥ötf_U
(
TS_PORT
, 
pImage
->
Gór
, 
NO_PAD
);

210 
	}
}

212 
	$˛i_show_ignôi⁄_c⁄åﬁs
(vﬁ©ûê
ignôi⁄_c⁄åﬁ_t
 * 
pTimög
)

214 
	`¥öt
(
TS_PORT
, "\r\n\r\nignition setup:");

216 
	`¥öt
(
TS_PORT
, "\r\nadvance (deg), baseÖos,Åiming (us): ");

217 
	`¥ötf_U
(
TS_PORT
, 
pTimög
->
ignôi⁄_adv™˚_deg
, 
NO_PAD
);

218 
	`¥ötf_¸kpos
(
TS_PORT
, 
pTimög
->
ignôi⁄_pos
);

219 
	`UART_Tx
(
TS_PORT
, ' ');

220 
	`¥ötf_U
(
TS_PORT
, 
pTimög
->
ignôi⁄_timög_us
, 
NO_PAD
);

222 
	`¥öt
(
TS_PORT
, "\r\ndwell baseÖos,Åiming seq, batch: ");

223 
	`¥ötf_¸kpos
(
TS_PORT
, 
pTimög
->
dwñl_pos
);

224 
	`UART_Tx
(
TS_PORT
, ' ');

225 
	`¥ötf_U
(
TS_PORT
, 
pTimög
->
dwñl_timög_£quítül_us
, 
NO_PAD
);

226 
	`¥ötf_U
(
TS_PORT
, 
pTimög
->
dwñl_timög_b©ch_us
, 
NO_PAD
);

228 
	`¥öt
(
TS_PORT
, "\r\ndwell duration seq, batch: ");

229 
	`¥ötf_U
(
TS_PORT
, 
pTimög
->
dwñl_£quítül_us
, 
NO_PAD
);

230 
	`¥ötf_U
(
TS_PORT
, 
pTimög
->
dwñl_b©ch_us
, 
NO_PAD
);

232 
	`¥öt
(
TS_PORT
, "\r\nstate: valid default cranking dynÑev_limit seq_mode cold_idleá_mapá_tps: ");

234 
	`UART_Tx
(
TS_PORT
, (
pTimög
->
°©e
.
vÆid
? '1' :'0'));

235 
	`UART_Tx
(
TS_PORT
, '-');

236 
	`UART_Tx
(
TS_PORT
, (
pTimög
->
°©e
.
deÁu…_c⁄åﬁs
? '1' :'0'));

237 
	`UART_Tx
(
TS_PORT
, '-');

238 
	`UART_Tx
(
TS_PORT
, (
pTimög
->
°©e
.
¸™kög_c⁄åﬁs
? '1' :'0'));

239 
	`UART_Tx
(
TS_PORT
, '-');

240 
	`UART_Tx
(
TS_PORT
, (
pTimög
->
°©e
.
dy«mic_c⁄åﬁs
? '1' :'0'));

241 
	`UART_Tx
(
TS_PORT
, '-');

242 
	`UART_Tx
(
TS_PORT
, (
pTimög
->
°©e
.
ªv_limôî
? '1' :'0'));

243 
	`UART_Tx
(
TS_PORT
, '-');

244 
	`UART_Tx
(
TS_PORT
, (
pTimög
->
°©e
.
£quítül_mode
? '1' :'0'));

245 
	`UART_Tx
(
TS_PORT
, '-');

246 
	`UART_Tx
(
TS_PORT
, (
pTimög
->
°©e
.
cﬁd_idÀ
? '1' :'0'));

247 
	`UART_Tx
(
TS_PORT
, '-');

248 
	`UART_Tx
(
TS_PORT
, (
pTimög
->
°©e
.
adv™˚_m≠
? '1' :'0'));

249 
	`UART_Tx
(
TS_PORT
, '-');

250 
	`UART_Tx
(
TS_PORT
, (
pTimög
->
°©e
.
adv™˚_çs
? '1' :'0'));

252 
	}
}

255 
	$˛i_show_decodî_öãrÁ˚
(vﬁ©ûê
Tu¨eg_decodî_t
 * 
pI¡îÁ˚
)

257 
	`¥öt
(
TS_PORT
, "\r\n\r\ndecoder interface:");

259 
	`¥öt
(
TS_PORT
, "\r\ncrankÖosition: ");

260 
	`¥ötf_¸kpos
(
TS_PORT
, 
pI¡îÁ˚
->
¸™k_posôi⁄
);

262 
	`¥öt
(
TS_PORT
, "\r\nphase: ");

263 
	`¥ötf_pha£
(
TS_PORT
, 
pI¡îÁ˚
->
pha£
);

265 
	`¥öt
(
TS_PORT
, "\r\ncrankÖeriod (us): ");

266 
	`¥ötf_U
(
TS_PORT
, 
pI¡îÁ˚
->
¸™k_≥riod_us
, 
NO_PAD
);

268 
	`¥öt
(
TS_PORT
, "\r\ncrankÑpm: ");

269 
	`¥ötf_U
(
TS_PORT
, 
pI¡îÁ˚
->
¸™k_Ωm
, 
NO_PAD
);

271 
	`¥öt
(
TS_PORT
, "\r\ncrankácceleration: ");

272 
	`¥ötf_F32
(
TS_PORT
, 
pI¡îÁ˚
->
¸™k_ac˚Àøti⁄
);

274 
	`¥öt
(
TS_PORT
, "\r\nstate:Öos_validÖhase_validÖeriod_validÑpm_validáccel_validÅimeout: ");

275 
	`UART_Tx
(
TS_PORT
, (
pI¡îÁ˚
->
ouçuts
.
posôi⁄_vÆid
? '1' :'0'));

276 
	`UART_Tx
(
TS_PORT
, '-');

277 
	`UART_Tx
(
TS_PORT
, (
pI¡îÁ˚
->
ouçuts
.
pha£_vÆid
? '1' :'0'));

278 
	`UART_Tx
(
TS_PORT
, '-');

279 
	`UART_Tx
(
TS_PORT
, (
pI¡îÁ˚
->
ouçuts
.
≥riod_vÆid
? '1' :'0'));

280 
	`UART_Tx
(
TS_PORT
, '-');

281 
	`UART_Tx
(
TS_PORT
, (
pI¡îÁ˚
->
ouçuts
.
Ωm_vÆid
? '1' :'0'));

282 
	`UART_Tx
(
TS_PORT
, '-');

283 
	`UART_Tx
(
TS_PORT
, (
pI¡îÁ˚
->
ouçuts
.
ac˚l_vÆid
? '1' :'0'));

284 
	`UART_Tx
(
TS_PORT
, '-');

285 
	`UART_Tx
(
TS_PORT
, (
pI¡îÁ˚
->
ouçuts
.
timeout
? '1' :'0'));

288 
	}
}

291 
	$˛i_¥öt_£ns‹_d©a
(
USART_Ty≥Def
 * 
P‹t
)

294 
U32
 
£ns‹
;

296 
	`¥öt
(
P‹t
, "\r\nO2 TPS IAT CLT VBAT KNOCK BARO GEAR MAP\r\n");

298 
£ns‹
=0; sís‹ < 
ASENSOR_COUNT
; sensor++)

300 if(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
£ns‹
))

302 
	`¥ötf_F32
(
P‹t
, 
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
£ns‹
]);

306 
	`¥öt
(
P‹t
, " - ");

310 
	`¥öt
(
P‹t
, "\r\n(raw:)\r\n");

312 
£ns‹
=0; sís‹ < 
ASENSOR_COUNT
; sensor++)

314 if(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
£ns‹
))

316 
	`¥ötf_U
(
P‹t
, 
Tu¨eg
.
pSís‹s
->
a£ns‹s_øw
[
£ns‹
], 
PAD_5
);

320 
	`¥öt
(
P‹t
, " - ");

325 
	`¥öt
(
P‹t
, "\r\n");

326 
	`¥öt
(
P‹t
, "\r\nDIGITAL: SPARE2 NEUTRAL RUN CRASH DEBUG\r\n");

328 
£ns‹
=0; sís‹ < 
DSENSOR_COUNT
; sensor++)

330 if(
Tu¨eg
.
pSís‹s
->
d£ns‹s
 & (1<< 
£ns‹
))

332 
	`UART_Tx
(
P‹t
, '1');

336 
	`UART_Tx
(
P‹t
, '0');

339 
	`UART_Tx
(
P‹t
, ' ');

342 
	}
}

345 
	$ªque°_£rvi˚_mode
()

349 if((
Tu¨eg
.
Runmode
 !
TMODE_HALT
Ë|| (Tu¨eg.
pDecodî
->
ouçuts
.
timeout
 =
Ál£
))

354 
	`Tu¨eg_£t_Runmode
(
TMODE_SERVICE
);

355 
	}
}

358 
	$ªque°_£rvi˚_a˘iv©i⁄
(
U32
 
A˘‹
, U32 
On
, U32 
Off
, U32 
End
)

361 if(
Tu¨eg
.
Runmode
 !
TMODE_SERVICE
)

366 
A˘‹
)

369 
SACT_FUEL_PUMP
:

371 
	`a˘iv©e_fuñ_pump
(
End
);

374 
SACT_COIL_1
:

376 
	`a˘iv©e_coû1
(
On
, 
Off
, 
End
);

379 
SACT_COIL_2
:

381 
	`a˘iv©e_coû2
(
On
, 
Off
, 
End
);

384 
SACT_INJECTOR_1
:

386 
	`a˘iv©e_öje˘‹1
(
On
, 
Off
, 
End
);

389 
SACT_INJECTOR_2
:

391 
	`a˘iv©e_öje˘‹2
(
On
, 
Off
, 
End
);

398 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio_service.h

1 #i‚de‡
TUNERSTUDIO_SERVICE_H_INCLUDED


2 
	#TUNERSTUDIO_SERVICE_H_INCLUDED


	)

4 
	~"Tu¨eg_¥o˚ss_d©a.h
"

5 
	~"decodî_logic.h
"

10 
	mSACT_NONE
,

12 
	mSACT_FUEL_PUMP
,

13 
	mSACT_COIL_1
,

14 
	mSACT_COIL_2
,

15 
	mSACT_INJECTOR_1
,

16 
	mSACT_INJECTOR_2
,

18 
	mSACT_COUNT


22 } 
	t£rvi˚_a˘‹_t
;

26 
ts_debug_„©uªs
(
U32
 
FótuªID
);

27 
ts_debug_öfo
(
U32
 
InfoID
);

29 
˛i_show_¥o˚ss_d©a
(vﬁ©ûê
¥o˚ss_d©a_t
 * 
pImage
);

30 
˛i_show_ignôi⁄_c⁄åﬁs
(vﬁ©ûê
ignôi⁄_c⁄åﬁ_t
 * 
pTimög
);

31 
˛i_show_decodî_öãrÁ˚
(vﬁ©ûê
Tu¨eg_decodî_t
 * 
pI¡îÁ˚
);

32 
˛i_¥öt_£ns‹_d©a
(
USART_Ty≥Def
 * 
P‹t
);

34 
ªque°_£rvi˚_mode
();

35 
ªque°_£rvi˚_a˘iv©i⁄
(
U32
 
A˘‹
, U32 
On
, U32 
Off
, U32 
End
);

	@/home/oli/tenere/efi/Tuareg_sw/src/com/serial_monitor.c

2 #ifde‡
SERIAL_MONITOR


3 vﬁ©ûê
ˇ±uª_t
 
	gM⁄ô‹_buf„r
[
MONITOR_BUFFER_SIZE
];

4 
VU32
 
	gmrx_±r
, 
	gmrd_±r
;

14 #ifde‡
SERIAL_MONITOR


15 
	$m⁄ô‹_log
(
D©a
, 
ˇ±uª_dúe˘i⁄_t
 
Dúe˘i⁄
)

23 if–((
mrx_±r
 >
mrd_±r
Ë&& (mrx_±∏!
MONITOR_BUFFER_SIZE
 -1)) || ((mrx_ptr == MONITOR_BUFFER_SIZE -1) && (mrd_ptr > 0)) || (mrx_ptr < mrd_ptr -1) )

28 
M⁄ô‹_buf„r
[
mrx_±r
].
d©a

D©a
;

29 
M⁄ô‹_buf„r
[
mrx_±r
].
dúe˘i⁄

Dúe˘i⁄
;

30 
M⁄ô‹_buf„r
[
mrx_±r
].
time°amp

sy°em_time
;

32 
mrx_±r
++;

34 if(
mrx_±r
 =
MONITOR_BUFFER_SIZE
)

36 
mrx_±r
 =0;

39 
	}
}

45 
U32
 
	$m⁄ô‹_avaûabÀ
()

47 if(
mrx_±r
 > 
mrd_±r
)

49  
mrx_±r
 - 
mrd_±r
;

51 i‡(
mrx_±r
 < 
mrd_±r
)

53  (
MONITOR_BUFFER_SIZE
 -
mrd_±r
 + 
mrx_±r
);

59 
	}
}

65 
	$m⁄ô‹_¥öt
()

67 
U8
 
buf„ªd_d©a
;

69 if(
mrd_±r
 !
mrx_±r
)

72 if(
M⁄ô‹_buf„r
[
mrd_±r
].
dúe˘i⁄
 =
DIRECTION_IN
)

74 
	`UART1_Síd
("\r \n IN: ");

78 
	`UART1_Síd
("\r \n \t OUT: ");

82 
	`UART1_Pröt_U32
(
M⁄ô‹_buf„r
[
mrd_±r
].
time°amp
);

83 
	`UART1_Síd
(": ");

86 
buf„ªd_d©a

M⁄ô‹_buf„r
[
mrd_±r
].
d©a
;

88 if((
buf„ªd_d©a
 > 31) && (buffered_data < 127))

91 
	`UART1_Tx
(
buf„ªd_d©a
);

95 
buf„ªd_d©a
)

98 
	`UART1_Tx
('C');

99 
	`UART1_Tx
('R');

103 
	`UART1_Tx
('N');

104 
	`UART1_Tx
('L');

108 
	`UART1_Pröt_U8Hex_√w
(
buf„ªd_d©a
);

118 
mrd_±r
++;

120 if(
mrd_±r
 =
MONITOR_BUFFER_SIZE
)

122 
mrd_±r
 =0;

126 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/com/serial_monitor.h

1 #i‚de‡
SERIAL_MONITOR_H_INCLUDED


2 
	#SERIAL_MONITOR_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

12 #ifde‡
SERIAL_MONITOR


15 
	mDIRECTION_IN
,

16 
	mDIRECTION_OUT


18 } 
	tˇ±uª_dúe˘i⁄_t
 ;

21 
	s_ˇ±uª_t
 {

23 
U32
 
	mtime°amp
;

24 
ˇ±uª_dúe˘i⁄_t
 
	mdúe˘i⁄
;

25 
U8
 
	md©a
;

27 } 
	tˇ±uª_t
 ;

29 
	#MONITOR_BUFFER_SIZE
 500

	)

34 #ifde‡
SERIAL_MONITOR


35 
m⁄ô‹_log
(
D©a
, 
ˇ±uª_dúe˘i⁄_t
 
Dúe˘i⁄
);

36 
U32
 
m⁄ô‹_avaûabÀ
();

37 
m⁄ô‹_¥öt
();

	@/home/oli/tenere/efi/Tuareg_sw/src/com/uart.c

1 
	~<°döt.h
>

2 
	~<°dlib.h
>

3 
	~<°rög.h
>

6 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

7 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

8 
	~"°m32_libs/bo˘ok_ty≥s.h
"

9 
	~"u¨t.h
"

10 
	~"u¨t_¥ötf.h
"

12 
	~"sy°ick_timî.h
"

13 
	~"c⁄vîsi⁄.h
"

20 
VU8
 
	gTS_Rx_Buf„r_d©a
[
TS_RX_BUFFER_SIZE
];

23 vﬁ©ûê
£rül_buf„r_t
 
	gTS_Rx_Buf„r
= {

25 .
buf„r

TS_Rx_Buf„r_d©a
,

26 .
	gÀngth

TS_RX_BUFFER_SIZE
,

27 .
	ghód
 =0,

28 .
	gèû
 =0,

29 .
	gavaûabÀ
 =0

45 
VU32
 
	gTS_ch¨_cou¡
 =0;

52 
	$UART_TS_PORT_Inô
()

54 
USART_InôTy≥Def
 
ußπ_c⁄f
;

56 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOAEN
;

57 
RCC
->
APB2ENR
 |
RCC_APB2ENR_USART1EN
;

60 
	`GPIO_c⁄figuª
(
GPIOA
, 9, 
GPIO_MODE_AF
, 
GPIO_OUT_PP
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_NONE
);

61 
	`GPIO_c⁄figuª
(
GPIOA
, 10, 
GPIO_MODE_AF
, 
GPIO_OUT_OD
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_DOWN
);

64 
	`GPIO_SëAF
(
GPIOA
, 9, 7);

65 
	`GPIO_SëAF
(
GPIOA
, 10, 7);

71 
ußπ_c⁄f
.
USART_BaudR©e
 = 115200;

72 
ußπ_c⁄f
.
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

73 
ußπ_c⁄f
.
USART_St›Bôs
 = 
USART_St›Bôs_1
;

74 
ußπ_c⁄f
.
USART_P¨ôy
 = 
USART_P¨ôy_No
 ;

75 
ußπ_c⁄f
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

76 
ußπ_c⁄f
.
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

79 
	`USART_Inô
(
USART1
, &
ußπ_c⁄f
);

80 
	`USART_ITC⁄fig
(
USART1
, 
USART_IT_RXNE
, 
ENABLE
);

81 
	`USART_Cmd
(
USART1
, 
ENABLE
);

84 
	`NVIC_SëPri‹ôy
(
USART1_IRQn
, 14UL);

85 
	`NVIC_E«bÀIRQ
(
USART1_IRQn
);

87 #ifde‡
SERIAL_MONITOR


89 
mrx_±r
 =0;

90 
mrd_±r
 =0;

93 
TS_ch¨_cou¡
 =0;

94 
	}
}

100 
	$UART_DEBUG_PORT_Inô
()

102 
USART_InôTy≥Def
 
ußπ_c⁄f
;

104 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOAEN
;

105 
RCC
->
APB2ENR
 |
RCC_APB2ENR_USART6EN
;

108 
	`GPIO_c⁄figuª
(
GPIOA
, 11, 
GPIO_MODE_AF
, 
GPIO_OUT_PP
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_NONE
);

111 
	`GPIO_SëAF
(
GPIOA
, 11, 8);

117 
ußπ_c⁄f
.
USART_BaudR©e
 = 115200;

118 
ußπ_c⁄f
.
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

119 
ußπ_c⁄f
.
USART_St›Bôs
 = 
USART_St›Bôs_1
;

120 
ußπ_c⁄f
.
USART_P¨ôy
 = 
USART_P¨ôy_No
 ;

121 
ußπ_c⁄f
.
USART_Mode
 = 
USART_Mode_Tx
;

122 
ußπ_c⁄f
.
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

125 
	`USART_Inô
(
USART6
, &
ußπ_c⁄f
);

126 
	`USART_Cmd
(
USART6
, 
ENABLE
);

127 
	}
}

134 
	$UART_Tx
(
USART_Ty≥Def
 * 
P‹t
, 
msg
)

136 #ifde‡
SERIAL_MONITOR


140 
	`UART_nﬁi°í
();

141 
	`m⁄ô‹_log
(
msg
, 
DIRECTION_OUT
);

145  !(
P‹t
->
SR
 & 
USART_FLAG_TXE
) )

149 
P‹t
->
DR

msg
;

151 #ifde‡
SERIAL_MONITOR


152 
	`UART_li°í
();

155 if(
P‹t
 =
TS_PORT
)

157 
TS_ch¨_cou¡
++;

159 
	}
}

163 
	$UART_Tx_n
(
USART_Ty≥Def
 * 
P‹t
, 
Mesßge
, 
U32
 
Times
)

165 
U32
 
i
;

167 
i
=0; i < 
Times
; i++)

169 
	`UART_Tx
(
P‹t
, 
Mesßge
);

171 
	}
}

174 
	$UART_TS_PORT_NEXT_LINE
()

176 
	`UART_Tx
(
TS_PORT
, '\r');

177 
	`UART_Tx
(
TS_PORT
, '\n');

179 
TS_ch¨_cou¡
 =0;

180 
	}
}

182 
	$UART_TS_PORT_ª£t_ch¨_cou¡
()

184 
TS_ch¨_cou¡
 =0;

185 
	}
}

188 
VU32
 
	$UART_TS_PORT_gë_ch¨_cou¡
()

190  
TS_ch¨_cou¡
;

191 
	}
}

196 
	$UART_li°í
(
USART_Ty≥Def
 * 
P‹t
)

199 
	`USART_ITC⁄fig
(
P‹t
, 
USART_IT_RXNE
, 
ENABLE
);

200 
	}
}

203 
	$UART_nﬁi°í
(
USART_Ty≥Def
 * 
P‹t
)

206 
	`USART_ITC⁄fig
(
P‹t
, 
USART_IT_RXNE
, 
DISABLE
);

207 
	}
}

215 
U32
 
	$UART_avaûabÀ
()

217  
TS_Rx_Buf„r
.
avaûabÀ
;

218 
	}
}

220 
U32
 
	$UART_gëRX
()

222 
U8
 
d©a
;

223 
	`£rül_buf„r_puŒ
(&
TS_Rx_Buf„r
, &
d©a
);

224  
d©a
;

225 
	}
}

280 
U32
 
	$£rül_buf„r_push
(vﬁ©ûê
£rül_buf„r_t
 * 
buf„r
, 
VU8
 
d©a_ö
)

282 
U32
 
√xt
;

292 
√xt

buf„r
->
hód
 +1;

294 if(
√xt
 >
buf„r
->
Àngth
)

296 
√xt
 =0;

299 if(
√xt
 =
buf„r
->
èû
)

305  
BUFFER_PUSH_ERROR_FULL
;

308 
buf„r
->buf„r[buf„r->
hód
]
d©a_ö
;

309 
buf„r
->
hód

√xt
;

311 
buf„r
->
avaûabÀ
++;

313 #ifde‡
UART_PUSH_DEBUG


315 if(
d©a_ö
 != 'A')

317 
	`¥öt
(
DEBUG_PORT
, "\r\n+");

318 
	`Pröt_U8Hex
(
DEBUG_PORT
, 
d©a_ö
);

320 if(
d©a_ö
 >= 0x20)

322 
	`UART_Tx
(
DEBUG_PORT
, 0x60);

323 
	`UART_Tx
(
DEBUG_PORT
, 
d©a_ö
);

324 
	`UART_Tx
(
DEBUG_PORT
, 0x60);

327 
	`UART_Tx
(
DEBUG_PORT
, ' ');

328 
	`UART_Tx
(
DEBUG_PORT
, 0x28);

329 
	`¥ötf_U8
(
DEBUG_PORT
, 
d©a_ö
);

330 
	`UART_Tx
(
DEBUG_PORT
, 0x29);

338  
BUFFER_PUSH_SUCCESS
;

340 
	}
}

343 
U32
 
	$£rül_buf„r_puŒ
(vﬁ©ûê
£rül_buf„r_t
 * 
buf„r
, 
VU8
 * 
d©a_out
)

345 
U32
 
√xt
;

358 if(
buf„r
->
hód
 =buf„r->
èû
)

363  
BUFFER_PULL_ERROR_EMPTY
;

366 
√xt

buf„r
->
èû
 +1;

368 if(
√xt
 >
buf„r
->
Àngth
)

370 
√xt
 =0;

373 #ifde‡
UART_DEBUG


375 
	`UART_Tx
(
DEBUG_PORT
, '-');

376 
	`UART_Tx
(
DEBUG_PORT
, 
buf„r
->buf„r[buf„r->
èû
]);

380 *
d©a_out

buf„r
->buf„r[buf„r->
èû
];

381 
buf„r
->
èû

√xt
;

383 
buf„r
->
avaûabÀ
--;

385  
BUFFER_PULL_SUCCESS
;

388 
	}
}

415 
	$UART_£nd_d©a
(
USART_Ty≥Def
 * 
pP‹t
, vﬁ©ûê
U8
 * c⁄° 
pD©a
, 
U32
 
Lígth
)

417 
U32
 
i
;

418 
U8
 
msg
;

420 #ifde‡
UART_SEND_DEBUG


422 
	`¥öt
(
DEBUG_PORT
, "\r\nsendingÜ:");

423 
	`¥ötf_U
(
DEBUG_PORT
, 
Lígth
, 
NO_PAD
 | 
NO_TRAIL
);

426 
i
=0; i < 
Lígth
; i++)

428 
msg
*(
pD©a
 + 
i
);

430 #ifde‡
UART_SEND_DEBUG


432 
	`¥öt
(
DEBUG_PORT
, "\r\n");

433 
	`¥ötf_U
(
DEBUG_PORT
, 
i
, 
NO_PAD
);

434 
	`¥öt
(
DEBUG_PORT
, ": ");

435 
	`Pröt_U8Hex
(
DEBUG_PORT
, 
msg
);

438 
	`UART_Tx
(
pP‹t
, 
msg
);

440 
	}
}

447 
	$USART1_IRQH™dÀr
()

449 
VU8
 
d©a_ö
;

452 if(
USART1
->
SR
 & 
USART_SR_RXNE
)

455 
USART1
->
SR
~
USART_SR_RXNE
 ;

457 
d©a_ö
(Ë
	`USART_Re˚iveD©a
(
USART1
);

460 
	`£rül_buf„r_push
(&
TS_Rx_Buf„r
, 
d©a_ö
);

462 #ifde‡
SERIAL_MONITOR


466 
	`m⁄ô‹_log
(
d©a_ö
, 
DIRECTION_IN
);

470 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/com/uart.h

1 #i‚de‡
UART_H_INCLUDED


2 
	#UART_H_INCLUDED


	)

4 
	~"../°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"../°m32_libs/bo˘ok_ty≥s.h
"

8 
	#TS_PORT
 
USART1


	)

9 
	#DEBUG_PORT
 
USART6


	)

11 
	#TS_RX_BUFFER_SIZE
 64

	)

19 
	#SERIAL_BUFFER_THRESHOLD
 (
TS_RX_BUFFER_SIZE
 / 2)

	)

22 
	#BUFFER_PULL_SUCCESS
 0x00

	)

23 
	#BUFFER_PULL_ERROR_SEMAPHOR
 0x01

	)

24 
	#BUFFER_PULL_ERROR_EMPTY
 0x02

	)

25 
	#BUFFER_PUSH_ERROR_SEMAPHOR
 0x03

	)

26 
	#BUFFER_PUSH_ERROR_FULL
 0x04

	)

27 
	#BUFFER_PUSH_SUCCESS
 0x00

	)

30 
	s_£rül_buf„r_t
 {

32 
VU8
 * c⁄° 
	mbuf„r
;

33 c⁄° 
uöt32_t
 
	mÀngth
;

34 
VU32
 
	mhód
;

35 
VU32
 
	mèû
;

36 
VU32
 
	mavaûabÀ
;

38 } 
	t£rül_buf„r_t
 ;

42 
U32
 
£rül_buf„r_push
(vﬁ©ûê
£rül_buf„r_t
 * 
buf„r
, 
VU8
 
d©a_ö
);

43 
U32
 
£rül_buf„r_avaûabÀ
(vﬁ©ûê
£rül_buf„r_t
 * 
buf„r
);

44 
U32
 
£rül_buf„r_puŒ
(vﬁ©ûê
£rül_buf„r_t
 * 
buf„r
, 
VU8
 * 
d©a_out
);

45 
gë_£rül_buf„r_ac˚ss
(vﬁ©ûê
£rül_buf„r_t
 * 
buf„r
);

46 
‰ì_£rül_buf„r_ac˚ss
(vﬁ©ûê
£rül_buf„r_t
 * 
buf„r
);

47 
£rül_buf„r_ª£t
(vﬁ©ûê
£rül_buf„r_t
 * 
buf„r
);

50 
U32
 
UART_å™smô
(
USART_Ty≥Def
 * 
P‹t
, 
d©a
);

51 
U32
 
UART_wrôe
(
USART_Ty≥Def
 * 
P‹t
, * 
msg
);

54 
UART_TS_PORT_Inô
();

55 
UART_DEBUG_PORT_Inô
();

58 
UART_Tx
(
USART_Ty≥Def
 * 
P‹t
, 
msg
);

59 
UART_Tx_n
(
USART_Ty≥Def
 * 
P‹t
, 
Mesßge
, 
U32
 
Times
);

62 
U32
 
UART_gëRX
();

63 
U32
 
UART_avaûabÀ
();

67 
UART_£nd_d©a
(
USART_Ty≥Def
 * 
pP‹t
, vﬁ©ûê
U8
 * c⁄° 
pD©a
, 
U32
 
Lígth
);

73 
UART_TS_PORT_ª£t_ch¨_cou¡
();

74 
VU32
 
UART_TS_PORT_gë_ch¨_cou¡
();

75 
UART_TS_PORT_NEXT_LINE
();

	@/home/oli/tenere/efi/Tuareg_sw/src/com/uart_printf.c

3 
	~"°m32_libs/bo˘ok_ty≥s.h
"

4 
	~"c⁄vîsi⁄.h
"

5 
	~"u¨t.h
"

6 
	~"u¨t_¥ötf.h
"

7 
	~"bôfõlds.h
"

9 c⁄° 
	g¥ötf_hex_digôs
[]= "0123456789ABCDEF";

12 
	$¥ötf_S
(
USART_Ty≥Def
 * 
P‹t
, 
S32
 
VÆue
, 
BF32
 
F‹m©
)

14 if(
VÆue
 < 0)

16 
	`UART_Tx
(
P‹t
, '-');

17 
VÆue
= -Value;

20 
	`¥ötf_U
(
P‹t
, 
VÆue
, 
F‹m©
);

21 
	}
}

27 
	$¥ötf_U
(
USART_Ty≥Def
 * 
P‹t
, 
U32
 
VÆue
, 
BF32
 
F‹m©
)

29 
U32
 
numbî
, 
∂a˚
;

30 
U32
 
mö_∂a˚
 =9;

31 
U8
 
ªsu…
[10], 
decimÆ
;

32 
boﬁ
 
Àad_zîo

åue
;

40 
numbî
=0; 
VÆue
 > 999999999;Çumber++)

42 
VÆue
 -= 1000000000;

45 
ªsu…
[0]
numbî
;

48 
numbî
=0; 
VÆue
 > 99999999;Çumber++)

50 
VÆue
 -= 100000000;

53 
ªsu…
[1]
numbî
;

56 
numbî
=0; 
VÆue
 > 9999999;Çumber++)

58 
VÆue
 -= 10000000;

61 
ªsu…
[2]
numbî
;

64 
numbî
=0; 
VÆue
 > 999999;Çumber++)

66 
VÆue
 -= 1000000;

69 
ªsu…
[3]
numbî
;

72 
numbî
=0; 
VÆue
 > 99999;Çumber++)

74 
VÆue
 -= 100000;

77 
ªsu…
[4]
numbî
;

80 
numbî
=0; 
VÆue
 > 9999;Çumber++)

82 
VÆue
 -= 10000;

85 
ªsu…
[5]
numbî
;

88 
numbî
=0; 
VÆue
 > 999;Çumber++)

90 
VÆue
 -= 1000;

93 
ªsu…
[6]
numbî
;

96 
numbî
=0; 
VÆue
 > 99;Çumber++)

98 
VÆue
 -= 100;

101 
ªsu…
[7]
numbî
;

104 
numbî
=0; 
VÆue
 > 9;Çumber++)

106 
VÆue
 -= 10;

109 
ªsu…
[8]
numbî
;

112 
ªsu…
[9]
VÆue
;

119 if–
F‹m©
 & 
PAD_10
)

121 
mö_∂a˚
 =0;

123 i‡(
F‹m©
 & 
PAD_5
)

125 
mö_∂a˚
 =5;

127 i‡(
F‹m©
 & 
PAD_4
)

129 
mö_∂a˚
 =6;

131 i‡(
F‹m©
 & 
PAD_3
)

133 
mö_∂a˚
 =7;

135 i‡(
F‹m©
 & 
PAD_2
)

137 
mö_∂a˚
 =8;

143 
∂a˚
=0;Ölace < 10;Ölace++)

145 
decimÆ

ªsu…
[
∂a˚
];

148 if((
decimÆ
Ë|| (
Àad_zîo
 =
Ál£
Ë|| (
∂a˚
 == 9))

151 
	`UART_Tx
(
P‹t
, 
decimÆ
 + 0x30);

154 
Àad_zîo

Ál£
;

156 if((
Àad_zîo
Ë&& (
∂a˚
 >
mö_∂a˚
))

159 
	`UART_Tx
(
P‹t
, ' ');

164 if–!(
F‹m©
 & 
NO_TRAIL
))

167 
	`UART_Tx
(
P‹t
, ' ');

170 
	}
}

173 
	#PRINTF32_BUFLEN
 10

	)

180 
	$¥ötf_F32
(
USART_Ty≥Def
 * 
P‹t
, 
F32
 
VÆue
)

182 
U8
 
ªsu…
[
PRINTF32_BUFLEN
];

183 
S32
 
dVÆ
, 
dec
;

184 
U32
 
i
;

186 if(
VÆue
 < 0.0)

189 
VÆue
 -= 0.005;

191 
dVÆ
 = -
VÆue
;

196 
VÆue
 += 0.005;

198 
dVÆ
 = 
VÆue
;

202 
dec
 = (
S32
)(
VÆue
 * 100) % 100;

204 
ªsu…
[0] = (
dec
 % 10) + '0';

205 
ªsu…
[1] = (
dec
 / 10) + '0';

206 
ªsu…
[2] = '.';

209 
i
 = 3;

211 if(
dVÆ
 == 0)

214 
ªsu…
[
i
] = '0';

219 (
dVÆ
 > 0Ë&& (
i
 < 
PRINTF32_BUFLEN
))

221 
ªsu…
[
i
] = (
dVÆ
 % 10) + '0';

222 
dVÆ
 /= 10;

223 
i
++;

227 
i
--;

232 if(
VÆue
 < 0.0)

235 
	`UART_Tx
(
P‹t
, '-');

238 
i
 > 0)

240 
	`UART_Tx
(
P‹t
, 
ªsu…
[
i
]);

241 
i
--;

245 
	`UART_Tx
(
P‹t
, 
ªsu…
[0]);

248 
	`UART_Tx
(
P‹t
, ' ');

249 
	}
}

253 
ölöe
 
	$¥ötf_nib
(
USART_Ty≥Def
 * 
P‹t
, 
U32
 
VÆue
)

256 
	`UART_Tx
(
P‹t
, 
¥ötf_hex_digôs
[
VÆue
 & 0x0f]);

257 
	}
}

259 
	$¥ötf_U8hex_√w
(
USART_Ty≥Def
 * 
P‹t
, 
U8
 
vÆue
)

261 
	`¥öt
(
P‹t
, "0x");

264 
	`¥ötf_nib
(
P‹t
, (
vÆue
 >> 4));

267 
	`¥ötf_nib
(
P‹t
, 
vÆue
);

270 
	`UART_Tx
(
P‹t
, ' ');

271 
	}
}

274 
	$Pröt_U8Hex
(
USART_Ty≥Def
 * 
P‹t
, 
U8
 
vÆue
)

276 
	`¥öt
(
P‹t
, "0x");

279 
	`UART_Tx
(
P‹t
, 
¥ötf_hex_digôs
[(
vÆue
 >> 4) & 0x0f] );

282 
	`UART_Tx
(
P‹t
, 
¥ötf_hex_digôs
[(
vÆue
) & 0x0f] );

285 
	`UART_Tx
(
P‹t
, ' ');

286 
	}
}

289 
	$¥ötf_U32hex
(
USART_Ty≥Def
 * 
P‹t
, 
U32
 
vÆue
)

291 
U32
 
i
;

293 
	`¥öt
(
P‹t
, "0x");

295 
i
=0; i<8; i++)

297 
	`¥ötf_nib
(
P‹t
, (
vÆue
 >> (28 - 4*
i
)) );

301 
	`UART_Tx
(
P‹t
, ' ');

302 
	}
}

305 
	$¥ötf_¸kpos
(
USART_Ty≥Def
 * 
P‹t
, 
¸™k_posôi⁄_t
 
Posôi⁄
)

307 
Posôi⁄
)

309 
CRK_POSITION_A1
:

310 
	`¥öt
(
P‹t
, "A1");

312 
CRK_POSITION_A2
:

313 
	`¥öt
(
P‹t
, "A2");

315 
CRK_POSITION_B1
:

316 
	`¥öt
(
P‹t
, "B1");

318 
CRK_POSITION_B2
:

319 
	`¥öt
(
P‹t
, "B2");

321 
CRK_POSITION_C1
:

322 
	`¥öt
(
P‹t
, "C1");

324 
CRK_POSITION_C2
:

325 
	`¥öt
(
P‹t
, "C2");

327 
CRK_POSITION_D1
:

328 
	`¥öt
(
P‹t
, "D1");

330 
CRK_POSITION_D2
:

331 
	`¥öt
(
P‹t
, "D2");

334 
	`¥öt
(
P‹t
, "XX");

340 
	}
}

342 
	$¥ötf_pha£
(
USART_Ty≥Def
 * 
P‹t
, 
ígöe_pha£_t
 
Pha£
)

344 
Pha£
)

346 
PHASE_CYL1_COMP
:

347 
	`¥öt
(
P‹t
, "COMP");

350 
PHASE_CYL1_EX
:

351 
	`¥öt
(
P‹t
, "EX");

355 
	`¥öt
(
P‹t
, "XX");

360 
	`UART_Tx
(
P‹t
, ' ');

361 
	}
}

364 
	$¥ötf_decodî_£nsög
(
USART_Ty≥Def
 * 
P‹t
, 
decodî_£nsög_t
 
Sísög
)

366 
Sísög
)

368 
SENSING_DISABLED
:

369 
	`¥öt
(
P‹t
, "DISABLED");

372 
SENSING_RISE
:

373 
	`¥öt
(
P‹t
, "RISE");

376 
SENSING_FALL
:

377 
	`¥öt
(
P‹t
, "FALL");

380 
SENSING_EDGE
:

381 
	`¥öt
(
P‹t
, "EDGE");

384 
SENSING_INVERT
:

385 
	`¥öt
(
P‹t
, "INVERT");

389 
	`¥öt
(
P‹t
, "XX");

394 
	`UART_Tx
(
P‹t
, ' ');

395 
	}
}

401 
	$¥ötf_U8
(
USART_Ty≥Def
 * 
P‹t
, 
U32
 
VÆue
)

403 
U32
 
numbî
;

406 
numbî
=0; 
VÆue
 > 99;Çumber++)

408 
VÆue
 -= 100;

411 
	`UART_Tx
(
P‹t
, 
numbî
 + 0x30);

414 
numbî
=0; 
VÆue
 > 9;Çumber++)

416 
VÆue
 -= 10;

419 
	`UART_Tx
(
P‹t
, 
numbî
 + 0x30);

422 
	`UART_Tx
(
P‹t
, 
VÆue
 + 0x30);

423 
	}
}

449 
	$¥öt
(
USART_Ty≥Def
 * 
P‹t
, 
messg
[] )

451  ; *
messg
 != 0 ; messg++)

453 
	`UART_Tx
(
P‹t
, *
messg
);

455 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/com/uart_printf.h

1 #i‚de‡
UARTPRINTF_H_INCLUDED


2 
	#UARTPRINTF_H_INCLUDED


	)

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"Tu¨eg_ty≥s.h
"

6 
	~"decodî_hw.h
"

11 
	mNO_PAD
 =0,

12 
	mPAD_2
 =(1 << 1),

13 
	mPAD_3
 =(1 << 2),

14 
	mPAD_4
 =(1 << 3),

15 
	mPAD_5
 =(1 << 4),

16 
	mPAD_10
 =(1 << 5),

18 
	mNO_TRAIL
 =(1 << 6),

20 
	mTO_HEX
 =(1 << 7),

22 } 
	t¥ötf_f‹m©_t
;

25 
¥ötf_S
(
USART_Ty≥Def
 * 
P‹t
, 
S32
 
VÆue
, 
BF32
 
F‹m©
);

26 
¥ötf_U
(
USART_Ty≥Def
 * 
P‹t
, 
U32
 
VÆue
, 
BF32
 
F‹m©
);

27 
¥ötf_F32
(
USART_Ty≥Def
 * 
P‹t
, 
F32
 
VÆue
);

28 
¥ötf_¸kpos
(
USART_Ty≥Def
 * 
P‹t
, 
¸™k_posôi⁄_t
 
Posôi⁄
);

29 
¥ötf_pha£
(
USART_Ty≥Def
 * 
P‹t
, 
ígöe_pha£_t
 
Pha£
);

30 
¥ötf_decodî_£nsög
(
USART_Ty≥Def
 * 
P‹t
, 
decodî_£nsög_t
 
Sísög
);

32 
¥öt
(
USART_Ty≥Def
 * 
P‹t
, 
messg
[] );

34 
Pröt_U8Hex
(
USART_Ty≥Def
 * 
P‹t
, 
U8
 
vÆue
);

35 
¥ötf_U8
(
USART_Ty≥Def
 * 
P‹t
, 
U32
 
VÆue
);

37 
¥ötf_U32hex
(
USART_Ty≥Def
 * 
P‹t
, 
U32
 
vÆue
);

	@/home/oli/tenere/efi/Tuareg_sw/src/dash/dash_hw.c

6 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

7 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

8 
	~"°m32_libs/bo˘ok_ty≥s.h
"

9 
	~"dash_hw.h
"

17 
ölöe
 
	$£t_èchomëî
(
ouçut_pö_t
 
Àvñ
)

19 if(
Àvñ
 =
PIN_ON
)

21 
	`gpio_£t_pö
(
GPIOC
, 11, 
PIN_OFF
);

23 if(
Àvñ
 =
PIN_TOGGLE
)

25 
	`gpio_£t_pö
(
GPIOC
, 11, 
PIN_TOGGLE
);

30 
	`gpio_£t_pö
(
GPIOC
, 11, 
PIN_ON
);

32 
	}
}

38 
ölöe
 
	$£t_u£r_œmp
(
ouçut_pö_t
 
Àvñ
)

40 if(
Àvñ
 =
PIN_ON
)

42 
	`gpio_£t_pö
(
GPIOC
, 12, 
PIN_ON
);

44 if(
Àvñ
 =
PIN_TOGGLE
)

46 
	`gpio_£t_pö
(
GPIOC
, 12, 
PIN_TOGGLE
);

51 
	`gpio_£t_pö
(
GPIOC
, 12, 
PIN_OFF
);

53 
	}
}

64 
ölöe
 
	$öô_dash_hw
()

67 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOCEN
;

69 
	`GPIO_c⁄figuª
(
GPIOC
, 11, 
GPIO_MODE_OUT
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

70 
	`GPIO_c⁄figuª
(
GPIOC
, 12, 
GPIO_MODE_OUT
, 
GPIO_OUT_OD
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_NONE
);

71 
	`£t_èchomëî
(
PIN_OFF
);

72 
	`£t_u£r_œmp
(
PIN_OFF
);

73 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/dash/dash_hw.h

1 #i‚de‡
DASHHW_H_INCLUDED


2 
	#DASHHW_H_INCLUDED


	)

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

9 
öô_dash_hw
();

11 
£t_u£r_œmp
(
ouçut_pö_t
 
Àvñ
);

12 
£t_èchomëî
(
ouçut_pö_t
 
Àvñ
);

	@/home/oli/tenere/efi/Tuareg_sw/src/dash/dash_logic.c

6 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

7 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

8 
	~"°m32_libs/bo˘ok_ty≥s.h
"

9 
	~"dash_hw.h
"

10 
	~"dash_logic.h
"

11 
	~"Tu¨eg.h
"

38 
	$öô_dash_logic
()

48 
	`dash_£t_èchomëî
(
TACHOCTRL_0RPM
);

53 
	}
}

56 
	$dash_£t_èchomëî
(vﬁ©ûê
ècho˘æ_t
 
Sèã
)

59 
	}
}

61 
	$gí_èchomëî_pul£
(
U32
 
Duøti⁄_us
)

64 
	}
}

67 
	$dash_£t_œmp
(vﬁ©ûê
u£æamp_t
 
Sèã
)

70 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/dash/dash_logic.h

1 #i‚de‡
DASHLOGIC_H_INCLUDED


2 
	#DASHLOGIC_H_INCLUDED


	)

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

10 
	mTACHOCTRL_CRANK
,

11 
	mTACHOCTRL_0RPM
,

12 
	mTACHOCTRL_500RPM
,

13 
	mTACHOCTRL_1000RPM
,

14 
	mTACHOCTRL_1500RPM
,

15 
	mTACHOCTRL_2000RPM
,

16 
	mTACHOCTRL_2500RPM
,

17 
	mTACHOCTRL_3000RPM
,

18 
	mTACHOCTRL_3500RPM
,

19 
	mTACHOCTRL_4000RPM
,

20 
	mTACHOCTRL_4500RPM
,

21 
	mTACHOCTRL_5000RPM
,

22 
	mTACHOCTRL_5500RPM
,

23 
	mTACHOCTRL_6000RPM
,

24 
	mTACHOCTRL_6500RPM
,

25 
	mTACHOCTRL_7000RPM
,

26 
	mTACHOCTRL_7500RPM
,

27 
	mTACHOCTRL_8000RPM
,

28 
	mTACHOCTRL_8500RPM
,

29 
	mTACHOCTRL_9000RPM
,

30 
	mTACHOCTRL_9500RPM


32 } 
	tècho˘æ_t
;

37 
	mUSERLAMP_OFF
,

38 
	mUSERLAMP_PERMANENT
,

39 
	mUSERLAMP_BLINK_SLOW
,

40 
	mUSERLAMP_BLINK_MIDDLE
,

41 
	mUSERLAMP_BLINK_FAST
,

42 
	mUSERLAMP_CODE_TWO
,

43 
	mUSERLAMP_CODE_THREE
,

44 
	mUSERLAMP_CODE_FOUR
,

45 
	mUSERLAMP_CODE_FIVE
,

46 
	mUSERLAMP_CODE_SIX
,

47 
	mUSERLAMP_CODE_SEVEN
,

48 
	mUSERLAMP_CODE_EIGHT


50 } 
	tu£æamp_t
;

55 vﬁ©ûê
ècho˘æ_t
 
	mècho˘æ
;

56 vﬁ©ûê
u£æamp_t
 
	mu£æamp
;

58 } 
	tdash˘æ_t
;

62 
öô_dash_logic
();

63 
dash_£t_èchomëî
(vﬁ©ûê
ècho˘æ_t
 
Sèã
);

64 
dash_£t_œmp
(vﬁ©ûê
u£æamp_t
 
Sèã
);

	@/home/oli/tenere/efi/Tuareg_sw/src/debug/debug.c

7 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

8 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

9 
	~"°m32_libs/bo˘ok_ty≥s.h
"

11 
	~"debug.h
"

13 
	~"u¨t.h
"

14 
	~"u¨t_¥ötf.h
"

15 
	~"c⁄vîsi⁄.h
"

22 
	$£t_debug_Àd
(
ouçut_pö_t
 
Àvñ
)

24 
	`gpio_£t_pö
(
GPIOC
, 1, 
Àvñ
);

25 
	}
}

32 
	$£t_debug_pö
(
ouçut_pö_t
 
Àvñ
)

34 
	`gpio_£t_pö
(
GPIOA
, 8, 
Àvñ
);

35 
	}
}

39 
	$öô_debug_pös
()

42 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOAEN
 | 
RCC_AHB1ENR_GPIOCEN
;

45 
	`GPIO_c⁄figuª
(
GPIOC
, 1, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

46 
	`GPIO_c⁄figuª
(
GPIOA
, 8, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

49 
	`£t_debug_Àd
(
PIN_OFF
);

50 
	`£t_debug_pö
(
PIN_OFF
);

51 
	}
}

55 
	$íabÀ_sys˛k_check
()

65 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOCEN
;

66 
	`GPIO_SëAF
(
GPIOC
, 9, 0);

67 
	`GPIO_c⁄figuª
(
GPIOC
, 9, 
GPIO_MODE_AF
, 
GPIO_OUT_PP
, 
GPIO_SPEED_VERY_HIGH
, 
GPIO_PULL_NONE
);

68 
RCC
->
CFGR
 |
RCC_MCO2Div_5
 | 
RCC_CFGR_MCO2EN
;

69 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/debug/debug.h

1 #i‚de‡
DEBUG_H_INCLUDED


2 
	#DEBUG_H_INCLUDED


	)

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

8 
	~"Tu¨eg_ty≥s.h
"

11 
£t_debug_Àd
(
ouçut_pö_t
 
Àvñ
);

12 
£t_debug_pö
(
ouçut_pö_t
 
Àvñ
);

13 
öô_debug_pös
();

14 
íabÀ_sys˛k_check
();

	@/home/oli/tenere/efi/Tuareg_sw/src/debug/debug_port_messages.c

8 
	~"°m32_libs/bo˘ok_ty≥s.h
"

12 
	~"u¨t.h
"

13 
	~"u¨t_¥ötf.h
"

16 
	$DebugMsg_Eº‹
(
messg
[])

21 
	`¥öt
(
DEBUG_PORT
, "\r\nEE ");

24 
	`¥öt
(
DEBUG_PORT
, 
messg
);

25 
	}
}

28 
	$DebugMsg_W¨nög
(
messg
[])

33 
	`¥öt
(
DEBUG_PORT
, "\r\nWW ");

36 
	`¥öt
(
DEBUG_PORT
, 
messg
);

37 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/debug/debug_port_messages.h

1 #i‚de‡
DEBUGPORTMSG_H_INCLUDED


2 
	#DEBUGPORTMSG_H_INCLUDED


	)

7 
DebugMsg_Eº‹
(
messg
[]);

8 
DebugMsg_W¨nög
(
messg
[]);

	@/home/oli/tenere/efi/Tuareg_sw/src/debug/dwt.c

7 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

8 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

10 
	~<bo˘ok_ty≥s.h
>

12 
	~"dwt.h
"

14 
	~<u¨t.h
>

15 
	~<u¨t_¥ötf.h
>

17 
VU32
 
	gDWT_Time°amp_1
 =0;

18 
VU32
 
	gDWT_Time°amp_2
 =0;

19 
VU32
 
	gDWT_Dñay
 =0;

20 
VU32
 
	gDWT_End
 =0;

23 
	$dwt_öô
()

25 
C‹eDebug
->
DEMCR
 |
C‹eDebug_DEMCR_TRCENA_Msk
;

28 
DWT
->
CYCCNT
(
U32
) 0;

29 
DWT
->
CTRL
 |(
U32
) 0x01;

30 
	}
}

33 
ölöe
 
	$dwt_°›_cy˛ecou¡î
()

35 
DWT
->
CTRL
 &(
U32
) ~0x01;

36 
	}
}

39 
ölöe
 
U32
 
	$dwt_gë_cy˛ecou¡î
()

41  
DWT
->
CYCCNT
;

42 
	}
}

45 
ölöe
 
	$dwt_£t_begö
()

47 
DWT_Time°amp_1

DWT
->
CYCCNT
;

48 
DWT_End
= 0;

49 
	}
}

52 
ölöe
 
	$dwt_£t_íd
()

54 
DWT_Time°amp_2

DWT
->
CYCCNT
;

55 
DWT_End
= 0xFF;

56 
	}
}

59 
	$¥öt_dwt_dñay
()

62 if(
DWT_Time°amp_2
 > 
DWT_Time°amp_1
)

64 
DWT_Dñay

DWT_Time°amp_2
 - 
DWT_Time°amp_1
;

68 
DWT_Dñay
(0xFFFFFFFF - 
DWT_Time°amp_1
Ë+ 
DWT_Time°amp_2
;

72 
	`¥öt
(
DEBUG_PORT
, "\r\nDWT delay: ");

73 
	`¥ötf_U
(
DEBUG_PORT
, 
DWT_Dñay
, 
NO_PAD
);

74 
	`¥öt
(
DEBUG_PORT
, "Åicks -> ");

75 
	`¥ötf_U
(
DEBUG_PORT
, 
DWT_Dñay
 / 100, 
NO_PAD
);

76 
	`¥öt
(
DEBUG_PORT
, " us");

77 
	}
}

80 
ölöe
 
	$pﬁl_dwt_¥ötout
()

82 if(
DWT_End
)

84 
	`¥öt_dwt_dñay
();

85 
DWT_End
 =0;

87 
	}
}

90 
	$dñay_us
(
U32
 
dñay
)

92 
U32
 
èrgë
;

94 
èrgë

DWT
->
CYCCNT
 + 
dñay
 * (
Sy°emC‹eClock
 / 1000000);

96  
DWT
->
CYCCNT
 < 
èrgë
);

97 
	}
}

103 
U32
 
	$dwt_gë_öãrvÆ_us
(
U32
 
Re„ªn˚
)

105 
U32
 
now
, 
öãrvÆ
;

107 
now

	`dwt_gë_cy˛ecou¡î
();

109 if(
now
 > 
Re„ªn˚
)

111 
öãrvÆ

now
 - 
Re„ªn˚
;

115 
öãrvÆ
(0xFFFFFFFF - 
Re„ªn˚
Ë+ 
now
;

118  
öãrvÆ
 / 100;

119 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/debug/dwt.h

1 #i‚de‡
DWT_H_INCLUDED


2 
	#DWT_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

13 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

14 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

16 
	~<bo˘ok_ty≥s.h
>

19 
dwt_öô
();

20 
dwt_°›_cy˛ecou¡î
();

21 
U32
 
dwt_gë_cy˛ecou¡î
();

22 
dwt_£t_begö
();

23 
dwt_£t_íd
();

24 
¥öt_dwt_dñay
();

25 
pﬁl_dwt_¥ötout
();

26 
dñay_us
(
U32
 
dñay
);

27 
U32
 
dwt_gë_öãrvÆ_us
(U32 
Re„ªn˚
);

	@/home/oli/tenere/efi/Tuareg_sw/src/decoder/Tuareg_decoder.c

1 
	~"°m32_libs/bo˘ok_ty≥s.h
"

2 
	~"Tu¨eg_ty≥s.h
"

4 
	~"Tu¨eg.h
"

6 
	~"decodî_hw.h
"

7 
	~"decodî_logic.h
"

8 
	~"decodî_c⁄fig.h
"

10 
	~"u¨t.h
"

11 
	~"u¨t_¥ötf.h
"

19 vﬁ©ûê
Tu¨eg_decodî_t
 * 
	$öô_Decodî
()

21 
exec_ªsu…_t
 
ªsu…
;

22 vﬁ©ûê
Tu¨eg_decodî_t
 * 
pI¡îÁ˚
;

25 
Tu¨eg
.
Eº‹s
.
decodî_c⁄fig_îr‹

åue
;

28 
ªsu…

	`lﬂd_Decodî_Sëup
();

31 if(
ªsu…
 !
EXEC_OK
)

34 
	`lﬂd_es£¡ül_Decodî_Sëup
();

36 
	`¥öt
(
DEBUG_PORT
, "\r\nEE FailedÅoÜoad Decoder Config!");

37 
	`¥öt
(
DEBUG_PORT
, "\r\nWW DecoderÉssential Config has beenÜoaded");

39 if(
Decodî_Sëup
.
Vîsi⁄
 !
DECODER_REQUIRED_CONFIG_VERSION
)

42 
	`lﬂd_es£¡ül_Decodî_Sëup
();

44 
	`¥öt
(
DEBUG_PORT
, "\r\nEE Decoder Config version doesÇot match");

45 
	`¥öt
(
DEBUG_PORT
, "\r\nWW DecoderÉssential Config has beenÜoaded");

50 
Tu¨eg
.
Eº‹s
.
decodî_c⁄fig_îr‹

Ál£
;

51 
	`¥öt
(
DEBUG_PORT
, "\r\nII Decoder Config has beenÜoaded");

56 
	`öô_decodî_hw
();

59 
pI¡îÁ˚

	`öô_decodî_logic
();

61  
pI¡îÁ˚
;

62 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/decoder/Tuareg_decoder.h

1 #i‚de‡
TUAREG_DECODER_H_INCLUDED


2 
	#TUAREG_DECODER_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

7 
	~"decodî_hw.h
"

8 
	~"decodî_logic.h
"

10 vﬁ©ûê
Tu¨eg_decodî_t
 * 
öô_Decodî
();

	@/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_config.c

1 
	~"ì¥om.h
"

2 
	~"ì¥om_œyout.h
"

4 
	~"Tu¨eg.h
"

6 
	~"u¨t.h
"

7 
	~"u¨t_¥ötf.h
"

8 
	~"c⁄vîsi⁄.h
"

12 vﬁ©ûê
Decodî_Sëup_t
 
	gDecodî_Sëup
;

14 vﬁ©ûê
U8
 * c⁄° 
	gpDecodî_Sëup_d©a
(vﬁ©ûêU8 *Ë&
Decodî_Sëup
;

15 c⁄° 
U32
 
	gcDecodî_Sëup_size
(
Decodî_Sëup
);

23 
exec_ªsu…_t
 
	$lﬂd_Decodî_Sëup
()

25  
	`Eïrom_lﬂd_d©a
(
EEPROM_DECODER_CONFIG_BASE
, 
pDecodî_Sëup_d©a
, 
cDecodî_Sëup_size
);

26 
	}
}

34 
	$lﬂd_es£¡ül_Decodî_Sëup
()

36 
Decodî_Sëup
.
Vîsi⁄

DECODER_CONFIG_DEFAULT_VERSION
;

37 
Decodî_Sëup
.
timeout_s

DECODER_CONFIG_DEFAULT_TIMEOUT
;

39 
Decodî_Sëup
.
¸™k_noi£_fûãr

DECODER_CONFIG_DEFAULT_CRANK_NOISE_FILTER
;

41 
Decodî_Sëup
.
key_begö_£nsög

DECODER_CONFIG_DEFAULT_KEY_BEGIN_SENSING
;

42 
Decodî_Sëup
.
key_íd_£nsög

DECODER_CONFIG_DEFAULT_KEY_END_SENSING
;

44 
Decodî_Sëup
.
sync_øtio_mö_p˘

DECODER_CONFIG_DEFAULT_SYNC_RATIO_MIN
;

45 
Decodî_Sëup
.
sync_øtio_max_p˘

DECODER_CONFIG_DEFAULT_SYNC_RATIO_MAX
;

47 
Decodî_Sëup
.
ˇm_noi£_fûãr

DECODER_CONFIG_DEFAULT_CAM_NOISE_FILTER
;

49 
Decodî_Sëup
.
lobe_begö_£nsög

DECODER_CONFIG_DEFAULT_LOBE_BEGIN_SENSING
;

50 
Decodî_Sëup
.
lobe_íd_£nsög

DECODER_CONFIG_DEFAULT_LOBE_END_SENSING
;

52 
Decodî_Sëup
.
cis_íabÀ_pos

DECODER_CONFIG_DEFAULT_CIS_ENABLE_POS
;

53 
Decodî_Sëup
.
cis_dißbÀ_pos

DECODER_CONFIG_DEFAULT_CIS_DISABLE_POS
;

55 
Decodî_Sëup
.
cis_åiggîed_pha£

DECODER_CONFIG_DEFAULT_CIS_TRIGGERED_PHASE
;

57 
Decodî_Sëup
.
cis_mö_™gÀ_deg

DECODER_CONFIG_DEFAULT_CIS_MIN_ANGLE_DEG
;

58 
Decodî_Sëup
.
cis_sync_thªs

DECODER_CONFIG_DEFAULT_CIS_SYNC_THRES
;

60 
	}
}

67 
exec_ªsu…_t
 
	$°‹e_Decodî_Sëup
()

69  
	`Eïrom_upd©e_d©a
(
EEPROM_DECODER_CONFIG_BASE
, 
pDecodî_Sëup_d©a
, 
cDecodî_Sëup_size
);

70 
	}
}

73 
	$show_Decodî_Sëup
(
USART_Ty≥Def
 * 
P‹t
)

75 
	`¥öt
(
P‹t
, "\r\n\r\nDecoder Config:");

80 
	`¥öt
(
P‹t
, "\r\nVersion: ");

81 
	`¥ötf_U
(
P‹t
, 
Decodî_Sëup
.
Vîsi⁄
, 
NO_PAD
 | 
NO_TRAIL
);

83 
	`¥öt
(
P‹t
, "\r\ntimeout (s): ");

84 
	`¥ötf_U
(
P‹t
, 
Decodî_Sëup
.
timeout_s
, 
NO_PAD
);

86 
	`¥öt
(
P‹t
, "\r\ncrankÇoise filter: ");

87 
	`¥ötf_U
(
P‹t
, 
Decodî_Sëup
.
¸™k_noi£_fûãr
, 
NO_PAD
);

89 
	`¥öt
(
P‹t
, "\r\nkey begin sensing: ");

90 
	`¥ötf_decodî_£nsög
(
P‹t
, 
Decodî_Sëup
.
key_begö_£nsög
);

92 
	`¥öt
(
P‹t
, "\r\nkeyÉnd sensing: ");

93 
	`¥ötf_decodî_£nsög
(
P‹t
, 
Decodî_Sëup
.
key_íd_£nsög
);

95 
	`¥öt
(
P‹t
, "\r\nsyncÑatio min (pct): ");

96 
	`¥ötf_U
(
P‹t
, 
Decodî_Sëup
.
sync_øtio_mö_p˘
, 
NO_PAD
);

98 
	`¥öt
(
P‹t
, "\r\nsyncÑatio max (pct): ");

99 
	`¥ötf_U
(
P‹t
, 
Decodî_Sëup
.
sync_øtio_max_p˘
, 
NO_PAD
);

101 
	`¥öt
(
P‹t
, "\r\ncamÇoise filter: ");

102 
	`¥ötf_U
(
P‹t
, 
Decodî_Sëup
.
ˇm_noi£_fûãr
, 
NO_PAD
);

104 
	`¥öt
(
P‹t
, "\r\nlobe begin sensing: ");

105 
	`¥ötf_decodî_£nsög
(
P‹t
, 
Decodî_Sëup
.
lobe_begö_£nsög
);

107 
	`¥öt
(
P‹t
, "\r\nlobeÉnd sensing: ");

108 
	`¥ötf_decodî_£nsög
(
P‹t
, 
Decodî_Sëup
.
lobe_íd_£nsög
);

110 
	`¥öt
(
P‹t
, "\r\ncisÉnableÖos: ");

111 
	`¥ötf_¸kpos
(
P‹t
, 
Decodî_Sëup
.
cis_íabÀ_pos
);

113 
	`¥öt
(
P‹t
, "\r\ncis disableÖos: ");

114 
	`¥ötf_¸kpos
(
P‹t
, 
Decodî_Sëup
.
cis_dißbÀ_pos
);

116 
	`¥öt
(
P‹t
, "\r\ncisÅriggeredÖhase: ");

117 
	`¥ötf_pha£
(
P‹t
, 
Decodî_Sëup
.
cis_åiggîed_pha£
);

119 
	`¥öt
(
P‹t
, "\r\ncis minángle (deg): ");

120 
	`¥ötf_U
(
P‹t
, 
Decodî_Sëup
.
cis_mö_™gÀ_deg
, 
NO_PAD
);

122 
	`¥öt
(
P‹t
, "\r\ncis syncÅhres: ");

123 
	`¥ötf_U
(
P‹t
, 
Decodî_Sëup
.
cis_sync_thªs
, 
NO_PAD
);

125 
	}
}

131 
exec_ªsu…_t
 
	$modify_Decodî_Sëup
(
U32
 
Off£t
, U32 
VÆue
)

133 if(
Off£t
 >
cDecodî_Sëup_size
)

135  
EXEC_ERROR
;

138 *(
pDecodî_Sëup_d©a
 + 
Off£t
)(
U8
Ë
VÆue
;

140  
EXEC_OK
;

141 
	}
}

147 
	$£nd_Decodî_Sëup
(
USART_Ty≥Def
 * 
P‹t
)

149 
	`UART_£nd_d©a
(
P‹t
, 
pDecodî_Sëup_d©a
, 
cDecodî_Sëup_size
);

150 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_config.h

1 #i‚de‡
DECODER_CONFIG_H_INCLUDED


2 
	#DECODER_CONFIG_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

6 
	~"decodî_hw.h
"

7 
	~"decodî_logic.h
"

9 
	#DECODER_SETUP_SIZE
 15

	)

14 
__©åibuã__
 ((
	t__∑cked__
)Ë
	t_Decodî_Sëup_t
 {

19 
U8
 
	gVîsi⁄
;

26 
U8
 
	gtimeout_s
;

33 
U8
 
	g¸™k_noi£_fûãr
;

36 
decodî_£nsög_t
 
	gkey_begö_£nsög
;

37 
decodî_£nsög_t
 
	gkey_íd_£nsög
;

40 
U8
 
	gsync_øtio_mö_p˘
;

41 
U8
 
	gsync_øtio_max_p˘
;

48 
U8
 
	gˇm_noi£_fûãr
;

51 
decodî_£nsög_t
 
	globe_begö_£nsög
;

52 
decodî_£nsög_t
 
	globe_íd_£nsög
;

55 
¸™k_posôi⁄_t
 
	gcis_íabÀ_pos
;

56 
¸™k_posôi⁄_t
 
	gcis_dißbÀ_pos
;

59 
ígöe_pha£_t
 
	gcis_åiggîed_pha£
;

62 
U8
 
	gcis_mö_™gÀ_deg
;

65 
U8
 
	gcis_sync_thªs
;

67 } 
	tDecodî_Sëup_t
;

85 
	#DECODER_CONFIG_DEFAULT_VERSION
 3

	)

99 
	#DECODER_CONFIG_DEFAULT_TIMEOUT
 3

	)

116 
	#DECODER_CONFIG_DEFAULT_CRANK_NOISE_FILTER
 3

	)

132 
	#DECODER_CONFIG_DEFAULT_KEY_BEGIN_SENSING
 
SENSING_FALL


	)

133 
	#DECODER_CONFIG_DEFAULT_KEY_END_SENSING
 
SENSING_RISE


	)

155 
	#DECODER_CONFIG_DEFAULT_SYNC_RATIO_MIN
 20

	)

156 
	#DECODER_CONFIG_DEFAULT_SYNC_RATIO_MAX
 60

	)

171 
	#DECODER_CONFIG_DEFAULT_CAM_NOISE_FILTER
 25

	)

187 
	#DECODER_CONFIG_DEFAULT_LOBE_BEGIN_SENSING
 
SENSING_RISE


	)

188 
	#DECODER_CONFIG_DEFAULT_LOBE_END_SENSING
 
SENSING_FALL


	)

204 
	#DECODER_CONFIG_DEFAULT_CIS_ENABLE_POS
 
CRK_POSITION_C1


	)

205 
	#DECODER_CONFIG_DEFAULT_CIS_DISABLE_POS
 
CRK_POSITION_D2


	)

219 
	#DECODER_CONFIG_DEFAULT_CIS_TRIGGERED_PHASE
 
PHASE_CYL1_EX


	)

233 
	#DECODER_CONFIG_DEFAULT_CIS_MIN_ANGLE_DEG
 40

	)

247 
	#DECODER_CONFIG_DEFAULT_CIS_SYNC_THRES
 100

	)

255 vﬁ©ûê
Decodî_Sëup_t
 
Decodî_Sëup
;

257 
exec_ªsu…_t
 
lﬂd_Decodî_Sëup
();

258 
lﬂd_es£¡ül_Decodî_Sëup
();

259 
exec_ªsu…_t
 
°‹e_Decodî_Sëup
();

261 
show_Decodî_Sëup
(
USART_Ty≥Def
 * 
P‹t
);

263 
exec_ªsu…_t
 
modify_Decodî_Sëup
(
U32
 
Off£t
, U32 
VÆue
);

265 
£nd_Decodî_Sëup
(
USART_Ty≥Def
 * 
P‹t
);

271 
	#ASSERT_TRIGGER_ANGLE
(
™gÀ
Ëif(◊ngÀË> 360Ë 
EXEC_ERROR


	)

	@/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_hw.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

3 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"decodî_hw.h
"

6 
	~"decodî_logic.h
"

7 
	~"decodî_c⁄fig.h
"

9 
	~"dügno°ics.h
"

11 vﬁ©ûê
decodî_hw_t
 
	gDecodî_hw
;

38 
	$decodî_°¨t_timî
()

41 
TIM9
->
SR
(
U16
) 0;

44 
TIM9
->
CNT
(
U16
) 0;

47 
TIM9
->
PSC
(
U16
Ë(
DECODER_TIMER_PSC
 -1);

50 
TIM9
->
CCR1
(
U16
Ë
Decodî_Sëup
.
¸™k_noi£_fûãr
;

53 
	`decodî_£t_timî_c⁄töuous_mode_off
();

56 
TIM9
->
DIER
 |
TIM_DIER_UIE
;

59 
TIM9
->
DIER
 |
TIM_DIER_CC1IE
;

62 
TIM9
->
CR1
 |
TIM_CR1_CEN
;

63 
	}
}

66 
	$decodî_°›_timî
()

68 
TIM9
->
CR1
 &~
TIM_CR1_CEN
;

71 
TIM9
->
DIER
(
U16
) 0;

74 
TIM9
->
SR
 = (
U16
) 0;

75 
	}
}

78 
	$upd©e_¸™k_noi£fûãr
()

80 
VU32
 
timî_buf„r
;

83 
timî_buf„r

TIM9
->
CNT
;

84 
timî_buf„r
 +
Decodî_Sëup
.
¸™k_noi£_fûãr
;

87 
TIM9
->
DIER
 &~
TIM_DIER_CC1IE
;

90 
TIM9
->
CCR1
(
U16
Ë
timî_buf„r
;

93 
TIM9
->
SR
 = (
U16
Ë~
TIM_FLAG_CC1
;

96 
TIM9
->
DIER
 |
TIM_DIER_CC1IE
;

98 
	}
}

101 
	$upd©e_ˇm_noi£fûãr
()

103 
VU32
 
timî_buf„r
;

106 
timî_buf„r

TIM9
->
CNT
;

107 
timî_buf„r
 +
Decodî_Sëup
.
ˇm_noi£_fûãr
;

110 
TIM9
->
DIER
 &~
TIM_DIER_CC2IE
;

113 
TIM9
->
CCR2
(
U16
Ë
timî_buf„r
;

116 
TIM9
->
SR
 = (
U16
Ë~
TIM_FLAG_CC2
;

119 
TIM9
->
DIER
 |
TIM_DIER_CC2IE
;

121 
	}
}

129 
	$decodî_mask_¸™k_úq
()

132 
EXTI
->
IMR
 &~
EXTI_IMR_MR0
;

133 
	}
}

135 
	$decodî_unmask_¸™k_úq
()

138 
EXTI
->
PR

EXTI_Löe0
;

140 
EXTI
->
IMR
 |
EXTI_IMR_MR0
;

141 
	}
}

148 
	$decodî_mask_cis_úq
()

150 
EXTI
->
IMR
 &~
EXTI_IMR_MR1
;

151 
	}
}

153 
	$decodî_unmask_cis_úq
()

156 
EXTI
->
PR

EXTI_Löe1
;

158 
EXTI
->
IMR
 |
EXTI_IMR_MR1
;

159 
	}
}

166 
	$£t_¸™k_pickup_£nsög_ri£
()

168 
EXTI
->
RTSR
 |
EXTI_RTSR_TR0
;

169 
EXTI
->
FTSR
 &~
EXTI_FTSR_TR0
;

170 
Decodî_hw
.
¸™k_pickup_£nsög

SENSING_RISE
;

171 
	}
}

173 
	$£t_¸™k_pickup_£nsög_ÁŒ
()

175 
EXTI
->
FTSR
 |
EXTI_FTSR_TR0
;

176 
EXTI
->
RTSR
 &~
EXTI_RTSR_TR0
;

177 
Decodî_hw
.
¸™k_pickup_£nsög

SENSING_FALL
;

178 
	}
}

180 
	$£t_¸™k_pickup_£nsög_dißbÀd
()

182 
EXTI
->
RTSR
 &~
EXTI_RTSR_TR0
;

183 
EXTI
->
FTSR
 &~
EXTI_FTSR_TR0
;

184 
Decodî_hw
.
¸™k_pickup_£nsög

SENSING_DISABLED
;

185 
	}
}

191 
	$£t_cis_£nsög_ri£
()

193 
EXTI
->
RTSR
 |
EXTI_RTSR_TR1
;

194 
EXTI
->
FTSR
 &~
EXTI_FTSR_TR1
;

195 
Decodî_hw
.
cis_£nsög

SENSING_RISE
;

196 
	}
}

198 
	$£t_cis_£nsög_ÁŒ
()

200 
EXTI
->
FTSR
 |
EXTI_FTSR_TR1
;

201 
EXTI
->
RTSR
 &~
EXTI_RTSR_TR1
;

202 
Decodî_hw
.
cis_£nsög

SENSING_FALL
;

203 
	}
}

205 
	$£t_cis_£nsög_dißbÀd
()

207 
EXTI
->
RTSR
 &~
EXTI_RTSR_TR1
;

208 
EXTI
->
FTSR
 &~
EXTI_FTSR_TR1
;

209 
Decodî_hw
.
cis_£nsög

SENSING_DISABLED
;

210 
	}
}

217 
	$decodî_£t_¸™k_pickup_£nsög
(
decodî_£nsög_t
 
£nsög
)

220 
	`decodî_mask_¸™k_úq
();

222 
£nsög
)

224 
SENSING_RISE
:

225 
	`£t_¸™k_pickup_£nsög_ri£
();

228 
SENSING_FALL
:

229 
	`£t_¸™k_pickup_£nsög_ÁŒ
();

232 
SENSING_INVERT
:

233 if(
Decodî_hw
.
¸™k_pickup_£nsög
 =
SENSING_RISE
)

235 
	`£t_¸™k_pickup_£nsög_ÁŒ
();

237 if(
Decodî_hw
.
¸™k_pickup_£nsög
 =
SENSING_FALL
)

239 
	`£t_¸™k_pickup_£nsög_ri£
();

244 
	`£t_¸™k_pickup_£nsög_dißbÀd
();

251 
	`£t_¸™k_pickup_£nsög_dißbÀd
();

255 
	}
}

261 
	$decodî_£t_cis_£nsög
(
decodî_£nsög_t
 
£nsög
)

264 
	`decodî_mask_cis_úq
();

266 
£nsög
)

268 
SENSING_RISE
:

269 
	`£t_cis_£nsög_ri£
();

272 
SENSING_FALL
:

273 
	`£t_cis_£nsög_ÁŒ
();

276 
SENSING_INVERT
:

277 if(
Decodî_hw
.
cis_£nsög
 =
SENSING_RISE
)

279 
	`£t_cis_£nsög_ÁŒ
();

281 if(
Decodî_hw
.
cis_£nsög
 =
SENSING_FALL
)

283 
	`£t_cis_£nsög_ri£
();

288 
	`£t_¸™k_pickup_£nsög_dißbÀd
();

295 
	`£t_¸™k_pickup_£nsög_dißbÀd
();

299 
	}
}

302 
	$åiggî_decodî_úq
()

307 
	`decodî_düg_log_evít
(
DDIAG_UPDATE_IRQ_CALLS
);

309 
EXTI
->
SWIER

EXTI_SWIER_SWIER2
;

310 
	}
}

329 
	$öô_decodî_hw
()

332 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOBEN
;

333 
RCC
->
APB2ENR
 |
RCC_APB2ENR_EXTIEN
 | 
RCC_APB2ENR_SYSCFGEN
| 
RCC_APB2ENR_TIM9EN
;

336 
	`GPIO_c⁄figuª
(
GPIOB
, 0, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_MID
, 
GPIO_PULL_UP
);

337 
	`GPIO_c⁄figuª
(
GPIOB
, 1, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

340 
	`SYSCFG_m≠_EXTI
(0, 
EXTI_MAP_GPIOB
);

341 
	`SYSCFG_m≠_EXTI
(1, 
EXTI_MAP_GPIOB
);

347 
	`decodî_£t_¸™k_pickup_£nsög
(
Decodî_Sëup
.
key_begö_£nsög
);

354 
	`decodî_£t_cis_£nsög
(
SENSING_RISE
);

357 
Decodî_hw
.
°©e
.
timî_c⁄töuous_mode

Ál£
;

358 
Decodî_hw
.
cuºít_timî_vÆue
= 0;

359 
Decodî_hw
.
¥ev1_timî_vÆue
= 0;

360 
Decodî_hw
.
¥ev2_timî_vÆue
= 0;

361 
Decodî_hw
.
ˇ±uªd_posôi⁄s_c⁄t
= 0;

364 
EXTI
->
IMR
 |
EXTI_IMR_MR2
;

367 
	`NVIC_SëPri‹ôy
(
EXTI0_IRQn
, 1UL);

368 
	`NVIC_CÀ¨PídögIRQ
(
EXTI0_IRQn
);

369 
	`NVIC_E«bÀIRQ
(
EXTI0_IRQn
);

372 
	`NVIC_SëPri‹ôy
(
EXTI1_IRQn
, 3UL);

373 
	`NVIC_CÀ¨PídögIRQ
(
EXTI1_IRQn
);

374 
	`NVIC_E«bÀIRQ
(
EXTI1_IRQn
);

377 
	`NVIC_SëPri‹ôy
(
TIM1_BRK_TIM9_IRQn
, 1UL );

378 
	`NVIC_CÀ¨PídögIRQ
(
TIM1_BRK_TIM9_IRQn
);

379 
	`NVIC_E«bÀIRQ
(
TIM1_BRK_TIM9_IRQn
);

382 
	`NVIC_SëPri‹ôy
(
EXTI2_IRQn
, 4UL);

383 
	`NVIC_CÀ¨PídögIRQ
(
EXTI2_IRQn
);

384 
	`NVIC_E«bÀIRQ
(
EXTI2_IRQn
);

386 
	}
}

390 
VU32
 
	$decodî_gë_time°amp
()

392  
TIM9
->
CNT
;

393 
	}
}

396 
	$decodî_£t_timî_c⁄töuous_mode_⁄
()

398 
Decodî_hw
.
°©e
.
timî_c⁄töuous_mode

åue
;

399 
	}
}

402 
	$decodî_£t_timî_c⁄töuous_mode_off
()

404 
Decodî_hw
.
°©e
.
timî_c⁄töuous_mode

Ál£
;

405 
	}
}

408 
	$decodî_ªque°_timî_ª£t
()

410 
Decodî_hw
.
°©e
.
timî_ª£t_ªq

åue
;

411 
	}
}

418 
	$EXTI0_IRQH™dÀr
()

420 
VU32
 
timî_buf„r
;

422 
	`__dißbÀ_úq
();

425 
timî_buf„r

TIM9
->
CNT
;

428 
EXTI
->
PR

EXTI_Löe0
;

431 if((
Decodî_hw
.
°©e
.
timî_c⁄töuous_mode
 =
Ál£
Ë|| (Decodî_hw.°©e.
timî_ª£t_ªq
 =
åue
))

433 
TIM9
->
CNT
(
U16
) 0;

434 
Decodî_hw
.
ˇ±uªd_posôi⁄s_c⁄t
= 1;

439 
Decodî_hw
.
ˇ±uªd_posôi⁄s_c⁄t
 += 1;

442 
Decodî_hw
.
°©e
.
timî_ª£t_ªq

Ál£
;

445 
Decodî_hw
.
¥ev2_timî_vÆue
Decodî_hw.
¥ev1_timî_vÆue
;

446 
Decodî_hw
.
¥ev1_timî_vÆue
Decodî_hw.
cuºít_timî_vÆue
;

447 
Decodî_hw
.
cuºít_timî_vÆue

timî_buf„r
;

449 
	`upd©e_¸™k_noi£fûãr
();

452 
	`decodî_düg_log_evít
(
DDIAG_CRK_EXTI_EVENTS
);

454 
	`__íabÀ_úq
();

458 
	`decodî_¸™k_h™dÀr
();

460 
	}
}

469 
	$TIM1_BRK_TIM9_IRQH™dÀr
()

472 if((
TIM9
->
DIER
 & 
TIM_DIER_CC1IE
Ë&& (TIM9->
SR
 & 
TIM_FLAG_CC1
))

475 
TIM9
->
SR
 = (
U16
Ë~
TIM_FLAG_CC1
;

478 
	`decodî_düg_log_evít
(
DDIAG_CRK_NOISEF_EVENTS
);

481 
	`decodî_¸™k_noi£fûãr_h™dÀr
();

486 if((
TIM9
->
DIER
 & 
TIM_DIER_CC2IE
Ë&& (TIM9->
SR
 & 
TIM_FLAG_CC2
))

489 
TIM9
->
SR
 = (
U16
Ë~
TIM_FLAG_CC2
;

492 
	`decodî_düg_log_evít
(
DDIAG_CAM_NOISEF_EVENTS
);

495 
	`decodî_cis_noi£fûãr_h™dÀr
();

500 if((
TIM9
->
DIER
 & 
TIM_DIER_UIE
Ë&& (TIM9->
SR
 & 
TIM_FLAG_Upd©e
))

503 
TIM9
->
SR
 = (
U16
Ë~
TIM_FLAG_Upd©e
;

506 
Decodî_hw
.
¥ev2_timî_vÆue
= 0;

507 
Decodî_hw
.
¥ev1_timî_vÆue
= 0;

508 
Decodî_hw
.
cuºít_timî_vÆue
= 0;

509 
Decodî_hw
.
ˇ±uªd_posôi⁄s_c⁄t
= 0;

512 
	`decodî_düg_log_evít
(
DDIAG_TIM_UPDATE_EVENTS
);

515 
	`decodî_¸™k_timeout_h™dÀr
();

519 
	}
}

525 
	$EXTI1_IRQH™dÀr
()

528 
EXTI
->
PR

EXTI_Löe1
;

531 
	`decodî_düg_log_evít
(
DDIAG_CAM_EXTI_EVENTS
);

534 
	`decodî_cis_h™dÀr
();

535 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_hw.h

1 #i‚de‡
DECODERHW_H_INCLUDED


2 
	#DECODERHW_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

12 
	#DECODER_TIMER_PSC
 1000UL

	)

13 
	#DECODER_TIMER_PERIOD_US
 10

	)

14 
	#DECODER_TIMER_OVERFLOW_MS
 655

	)

21 
	mSENSING_DISABLED
,

22 
	mSENSING_RISE
,

23 
	mSENSING_FALL
,

24 
	mSENSING_EDGE
,

25 
	mSENSING_INVERT


27 } 
	tdecodî_£nsög_t
;

35 
U8
 
	mtimî_c⁄töuous_mode
 :1;

36 
U8
 
	mtimî_ª£t_ªq
 :1;

38 } 
	tdecodî_hw_°©e_t
;

43 
VU32
 
	mcuºít_timî_vÆue
;

44 
VU32
 
	m¥ev1_timî_vÆue
;

45 
VU32
 
	m¥ev2_timî_vÆue
;

46 
VU32
 
	mˇ±uªd_posôi⁄s_c⁄t
;

48 vﬁ©ûê
decodî_£nsög_t
 
	m¸™k_pickup_£nsög
;

49 vﬁ©ûê
decodî_£nsög_t
 
	mcis_£nsög
;

51 vﬁ©ûê
decodî_hw_°©e_t
 
	m°©e
;

53 } 
	tdecodî_hw_t
;

56 vﬁ©ûê
decodî_hw_t
 
Decodî_hw
;

58 
öô_decodî_hw
();

59 
decodî_°¨t_timî
();

60 
upd©e_decodî_timî_com∑ª
();

61 
decodî_°›_timî
();

62 
decodî_mask_¸™k_úq
();

63 
decodî_unmask_¸™k_úq
();

64 
decodî_mask_cis_úq
();

65 
decodî_unmask_cis_úq
();

66 
decodî_£t_¸™k_pickup_£nsög
(
decodî_£nsög_t
 
£nsög
);

67 
decodî_£t_cis_£nsög
(
decodî_£nsög_t
 
£nsög
);

68 
åiggî_decodî_úq
();

70 
VU32
 
decodî_gë_time°amp
();

72 
decodî_£t_timî_c⁄töuous_mode_⁄
();

73 
decodî_£t_timî_c⁄töuous_mode_off
();

74 
decodî_ªque°_timî_ª£t
();

76 
upd©e_¸™k_noi£fûãr
();

77 
upd©e_ˇm_noi£fûãr
();

	@/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_logic.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

3 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

6 
	~"Tu¨eg.h
"

8 
	~"decodî_hw.h
"

9 
	~"decodî_logic.h
"

10 
	~"decodî_c⁄fig.h
"

12 
	~"ba£_ˇlc.h
"

13 
	~"u¨t.h
"

14 
	~"u¨t_¥ötf.h
"

16 
	~"dügno°ics.h
"

19 vﬁ©ûê
Tu¨eg_decodî_t
 
	gDecodî
;

31 
	$decodî_¥o˚ss_debug_evíts
()

33 if(
Decodî
.
debug
.
Æl_Êags
 > 0)

35 
	`¥öt
(
DEBUG_PORT
, "\r\nINFO Decoder Debug Events occurred (sync_lost got_syncÅimer_overflowÅimeout): ");

36 
	`UART_Tx
(
DEBUG_PORT
, (
Decodî
.
debug
.
lo°_sync
? '1' :'0'));

37 
	`UART_Tx
(
DEBUG_PORT
, '-');

38 
	`UART_Tx
(
DEBUG_PORT
, (
Decodî
.
debug
.
gŸ_sync
? '1' :'0'));

39 
	`UART_Tx
(
DEBUG_PORT
, '-');

40 
	`UART_Tx
(
DEBUG_PORT
, (
Decodî
.
debug
.
timî_ovîÊow
? '1' :'0'));

41 
	`UART_Tx
(
DEBUG_PORT
, '-');

42 
	`UART_Tx
(
DEBUG_PORT
, (
Decodî
.
debug
.
timeout
? '1' :'0'));

45 
Decodî
.
debug
.
Æl_Êags
= 0;

47 
	}
}

49 
	$ªgi°î_sync_lo°_debug_evít
()

52 
Decodî
.
debug
.
lo°_sync

åue
;

53 
	}
}

56 
	$ªgi°î_gŸ_sync_debug_evít
()

59 
Decodî
.
debug
.
gŸ_sync

åue
;

60 
	}
}

63 
	$ªgi°î_timî_ovîÊow_debug_evít
()

66 
Decodî
.
debug
.
timî_ovîÊow

åue
;

67 
	}
}

70 
	$ªgi°î_timeout_debug_evít
()

73 
Decodî
.
debug
.
timeout

åue
;

74 
	}
}

83 
boﬁ
 
	$check_sync_øtio
()

85 
VU32
 
sync_øtio
, 
sync_öãrvÆ
, 
key_öãrvÆ
;

87 if((
Decodî_hw
.
cuºít_timî_vÆue
 =0Ë|| (Decodî_hw.
¥ev1_timî_vÆue
 =0Ë|| (Decodî_hw.
¥ev2_timî_vÆue
 =0Ë|| (Decodî_hw.
ˇ±uªd_posôi⁄s_c⁄t
 < 7Ë|| (Decodî_hw.
°©e
.
timî_c⁄töuous_mode
 =
Ál£
))

89 
	`decodî_düg_log_evít
(
DDIAG_SYNCHK_SYN_FAIL
);

90  
Ál£
;

93 
sync_öãrvÆ

	`subåa˘_VU32
(
Decodî_hw
.
cuºít_timî_vÆue
, Decodî_hw.
¥ev2_timî_vÆue
);

94 
key_öãrvÆ

	`subåa˘_VU32
(
Decodî_hw
.
¥ev1_timî_vÆue
, Decodî_hw.
¥ev2_timî_vÆue
);

97 
sync_øtio

	`divide_VU32
(100 * 
key_öãrvÆ
, 
sync_öãrvÆ
);

101 if–(
sync_øtio
 < 
Decodî_Sëup
.
sync_øtio_mö_p˘
Ë|| (sync_øtiÿ> Decodî_Sëup.
sync_øtio_max_p˘
) )

103 
	`decodî_düg_log_evít
(
DDIAG_SYNCHK_SYN_FAIL
);

104  
Ál£
;

108 
	`decodî_düg_log_evít
(
DDIAG_SYNCHK_SYN_PASS
);

109  
åue
;

110 
	}
}

116 
boﬁ
 
	$check_sync_øtio_async
()

118 
VU32
 
sync_øtio
;

121 if((
Decodî_hw
.
cuºít_timî_vÆue
 =0Ë|| (Decodî_hw.
¥ev1_timî_vÆue
 =0Ë|| (Decodî_hw.
ˇ±uªd_posôi⁄s_c⁄t
 !1Ë|| (Decodî_hw.
°©e
.
timî_c⁄töuous_mode
 =
åue
))

123 
	`decodî_düg_log_evít
(
DDIAG_SYNCHK_ASYN_FAIL
);

124  
Ál£
;

128 
sync_øtio
(100 * 
Decodî_hw
.
¥ev1_timî_vÆue
Ë/ (Decodî_hw.¥ev1_timî_vÆuê+ Decodî_hw.
cuºít_timî_vÆue
);

131 if–(
sync_øtio
 < 
Decodî_Sëup
.
sync_øtio_mö_p˘
Ë|| (sync_øtiÿ> Decodî_Sëup.
sync_øtio_max_p˘
) )

133 
	`decodî_düg_log_evít
(
DDIAG_SYNCHK_ASYN_FAIL
);

134  
Ál£
;

138 
	`decodî_düg_log_evít
(
DDIAG_SYNCHK_ASYN_PASS
);

139  
åue
;

140 
	}
}

148 
	$upd©e_timög_d©a
()

150 
VU32
 
≥riod_us
, 
Ωm
, 
dñè_Ωm
;

155 
	`ª£t_timög_d©a
();

159 if–(
Decodî_hw
.
°©e
.
timî_c⁄töuous_mode
 =
Ál£
Ë|| (Decodî_hw.
ˇ±uªd_posôi⁄s_c⁄t
 != 1))

166 
≥riod_us

Decodî_hw
.
cuºít_timî_vÆue
 * 
DECODER_TIMER_PERIOD_US
;

168 if(
≥riod_us
 < 6000)

175 
Decodî
.
¸™k_≥riod_us

≥riod_us
;

176 
Decodî
.
ouçuts
.
≥riod_vÆid

åue
;

179 
Ωm

	`ˇlc_Ωm
(
≥riod_us
);

181 if((
Ωm
 < 100) || (rpm > 10000))

187 if(
Decodî
.
ouçuts
.
Ωm_vÆid
)

189 
dñè_Ωm

	`subåa˘_VU32
(
Ωm
, 
Decodî
.
¥ev1_¸™k_Ωm
);

193 
dñè_Ωm
= 0;

197 
Decodî
.
¸™k_Ωm

Ωm
;

198 
Decodî
.
ouçuts
.
Ωm_vÆid

åue
;

210 
Decodî
.
¸™k_ac˚Àøti⁄
= 0;

212 
	}
}

215 
	$ª£t_timög_d©a
()

217 
Decodî
.
¸™k_≥riod_us
= 0;

218 
Decodî
.
¸™k_Ωm
= 0;

219 
Decodî
.
¸™k_ac˚Àøti⁄
= 0;

221 
Decodî
.
¥ev1_¸™k_Ωm
= 0;

223 
Decodî
.
ouçuts
.
≥riod_vÆid

Ál£
;

224 
Decodî
.
ouçuts
.
Ωm_vÆid

Ál£
;

225 
Decodî
.
ouçuts
.
ac˚l_vÆid

Ál£
;

226 
	}
}

232 
	$ª£t_timeout_cou¡î
()

234 
Decodî
.
timeout_cou¡
 =0;

235 
Decodî
.
ouçuts
.
timeout

Ál£
;

236 
	}
}

239 
	$ª£t_posôi⁄_d©a
()

241 
Decodî
.
¸™k_posôi⁄

CRK_POSITION_UNDEFINED
;

242 
Decodî
.
pha£

PHASE_UNDEFINED
;

244 
Decodî
.
ouçuts
.
pha£_vÆid

Ál£
;

245 
Decodî
.
ouçuts
.
posôi⁄_vÆid

Ál£
;

246 
	}
}

249 
	$ª£t_öã∫Æ_d©a
()

251 
	`ª£t_posôi⁄_d©a
();

252 
	`ª£t_timög_d©a
();

253 
	}
}

257 
	$decodî_£t_°©e
(
decodî_öã∫Æ_°©e_t
 
NewSèã
)

259 if(
NewSèã
 >
DSTATE_COUNT
)

262 
Decodî
.
°©e

DSTATE_INIT
;

267 if((
Decodî
.
°©e
 =
DSTATE_SYNC
Ë&& (
NewSèã
 != DSTATE_SYNC))

269 
	`ªgi°î_sync_lo°_debug_evít
();

272 
Decodî
.
°©e

NewSèã
;

273 
	}
}

289 vﬁ©ûê
Tu¨eg_decodî_t
 * 
	$öô_decodî_logic
()

291 
	`decodî_£t_°©e
(
DSTATE_INIT
);

293 
	`ª£t_öã∫Æ_d©a
();

294 
	`ª£t_timeout_cou¡î
();

297 
Decodî
.
decodî_timeout_thrs
((1000UL * 
Decodî_Sëup
.
timeout_s
Ë/ 
DECODER_TIMER_OVERFLOW_MS
) +1;

304 
	`decodî_unmask_¸™k_úq
();

306  &
Decodî
;

307 
	}
}

321 
	$decodî_¸™k_h™dÀr
()

324 
	`ª£t_timeout_cou¡î
();

326 
Decodî
.
°©e
) {

328 
DSTATE_INIT
:

330 
	`decodî_£t_°©e
(
DSTATE_ASYNC
);

333 
	`decodî_£t_¸™k_pickup_£nsög
(
Decodî_Sëup
.
key_begö_£nsög
);

340 
	`decodî_°¨t_timî
();

343 
	`ª£t_öã∫Æ_d©a
();

346 
	`decodî_düg_log_evít
(
DDIAG_CRKPOS_INIT
);

351 
DSTATE_ASYNC
:

357 
	`decodî_£t_¸™k_pickup_£nsög
(
Decodî_Sëup
.
key_íd_£nsög
);

358 
	`decodî_£t_°©e
(
DSTATE_ASYNC_KEY
);

361 
	`decodî_düg_log_evít
(
DDIAG_CRKPOS_ASYNC
);

366 
DSTATE_ASYNC_KEY
:

373 
	`decodî_£t_¸™k_pickup_£nsög
(
Decodî_Sëup
.
key_begö_£nsög
);

374 
	`decodî_£t_°©e
(
DSTATE_ASYNC_GAP
);

377 
	`decodî_düg_log_evít
(
DDIAG_CRKPOS_ASYNC_KEY
);

382 
DSTATE_ASYNC_GAP
:

388 
	`decodî_£t_¸™k_pickup_£nsög
(
Decodî_Sëup
.
key_íd_£nsög
);

390 if–
	`check_sync_øtio_async
(Ë=
åue
 )

393 
	`decodî_£t_°©e
(
DSTATE_SYNC
);

394 
Decodî
.
¸™k_posôi⁄

CRK_POSITION_B1
;

397 
	`decodî_ªque°_timî_ª£t
();

398 
	`decodî_£t_timî_c⁄töuous_mode_⁄
();

401 
	`ªgi°î_gŸ_sync_debug_evít
();

407 
	`decodî_£t_°©e
(
DSTATE_ASYNC_KEY
);

410 
	`decodî_£t_timî_c⁄töuous_mode_off
();

411 
	`ª£t_öã∫Æ_d©a
();

415 
	`decodî_düg_log_evít
(
DDIAG_CRKPOS_ASYNC_GAP
);

420 
DSTATE_SYNC
:

423 
Decodî
.
¸™k_posôi⁄

	`¸™k_posôi⁄_a·î
(Decoder.crank_position);

426 
	`decodî_£t_¸™k_pickup_£nsög
(
SENSING_INVERT
);

429 
	`decodî_düg_log_evít
(
DDIAG_CRKPOS_SYNC
);

435 
Decodî
.
¸™k_posôi⁄
)

437 
CRK_POSITION_B1
:

440 if–
	`check_sync_øtio
(Ë=
åue
 )

442 
Decodî
.
ouçuts
.
posôi⁄_vÆid

åue
;

445 
	`decodî_ªque°_timî_ª£t
();

450 
	`ª£t_öã∫Æ_d©a
();

453 
	`decodî_£t_°©e
(
DSTATE_INIT
);

458 
CRK_POSITION_B2
:

461 
	`upd©e_timög_d©a
();

466 
CRK_POSITION_C1
:

469 if(
Decodî
.
ouçuts
.
pha£_vÆid
 =
åue
)

471 
Decodî
.
pha£

	`›posôe_pha£
(Decoder.phase);

482 if(
Decodî
.
¸™k_posôi⁄
 =
Decodî_Sëup
.
cis_íabÀ_pos
)

485 
	`íabÀ_cis
();

487 if(
Decodî
.
¸™k_posôi⁄
 =
Decodî_Sëup
.
cis_dißbÀ_pos
)

490 
	`dißbÀ_cis
();

496 
DSTATE_TIMEOUT
:

499 
	`decodî_£t_°©e
(
DSTATE_INIT
);

505 
	`decodî_£t_°©e
(
DSTATE_INIT
);

515 if(
Decodî
.
°©e
 =
DSTATE_SYNC
)

517 
	`åiggî_decodî_úq
();

525 
	}
}

531 
	$decodî_¸™k_noi£fûãr_h™dÀr
()

533 
	`decodî_unmask_¸™k_úq
();

534 
	}
}

541 
	$decodî_¸™k_timeout_h™dÀr
()

544 
	`decodî_£t_°©e
(
DSTATE_TIMEOUT
);

545 
	`ª£t_öã∫Æ_d©a
();

548 
	`ªgi°î_timî_ovîÊow_debug_evít
();

554 if(
Decodî
.
timeout_cou¡
 >Decodî.
decodî_timeout_thrs
)

557 
Decodî
.
ouçuts
.
timeout

åue
;

560 
	`decodî_°›_timî
();

563 
	`decodî_unmask_¸™k_úq
();

566 
	`decodî_düg_log_evít
(
DDIAG_TIMEOUT_EVENTS
);

569 
	`ªgi°î_timeout_debug_evít
();

576 
	`åiggî_decodî_úq
();

580 
Decodî
.
timeout_cou¡
++;

583 
	}
}

589 
	$decodî_upd©e_cis
()

591 
ígöe_pha£_t
 
dëe˘ed_pha£
;

592 
U32
 
lobe_™gÀ_deg
, 
lobe_öãrvÆ_us
;

595 if((
Decodî
.
ouçuts
.
≥riod_vÆid
 =
Ál£
) ||

596 ((
Decodî
.
cis
.
lobe_begö_dëe˘ed
 =
åue
Ë&& (Decodî.cis.
lobe_íd_dëe˘ed
 =
Ál£
)) ||

597 ((
Decodî
.
cis
.
lobe_begö_dëe˘ed
 =
Ál£
Ë&& (Decodî.cis.
lobe_íd_dëe˘ed
 =
åue
)) ||

598 (
Decodî
.
cis
.
cis_Áûuª
 =
åue
) )

601 
Decodî
.
pha£

PHASE_UNDEFINED
;

602 
Decodî
.
ouçuts
.
pha£_vÆid

Ál£
;

605 
Decodî
.
cis_sync_cou¡î
 =0;

608 
	`decodî_düg_log_evít
(
DDIAG_CISUPD_PRECOND_FAIL
);

617 if–(
Decodî
.
cis
.
lobe_begö_dëe˘ed
 =
åue
Ë&& (Decodî.cis.
lobe_íd_dëe˘ed
 ==Årue))

619 
lobe_öãrvÆ_us

DECODER_TIMER_PERIOD_US
 * 
	`subåa˘_VU32
(
Decodî
.
lobe_íd_time°amp
, Decodî.
lobe_begö_time°amp
);

621 
lobe_™gÀ_deg

	`ˇlc_rŸ_™gÀ_deg
(
lobe_öãrvÆ_us
, 
Decodî
.
¸™k_≥riod_us
);

624 if(
lobe_™gÀ_deg
 > 
Decodî_Sëup
.
cis_mö_™gÀ_deg
)

626 
dëe˘ed_pha£

Decodî_Sëup
.
cis_åiggîed_pha£
;

630 
dëe˘ed_pha£

	`›posôe_pha£
(
Decodî_Sëup
.
cis_åiggîed_pha£
);

633 
	`decodî_düg_log_evít
(
DDIAG_CISUPD_INTERVAL_FAIL
);

642 if(
Decodî
.
pha£
 =
dëe˘ed_pha£
)

646 if(
Decodî
.
cis_sync_cou¡î
 < 
Decodî_Sëup
.
cis_sync_thªs
)

648 
Decodî
.
cis_sync_cou¡î
 += 1;

651 if(
Decodî
.
cis_sync_cou¡î
 =
Decodî_Sëup
.
cis_sync_thªs
)

654 
Decodî
.
ouçuts
.
pha£_vÆid

åue
;

657 
Tu¨eg
.
Eº‹s
.
£ns‹_CIS_îr‹

Ál£
;

661 
	`decodî_düg_log_evít
(
DDIAG_CISUPD_PHASE_PASS
);

666 
Decodî
.
ouçuts
.
pha£_vÆid

Ál£
;

669 
Tu¨eg
.
Eº‹s
.
£ns‹_CIS_îr‹

Ál£
;

672 
Decodî
.
pha£

dëe˘ed_pha£
;

673 
Decodî
.
cis_sync_cou¡î
 =0;

676 
	`decodî_düg_log_evít
(
DDIAG_CISUPD_PHASE_FAIL
);

678 
	}
}

681 
	$decodî_cis_h™dÀr
()

684 if((
Decodî_hw
.
°©e
.
timî_c⁄töuous_mode
 =
Ál£
Ë|| (
Decodî
.
cis
.
cis_Áûuª
 =
åue
))

686 
Decodî
.
cis
.
cis_Áûuª

åue
;

689 
	`decodî_düg_log_evít
(
DDIAG_CISHDL_PRECOND_FAIL
);

697 if(
Decodî_hw
.
cis_£nsög
 =
Decodî_Sëup
.
lobe_begö_£nsög
)

699 
Decodî
.
lobe_begö_time°amp

	`decodî_gë_time°amp
();

700 
Decodî
.
cis
.
lobe_begö_dëe˘ed

åue
;

703 
	`decodî_£t_cis_£nsög
(
Decodî_Sëup
.
lobe_íd_£nsög
);

706 if(
Decodî_hw
.
cis_£nsög
 =
Decodî_Sëup
.
lobe_íd_£nsög
)

708 
Decodî
.
lobe_íd_time°amp

	`decodî_gë_time°amp
();

709 
Decodî
.
cis
.
lobe_íd_dëe˘ed

åue
;

712 
	`decodî_£t_cis_£nsög
(
Decodî_Sëup
.
lobe_begö_£nsög
);

716 
	`upd©e_ˇm_noi£fûãr
();

717 
	}
}

720 
	$decodî_cis_noi£fûãr_h™dÀr
()

722 
	`decodî_unmask_cis_úq
();

723 
	}
}

726 
	$íabÀ_cis
()

729 
	`decodî_£t_cis_£nsög
(
Decodî_Sëup
.
lobe_begö_£nsög
);

732 
Decodî
.
cis
.
cis_Áûuª

Ál£
;

733 
Decodî
.
cis
.
lobe_begö_dëe˘ed

Ál£
;

734 
Decodî
.
cis
.
lobe_íd_dëe˘ed

Ál£
;

737 
	`decodî_unmask_cis_úq
();

738 
	}
}

742 
	$dißbÀ_cis
()

745 
	`decodî_mask_cis_úq
();

748 
	`decodî_upd©e_cis
();

749 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_logic.h

1 #i‚de‡
DECODERLOGIC_H_INCLUDED


2 
	#DECODERLOGIC_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

6 
	~"¥o˚ss_èbÀ.h
"

8 
	#DECODER_REQUIRED_CONFIG_VERSION
 3

	)

12 
	mDSTATE_TIMEOUT
,

13 
	mDSTATE_INIT
,

14 
	mDSTATE_ASYNC
,

15 
	mDSTATE_ASYNC_KEY
,

16 
	mDSTATE_ASYNC_GAP
,

17 
	mDSTATE_SYNC
,

18 
	mDSTATE_COUNT


20 } 
	tdecodî_öã∫Æ_°©e_t
;

26 
VU8
 
	mposôi⁄_vÆid
 :1;

27 
VU8
 
	mpha£_vÆid
 :1;

28 
VU8
 
	m≥riod_vÆid
 :1;

29 
VU8
 
	mΩm_vÆid
 :1;

30 
VU8
 
	mac˚l_vÆid
 :1;

32 
VU8
 
	mtimeout
 :1;

34 } 
	tdecodî_ouçut_°©e_t
;

39 
VU8
 
	mlobe_begö_dëe˘ed
 :1;

40 
VU8
 
	mlobe_íd_dëe˘ed
 :1;

41 
VU8
 
	mcis_Áûuª
 :1;

43 } 
	tdecodî_cis_°©e_t
;

48 
U8
 
	mÆl_Êags
;

52 
VU8
 
	mgŸ_sync
 :1;

53 
VU8
 
	mlo°_sync
 :1;

54 
VU8
 
	mtimî_ovîÊow
 :1;

55 
VU8
 
	mtimeout
 :1;

58 } 
	tdecodî_debug_Êags_t
;

69 
¸™k_posôi⁄_t
 
	m¸™k_posôi⁄
;

70 
ígöe_pha£_t
 
	mpha£
;

73 
U32
 
	m¸™k_≥riod_us
;

74 
U32
 
	m¸™k_Ωm
;

75 
U32
 
	m¥ev1_¸™k_Ωm
;

78 
VF32
 
	m¸™k_ac˚Àøti⁄
;

81 
decodî_ouçut_°©e_t
 
	mouçuts
;

88 
decodî_öã∫Æ_°©e_t
 
	m°©e
;

91 
U32
 
	mdecodî_timeout_thrs
;

94 
U32
 
	mtimeout_cou¡
;

97 
decodî_debug_Êags_t
 
	mdebug
;

102 
U32
 
	mlobe_begö_time°amp
;

103 
U32
 
	mlobe_íd_time°amp
;

104 
U32
 
	mcis_sync_cou¡î
;

105 
decodî_cis_°©e_t
 
	mcis
;

107 } 
	tTu¨eg_decodî_t
;

111 vﬁ©ûê
Tu¨eg_decodî_t
 * 
öô_decodî_logic
();

112 
decodî_£t_°©e
(
decodî_öã∫Æ_°©e_t
 
NewSèã
);

115 
upd©e_timög_d©a
();

116 
ª£t_timög_d©a
();

118 
ª£t_posôi⁄_d©a
();

119 
ª£t_öã∫Æ_d©a
();

120 
ª£t_timeout_cou¡î
();

123 
boﬁ
 
check_sync_øtio
();

124 
boﬁ
 
check_sync_øtio_async
();

127 
decodî_¸™k_h™dÀr
();

128 
decodî_¸™k_noi£fûãr_h™dÀr
();

129 
decodî_¸™k_timeout_h™dÀr
();

132 
íabÀ_cis
();

133 
dißbÀ_cis
();

134 
decodî_upd©e_cis
();

135 
decodî_cis_h™dÀr
();

136 
decodî_cis_noi£fûãr_h™dÀr
();

139 
decodî_¥o˚ss_debug_evíts
();

140 
ªgi°î_sync_lo°_debug_evít
();

141 
ªgi°î_gŸ_sync_debug_evít
();

142 
ªgi°î_timî_ovîÊow_debug_evít
();

143 
ªgi°î_timeout_debug_evít
();

	@/home/oli/tenere/efi/Tuareg_sw/src/diagnostics/diagnostics.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/bo˘ok_ty≥s.h
"

4 
	~"dügno°ics.h
"

5 
	~"c⁄vîsi⁄.h
"

6 
	~"u¨t.h
"

7 
	~"u¨t_¥ötf.h
"

9 
VU32
 
	gscheduÀr_düg
[
SCHEDIAG_COUNT
];

10 
VU32
 
	gignôi⁄_düg
[
IGNDIAG_COUNT
];

11 
VU32
 
	gtu¨eg_düg
[
TDIAG_COUNT
];

12 
VU32
 
	gdecodî_düg
[
DDIAG_COUNT
];

13 
VU32
 
	g£ns‹s_düg
[
SNDIAG_COUNT
];

19 
	$scheduÀr_düg_log_evít
(
scheduÀr_düg_t
 
evít
)

21 if(
evít
 < 
SCHEDIAG_COUNT
)

23 
scheduÀr_düg
[
evít
] += 1;

25 
	}
}

28 
	$¥öt_scheduÀr_düg
(
USART_Ty≥Def
 * 
P‹t
)

30 
U32
 
˙t
, 
cﬁumn
 = 1;

32 
	`¥öt
(
P‹t
, "\r\nScheduler diag: \r\n");

34 
˙t
=0; c¡ < 
SCHEDIAG_COUNT
; cnt++)

36 
	`¥ötf_U
(
P‹t
, 
scheduÀr_düg
[
˙t
], 
PAD_10
);

38 if(
cﬁumn
 == 7)

40 
	`¥öt
(
P‹t
, "\r\n");

41 
cﬁumn
 = 1;

45 
cﬁumn
++;

48 
	}
}

51 
	$¥öt_scheduÀr_düg_Àgíd
(
USART_Ty≥Def
 * 
P‹t
)

53 
	`¥öt
(
P‹t
, "\r\n\r\nScheduler Diagnostics Legend:");

54 
	`¥öt
(
P‹t
, "\r\nICH1 - SET, SET_CURRC, SET_NEXTC_PRELOAD, SET_NEXTC_UPDATE, SET_RETRIGD, TRIGGERED, RESET");

55 
	`¥öt
(
P‹t
, "\r\nICH2 - SET, SET_CURRC, SET_NEXTC_PRELOAD, SET_NEXTC_UPDATE, SET_RETRIGD, TRIGGERED, RESET");

56 
	`¥öt
(
P‹t
, "\r\nFCH1 - SET, SET_CURRC, SET_NEXTC_PRELOAD, SET_NEXTC_UPDATE, SET_RETRIGD, TRIGGERED, RESET");

57 
	`¥öt
(
P‹t
, "\r\nFCH2 - SET, SET_CURRC, SET_NEXTC_PRELOAD, SET_NEXTC_UPDATE, SET_RETRIGD, TRIGGERED, RESET");

59 
	`¥öt
(
P‹t
, "\r\nSCHEDIAG_DELAY_CLIPPED, SCHEDIAG_DELAY_BYPASS");

60 
	}
}

66 
	$ignôi⁄_düg_log_evít
(
ignôi⁄_düg_t
 
evít
)

68 if(
evít
 < 
IGNDIAG_COUNT
)

70 
ignôi⁄_düg
[
evít
] += 1;

72 
	}
}

75 
	$¥öt_ignôi⁄_düg
(
USART_Ty≥Def
 * 
P‹t
)

77 
U32
 
˙t
, 
cﬁumn
 = 1;

79 
	`¥öt
(
P‹t
, "\r\nTuareg ignition diag: \r\n");

81 
˙t
=0; c¡ < 
IGNDIAG_COUNT
; cnt++)

83 
	`¥ötf_U
(
P‹t
, 
ignôi⁄_düg
[
˙t
], 
PAD_10
);

85 if(
cﬁumn
 =
DIAG_PRINT_LEGEND_COLUMNS
)

87 
	`¥öt
(
P‹t
, "\r\n");

88 
cﬁumn
 = 1;

92 
cﬁumn
++;

95 
	}
}

98 
	$¥öt_ignôi⁄_düg_Àgíd
(
USART_Ty≥Def
 * 
P‹t
)

100 
	`¥öt
(
TS_PORT
, "\r\nCRKPOSH_CALLS, CRKPOSH_PRECOND_FAIL, CRKPOSH_IGNPOS, CRKPOSH_IGN1SCHED_UNPOWER, CRKPOSH_IGN2SCHED_UNPOWER, ");

101 
	`¥öt
(
TS_PORT
, "\r\nCRKPOSH_IGN1_UNPOWER, CRKPOSH_IGN2_UNPOWER, CRKPOSH_IGN1_POWER, CRKPOSH_IGN2_POWER, IRQ3H_CALLS,");

102 
	`¥öt
(
TS_PORT
, "\r\nIRQ3H_PRECOND_FAIL, IRQ3H_IGN1SCHED_POWER, IRQ3H_IGN2SCHED_POWER, IRQ3H_IGN1_POWER, IRQ3H_IGN2_POWER,");

103 
	`¥öt
(
TS_PORT
, "\r\n UPDIGNCTRL_CALLS, UPDIGNCTRL_REVLIM, UPDIGNCTRL_DYN, UPDIGNCTRL_DYN_FAIL");

104 
	}
}

110 
	$tu¨eg_düg_log_evít
(
tu¨eg_düg_t
 
evít
)

112 if(
evít
 < 
TDIAG_COUNT
)

114 
tu¨eg_düg
[
evít
] += 1;

116 
	}
}

119 
	$¥öt_tu¨eg_düg
(
USART_Ty≥Def
 * 
P‹t
)

121 
U32
 
˙t
;

123 
	`¥öt
(
P‹t
, "\r\nTuareg diag: \r\n");

125 
˙t
=0; c¡ < 
TDIAG_COUNT
; cnt++)

127 
	`¥ötf_U
(
P‹t
, 
tu¨eg_düg
[
˙t
], 
PAD_10
);

129 if((
˙t
 != 0) && ((cnt % 5) == 0))

131 
	`¥öt
(
P‹t
, "\r\n");

135 
	}
}

138 
	$¥öt_tu¨eg_düg_Àgíd
(
USART_Ty≥Def
 * 
P‹t
)

140 
	`¥öt
(
TS_PORT
, "\r\nDECODER_IRQ, DECODER_UPDATE, DECODER_TIMEOUT, DECODER_PASSIVE, IGNITION_IRQ,");

141 
	`¥öt
(
TS_PORT
, "\r\nTRIG_IGN_CALLS, TRIG_COIL_DWELL1, TRIG_COIL_DWELL2, TRIG_COIL_IGN1, TRIG_COIL_IGN2,");

142 
	`¥öt
(
TS_PORT
, "\r\nPROCESSDATA_CALLS, IGNITIONCALC_CALLS, TSTUDIO_CALLS, MODECTRL, KILL_SIDESTAND,");

143 
	`¥öt
(
TS_PORT
, "\r\nKILL_RUNSWITCH, ENTER_INIT, ENTER_HALT, RUNNING_HALT_TR, STB_HALT_TR,");

144 
	`¥öt
(
TS_PORT
, "\r\nINIT_HALT_TR, ENTER_RUNNING, CRANKING_RUNNING_TR, HALT_RUNNING_TR, ENTER_STB,");

145 
	`¥öt
(
TS_PORT
, "\r\nRUNNING_STB_TR, CRANKING_STB_TR, HALT_STB_TR, ENTER_CRANKING, ENTER_MTEST");

146 
	`¥öt
(
TS_PORT
, "\r\nINVALID_RUNMODE");

147 
	}
}

153 
	$decodî_düg_log_evít
(
decodî_düg_t
 
Evít
)

155 if(
Evít
 < 
DDIAG_COUNT
)

157 
decodî_düg
[
Evít
] += 1;

159 
	}
}

162 
	$¥öt_decodî_düg
(
USART_Ty≥Def
 * 
P‹t
)

164 
U32
 
˙t
, 
cﬁumn
 = 1;

166 
	`¥öt
(
P‹t
, "\r\nDecoder diag: \r\n");

168 
˙t
=0; c¡ < 
DDIAG_COUNT
; cnt++)

170 
	`¥ötf_U
(
P‹t
, 
decodî_düg
[
˙t
], 
PAD_10
);

172 if(
cﬁumn
 =
DIAG_PRINT_LEGEND_COLUMNS
)

174 
	`¥öt
(
P‹t
, "\r\n");

175 
cﬁumn
 = 1;

179 
cﬁumn
++;

182 
	}
}

185 
	$¥öt_decodî_düg_Àgíd
(
USART_Ty≥Def
 * 
P‹t
)

187 
	`¥öt
(
TS_PORT
, "\r\nCRK_EXTI_EVENTS, CRKPOS_INIT, CRKPOS_ASYNC, CRKPOS_ASYNC_KEY, CRKPOS_ASYNC_GAP, ");

188 
	`¥öt
(
TS_PORT
, "\r\nCRKPOS_SYNC, SYNCHK_ASYN_FAIL, SYNCHK_ASYN_PASS, SYNCHK_SYN_FAIL, SYNCHK_SYN_PASS,");

189 
	`¥öt
(
TS_PORT
, "\r\nUPDATE_IRQ_CALLS, CRK_NOISEF_EVENTS, CAM_NOISEF_EVENTS, TIM_UPDATE_EVENTS, TIMEOUT_EVENTS,");

190 
	`¥öt
(
TS_PORT
, "\r\nCAM_EXTI_EVENTS, CISHDL_PRECOND_FAIL, CISUPD_PRECOND_FAIL, CISUPD_INTERVAL_FAIL, CISUPD_PHASE_FAIL,");

191 
	`¥öt
(
TS_PORT
, "\r\nCISUPD_PHASE_PASS");

192 
	}
}

198 
	$£ns‹s_düg_log_evít
(
£ns‹s_düg_t
 
Evít
)

200 if(
Evít
 < 
SNDIAG_COUNT
)

202 
£ns‹s_düg
[
Evít
] += 1;

204 
	}
}

207 
	$¥öt_£ns‹s_düg
(
USART_Ty≥Def
 * 
P‹t
)

209 
U32
 
˙t
, 
cﬁumn
 = 1;

211 
	`¥öt
(
P‹t
, "\r\nSensors diag: \r\n");

213 
˙t
=0; c¡ < 
SNDIAG_COUNT
; cnt++)

215 
	`¥ötf_U
(
P‹t
, 
£ns‹s_düg
[
˙t
], 
PAD_10
);

217 if(
cﬁumn
 =
DIAG_PRINT_LEGEND_COLUMNS
)

219 
	`¥öt
(
P‹t
, "\r\n");

220 
cﬁumn
 = 1;

224 
cﬁumn
++;

227 
	}
}

230 
	$¥öt_£ns‹s_düg_Àgíd
(
USART_Ty≥Def
 * 
P‹t
)

232 
	`¥öt
(
TS_PORT
, "\r\nREAD_DSENSORS_CALLS, ADCIRQ_CALLS, ADCIRQ_INJECTEDGR_CALLS, DMAIRQ_CALLS, DMAIRQ_CH1_CALLS");

233 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/diagnostics/diagnostics.h

1 #i‚de‡
DIAGNOSTICS_H_INCLUDED


2 
	#DIAGNOSTICS_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

6 
	#USE_DIAGNOSTICS


	)

8 
	#DIAG_PRINT_LEGEND_COLUMNS
 5

	)

13 
	mSCHEDIAG_ICH1_SET
,

14 
	mSCHEDIAG_ICH1_CURRC_SET
,

15 
	mSCHEDIAG_ICH1_NEXTC_PRELOAD_SET
,

16 
	mSCHEDIAG_ICH1_NEXTC_UPDATE_SET
,

17 
	mSCHEDIAG_ICH1_RETRIGD
,

18 
	mSCHEDIAG_ICH1_TRIG
,

19 
	mSCHEDIAG_ICH1_RESET
,

21 
	mSCHEDIAG_ICH2_SET
,

22 
	mSCHEDIAG_ICH2_CURRC_SET
,

23 
	mSCHEDIAG_ICH2_NEXTC_PRELOAD_SET
,

24 
	mSCHEDIAG_ICH2_NEXTC_UPDATE_SET
,

25 
	mSCHEDIAG_ICH2_RETRIGD
,

26 
	mSCHEDIAG_ICH2_TRIG
,

27 
	mSCHEDIAG_ICH2_RESET
,

29 
	mSCHEDIAG_FCH1_SET
,

30 
	mSCHEDIAG_FCH1_CURRC_SET
,

31 
	mSCHEDIAG_FCH1_NEXTC_PRELOAD_SET
,

32 
	mSCHEDIAG_FCH1_NEXTC_UPDATE_SET
,

33 
	mSCHEDIAG_FCH1_RETRIGD
,

34 
	mSCHEDIAG_FCH1_TRIG
,

35 
	mSCHEDIAG_FCH1_RESET
,

37 
	mSCHEDIAG_FCH2_SET
,

38 
	mSCHEDIAG_FCH2_CURRC_SET
,

39 
	mSCHEDIAG_FCH2_NEXTC_PRELOAD_SET
,

40 
	mSCHEDIAG_FCH2_NEXTC_UPDATE_SET
,

41 
	mSCHEDIAG_FCH2_RETRIGD
,

42 
	mSCHEDIAG_FCH2_TRIG
,

43 
	mSCHEDIAG_FCH2_RESET
,

45 
	mSCHEDIAG_DELAY_CLIPPED
,

46 
	mSCHEDIAG_DELAY_BYPASS
,

48 
	mSCHEDIAG_COUNT


50 } 
	tscheduÀr_düg_t
;

57 
	mIGNDIAG_CRKPOSH_CALLS
,

58 
	mIGNDIAG_CRKPOSH_PRECOND_FAIL
,

59 
	mIGNDIAG_CRKPOSH_IGNPOS
,

60 
	mIGNDIAG_CRKPOSH_IGN1SCHED_UNPOWER
,

61 
	mIGNDIAG_CRKPOSH_IGN2SCHED_UNPOWER
,

62 
	mIGNDIAG_CRKPOSH_IGN1_UNPOWER
,

63 
	mIGNDIAG_CRKPOSH_IGN2_UNPOWER
,

64 
	mIGNDIAG_CRKPOSH_IGN1_POWER
,

65 
	mIGNDIAG_CRKPOSH_IGN2_POWER
,

67 
	mIGNDIAG_IRQ3H_CALLS
,

68 
	mIGNDIAG_IRQ3H_PRECOND_FAIL
,

69 
	mIGNDIAG_IRQ3H_IGN1SCHED_POWER
,

70 
	mIGNDIAG_IRQ3H_IGN2SCHED_POWER
,

71 
	mIGNDIAG_IRQ3H_IGN1_POWER
,

72 
	mIGNDIAG_IRQ3H_IGN2_POWER
,

74 
	mIGNDIAG_UPDIGNCTRL_CALLS
,

75 
	mIGNDIAG_UPDIGNCTRL_REVLIM
,

76 
	mIGNDIAG_UPDIGNCTRL_DYN
,

77 
	mIGNDIAG_UPDIGNCTRL_DYN_FAIL
,

79 
	mIGNDIAG_COUNT


81 } 
	tignôi⁄_düg_t
;

89 
	mTDIAG_DECODER_IRQ
,

90 
	mTDIAG_DECODER_UPDATE
,

91 
	mTDIAG_DECODER_TIMEOUT
,

92 
	mTDIAG_DECODER_PASSIVE
,

95 
	mTDIAG_IGNITION_IRQ
,

98 
	mTDIAG_TRIG_IGN_CALLS
,

99 
	mTDIAG_TRIG_COIL_DWELL1
,

100 
	mTDIAG_TRIG_COIL_DWELL2
,

101 
	mTDIAG_TRIG_COIL_IGN1
,

102 
	mTDIAG_TRIG_COIL_IGN2
,

105 
	mTDIAG_PROCESSDATA_CALLS
,

108 
	mTDIAG_IGNITIONCALC_CALLS
,

112 
	mTDIAG_TSTUDIO_CALLS
,

115 
	mTDIAG_MODECTRL
,

116 
	mTDIAG_KILL_SIDESTAND
,

117 
	mTDIAG_KILL_RUNSWITCH
,

118 
	mTDIAG_KILL_CRASH
,

121 
	mTDIAG_ENTER_INIT
,

122 
	mTDIAG_ENTER_HALT
,

123 
	mTDIAG_RUNNING_HALT_TR
,

124 
	mTDIAG_STB_HALT_TR
,

125 
	mTDIAG_INIT_HALT_TR
,

126 
	mTDIAG_ENTER_RUNNING
,

127 
	mTDIAG_CRANKING_RUNNING_TR
,

128 
	mTDIAG_HALT_RUNNING_TR
,

129 
	mTDIAG_ENTER_STB
,

130 
	mTDIAG_RUNNING_STB_TR
,

131 
	mTDIAG_CRANKING_STB_TR
,

132 
	mTDIAG_HALT_STB_TR
,

133 
	mTDIAG_ENTER_CRANKING
,

134 
	mTDIAG_ENTER_MTEST
,

135 
	mTDIAG_INVALID_RUNMODE
,

137 
	mTDIAG_COUNT


139 } 
	ttu¨eg_düg_t
;

145 
	mDDIAG_CRK_EXTI_EVENTS
,

147 
	mDDIAG_CRKPOS_INIT
,

148 
	mDDIAG_CRKPOS_ASYNC
,

149 
	mDDIAG_CRKPOS_ASYNC_KEY
,

150 
	mDDIAG_CRKPOS_ASYNC_GAP
,

151 
	mDDIAG_CRKPOS_SYNC
,

153 
	mDDIAG_SYNCHK_ASYN_FAIL
,

154 
	mDDIAG_SYNCHK_ASYN_PASS
,

155 
	mDDIAG_SYNCHK_SYN_FAIL
,

156 
	mDDIAG_SYNCHK_SYN_PASS
,

158 
	mDDIAG_UPDATE_IRQ_CALLS
,

162 
	mDDIAG_CRK_NOISEF_EVENTS
,

166 
	mDDIAG_CAM_NOISEF_EVENTS
,

169 
	mDDIAG_TIM_UPDATE_EVENTS
,

170 
	mDDIAG_TIMEOUT_EVENTS
,

173 
	mDDIAG_CAM_EXTI_EVENTS
,

174 
	mDDIAG_CISHDL_PRECOND_FAIL
,

176 
	mDDIAG_CISUPD_PRECOND_FAIL
,

177 
	mDDIAG_CISUPD_INTERVAL_FAIL
,

178 
	mDDIAG_CISUPD_PHASE_FAIL
,

179 
	mDDIAG_CISUPD_PHASE_PASS
,

183 
	mDDIAG_COUNT


185 } 
	tdecodî_düg_t
;

191 
	mSNDIAG_READ_DSENSORS_CALLS
,

192 
	mSNDIAG_ADCIRQ_CALLS
,

193 
	mSNDIAG_ADCIRQ_INJECTEDGR_CALLS
,

194 
	mSNDIAG_DMAIRQ_CALLS
,

195 
	mSNDIAG_DMAIRQ_CH1_CALLS
,

197 
	mSNDIAG_COUNT


199 } 
	t£ns‹s_düg_t
;

203 
scheduÀr_düg_log_evít
(
scheduÀr_düg_t
 
evít
);

204 
¥öt_scheduÀr_düg
(
USART_Ty≥Def
 * 
P‹t
);

205 
¥öt_scheduÀr_düg_Àgíd
(
USART_Ty≥Def
 * 
P‹t
);

207 
ignôi⁄_düg_log_evít
(
ignôi⁄_düg_t
 
evít
);

208 
¥öt_ignôi⁄_düg
(
USART_Ty≥Def
 * 
P‹t
);

209 
¥öt_ignôi⁄_düg_Àgíd
(
USART_Ty≥Def
 * 
P‹t
);

211 
tu¨eg_düg_log_evít
(
tu¨eg_düg_t
 
evít
);

212 
¥öt_tu¨eg_düg
(
USART_Ty≥Def
 * 
P‹t
);

213 
¥öt_tu¨eg_düg_Àgíd
(
USART_Ty≥Def
 * 
P‹t
);

215 
decodî_düg_log_evít
(
decodî_düg_t
 
Evít
);

216 
¥öt_decodî_düg
(
USART_Ty≥Def
 * 
P‹t
);

217 
¥öt_decodî_düg_Àgíd
(
USART_Ty≥Def
 * 
P‹t
);

219 
£ns‹s_düg_log_evít
(
£ns‹s_düg_t
 
evít
);

220 
¥öt_£ns‹s_düg
(
USART_Ty≥Def
 * 
P‹t
);

221 
¥öt_£ns‹s_düg_Àgíd
(
USART_Ty≥Def
 * 
P‹t
);

	@/home/oli/tenere/efi/Tuareg_sw/src/diagnostics/syslog.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/bo˘ok_ty≥s.h
"

4 
	~"Tu¨eg.h
"

5 
	~"sy¶og.h
"

6 
	~"bôfõlds.h
"

7 
	~"u¨t.h
"

8 
	~"u¨t_¥ötf.h
"

11 
sy¶og_mgr_t
 
	gSy¶og_Mgr
;

14 vﬁ©ûê
sy¶og_mesßge_t
 
	gSy¶og
[
SYSLOG_LENGTH
];

16 vﬁ©ûê
sy¶og_d©agøm_t
 
	gD©Æog
[
DATALOG_LENGTH
];

24 
	$Sy¶og_öô
()

26 
Sy¶og_Mgr
.
Msg_E_±r

SYSLOG_LENGTH
 -1;

27 
Sy¶og_Mgr
.
Msg_±r
= 0;

28 
Sy¶og_Mgr
.
D_±r
= 0;

29 
	}
}

33 
	$Sy¶og_Eº‹
(
Tu¨eg_ID
 
Src
, 
U8
 
Loˇti⁄
)

36 if(
Sy¶og_Mgr
.
Msg_E_±r
 >
SYSLOG_LENGTH
) ;

39 
Sy¶og
[
Sy¶og_Mgr
.
Msg_E_±r
].
time°amp

Tu¨eg
.
pTimî
->
sy°em_time
;

42 
Sy¶og
[
Sy¶og_Mgr
.
Msg_E_±r
].
§c

Src
;

43 
Sy¶og
[
Sy¶og_Mgr
.
Msg_E_±r
].
loˇti⁄

Loˇti⁄
 | (1<< 
SYSLOG_LOC_BIT_E
);

46 if(
Sy¶og_Mgr
.
Msg_E_±r
 == 0)

49 
Sy¶og_Mgr
.
Msg_E_±r

SYSLOG_LENGTH
 -1;

53 
Sy¶og_Mgr
.
Msg_E_±r
 -= 1;

55 
	}
}

59 
	$Sy¶og_W¨nög
(
Tu¨eg_ID
 
Src
, 
U8
 
Loˇti⁄
)

62 if(
Loˇti⁄
 > 0x7F) ;

63 if(
Sy¶og_Mgr
.
Msg_±r
 >
SYSLOG_LENGTH
) ;

66 
Sy¶og
[
Sy¶og_Mgr
.
Msg_±r
].
time°amp

Tu¨eg
.
pTimî
->
sy°em_time
;

69 
Sy¶og
[
Sy¶og_Mgr
.
Msg_±r
].
§c

Src
;

70 
Sy¶og
[
Sy¶og_Mgr
.
Msg_±r
].
loˇti⁄

Loˇti⁄
 | (1<< 
SYSLOG_LOC_BIT_W
);

73 if(
Sy¶og_Mgr
.
Msg_±r
 =
SYSLOG_LENGTH
 -1)

76 
Sy¶og_Mgr
.
Msg_±r
= 0;

80 
Sy¶og_Mgr
.
Msg_±r
 += 1;

82 
	}
}

86 
	$Sy¶og_Info
(
Tu¨eg_ID
 
Src
, 
U8
 
Loˇti⁄
)

89 if(
Loˇti⁄
 > 0x3F) ;

90 if(
Sy¶og_Mgr
.
Msg_±r
 >
SYSLOG_LENGTH
) ;

93 
Sy¶og
[
Sy¶og_Mgr
.
Msg_±r
].
time°amp

Tu¨eg
.
pTimî
->
sy°em_time
;

96 
Sy¶og
[
Sy¶og_Mgr
.
Msg_±r
].
§c

Src
;

97 
Sy¶og
[
Sy¶og_Mgr
.
Msg_±r
].
loˇti⁄

Loˇti⁄
;

100 if(
Sy¶og_Mgr
.
Msg_±r
 =
SYSLOG_LENGTH
 -1)

103 
Sy¶og_Mgr
.
Msg_±r
= 0;

107 
Sy¶og_Mgr
.
Msg_±r
 += 1;

109 
	}
}

111 
	$Sy¶og_D©a
(
Tu¨eg_ID
 
Src
, 
U8
 
Loˇti⁄
)

114 if(
Sy¶og_Mgr
.
D_±r
 >
SYSLOG_LENGTH
) ;

117 
D©Æog
[
Sy¶og_Mgr
.
D_±r
].
time°amp

Tu¨eg
.
pTimî
->
sy°em_time
;

120 
D©Æog
[
Sy¶og_Mgr
.
D_±r
].
§c

Src
;

121 
D©Æog
[
Sy¶og_Mgr
.
D_±r
].
loˇti⁄

Loˇti⁄
;

124 if(
Sy¶og_Mgr
.
Msg_±r
 =
SYSLOG_LENGTH
 -1)

127 
Sy¶og_Mgr
.
Msg_±r
= 0;

131 
Sy¶og_Mgr
.
Msg_±r
 += 1;

133 
	}
}

139 
	$show_sy¶og
(
USART_Ty≥Def
 * 
P‹t
)

141 
U32
 
msg
;

145 
	`¥öt
(
P‹t
, "\r\n*** Syslog ***\r\n");

148 
msg
=0; msg < 
SYSLOG_LENGTH
; msg++)

151 if(
Sy¶og
[
msg
].
§c
 != 0)

154 
	`¥öt
(
P‹t
, "\r\n[");

155 
	`¥ötf_U
(
P‹t
, 
Sy¶og
[
msg
].
time°amp
, 
PAD_10
 | 
NO_TRAIL
);

156 
	`¥öt
(
P‹t
, "] ");

159 if–
	`gëBô_BF8
(
SYSLOG_LOC_BIT_E
, 
Sy¶og
[
msg
].
loˇti⁄
))

161 
	`¥öt
(
P‹t
, "EE");

163 if–
	`gëBô_BF8
(
SYSLOG_LOC_BIT_W
, 
Sy¶og
[
msg
].
loˇti⁄
) )

165 
	`¥öt
(
P‹t
, "WW");

169 
	`¥öt
(
P‹t
, "II");

173 
	`¥öt
(
P‹t
, " Mod: ");

174 
	`¥ötf_U
(
P‹t
, 
Sy¶og
[
msg
].
§c
, 
PAD_3
);

177 
	`¥öt
(
P‹t
, "Loc: ");

178 
	`¥ötf_U
(
P‹t
, 
Sy¶og
[
msg
].
loˇti⁄
 & 0x3F, 
PAD_3
 | 
NO_TRAIL
);

181 
	}
}

183 
	$show_d©Æog
(
USART_Ty≥Def
 * 
P‹t
)

185 
U32
 
íåy
, 
byã
;

189 
	`¥öt
(
P‹t
, "\r\n*** Datalog ***\r\n");

192 
íåy
=0;É¡ry < 
DATALOG_LENGTH
;Éntry++)

194 if(
D©Æog
[
íåy
].
§c
 != 0)

197 
	`¥öt
(
P‹t
, "\r\n[");

198 
	`¥ötf_U
(
P‹t
, 
D©Æog
[
íåy
].
time°amp
, 
PAD_10
 | 
NO_TRAIL
);

199 
	`¥öt
(
P‹t
, "]");

202 
	`¥öt
(
P‹t
, "Mod: ");

203 
	`¥ötf_U
(
P‹t
, 
D©Æog
[
íåy
].
§c
, 
PAD_3
);

206 
	`¥öt
(
P‹t
, "] Loc: ");

207 
	`¥ötf_U
(
P‹t
, 
D©Æog
[
íåy
].
loˇti⁄
, 
PAD_3
 | 
NO_TRAIL
);

210 
byã
=0; byte < 24; byte++)

212 
	`Pröt_U8Hex
(
P‹t
, 
D©Æog
[
íåy
].
d©a
.
as_U8
[
byã
]);

216 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/diagnostics/syslog.h

1 #i‚de‡
SYSLOG_H_INCLUDED


2 
	#SYSLOG_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ID.h
"

7 
	#USE_SYSLOG


	)

9 
	#SYSLOG_LOC_BIT_E
 7

	)

10 
	#SYSLOG_LOC_BIT_W
 6

	)

12 
	#SYSLOG_LENGTH
 30

	)

13 
	#DATALOG_LENGTH
 10

	)

17 
__©åibuã__
 ((
	t__∑cked__
)Ë
	t_sy¶og_mesßge_t
 {

19 
U32
 
	gtime°amp
;

20 
U8
 
	gloˇti⁄
;

21 
Tu¨eg_ID
 
	g§c
;

23 } 
	tsy¶og_mesßge_t
;

28 
F32
 
	mas_Êﬂt
[4];

29 
U32
 
	mas_U32
[4];

30 
U16
 
	mas_U16
[8];

31 
U8
 
	mas_U8
[24];

33 } 
	tsy¶og_d©a128_t
;

36 
__©åibuã__
 ((
	t__∑cked__
)Ë
	t_sy¶og_d©agøm_t
 {

38 
U32
 
	gtime°amp
;

39 
U8
 
	gloˇti⁄
;

40 
Tu¨eg_ID
 
	g§c
;

42 
sy¶og_d©a128_t
 
	gd©a
;

44 } 
	tsy¶og_d©agøm_t
;

47 
	s_sy¶og_mgr_t
 {

49 
U32
 
	mMsg_E_±r
;

50 
U32
 
	mMsg_±r
;

52 
U32
 
	mD_±r
;

54 } 
	tsy¶og_mgr_t
;

59 
Sy¶og_öô
();

60 
Sy¶og_Eº‹
(
Tu¨eg_ID
 
Src
, 
U8
 
Loˇti⁄
);

61 
Sy¶og_W¨nög
(
Tu¨eg_ID
 
Src
, 
U8
 
Loˇti⁄
);

62 
Sy¶og_Info
(
Tu¨eg_ID
 
Src
, 
U8
 
Loˇti⁄
);

63 
Sy¶og_D©a
(
Tu¨eg_ID
 
Src
, 
U8
 
Loˇti⁄
);

65 
show_sy¶og
(
USART_Ty≥Def
 * 
P‹t
);

66 
show_d©Æog
(
USART_Ty≥Def
 * 
P‹t
);

	@/home/oli/tenere/efi/Tuareg_sw/src/fuelling/fuel_hw.c

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

7 
	~"Tu¨eg_ty≥s.h
"

9 
	~"Tu¨eg.h
"

15 
	$£t_öje˘‹1_powîed
()

17 if(
Tu¨eg
.
a˘‹s
.
fuñög_öhibô
 =
Ál£
)

20 
	`gpio_£t_pö
(
GPIOC
, 8, 
PIN_ON
);

22 
Tu¨eg
.
a˘‹s
.
fuñ_öje˘‹_1
 = 
åue
;

24 
	}
}

26 
	$£t_öje˘‹1_u≈owîed
()

29 
	`gpio_£t_pö
(
GPIOC
, 8, 
PIN_OFF
);

31 
Tu¨eg
.
a˘‹s
.
fuñ_öje˘‹_1

Ál£
;

32 
	}
}

34 
	$£t_öje˘‹2_powîed
()

36 if(
Tu¨eg
.
a˘‹s
.
fuñög_öhibô
 =
Ál£
)

39 
	`gpio_£t_pö
(
GPIOC
, 9, 
PIN_ON
);

41 
Tu¨eg
.
a˘‹s
.
fuñ_öje˘‹_2

åue
;

43 
	}
}

45 
	$£t_öje˘‹2_u≈owîed
()

48 
	`gpio_£t_pö
(
GPIOC
, 9, 
PIN_OFF
);

50 
Tu¨eg
.
a˘‹s
.
fuñ_öje˘‹_2

Ál£
;

51 
	}
}

57 
	$£t_fuñ_pump_powîed
()

59 if(
Tu¨eg
.
a˘‹s
.
fuñög_öhibô
 =
Ál£
)

62 
	`gpio_£t_pö
(
GPIOC
, 10, 
PIN_ON
);

64 
Tu¨eg
.
a˘‹s
.
fuñ_pump

åue
;

66 
	}
}

68 
	$£t_fuñ_pump_u≈owîed
()

71 
	`gpio_£t_pö
(
GPIOC
, 10, 
PIN_OFF
);

73 
Tu¨eg
.
a˘‹s
.
fuñ_pump

Ál£
;

74 
	}
}

81 
	$£t_öje˘‹1
(
a˘‹_c⁄åﬁ_t
 
Àvñ
)

83 if(
Àvñ
 =
ACTOR_POWERED
)

85 
	`£t_öje˘‹1_powîed
();

89 
	`£t_öje˘‹1_u≈owîed
();

91 
	}
}

94 
	$£t_öje˘‹2
(
a˘‹_c⁄åﬁ_t
 
Àvñ
)

96 if(
Àvñ
 =
ACTOR_POWERED
)

98 
	`£t_öje˘‹2_powîed
();

102 
	`£t_öje˘‹2_u≈owîed
();

104 
	}
}

107 
	$£t_fuñ_pump
(
a˘‹_c⁄åﬁ_t
 
Àvñ
)

109 if(
Àvñ
 =
ACTOR_POWERED
)

111 
	`£t_fuñ_pump_powîed
();

115 
	`£t_fuñ_pump_u≈owîed
();

117 
	}
}

129 
	$öô_fuñ_hw
()

132 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOCEN
;

134 
	`GPIO_c⁄figuª
(
GPIOC
, 8, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

135 
	`GPIO_c⁄figuª
(
GPIOC
, 9, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

136 
	`GPIO_c⁄figuª
(
GPIOC
, 10, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

138 
	`£t_öje˘‹1_u≈owîed
();

139 
	`£t_öje˘‹2_u≈owîed
();

140 
	`£t_fuñ_pump_u≈owîed
();

141 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/fuelling/fuel_hw.h

1 #i‚de‡
FUELHW_H_INCLUDED


2 
	#FUELHW_H_INCLUDED


	)

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

8 
	~"Tu¨eg_ty≥s.h
"

10 
öô_fuñ_hw
();

12 
£t_öje˘‹1
(
a˘‹_c⁄åﬁ_t
 
Àvñ
);

13 
£t_öje˘‹2
(
a˘‹_c⁄åﬁ_t
 
Àvñ
);

14 
£t_fuñ_pump
(
a˘‹_c⁄åﬁ_t
 
Àvñ
);

17 
£t_öje˘‹1_powîed
();

18 
£t_öje˘‹1_u≈owîed
();

20 
£t_öje˘‹2_powîed
();

21 
£t_öje˘‹2_u≈owîed
();

23 
£t_fuñ_pump_powîed
();

24 
£t_fuñ_pump_u≈owîed
();

	@/home/oli/tenere/efi/Tuareg_sw/src/fuelling/fuel_logic.c

6 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

7 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

8 
	~"°m32_libs/bo˘ok_ty≥s.h
"

9 
	~"fuñ_hw.h
"

10 
	~"fuñ_logic.h
"

19 
	$öô_fuñ_logic
()

22 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/fuelling/fuel_logic.h

1 #i‚de‡
FUELLOGIC_H_INCLUDED


2 
	#FUELLOGIC_H_INCLUDED


	)

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

10 
öô_fuñ_logic
();

	@/home/oli/tenere/efi/Tuareg_sw/src/ignition/Ignition_syslog_locations.h

1 #i‚de‡
IGNITION_SYSLOC_LOCATIONS_H_INCLUDED


2 
	#IGNITION_SYSLOC_LOCATIONS_H_INCLUDED


	)

6 
	mIGNITION_LOC_CONFIG_LOAD_FAIL
,

7 
	mIGNITION_LOC_CONFIG_VERSION_MISMATCH
,

8 
	mIGNITION_LOC_CONFIG_LOAD_SUCCESS
,

17 
	mIGNITION_LOC_COUNT


21 } 
	tignôi⁄_sy¶oc_loˇti⁄s_t
;

	@/home/oli/tenere/efi/Tuareg_sw/src/ignition/Tuareg_ignition.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/bo˘ok_ty≥s.h
"

4 
	~"ba£_ˇlc.h
"

6 
	~"decodî_logic.h
"

8 
	~"Tu¨eg_ignôi⁄.h
"

9 
	~"Tu¨eg_ignôi⁄_c⁄åﬁs.h
"

10 
	~"ignôi⁄_hw.h
"

11 
	~"ignôi⁄_c⁄fig.h
"

13 
	~"scheduÀr.h
"

14 
	~"u¨t.h
"

15 
	~"u¨t_¥ötf.h
"

16 
	~"c⁄vîsi⁄.h
"

17 
	~"èbÀ.h
"

18 
	~"ì¥om.h
"

20 
	~"sy¶og.h
"

21 
	~"Ignôi⁄_sy¶og_loˇti⁄s.h
"

22 
	~"debug_p‹t_mesßges.h
"

23 
	~"dügno°ics.h
"

24 
	~"Tu¨eg.h
"

47 
	$öô_Ignôi⁄
()

49 
exec_ªsu…_t
 
ªsu…
;

52 
ªsu…

	`lﬂd_Ignôi⁄_C⁄fig
();

55 if(
ªsu…
 !
EXEC_OK
)

58 
	`lﬂd_es£¡ül_Ignôi⁄_C⁄fig
();

60 
	`Sy¶og_Eº‹
(
TID_TUAREG_IGNITION
, 
IGNITION_LOC_CONFIG_LOAD_FAIL
);

61 
	`DebugMsg_Eº‹
("FailedÅoÜoad Ignition config!");

62 
	`DebugMsg_W¨nög
("IgnitionÉssential config has beenÜoaded");

64 if(
Ignôi⁄_Sëup
.
Vîsi⁄
 !
IGNITION_REQUIRED_CONFIG_VERSION
)

67 
	`lﬂd_es£¡ül_Ignôi⁄_C⁄fig
();

69 
	`Sy¶og_Eº‹
(
TID_TUAREG_IGNITION
, 
IGNITION_LOC_CONFIG_VERSION_MISMATCH
);

70 
	`DebugMsg_Eº‹
("Ignition config version doesÇot match");

71 
	`DebugMsg_W¨nög
("IgnitionÉssential config has beenÜoaded");

76 
Tu¨eg
.
Eº‹s
.
ignôi⁄_c⁄fig_îr‹

Ál£
;

78 
	`Sy¶og_Info
(
TID_TUAREG_IGNITION
, 
IGNITION_LOC_CONFIG_LOAD_SUCCESS
);

82 
	`öô_ignôi⁄_hw
();

85 
	`Tu¨eg_upd©e_ignôi⁄_c⁄åﬁs
();

86 
	}
}

92 
	$Tu¨eg_ignôi⁄_upd©e_¸™kpos_h™dÀr
()

94 
VU32
 
age_us
, 
c‹r_timög_us
;

97 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_CRKPOSH_CALLS
);

100 if(
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô
 =
åue
)

103 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_CRKPOSH_PRECOND_FAIL
);

106 
	`£t_ignôi⁄_ch1
(
ACTOR_UNPOWERED
);

107 
	`£t_ignôi⁄_ch2
(
ACTOR_UNPOWERED
);

114 if((
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
vÆid
 =
Ál£
Ë|| (Tu¨eg.ignôi⁄_c⁄åﬁs.°©e.
ªv_limôî
 =
åue
) ||

115 (
Tu¨eg
.
pDecodî
->
ouçuts
.
posôi⁄_vÆid
 =
Ál£
Ë|| (Tu¨eg.pDecodî->ouçuts.
timeout
 =
åue
))

118 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_CRKPOSH_PRECOND_FAIL
);

125 if(
Tu¨eg
.
pDecodî
->
¸™k_posôi⁄
 =Tu¨eg.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_pos
)

129 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_CRKPOSH_IGNPOS
);

134 
age_us
= 0;

135 
c‹r_timög_us

	`subåa˘_VU32
(
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_timög_us
, 
age_us
);

138 if((
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
dy«mic_c⁄åﬁs
 =
åue
Ë&& (Tu¨eg.ignôi⁄_c⁄åﬁs.°©e.
£quítül_mode
 =åueË&& (Tu¨eg.
pDecodî
->
ouçuts
.
pha£_vÆid
 ==Årue))

146 if(
Tu¨eg
.
pDecodî
->
pha£
 =
PHASE_CYL1_COMP
)

148 
	`scheduÀr_£t_ch™√l
(
SCHEDULER_CH_IGN1
, 
ACTOR_UNPOWERED
, 
c‹r_timög_us
, 
åue
);

151 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_CRKPOSH_IGN1SCHED_UNPOWER
);

155 if(
Tu¨eg
.
pDecodî
->
pha£
 =
PHASE_CYL1_EX
)

157 
	`scheduÀr_£t_ch™√l
(
SCHEDULER_CH_IGN2
, 
ACTOR_UNPOWERED
, 
c‹r_timög_us
, 
åue
);

160 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_CRKPOSH_IGN2SCHED_UNPOWER
);

171 
	`scheduÀr_£t_ch™√l
(
SCHEDULER_CH_IGN1
, 
ACTOR_UNPOWERED
, 
c‹r_timög_us
, 
åue
);

174 
	`scheduÀr_£t_ch™√l
(
SCHEDULER_CH_IGN2
, 
ACTOR_UNPOWERED
, 
c‹r_timög_us
, 
åue
);

177 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_CRKPOSH_IGN1_UNPOWER
);

178 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_CRKPOSH_IGN2_UNPOWER
);

186 if((
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
dy«mic_c⁄åﬁs
 =
Ál£
Ë&& (Tu¨eg.ignôi⁄_c⁄åﬁs.°©e.
£quítül_mode
 =Ál£Ë&& (Tu¨eg.
pDecodî
->
¸™k_posôi⁄
 =Tu¨eg.ignôi⁄_c⁄åﬁs.
dwñl_pos
))

188 
	`£t_ignôi⁄_ch1
(
ACTOR_POWERED
);

189 
	`£t_ignôi⁄_ch2
(
ACTOR_POWERED
);

192 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_CRKPOSH_IGN1_POWER
);

193 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_CRKPOSH_IGN2_POWER
);

195 
	}
}

206 
	$Tu¨eg_ignôi⁄_úq_h™dÀr
()

209 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_IRQ3H_CALLS
);

212 if((
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô
 =
åue
) ||

213 (
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
vÆid
 =
Ál£
Ë|| (Tu¨eg.ignôi⁄_c⁄åﬁs.°©e.
ªv_limôî
 =
åue
Ë|| (Tu¨eg.ignôi⁄_c⁄åﬁs.°©e.
dy«mic_c⁄åﬁs
 == false) ||

214 (
Tu¨eg
.
pDecodî
->
ouçuts
.
posôi⁄_vÆid
 =
Ál£
Ë|| (Tu¨eg.pDecodî->ouçuts.
timeout
 =
åue
) )

217 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_IRQ3H_PRECOND_FAIL
);

220 
Tu¨eg
.
a˘‹s
.
ign1_úq_Êag

Ál£
;

221 
Tu¨eg
.
a˘‹s
.
ign2_úq_Êag

Ál£
;

229 if((
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
dy«mic_c⁄åﬁs
 =
åue
Ë&& (Tu¨eg.ignôi⁄_c⁄åﬁs.°©e.
£quítül_mode
 =åueË&& (Tu¨eg.
pDecodî
->
ouçuts
.
pha£_vÆid
 ==Årue))

236 if((
Tu¨eg
.
a˘‹s
.
ignôi⁄_coû_1
 =
Ál£
Ë&& (Tu¨eg.a˘‹s.
ign1_úq_Êag
 =
åue
Ë&& (Tu¨eg.
pDecodî
->
pha£
 =
PHASE_CYL1_COMP
))

239 
Tu¨eg
.
a˘‹s
.
ign1_úq_Êag

Ál£
;

242 
	`scheduÀr_£t_ch™√l
(
SCHEDULER_CH_IGN1
, 
ACTOR_POWERED
, 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_£quítül_us
, 
Ál£
);

245 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_IRQ3H_IGN1SCHED_POWER
);

249 if((
Tu¨eg
.
a˘‹s
.
ignôi⁄_coû_2
 =
Ál£
Ë&& (Tu¨eg.a˘‹s.
ign2_úq_Êag
 =
åue
Ë&& (Tu¨eg.
pDecodî
->
pha£
 =
PHASE_CYL1_EX
))

252 
Tu¨eg
.
a˘‹s
.
ign2_úq_Êag

Ál£
;

255 
	`scheduÀr_£t_ch™√l
(
SCHEDULER_CH_IGN2
, 
ACTOR_POWERED
, 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_£quítül_us
, 
Ál£
);

258 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_IRQ3H_IGN2SCHED_POWER
);

268 
	`scheduÀr_£t_ch™√l
(
SCHEDULER_CH_IGN1
, 
ACTOR_POWERED
, 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_b©ch_us
, 
Ál£
);

271 
	`scheduÀr_£t_ch™√l
(
SCHEDULER_CH_IGN2
, 
ACTOR_POWERED
, 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_b©ch_us
, 
Ál£
);

274 
Tu¨eg
.
a˘‹s
.
ign1_úq_Êag

Ál£
;

275 
Tu¨eg
.
a˘‹s
.
ign2_úq_Êag

Ál£
;

278 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_IRQ3H_IGN1_POWER
);

279 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_IRQ3H_IGN2_POWER
);

282 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/ignition/Tuareg_ignition.h

1 #i‚de‡
TUAREG_IGNITION_H_INCLUDED


2 
	#TUAREG_IGNITION_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

7 
	~"ignôi⁄_hw.h
"

8 
	~"Tu¨eg_ignôi⁄_c⁄åﬁs.h
"

12 
	mCOILS_SHARED
,

13 
	mCOILS_SEPARATE
,

15 
	mCOILS_COUNT


17 } 
	tcoû_£tup_t
;

21 
öô_Ignôi⁄
();

23 
Tu¨eg_ignôi⁄_upd©e_¸™kpos_h™dÀr
();

24 
Tu¨eg_ignôi⁄_úq_h™dÀr
();

	@/home/oli/tenere/efi/Tuareg_sw/src/ignition/Tuareg_ignition_controls.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

3 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_adc.h
"

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

6 
	~"ba£_ˇlc.h
"

8 
	~"Tu¨eg_ignôi⁄.h
"

9 
	~"Tu¨eg_ignôi⁄_c⁄åﬁs.h
"

10 
	~"ignôi⁄_hw.h
"

11 
	~"low¥io_scheduÀr.h
"

12 
	~"u¨t.h
"

13 
	~"c⁄vîsi⁄.h
"

15 
	~"ignôi⁄_c⁄fig.h
"

18 
	~"dügno°ics.h
"

19 
	~"Tu¨eg.h
"

33 
	$Tu¨eg_upd©e_ignôi⁄_c⁄åﬁs
()

35 
exec_ªsu…_t
 
ªsu…
;

38 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_UPDIGNCTRL_CALLS
);

41 if((
Tu¨eg
.
pDecodî
->
ouçuts
.
Ωm_vÆid
 =
Ál£
Ë|| (Tu¨eg.pDecodî->ouçuts.
timeout
 =
åue
Ë|| (Tu¨eg.
Runmode
 =
TMODE_LIMP
Ë|| (Tu¨eg.Runmodê=
TMODE_STB
))

43 
	`deÁu…_ignôi⁄_c⁄åﬁs
();

47 if(
Tu¨eg
.
pDecodî
->
¸™k_Ωm
 > 
Ignôi⁄_Sëup
.
max_Ωm
)

49 
	`ªvlimôî_ignôi⁄_c⁄åﬁs
();

52 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_UPDIGNCTRL_REVLIM
);

57 if((
Tu¨eg
.
pDecodî
->
¸™k_Ωm
 < 
Ignôi⁄_Sëup
.
dy«mic_mö_Ωm
Ë|| (Tu¨eg.
Runmode
 =
TMODE_CRANKING
))

59 
	`¸™kög_ignôi⁄_c⁄åﬁs
();

64 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_UPDIGNCTRL_DYN
);

67 
ªsu…

	`dy«mic_ignôi⁄_c⁄åﬁs
();

69 if(
ªsu…
 !
EXEC_OK
)

72 
	`deÁu…_ignôi⁄_c⁄åﬁs
();

75 
	`ignôi⁄_düg_log_evít
(
IGNDIAG_UPDIGNCTRL_DYN_FAIL
);

78 
	}
}

89 
ölöe
 
	$deÁu…_ignôi⁄_c⁄åﬁs
()

92 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_adv™˚_deg

DEFAULT_IGNITION_ADVANCE_DEG
;

93 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_timög_us
= 0;

94 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_pos

DEFAULT_IGNITION_POSITION
;

97 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_£quítül_us
 =0;

98 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_b©ch_us
 =0;

99 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_£quítül_us
 =0;

100 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_pos

DEFAULT_DWELL_POSITION
;

101 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_b©ch_us

DEFAULT_REPORTED_DWELL_US
;

104 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
Æl_Êags
= 0;

105 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
deÁu…_c⁄åﬁs

åue
;

106 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
vÆid

åue
;

108 
	}
}

113 
ölöe
 
	$¸™kög_ignôi⁄_c⁄åﬁs
()

116 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_adv™˚_deg

CRANKING_REPORTED_IGNITION_ADVANCE_DEG
;

117 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_timög_us
= 0;

118 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_pos

Ignôi⁄_Sëup
.
¸™kög_ignôi⁄_posôi⁄
;

121 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_£quítül_us
 =0;

122 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_b©ch_us
 =0;

123 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_£quítül_us
 =0;

124 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_pos

DEFAULT_DWELL_POSITION
;

125 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_b©ch_us

CRANKING_REPORTED_DWELL_US
;

128 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
Æl_Êags
= 0;

129 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
¸™kög_c⁄åﬁs

åue
;

130 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
vÆid

åue
;

132 
	}
}

138 
ölöe
 
	$ªvlimôî_ignôi⁄_c⁄åﬁs
()

141 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_adv™˚_deg

REVLIMITER_REPORTED_IGNITION_ADVANCE_DEG
;

142 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_timög_us
= 0;

143 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_pos

CRK_POSITION_UNDEFINED
;

146 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_£quítül_us
 =0;

147 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_b©ch_us
 =0;

148 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_£quítül_us
 =0;

149 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_pos

CRK_POSITION_UNDEFINED
;

150 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_b©ch_us

REVLIMITER_REPORTED_DWELL_US
;

153 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
Æl_Êags
= 0;

154 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
ªv_limôî

åue
;

155 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
vÆid

åue
;

156 
	}
}

168 
ölöe
 
exec_ªsu…_t
 
	$dy«mic_ignôi⁄_c⁄åﬁs
()

172 
VU32
 
Ign_adv™˚_deg
, 
Dwñl_èrgë_us
, 
dwñl_avaû_us
;

173 
¥o˚ss_posôi⁄_t
 
ignôi⁄_POS
;

174 
exec_ªsu…_t
 
ªsu…
;

178 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
Æl_Êags
= 0;

179 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
dy«mic_c⁄åﬁs

åue
;

185 if–(
Tu¨eg
.
pDecodî
->
¸™k_Ωm
 < 
Ignôi⁄_Sëup
.
cﬁd_idÀ_cutoff_Ωm
Ë&& (Tu¨eg.
¥o˚ss
.
CLT_K
 < Ignôi⁄_Sëup.
cﬁd_idÀ_cutoff_CLT_K
) )

188 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
cﬁd_idÀ

åue
;

190 
Ign_adv™˚_deg

Ignôi⁄_Sëup
.
cﬁd_idÀ_ignôi⁄_adv™˚_deg
;

191 
Dwñl_èrgë_us

Ignôi⁄_Sëup
.
cﬁd_idÀ_dwñl_èrgë_us
;

199 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
adv™˚_çs

åue
;

205 
Ign_adv™˚_deg

	`gëVÆue_ignAdvTabÀ_TPS
(
Tu¨eg
.
pDecodî
->
¸™k_Ωm
, 30);

213 if(
Tu¨eg
.
pDecodî
->
¸™k_Ωm
 < 2000)

215 
Dwñl_èrgë_us
 = 10000;

219 
Dwñl_èrgë_us
 = 
Ignôi⁄_Sëup
.
dy«mic_dwñl_èrgë_us
;

227 if((
Tu¨eg
.
pDecodî
->
ouçuts
.
pha£_vÆid
 =
åue
Ë&& (
Ignôi⁄_Sëup
.
coû_£tup
 =
COILS_SEPARATE
))

229 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
£quítül_mode

åue
;

237 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_pos

Ignôi⁄_Sëup
.
dy«mic_ignôi⁄_ba£_posôi⁄
;

238 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_adv™˚_deg

Ign_adv™˚_deg
;

241 
ignôi⁄_POS
.
¸™k_pos

Ignôi⁄_Sëup
.
dy«mic_ignôi⁄_ba£_posôi⁄
;

242 
ignôi⁄_POS
.
pha£

PHASE_CYL1_COMP
;

245 
ªsu…

	`gë_¥o˚ss_adv™˚
(&
ignôi⁄_POS
);

247 
	`ASSERT_EXEC_OK
(
ªsu…
);

250 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
ignôi⁄_timög_us

	`ˇlc_rŸ_duøti⁄_us
–
	`subåa˘_VU32
(
ignôi⁄_POS
.
ba£_PA
, 
Ign_adv™˚_deg
), Tu¨eg.
pDecodî
->
¸™k_≥riod_us
);

259 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_£quítül_us

Ignôi⁄_Sëup
.
•¨k_duøti⁄_us
;

260 
dwñl_avaû_us

	`subåa˘_VU32
–2* 
Tu¨eg
.
pDecodî
->
¸™k_≥riod_us
, 
Ignôi⁄_Sëup
.
•¨k_duøti⁄_us
);

261 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_£quítül_us
 +
	`subåa˘_VU32
–
dwñl_avaû_us
, 
Dwñl_èrgë_us
);

262 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_£quítül_us

	`subåa˘_VU32
–2* Tu¨eg.
pDecodî
->
¸™k_≥riod_us
, Tu¨eg.ignôi⁄_c⁄åﬁs.
dwñl_timög_£quítül_us
);

265 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_b©ch_us

Ignôi⁄_Sëup
.
•¨k_duøti⁄_us
;

266 
dwñl_avaû_us

	`subåa˘_VU32
–
Tu¨eg
.
pDecodî
->
¸™k_≥riod_us
, 
Ignôi⁄_Sëup
.
•¨k_duøti⁄_us
);

267 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_timög_b©ch_us
 +
	`subåa˘_VU32
–
dwñl_avaû_us
, 
Dwñl_èrgë_us
);

268 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
dwñl_b©ch_us

	`subåa˘_VU32
–Tu¨eg.
pDecodî
->
¸™k_≥riod_us
, Tu¨eg.ignôi⁄_c⁄åﬁs.
dwñl_timög_b©ch_us
);

272 
Tu¨eg
.
ignôi⁄_c⁄åﬁs
.
°©e
.
vÆid

åue
;

275  
ªsu…
;

276 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/ignition/Tuareg_ignition_controls.h

1 #i‚de‡
TUAREG_IGNITION_CONTROLS_H_INCLUDED


2 
	#TUAREG_IGNITION_CONTROLS_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

11 
	#DEFAULT_DWELL_POSITION
 
CRK_POSITION_D2


	)

12 
	#DEFAULT_IGNITION_POSITION
 
CRK_POSITION_B1


	)

13 
	#DEFAULT_IGNITION_ADVANCE_DEG
 10

	)

14 
	#DEFAULT_REPORTED_DWELL_US
 10000

	)

20 
	#CRANKING_REPORTED_IGNITION_ADVANCE_DEG
 3

	)

21 
	#CRANKING_REPORTED_DWELL_US
 10000

	)

26 
	#REVLIMITER_REPORTED_IGNITION_ADVANCE_DEG
 0

	)

27 
	#REVLIMITER_REPORTED_DWELL_US
 0

	)

31 
	#IGNITION_REQUIRED_CONFIG_VERSION
 3

	)

39 
U16
 
	mÆl_Êags
;

43 
U16
 
	mvÆid
 :1;

44 
U16
 
	mdeÁu…_c⁄åﬁs
 :1;

45 
U16
 
	m¸™kög_c⁄åﬁs
 :1;

46 
U16
 
	mdy«mic_c⁄åﬁs
 :1;

47 
U16
 
	mªv_limôî
 :1;

48 
U16
 
	m£quítül_mode
 :1;

49 
U16
 
	mcﬁd_idÀ
 :1;

50 
U16
 
	madv™˚_m≠
 :1;

51 
U16
 
	madv™˚_çs
 :1;

54 } 
	tignôi⁄_logic_°©e_t
;

61 
	s_ignôi⁄_c⁄åﬁ_t
 {

64 
U32
 
	mignôi⁄_adv™˚_deg
;

65 
U32
 
	mignôi⁄_timög_us
;

66 
¸™k_posôi⁄_t
 
	mignôi⁄_pos
;

69 
U32
 
	mdwñl_timög_£quítül_us
;

70 
U32
 
	mdwñl_timög_b©ch_us
;

71 
U32
 
	mdwñl_£quítül_us
;

74 
¸™k_posôi⁄_t
 
	mdwñl_pos
;

75 
U32
 
	mdwñl_b©ch_us
;

78 
ignôi⁄_logic_°©e_t
 
	m°©e
;

80 } 
	tignôi⁄_c⁄åﬁ_t
;

85 
Tu¨eg_upd©e_ignôi⁄_c⁄åﬁs
();

87 
deÁu…_ignôi⁄_c⁄åﬁs
();

88 
¸™kög_ignôi⁄_c⁄åﬁs
();

89 
ªvlimôî_ignôi⁄_c⁄åﬁs
();

90 
exec_ªsu…_t
 
dy«mic_ignôi⁄_c⁄åﬁs
();

	@/home/oli/tenere/efi/Tuareg_sw/src/ignition/ignition_config.c

1 
	~"°m32_libs/bo˘ok_ty≥s.h
"

2 
	~"Tu¨eg_ty≥s.h
"

4 
	~"ba£_ˇlc.h
"

5 
	~"èbÀ.h
"

6 
	~"ì¥om.h
"

7 
	~"ì¥om_œyout.h
"

9 
	~"ì¥om_œyout.h
"

11 
	~"u¨t.h
"

12 
	~"u¨t_¥ötf.h
"

13 
	~"c⁄vîsi⁄.h
"

15 
	~"ignôi⁄_c⁄fig.h
"

18 vﬁ©ûê
Ignôi⁄_Sëup_t
 
	gIgnôi⁄_Sëup
;

21 vﬁ©ûê
t3D_t
 
	gignAdvTabÀ_TPS
;

22 vﬁ©ûê
t3D_t
 
	gignAdvTabÀ_MAP
;

25 vﬁ©ûê
U8
 * c⁄° 
	gpIgnôi⁄_Sëup_d©a
(vﬁ©ûêU8 *Ë&
Ignôi⁄_Sëup
;

26 c⁄° 
U32
 
	gcIgnôi⁄_Sëup_size
(
Ignôi⁄_Sëup
);

35 
exec_ªsu…_t
 
	$lﬂd_Ignôi⁄_C⁄fig
()

37 
exec_ªsu…_t
 
lﬂd_ªsu…
;

39 
lﬂd_ªsu…

	`Eïrom_lﬂd_d©a
(
EEPROM_IGNITION_SETUP_BASE
, 
pIgnôi⁄_Sëup_d©a
, 
cIgnôi⁄_Sëup_size
);

41 
	`ASSERT_EXEC_OK
(
lﬂd_ªsu…
);

43 
lﬂd_ªsu…

	`lﬂd_t3D_d©a
(&(
ignAdvTabÀ_TPS
.
d©a
), 
EEPROM_IGNITION_ADVTPS_BASE
);

44 
ignAdvTabÀ_TPS
.
mgr
.
div_X_lookup
= 1;

45 
ignAdvTabÀ_TPS
.
mgr
.
div_Y_lookup
= 1;

47  
lﬂd_ªsu…
;

48 
	}
}

56 
	$lﬂd_es£¡ül_Ignôi⁄_C⁄fig
()

61 
	}
}

74 
exec_ªsu…_t
 
	$°‹e_Ignôi⁄_Sëup
()

76  
	`Eïrom_upd©e_d©a
(
EEPROM_IGNITION_SETUP_BASE
, 
pIgnôi⁄_Sëup_d©a
, 
cIgnôi⁄_Sëup_size
);

77 
	}
}

80 
	$show_Ignôi⁄_Sëup
(
USART_Ty≥Def
 * 
P‹t
)

82 
	`¥öt
(
P‹t
, "\r\n\r\nIgnition Config:");

85 
	`¥öt
(
P‹t
, "\r\nrevÜimiter (rpm): ");

86 
	`¥ötf_U
(
P‹t
, 
Ignôi⁄_Sëup
.
max_Ωm
, 
NO_PAD
);

90 
	`¥öt
(
P‹t
, "\r\ndynamic ignition function minimumÑpm: ");

91 
	`¥ötf_U
(
P‹t
, 
Ignôi⁄_Sëup
.
dy«mic_mö_Ωm
, 
NO_PAD
);

94 
	`¥öt
(
P‹t
, "\r\ndynamic ignition baseÖosition: ");

95 
	`¥ötf_¸kpos
(
P‹t
, 
Ignôi⁄_Sëup
.
dy«mic_ignôi⁄_ba£_posôi⁄
);

98 
	`¥öt
(
P‹t
, "\r\ndynamic dwellÅarget (us): ");

99 
	`¥ötf_U
(
P‹t
, 
Ignôi⁄_Sëup
.
dy«mic_dwñl_èrgë_us
, 
NO_PAD
);

103 
	`¥öt
(
P‹t
, "\r\ncold idle cutoff (rpm): ");

104 
	`¥ötf_U
(
P‹t
, 
Ignôi⁄_Sëup
.
cﬁd_idÀ_cutoff_Ωm
, 
NO_PAD
);

107 
	`¥öt
(
P‹t
, "\r\ncold idle cutoff CLT (K): ");

108 
	`¥ötf_U
(
P‹t
, 
Ignôi⁄_Sëup
.
cﬁd_idÀ_cutoff_CLT_K
, 
NO_PAD
);

111 
	`¥öt
(
P‹t
, "\r\ncold idle ignitionádvance (deg): ");

112 
	`¥ötf_U
(
P‹t
, 
Ignôi⁄_Sëup
.
cﬁd_idÀ_ignôi⁄_adv™˚_deg
, 
NO_PAD
);

115 
	`¥öt
(
P‹t
, "\r\ncold idle dwellÅarget (us): ");

116 
	`¥ötf_U
(
P‹t
, 
Ignôi⁄_Sëup
.
cﬁd_idÀ_dwñl_èrgë_us
, 
NO_PAD
);

120 
	`¥öt
(
P‹t
, "\r\ncranking ignitionÖosition: ");

121 
	`¥ötf_¸kpos
(
P‹t
, 
Ignôi⁄_Sëup
.
¸™kög_ignôi⁄_posôi⁄
);

124 
	`¥öt
(
P‹t
, "\r\ncranking dwellÖosition: ");

125 
	`¥ötf_¸kpos
(
P‹t
, 
Ignôi⁄_Sëup
.
¸™kög_dwñl_posôi⁄
);

129 
	`¥öt
(
P‹t
, "\r\ncoil setup: ");

130 
	`¥ötf_U
(
P‹t
, 
Ignôi⁄_Sëup
.
coû_£tup
, 
NO_PAD
);

133 
	`¥öt
(
P‹t
, "\r\nspark duration (us): ");

134 
	`¥ötf_U
(
P‹t
, 
Ignôi⁄_Sëup
.
•¨k_duøti⁄_us
, 
NO_PAD
);

135 
	}
}

141 
exec_ªsu…_t
 
	$modify_Ignôi⁄_Sëup
(
U32
 
Off£t
, U32 
VÆue
)

143 if(
Off£t
 >
cIgnôi⁄_Sëup_size
)

145  
EXEC_ERROR
;

148 *(
pIgnôi⁄_Sëup_d©a
 + 
Off£t
)(
U8
Ë
VÆue
;

150  
EXEC_OK
;

152 
	}
}

157 
	$£nd_Ignôi⁄_Sëup
(
USART_Ty≥Def
 * 
P‹t
)

159 
	`UART_£nd_d©a
(
P‹t
, 
pIgnôi⁄_Sëup_d©a
, 
cIgnôi⁄_Sëup_size
);

160 
	}
}

169 
exec_ªsu…_t
 
	$°‹e_ignAdvTabÀ_TPS
()

171  
	`°‹e_t3D_d©a
(&(
ignAdvTabÀ_TPS
.
d©a
), 
EEPROM_IGNITION_ADVTPS_BASE
);

172 
	}
}

175 
	$show_ignAdvTabÀ_TPS
(
USART_Ty≥Def
 * 
P‹t
)

177 
	`¥öt
(
P‹t
, "\r\n\r\nIgnition Advance Table (TPS):\r\n");

179 
	`show_t3D_d©a
(
TS_PORT
, &(
ignAdvTabÀ_TPS
.
d©a
));

180 
	}
}

183 
exec_ªsu…_t
 
	$modify_ignAdvTabÀ_TPS
(
U32
 
Off£t
, U32 
VÆue
)

186  
	`modify_t3D_d©a
(&(
ignAdvTabÀ_TPS
.
d©a
), 
Off£t
, 
VÆue
);

187 
	}
}

193 
	$£nd_ignAdvTabÀ_TPS
(
USART_Ty≥Def
 * 
P‹t
)

195 
	`£nd_t3D_d©a
(
P‹t
, &(
ignAdvTabÀ_TPS
.
d©a
));

196 
	}
}

199 
VU32
 
	$gëVÆue_ignAdvTabÀ_TPS
(
VU32
 
Rpm
, 
VF32
 
TPS
)

201  (
VU32
Ë
	`gëVÆue_t3D
(&
ignAdvTabÀ_TPS
, 
	`divide_VU32
(
Rpm
, ignAdvTabÀ_TPS.
mgr
.
div_X_lookup
), 
TPS
);

202 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/ignition/ignition_config.h

1 #i‚de‡
IGNITION_CONFIG_H_INCLUDED


2 
	#IGNITION_CONFIG_H_INCLUDED


	)

4 
	~"Tu¨eg_ignôi⁄.h
"

6 
	#IGNITION_SETUP_SIZE
 20

	)

7 
	#IGNITION_ADVTPS_SIZE
 288

	)

13 
__©åibuã__
 ((
	t__∑cked__
)Ë
	t_Ignôi⁄_Sëup_t_
 {

15 
U8
 
	gVîsi⁄
;

18 
U16
 
	gmax_Ωm
;

21 
U16
 
	gdy«mic_mö_Ωm
;

22 
¸™k_posôi⁄_t
 
	gdy«mic_ignôi⁄_ba£_posôi⁄
;

23 
U16
 
	gdy«mic_dwñl_èrgë_us
;

26 
U16
 
	gcﬁd_idÀ_cutoff_Ωm
;

27 
U16
 
	gcﬁd_idÀ_cutoff_CLT_K
;

28 
U8
 
	gcﬁd_idÀ_ignôi⁄_adv™˚_deg
;

29 
U16
 
	gcﬁd_idÀ_dwñl_èrgë_us
;

32 
¸™k_posôi⁄_t
 
	g¸™kög_ignôi⁄_posôi⁄
;

33 
¸™k_posôi⁄_t
 
	g¸™kög_dwñl_posôi⁄
;

36 
coû_£tup_t
 
	gcoû_£tup
;

38 
U16
 
	g•¨k_duøti⁄_us
;

40 } 
	tIgnôi⁄_Sëup_t
;

48 
exec_ªsu…_t
 
lﬂd_Ignôi⁄_C⁄fig
();

49 
lﬂd_es£¡ül_Ignôi⁄_C⁄fig
();

52 vﬁ©ûê
Ignôi⁄_Sëup_t
 
Ignôi⁄_Sëup
;

53 
exec_ªsu…_t
 
°‹e_Ignôi⁄_Sëup
();

54 
show_Ignôi⁄_Sëup
();

55 
exec_ªsu…_t
 
modify_Ignôi⁄_Sëup
(
U32
 
Off£t
, U32 
VÆue
);

56 
£nd_Ignôi⁄_Sëup
(
USART_Ty≥Def
 * 
P‹t
);

59 
exec_ªsu…_t
 
°‹e_ignAdvTabÀ_TPS
();

60 
show_ignAdvTabÀ_TPS
(
USART_Ty≥Def
 * 
P‹t
);

61 
exec_ªsu…_t
 
modify_ignAdvTabÀ_TPS
(
U32
 
Off£t
, U32 
VÆue
);

62 
£nd_ignAdvTabÀ_TPS
(
USART_Ty≥Def
 * 
P‹t
);

63 
VU32
 
gëVÆue_ignAdvTabÀ_TPS
(VU32 
Rpm
, 
VF32
 
TPS
);

68 
	#ASSERT_CRANK_POS
(
pos
Ëif(’osË>
CRK_POSITION_COUNT
Ë 
EXEC_ERROR


	)

69 
	#ASSERT_IGNITION_SETUP
(
£tup
Ëif((£tupË>
COILS_COUNT
Ë 
EXEC_ERROR


	)

	@/home/oli/tenere/efi/Tuareg_sw/src/ignition/ignition_hw.c

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

8 
	~"ignôi⁄_hw.h
"

10 
	~"Tu¨eg.h
"

18 
	$£t_coû1_powîed
()

20 if(
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô
 =
Ál£
)

23 
	`gpio_£t_pö
(
GPIOC
, 6, 
PIN_ON
);

25 
Tu¨eg
.
a˘‹s
.
ignôi⁄_coû_1

åue
;

27 
	}
}

29 
	$£t_coû1_u≈owîed
()

32 
	`gpio_£t_pö
(
GPIOC
, 6, 
PIN_OFF
);

34 
Tu¨eg
.
a˘‹s
.
ignôi⁄_coû_1

Ál£
;

35 
	}
}

37 
	$£t_coû2_powîed
()

39 if(
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô
 =
Ál£
)

42 
	`gpio_£t_pö
(
GPIOC
, 7, 
PIN_ON
);

44 
Tu¨eg
.
a˘‹s
.
ignôi⁄_coû_2

åue
;

46 
	}
}

48 
	$£t_coû2_u≈owîed
()

51 
	`gpio_£t_pö
(
GPIOC
, 7, 
PIN_OFF
);

53 
Tu¨eg
.
a˘‹s
.
ignôi⁄_coû_2

Ál£
;

54 
	}
}

63 
	$åiggî_ignôi⁄_úq
()

65 if(
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô
 =
Ál£
)

68 
EXTI
->
SWIER

EXTI_SWIER_SWIER3
;

70 
	}
}

79 
	$£t_ignôi⁄_ch1
(
a˘‹_c⁄åﬁ_t
 
Àvñ
)

81 if(
Àvñ
 =
ACTOR_POWERED
)

83 
	`£t_coû1_powîed
();

87 
	`£t_coû1_u≈owîed
();

90 
Tu¨eg
.
a˘‹s
.
ign1_úq_Êag

åue
;

91 
	`åiggî_ignôi⁄_úq
();

93 
	}
}

96 
	$£t_ignôi⁄_ch2
(
a˘‹_c⁄åﬁ_t
 
Àvñ
)

98 if(
Àvñ
 =
ACTOR_POWERED
)

100 
	`£t_coû2_powîed
();

104 
	`£t_coû2_u≈owîed
();

107 
Tu¨eg
.
a˘‹s
.
ign2_úq_Êag

åue
;

108 
	`åiggî_ignôi⁄_úq
();

110 
	}
}

124 
	$öô_ignôi⁄_hw
()

127 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOCEN
;

130 
	`GPIO_c⁄figuª
(
GPIOC
, 6, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

131 
	`GPIO_c⁄figuª
(
GPIOC
, 7, 
GPIO_MODE_OUT
, 
GPIO_OUT_PP
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

134 
	`£t_coû1_u≈owîed
();

135 
	`£t_coû2_u≈owîed
();

138 
EXTI
->
IMR
 |
EXTI_IMR_MR3
;

141 
	`NVIC_SëPri‹ôy
(
EXTI3_IRQn
, 10UL);

142 
	`NVIC_CÀ¨PídögIRQ
(
EXTI3_IRQn
);

143 
	`NVIC_E«bÀIRQ
(
EXTI3_IRQn
);

145 
	`£t_coû1_u≈owîed
();

146 
	`£t_coû2_u≈owîed
();

147 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/ignition/ignition_hw.h

1 #i‚de‡
IGNITIONHW_H_INCLUDED


2 
	#IGNITIONHW_H_INCLUDED


	)

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

7 
	~"Tu¨eg_ty≥s.h
"

10 
öô_ignôi⁄_hw
();

12 
£t_ignôi⁄_ch1
(
a˘‹_c⁄åﬁ_t
 
Àvñ
);

13 
£t_ignôi⁄_ch2
(
a˘‹_c⁄åﬁ_t
 
Àvñ
);

17 
£t_coû1_powîed
();

18 
£t_coû1_u≈owîed
();

19 
£t_coû2_powîed
();

20 
£t_coû2_u≈owîed
();

22 
åiggî_ignôi⁄_úq
();

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

3 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_adc.h
"

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

6 
	~"ba£_ˇlc.h
"

8 
	~"Tu¨eg_decodî.h
"

10 
	~"Tu¨eg_ignôi⁄.h
"

11 
	~"ignôi⁄_hw.h
"

12 
	~"ignôi⁄_c⁄fig.h
"

14 
	~"Tu¨eg_£ns‹s.h
"

16 
	~"scheduÀr.h
"

17 
	~"low¥io_scheduÀr.h
"

18 
	~"u¨t.h
"

19 
	~"c⁄vîsi⁄.h
"

20 
	~"sy°ick_timî.h
"

21 
	~"Tu¨eg_c⁄sﬁe.h
"

22 
	~"Tu¨eg_c⁄fig.h
"

23 
	~"èbÀ.h
"

24 
	~"ì¥om.h
"

25 
	~"£ns‹s.h
"

26 
	~"fuñ_hw.h
"

27 
	~"fuñ_logic.h
"

29 
	~"dash_hw.h
"

30 
	~"dash_logic.h
"

31 
	~"a˘_hw.h
"

32 
	~"a˘_logic.h
"

34 
	~"¥o˚ss_èbÀ.h
"

36 
	~"dügno°ics.h
"

37 
	~"Tu¨eg.h
"

38 
	~"u¨t_¥ötf.h
"

39 
	~"moduÀ_ã°.h
"

41 
	~"sy¶og.h
"

42 
	~"debug_p‹t_mesßges.h
"

43 
	~"Tu¨eg_sy¶og_loˇti⁄s.h
"

46 
	$Tu¨eg_¥öt_öô_mesßge
()

48 #ifde‡
TUAREG_MODULE_TEST


49 
	`moduÀã°_öômsg_a˘i⁄
();

52 
	`¥öt
(
DEBUG_PORT
, "\r \n \r \n . \r \n . \r \n . \r \n \r \n *** This is Tuareg,Üord ofÅhe Sahara *** \r \n");

53 
	`¥öt
(
DEBUG_PORT
, "V 0.2");

55 
	}
}

60 
	$Tu¨eg_upd©e_Runmode
()

67 
	`tu¨eg_düg_log_evít
(
TDIAG_MODECTRL
);

69 
	`Tu¨eg_upd©e_hÆt_sour˚s
();

71 
Tu¨eg
.
Runmode
)

74 
TMODE_SERVICE
:

80 
TMODE_CRANKING
:

83 if(
Tu¨eg
.
HÆt_sour˚
.
Æl_Êags
)

85 
	`Tu¨eg_£t_Runmode
(
TMODE_HALT
);

87 if((
Tu¨eg
.
pDecodî
->
ouçuts
.
Ωm_vÆid
 =
åue
Ë&& (Tu¨eg.pDecodî->
¸™k_Ωm
 > 
Ignôi⁄_Sëup
.
dy«mic_mö_Ωm
))

90 
	`Tu¨eg_£t_Runmode
(
TMODE_RUNNING
);

96 
TMODE_RUNNING
:

97 
TMODE_STB
:

100 if(
Tu¨eg
.
HÆt_sour˚
.
Æl_Êags
)

102 
	`Tu¨eg_£t_Runmode
(
TMODE_HALT
);

108 
TMODE_HALT
:

111 if(
Tu¨eg
.
HÆt_sour˚
.
Æl_Êags
 == 0)

113 
	`Tu¨eg_£t_Runmode
(
TMODE_STB
);

116 
	`tu¨eg_düg_log_evít
(
TDIAG_HALT_STB_TR
);

121 
TMODE_LIMP
:

127 if(
Tu¨eg
.
HÆt_sour˚
.
run_swôch
)

129 
	`Tu¨eg_°›_ígöe
();

136 
	`F©Æ
(
TID_TUAREG
, 
TUAREG_LOC_UPDATE_RUNMODE_DEFAULT_BRANCH
);

140 
	}
}

143 
	$Tu¨eg_£t_Runmode
(vﬁ©ûê
tu¨eg_runmode_t
 
T¨gë_runmode
)

145 
exec_ªsu…_t
 
ªsu…
;

147 if(
Tu¨eg
.
Runmode
 !
T¨gë_runmode
)

150 if(
Tu¨eg
.
Runmode
 =
TMODE_LIMP
)

152 
	`Sy¶og_W¨nög
(
TID_TUAREG
, 
TUAREG_LOC_SET_RUNMODE_LIMP_EXIT
);

153 
	`DebugMsg_W¨nög
("trapped in LIMP mode");

160 
T¨gë_runmode
)

162 
TMODE_HWINIT
:

169 
	`tu¨eg_düg_log_evít
(
TDIAG_ENTER_INIT
);

172 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_4
);

179 
Tu¨eg
.
pTimî

	`öô_sy°ick_timî
();

180 
	`Sy¶og_öô
();

182 
	`Eïrom_öô
();

188 
	`UART_DEBUG_PORT_Inô
();

189 
	`Tu¨eg_¥öt_öô_mesßge
();

192 
TMODE_CONFIGLOAD
:

195 
ªsu…

	`lﬂd_Tu¨eg_Sëup
();

198 if(
ªsu…
 !
EXEC_OK
)

200 
Tu¨eg
.
Eº‹s
.
tu¨eg_c⁄fig_îr‹

åue
;

201 
	`lﬂd_es£¡ül_Tu¨eg_Sëup
();

204 
	`Sy¶og_Eº‹
(
TID_TUAREG
, 
TUAREG_LOC_SET_RUNMODE_LOAD_CONFIG_FAIL
);

205 
	`Sy¶og_W¨nög
(
TID_TUAREG
, 
TUAREG_LOC_SET_RUNMODE_ESSENTIALS_CONFIG_LOADED
);

206 
	`DebugMsg_Eº‹
("FailedÅoÜoad Tuareg config");

207 
	`DebugMsg_W¨nög
("TuaregÉssential config has beenÜoaded");

209 if(
Tu¨eg_Sëup
.
Vîsi⁄
 !
TUAREG_REQUIRED_CONFIG_VERSION
)

211 
Tu¨eg
.
Eº‹s
.
tu¨eg_c⁄fig_îr‹

åue
;

212 
	`lﬂd_es£¡ül_Tu¨eg_Sëup
();

215 
	`Sy¶og_Eº‹
(
TID_TUAREG
, 
TUAREG_LOC_SET_RUNMODE_LOAD_CONFIG_VERSION_FAIL
);

216 
	`Sy¶og_W¨nög
(
TID_TUAREG
, 
TUAREG_LOC_SET_RUNMODE_ESSENTIALS_CONFIG_LOADED
);

217 
	`DebugMsg_Eº‹
("Tuareg configÜoaded version doesÇot match");

218 
	`DebugMsg_W¨nög
("TuaregÉssential config has beenÜoaded");

223 
Tu¨eg
.
Eº‹s
.
tu¨eg_c⁄fig_îr‹

Ál£
;

225 
	`Sy¶og_Info
(
TID_TUAREG
, 
TUAREG_LOC_SET_RUNMODE_LOAD_CONFIG_SUCCESS
);

230 
TMODE_MODULEINIT
:

235 
Tu¨eg
.
pDecodî

	`öô_Decodî
();

237 
Tu¨eg
.
pSís‹s

	`öô_Sís‹s
();

239 
	`öô_Ignôi⁄
();

241 
	`öô_scheduÀr
();

243 
	`öô_low¥io_scheduÀr
();

244 
	`öô_fuñ_logic
();

245 
	`öô_dash_logic
();

246 
	`öô_a˘_logic
();

248 
	`Tu¨eg_öô_c⁄sﬁe
();

250 
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô

åue
;

251 
Tu¨eg
.
a˘‹s
.
fuñög_öhibô

åue
;

255 
TMODE_LIMP
:

261 
TMODE_SERVICE
:

263 
	`Sy¶og_Info
(
TID_TUAREG
, 
TUAREG_LOC_SET_RUNMODE_SERVICE
);

264 
	`DebugMsg_W¨nög
("Entering Service Mode");

267 
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô

Ál£
;

268 
Tu¨eg
.
a˘‹s
.
fuñög_öhibô

Ál£
;

272 
TMODE_HALT
:

275 
	`Tu¨eg_°›_ígöe
();

278 
	`tu¨eg_düg_log_evít
(
TDIAG_ENTER_HALT
);

281 
TMODE_RUNNING
:

287 
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô

Ál£
;

288 
Tu¨eg
.
a˘‹s
.
fuñög_öhibô

Ál£
;

291 if(
Tu¨eg
.
Runmode
 =
TMODE_CRANKING
)

293 
	`tu¨eg_düg_log_evít
(
TDIAG_CRANKING_RUNNING_TR
);

296 
	`tu¨eg_düg_log_evít
(
TDIAG_ENTER_RUNNING
);

300 
TMODE_STB
:

303 
	`Tu¨eg_°›_ígöe
();

306 
	`tu¨eg_düg_log_evít
(
TDIAG_ENTER_STB
);

309 
TMODE_CRANKING
:

311 
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô

Ál£
;

312 
Tu¨eg
.
a˘‹s
.
fuñög_öhibô

Ál£
;

316 
	`£t_fuñ_pump_powîed
();

323 
	`F©Æ
(
TID_TUAREG
, 
TUAREG_LOC_SET_RUNMODE_DEFAULT_BRANCH
);

329 
Tu¨eg
.
Runmode

T¨gë_runmode
;

333 
	}
}

337 
ölöe
 
	$Tu¨eg_°›_ígöe
()

340 
Tu¨eg
.
a˘‹s
.
ignôi⁄_öhibô

åue
;

341 
Tu¨eg
.
a˘‹s
.
fuñög_öhibô

åue
;

344 
	`£t_ignôi⁄_ch1
(
ACTOR_UNPOWERED
);

345 
	`£t_ignôi⁄_ch2
(
ACTOR_UNPOWERED
);

348 
	`£t_fuñ_pump
(
ACTOR_UNPOWERED
);

349 
	`£t_öje˘‹1
(
ACTOR_UNPOWERED
);

350 
	`£t_öje˘‹2
(
ACTOR_UNPOWERED
);

353 
	`scheduÀr_ª£t_ign1
();

354 
	`scheduÀr_ª£t_ign2
();

357 
	`ª£t_a£ns‹_sync_öãgøt‹
(
ASENSOR_SYNC_MAP
);

358 
	}
}

365 
	$Tu¨eg_upd©e_hÆt_sour˚s
()

368 if–(
Tu¨eg
.
pSís‹s
->
d£ns‹s
 & (1<< 
DSENSOR_RUN
)Ë!
RUN_SENSOR_ENGAGE_LEVEL
 )

370 
Tu¨eg
.
HÆt_sour˚
.
run_swôch

åue
;

373 
	`tu¨eg_düg_log_evít
(
TDIAG_KILL_RUNSWITCH
);

376 
	`¥öt
(
DEBUG_PORT
, "\r\nHALT!Ñeason: DSENSOR_RUN");

380 
Tu¨eg
.
HÆt_sour˚
.
run_swôch

Ál£
;

384 if–(
Tu¨eg
.
pSís‹s
->
d£ns‹s
 & (1<< 
DSENSOR_CRASH
)Ë=
CRASH_SENSOR_ENGAGE_LEVEL
)

386 
Tu¨eg
.
HÆt_sour˚
.
¸ash_£ns‹

åue
;

389 
	`tu¨eg_düg_log_evít
(
TDIAG_KILL_CRASH
);

393 
	`¥öt
(
DEBUG_PORT
, "\r\nHALT!Ñeason: DSENSOR_CRASH");

397 
Tu¨eg
.
HÆt_sour˚
.
¸ash_£ns‹

Ál£
;

401 if(–(
Tu¨eg
.
pSís‹s
->
d£ns‹s
 & (1<< 
DSENSOR_CRASH
)Ë=
CRASH_SENSOR_ENGAGE_LEVEL
Ë&& (Tu¨eg.
¥o˚ss
.
Gór
 !
GEAR_NEUTRAL
) )

403 
Tu¨eg
.
HÆt_sour˚
.
side°™d_£ns‹

åue
;

406 
	`tu¨eg_düg_log_evít
(
TDIAG_KILL_SIDESTAND
);

410 
	`¥öt
(
DEBUG_PORT
, "\r\nHALT!Ñeason: DSENSOR_SIDESTAND");

414 
Tu¨eg
.
HÆt_sour˚
.
side°™d_£ns‹

Ál£
;

417 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg.h

1 #i‚de‡
TUAREG_H_INCLUDED


2 
	#TUAREG_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

7 
	~"Tu¨eg_îr‹s.h
"

8 
	~"Tu¨eg_c⁄fig.h
"

10 
	~"Tu¨eg_¥o˚ss_d©a.h
"

12 
	~"èbÀ.h
"

13 
	~"£ns‹s.h
"

14 
	~"¥o˚ss_èbÀ.h
"

16 
	~"Tu¨eg_ignôi⁄.h
"

17 
	~"Tu¨eg_ignôi⁄_c⁄åﬁs.h
"

19 
	~"Tu¨eg_decodî.h
"

21 
	~"sy°ick_timî.h
"

24 
	#TUAREG_REQUIRED_CONFIG_VERSION
 3

	)

42 
	#IGNITION_CONTROLS_UPDATE_POSITION
 
CRK_POSITION_B2


	)

46 
	#CRASH_SENSOR_ENGAGE_LEVEL
 (1<< 
DSENSOR_CRASH
)

	)

49 
	#RUN_SENSOR_ENGAGE_LEVEL
 (1<< 
DSENSOR_RUN
)

	)

57 
	#ASENSOR_VALIDITY_THRES
 150

	)

58 
	#ASENSOR_VALIDITY_FASTINIT
 100

	)

66 
	#MAP_DEFAULT_KPA
 100

	)

67 
	#BARO_DEFAULT_KPA
 100

	)

68 
	#TPS_DEFAULT_DEG
 45

	)

69 
	#O2_DEFAULT_AFR
 14.5

	)

70 
	#IAT_DEFAULT_C
 20

	)

71 
	#CLT_DEFAULT_C
 85

	)

72 
	#VBAT_DEFAULT_V
 14

	)

73 
	#KNOCK_DEFAULT
 0

	)

74 
	#GEAR_DEFAULT
 0

	)

80 
	mTMODE_BOOT
,

83 
	mTMODE_HWINIT
,

84 
	mTMODE_CONFIGLOAD
,

85 
	mTMODE_MODULEINIT
,

88 
	mTMODE_LIMP
,

91 
	mTMODE_SERVICE
,

94 
	mTMODE_HALT
,

97 
	mTMODE_STB
,

100 
	mTMODE_CRANKING
,

103 
	mTMODE_RUNNING


105 } 
	ttu¨eg_runmode_t
;

110 
U8
 
	mÆl_Êags
;

114 
VU8
 
	m¸ash_£ns‹
 :1;

115 
VU8
 
	mrun_swôch
 :1;

116 
VU8
 
	mside°™d_£ns‹
 :1;

119 } 
	ttu¨eg_hÆt§c_t
;

125 
U32
 
	mignôi⁄_öhibô
 :1;

126 
U32
 
	mignôi⁄_coû_1
 :1;

127 
U32
 
	mignôi⁄_coû_2
 :1;

128 
U32
 
	mign1_úq_Êag
 :1;

129 
U32
 
	mign2_úq_Êag
 :1;

132 
U32
 
	mfuñög_öhibô
 :1;

133 
U32
 
	mfuñ_öje˘‹_1
 :1;

134 
U32
 
	mfuñ_öje˘‹_2
 :1;

135 
U32
 
	mfuñ_pump
 :1;

137 } 
	ttu¨eg_a˘‹s_°©e_t
;

144 
	s_Tu¨eg_t
 {

150 vﬁ©ûê
Tu¨eg_decodî_t
 * 
	mpDecodî
;

155 vﬁ©ûê
£ns‹_öãrÁ˚_t
 * 
	mpSís‹s
;

156 vﬁ©ûê
sy°ick_t
 * 
	mpTimî
;

161 vﬁ©ûê
ignôi⁄_c⁄åﬁ_t
 
	mignôi⁄_c⁄åﬁs
;

166 vﬁ©ûê
tu¨eg_runmode_t
 
	mRunmode
;

167 vﬁ©ûê
tu¨eg_hÆt§c_t
 
	mHÆt_sour˚
;

168 vﬁ©ûê
tu¨eg_îr‹_t
 
	mEº‹s
;

171 vﬁ©ûê
¥o˚ss_d©a_t
 
	m¥o˚ss
;

174 vﬁ©ûê
tu¨eg_a˘‹s_°©e_t
 
	ma˘‹s
;

177 
VU32
 
	mdecodî_w©chdog_ms
;

179 } 
	tTu¨eg_t
;

185 vﬁ©ûê
Tu¨eg_t
 
Tu¨eg
;

187 
Tu¨eg_¥öt_öô_mesßge
();

189 
Tu¨eg_upd©e_Runmode
();

190 
Tu¨eg_£t_Runmode
(vﬁ©ûê
tu¨eg_runmode_t
 
T¨gë_runmode
);

192 
Tu¨eg_°›_ígöe
();

194 
Tu¨eg_exp‹t_düg
(
VU32
 * 
pT¨gë
);

195 
Tu¨eg_upd©e_hÆt_sour˚s
();

197 
ª£t_decodî_w©chdog
();

198 
upd©e_decodî_w©chdog
();

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_ID.h

1 #i‚de‡
TUAREG_ID_H_INCLUDED


2 
	#TUAREG_ID_H_INCLUDED


	)

7 
	mTID_INVALID
,

8 
	mTID_ACTORS_HW
,

9 
	mTID_ACTORS_LOGIC
,

10 
	mTID_SERIAL_MONITOR
,

11 
	mTID_TUAREG_CONSOLE
,

12 
	mTID_TUNERSTUDIO
,

13 
	mTID_TUNERSTUDIO_OUTCHANNEL
,

14 
	mTID_TUNERSTUDIO_SERVICE
,

15 
	mTID_UART
,

16 
	mTID_UART_PRINTF
,

17 
	mTID_DASH_HW
,

18 
	mTID_DASH_LOGIC
,

19 
	mTID_DEBUG
,

20 
	mTID_DWT
,

21 
	mTID_DECODER_CONFIG
,

22 
	mTID_DECODER_HW
,

23 
	mTID_DECODER_LOGIC
,

24 
	mTID_TUAREG_DECODER
,

25 
	mTID_DIAGNOSTICS
,

26 
	mTID_SYSLOG
,

27 
	mTID_FUEL_HW
,

28 
	mTID_IGNITION_CONFIG
,

29 
	mTID_IGNITION_HW
,

30 
	mTID_TUAREG_IGNITION
,

31 
	mTID_TUAREG_IGNITION_CONTROLS
,

32 
	mTID_MAIN
,

33 
	mTID_TUAREG
,

34 
	mTID_TUAREG_CONFIG
,

35 
	mTID_TUAREG_ERRORS
,

36 
	mTID_TUAREG_POCESS_DATA
,

37 
	mTID_TUAREG_TYPES
,

38 
	mTID_PROCESS_TABLE
,

39 
	mTID_SENSOR_CALIBRATION
,

40 
	mTID_SENSORS
,

41 
	mTID_EEPROM
,

42 
	mTID_TABLE
,

43 
	mTID_LOWPRIO_SCHEDULER
,

44 
	mTID_SCHEDULER
,

45 
	mTID_SYSTICK_TIMER
,

46 
	mTID_BASE_CALC
,

47 
	mTID_BITFIELDS
,

48 
	mTID_CONVERSION
,

50 
	mTID_COUNT


52 } 
	tTu¨eg_ID
;

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_config.c

3 
	~"èbÀ.h
"

4 
	~"ì¥om.h
"

5 
	~"ì¥om_œyout.h
"

7 
	~"Tu¨eg.h
"

9 
	~"u¨t.h
"

10 
	~"u¨t_¥ötf.h
"

11 
	~"c⁄vîsi⁄.h
"

15 vﬁ©ûê
Tu¨eg_Sëup_t
 
	gTu¨eg_Sëup
;

17 vﬁ©ûê
U8
 * c⁄° 
	gpTu¨eg_Sëup_d©a
(vﬁ©ûêU8 *Ë&
Tu¨eg_Sëup
;

18 c⁄° 
U32
 
	gcTu¨eg_Sëup_size
(
Tu¨eg_Sëup
);

26 
exec_ªsu…_t
 
	$lﬂd_Tu¨eg_Sëup
()

28  
	`Eïrom_lﬂd_d©a
(
EEPROM_TUAREG_CONFIG_BASE
, 
pTu¨eg_Sëup_d©a
, 
cTu¨eg_Sëup_size
);

29 
	}
}

37 
	$lﬂd_es£¡ül_Tu¨eg_Sëup
()

39 
Tu¨eg_Sëup
.
Vîsi⁄
= 0;

44 
Tu¨eg_Sëup
.
åiggî_adv™˚_m≠
[
CRK_POSITION_A1
]
TUAREG_SETUP_DEFAULT_POSITION_A1_ADVANCE
;

45 
Tu¨eg_Sëup
.
åiggî_adv™˚_m≠
[
CRK_POSITION_A2
]
TUAREG_SETUP_DEFAULT_POSITION_A2_ADVANCE
;

46 
Tu¨eg_Sëup
.
åiggî_adv™˚_m≠
[
CRK_POSITION_B1
]
TUAREG_SETUP_DEFAULT_POSITION_B1_ADVANCE
;

47 
Tu¨eg_Sëup
.
åiggî_adv™˚_m≠
[
CRK_POSITION_B2
]
TUAREG_SETUP_DEFAULT_POSITION_B2_ADVANCE
;

48 
Tu¨eg_Sëup
.
åiggî_adv™˚_m≠
[
CRK_POSITION_C1
]
TUAREG_SETUP_DEFAULT_POSITION_C1_ADVANCE
;

49 
Tu¨eg_Sëup
.
åiggî_adv™˚_m≠
[
CRK_POSITION_C2
]
TUAREG_SETUP_DEFAULT_POSITION_C2_ADVANCE
;

50 
Tu¨eg_Sëup
.
åiggî_adv™˚_m≠
[
CRK_POSITION_D1
]
TUAREG_SETUP_DEFAULT_POSITION_D1_ADVANCE
;

51 
Tu¨eg_Sëup
.
åiggî_adv™˚_m≠
[
CRK_POSITION_D2
]
TUAREG_SETUP_DEFAULT_POSITION_D2_ADVANCE
;

53 
Tu¨eg_Sëup
.
decodî_dñay_us

TUAREG_SETUP_DEFAULT_DECODER_DELAY
;

55 
Tu¨eg_Sëup
.
gór_øtio
[
GEAR_1
]= 0.0;

56 
Tu¨eg_Sëup
.
gór_øtio
[
GEAR_2
]= 0.0;

57 
Tu¨eg_Sëup
.
gór_øtio
[
GEAR_3
]= 0.0;

58 
Tu¨eg_Sëup
.
gór_øtio
[
GEAR_4
]= 0.0;

59 
Tu¨eg_Sëup
.
gór_øtio
[
GEAR_5
]= 0.0;

60 
Tu¨eg_Sëup
.
gór_øtio
[
GEAR_NEUTRAL
]= 0.0;

64 
	}
}

71 
exec_ªsu…_t
 
	$°‹e_Tu¨eg_Sëup
()

73  
	`Eïrom_upd©e_d©a
(
EEPROM_TUAREG_CONFIG_BASE
, 
pTu¨eg_Sëup_d©a
, 
cTu¨eg_Sëup_size
);

74 
	}
}

77 
	$show_Tu¨eg_Sëup
(
USART_Ty≥Def
 * 
P‹t
)

79 
U32
 
pos
, 
gór
;

81 
	`¥öt
(
P‹t
, "\r\n\r\nTuareg Config:");

86 
	`¥öt
(
P‹t
, "\r\nVersion: ");

87 
	`¥ötf_U
(
P‹t
, 
Tu¨eg_Sëup
.
Vîsi⁄
, 
NO_PAD
 | 
NO_TRAIL
);

92 
	`¥öt
(
P‹t
, "\r\nTriggerádvance map\r\n");

94 
pos
=0;Öos< 
CRK_POSITION_COUNT
;Öos++)

96 
	`¥ötf_¸kpos
(
P‹t
, 
pos
);

97 
	`UART_Tx
(
P‹t
, ':');

98 
	`¥ötf_U
(
P‹t
, 
Tu¨eg_Sëup
.
åiggî_adv™˚_m≠
[
pos
], 
NO_PAD
);

101 
	`¥öt
(
P‹t
, "\r\nDecoder Delay (us): ");

102 
	`¥ötf_U
(
P‹t
, 
Tu¨eg_Sëup
.
decodî_dñay_us
, 
NO_PAD
);

107 
	`¥öt
(
P‹t
, "\r\ngearÑatio map\r\n");

109 
gór
=0; gór< 
GEAR_COUNT
; gear++)

111 
	`¥ötf_U
(
P‹t
, 
Tu¨eg_Sëup
.
gór_øtio
[
gór
], 
PAD_2
 | 
NO_TRAIL
);

112 
	`UART_Tx
(
P‹t
, ':');

113 
	`¥ötf_F32
(
P‹t
, 
Tu¨eg_Sëup
.
gór_øtio
[
gór
]);

117 
	}
}

123 
exec_ªsu…_t
 
	$modify_Tu¨eg_Sëup
(
U32
 
Off£t
, U32 
VÆue
)

125 if(
Off£t
 >
cTu¨eg_Sëup_size
)

127  
EXEC_ERROR
;

130 *(
pTu¨eg_Sëup_d©a
 + 
Off£t
)(
U8
Ë
VÆue
;

132  
EXEC_OK
;

133 
	}
}

139 
	$£nd_Tu¨eg_Sëup
(
USART_Ty≥Def
 * 
P‹t
)

141 
	`UART_£nd_d©a
(
P‹t
, 
pTu¨eg_Sëup_d©a
, 
cTu¨eg_Sëup_size
);

142 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_config.h

1 #i‚de‡
TUAREG_CONFIG_H_INCLUDED


2 
	#TUAREG_CONFIG_H_INCLUDED


	)

4 
	~"u¨t.h
"

7 
	#TUAREG_SETUP_SIZE
 42

	)

12 
__©åibuã__
 ((
	t__∑cked__
)Ë
	t_Tu¨eg_Sëup_t
 {

14 
U8
 
	gVîsi⁄
;

17 
VU16
 
	gåiggî_adv™˚_m≠
[
CRK_POSITION_COUNT
];

20 
U16
 
	gdecodî_dñay_us
;

23 
VF32
 
	ggór_øtio
[
GEAR_COUNT
];

25 } 
	tTu¨eg_Sëup_t
;

53 
	#TUAREG_SETUP_DEFAULT_POSITION_A1_ADVANCE
 98

	)

54 
	#TUAREG_SETUP_DEFAULT_POSITION_A2_ADVANCE
 60

	)

55 
	#TUAREG_SETUP_DEFAULT_POSITION_B1_ADVANCE
 10

	)

56 
	#TUAREG_SETUP_DEFAULT_POSITION_B2_ADVANCE
 3

	)

57 
	#TUAREG_SETUP_DEFAULT_POSITION_C1_ADVANCE
 180

	)

58 
	#TUAREG_SETUP_DEFAULT_POSITION_C2_ADVANCE
 172

	)

59 
	#TUAREG_SETUP_DEFAULT_POSITION_D1_ADVANCE
 190

	)

60 
	#TUAREG_SETUP_DEFAULT_POSITION_D2_ADVANCE
 278

	)

75 
	#TUAREG_SETUP_DEFAULT_DECODER_DELAY
 40

	)

85 vﬁ©ûê
Tu¨eg_Sëup_t
 
Tu¨eg_Sëup
;

87 
exec_ªsu…_t
 
lﬂd_Tu¨eg_Sëup
();

88 
lﬂd_es£¡ül_Tu¨eg_Sëup
();

89 
exec_ªsu…_t
 
°‹e_Tu¨eg_Sëup
();

91 
show_Tu¨eg_Sëup
(
USART_Ty≥Def
 * 
P‹t
);

93 
exec_ªsu…_t
 
modify_Tu¨eg_Sëup
(
U32
 
Off£t
, U32 
VÆue
);

95 
£nd_Tu¨eg_Sëup
(
USART_Ty≥Def
 * 
P‹t
);

101 
	#ASSERT_TRIGGER_ANGLE
(
™gÀ
Ëif(◊ngÀË> 360Ë 
EXEC_ERROR


	)

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_errors.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

3 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_adc.h
"

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

6 
	~"u¨t.h
"

7 
	~"u¨t_¥ötf.h
"

8 
	~"c⁄vîsi⁄.h
"

10 
	~"Tu¨eg.h
"

11 
	~"Tu¨eg_îr‹s.h
"

12 
	~"Tu¨eg_ID.h
"

14 
	~"sy¶og.h
"

15 
	~"debug_p‹t_mesßges.h
"

20 
	$F©Æ
(
Tu¨eg_ID
 
Id
, 
U8
 
Loˇti⁄
)

23 
	`Sy¶og_Eº‹
(
Id
, 
Loˇti⁄
);

25 
	`DebugMsg_Eº‹
("FATAL --");

32 
	}
}

35 
ölöe
 
	$As£π
(
boﬁ
 
C⁄dôi⁄
, 
Tu¨eg_ID
 
Id
, 
U8
 
Loˇti⁄
)

37 if(!
C⁄dôi⁄
)

39 
	`F©Æ
(
Id
, 
Loˇti⁄
);

41 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_errors.h

1 #i‚de‡
TUAREG_ERRORS_H_INCLUDED


2 
	#TUAREG_ERRORS_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

6 
	~"Tu¨eg_ID.h
"

10 
U32
 
	mÆl_Êags
;

15 
VU32
 
	mdecodî_c⁄fig_îr‹
 :1;

16 
VU32
 
	mignôi⁄_c⁄fig_îr‹
 :1;

17 
VU32
 
	m£ns‹_ˇlibøti⁄_îr‹
 :1;

18 
VU32
 
	mtu¨eg_c⁄fig_îr‹
 :1;

20 
VU32
 
	m£ns‹_O2_îr‹
 :1;

21 
VU32
 
	m£ns‹_TPS_îr‹
 :1;

22 
VU32
 
	m£ns‹_IAT_îr‹
 :1;

23 
VU32
 
	m£ns‹_CLT_îr‹
 :1;

24 
VU32
 
	m£ns‹_VBAT_îr‹
 :1;

25 
VU32
 
	m£ns‹_KNOCK_îr‹
 :1;

26 
VU32
 
	m£ns‹_BARO_îr‹
 :1;

27 
VU32
 
	m£ns‹_GEAR_îr‹
 :1;

28 
VU32
 
	m£ns‹_MAP_îr‹
 :1;

29 
VU32
 
	m£ns‹_CIS_îr‹
 :1;

32 } 
	ttu¨eg_îr‹_t
;

34 
As£π
(
boﬁ
 
C⁄dôi⁄
, 
Tu¨eg_ID
 
Id
, 
U8
 
Loˇti⁄
);

35 
F©Æ
(
Tu¨eg_ID
 
Id
, 
U8
 
Loˇti⁄
);

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_process_data.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

3 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_adc.h
"

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

6 
	~"ba£_ˇlc.h
"

7 
	~"decodî_hw.h
"

8 
	~"decodî_logic.h
"

9 
	~"Tu¨eg_ignôi⁄.h
"

10 
	~"Tu¨eg_ignôi⁄_c⁄åﬁs.h
"

11 
	~"ignôi⁄_hw.h
"

12 
	~"scheduÀr.h
"

13 
	~"low¥io_scheduÀr.h
"

14 
	~"u¨t.h
"

15 
	~"c⁄vîsi⁄.h
"

16 
	~"sy°ick_timî.h
"

17 
	~"Tu√rStudio.h
"

18 
	~"ignôi⁄_c⁄fig.h
"

19 
	~"èbÀ.h
"

20 
	~"ì¥om.h
"

21 
	~"Tu¨eg_£ns‹s.h
"

22 
	~"£ns‹s.h
"

23 
	~"fuñ_hw.h
"

24 
	~"fuñ_logic.h
"

30 
	~"dügno°ics.h
"

31 
	~"Tu¨eg.h
"

40 
ölöe
 
	$Tu¨eg_upd©e_¥o˚ss_d©a
()

51 
Tu¨eg
.
¥o˚ss
.
MAP_kPa

	`Tu¨eg_upd©e_MAP_£ns‹
();

52 
Tu¨eg
.
¥o˚ss
.
B¨o_kPa

	`Tu¨eg_upd©e_BARO_£ns‹
();

53 
Tu¨eg
.
¥o˚ss
.
TPS_deg

	`Tu¨eg_upd©e_TPS_£ns‹
();

54 
Tu¨eg
.
¥o˚ss
.
IAT_K

	`Tu¨eg_upd©e_IAT_£ns‹
();

55 
Tu¨eg
.
¥o˚ss
.
CLT_K

	`Tu¨eg_upd©e_CLT_£ns‹
();

56 
Tu¨eg
.
¥o˚ss
.
VBAT_V

	`Tu¨eg_upd©e_VBAT_£ns‹
();

57 
Tu¨eg
.
¥o˚ss
.
ddt_TPS

	`Tu¨eg_upd©e_ddt_TPS
();

58 
Tu¨eg
.
¥o˚ss
.
O2_AFR

	`Tu¨eg_upd©e_O2_£ns‹
();

59 
Tu¨eg
.
¥o˚ss
.
Gór

	`Tu¨eg_upd©e_GEAR_£ns‹
();

61 if(
Tu¨eg
.
pDecodî
->
ouçuts
.
Ωm_vÆid
)

63 
Tu¨eg
.
¥o˚ss
.
ground_•ìd_kmh
Tu¨eg.
pDecodî
->
¸™k_Ωm
 * 
Tu¨eg_Sëup
.
gór_øtio
[Tu¨eg.¥o˚ss.
Gór
];

67 
Tu¨eg
.
¥o˚ss
.
ground_•ìd_kmh
= 0;

72 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_process_data.h

1 #i‚de‡
TUAREGPDATA_H_INCLUDED


2 
	#TUAREGPDATA_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

8 
	s_¥o˚ss_d©a_t
 {

10 
U16
 
	m¸™k_Ωm
;

12 
VF32
 
	mMAP_kPa
;

13 
VF32
 
	mB¨o_kPa
;

14 
VF32
 
	mTPS_deg
;

15 
VF32
 
	mddt_TPS
;

16 
VF32
 
	mIAT_K
;

17 
VF32
 
	mCLT_K
;

18 
VF32
 
	mVBAT_V
;

19 
VF32
 
	mO2_AFR
;

21 
górs_t
 
	mGór
;

23 
VU8
 
	mground_•ìd_kmh
;

26 } 
	t¥o˚ss_d©a_t
;

29 
Tu¨eg_upd©e_¥o˚ss_d©a
();

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_service_functions.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

3 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_adc.h
"

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

6 
	~"ba£_ˇlc.h
"

8 
	~"Tu¨eg_decodî.h
"

10 
	~"Tu¨eg_ignôi⁄.h
"

11 
	~"ignôi⁄_hw.h
"

12 
	~"ignôi⁄_c⁄fig.h
"

14 
	~"Tu¨eg_£ns‹s.h
"

16 
	~"scheduÀr.h
"

17 
	~"low¥io_scheduÀr.h
"

18 
	~"u¨t.h
"

19 
	~"c⁄vîsi⁄.h
"

20 
	~"sy°ick_timî.h
"

21 
	~"Tu¨eg_c⁄sﬁe.h
"

22 
	~"Tu¨eg_c⁄fig.h
"

23 
	~"èbÀ.h
"

24 
	~"ì¥om.h
"

25 
	~"£ns‹s.h
"

26 
	~"fuñ_hw.h
"

27 
	~"fuñ_logic.h
"

29 
	~"dash_hw.h
"

30 
	~"dash_logic.h
"

31 
	~"a˘_hw.h
"

32 
	~"a˘_logic.h
"

34 
	~"¥o˚ss_èbÀ.h
"

36 
	~"dügno°ics.h
"

37 
	~"Tu¨eg.h
"

38 
	~"u¨t_¥ötf.h
"

39 
	~"moduÀ_ã°.h
"

41 
	~"sy¶og.h
"

42 
	~"debug_p‹t_mesßges.h
"

43 
	~"Tu¨eg_sy¶og_loˇti⁄s.h
"

45 
	~"Tu¨eg_£rvi˚_fun˘i⁄s.h
"

48 
£rvi˚_mgr_t
 
	gSîvi˚_mgr
;

56 
	$öô_£rvi˚_fun˘i⁄s
()

60 
	}
}

65 
	$a˘iv©e_fuñ_pump
(
U32
 
Timeout_s
)

68 if((
Tu¨eg
.
a˘‹s
.
fuñög_öhibô
 =
åue
Ë|| (Tu¨eg.
Runmode
 !
TMODE_SERVICE
))

70 
	`DebugMsg_W¨nög
("fuelÖump serviceáctivationÇotÖermitted!");

74 if(
Timeout_s
 == 0)

76 
	`DebugMsg_W¨nög
("fuelÖump serviceáctivationÖarameter invalid");

80 if(
Timeout_s
 > 
SERVICE_FUELPUMP_MAX_TIMEOUT_S
)

82 
Timeout_s

SERVICE_FUELPUMP_MAX_TIMEOUT_S
;

83 
	`DebugMsg_W¨nög
("fuelÖump serviceáctivation interval clipped!");

87 
Sîvi˚_mgr
.
fuñ_pump_timeout

Tu¨eg
.
pTimî
->
sy°em_time
 + 1000 * 
Timeout_s
;

90 
Sîvi˚_mgr
.
Êags
.
fuñ_pump_c⁄åﬁ

åue
;

93 
	`£t_fuñ_pump_powîed
();

95 
	}
}

100 
	$a˘iv©e_öje˘‹1
(
U32
 
On_time_ms
, U32 
Off_time_ms
, U32 
Cy˛es
)

103 if((
Tu¨eg
.
a˘‹s
.
fuñög_öhibô
 =
åue
Ë|| (Tu¨eg.
Runmode
 !
TMODE_SERVICE
))

105 
	`DebugMsg_W¨nög
("injector 1 serviceáctivationÇotÖermitted!");

109 if((
Cy˛es
 =0Ë|| (
On_time_ms
 =0Ë|| (
Off_time_ms
 == 0))

111 
	`DebugMsg_W¨nög
("injector 1 serviceáctivationÖarameters invalid");

115 if(
On_time_ms
 > 
SERVICE_ACTOR_MAX_ON_MS
)

117 
On_time_ms

SERVICE_ACTOR_MAX_ON_MS
;

118 
	`DebugMsg_W¨nög
("injector 1 serviceáctivation onÅime clipped!");

121 if(
Cy˛es
 > 
SERVICE_ACTOR_MAX_OFF_MS
)

123 
Off_time_ms

SERVICE_ACTOR_MAX_OFF_MS
;

124 
	`DebugMsg_W¨nög
("injector 1 serviceáctivation offÅime clipped!");

127 if(
Cy˛es
 > 
SERVICE_ACTOR_MAX_CYCLES
)

129 
Cy˛es

SERVICE_ACTOR_MAX_CYCLES
;

130 
	`DebugMsg_W¨nög
("injector 1 serviceáctivation cycles clipped!");

133 
Sîvi˚_mgr
.
öje˘‹1_⁄_ms

On_time_ms
;

134 
Sîvi˚_mgr
.
öje˘‹1_off_ms

Off_time_ms
;

135 
Sîvi˚_mgr
.
öje˘‹1_cy˛e_cou¡

Cy˛es
;

138 
Sîvi˚_mgr
.
öje˘‹1_toggÀ

Tu¨eg
.
pTimî
->
sy°em_time
 + 
On_time_ms
;

141 
Sîvi˚_mgr
.
Êags
.
öje˘‹1_c⁄åﬁ

åue
;

144 
	`£t_öje˘‹1_powîed
();

145 
	}
}

147 
	$a˘iv©e_öje˘‹2
(
U32
 
On_time_ms
, U32 
Off_time_ms
, U32 
Cy˛es
)

150 if((
Tu¨eg
.
a˘‹s
.
fuñög_öhibô
 =
åue
Ë|| (Tu¨eg.
Runmode
 !
TMODE_SERVICE
))

152 
	`DebugMsg_W¨nög
("injector 2 serviceáctivationÇotÖermitted!");

156 if((
Cy˛es
 =0Ë|| (
On_time_ms
 =0Ë|| (
Off_time_ms
 == 0))

158 
	`DebugMsg_W¨nög
("injector 2 serviceáctivationÖarameters invalid");

162 if(
On_time_ms
 > 
SERVICE_ACTOR_MAX_ON_MS
)

164 
On_time_ms

SERVICE_ACTOR_MAX_ON_MS
;

165 
	`DebugMsg_W¨nög
("injector 2 serviceáctivation onÅime clipped!");

168 if(
Cy˛es
 > 
SERVICE_ACTOR_MAX_OFF_MS
)

170 
Off_time_ms

SERVICE_ACTOR_MAX_OFF_MS
;

171 
	`DebugMsg_W¨nög
("injector 2 serviceáctivation offÅime clipped!");

174 if(
Cy˛es
 > 
SERVICE_ACTOR_MAX_CYCLES
)

176 
Cy˛es

SERVICE_ACTOR_MAX_CYCLES
;

177 
	`DebugMsg_W¨nög
("injector 2 serviceáctivation cycles clipped!");

180 
Sîvi˚_mgr
.
öje˘‹2_⁄_ms

On_time_ms
;

181 
Sîvi˚_mgr
.
öje˘‹2_off_ms

Off_time_ms
;

182 
Sîvi˚_mgr
.
öje˘‹2_cy˛e_cou¡

Cy˛es
;

185 
Sîvi˚_mgr
.
öje˘‹2_toggÀ

Tu¨eg
.
pTimî
->
sy°em_time
 + 
On_time_ms
;

188 
Sîvi˚_mgr
.
Êags
.
öje˘‹2_c⁄åﬁ

åue
;

191 
	`£t_öje˘‹2_powîed
();

192 
	}
}

194 
	$a˘iv©e_coû1
(
U32
 
On_time_ms
, U32 
Off_time_ms
, U32 
Cy˛es
)

197 if((
Tu¨eg
.
a˘‹s
.
fuñög_öhibô
 =
åue
Ë|| (Tu¨eg.
Runmode
 !
TMODE_SERVICE
))

199 
	`DebugMsg_W¨nög
("coil 1 serviceáctivationÇotÖermitted!");

203 if((
Cy˛es
 =0Ë|| (
On_time_ms
 =0Ë|| (
Off_time_ms
 == 0))

205 
	`DebugMsg_W¨nög
("coil 1 serviceáctivationÖarameters invalid");

209 if(
On_time_ms
 > 
SERVICE_ACTOR_MAX_ON_MS
)

211 
On_time_ms

SERVICE_ACTOR_MAX_ON_MS
;

212 
	`DebugMsg_W¨nög
("coil 1 serviceáctivation onÅime clipped!");

215 if(
Cy˛es
 > 
SERVICE_ACTOR_MAX_OFF_MS
)

217 
Off_time_ms

SERVICE_ACTOR_MAX_OFF_MS
;

218 
	`DebugMsg_W¨nög
("coil 1 serviceáctivation offÅime clipped!");

221 if(
Cy˛es
 > 
SERVICE_ACTOR_MAX_CYCLES
)

223 
Cy˛es

SERVICE_ACTOR_MAX_CYCLES
;

224 
	`DebugMsg_W¨nög
("coil 1 serviceáctivation cycles clipped!");

227 
Sîvi˚_mgr
.
coû1_⁄_ms

On_time_ms
;

228 
Sîvi˚_mgr
.
coû1_off_ms

Off_time_ms
;

229 
Sîvi˚_mgr
.
coû1_cy˛e_cou¡

Cy˛es
;

232 
Sîvi˚_mgr
.
coû1_toggÀ

Tu¨eg
.
pTimî
->
sy°em_time
 + 
On_time_ms
;

235 
Sîvi˚_mgr
.
Êags
.
coû1_c⁄åﬁ

åue
;

238 
	`£t_coû1_powîed
();

239 
	}
}

242 
	$a˘iv©e_coû2
(
U32
 
On_time_ms
, U32 
Off_time_ms
, U32 
Cy˛es
)

245 if((
Tu¨eg
.
a˘‹s
.
fuñög_öhibô
 =
åue
Ë|| (Tu¨eg.
Runmode
 !
TMODE_SERVICE
))

247 
	`DebugMsg_W¨nög
("coil 2 serviceáctivationÇotÖermitted!");

251 if((
Cy˛es
 =0Ë|| (
On_time_ms
 =0Ë|| (
Off_time_ms
 == 0))

253 
	`DebugMsg_W¨nög
("coil 2 serviceáctivationÖarameters invalid");

257 if(
On_time_ms
 > 
SERVICE_ACTOR_MAX_ON_MS
)

259 
On_time_ms

SERVICE_ACTOR_MAX_ON_MS
;

260 
	`DebugMsg_W¨nög
("coil 2 serviceáctivation onÅime clipped!");

263 if(
Cy˛es
 > 
SERVICE_ACTOR_MAX_OFF_MS
)

265 
Off_time_ms

SERVICE_ACTOR_MAX_OFF_MS
;

266 
	`DebugMsg_W¨nög
("coil 2 serviceáctivation offÅime clipped!");

269 if(
Cy˛es
 > 
SERVICE_ACTOR_MAX_CYCLES
)

271 
Cy˛es

SERVICE_ACTOR_MAX_CYCLES
;

272 
	`DebugMsg_W¨nög
("coil 2 serviceáctivation cycles clipped!");

275 
Sîvi˚_mgr
.
coû2_⁄_ms

On_time_ms
;

276 
Sîvi˚_mgr
.
coû2_off_ms

Off_time_ms
;

277 
Sîvi˚_mgr
.
coû2_cy˛e_cou¡

Cy˛es
;

280 
Sîvi˚_mgr
.
coû2_toggÀ

Tu¨eg
.
pTimî
->
sy°em_time
 + 
On_time_ms
;

283 
Sîvi˚_mgr
.
Êags
.
coû2_c⁄åﬁ

åue
;

286 
	`£t_coû2_powîed
();

287 
	}
}

291 
	$£rvi˚_fun˘i⁄s_≥riodic_upd©e
()

293 
time°amp_t
 
now
;

295 
now

Tu¨eg
.
pTimî
->
sy°em_time
;

305 if((
Sîvi˚_mgr
.
Êags
.
fuñ_pump_c⁄åﬁ
 =
åue
Ë&& (
now
 >Sîvi˚_mgr.
fuñ_pump_timeout
))

307 
Sîvi˚_mgr
.
Êags
.
fuñ_pump_c⁄åﬁ

Ál£
;

308 
Sîvi˚_mgr
.
fuñ_pump_timeout
= 0;

311 
	`£t_fuñ_pump_u≈owîed
();

315 if((
Sîvi˚_mgr
.
Êags
.
öje˘‹1_c⁄åﬁ
 =
åue
Ë&& (
now
 >Sîvi˚_mgr.
öje˘‹1_toggÀ
))

318 if(
Tu¨eg
.
a˘‹s
.
fuñ_öje˘‹_1
 =
åue
)

321 
	`£t_öje˘‹1_u≈owîed
();

324 
	`sub_VU32
(&(
Sîvi˚_mgr
.
öje˘‹1_cy˛e_cou¡
), 1);

327 if(
Sîvi˚_mgr
.
öje˘‹1_cy˛e_cou¡
 == 0)

330 
Sîvi˚_mgr
.
Êags
.
öje˘‹1_c⁄åﬁ

Ál£
;

335 
Sîvi˚_mgr
.
öje˘‹1_toggÀ

now
 + Sîvi˚_mgr.
öje˘‹1_off_ms
;

343 
	`£t_öje˘‹1_powîed
();

346 
Sîvi˚_mgr
.
öje˘‹1_toggÀ

now
 + Sîvi˚_mgr.
öje˘‹1_⁄_ms
;

352 if((
Sîvi˚_mgr
.
Êags
.
öje˘‹2_c⁄åﬁ
 =
åue
Ë&& (
now
 >Sîvi˚_mgr.
öje˘‹2_toggÀ
))

355 if(
Tu¨eg
.
a˘‹s
.
fuñ_öje˘‹_2
 =
åue
)

358 
	`£t_öje˘‹2_u≈owîed
();

361 
	`sub_VU32
(&(
Sîvi˚_mgr
.
öje˘‹2_cy˛e_cou¡
), 1);

364 if(
Sîvi˚_mgr
.
öje˘‹2_cy˛e_cou¡
 == 0)

367 
Sîvi˚_mgr
.
Êags
.
öje˘‹2_c⁄åﬁ

Ál£
;

372 
Sîvi˚_mgr
.
öje˘‹2_toggÀ

now
 + Sîvi˚_mgr.
öje˘‹2_off_ms
;

380 
	`£t_öje˘‹2_powîed
();

383 
Sîvi˚_mgr
.
öje˘‹2_toggÀ

now
 + Sîvi˚_mgr.
öje˘‹2_⁄_ms
;

389 if((
Sîvi˚_mgr
.
Êags
.
coû1_c⁄åﬁ
 =
åue
Ë&& (
now
 >Sîvi˚_mgr.
coû1_toggÀ
))

392 if(
Tu¨eg
.
a˘‹s
.
ignôi⁄_coû_1
 =
åue
)

394 
	`£t_coû1_u≈owîed
();

397 
	`sub_VU32
(&(
Sîvi˚_mgr
.
coû1_cy˛e_cou¡
), 1);

400 if(
Sîvi˚_mgr
.
coû1_cy˛e_cou¡
 == 0)

403 
Sîvi˚_mgr
.
Êags
.
coû1_c⁄åﬁ

Ál£
;

408 
Sîvi˚_mgr
.
coû1_toggÀ

now
 + Sîvi˚_mgr.
coû1_off_ms
;

416 
	`£t_coû1_powîed
();

419 
Sîvi˚_mgr
.
coû1_toggÀ

now
 + Sîvi˚_mgr.
coû1_⁄_ms
;

425 if((
Sîvi˚_mgr
.
Êags
.
coû2_c⁄åﬁ
 =
åue
Ë&& (
now
 >Sîvi˚_mgr.
coû2_toggÀ
))

428 if(
Tu¨eg
.
a˘‹s
.
ignôi⁄_coû_2
 =
åue
)

430 
	`£t_coû2_u≈owîed
();

433 
	`sub_VU32
(&(
Sîvi˚_mgr
.
coû2_cy˛e_cou¡
), 1);

436 if(
Sîvi˚_mgr
.
coû2_cy˛e_cou¡
 == 0)

439 
Sîvi˚_mgr
.
Êags
.
coû2_c⁄åﬁ

Ál£
;

444 
Sîvi˚_mgr
.
coû2_toggÀ

now
 + Sîvi˚_mgr.
coû2_off_ms
;

452 
	`£t_coû2_powîed
();

455 
Sîvi˚_mgr
.
coû2_toggÀ

now
 + Sîvi˚_mgr.
coû2_⁄_ms
;

461 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_service_functions.h

1 #i‚de‡
TUAREG_SERVICE_FUNCTIONS_H_INCLUDED


2 
	#TUAREG_SERVICE_FUNCTIONS_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

7 
	~"Tu¨eg_ignôi⁄.h
"

10 
	#SERVICE_FUELPUMP_MAX_TIMEOUT_S
 180

	)

12 
	#SERVICE_ACTOR_MAX_ON_MS
 1000

	)

13 
	#SERVICE_ACTOR_MAX_OFF_MS
 50000

	)

14 
	#SERVICE_ACTOR_MAX_CYCLES
 5000

	)

17 
	s_£rvi˚_Êags_t
 {

19 
U8
 
	mfuñ_pump_c⁄åﬁ
 :1;

20 
U8
 
	mcoû1_c⁄åﬁ
 :1;

21 
U8
 
	mcoû2_c⁄åﬁ
 :1;

22 
U8
 
	möje˘‹1_c⁄åﬁ
 :1;

23 
U8
 
	möje˘‹2_c⁄åﬁ
 :1;

25 } 
	t£rvi˚_Êags_t
;

28 
	s_£rvi˚_mgr_t
 {

30 
time°amp_t
 
	mfuñ_pump_timeout
;

32 
U32
 
	möje˘‹1_⁄_ms
;

33 
U32
 
	möje˘‹1_off_ms
;

34 
time°amp_t
 
	möje˘‹1_toggÀ
;

35 
U32
 
	möje˘‹1_cy˛e_cou¡
;

37 
U32
 
	möje˘‹2_⁄_ms
;

38 
U32
 
	möje˘‹2_off_ms
;

39 
time°amp_t
 
	möje˘‹2_toggÀ
;

40 
U32
 
	möje˘‹2_cy˛e_cou¡
;

42 
U32
 
	mcoû1_⁄_ms
;

43 
U32
 
	mcoû1_off_ms
;

44 
time°amp_t
 
	mcoû1_toggÀ
;

45 
U32
 
	mcoû1_cy˛e_cou¡
;

47 
U32
 
	mcoû2_⁄_ms
;

48 
U32
 
	mcoû2_off_ms
;

49 
time°amp_t
 
	mcoû2_toggÀ
;

50 
U32
 
	mcoû2_cy˛e_cou¡
;

52 
£rvi˚_Êags_t
 
	mÊags
;

54 } 
	t£rvi˚_mgr_t
;

57 
öô_£rvi˚_fun˘i⁄s
();

58 
£rvi˚_fun˘i⁄s_≥riodic_upd©e
();

60 
a˘iv©e_fuñ_pump
(
U32
 
Timeout_s
);

61 
a˘iv©e_öje˘‹1
(
U32
 
On_time_ms
, U32 
Off_time_ms
, U32 
Cy˛es
);

62 
a˘iv©e_öje˘‹2
(
U32
 
On_time_ms
, U32 
Off_time_ms
, U32 
Cy˛es
);

63 
a˘iv©e_coû1
(
U32
 
On_time_ms
, U32 
Off_time_ms
, U32 
Cy˛es
);

64 
a˘iv©e_coû2
(
U32
 
On_time_ms
, U32 
Off_time_ms
, U32 
Cy˛es
);

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_syslog_locations.h

1 #i‚de‡
TUAREG_SYSLOC_LOCATIONS_H_INCLUDED


2 
	#TUAREG_SYSLOC_LOCATIONS_H_INCLUDED


	)

6 
	mTUAREG_LOC_SET_RUNMODE_LIMP_EXIT
,

8 
	mTUAREG_LOC_SET_RUNMODE_LOAD_CONFIG_FAIL
,

9 
	mTUAREG_LOC_SET_RUNMODE_LOAD_CONFIG_SUCCESS
,

10 
	mTUAREG_LOC_SET_RUNMODE_LOAD_CONFIG_VERSION_FAIL
,

11 
	mTUAREG_LOC_SET_RUNMODE_ESSENTIALS_CONFIG_LOADED
,

12 
	mTUAREG_LOC_SET_RUNMODE_DEFAULT_BRANCH
,

14 
	mTUAREG_LOC_UPDATE_HALTSRC_CRASH_DETECTED
,

15 
	mTUAREG_LOC_UPDATE_HALTSRC_SIDESTAND_DETECTED
,

17 
	mTUAREG_LOC_UPDATE_RUNMODE_DEFAULT_BRANCH
,

18 
	mTUAREG_LOC_SET_RUNMODE_SERVICE
,

27 
	mTUAREG_LOC_COUNT


31 } 
	tTu¨eg_sy¶oc_loˇti⁄s_t
;

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_types.c

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

8 
	~"Tu¨eg_ty≥s.h
"

10 c⁄° 
	gcKñvö_off£t
= 273.15;

	@/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_types.h

1 #i‚de‡
TUAREGTYPES_H_INCLUDED


2 
	#TUAREGTYPES_H_INCLUDED


	)

4 
	~"../°m32_libs/bo˘ok_ty≥s.h
"

10 
U32
 
	texec_ªsu…_t
;

14 
	mEXEC_ERROR
,

15 
	mEXEC_OK


17 } 
	texec_ªsu…_codes_t
;

19 
	#ASSERT_EXEC_OK
(
ªsu…
Ëif(‘esu…Ë!
EXEC_OK
Ë (ªsu…)

	)

27 
	mACTOR_UNPOWERED
,

28 
	mACTOR_POWERED


30 } 
	ta˘‹_c⁄åﬁ_t
;

43 
	mCRK_POSITION_B2
,

44 
	mCRK_POSITION_B1
,

45 
	mCRK_POSITION_A2
,

46 
	mCRK_POSITION_A1
,

47 
	mCRK_POSITION_D2
,

48 
	mCRK_POSITION_D1
,

49 
	mCRK_POSITION_C2
,

50 
	mCRK_POSITION_C1
,

52 
	mCRK_POSITION_COUNT
,

53 
	mCRK_POSITION_UNDEFINED


55 } 
	t¸™k_posôi⁄_t
;

60 
	mPHASE_CYL1_COMP
,

61 
	mPHASE_CYL1_EX
,

62 
	mPHASE_UNDEFINED
,

63 
	mPHASE_COUNT
,

65 } 
	tígöe_pha£_t
;

70 
	mALPHA_N
,

71 
	mSPEED_DENS


73 } 
	t˘æ_°øãgy_t
;

78 
	mGEAR_1
,

79 
	mGEAR_2
,

80 
	mGEAR_3
,

81 
	mGEAR_4
,

82 
	mGEAR_5
,

83 
	mGEAR_NEUTRAL
,

85 
	mGEAR_COUNT


87 } 
	tgórs_t
;

95 
uöt32_t
 
	t™gÀ_deg_t
;

101 
uöt32_t
 
	ttime°amp_t
;

108 c⁄° 
cKñvö_off£t
;

	@/home/oli/tenere/efi/Tuareg_sw/src/main/main.c

61 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

62 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

63 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_adc.h
"

64 
	~"°m32_libs/bo˘ok_ty≥s.h
"

66 
	~"Tu¨eg_ty≥s.h
"

67 
	~"Tu¨eg.h
"

69 
	~"Tu¨eg_decodî.h
"

70 
	~"Tu¨eg_ignôi⁄.h
"

71 
	~"scheduÀr.h
"

72 
	~"Tu¨eg_c⁄sﬁe.h
"

74 
	~"dügno°ics.h
"

75 
	~"debug_p‹t_mesßges.h
"

76 
	~"sy¶og.h
"

82 vﬁ©ûê
Tu¨eg_t
 
	gTu¨eg
;

151 
	$maö
()

153 
Tu¨eg
.
Runmode

TMODE_BOOT
;

156 
	`Tu¨eg_£t_Runmode
(
TMODE_HWINIT
);

164 
	`Tu¨eg_£t_Runmode
(
TMODE_CONFIGLOAD
);

167 
	`Tu¨eg_£t_Runmode
(
TMODE_MODULEINIT
);

172 if((
Tu¨eg
.
Eº‹s
.
tu¨eg_c⁄fig_îr‹
 =
åue
Ë|| (Tu¨eg.Eº‹s.
decodî_c⁄fig_îr‹
 =åueË|| (Tu¨eg.Eº‹s.
ignôi⁄_c⁄fig_îr‹
 =åueË|| (Tu¨eg.Eº‹s.
£ns‹_ˇlibøti⁄_îr‹
 ==Årue))

174 
	`Tu¨eg_£t_Runmode
(
TMODE_LIMP
);

178 
	`Tu¨eg_£t_Runmode
(
TMODE_HALT
);

187 if–
Tu¨eg
.
pTimî
->
Êags
.
cy˛e_20_ms
 =
åue
)

189 
Tu¨eg
.
pTimî
->
Êags
.
cy˛e_20_ms

Ál£
;

192 if((
Tu¨eg
.
Runmode
 =
TMODE_HALT
Ë|| (Tu¨eg.Runmodê=
TMODE_STB
))

197 
	`adc_°¨t_öje˘ed_group
(
SENSOR_ADC
);

199 
	`Tu¨eg_upd©e_¥o˚ss_d©a
(&(
Tu¨eg
.
¥o˚ss
));

203 
	`decodî_¥o˚ss_debug_evíts
();

209 if–
Tu¨eg
.
pTimî
->
Êags
.
cy˛e_250_ms
 =
åue
)

211 
Tu¨eg
.
pTimî
->
Êags
.
cy˛e_250_ms

Ál£
;

214 
	`Tu¨eg_upd©e_Runmode
();

221 if–(
Tu¨eg
.
pTimî
->
Êags
.
cy˛e_66_ms
 =
åue
Ë|| (
	`UART_avaûabÀ
(Ë> 
SERIAL_BUFFER_THRESHOLD
) )

223 
Tu¨eg
.
pTimî
->
Êags
.
cy˛e_66_ms

Ál£
;

226 
	`tu¨eg_düg_log_evít
(
TDIAG_TSTUDIO_CALLS
);

228 
	`Tu¨eg_upd©e_c⁄sﬁe
();

235 
	}
}

253 
	$EXTI2_IRQH™dÀr
()

256 
EXTI
->
PR

EXTI_Löe2
;

259 
	`adc_°¨t_öje˘ed_group
(
SENSOR_ADC
);

265 if((
Tu¨eg
.
pDecodî
->
ouçuts
.
timeout
 =
åue
Ë|| (Tu¨eg.pDecodî->ouçuts.
posôi⁄_vÆid
 =
Ál£
))

270 
	`Tu¨eg_£t_Runmode
(
TMODE_STB
);

275 
	`Tu¨eg_ignôi⁄_upd©e_¸™kpos_h™dÀr
();

279 if(
Tu¨eg
.
pDecodî
->
¸™k_posôi⁄
 =
IGNITION_CONTROLS_UPDATE_POSITION
)

282 
	`upd©e_¥o˚ss_èbÀ
(
Tu¨eg
.
pDecodî
->
¸™k_≥riod_us
);

285 
	`Tu¨eg_upd©e_¥o˚ss_d©a
();

288 
	`Tu¨eg_upd©e_ignôi⁄_c⁄åﬁs
();

292 if(
Tu¨eg
.
Runmode
 =
TMODE_STB
)

294 
	`Tu¨eg_£t_Runmode
(
TMODE_CRANKING
);

300 
	}
}

307 
	$EXTI3_IRQH™dÀr
()

310 
EXTI
->
PR

EXTI_Löe3
;

315 
	`Tu¨eg_ignôi⁄_úq_h™dÀr
();

319 
	`tu¨eg_düg_log_evít
(
TDIAG_IGNITION_IRQ
);

321 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/module_test/module_test.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/bo˘ok_ty≥s.h
"

4 
	~"moduÀ_ã°.h
"

6 
	~"scheduÀr.h
"

7 
	~"u¨t.h
"

8 
	~"u¨t_¥ötf.h
"

9 
	~"c⁄vîsi⁄.h
"

10 
	~"ignôi⁄_hw.h
"

11 
	~"dügno°ics.h
"

14 
	#TUAREG_MODULE_TEST_SCHEDULER


	)

21 
VU32
 
	gmã°_scheduÀr_dñay
 = 
MODULE_TEST_SCHEDULER_DELAY_MIN
;

22 
VU32
 
	gmã°_scheduÀr_°©e
 =0;

23 
VU32
 
	gmã°_scheduÀr_ã°s_°¨ãd
 =0;

24 
VU32
 
	gmã°_scheduÀr_ã°s_föished
 =0;

27 
	$moduÀã°_maö_a˘i⁄
()

34 
	}
}

36 
	$moduÀã°_úq2_a˘i⁄
()

43 
	}
}

45 
	$moduÀã°_úq3_a˘i⁄
()

52 
	}
}

54 
	$moduÀã°_moduÀöô_a˘i⁄
()

61 
	}
}

63 
	$moduÀã°_öômsg_a˘i⁄
()

66 
	`¥öt
(
DEBUG_PORT
, "\r \n \r \n . \r \n . \r \n . \r \n \r \n *** WARNING This is Tuareg moduleÅest unit,Ço functionalÑelease *** \r \n");

68 #ifde‡
TUAREG_MODULE_TEST_SCHEDULER


69 
	`¥öt
(
DEBUG_PORT
, "\r\n*** SchedulerÅest ***");

71 
	}
}

74 
	$moduÀã°_scheduÀr_maö_a˘i⁄
()

96 
	}
}

98 
	$moduÀã°_scheduÀr_úq3_a˘i⁄
()

121 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/module_test/module_test.h

1 #i‚de‡
MODULE_TEST_H_INCLUDED


2 
	#MODULE_TEST_H_INCLUDED


	)

8 
	#MODULE_TEST_SCHEDULER_DELAY_MIN
 5

	)

9 
	#MODULE_TEST_SCHEDULER_DELAY_MAX
 500000

	)

10 
	#MODULE_TEST_SCHEDULER_DELAY_INCREMENT
 200

	)

13 
moduÀã°_maö_a˘i⁄
();

14 
moduÀã°_úq2_a˘i⁄
();

15 
moduÀã°_úq3_a˘i⁄
();

17 
moduÀã°_scheduÀr_maö_a˘i⁄
();

18 
moduÀã°_scheduÀr_úq3_a˘i⁄
();

	@/home/oli/tenere/efi/Tuareg_sw/src/process_table/process_table.c

3 
	~"ba£_ˇlc.h
"

5 
	~"u¨t.h
"

6 
	~"u¨t_¥ötf.h
"

7 
	~"c⁄vîsi⁄.h
"

8 
	~"Tu¨eg_ty≥s.h
"

9 
	~"¥o˚ss_èbÀ.h
"

11 
	~"Tu¨eg_c⁄fig.h
"

16 vﬁ©ûê
¥o˚ss_adv™˚_t
 
	gPro˚ssTabÀ
[
PROCESS_TABLE_LENGTH
];

17 vﬁ©ûê
boﬁ
 
	gPro˚ssTabÀ_vÆid

Ál£
;

23 
	$upd©e_¥o˚ss_èbÀ
(
VU32
 
Cønk_≥riod_us
)

25 
U32
 
pos
, 
ödex
, 
adv™˚_deg
, 
dñay_deg
;

28 
pos
0;Öo†< 
CRK_POSITION_COUNT
;Öos++)

31 
adv™˚_deg

Tu¨eg_Sëup
.
åiggî_adv™˚_m≠
[
pos
];

35 
dñay_deg

	`ˇlc_rŸ_™gÀ_deg
(
Tu¨eg_Sëup
.
decodî_dñay_us
, 
Cønk_≥riod_us
);

47 if(
pos
 == 0)

50 
Pro˚ssTabÀ
[0]
	`subåa˘_VU32
(
adv™˚_deg
, 
dñay_deg
);

53 
Pro˚ssTabÀ
[
CRK_POSITION_COUNT
]360 + 
	`subåa˘_VU32
(
adv™˚_deg
, 
dñay_deg
);

56 
Pro˚ssTabÀ
[2* 
CRK_POSITION_COUNT
]720 + 
	`subåa˘_VU32
(
adv™˚_deg
, 
dñay_deg
);

61 
Pro˚ssTabÀ
[
pos
]
	`subåa˘_VU32
(
adv™˚_deg
, 
dñay_deg
);

64 
Pro˚ssTabÀ
[
pos
 + 
CRK_POSITION_COUNT
]360 + 
adv™˚_deg
 - 
dñay_deg
;

67 
Pro˚ssTabÀ
[
pos
 + 2* 
CRK_POSITION_COUNT
]720 + 
adv™˚_deg
 - 
dñay_deg
;

72 
ödex
0; index < (
PROCESS_TABLE_LENGTH
 -1); index++)

74 if(
Pro˚ssTabÀ
[
ödex
] >= ProcessTable[index +1])

76 
Pro˚ssTabÀ_vÆid

Ál£
;

88 
Pro˚ssTabÀ_vÆid

åue
;

90 
	}
}

98 
exec_ªsu…_t
 
	$gë_posôi⁄_‰om_ödex
(
VU32
 
Index
, vﬁ©ûê
¥o˚ss_posôi⁄_t
 * 
pT¨gë
)

100 if(!
Pro˚ssTabÀ_vÆid
)

102  
EXEC_ERROR
;

105 if(
Index
 < 
CRK_POSITION_COUNT
)

108 
pT¨gë
->
¸™k_pos

Index
;

109 
pT¨gë
->
pha£

PHASE_CYL1_COMP
;

111  
EXEC_OK
;

113 if(
Index
 < 2* 
CRK_POSITION_COUNT
)

116 
pT¨gë
->
¸™k_pos
(
Index
 - 
CRK_POSITION_COUNT
);

117 
pT¨gë
->
pha£

PHASE_CYL1_EX
;

119  
EXEC_OK
;

121 if(
Index
 < 3* 
CRK_POSITION_COUNT
)

124 
pT¨gë
->
¸™k_pos
(
Index
 - 2* 
CRK_POSITION_COUNT
);

125 
pT¨gë
->
pha£

PHASE_CYL1_COMP
;

127  
EXEC_OK
;

131  
EXEC_ERROR
;

132 
	}
}

140 
exec_ªsu…_t
 
	$gë_ödex_‰om_posôi⁄
(vﬁ©ûê
¥o˚ss_posôi⁄_t
 * 
pPosôi⁄
, vﬁ©ûê
U32
 * 
pT¨gëIndex
)

142 
U32
 
ödex
;

144 if((
pPosôi⁄
->
¸™k_pos
 >
CRK_POSITION_COUNT
Ë|| (pPosôi⁄->
pha£
 >
PHASE_UNDEFINED
) )

147 * 
pT¨gëIndex
= 0;

149  
EXEC_ERROR
;

152 
ödex

pPosôi⁄
->
¸™k_pos
;

154 if(
pPosôi⁄
->
pha£
 =
PHASE_CYL1_EX
)

156 
ödex
 +
CRK_POSITION_COUNT
;

159 *
pT¨gëIndex

ödex
;

161  
EXEC_OK
;

162 
	}
}

171 
exec_ªsu…_t
 
	$föd_¥o˚ss_posôi⁄_bef‹e
(vﬁ©ûê
¥o˚ss_adv™˚_t
 
Re„ªn˚_PA
, vﬁ©ûê
¥o˚ss_posôi⁄_t
 * 
pT¨gë
)

173 
U32
 
ödex
;

174 
exec_ªsu…_t
 
ªsu…
;

175 
¥o˚ss_adv™˚_t
 
ba£_PA
;

177 if(!
Pro˚ssTabÀ_vÆid
)

179  
EXEC_ERROR
;

185 
ödex
0; index < 
PROCESS_TABLE_LENGTH
; index++)

187 
ba£_PA

Pro˚ssTabÀ
[
ödex
];

189 if(
ba£_PA
 >
Re„ªn˚_PA
)

192 
ªsu…

	`gë_posôi⁄_‰om_ödex
(
ödex
, 
pT¨gë
);

194 
	`ASSERT_EXEC_OK
(
ªsu…
);

197 
pT¨gë
->
ba£_PA
= base_PA;

199  
EXEC_OK
;

203  
EXEC_ERROR
;

204 
	}
}

213 
exec_ªsu…_t
 
	$föd_¥o˚ss_posôi⁄_a·î
(
VU32
 
Re„ªn˚_PA
, vﬁ©ûê
¥o˚ss_posôi⁄_t
 * 
pT¨gë
)

215 
U32
 
ödex
;

216 
exec_ªsu…_t
 
ªsu…
;

218 if(!
Pro˚ssTabÀ_vÆid
)

220  
EXEC_ERROR
;

227 if(
Pro˚ssTabÀ
[0] >
Re„ªn˚_PA
)

229  
EXEC_ERROR
;

232 
ödex
1; index < 
PROCESS_TABLE_LENGTH
; index++)

234 
ªsu…

	`gë_posôi⁄_‰om_ödex
(
ödex
 -1, 
pT¨gë
);

236 
	`ASSERT_EXEC_OK
(
ªsu…
);

239 
pT¨gë
->
ba£_PA

Pro˚ssTabÀ
[
ödex
 -1];

241  
EXEC_OK
;

244  
EXEC_ERROR
;

245 
	}
}

251 
exec_ªsu…_t
 
	$gë_¥o˚ss_adv™˚
(vﬁ©ûê
¥o˚ss_posôi⁄_t
 * 
pPosôi⁄
)

253 
exec_ªsu…_t
 
ªsu…
;

254 
U32
 
ödex
;

256 if(!
Pro˚ssTabÀ_vÆid
)

258  
EXEC_ERROR
;

261 
ªsu…

	`gë_ödex_‰om_posôi⁄
(
pPosôi⁄
, &
ödex
);

263 
	`ASSERT_EXEC_OK
(
ªsu…
);

265 
pPosôi⁄
->
ba£_PA

Pro˚ssTabÀ
[
ödex
];

267  
EXEC_OK
;

268 
	}
}

271 
	$¥öt_¥o˚ss_èbÀ
(
USART_Ty≥Def
 * 
P‹t
)

273 
U32
 
ödex
;

275 if(!
Pro˚ssTabÀ_vÆid
)

277 
	`¥öt
(
P‹t
, "\r\n\r\n*** Process Table (!INVALID!) ***\r\n");

281 
	`¥öt
(
P‹t
, "\r\n\r\n*** Process Table ***\r\n");

286 
ödex
=0; index < 
PROCESS_TABLE_LENGTH
; index++)

288 
	`¥ötf_U
(
P‹t
, 
ödex
, 
PAD_2
);

289 
	`UART_Tx
(
P‹t
, '(');

290 
	`¥ötf_¸kpos
(
TS_PORT
, (
ödex
 % 
CRK_POSITION_COUNT
));

291 
	`¥öt
(
P‹t
, "): ");

293 
	`¥ötf_U
(
P‹t
, 
Pro˚ssTabÀ
[
ödex
], 
PAD_4
);

295 if(
ödex
 =
CRK_POSITION_COUNT
 -1 )

297 
	`¥öt
(
P‹t
, "(COMP)\r\n");

299 if(
ödex
 =2* 
CRK_POSITION_COUNT
 -1 )

301 
	`¥öt
(
P‹t
, "(EX)\r\n");

303 if(
ödex
 =3* 
CRK_POSITION_COUNT
 -1 )

305 
	`¥öt
(
P‹t
, "(far COMP)\r\n");

309 
	}
}

311 
	#PROCESS_TABLE_FANCY_RES
 2

	)

317 
	$¥öt_¥o˚ss_èbÀ_Áncy
()

319 
U32
 
pha£
, 
pos
, 
ödex
;

320 
boﬁ
 
¥öt_key

Ál£
;

321 
fûl_•a˚
;

322 
U32
 
di°
[
CRK_POSITION_COUNT
];

323 
U32
 
x_cou¡
;

324 
U32
 
x_pos
[
CRK_POSITION_COUNT
];

326 if(!
Pro˚ssTabÀ_vÆid
)

328 
	`¥öt
(
TS_PORT
, "\r\n\r\n*** Process Table (!INVALID!) ***\r\n");

332 
	`¥öt
(
TS_PORT
, "\r\n\r\n*** Process Table ***\r\n");

336 
di°
[0]
Pro˚ssTabÀ
[0] / 
PROCESS_TABLE_FANCY_RES
;

339 
pos
=1;Öo†< 
CRK_POSITION_COUNT
;Öos++)

341 
di°
[
pos
](
Pro˚ssTabÀ
[pos] - Pro˚ssTabÀ[po†-1]Ë/ 
PROCESS_TABLE_FANCY_RES
;

345 
x_cou¡
= 0;

347 
pos
=0;Öo†< 
CRK_POSITION_COUNT
;Öos++)

349 
x_cou¡
x_cou¡ + 
di°
[
pos
] +1;

350 
x_pos
[
pos
]
x_cou¡
;

354 
	`UART_TS_PORT_NEXT_LINE
();

356 
pos
=0;Öo†< 
CRK_POSITION_COUNT
;Öos++)

358 
	`UART_Tx
(
TS_PORT
, '(');

359 
	`¥ötf_¸kpos
(
TS_PORT
, 
pos
);

360 
	`UART_Tx
(
TS_PORT
, ')');

362 
	`UART_Tx_n
(
TS_PORT
, ' ', 6);

365 
	`UART_TS_PORT_NEXT_LINE
();

367 
ödex
=0; index < 
PROCESS_TABLE_LENGTH
; index++)

369 
	`UART_Tx
(
TS_PORT
, '[');

370 
	`¥ötf_U
(
TS_PORT
, 
ödex
, 
PAD_2
 | 
NO_TRAIL
);

371 
	`UART_Tx
(
TS_PORT
, ']');

372 
	`UART_Tx
(
TS_PORT
, ' ');

373 
	`¥ötf_U
(
TS_PORT
, 
Pro˚ssTabÀ
[
ödex
], 
PAD_4
);

375 if(
ödex
 =
CRK_POSITION_COUNT
 -1 )

377 
	`¥öt
(
TS_PORT
, "(COMP)\r\n");

379 if(
ödex
 =2* 
CRK_POSITION_COUNT
 -1 )

381 
	`¥öt
(
TS_PORT
, "(EX)\r\n");

383 if(
ödex
 =3* 
CRK_POSITION_COUNT
 -1 )

385 
	`¥öt
(
TS_PORT
, "(far COMP)\r\n");

390 
	`UART_TS_PORT_NEXT_LINE
();

392 
pha£
=0;Öhase < 3;Öhase++)

394 
	`UART_TS_PORT_ª£t_ch¨_cou¡
();

397 
pos
=0;Öo†< 
CRK_POSITION_COUNT
;Öos++)

399 
x_cou¡

	`UART_TS_PORT_gë_ch¨_cou¡
();

402 
	`UART_Tx_n
(
TS_PORT
, ' ', 
	`subåa˘_VU32
(
x_pos
[
pos
], 
x_cou¡
 +1) );

404 
	`UART_Tx
(
TS_PORT
, '[');

405 
	`¥ötf_U
(
TS_PORT
, 
pha£
 * 
CRK_POSITION_COUNT
 + 
pos
, 
NO_PAD
 | 
NO_TRAIL
);

406 
	`UART_Tx
(
TS_PORT
, ']');

409 
	`UART_TS_PORT_NEXT_LINE
();

412 
pos
=0;Öo†< 
CRK_POSITION_COUNT
;Öos++)

414 
fûl_•a˚

¥öt_key
? '+': '-';

417 
	`UART_Tx_n
(
TS_PORT
, 
fûl_•a˚
, 
di°
[
pos
]);

420 
	`UART_Tx
(
TS_PORT
, '|');

422 
¥öt_key
= !print_key;

436 
	`¥öt
(
TS_PORT
, "\r\n\r\n\r\n");

439 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/process_table/process_table.h

1 #i‚de‡
PROCESS_TABLE_H


2 
	#PROCESS_TABLE_H


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"u¨t.h
"

7 
	#PROCESS_TABLE_LENGTH
 (3* 
CRK_POSITION_COUNT
)

	)

15 
uöt16_t
 
	t¥o˚ss_adv™˚_t
;

21 
¸™k_posôi⁄_t
 
	m¸™k_pos
;

22 
ígöe_pha£_t
 
	mpha£
;

23 
¥o˚ss_adv™˚_t
 
	mba£_PA
;

25 } 
	t¥o˚ss_posôi⁄_t
;

28 
upd©e_¥o˚ss_èbÀ
(
VU32
 
Cønk_≥riod_us
);

30 
exec_ªsu…_t
 
gë_posôi⁄_‰om_ödex
(
VU32
 
Index
, vﬁ©ûê
¥o˚ss_posôi⁄_t
 * 
pT¨gë
);

31 
exec_ªsu…_t
 
gë_ödex_‰om_posôi⁄
(vﬁ©ûê
¥o˚ss_posôi⁄_t
 * 
pPosôi⁄
, vﬁ©ûê
U32
 * 
pT¨gëIndex
);

33 
exec_ªsu…_t
 
föd_¥o˚ss_posôi⁄_bef‹e
(vﬁ©ûê
¥o˚ss_adv™˚_t
 
Re„ªn˚_PA
, vﬁ©ûê
¥o˚ss_posôi⁄_t
 * 
pT¨gë
);

34 
exec_ªsu…_t
 
föd_¥o˚ss_posôi⁄_a·î
(
VU32
 
Re„ªn˚_PA
, vﬁ©ûê
¥o˚ss_posôi⁄_t
 * 
pT¨gë
);

36 
exec_ªsu…_t
 
gë_¥o˚ss_adv™˚
(vﬁ©ûê
¥o˚ss_posôi⁄_t
 * 
pPosôi⁄
);

38 
¥öt_¥o˚ss_èbÀ
(
USART_Ty≥Def
 * 
P‹t
);

39 
¥öt_¥o˚ss_èbÀ_Áncy
();

	@/home/oli/tenere/efi/Tuareg_sw/src/sensors/Tuareg_sensors.c

1 
	~"°m32_libs/bo˘ok_ty≥s.h
"

2 
	~"Tu¨eg_ty≥s.h
"

4 
	~"Tu¨eg.h
"

5 
	~"Tu¨eg_£ns‹s.h
"

7 
	~"£ns‹_ˇlibøti⁄.h
"

9 
	~"u¨t.h
"

10 
	~"u¨t_¥ötf.h
"

18 vﬁ©ûê
£ns‹_öãrÁ˚_t
 * 
	$öô_Sís‹s
()

20 
exec_ªsu…_t
 
ªsu…
;

21 vﬁ©ûê
£ns‹_öãrÁ˚_t
 * 
pI¡îÁ˚
;

24 
Tu¨eg
.
Eº‹s
.
£ns‹_ˇlibøti⁄_îr‹

åue
;

27 
ªsu…

	`lﬂd_Sís‹_CÆibøti⁄
();

30 if(
ªsu…
 !
EXEC_OK
)

33 
	`¥öt
(
DEBUG_PORT
, "\r\nEE FailedÅoÜoad Sensor Calibration!");

35 if(
Sís‹_CÆibøti⁄
.
Vîsi⁄
 !
SENSORS_REQUIRED_CALIBRATION_VERSION
)

38 
	`¥öt
(
DEBUG_PORT
, "\r\nEE Sensor Calibration version doesÇot match");

43 
Tu¨eg
.
Eº‹s
.
£ns‹_ˇlibøti⁄_îr‹

Ál£
;

45 
	`¥öt
(
DEBUG_PORT
, "\r\nII Sensor Calibration has beenÜoaded");

49 
pI¡îÁ˚

	`öô_£ns‹_öputs
(
ASENSOR_VALIDITY_FASTINIT
);

51  
pI¡îÁ˚
;

52 
	}
}

70 
VF32
 
	$Tu¨eg_upd©e_MAP_£ns‹
()

73 if–(
Tu¨eg
.
Eº‹s
.
£ns‹_MAP_îr‹
 =
Ál£
Ë&& (Tu¨eg.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_MAP
)Ë&& (Tu¨eg.Eº‹s.
£ns‹_ˇlibøti⁄_îr‹
 == false))

76  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_MAP
];

81 if–(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_MAP
)Ë&& (Tu¨eg.pSís‹s->
a£ns‹s_vÆid_ßm∂es
[ASENSOR_MAP] > 
ASENSOR_VALIDITY_THRES
) )

84 
Tu¨eg
.
Eº‹s
.
£ns‹_MAP_îr‹

Ál£
;

87  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_MAP
];

92 
Tu¨eg
.
Eº‹s
.
£ns‹_MAP_îr‹

åue
;

95  
MAP_DEFAULT_KPA
;

99 
	}
}

107 
VF32
 
	$Tu¨eg_upd©e_O2_£ns‹
()

110 if–(
Tu¨eg
.
Eº‹s
.
£ns‹_O2_îr‹
 =
Ál£
Ë&& (Tu¨eg.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_O2
)Ë&& (Tu¨eg.Eº‹s.
£ns‹_ˇlibøti⁄_îr‹
 == false))

113  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_O2
];

118 if–(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_O2
)Ë&& (Tu¨eg.pSís‹s->
a£ns‹s_vÆid_ßm∂es
[ASENSOR_O2] > 
ASENSOR_VALIDITY_THRES
) )

121 
Tu¨eg
.
Eº‹s
.
£ns‹_O2_îr‹

Ál£
;

124  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_O2
];

129 
Tu¨eg
.
Eº‹s
.
£ns‹_O2_îr‹

åue
;

132  
O2_DEFAULT_AFR
;

136 
	}
}

144 
VF32
 
	$Tu¨eg_upd©e_TPS_£ns‹
()

147 if–(
Tu¨eg
.
Eº‹s
.
£ns‹_TPS_îr‹
 =
Ál£
Ë&& (Tu¨eg.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_TPS
)Ë&& (Tu¨eg.Eº‹s.
£ns‹_ˇlibøti⁄_îr‹
 == false))

150  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_TPS
];

155 if–(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_TPS
)Ë&& (Tu¨eg.pSís‹s->
a£ns‹s_vÆid_ßm∂es
[ASENSOR_TPS] > 
ASENSOR_VALIDITY_THRES
) )

158 
Tu¨eg
.
Eº‹s
.
£ns‹_TPS_îr‹

Ál£
;

161  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_TPS
];

166 
Tu¨eg
.
Eº‹s
.
£ns‹_TPS_îr‹

åue
;

169  
TPS_DEFAULT_DEG
;

173 
	}
}

176 
VF32
 
	$Tu¨eg_upd©e_ddt_TPS
()

179 if(
Tu¨eg
.
Eº‹s
.
£ns‹_TPS_îr‹
 =
Ál£
)

182  
Tu¨eg
.
pSís‹s
->
ddt_TPS
;

189 
	}
}

197 
VF32
 
	$Tu¨eg_upd©e_IAT_£ns‹
()

200 if–(
Tu¨eg
.
Eº‹s
.
£ns‹_IAT_îr‹
 =
Ál£
Ë&& (Tu¨eg.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_IAT
)Ë&& (Tu¨eg.Eº‹s.
£ns‹_ˇlibøti⁄_îr‹
 == false))

203  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_IAT
];

208 if–(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_IAT
)Ë&& (Tu¨eg.pSís‹s->
a£ns‹s_vÆid_ßm∂es
[ASENSOR_IAT] > 
ASENSOR_VALIDITY_THRES
) )

211 
Tu¨eg
.
Eº‹s
.
£ns‹_IAT_îr‹

Ál£
;

214  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_IAT
];

219 
Tu¨eg
.
Eº‹s
.
£ns‹_IAT_îr‹

åue
;

222  
IAT_DEFAULT_C
;

226 
	}
}

234 
VF32
 
	$Tu¨eg_upd©e_CLT_£ns‹
()

237 if–(
Tu¨eg
.
Eº‹s
.
£ns‹_CLT_îr‹
 =
Ál£
Ë&& (Tu¨eg.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_CLT
)Ë&& (Tu¨eg.Eº‹s.
£ns‹_ˇlibøti⁄_îr‹
 == false))

240  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_CLT
];

245 if–(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_CLT
)Ë&& (Tu¨eg.pSís‹s->
a£ns‹s_vÆid_ßm∂es
[ASENSOR_CLT] > 
ASENSOR_VALIDITY_THRES
) )

248 
Tu¨eg
.
Eº‹s
.
£ns‹_CLT_îr‹

Ál£
;

251  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_CLT
];

256 
Tu¨eg
.
Eº‹s
.
£ns‹_CLT_îr‹

åue
;

259  
CLT_DEFAULT_C
;

263 
	}
}

271 
VF32
 
	$Tu¨eg_upd©e_VBAT_£ns‹
()

274 if–(
Tu¨eg
.
Eº‹s
.
£ns‹_VBAT_îr‹
 =
Ál£
Ë&& (Tu¨eg.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_VBAT
)Ë&& (Tu¨eg.Eº‹s.
£ns‹_ˇlibøti⁄_îr‹
 == false))

277  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_VBAT
];

282 if–(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_VBAT
)Ë&& (Tu¨eg.pSís‹s->
a£ns‹s_vÆid_ßm∂es
[ASENSOR_VBAT] > 
ASENSOR_VALIDITY_THRES
) )

285 
Tu¨eg
.
Eº‹s
.
£ns‹_VBAT_îr‹

Ál£
;

288  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_VBAT
];

293 
Tu¨eg
.
Eº‹s
.
£ns‹_VBAT_îr‹

åue
;

296  
VBAT_DEFAULT_V
;

300 
	}
}

308 
VF32
 
	$Tu¨eg_upd©e_KNOCK_£ns‹
()

311 if–(
Tu¨eg
.
Eº‹s
.
£ns‹_KNOCK_îr‹
 =
Ál£
Ë&& (Tu¨eg.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_KNOCK
)Ë&& (Tu¨eg.Eº‹s.
£ns‹_ˇlibøti⁄_îr‹
 == false))

314  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_KNOCK
];

319 if–(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_KNOCK
)Ë&& (Tu¨eg.pSís‹s->
a£ns‹s_vÆid_ßm∂es
[ASENSOR_KNOCK] > 
ASENSOR_VALIDITY_THRES
) )

322 
Tu¨eg
.
Eº‹s
.
£ns‹_KNOCK_îr‹

Ál£
;

325  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_KNOCK
];

330 
Tu¨eg
.
Eº‹s
.
£ns‹_KNOCK_îr‹

åue
;

333  
KNOCK_DEFAULT
;

337 
	}
}

345 
VF32
 
	$Tu¨eg_upd©e_BARO_£ns‹
()

348 if–(
Tu¨eg
.
Eº‹s
.
£ns‹_BARO_îr‹
 =
Ál£
Ë&& (Tu¨eg.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_BARO
)Ë&& (Tu¨eg.Eº‹s.
£ns‹_ˇlibøti⁄_îr‹
 == false))

351  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_BARO
];

356 if–(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_BARO
)Ë&& (Tu¨eg.pSís‹s->
a£ns‹s_vÆid_ßm∂es
[ASENSOR_BARO] > 
ASENSOR_VALIDITY_THRES
) )

359 
Tu¨eg
.
Eº‹s
.
£ns‹_BARO_îr‹

Ál£
;

362  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_BARO
];

367 
Tu¨eg
.
Eº‹s
.
£ns‹_BARO_îr‹

åue
;

370  
BARO_DEFAULT_KPA
;

374 
	}
}

382 
górs_t
 
	$Tu¨eg_upd©e_GEAR_£ns‹
()

385 if–(
Tu¨eg
.
Eº‹s
.
£ns‹_GEAR_îr‹
 =
Ál£
Ë&& (Tu¨eg.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_GEAR
)Ë&& (Tu¨eg.Eº‹s.
£ns‹_ˇlibøti⁄_îr‹
 == false))

388  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_GEAR
];

393 if–(
Tu¨eg
.
pSís‹s
->
a£ns‹s_hó…h
 & (1<< 
ASENSOR_GEAR
)Ë&& (Tu¨eg.pSís‹s->
a£ns‹s_vÆid_ßm∂es
[ASENSOR_GEAR] > 
ASENSOR_VALIDITY_THRES
) )

396 
Tu¨eg
.
Eº‹s
.
£ns‹_GEAR_îr‹

Ál£
;

399  
Tu¨eg
.
pSís‹s
->
a£ns‹s
[
ASENSOR_GEAR
];

404 
Tu¨eg
.
Eº‹s
.
£ns‹_GEAR_îr‹

åue
;

407  
GEAR_NEUTRAL
;

411 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/sensors/Tuareg_sensors.h

1 #i‚de‡
TUAREG_SENSORS_H_INCLUDED


2 
	#TUAREG_SENSORS_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

6 
	~"£ns‹s.h
"

8 
	#SENSORS_REQUIRED_CALIBRATION_VERSION
 2

	)

10 vﬁ©ûê
£ns‹_öãrÁ˚_t
 * 
öô_Sís‹s
();

13 
VF32
 
Tu¨eg_upd©e_MAP_£ns‹
();

14 
górs_t
 
Tu¨eg_upd©e_GEAR_£ns‹
();

15 
VF32
 
Tu¨eg_upd©e_BARO_£ns‹
();

16 
VF32
 
Tu¨eg_upd©e_KNOCK_£ns‹
();

17 
VF32
 
Tu¨eg_upd©e_VBAT_£ns‹
();

18 
VF32
 
Tu¨eg_upd©e_CLT_£ns‹
();

19 
VF32
 
Tu¨eg_upd©e_IAT_£ns‹
();

20 
VF32
 
Tu¨eg_upd©e_TPS_£ns‹
();

21 
VF32
 
Tu¨eg_upd©e_ddt_TPS
();

22 
VF32
 
Tu¨eg_upd©e_O2_£ns‹
();

23 
VF32
 
Tu¨eg_upd©e_MAP_£ns‹
();

	@/home/oli/tenere/efi/Tuareg_sw/src/sensors/sensor_calibration.c

3 
	~"èbÀ.h
"

4 
	~"ì¥om.h
"

5 
	~"ì¥om_œyout.h
"

6 
	~"£ns‹_ˇlibøti⁄.h
"

7 
	~"ì¥om_œyout.h
"

9 
	~"Tu¨eg.h
"

11 
	~"u¨t.h
"

12 
	~"u¨t_¥ötf.h
"

13 
	~"c⁄vîsi⁄.h
"

17 vﬁ©ûê
Sís‹_CÆibøti⁄_t
 
	gSís‹_CÆibøti⁄
;

19 vﬁ©ûê
U8
 * c⁄° 
	gpSís‹_CÆibøti⁄_d©a
(vﬁ©ûêU8 *Ë&
Sís‹_CÆibøti⁄
;

20 c⁄° 
U32
 
	gcSís‹_CÆibøti⁄_size
(
Sís‹_CÆibøti⁄
);

28 
exec_ªsu…_t
 
	$lﬂd_Sís‹_CÆibøti⁄
()

30  
	`Eïrom_lﬂd_d©a
(
EEPROM_SENSOR_CALIBRATION_BASE
, 
pSís‹_CÆibøti⁄_d©a
, 
cSís‹_CÆibøti⁄_size
);

31 
	}
}

39 
exec_ªsu…_t
 
	$°‹e_Sís‹_CÆibøti⁄
()

41  
	`Eïrom_upd©e_d©a
(
EEPROM_SENSOR_CALIBRATION_BASE
, 
pSís‹_CÆibøti⁄_d©a
, 
cSís‹_CÆibøti⁄_size
);

42 
	}
}

46 
	$show_Sís‹_CÆibøti⁄
(
USART_Ty≥Def
 * 
P‹t
)

48 
	`¥öt
(
P‹t
, "\r\n\r\nSensor Calibration:");

53 
	`¥öt
(
P‹t
, "\r\nVersion: ");

54 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
Vîsi⁄
, 
NO_PAD
 | 
NO_TRAIL
);

59 
	`¥öt
(
P‹t
, "\r\nIAT M N min max: ");

60 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
IAT_ˇlib_M
);

61 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
IAT_ˇlib_N
);

62 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
IAT_mö_vÆid
, 
NO_PAD
);

63 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
IAT_max_vÆid
, 
NO_PAD
 | 
NO_TRAIL
);

68 
	`¥öt
(
P‹t
, "\r\nCLT M N min max: ");

69 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
CLT_ˇlib_M
);

70 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
CLT_ˇlib_N
);

71 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
CLT_mö_vÆid
, 
NO_PAD
);

72 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
CLT_max_vÆid
, 
NO_PAD
 | 
NO_TRAIL
);

77 
	`¥öt
(
P‹t
, "\r\nTPS M N min max: ");

78 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
TPS_ˇlib_M
);

79 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
TPS_ˇlib_N
);

80 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
TPS_mö_vÆid
, 
NO_PAD
);

81 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
TPS_max_vÆid
, 
NO_PAD
 | 
NO_TRAIL
);

86 
	`¥öt
(
P‹t
, "\r\nMAP M N min max: ");

87 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
MAP_ˇlib_M
);

88 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
MAP_ˇlib_N
);

89 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
MAP_mö_vÆid
, 
NO_PAD
);

90 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
MAP_max_vÆid
, 
NO_PAD
 | 
NO_TRAIL
);

95 
	`¥öt
(
P‹t
, "\r\nBARO M N min max: ");

96 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
BARO_ˇlib_M
);

97 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
BARO_ˇlib_N
);

98 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
BARO_mö_vÆid
, 
NO_PAD
);

99 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
BARO_max_vÆid
, 
NO_PAD
 | 
NO_TRAIL
);

104 
	`¥öt
(
P‹t
, "\r\nO2 M N min max: ");

105 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
O2_ˇlib_M
);

106 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
O2_ˇlib_N
);

107 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
O2_mö_vÆid
, 
NO_PAD
);

108 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
O2_max_vÆid
, 
NO_PAD
 | 
NO_TRAIL
);

113 
	`¥öt
(
P‹t
, "\r\nVBAT M N min max: ");

114 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
VBAT_ˇlib_M
);

115 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
VBAT_ˇlib_N
);

116 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
VBAT_mö_vÆid
, 
NO_PAD
);

117 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
VBAT_max_vÆid
, 
NO_PAD
 | 
NO_TRAIL
);

122 
	`¥öt
(
P‹t
, "\r\nKNOCK M N min max: ");

123 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
KNOCK_ˇlib_M
);

124 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
KNOCK_ˇlib_N
);

125 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
KNOCK_mö_vÆid
, 
NO_PAD
);

126 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
KNOCK_max_vÆid
, 
NO_PAD
 | 
NO_TRAIL
);

131 
	`¥öt
(
P‹t
, "\r\nGEAR M N min max: ");

132 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
GEAR_ˇlib_M
);

133 
	`¥ötf_F32
(
P‹t
, 
Sís‹_CÆibøti⁄
.
GEAR_ˇlib_N
);

134 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
GEAR_mö_vÆid
, 
NO_PAD
);

135 
	`¥ötf_U
(
P‹t
, 
Sís‹_CÆibøti⁄
.
GEAR_max_vÆid
, 
NO_PAD
 | 
NO_TRAIL
);

137 
	}
}

143 
exec_ªsu…_t
 
	$modify_Sís‹_CÆibøti⁄
(
U32
 
Off£t
, U32 
VÆue
)

145 if(
Off£t
 >
cSís‹_CÆibøti⁄_size
)

147  
EXEC_ERROR
;

150 *(
pSís‹_CÆibøti⁄_d©a
 + 
Off£t
)(
U8
Ë
VÆue
;

152  
EXEC_OK
;

153 
	}
}

159 
	$£nd_Sís‹_CÆibøti⁄
(
USART_Ty≥Def
 * 
P‹t
)

161 
	`UART_£nd_d©a
(
P‹t
, 
pSís‹_CÆibøti⁄_d©a
, 
cSís‹_CÆibøti⁄_size
);

162 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/sensors/sensor_calibration.h

1 #i‚de‡
SENSOR_CALIBRATION_H_INCLUDED


2 
	#SENSOR_CALIBRATION_H_INCLUDED


	)

4 
	~"Tu¨eg_ty≥s.h
"

10 
__©åibuã__
 ((
	t__∑cked__
)Ë
	t_Sís‹_CÆibøti⁄_t
 {

12 
U8
 
	gVîsi⁄
;

14 
F32
 
	gIAT_ˇlib_M
;

15 
F32
 
	gIAT_ˇlib_N
;

16 
U16
 
	gIAT_mö_vÆid
;

17 
U16
 
	gIAT_max_vÆid
;

19 
F32
 
	gCLT_ˇlib_M
;

20 
F32
 
	gCLT_ˇlib_N
;

21 
U16
 
	gCLT_mö_vÆid
;

22 
U16
 
	gCLT_max_vÆid
;

24 
F32
 
	gTPS_ˇlib_M
;

25 
F32
 
	gTPS_ˇlib_N
;

26 
U16
 
	gTPS_mö_vÆid
;

27 
U16
 
	gTPS_max_vÆid
;

29 
F32
 
	gMAP_ˇlib_M
;

30 
F32
 
	gMAP_ˇlib_N
;

31 
U16
 
	gMAP_mö_vÆid
;

32 
U16
 
	gMAP_max_vÆid
;

34 
F32
 
	gBARO_ˇlib_M
;

35 
F32
 
	gBARO_ˇlib_N
;

36 
U16
 
	gBARO_mö_vÆid
;

37 
U16
 
	gBARO_max_vÆid
;

39 
F32
 
	gO2_ˇlib_M
;

40 
F32
 
	gO2_ˇlib_N
;

41 
U16
 
	gO2_mö_vÆid
;

42 
U16
 
	gO2_max_vÆid
;

44 
F32
 
	gVBAT_ˇlib_M
;

45 
F32
 
	gVBAT_ˇlib_N
;

46 
U16
 
	gVBAT_mö_vÆid
;

47 
U16
 
	gVBAT_max_vÆid
;

49 
F32
 
	gKNOCK_ˇlib_M
;

50 
F32
 
	gKNOCK_ˇlib_N
;

51 
U16
 
	gKNOCK_mö_vÆid
;

52 
U16
 
	gKNOCK_max_vÆid
;

54 
F32
 
	gGEAR_ˇlib_M
;

55 
F32
 
	gGEAR_ˇlib_N
;

56 
U16
 
	gGEAR_mö_vÆid
;

57 
U16
 
	gGEAR_max_vÆid
;

59 } 
	tSís‹_CÆibøti⁄_t
;

61 
	#SENSOR_CALIBRATION_SIZE
 109

	)

67 vﬁ©ûê
Sís‹_CÆibøti⁄_t
 
Sís‹_CÆibøti⁄
;

70 
exec_ªsu…_t
 
lﬂd_Sís‹_CÆibøti⁄
();

71 
exec_ªsu…_t
 
°‹e_Sís‹_CÆibøti⁄
();

73 
show_Sís‹_CÆibøti⁄
(
USART_Ty≥Def
 * 
P‹t
);

75 
exec_ªsu…_t
 
modify_Sís‹_CÆibøti⁄
(
U32
 
Off£t
, U32 
VÆue
);

77 
£nd_Sís‹_CÆibøti⁄
(
USART_Ty≥Def
 * 
P‹t
);

	@/home/oli/tenere/efi/Tuareg_sw/src/sensors/sensors.c

1 
	~<m©h.h
>

3 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

4 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

5 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_adc.h
"

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

8 
	~"£ns‹s.h
"

9 
	~"£ns‹_ˇlibøti⁄.h
"

11 
	~"Tu¨eg.h
"

13 
	~"dügno°ics.h
"

16 vﬁ©ûê
£ns‹_öãrÁ˚_t
 
	gSI¡îÁ˚
;

17 vﬁ©ûê
£ns‹_öã∫Æs_t
 
	gSI¡î«ls
;

24 vﬁ©ûê
£ns‹_öãrÁ˚_t
 * 
	$öô_£ns‹_öputs
(
U32
 
Inô_cou¡
)

26 
DMA_InôTy≥Def
 
DMA_InôSåu˘uª
;

29 
ADC
->
CCR
 &~
ADC_CCR_ADCPRE
;

32 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOAEN
 | 
RCC_AHB1ENR_GPIOBEN
 | 
RCC_AHB1ENR_GPIOCEN
 | 
RCC_AHB1ENR_GPIODEN
;

33 
RCC
->
APB2ENR
 |
RCC_APB2ENR_ADC1EN
;

34 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_DMA2EN
;

37 
	`GPIO_c⁄figuª
(
GPIOA
, 0, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

38 
	`GPIO_c⁄figuª
(
GPIOA
, 1, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

39 
	`GPIO_c⁄figuª
(
GPIOA
, 2, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

40 
	`GPIO_c⁄figuª
(
GPIOA
, 3, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

41 
	`GPIO_c⁄figuª
(
GPIOA
, 4, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

42 
	`GPIO_c⁄figuª
(
GPIOA
, 5, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

43 
	`GPIO_c⁄figuª
(
GPIOA
, 6, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

44 
	`GPIO_c⁄figuª
(
GPIOA
, 7, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

45 
	`GPIO_c⁄figuª
(
GPIOC
, 4, 
GPIO_MODE_ANALOG
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

48 
	`GPIO_c⁄figuª
(
GPIOC
, 0, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

49 
	`GPIO_c⁄figuª
(
GPIOC
, 2, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

50 
	`GPIO_c⁄figuª
(
GPIOC
, 3, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

51 
	`GPIO_c⁄figuª
(
GPIOC
, 5, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

52 
	`GPIO_c⁄figuª
(
GPIOB
, 1, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

53 
	`GPIO_c⁄figuª
(
GPIOB
, 4, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_DOWN
);

63 
ADC1
->
CR1

ADC_CR1_SCAN
 | 
ADC_CR1_JEOCIE
;

64 
ADC1
->
CR2

ADC_CR2_DMA
 | 
ADC_CR2_DDS
 | 
ADC_CR2_ADON
;

92 
	`adc_£t_ßm∂e_time
(
ADC1
, 
ADC_O2_CH
, 
SAMPLE_TIME_7_5
);

93 
	`adc_£t_ßm∂e_time
(
ADC1
, 
ADC_TPS_CH
, 
SAMPLE_TIME_7_5
);

94 
	`adc_£t_ßm∂e_time
(
ADC1
, 
ADC_MAP_CH
, 
SAMPLE_TIME_7_5
);

95 
	`adc_£t_ßm∂e_time
(
ADC1
, 
ADC_IAT_CH
, 
SAMPLE_TIME_7_5
);

96 
	`adc_£t_ßm∂e_time
(
ADC1
, 
ADC_CLT_CH
, 
SAMPLE_TIME_7_5
);

97 
	`adc_£t_ßm∂e_time
(
ADC1
, 
ADC_VBAT_CH
, 
SAMPLE_TIME_7_5
);

98 
	`adc_£t_ßm∂e_time
(
ADC1
, 
ADC_KNOCK_CH
, 
SAMPLE_TIME_7_5
);

99 
	`adc_£t_ßm∂e_time
(
ADC1
, 
ADC_BARO_CH
, 
SAMPLE_TIME_7_5
);

100 
	`adc_£t_ßm∂e_time
(
ADC1
, 
ADC_GEAR_CH
, 
SAMPLE_TIME_7_5
);

105 
	`adc_£t_ªguœr_group
(
ADC1
, 1, 
ADC_O2_CH
);

106 
	`adc_£t_ªguœr_group
(
ADC1
, 2, 
ADC_TPS_CH
);

107 
	`adc_£t_ªguœr_group
(
ADC1
, 3, 
ADC_IAT_CH
);

108 
	`adc_£t_ªguœr_group
(
ADC1
, 4, 
ADC_CLT_CH
);

109 
	`adc_£t_ªguœr_group
(
ADC1
, 5, 
ADC_VBAT_CH
);

110 
	`adc_£t_ªguœr_group
(
ADC1
, 6, 
ADC_KNOCK_CH
);

111 
	`adc_£t_ªguœr_group
(
ADC1
, 7, 
ADC_BARO_CH
);

112 
	`adc_£t_ªguœr_group
(
ADC1
, 8, 
ADC_GEAR_CH
);

115 
	`adc_£t_ªguœr_group_Àngth
(
ADC1
, 
ASENSOR_ASYNC_COUNT
);

123 
ADC1
->
JSQR
(
U32
Ë(
ADC_MAP_CH
 << 15);

130 
	`DMA_Såu˘Inô
(&
DMA_InôSåu˘uª
);

133 
DMA_InôSåu˘uª
.
DMA_PîùhîÆBa£Addr
(
U32
)&
ADC1
->
DR
;

134 
DMA_InôSåu˘uª
.
DMA_Mem‹y0Ba£Addr
(
U32
)
SI¡î«ls
.
a£ns‹s_async_buf„r
;

136 
DMA_InôSåu˘uª
.
DMA_Buf„rSize

ASENSOR_ASYNC_COUNT
;

138 
DMA_InôSåu˘uª
.
DMA_Mem‹yInc

DMA_Mem‹yInc_E«bÀ
;

139 
DMA_InôSåu˘uª
.
DMA_PîùhîÆD©aSize

DMA_PîùhîÆD©aSize_HÆfW‹d
;

140 
DMA_InôSåu˘uª
.
DMA_Mem‹yD©aSize

DMA_Mem‹yD©aSize_HÆfW‹d
;

141 
DMA_InôSåu˘uª
.
DMA_Mode

DMA_Mode_Cúcuœr
;

142 
DMA_InôSåu˘uª
.
DMA_Pri‹ôy

DMA_Pri‹ôy_High
;

149 
	`DMA_Inô
(
DMA2_Såóm0
, &
DMA_InôSåu˘uª
);

152 
DMA2_Såóm0
->
CR
 |(
U32
Ë(
DMA_SxCR_EN
 | 
DMA_SxCR_TCIE
);

155 
DMA2
->
LIFCR
 |
DMA_LIFCR_CTCIF0
 | 
DMA_LIFCR_CHTIF0
 | 
DMA_LIFCR_CTEIF0
 | 
DMA_LIFCR_CDMEIF0
 | 
DMA_LIFCR_CFEIF0
;

162 
	`NVIC_SëPri‹ôy
(
DMA2_Såóm0_IRQn
, 7UL);

163 
	`NVIC_CÀ¨PídögIRQ
(
DMA2_Såóm0_IRQn
);

164 
	`NVIC_E«bÀIRQ
(
DMA2_Såóm0_IRQn
);

167 
	`NVIC_SëPri‹ôy
(
ADC_IRQn
, 6UL);

168 
	`NVIC_CÀ¨PídögIRQ
(
ADC_IRQn
);

169 
	`NVIC_E«bÀIRQ
(
ADC_IRQn
);

172 
	`¥ï¨e_Á°sync_öô
(
Inô_cou¡
);

174  &
SI¡îÁ˚
;

175 
	}
}

185 
ölöe
 
	$¥ï¨e_Á°sync_öô
(
U32
 
öô_cou¡
)

187 
VU32
 
ch™√l
;

189 
ch™√l
 =0; ch™√»< 
ASENSOR_COUNT
; channel++)

191 
SI¡îÁ˚
.
a£ns‹s_vÆid_ßm∂es
[
ch™√l
]
öô_cou¡
;

194 
	}
}

205 
VF32
 
	$ˇlc_övî£_lö
(
VU32
 
Arg
, 
VF32
 
M
, VF32 
N
)

208 if–(
M
 > 0.0) || (M < 0.0) )

211  ((
Arg
 - 
N
Ë/ 
M
);

219 
	}
}

231 
VF32
 
	$ˇlcuœã_ddt_TPS
(
VF32
 
La°_TPS
, VF32 
Cuºít_TPS
)

233 
F32
 
dñè_TPS
;

235 
dñè_TPS

Cuºít_TPS
 - 
La°_TPS
;

237 if–((
dñè_TPS
 < 0.0Ë&& (-dñè_TPS < 
DELTA_TPS_THRES
)) || ((delta_TPS >= 0.0) && (delta_TPS < DELTA_TPS_THRES)) )

243  (
dñè_TPS
 * (101.0 - 
La°_TPS
));

245 
	}
}

252 
VU32
 
	$ªad_d£ns‹s
()

254 
VU8
 
ªadout
 =0;

257 if(
GPIOB
->
IDR
 & 
GPIO_IDR_IDR4
)

259 
ªadout
 |(1 << 
DSENSOR_SPARE2
);

263 if(
GPIOC
->
IDR
 & 
GPIO_IDR_IDR0
)

265 
ªadout
 |(1 << 
DSENSOR_NEUTRAL
);

269 if(
GPIOC
->
IDR
 & 
GPIO_IDR_IDR2
)

271 
ªadout
 |(1 << 
DSENSOR_RUN
);

275 if(
GPIOC
->
IDR
 & 
GPIO_IDR_IDR3
)

277 
ªadout
 |(1 << 
DSENSOR_CRASH
);

281 if(
GPIOC
->
IDR
 & 
GPIO_IDR_IDR5
)

283 
ªadout
 |(1 << 
DSENSOR_DEBUG
);

286  
ªadout
;

287 
	}
}

293 
	$ªad_digôÆ_£ns‹s
()

295 
U32
 
˙t
, 
Àvñ
, 
£ns‹
 =0;

298 
	`£ns‹s_düg_log_evít
(
SNDIAG_READ_DSENSORS_CALLS
);

300 if(
SI¡î«ls
.
d£ns‹_cy˛e
 < 
DSENSOR_CYCLE_LEN
)

303 
SI¡î«ls
.
d£ns‹_hi°‹y
[SI¡î«ls.
d£ns‹_cy˛e
]
	`ªad_d£ns‹s
();

305 
SI¡î«ls
.
d£ns‹_cy˛e
++;

314 
£ns‹
=0; sís‹ < 
DSENSOR_COUNT
; sensor++)

317 
Àvñ
 =0;

320 
˙t
 =0; c¡ < 
DSENSOR_CYCLE_LEN
; cnt++)

325 if–((
U32
Ë
SI¡î«ls
.
d£ns‹_hi°‹y
[
˙t
]Ë& (1 << 
£ns‹
) )

327 
Àvñ
++;

336 if(
Àvñ
 >
DSENSOR_HIGH_THRES
)

338 
SI¡îÁ˚
.
d£ns‹s
 |(1 << 
£ns‹
);

342 
SI¡îÁ˚
.
d£ns‹s
 &~(1 << 
£ns‹
);

348 
SI¡î«ls
.
d£ns‹_cy˛e
 =0;

351 
	}
}

357 
	$ª£t_a£ns‹_sync_öãgøt‹
(
a£ns‹s_sync_t
 
Sís‹
)

359 
SI¡î«ls
.
a£ns‹s_sync_öãgøt‹
[
Sís‹
]= 0;

360 
SI¡î«ls
.
a£ns‹s_sync_öãgøt‹_cou¡
[
Sís‹
]= 0;

361 
	}
}

368 
	$ADC_IRQH™dÀr
()

370 
VU32
 
avîage
, 
ßm∂e
;

371 
VU32
 * 
pI¡egr

NULL
;

372 
VU8
 * 
pCou¡

NULL
;

375 
	`£ns‹s_düg_log_evít
(
SNDIAG_ADCIRQ_CALLS
);

378 if(
ADC1
->
SR
 & 
ADC_SR_JEOC
)

381 
	`£ns‹s_düg_log_evít
(
SNDIAG_ADCIRQ_INJECTEDGR_CALLS
);

384 
ADC1
->
SR
 &~(
U32
Ë
ADC_SR_JEOC
;

387 
ßm∂e

ADC1
->
JDR1
;

390 
pI¡egr
&(
SI¡î«ls
.
a£ns‹s_sync_öãgøt‹
[
ASENSOR_SYNC_MAP
]);

391 
pCou¡
&(
SI¡î«ls
.
a£ns‹s_sync_öãgøt‹_cou¡
[
ASENSOR_SYNC_MAP
]);

394 if–(
ßm∂e
 >
Sís‹_CÆibøti⁄
.
MAP_mö_vÆid
Ë&& (ßm∂ê<Sís‹_CÆibøti⁄.
MAP_max_vÆid
Ë&& (
Tu¨eg
.
Eº‹s
.
£ns‹_ˇlibøti⁄_îr‹
 =
Ál£
))

401 *
pI¡egr
 +
ßm∂e
;

402 *
pCou¡
 += 1;

405 if(*
pCou¡
 >
ASENSOR_SYNC_SAMPLE_LEN
)

408 
avîage
*
pI¡egr
 / *
pCou¡
;

411 
SI¡îÁ˚
.
a£ns‹s
[
ASENSOR_MAP
]
	`ˇlc_övî£_lö
(
avîage
, 
Sís‹_CÆibøti⁄
.
MAP_ˇlib_M
, Sís‹_CÆibøti⁄.
MAP_ˇlib_N
);

414 *
pI¡egr
= 0;

415 *
pCou¡
= 0;

418 
SI¡îÁ˚
.
a£ns‹s_hó…h
 |(1<< 
ASENSOR_MAP
);

419 
SI¡î«ls
.
a£ns‹s_sync_îr‹_cou¡î
[
ASENSOR_SYNC_MAP
] =0;

422 
SI¡îÁ˚
.
a£ns‹s_øw
[
ASENSOR_MAP
]
avîage
;

425 
SI¡îÁ˚
.
a£ns‹s_vÆid_ßm∂es
[
ASENSOR_MAP
]++;

435 if(
SI¡î«ls
.
a£ns‹s_sync_îr‹_cou¡î
[
ASENSOR_SYNC_MAP
] < 
ASENSOR_ERROR_THRES
)

437 
SI¡î«ls
.
a£ns‹s_sync_îr‹_cou¡î
[
ASENSOR_SYNC_MAP
]++;

446 
SI¡îÁ˚
.
a£ns‹s
[
ASENSOR_MAP
] =0;

447 
SI¡îÁ˚
.
a£ns‹s_hó…h
 &~(1<< 
ASENSOR_MAP
);

450 *
pI¡egr
= 0;

451 *
pCou¡
= 0;

454 
SI¡îÁ˚
.
a£ns‹s_øw
[
ASENSOR_MAP
]= 0;

457 
SI¡îÁ˚
.
a£ns‹s_vÆid_ßm∂es
[
ASENSOR_MAP
] =0;

465 
	}
}

472 
	$DMA2_Såóm0_IRQH™dÀr
()

475 
U32
 
avîage
, 
ßm∂e
, 
£ns‹
, 
ªsu…
;

476 
VU16
 * 
pI¡egr

NULL
;

477 
VU8
 * 
pCou¡

NULL
;

478 
VU32
 
mö_vÆid
, 
max_vÆid
;

481 
	`£ns‹s_düg_log_evít
(
SNDIAG_DMAIRQ_CALLS
);

484 if(
DMA2
->
LISR
 & 
DMA_LISR_TCIF0
)

487 
	`£ns‹s_düg_log_evít
(
SNDIAG_DMAIRQ_CH1_CALLS
);

490 
DMA2
->
LIFCR
 |
DMA_LIFCR_CTCIF0
 | 
DMA_LIFCR_CHTIF0
 | 
DMA_LIFCR_CTEIF0
 | 
DMA_LIFCR_CDMEIF0
 | 
DMA_LIFCR_CFEIF0
;

497 
£ns‹
 =0; sís‹ < 
ASENSOR_ASYNC_COUNT
; sensor++)

500 
ßm∂e

SI¡î«ls
.
a£ns‹s_async_buf„r
[
£ns‹
];

503 
pI¡egr
&(
SI¡î«ls
.
a£ns‹s_async_öãgøt‹
[
£ns‹
]);

504 
pCou¡
&(
SI¡î«ls
.
a£ns‹s_async_öãgøt‹_cou¡
[
£ns‹
]);

508 
£ns‹
)

510 
ASENSOR_ASYNC_O2
:

512 
mö_vÆid

Sís‹_CÆibøti⁄
.
O2_mö_vÆid
;

513 
max_vÆid

Sís‹_CÆibøti⁄
.
O2_max_vÆid
;

516 
ASENSOR_ASYNC_TPS
:

518 
mö_vÆid

Sís‹_CÆibøti⁄
.
TPS_mö_vÆid
;

519 
max_vÆid

Sís‹_CÆibøti⁄
.
TPS_max_vÆid
;

522 
ASENSOR_ASYNC_IAT
:

524 
mö_vÆid

Sís‹_CÆibøti⁄
.
IAT_mö_vÆid
;

525 
max_vÆid

Sís‹_CÆibøti⁄
.
IAT_max_vÆid
;

528 
ASENSOR_ASYNC_CLT
:

530 
mö_vÆid

Sís‹_CÆibøti⁄
.
CLT_mö_vÆid
;

531 
max_vÆid

Sís‹_CÆibøti⁄
.
CLT_max_vÆid
;

534 
ASENSOR_ASYNC_VBAT
:

536 
mö_vÆid

Sís‹_CÆibøti⁄
.
VBAT_mö_vÆid
;

537 
max_vÆid

Sís‹_CÆibøti⁄
.
VBAT_max_vÆid
;

540 
ASENSOR_ASYNC_KNOCK
:

542 
mö_vÆid

Sís‹_CÆibøti⁄
.
KNOCK_mö_vÆid
;

543 
max_vÆid

Sís‹_CÆibøti⁄
.
KNOCK_max_vÆid
;

546 
ASENSOR_ASYNC_BARO
:

548 
mö_vÆid

Sís‹_CÆibøti⁄
.
BARO_mö_vÆid
;

549 
max_vÆid

Sís‹_CÆibøti⁄
.
BARO_max_vÆid
;

552 
ASENSOR_ASYNC_GEAR
:

554 
mö_vÆid

Sís‹_CÆibøti⁄
.
GEAR_mö_vÆid
;

555 
max_vÆid

Sís‹_CÆibøti⁄
.
GEAR_max_vÆid
;

560 
mö_vÆid
= 0;

561 
max_vÆid
= 0;

567 if–(
ßm∂e
 >
mö_vÆid
Ë&& (ßm∂ê<
max_vÆid
Ë&& (
Tu¨eg
.
Eº‹s
.
£ns‹_ˇlibøti⁄_îr‹
 =
Ál£
) )

574 *
pI¡egr
 +
ßm∂e
;

575 *
pCou¡
 += 1;

578 if(*
pCou¡
 >
ASENSOR_ASYNC_SAMPLE_LEN
)

581 
avîage
*
pI¡egr
 / *
pCou¡
;

586 
£ns‹
)

588 
ASENSOR_ASYNC_O2
:

590 
ªsu…

	`ˇlc_övî£_lö
(
avîage
, 
Sís‹_CÆibøti⁄
.
O2_ˇlib_M
, Sís‹_CÆibøti⁄.
O2_ˇlib_N
);

593 
ASENSOR_ASYNC_TPS
:

595 
ªsu…

	`ˇlc_övî£_lö
(
avîage
, 
Sís‹_CÆibøti⁄
.
TPS_ˇlib_M
, Sís‹_CÆibøti⁄.
TPS_ˇlib_N
);

598 
SI¡î«ls
.
œ°_TPS

SI¡îÁ˚
.
a£ns‹s
[
ASENSOR_TPS
];

601 
SI¡îÁ˚
.
ddt_TPS

	`ˇlcuœã_ddt_TPS
(
SI¡î«ls
.
œ°_TPS
, 
ªsu…
);

605 
ASENSOR_ASYNC_IAT
:

607 
ªsu…

	`ˇlc_övî£_lö
(
avîage
, 
Sís‹_CÆibøti⁄
.
IAT_ˇlib_M
, Sís‹_CÆibøti⁄.
IAT_ˇlib_N
);

608 
ªsu…
 +
cKñvö_off£t
;

611 
ASENSOR_ASYNC_CLT
:

613 
ªsu…

	`ˇlc_övî£_lö
(
avîage
, 
Sís‹_CÆibøti⁄
.
CLT_ˇlib_M
, Sís‹_CÆibøti⁄.
CLT_ˇlib_N
);

614 
ªsu…
 +
cKñvö_off£t
;

617 
ASENSOR_ASYNC_VBAT
:

619 
ªsu…

	`ˇlc_övî£_lö
(
avîage
, 
Sís‹_CÆibøti⁄
.
VBAT_ˇlib_M
, Sís‹_CÆibøti⁄.
VBAT_ˇlib_N
);

622 
ASENSOR_ASYNC_KNOCK
:

624 
ªsu…

	`ˇlc_övî£_lö
(
avîage
, 
Sís‹_CÆibøti⁄
.
KNOCK_ˇlib_M
, Sís‹_CÆibøti⁄.
KNOCK_ˇlib_N
);

627 
ASENSOR_ASYNC_BARO
:

629 
ªsu…

	`ˇlc_övî£_lö
(
avîage
, 
Sís‹_CÆibøti⁄
.
BARO_ˇlib_M
, Sís‹_CÆibøti⁄.
BARO_ˇlib_N
);

635 
ªsu…

avîage
;

641 *
pI¡egr
= 0;

642 *
pCou¡
= 0;

645 
SI¡îÁ˚
.
a£ns‹s
[
£ns‹
]
ªsu…
;

648 
SI¡îÁ˚
.
a£ns‹s_hó…h
 |(1<< 
£ns‹
);

649 
SI¡î«ls
.
a£ns‹s_async_îr‹_cou¡î
[
£ns‹
] =0;

652 if(
SI¡îÁ˚
.
a£ns‹s_vÆid_ßm∂es
[
£ns‹
] < 0xFF)

654 
SI¡îÁ˚
.
a£ns‹s_vÆid_ßm∂es
[
£ns‹
]++;

658 
SI¡îÁ˚
.
a£ns‹s_øw
[
£ns‹
]
avîage
;

668 if(
SI¡î«ls
.
a£ns‹s_async_îr‹_cou¡î
[
£ns‹
] < 
ASENSOR_ERROR_THRES
)

670 
SI¡î«ls
.
a£ns‹s_async_îr‹_cou¡î
[
£ns‹
]++;

679 
SI¡îÁ˚
.
a£ns‹s
[
£ns‹
] =0;

680 
SI¡îÁ˚
.
a£ns‹s_hó…h
 &~(1<< 
£ns‹
);

683 *
pI¡egr
= 0;

684 *
pCou¡
= 0;

687 
SI¡îÁ˚
.
a£ns‹s_øw
[
£ns‹
]= 0;

690 
SI¡îÁ˚
.
a£ns‹s_vÆid_ßm∂es
[
£ns‹
] =0;

699 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/sensors/sensors.h

1 #i‚de‡
SENSORS_H_INCLUDED


2 
	#SENSORS_H_INCLUDED


	)

5 
	~"°m32_libs/bo˘ok_ty≥s.h
"

22 
	#DSENSOR_CYCLE_LEN
 6

	)

23 
	#DSENSOR_HIGH_THRES
 4

	)

27 
	#SENSOR_ADC
 
ADC1


	)

55 
	#ADC_O2_CH
 
ADC_Ch™√l_0


	)

56 
	#ADC_TPS_CH
 
ADC_Ch™√l_1


	)

57 
	#ADC_MAP_CH
 
ADC_Ch™√l_2


	)

58 
	#ADC_IAT_CH
 
ADC_Ch™√l_3


	)

59 
	#ADC_CLT_CH
 
ADC_Ch™√l_4


	)

60 
	#ADC_VBAT_CH
 
ADC_Ch™√l_5


	)

61 
	#ADC_KNOCK_CH
 
ADC_Ch™√l_6


	)

62 
	#ADC_BARO_CH
 
ADC_Ch™√l_7


	)

63 
	#ADC_GEAR_CH
 
ADC_Ch™√l_14


	)

77 
	#ASENSOR_ASYNC_SAMPLE_LEN
 5

	)

78 
	#ASENSOR_SYNC_SAMPLE_LEN
 16

	)

80 
	#ASENSOR_ERROR_THRES
 0xFF

	)

82 
	#DELTA_TPS_THRES
 5

	)

93 
	mASENSOR_ASYNC_O2
,

94 
	mASENSOR_ASYNC_TPS
,

95 
	mASENSOR_ASYNC_IAT
,

96 
	mASENSOR_ASYNC_CLT
,

97 
	mASENSOR_ASYNC_VBAT
,

98 
	mASENSOR_ASYNC_KNOCK
,

99 
	mASENSOR_ASYNC_BARO
,

100 
	mASENSOR_ASYNC_GEAR
,

101 
	mASENSOR_ASYNC_COUNT


103 } 
	ta£ns‹s_async_t
;

114 
	mASENSOR_SYNC_MAP
,

115 
	mASENSOR_SYNC_COUNT


117 } 
	ta£ns‹s_sync_t
;

126 
	mASENSOR_INTERNAL_TEMP
,

127 
	mASENSOR_INTERNAL_VREF
,

128 
	mASENSOR_INTERNAL_COUNT


130 } 
	ta£ns‹s_öã∫Æ_t
;

143 
	mASENSOR_O2
,

144 
	mASENSOR_TPS
,

145 
	mASENSOR_IAT
,

146 
	mASENSOR_CLT
,

147 
	mASENSOR_VBAT
,

148 
	mASENSOR_KNOCK
,

149 
	mASENSOR_BARO
,

150 
	mASENSOR_GEAR
,

151 
	mASENSOR_MAP
,

152 
	mASENSOR_COUNT


154 } 
	ta£ns‹s_t
;

164 
	mDSENSOR_SPARE2
,

165 
	mDSENSOR_NEUTRAL
,

166 
	mDSENSOR_RUN
,

167 
	mDSENSOR_CRASH
,

168 
	mDSENSOR_DEBUG
,

169 
	mDSENSOR_COUNT


171 } 
	td£ns‹s_t
;

185 
VU8
 
	md£ns‹_cy˛e
;

186 
VU8
 
	md£ns‹_hi°‹y
[
DSENSOR_CYCLE_LEN
];

188 
VU8
 
	ma£ns‹s_async_îr‹_cou¡î
[
ASENSOR_ASYNC_COUNT
];

189 
VU8
 
	ma£ns‹s_sync_îr‹_cou¡î
[
ASENSOR_SYNC_COUNT
];

191 
VU16
 
	ma£ns‹s_async_öãgøt‹
[
ASENSOR_ASYNC_COUNT
];

192 
VU8
 
	ma£ns‹s_async_öãgøt‹_cou¡
[
ASENSOR_ASYNC_COUNT
];

195 
VU32
 
	ma£ns‹s_sync_öãgøt‹
[
ASENSOR_SYNC_COUNT
];

196 
VU8
 
	ma£ns‹s_sync_öãgøt‹_cou¡
[
ASENSOR_SYNC_COUNT
];

199 
VF32
 
	mœ°_TPS
;

201 
VU8
 
	masync_lo›_cou¡
;

206 
VU16
 
	ma£ns‹s_async_buf„r
[
ASENSOR_ASYNC_COUNT
];

208 } 
	t£ns‹_öã∫Æs_t
;

213 
VF32
 
	mddt_TPS
;

215 
VU16
 
	ma£ns‹s_hó…h
;

217 
VF32
 
	ma£ns‹s
[
ASENSOR_COUNT
];

218 
VU16
 
	ma£ns‹s_øw
[
ASENSOR_COUNT
];

219 
VU16
 
	ma£ns‹s_vÆid_ßm∂es
[
ASENSOR_COUNT
];

221 
VU8
 
	md£ns‹s
;

223 } 
	t£ns‹_öãrÁ˚_t
;

227 vﬁ©ûê
£ns‹_öãrÁ˚_t
 * 
öô_£ns‹_öputs
(
U32
 
Inô_cou¡
);

228 
¥ï¨e_Á°sync_öô
(
U32
 
öô_cou¡
);

230 
VU32
 
ªad_d£ns‹s
();

231 
ªad_digôÆ_£ns‹s
();

232 
VF32
 
ˇlc_övî£_lö
(
U32
 
Arg
, VF32 
M
, VF32 
N
);

233 
VF32
 
ˇlcuœã_ddt_TPS
(VF32 
La°_TPS
, VF32 
Cuºít_TPS
);

234 
ª£t_a£ns‹_sync_öãgøt‹
(
a£ns‹s_sync_t
 
Sís‹
);

	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/boctok/stm32f4xx_adc.c

1 
	~"°m32f4xx.h
"

2 
	~"°m32f4xx_adc.h
"

6 
	$adc_£t_ªguœr_group
(
ADC_Ty≥Def
 * 
adc
, 
uöt32_t
 
íåy
, uöt32_à
ch™√l
)

8 if–(
ch™√l
 > 17Ë|| (
íåy
 < 1) )

13 if(
íåy
 < 7)

15 
adc
->
SQR3
 &(
uöt32_t
Ë~(0x1F << ((
íåy
 -1) * 5));

16 
adc
->
SQR3
 |(
uöt32_t
Ë(
ch™√l
 << ((
íåy
 -1) * 5));

18 if(
íåy
 < 13)

20 
adc
->
SQR2
 &(
uöt32_t
Ë~(0x1F << ((
íåy
 -7) * 5));

21 
adc
->
SQR2
 |(
uöt32_t
Ë(
ch™√l
 << ((
íåy
 -7) * 5));

23 if(
íåy
 < 17)

25 
adc
->
SQR1
 &(
uöt32_t
Ë~(0x1F << ((
íåy
 -13) * 5));

26 
adc
->
SQR1
 |(
uöt32_t
Ë(
ch™√l
 << ((
íåy
 -13) * 5));

29 
	}
}

31 
	$adc_£t_ªguœr_group_Àngth
(
ADC_Ty≥Def
 * 
adc
, 
uöt32_t
 
Àngth
)

33 if((
Àngth
 < 1) || (length > 16))

38 
adc
->
SQR1
 &(
uöt32_t
) ~(0x0F << 20);

39 
adc
->
SQR1
 |(
uöt32_t
Ë((
Àngth
 -1) << 20);

40 
	}
}

47 
	$adc_£t_ßm∂e_time
(
ADC_Ty≥Def
 * 
adc
, 
uöt32_t
 
ch™√l
, uöt32_à
timög
)

49 if(
ch™√l
 > 17)

54 if(
ch™√l
 < 10)

56 
adc
->
SMPR2
 &(
uöt32_t
Ë~(0x03 << (
ch™√l
 * 3));

57 
adc
->
SMPR2
 |(
uöt32_t
Ë(
timög
 << (
ch™√l
 * 3));

59 if(
ch™√l
 < 18)

61 
adc
->
SMPR1
 &(
uöt32_t
Ë~(0x03 << ((
ch™√l
 -10) * 3));

62 
adc
->
SMPR1
 |(
uöt32_t
Ë(
timög
 << ((
ch™√l
 -10) * 3));

65 
	}
}

68 
	$adc_°¨t_ªguœr_group
(
ADC_Ty≥Def
 * 
adc
)

70 
adc
->
CR2
 |
ADC_CR2_SWSTART
;

71 
	}
}

74 
	$adc_°¨t_öje˘ed_group
(
ADC_Ty≥Def
 * 
adc
)

76 
adc
->
CR2
 |
ADC_CR2_JSWSTART
;

77 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/boctok/stm32f4xx_adc.h

1 #i‚de‡
STM32_ADC_H_INCLUDED


2 
	#STM32_ADC_H_INCLUDED


	)

4 
	#SAMPLE_TIME_1_5
 0x00

	)

5 
	#SAMPLE_TIME_7_5
 0x01

	)

6 
	#SAMPLE_TIME_13_5
 0x02

	)

7 
	#SAMPLE_TIME_28_5
 0x03

	)

8 
	#SAMPLE_TIME_41_5
 0x04

	)

9 
	#SAMPLE_TIME_55_5
 0x05

	)

10 
	#SAMPLE_TIME_71_5
 0x06

	)

11 
	#SAMPLE_TIME_239_5
 0x07

	)

15 
adc_£t_ªguœr_group
(
ADC_Ty≥Def
 * 
adc
, 
uöt32_t
 
íåy
, uöt32_à
ch™√l
);

16 
adc_£t_ªguœr_group_Àngth
(
ADC_Ty≥Def
 * 
adc
, 
uöt32_t
 
Àngth
);

17 
adc_£t_öje˘ed_£quí˚
(
ADC_Ty≥Def
 * 
adc
, 
uöt32_t
 
íåy
, uöt32_à
ch™√l
);

18 
adc_£t_öje˘ed_£quí˚_Àngth
(
ADC_Ty≥Def
 * 
adc
, 
uöt32_t
 
Àngth
);

19 
adc_£t_ßm∂e_time
(
ADC_Ty≥Def
 * 
adc
, 
uöt32_t
 
ch™√l
, uöt32_à
timög
);

20 
adc_°¨t_ªguœr_group
(
ADC_Ty≥Def
 * 
adc
);

21 
adc_°¨t_öje˘ed_group
(
ADC_Ty≥Def
 * 
adc
);

	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/boctok/stm32f4xx_gpio.c

1 
	~"°m32f4xx.h
"

2 
	~"../bo˘ok_ty≥s.h
"

3 
	~"°m32f4xx_gpio.h
"

6 
	$GPIO_c⁄figuª
(
GPIO_Ty≥Def
 * 
P‹t
, 
U32
 
Pö
, U32 
Mode
, U32 
OuçutTy≥
, U32 
S≥ed
, U32 
Pud
)

9 if(
Pö
 > 15)

16 
P‹t
->
MODER
 &(
U32
Ë~(0x03 << (
Pö
 * 2));

18 if(
Mode
)

20 
P‹t
->
MODER
 |(
U32
Ë(
Mode
 << (
Pö
 * 2));

25 
P‹t
->
OTYPER
 &(
U16
Ë~(0x01 << 
Pö
);

27 if(
OuçutTy≥
)

29 
P‹t
->
OTYPER
 |(
U16
Ë(
OuçutTy≥
 << 
Pö
);

34 
P‹t
->
OSPEEDR
 &(
U32
Ë~(0x03 << (
Pö
 * 2));

36 if(
S≥ed
)

38 
P‹t
->
OSPEEDR
 |(
U32
Ë(
S≥ed
 << (
Pö
 * 2));

43 
P‹t
->
PUPDR
 &(
U32
Ë~(0x03 << (
Pö
 * 2));

45 if(
Pud
)

47 
P‹t
->
PUPDR
 |(
U32
Ë(
Pud
 << (
Pö
 * 2));

50 
	}
}

63 
	$SYSCFG_m≠_EXTI
(
U32
 
Löe
, U32 
P‹t
)

65 if(
Löe
 < 4)

67 
SYSCFG
->
EXTICR
[0] &(
U32
Ë~(0x0F << (
Löe
 * 4));

68 
SYSCFG
->
EXTICR
[0] |(
U32
)(
P‹t
 << (
Löe
 * 4));

70 if(
Löe
 < 8)

72 
SYSCFG
->
EXTICR
[1] &(
U32
Ë~(0x0F << ((
Löe
 -4) * 4));

73 
SYSCFG
->
EXTICR
[1] |(
U32
)(
P‹t
 << ((
Löe
 -4) * 4));

75 if(
Löe
 < 12)

77 
SYSCFG
->
EXTICR
[2] &(
U32
Ë~(0x0F << ((
Löe
 -8) * 4));

78 
SYSCFG
->
EXTICR
[2] |(
U32
)(
P‹t
 << ((
Löe
 -8) * 4));

80 if(
Löe
 < 16)

82 
SYSCFG
->
EXTICR
[3] &(
U32
Ë~(0x0F << ((
Löe
 -12) * 4));

83 
SYSCFG
->
EXTICR
[3] |(
U32
)(
P‹t
 << ((
Löe
 -12) * 4));

85 
	}
}

91 
	$gpio_£t_pö_high
(
GPIO_Ty≥Def
 * 
P‹t
, 
VU32
 
Pö
)

94 
P‹t
->
BSRR
(
U32
Ë(1<< 
Pö
);

95 
	}
}

97 
	$gpio_£t_pö_low
(
GPIO_Ty≥Def
 * 
P‹t
, 
VU32
 
Pö
)

100 
P‹t
->
BSRR
(
U32
Ë(1<< (
Pö
 + 16));

101 
	}
}

106 
boﬁ
 
	$gpio_gë_pö
(
GPIO_Ty≥Def
 * 
P‹t
, 
VU32
 
Pö
)

109 if(
Pö
 > 15)

111  
Ál£
;

115 if(
P‹t
->
ODR
 & (
U32
Ë(1<< 
Pö
))

117  
åue
;

121  
Ál£
;

123 
	}
}

129 
	$gpio_£t_pö
(
GPIO_Ty≥Def
 * 
P‹t
, 
VU32
 
Pö
, 
ouçut_pö_t
 
Levñ
)

132 if(
Pö
 > 15)

138 if(
Levñ
 =
PIN_ON
)

140 
	`gpio_£t_pö_high
(
P‹t
, 
Pö
);

142 if(
Levñ
 =
PIN_TOGGLE
)

144 if(
P‹t
->
ODR
 & (
U32
Ë(1<< 
Pö
))

147 
	`gpio_£t_pö_low
(
P‹t
, 
Pö
);

152 
	`gpio_£t_pö_high
(
P‹t
, 
Pö
);

157 
	`gpio_£t_pö_low
(
P‹t
, 
Pö
);

159 
	}
}

170 
	$GPIO_SëAF
(
GPIO_Ty≥Def
* 
P‹t
, 
U16
 
Pö
, 
U8
 
Fun˘i⁄
)

173 if(
Pö
 > 15)

180 if(
Fun˘i⁄
 > 15)

187 if(
Pö
 < 8)

189 
P‹t
->
AFR
[0] &(
U32
Ë~(0x0F << (
Pö
 * 4));

190 
P‹t
->
AFR
[0] |(
U32
)(
Fun˘i⁄
 << (
Pö
 * 4));

194 
P‹t
->
AFR
[1] &(
U32
Ë~(0x0F << ((
Pö
 -8) * 4));

195 
P‹t
->
AFR
[1] |(
U32
)(
Fun˘i⁄
 << ((
Pö
 -8) * 4));

198 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/boctok/stm32f4xx_gpio.h

1 #i‚de‡
STM32_GPIO_H_INCLUDED


2 
	#STM32_GPIO_H_INCLUDED


	)

4 
	~"../bo˘ok_ty≥s.h
"

26 
	#GPIO_MODE_IN
 0x00

	)

27 
	#GPIO_MODE_OUT
 0x01

	)

28 
	#GPIO_MODE_AF
 0x02

	)

29 
	#GPIO_MODE_ANALOG
 0x03

	)

31 
	#GPIO_OUT_PP
 0x00

	)

32 
	#GPIO_OUT_OD
 0x01

	)

34 
	#GPIO_SPEED_LOW
 0x00

	)

35 
	#GPIO_SPEED_MID
 0x01

	)

36 
	#GPIO_SPEED_HIGH
 0x02

	)

37 
	#GPIO_SPEED_VERY_HIGH
 0x03

	)

39 
	#GPIO_PULL_NONE
 0x00

	)

40 
	#GPIO_PULL_UP
 0x01

	)

41 
	#GPIO_PULL_DOWN
 0x02

	)

46 
	#EXTI_MAP_GPIOA
 0x00

	)

47 
	#EXTI_MAP_GPIOB
 0x01

	)

48 
	#EXTI_MAP_GPIOC
 0x02

	)

49 
	#EXTI_MAP_GPIOH
 0x07

	)

59 
	mPIN_ON
,

60 
	mPIN_OFF
,

61 
	mPIN_TOGGLE


63 } 
	touçut_pö_t
;

67 
GPIO_c⁄figuª
(
GPIO_Ty≥Def
 * 
P‹t
, 
U32
 
Pö
, U32 
Mode
, U32 
OuçutTy≥
, U32 
S≥ed
, U32 
Pud
);

68 
SYSCFG_m≠_EXTI
(
U32
 
löe
, U32 
p‹t
);

69 
gpio_£t_pö
(
GPIO_Ty≥Def
 * 
P‹t
, 
VU32
 
Pö
, 
ouçut_pö_t
 
Levñ
);

70 
boﬁ
 
gpio_gë_pö
(
GPIO_Ty≥Def
 * 
P‹t
, 
VU32
 
Pö
);

71 
GPIO_SëAF
(
GPIO_Ty≥Def
* 
P‹t
, 
U16
 
Pö
, 
U8
 
Fun˘i⁄
);

	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/cmsis/startup_stm32f410xx.s

46 .
sy¡ax
 
	gunifõd


47 .
˝u
 
	gc‹ãx
-
	gm4


48 .
Âu
 
	gso·vÂ


49 .
	gthumb


51 .
globÆ
 
	gg_p‚Ve˘‹s


52 .
globÆ
 
	gDeÁu…_H™dÀr


56 .
w‹d
 
	g_sid©a


58 .
w‹d
 
	g_sd©a


60 .
w‹d
 
	g_ed©a


62 .
w‹d
 
	g_sbss


64 .
w‹d
 
	g_ebss


76 .
	g£˘i⁄
 .
	gãxt
.
	gRe£t_H™dÀr


77 .
wók
 
	gRe£t_H™dÀr


78 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


79 
	gRe£t_H™dÀr
:

80 
ldr
 
•
, =
_e°ack


83 
movs
 
r1
, #0

84 
b
 
Lo›C›yD©aInô


86 
	gC›yD©aInô
:

87 
ldr
 
r3
, =
_sid©a


88 
ldr
 
r3
, [r3, 
r1
]

89 
°r
 
	gr3
, [
r0
, 
r1
]

90 
adds
 
	gr1
,Ñ1, #4

92 
	gLo›C›yD©aInô
:

93 
ldr
 
r0
, =
_sd©a


94 
ldr
 
r3
, =
_ed©a


95 
adds
 
r2
, 
	gr0
, 
r1


96 
cmp
 
	gr2
, 
r3


97 
bcc
 
C›yD©aInô


98 
ldr
 
	gr2
, =
_sbss


99 
b
 
Lo›FûlZîobss


101 
FûlZîobss
:

102 
movs
 
r3
, #0

103 
°r
 
	gr3
, [
r2
], #4

105 
	gLo›FûlZîobss
:

106 
ldr
 
r3
, = 
_ebss


107 
cmp
 
r2
, 
r3


108 
bcc
 
FûlZîobss


111 
bl
 
Sy°emInô


113 
bl
 
__libc_öô_¨øy


115 
bl
 
maö


116 
bx
 
	gÃ


117 .
size
 
	gRe£t_H™dÀr
, .-Reset_Handler

126 .
	g£˘i⁄
 .
	gãxt
.
	gDeÁu…_H™dÀr
,"ax",%
¥ogbôs


127 
	gDeÁu…_H™dÀr
:

128 
Inföôe_Lo›
:

129 
b
 
Inföôe_Lo›


130 .
size
 
DeÁu…_H™dÀr
, .-
	gDeÁu…_H™dÀr


138 .
	g£˘i⁄
 .
	gi§_ve˘‹
,"a",%
	g¥ogbôs


139 .
ty≥
 
	gg_p‚Ve˘‹s
, %
	gobje˘


140 .
size
 
	gg_p‚Ve˘‹s
, .-
g_p‚Ve˘‹s


142 
	gg_p‚Ve˘‹s
:

143 .
w‹d
 
_e°ack


144 .
w‹d
 
Re£t_H™dÀr


145 .
w‹d
 
NMI_H™dÀr


146 .
w‹d
 
H¨dFau…_H™dÀr


147 .
w‹d
 
MemM™age_H™dÀr


148 .
w‹d
 
BusFau…_H™dÀr


149 .
w‹d
 
UßgeFau…_H™dÀr


150 .
w‹d
 0

151 .
w‹d
 0

152 .
w‹d
 0

153 .
w‹d
 0

154 .
w‹d
 
SVC_H™dÀr


155 .
w‹d
 
DebugM⁄_H™dÀr


156 .
w‹d
 0

157 .
w‹d
 
PídSV_H™dÀr


158 .
w‹d
 
SysTick_H™dÀr


161 .
w‹d
 
WWDG_IRQH™dÀr


162 .
w‹d
 
PVD_IRQH™dÀr


163 .
w‹d
 
TAMP_STAMP_IRQH™dÀr


164 .
w‹d
 
RTC_WKUP_IRQH™dÀr


165 .
w‹d
 
FLASH_IRQH™dÀr


166 .
w‹d
 
RCC_IRQH™dÀr


167 .
w‹d
 
EXTI0_IRQH™dÀr


168 .
w‹d
 
EXTI1_IRQH™dÀr


169 .
w‹d
 
EXTI2_IRQH™dÀr


170 .
w‹d
 
EXTI3_IRQH™dÀr


171 .
w‹d
 
EXTI4_IRQH™dÀr


172 .
w‹d
 
DMA1_Såóm0_IRQH™dÀr


173 .
w‹d
 
DMA1_Såóm1_IRQH™dÀr


174 .
w‹d
 
DMA1_Såóm2_IRQH™dÀr


175 .
w‹d
 
DMA1_Såóm3_IRQH™dÀr


176 .
w‹d
 
DMA1_Såóm4_IRQH™dÀr


177 .
w‹d
 
DMA1_Såóm5_IRQH™dÀr


178 .
w‹d
 
DMA1_Såóm6_IRQH™dÀr


179 .
w‹d
 
ADC_IRQH™dÀr


180 .
w‹d
 0

181 .
w‹d
 0

182 .
w‹d
 0

183 .
w‹d
 0

184 .
w‹d
 
EXTI9_5_IRQH™dÀr


185 .
w‹d
 
TIM1_BRK_TIM9_IRQH™dÀr


186 .
w‹d
 
TIM1_UP_IRQH™dÀr


187 .
w‹d
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


188 .
w‹d
 
TIM1_CC_IRQH™dÀr


189 .
w‹d
 0

190 .
w‹d
 0

191 .
w‹d
 0

192 .
w‹d
 
I2C1_EV_IRQH™dÀr


193 .
w‹d
 
I2C1_ER_IRQH™dÀr


194 .
w‹d
 
I2C2_EV_IRQH™dÀr


195 .
w‹d
 
I2C2_ER_IRQH™dÀr


196 .
w‹d
 
SPI1_IRQH™dÀr


197 .
w‹d
 
SPI2_IRQH™dÀr


198 .
w‹d
 
USART1_IRQH™dÀr


199 .
w‹d
 
USART2_IRQH™dÀr


200 .
w‹d
 0

201 .
w‹d
 
EXTI15_10_IRQH™dÀr


202 .
w‹d
 
RTC_Aœrm_IRQH™dÀr


203 .
w‹d
 0

204 .
w‹d
 0

205 .
w‹d
 0

206 .
w‹d
 0

207 .
w‹d
 0

208 .
w‹d
 
DMA1_Såóm7_IRQH™dÀr


209 .
w‹d
 0

210 .
w‹d
 0

211 .
w‹d
 
TIM5_IRQH™dÀr


212 .
w‹d
 0

213 .
w‹d
 0

214 .
w‹d
 0

215 .
w‹d
 
TIM6_DAC_IRQH™dÀr


216 .
w‹d
 0

217 .
w‹d
 
DMA2_Såóm0_IRQH™dÀr


218 .
w‹d
 
DMA2_Såóm1_IRQH™dÀr


219 .
w‹d
 
DMA2_Såóm2_IRQH™dÀr


220 .
w‹d
 
DMA2_Såóm3_IRQH™dÀr


221 .
w‹d
 
DMA2_Såóm4_IRQH™dÀr


222 .
w‹d
 0

223 .
w‹d
 0

224 .
w‹d
 0

225 .
w‹d
 0

226 .
w‹d
 0

227 .
w‹d
 0

228 .
w‹d
 0

229 .
w‹d
 
DMA2_Såóm5_IRQH™dÀr


230 .
w‹d
 
DMA2_Såóm6_IRQH™dÀr


231 .
w‹d
 
DMA2_Såóm7_IRQH™dÀr


232 .
w‹d
 
USART6_IRQH™dÀr


233 .
w‹d
 0

234 .
w‹d
 0

235 .
w‹d
 0

236 .
w‹d
 0

237 .
w‹d
 0

238 .
w‹d
 0

239 .
w‹d
 0

240 .
w‹d
 0

241 .
w‹d
 
RNG_IRQH™dÀr


242 .
w‹d
 
FPU_IRQH™dÀr


243 .
w‹d
 0

244 .
w‹d
 0

245 .
w‹d
 0

246 .
w‹d
 
SPI5_IRQH™dÀr


247 .
w‹d
 0

248 .
w‹d
 0

249 .
w‹d
 0

250 .
w‹d
 0

251 .
w‹d
 0

252 .
w‹d
 0

253 .
w‹d
 0

254 .
w‹d
 0

255 .
w‹d
 0

256 .
w‹d
 
FMPI2C1_EV_IRQH™dÀr


257 .
w‹d
 
FMPI2C1_ER_IRQH™dÀr


258 .
w‹d
 
LPTIM1_IRQH™dÀr


267 .
wók
 
NMI_H™dÀr


268 .
thumb_£t
 
NMI_H™dÀr
,
	gDeÁu…_H™dÀr


270 .
wók
 
	gH¨dFau…_H™dÀr


271 .
thumb_£t
 
	gH¨dFau…_H™dÀr
,
	gDeÁu…_H™dÀr


273 .
wók
 
	gMemM™age_H™dÀr


274 .
thumb_£t
 
	gMemM™age_H™dÀr
,
	gDeÁu…_H™dÀr


276 .
wók
 
	gBusFau…_H™dÀr


277 .
thumb_£t
 
	gBusFau…_H™dÀr
,
	gDeÁu…_H™dÀr


279 .
wók
 
	gUßgeFau…_H™dÀr


280 .
thumb_£t
 
	gUßgeFau…_H™dÀr
,
	gDeÁu…_H™dÀr


282 .
wók
 
	gSVC_H™dÀr


283 .
thumb_£t
 
	gSVC_H™dÀr
,
	gDeÁu…_H™dÀr


285 .
wók
 
	gDebugM⁄_H™dÀr


286 .
thumb_£t
 
	gDebugM⁄_H™dÀr
,
	gDeÁu…_H™dÀr


288 .
wók
 
	gPídSV_H™dÀr


289 .
thumb_£t
 
	gPídSV_H™dÀr
,
	gDeÁu…_H™dÀr


291 .
wók
 
	gSysTick_H™dÀr


292 .
thumb_£t
 
	gSysTick_H™dÀr
,
	gDeÁu…_H™dÀr


294 .
wók
 
	gWWDG_IRQH™dÀr


295 .
thumb_£t
 
	gWWDG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


297 .
wók
 
	gPVD_IRQH™dÀr


298 .
thumb_£t
 
	gPVD_IRQH™dÀr
,
	gDeÁu…_H™dÀr


300 .
wók
 
	gTAMP_STAMP_IRQH™dÀr


301 .
thumb_£t
 
	gTAMP_STAMP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


303 .
wók
 
	gRTC_WKUP_IRQH™dÀr


304 .
thumb_£t
 
	gRTC_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


306 .
wók
 
	gFLASH_IRQH™dÀr


307 .
thumb_£t
 
	gFLASH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


309 .
wók
 
	gRCC_IRQH™dÀr


310 .
thumb_£t
 
	gRCC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


312 .
wók
 
	gEXTI0_IRQH™dÀr


313 .
thumb_£t
 
	gEXTI0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


315 .
wók
 
	gEXTI1_IRQH™dÀr


316 .
thumb_£t
 
	gEXTI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


318 .
wók
 
	gEXTI2_IRQH™dÀr


319 .
thumb_£t
 
	gEXTI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


321 .
wók
 
	gEXTI3_IRQH™dÀr


322 .
thumb_£t
 
	gEXTI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


324 .
wók
 
	gEXTI4_IRQH™dÀr


325 .
thumb_£t
 
	gEXTI4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


327 .
wók
 
	gDMA1_Såóm0_IRQH™dÀr


328 .
thumb_£t
 
	gDMA1_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


330 .
wók
 
	gDMA1_Såóm1_IRQH™dÀr


331 .
thumb_£t
 
	gDMA1_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


333 .
wók
 
	gDMA1_Såóm2_IRQH™dÀr


334 .
thumb_£t
 
	gDMA1_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


336 .
wók
 
	gDMA1_Såóm3_IRQH™dÀr


337 .
thumb_£t
 
	gDMA1_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


339 .
wók
 
	gDMA1_Såóm4_IRQH™dÀr


340 .
thumb_£t
 
	gDMA1_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


342 .
wók
 
	gDMA1_Såóm5_IRQH™dÀr


343 .
thumb_£t
 
	gDMA1_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


345 .
wók
 
	gDMA1_Såóm6_IRQH™dÀr


346 .
thumb_£t
 
	gDMA1_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


348 .
wók
 
	gADC_IRQH™dÀr


349 .
thumb_£t
 
	gADC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


351 .
wók
 
	gEXTI9_5_IRQH™dÀr


352 .
thumb_£t
 
	gEXTI9_5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


354 .
wók
 
	gTIM1_BRK_TIM9_IRQH™dÀr


355 .
thumb_£t
 
	gTIM1_BRK_TIM9_IRQH™dÀr
,
	gDeÁu…_H™dÀr


357 .
wók
 
	gTIM1_UP_IRQH™dÀr


358 .
thumb_£t
 
	gTIM1_UP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


360 .
wók
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr


361 .
thumb_£t
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr
,
	gDeÁu…_H™dÀr


363 .
wók
 
	gTIM1_CC_IRQH™dÀr


364 .
thumb_£t
 
	gTIM1_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


366 .
wók
 
	gI2C1_EV_IRQH™dÀr


367 .
thumb_£t
 
	gI2C1_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


369 .
wók
 
	gI2C1_ER_IRQH™dÀr


370 .
thumb_£t
 
	gI2C1_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


372 .
wók
 
	gI2C2_EV_IRQH™dÀr


373 .
thumb_£t
 
	gI2C2_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


375 .
wók
 
	gI2C2_ER_IRQH™dÀr


376 .
thumb_£t
 
	gI2C2_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


378 .
wók
 
	gSPI1_IRQH™dÀr


379 .
thumb_£t
 
	gSPI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


381 .
wók
 
	gSPI2_IRQH™dÀr


382 .
thumb_£t
 
	gSPI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


384 .
wók
 
	gUSART1_IRQH™dÀr


385 .
thumb_£t
 
	gUSART1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


387 .
wók
 
	gUSART2_IRQH™dÀr


388 .
thumb_£t
 
	gUSART2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


390 .
wók
 
	gEXTI15_10_IRQH™dÀr


391 .
thumb_£t
 
	gEXTI15_10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


393 .
wók
 
	gRTC_Aœrm_IRQH™dÀr


394 .
thumb_£t
 
	gRTC_Aœrm_IRQH™dÀr
,
	gDeÁu…_H™dÀr


396 .
wók
 
	gDMA1_Såóm7_IRQH™dÀr


397 .
thumb_£t
 
	gDMA1_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


399 .
wók
 
	gTIM5_IRQH™dÀr


400 .
thumb_£t
 
	gTIM5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


402 .
wók
 
	gTIM6_DAC_IRQH™dÀr


403 .
thumb_£t
 
	gTIM6_DAC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


405 .
wók
 
	gDMA2_Såóm0_IRQH™dÀr


406 .
thumb_£t
 
	gDMA2_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


408 .
wók
 
	gDMA2_Såóm1_IRQH™dÀr


409 .
thumb_£t
 
	gDMA2_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


411 .
wók
 
	gDMA2_Såóm2_IRQH™dÀr


412 .
thumb_£t
 
	gDMA2_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


414 .
wók
 
	gDMA2_Såóm3_IRQH™dÀr


415 .
thumb_£t
 
	gDMA2_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


417 .
wók
 
	gDMA2_Såóm4_IRQH™dÀr


418 .
thumb_£t
 
	gDMA2_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


420 .
wók
 
	gDMA2_Såóm5_IRQH™dÀr


421 .
thumb_£t
 
	gDMA2_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


423 .
wók
 
	gDMA2_Såóm6_IRQH™dÀr


424 .
thumb_£t
 
	gDMA2_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


426 .
wók
 
	gDMA2_Såóm7_IRQH™dÀr


427 .
thumb_£t
 
	gDMA2_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


429 .
wók
 
	gUSART6_IRQH™dÀr


430 .
thumb_£t
 
	gUSART6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


432 .
wók
 
	gRNG_IRQH™dÀr


433 .
thumb_£t
 
	gRNG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


435 .
wók
 
	gFPU_IRQH™dÀr


436 .
thumb_£t
 
	gFPU_IRQH™dÀr
,
	gDeÁu…_H™dÀr


438 .
wók
 
	gSPI5_IRQH™dÀr


439 .
thumb_£t
 
	gSPI5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


441 .
wók
 
	gFMPI2C1_EV_IRQH™dÀr


442 .
thumb_£t
 
	gFMPI2C1_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


444 .
wók
 
	gFMPI2C1_ER_IRQH™dÀr


445 .
thumb_£t
 
	gFMPI2C1_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


447 .
wók
 
	gLPTIM1_IRQH™dÀr


448 .
thumb_£t
 
	gLPTIM1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/cmsis/stm32f4xx.h

53 #i‚de‡
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde‡
__˝lu•lus


73 
	#as£π_∑øm
(
ex¥
Ë(()0)

	)

78 #i‡!
deföed
(
STM32F40_41xxx
Ë&& !deföed(
STM32F427_437xx
Ë&& !deföed(
STM32F429_439xx
Ë&& !deföed(
STM32F401xx
Ë&& !deföed(
STM32F410xx
) && \

79 !
deföed
(
STM32F411xE
Ë&& !deföed(
STM32F412xG
Ë&& !deföed(
STM32F413_423xx
Ë&& !deföed(
STM32F446xx
Ë&& !deföed(
STM32F469_479xx
)

117 #ifde‡
STM32F40XX


118 
	#STM32F40_41xxx


	)

122 #ifde‡
STM32F427X


123 
	#STM32F427_437xx


	)

130 #i‡!
deföed
(
STM32F40_41xxx
Ë&& !deföed(
STM32F427_437xx
Ë&& !deföed(
STM32F429_439xx
Ë&& !deföed(
STM32F401xx
Ë&& !deföed(
STM32F410xx
) && \

131 !
deföed
(
STM32F411xE
Ë&& !deföed(
STM32F412xG
Ë&& !deföed(
STM32F413_423xx
Ë&& !deföed(
STM32F446xx
Ë&& !deföed(
STM32F469_479xx
)

135 #i‡!
deföed
 (
USE_STDPERIPH_DRIVER
)

151 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
) || \

152 
deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

153 #i‡!
deföed
 (
HSE_VALUE
)

154 
	#HSE_VALUE
 ((
uöt32_t
)25000000Ë

	)

156 #ñi‡
deföed
 (
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

157 #i‡!
deföed
 (
HSE_VALUE
)

158 
	#HSE_VALUE
 ((
uöt32_t
)8000000Ë

	)

165 #i‡!
deföed
 (
HSE_STARTUP_TIMEOUT
)

166 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x05000Ë

	)

169 #i‡!
deföed
 (
HSI_VALUE
)

170 
	#HSI_VALUE
 ((
uöt32_t
)16000000Ë

	)

176 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01Ë

	)

177 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x08Ë

	)

178 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00Ë

	)

179 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00Ë

	)

180 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

	)

181 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

182 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

183 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

196 
	#__CM4_REV
 0x0001

	)

197 
	#__MPU_PRESENT
 1

	)

198 
	#__NVIC_PRIO_BITS
 4

	)

199 
	#__Víd‹_SysTickC⁄fig
 0

	)

200 
	#__FPU_PRESENT
 1

	)

206 
	eIRQn


209 
N⁄MaskabÀI¡_IRQn
 = -14,

210 
Mem‹yM™agemít_IRQn
 = -12,

211 
BusFau…_IRQn
 = -11,

212 
UßgeFau…_IRQn
 = -10,

213 
SVCÆl_IRQn
 = -5,

214 
DebugM⁄ô‹_IRQn
 = -4,

215 
PídSV_IRQn
 = -2,

216 
SysTick_IRQn
 = -1,

218 
WWDG_IRQn
 = 0,

219 
PVD_IRQn
 = 1,

220 
TAMP_STAMP_IRQn
 = 2,

221 
RTC_WKUP_IRQn
 = 3,

222 
FLASH_IRQn
 = 4,

223 
RCC_IRQn
 = 5,

224 
EXTI0_IRQn
 = 6,

225 
EXTI1_IRQn
 = 7,

226 
EXTI2_IRQn
 = 8,

227 
EXTI3_IRQn
 = 9,

228 
EXTI4_IRQn
 = 10,

229 
DMA1_Såóm0_IRQn
 = 11,

230 
DMA1_Såóm1_IRQn
 = 12,

231 
DMA1_Såóm2_IRQn
 = 13,

232 
DMA1_Såóm3_IRQn
 = 14,

233 
DMA1_Såóm4_IRQn
 = 15,

234 
DMA1_Såóm5_IRQn
 = 16,

235 
DMA1_Såóm6_IRQn
 = 17,

236 
ADC_IRQn
 = 18,

238 #i‡
deföed
(
STM32F40_41xxx
)

239 
CAN1_TX_IRQn
 = 19,

240 
CAN1_RX0_IRQn
 = 20,

241 
CAN1_RX1_IRQn
 = 21,

242 
CAN1_SCE_IRQn
 = 22,

243 
EXTI9_5_IRQn
 = 23,

244 
TIM1_BRK_TIM9_IRQn
 = 24,

245 
TIM1_UP_TIM10_IRQn
 = 25,

246 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

247 
TIM1_CC_IRQn
 = 27,

248 
TIM2_IRQn
 = 28,

249 
TIM3_IRQn
 = 29,

250 
TIM4_IRQn
 = 30,

251 
I2C1_EV_IRQn
 = 31,

252 
I2C1_ER_IRQn
 = 32,

253 
I2C2_EV_IRQn
 = 33,

254 
I2C2_ER_IRQn
 = 34,

255 
SPI1_IRQn
 = 35,

256 
SPI2_IRQn
 = 36,

257 
USART1_IRQn
 = 37,

258 
USART2_IRQn
 = 38,

259 
USART3_IRQn
 = 39,

260 
EXTI15_10_IRQn
 = 40,

261 
RTC_Aœrm_IRQn
 = 41,

262 
OTG_FS_WKUP_IRQn
 = 42,

263 
TIM8_BRK_TIM12_IRQn
 = 43,

264 
TIM8_UP_TIM13_IRQn
 = 44,

265 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

266 
TIM8_CC_IRQn
 = 46,

267 
DMA1_Såóm7_IRQn
 = 47,

268 
FSMC_IRQn
 = 48,

269 
SDIO_IRQn
 = 49,

270 
TIM5_IRQn
 = 50,

271 
SPI3_IRQn
 = 51,

272 
UART4_IRQn
 = 52,

273 
UART5_IRQn
 = 53,

274 
TIM6_DAC_IRQn
 = 54,

275 
TIM7_IRQn
 = 55,

276 
DMA2_Såóm0_IRQn
 = 56,

277 
DMA2_Såóm1_IRQn
 = 57,

278 
DMA2_Såóm2_IRQn
 = 58,

279 
DMA2_Såóm3_IRQn
 = 59,

280 
DMA2_Såóm4_IRQn
 = 60,

281 
ETH_IRQn
 = 61,

282 
ETH_WKUP_IRQn
 = 62,

283 
CAN2_TX_IRQn
 = 63,

284 
CAN2_RX0_IRQn
 = 64,

285 
CAN2_RX1_IRQn
 = 65,

286 
CAN2_SCE_IRQn
 = 66,

287 
OTG_FS_IRQn
 = 67,

288 
DMA2_Såóm5_IRQn
 = 68,

289 
DMA2_Såóm6_IRQn
 = 69,

290 
DMA2_Såóm7_IRQn
 = 70,

291 
USART6_IRQn
 = 71,

292 
I2C3_EV_IRQn
 = 72,

293 
I2C3_ER_IRQn
 = 73,

294 
OTG_HS_EP1_OUT_IRQn
 = 74,

295 
OTG_HS_EP1_IN_IRQn
 = 75,

296 
OTG_HS_WKUP_IRQn
 = 76,

297 
OTG_HS_IRQn
 = 77,

298 
DCMI_IRQn
 = 78,

299 
CRYP_IRQn
 = 79,

300 
HASH_RNG_IRQn
 = 80,

301 
FPU_IRQn
 = 81

304 #i‡
deföed
(
STM32F427_437xx
)

305 
CAN1_TX_IRQn
 = 19,

306 
CAN1_RX0_IRQn
 = 20,

307 
CAN1_RX1_IRQn
 = 21,

308 
CAN1_SCE_IRQn
 = 22,

309 
EXTI9_5_IRQn
 = 23,

310 
TIM1_BRK_TIM9_IRQn
 = 24,

311 
TIM1_UP_TIM10_IRQn
 = 25,

312 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

313 
TIM1_CC_IRQn
 = 27,

314 
TIM2_IRQn
 = 28,

315 
TIM3_IRQn
 = 29,

316 
TIM4_IRQn
 = 30,

317 
I2C1_EV_IRQn
 = 31,

318 
I2C1_ER_IRQn
 = 32,

319 
I2C2_EV_IRQn
 = 33,

320 
I2C2_ER_IRQn
 = 34,

321 
SPI1_IRQn
 = 35,

322 
SPI2_IRQn
 = 36,

323 
USART1_IRQn
 = 37,

324 
USART2_IRQn
 = 38,

325 
USART3_IRQn
 = 39,

326 
EXTI15_10_IRQn
 = 40,

327 
RTC_Aœrm_IRQn
 = 41,

328 
OTG_FS_WKUP_IRQn
 = 42,

329 
TIM8_BRK_TIM12_IRQn
 = 43,

330 
TIM8_UP_TIM13_IRQn
 = 44,

331 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

332 
TIM8_CC_IRQn
 = 46,

333 
DMA1_Såóm7_IRQn
 = 47,

334 
FMC_IRQn
 = 48,

335 
SDIO_IRQn
 = 49,

336 
TIM5_IRQn
 = 50,

337 
SPI3_IRQn
 = 51,

338 
UART4_IRQn
 = 52,

339 
UART5_IRQn
 = 53,

340 
TIM6_DAC_IRQn
 = 54,

341 
TIM7_IRQn
 = 55,

342 
DMA2_Såóm0_IRQn
 = 56,

343 
DMA2_Såóm1_IRQn
 = 57,

344 
DMA2_Såóm2_IRQn
 = 58,

345 
DMA2_Såóm3_IRQn
 = 59,

346 
DMA2_Såóm4_IRQn
 = 60,

347 
ETH_IRQn
 = 61,

348 
ETH_WKUP_IRQn
 = 62,

349 
CAN2_TX_IRQn
 = 63,

350 
CAN2_RX0_IRQn
 = 64,

351 
CAN2_RX1_IRQn
 = 65,

352 
CAN2_SCE_IRQn
 = 66,

353 
OTG_FS_IRQn
 = 67,

354 
DMA2_Såóm5_IRQn
 = 68,

355 
DMA2_Såóm6_IRQn
 = 69,

356 
DMA2_Såóm7_IRQn
 = 70,

357 
USART6_IRQn
 = 71,

358 
I2C3_EV_IRQn
 = 72,

359 
I2C3_ER_IRQn
 = 73,

360 
OTG_HS_EP1_OUT_IRQn
 = 74,

361 
OTG_HS_EP1_IN_IRQn
 = 75,

362 
OTG_HS_WKUP_IRQn
 = 76,

363 
OTG_HS_IRQn
 = 77,

364 
DCMI_IRQn
 = 78,

365 
CRYP_IRQn
 = 79,

366 
HASH_RNG_IRQn
 = 80,

367 
FPU_IRQn
 = 81,

368 
UART7_IRQn
 = 82,

369 
UART8_IRQn
 = 83,

370 
SPI4_IRQn
 = 84,

371 
SPI5_IRQn
 = 85,

372 
SPI6_IRQn
 = 86,

373 
SAI1_IRQn
 = 87,

374 
DMA2D_IRQn
 = 90

377 #i‡
deföed
(
STM32F429_439xx
)

378 
CAN1_TX_IRQn
 = 19,

379 
CAN1_RX0_IRQn
 = 20,

380 
CAN1_RX1_IRQn
 = 21,

381 
CAN1_SCE_IRQn
 = 22,

382 
EXTI9_5_IRQn
 = 23,

383 
TIM1_BRK_TIM9_IRQn
 = 24,

384 
TIM1_UP_TIM10_IRQn
 = 25,

385 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

386 
TIM1_CC_IRQn
 = 27,

387 
TIM2_IRQn
 = 28,

388 
TIM3_IRQn
 = 29,

389 
TIM4_IRQn
 = 30,

390 
I2C1_EV_IRQn
 = 31,

391 
I2C1_ER_IRQn
 = 32,

392 
I2C2_EV_IRQn
 = 33,

393 
I2C2_ER_IRQn
 = 34,

394 
SPI1_IRQn
 = 35,

395 
SPI2_IRQn
 = 36,

396 
USART1_IRQn
 = 37,

397 
USART2_IRQn
 = 38,

398 
USART3_IRQn
 = 39,

399 
EXTI15_10_IRQn
 = 40,

400 
RTC_Aœrm_IRQn
 = 41,

401 
OTG_FS_WKUP_IRQn
 = 42,

402 
TIM8_BRK_TIM12_IRQn
 = 43,

403 
TIM8_UP_TIM13_IRQn
 = 44,

404 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

405 
TIM8_CC_IRQn
 = 46,

406 
DMA1_Såóm7_IRQn
 = 47,

407 
FMC_IRQn
 = 48,

408 
SDIO_IRQn
 = 49,

409 
TIM5_IRQn
 = 50,

410 
SPI3_IRQn
 = 51,

411 
UART4_IRQn
 = 52,

412 
UART5_IRQn
 = 53,

413 
TIM6_DAC_IRQn
 = 54,

414 
TIM7_IRQn
 = 55,

415 
DMA2_Såóm0_IRQn
 = 56,

416 
DMA2_Såóm1_IRQn
 = 57,

417 
DMA2_Såóm2_IRQn
 = 58,

418 
DMA2_Såóm3_IRQn
 = 59,

419 
DMA2_Såóm4_IRQn
 = 60,

420 
ETH_IRQn
 = 61,

421 
ETH_WKUP_IRQn
 = 62,

422 
CAN2_TX_IRQn
 = 63,

423 
CAN2_RX0_IRQn
 = 64,

424 
CAN2_RX1_IRQn
 = 65,

425 
CAN2_SCE_IRQn
 = 66,

426 
OTG_FS_IRQn
 = 67,

427 
DMA2_Såóm5_IRQn
 = 68,

428 
DMA2_Såóm6_IRQn
 = 69,

429 
DMA2_Såóm7_IRQn
 = 70,

430 
USART6_IRQn
 = 71,

431 
I2C3_EV_IRQn
 = 72,

432 
I2C3_ER_IRQn
 = 73,

433 
OTG_HS_EP1_OUT_IRQn
 = 74,

434 
OTG_HS_EP1_IN_IRQn
 = 75,

435 
OTG_HS_WKUP_IRQn
 = 76,

436 
OTG_HS_IRQn
 = 77,

437 
DCMI_IRQn
 = 78,

438 
CRYP_IRQn
 = 79,

439 
HASH_RNG_IRQn
 = 80,

440 
FPU_IRQn
 = 81,

441 
UART7_IRQn
 = 82,

442 
UART8_IRQn
 = 83,

443 
SPI4_IRQn
 = 84,

444 
SPI5_IRQn
 = 85,

445 
SPI6_IRQn
 = 86,

446 
SAI1_IRQn
 = 87,

447 
LTDC_IRQn
 = 88,

448 
LTDC_ER_IRQn
 = 89,

449 
DMA2D_IRQn
 = 90

452 #i‡
deföed
(
STM32F410xx
)

453 
EXTI9_5_IRQn
 = 23,

454 
TIM1_BRK_TIM9_IRQn
 = 24,

455 
TIM1_UP_IRQn
 = 25,

456 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

457 
TIM1_CC_IRQn
 = 27,

458 
I2C1_EV_IRQn
 = 31,

459 
I2C1_ER_IRQn
 = 32,

460 
I2C2_EV_IRQn
 = 33,

461 
I2C2_ER_IRQn
 = 34,

462 
SPI1_IRQn
 = 35,

463 
SPI2_IRQn
 = 36,

464 
USART1_IRQn
 = 37,

465 
USART2_IRQn
 = 38,

466 
EXTI15_10_IRQn
 = 40,

467 
RTC_Aœrm_IRQn
 = 41,

468 
DMA1_Såóm7_IRQn
 = 47,

469 
TIM5_IRQn
 = 50,

470 
TIM6_DAC_IRQn
 = 54,

471 
DMA2_Såóm0_IRQn
 = 56,

472 
DMA2_Såóm1_IRQn
 = 57,

473 
DMA2_Såóm2_IRQn
 = 58,

474 
DMA2_Såóm3_IRQn
 = 59,

475 
DMA2_Såóm4_IRQn
 = 60,

476 
DMA2_Såóm5_IRQn
 = 68,

477 
DMA2_Såóm6_IRQn
 = 69,

478 
DMA2_Såóm7_IRQn
 = 70,

479 
USART6_IRQn
 = 71,

480 
RNG_IRQn
 = 80,

481 
FPU_IRQn
 = 81,

482 
SPI5_IRQn
 = 85,

483 
FMPI2C1_EV_IRQn
 = 95,

484 
FMPI2C1_ER_IRQn
 = 96,

485 
LPTIM1_IRQn
 = 97

488 #i‡
deföed
(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

489 
EXTI9_5_IRQn
 = 23,

490 
TIM1_BRK_TIM9_IRQn
 = 24,

491 
TIM1_UP_TIM10_IRQn
 = 25,

492 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

493 
TIM1_CC_IRQn
 = 27,

494 
TIM2_IRQn
 = 28,

495 
TIM3_IRQn
 = 29,

496 
TIM4_IRQn
 = 30,

497 
I2C1_EV_IRQn
 = 31,

498 
I2C1_ER_IRQn
 = 32,

499 
I2C2_EV_IRQn
 = 33,

500 
I2C2_ER_IRQn
 = 34,

501 
SPI1_IRQn
 = 35,

502 
SPI2_IRQn
 = 36,

503 
USART1_IRQn
 = 37,

504 
USART2_IRQn
 = 38,

505 
EXTI15_10_IRQn
 = 40,

506 
RTC_Aœrm_IRQn
 = 41,

507 
OTG_FS_WKUP_IRQn
 = 42,

508 
DMA1_Såóm7_IRQn
 = 47,

509 
SDIO_IRQn
 = 49,

510 
TIM5_IRQn
 = 50,

511 
SPI3_IRQn
 = 51,

512 
DMA2_Såóm0_IRQn
 = 56,

513 
DMA2_Såóm1_IRQn
 = 57,

514 
DMA2_Såóm2_IRQn
 = 58,

515 
DMA2_Såóm3_IRQn
 = 59,

516 
DMA2_Såóm4_IRQn
 = 60,

517 
OTG_FS_IRQn
 = 67,

518 
DMA2_Såóm5_IRQn
 = 68,

519 
DMA2_Såóm6_IRQn
 = 69,

520 
DMA2_Såóm7_IRQn
 = 70,

521 
USART6_IRQn
 = 71,

522 
I2C3_EV_IRQn
 = 72,

523 
I2C3_ER_IRQn
 = 73,

524 
FPU_IRQn
 = 81,

525 #i‡
deföed
(
STM32F401xx
)

526 
SPI4_IRQn
 = 84

528 #i‡
deföed
(
STM32F411xE
)

529 
SPI4_IRQn
 = 84,

530 
SPI5_IRQn
 = 85

534 #i‡
deföed
(
STM32F469_479xx
)

535 
CAN1_TX_IRQn
 = 19,

536 
CAN1_RX0_IRQn
 = 20,

537 
CAN1_RX1_IRQn
 = 21,

538 
CAN1_SCE_IRQn
 = 22,

539 
EXTI9_5_IRQn
 = 23,

540 
TIM1_BRK_TIM9_IRQn
 = 24,

541 
TIM1_UP_TIM10_IRQn
 = 25,

542 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

543 
TIM1_CC_IRQn
 = 27,

544 
TIM2_IRQn
 = 28,

545 
TIM3_IRQn
 = 29,

546 
TIM4_IRQn
 = 30,

547 
I2C1_EV_IRQn
 = 31,

548 
I2C1_ER_IRQn
 = 32,

549 
I2C2_EV_IRQn
 = 33,

550 
I2C2_ER_IRQn
 = 34,

551 
SPI1_IRQn
 = 35,

552 
SPI2_IRQn
 = 36,

553 
USART1_IRQn
 = 37,

554 
USART2_IRQn
 = 38,

555 
USART3_IRQn
 = 39,

556 
EXTI15_10_IRQn
 = 40,

557 
RTC_Aœrm_IRQn
 = 41,

558 
OTG_FS_WKUP_IRQn
 = 42,

559 
TIM8_BRK_TIM12_IRQn
 = 43,

560 
TIM8_UP_TIM13_IRQn
 = 44,

561 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

562 
TIM8_CC_IRQn
 = 46,

563 
DMA1_Såóm7_IRQn
 = 47,

564 
FMC_IRQn
 = 48,

565 
SDIO_IRQn
 = 49,

566 
TIM5_IRQn
 = 50,

567 
SPI3_IRQn
 = 51,

568 
UART4_IRQn
 = 52,

569 
UART5_IRQn
 = 53,

570 
TIM6_DAC_IRQn
 = 54,

571 
TIM7_IRQn
 = 55,

572 
DMA2_Såóm0_IRQn
 = 56,

573 
DMA2_Såóm1_IRQn
 = 57,

574 
DMA2_Såóm2_IRQn
 = 58,

575 
DMA2_Såóm3_IRQn
 = 59,

576 
DMA2_Såóm4_IRQn
 = 60,

577 
ETH_IRQn
 = 61,

578 
ETH_WKUP_IRQn
 = 62,

579 
CAN2_TX_IRQn
 = 63,

580 
CAN2_RX0_IRQn
 = 64,

581 
CAN2_RX1_IRQn
 = 65,

582 
CAN2_SCE_IRQn
 = 66,

583 
OTG_FS_IRQn
 = 67,

584 
DMA2_Såóm5_IRQn
 = 68,

585 
DMA2_Såóm6_IRQn
 = 69,

586 
DMA2_Såóm7_IRQn
 = 70,

587 
USART6_IRQn
 = 71,

588 
I2C3_EV_IRQn
 = 72,

589 
I2C3_ER_IRQn
 = 73,

590 
OTG_HS_EP1_OUT_IRQn
 = 74,

591 
OTG_HS_EP1_IN_IRQn
 = 75,

592 
OTG_HS_WKUP_IRQn
 = 76,

593 
OTG_HS_IRQn
 = 77,

594 
DCMI_IRQn
 = 78,

595 
CRYP_IRQn
 = 79,

596 
HASH_RNG_IRQn
 = 80,

597 
FPU_IRQn
 = 81,

598 
UART7_IRQn
 = 82,

599 
UART8_IRQn
 = 83,

600 
SPI4_IRQn
 = 84,

601 
SPI5_IRQn
 = 85,

602 
SPI6_IRQn
 = 86,

603 
SAI1_IRQn
 = 87,

604 
LTDC_IRQn
 = 88,

605 
LTDC_ER_IRQn
 = 89,

606 
DMA2D_IRQn
 = 90,

607 
QUADSPI_IRQn
 = 91,

608 
DSI_IRQn
 = 92

611 #i‡
deföed
(
STM32F446xx
)

612 
CAN1_TX_IRQn
 = 19,

613 
CAN1_RX0_IRQn
 = 20,

614 
CAN1_RX1_IRQn
 = 21,

615 
CAN1_SCE_IRQn
 = 22,

616 
EXTI9_5_IRQn
 = 23,

617 
TIM1_BRK_TIM9_IRQn
 = 24,

618 
TIM1_UP_TIM10_IRQn
 = 25,

619 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

620 
TIM1_CC_IRQn
 = 27,

621 
TIM2_IRQn
 = 28,

622 
TIM3_IRQn
 = 29,

623 
TIM4_IRQn
 = 30,

624 
I2C1_EV_IRQn
 = 31,

625 
I2C1_ER_IRQn
 = 32,

626 
I2C2_EV_IRQn
 = 33,

627 
I2C2_ER_IRQn
 = 34,

628 
SPI1_IRQn
 = 35,

629 
SPI2_IRQn
 = 36,

630 
USART1_IRQn
 = 37,

631 
USART2_IRQn
 = 38,

632 
USART3_IRQn
 = 39,

633 
EXTI15_10_IRQn
 = 40,

634 
RTC_Aœrm_IRQn
 = 41,

635 
OTG_FS_WKUP_IRQn
 = 42,

636 
TIM8_BRK_IRQn
 = 43,

637 
TIM8_BRK_TIM12_IRQn
 = 43,

638 
TIM8_UP_TIM13_IRQn
 = 44,

639 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

640 
DMA1_Såóm7_IRQn
 = 47,

641 
FMC_IRQn
 = 48,

642 
SDIO_IRQn
 = 49,

643 
TIM5_IRQn
 = 50,

644 
SPI3_IRQn
 = 51,

645 
UART4_IRQn
 = 52,

646 
UART5_IRQn
 = 53,

647 
TIM6_DAC_IRQn
 = 54,

648 
TIM7_IRQn
 = 55,

649 
DMA2_Såóm0_IRQn
 = 56,

650 
DMA2_Såóm1_IRQn
 = 57,

651 
DMA2_Såóm2_IRQn
 = 58,

652 
DMA2_Såóm3_IRQn
 = 59,

653 
DMA2_Såóm4_IRQn
 = 60,

654 
CAN2_TX_IRQn
 = 63,

655 
CAN2_RX0_IRQn
 = 64,

656 
CAN2_RX1_IRQn
 = 65,

657 
CAN2_SCE_IRQn
 = 66,

658 
OTG_FS_IRQn
 = 67,

659 
DMA2_Såóm5_IRQn
 = 68,

660 
DMA2_Såóm6_IRQn
 = 69,

661 
DMA2_Såóm7_IRQn
 = 70,

662 
USART6_IRQn
 = 71,

663 
I2C3_EV_IRQn
 = 72,

664 
I2C3_ER_IRQn
 = 73,

665 
OTG_HS_EP1_OUT_IRQn
 = 74,

666 
OTG_HS_EP1_IN_IRQn
 = 75,

667 
OTG_HS_WKUP_IRQn
 = 76,

668 
OTG_HS_IRQn
 = 77,

669 
DCMI_IRQn
 = 78,

670 
FPU_IRQn
 = 81,

671 
SPI4_IRQn
 = 84,

672 
SAI1_IRQn
 = 87,

673 
SAI2_IRQn
 = 91,

674 
QUADSPI_IRQn
 = 92,

675 
CEC_IRQn
 = 93,

676 
SPDIF_RX_IRQn
 = 94,

677 
FMPI2C1_EV_IRQn
 = 95,

678 
FMPI2C1_ER_IRQn
 = 96

681 #i‡
deföed
(
STM32F412xG
)

682 
CAN1_TX_IRQn
 = 19,

683 
CAN1_RX0_IRQn
 = 20,

684 
CAN1_RX1_IRQn
 = 21,

685 
CAN1_SCE_IRQn
 = 22,

686 
EXTI9_5_IRQn
 = 23,

687 
TIM1_BRK_TIM9_IRQn
 = 24,

688 
TIM1_UP_TIM10_IRQn
 = 25,

689 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

690 
TIM1_CC_IRQn
 = 27,

691 
TIM2_IRQn
 = 28,

692 
TIM3_IRQn
 = 29,

693 
TIM4_IRQn
 = 30,

694 
I2C1_EV_IRQn
 = 31,

695 
I2C1_ER_IRQn
 = 32,

696 
I2C2_EV_IRQn
 = 33,

697 
I2C2_ER_IRQn
 = 34,

698 
SPI1_IRQn
 = 35,

699 
SPI2_IRQn
 = 36,

700 
USART1_IRQn
 = 37,

701 
USART2_IRQn
 = 38,

702 
USART3_IRQn
 = 39,

703 
EXTI15_10_IRQn
 = 40,

704 
RTC_Aœrm_IRQn
 = 41,

705 
OTG_FS_WKUP_IRQn
 = 42,

706 
TIM8_BRK_TIM12_IRQn
 = 43,

707 
TIM8_UP_TIM13_IRQn
 = 44,

708 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

709 
TIM8_CC_IRQn
 = 46,

710 
DMA1_Såóm7_IRQn
 = 47,

711 
FSMC_IRQn
 = 48,

712 
SDIO_IRQn
 = 49,

713 
TIM5_IRQn
 = 50,

714 
SPI3_IRQn
 = 51,

715 
TIM6_IRQn
 = 54,

716 
TIM7_IRQn
 = 55,

717 
DMA2_Såóm0_IRQn
 = 56,

718 
DMA2_Såóm1_IRQn
 = 57,

719 
DMA2_Såóm2_IRQn
 = 58,

720 
DMA2_Såóm3_IRQn
 = 59,

721 
DMA2_Såóm4_IRQn
 = 60,

722 
DFSDM1_FLT0_IRQn
 = 61,

723 
DFSDM1_FLT1_IRQn
 = 62,

724 
CAN2_TX_IRQn
 = 63,

725 
CAN2_RX0_IRQn
 = 64,

726 
CAN2_RX1_IRQn
 = 65,

727 
CAN2_SCE_IRQn
 = 66,

728 
OTG_FS_IRQn
 = 67,

729 
DMA2_Såóm5_IRQn
 = 68,

730 
DMA2_Såóm6_IRQn
 = 69,

731 
DMA2_Såóm7_IRQn
 = 70,

732 
USART6_IRQn
 = 71,

733 
I2C3_EV_IRQn
 = 72,

734 
I2C3_ER_IRQn
 = 73,

735 
RNG_IRQn
 = 80,

736 
FPU_IRQn
 = 81,

737 
SPI4_IRQn
 = 84,

738 
SPI5_IRQn
 = 85,

739 
QUADSPI_IRQn
 = 92,

740 
FMPI2C1_EV_IRQn
 = 95,

741 
FMPI2C1_ER_IRQn
 = 96

744 #i‡
deföed
(
STM32F413_423xx
)

745 
CAN1_TX_IRQn
 = 19,

746 
CAN1_RX0_IRQn
 = 20,

747 
CAN1_RX1_IRQn
 = 21,

748 
CAN1_SCE_IRQn
 = 22,

749 
EXTI9_5_IRQn
 = 23,

750 
TIM1_BRK_TIM9_IRQn
 = 24,

751 
TIM1_UP_TIM10_IRQn
 = 25,

752 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

753 
TIM1_CC_IRQn
 = 27,

754 
TIM2_IRQn
 = 28,

755 
TIM3_IRQn
 = 29,

756 
TIM4_IRQn
 = 30,

757 
I2C1_EV_IRQn
 = 31,

758 
I2C1_ER_IRQn
 = 32,

759 
I2C2_EV_IRQn
 = 33,

760 
I2C2_ER_IRQn
 = 34,

761 
SPI1_IRQn
 = 35,

762 
SPI2_IRQn
 = 36,

763 
USART1_IRQn
 = 37,

764 
USART2_IRQn
 = 38,

765 
USART3_IRQn
 = 39,

766 
EXTI15_10_IRQn
 = 40,

767 
RTC_Aœrm_IRQn
 = 41,

768 
OTG_FS_WKUP_IRQn
 = 42,

769 
TIM8_BRK_TIM12_IRQn
 = 43,

770 
TIM8_UP_TIM13_IRQn
 = 44,

771 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

772 
TIM8_CC_IRQn
 = 46,

773 
DMA1_Såóm7_IRQn
 = 47,

774 
SDIO_IRQn
 = 49,

775 
TIM5_IRQn
 = 50,

776 
SPI3_IRQn
 = 51,

777 
UART4_IRQn
 = 52,

778 
UART5_IRQn
 = 53,

779 
TIM6_DAC_IRQn
 = 54,

780 
TIM7_IRQn
 = 55,

781 
DMA2_Såóm0_IRQn
 = 56,

782 
DMA2_Såóm1_IRQn
 = 57,

783 
DMA2_Såóm2_IRQn
 = 58,

784 
DMA2_Såóm3_IRQn
 = 59,

785 
DMA2_Såóm4_IRQn
 = 60,

786 
DFSDM1_FLT0_IRQn
 = 61,

787 
DFSDM1_FLT1_IRQn
 = 62,

788 
CAN2_TX_IRQn
 = 63,

789 
CAN2_RX0_IRQn
 = 64,

790 
CAN2_RX1_IRQn
 = 65,

791 
CAN2_SCE_IRQn
 = 66,

792 
OTG_FS_IRQn
 = 67,

793 
DMA2_Såóm5_IRQn
 = 68,

794 
DMA2_Såóm6_IRQn
 = 69,

795 
DMA2_Såóm7_IRQn
 = 70,

796 
USART6_IRQn
 = 71,

797 
I2C3_EV_IRQn
 = 72,

798 
I2C3_ER_IRQn
 = 73,

799 
CAN3_TX_IRQn
 = 74,

800 
CAN3_RX0_IRQn
 = 75,

801 
CAN3_RX1_IRQn
 = 76,

802 
CAN3_SCE_IRQn
 = 77,

803 
RNG_IRQn
 = 80,

804 
FPU_IRQn
 = 81,

805 
UART7_IRQn
 = 82,

806 
UART8_IRQn
 = 83,

807 
SPI4_IRQn
 = 84,

808 
SPI5_IRQn
 = 85,

809 
SAI1_IRQn
 = 87,

810 
UART9_IRQn
 = 88,

811 
UART10_IRQn
 = 89,

812 
QUADSPI_IRQn
 = 92,

813 
FMPI2C1_EV_IRQn
 = 95,

814 
FMPI2C1_ER_IRQn
 = 96,

815 
LPTIM1_IRQn
 = 97,

816 
DFSDM2_FLT0_IRQn
 = 98,

817 
DFSDM2_FLT1_IRQn
 = 99,

818 
DFSDM2_FLT2_IRQn
 = 100,

819 
DFSDM2_FLT3_IRQn
 = 101

821 } 
	tIRQn_Ty≥
;

827 
	~"c‹e_cm4.h
"

828 
	~"sy°em_°m32f4xx.h
"

829 
	~<°döt.h
>

835 
öt32_t
 
	ts32
;

836 
öt16_t
 
	ts16
;

837 
öt8_t
 
	ts8
;

839 c⁄° 
	töt32_t
 
	tsc32
;

840 c⁄° 
	töt16_t
 
	tsc16
;

841 c⁄° 
	töt8_t
 
	tsc8
;

843 
__IO
 
	töt32_t
 
	tvs32
;

844 
__IO
 
	töt16_t
 
	tvs16
;

845 
__IO
 
	töt8_t
 
	tvs8
;

847 
__I
 
	töt32_t
 
	tvsc32
;

848 
__I
 
	töt16_t
 
	tvsc16
;

849 
__I
 
	töt8_t
 
	tvsc8
;

851 
uöt32_t
 
	tu32
;

852 
uöt16_t
 
	tu16
;

853 
uöt8_t
 
	tu8
;

855 c⁄° 
	tuöt32_t
 
	tuc32
;

856 c⁄° 
	tuöt16_t
 
	tuc16
;

857 c⁄° 
	tuöt8_t
 
	tuc8
;

859 
__IO
 
	tuöt32_t
 
	tvu32
;

860 
__IO
 
	tuöt16_t
 
	tvu16
;

861 
__IO
 
	tuöt8_t
 
	tvu8
;

863 
__I
 
	tuöt32_t
 
	tvuc32
;

864 
__I
 
	tuöt16_t
 
	tvuc16
;

865 
__I
 
	tuöt8_t
 
	tvuc8
;

867 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

869 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

870 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

872 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

888 
__IO
 
uöt32_t
 
SR
;

889 
__IO
 
uöt32_t
 
CR1
;

890 
__IO
 
uöt32_t
 
CR2
;

891 
__IO
 
uöt32_t
 
SMPR1
;

892 
__IO
 
uöt32_t
 
SMPR2
;

893 
__IO
 
uöt32_t
 
JOFR1
;

894 
__IO
 
uöt32_t
 
JOFR2
;

895 
__IO
 
uöt32_t
 
JOFR3
;

896 
__IO
 
uöt32_t
 
JOFR4
;

897 
__IO
 
uöt32_t
 
HTR
;

898 
__IO
 
uöt32_t
 
LTR
;

899 
__IO
 
uöt32_t
 
SQR1
;

900 
__IO
 
uöt32_t
 
SQR2
;

901 
__IO
 
uöt32_t
 
SQR3
;

902 
__IO
 
uöt32_t
 
JSQR
;

903 
__IO
 
uöt32_t
 
JDR1
;

904 
__IO
 
uöt32_t
 
JDR2
;

905 
__IO
 
uöt32_t
 
JDR3
;

906 
__IO
 
uöt32_t
 
JDR4
;

907 
__IO
 
uöt32_t
 
DR
;

908 } 
	tADC_Ty≥Def
;

912 
__IO
 
uöt32_t
 
CSR
;

913 
__IO
 
uöt32_t
 
CCR
;

914 
__IO
 
uöt32_t
 
CDR
;

916 } 
	tADC_Comm⁄_Ty≥Def
;

925 
__IO
 
uöt32_t
 
TIR
;

926 
__IO
 
uöt32_t
 
TDTR
;

927 
__IO
 
uöt32_t
 
TDLR
;

928 
__IO
 
uöt32_t
 
TDHR
;

929 } 
	tCAN_TxMaûBox_Ty≥Def
;

937 
__IO
 
uöt32_t
 
RIR
;

938 
__IO
 
uöt32_t
 
RDTR
;

939 
__IO
 
uöt32_t
 
RDLR
;

940 
__IO
 
uöt32_t
 
RDHR
;

941 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

949 
__IO
 
uöt32_t
 
FR1
;

950 
__IO
 
uöt32_t
 
FR2
;

951 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

959 
__IO
 
uöt32_t
 
MCR
;

960 
__IO
 
uöt32_t
 
MSR
;

961 
__IO
 
uöt32_t
 
TSR
;

962 
__IO
 
uöt32_t
 
RF0R
;

963 
__IO
 
uöt32_t
 
RF1R
;

964 
__IO
 
uöt32_t
 
IER
;

965 
__IO
 
uöt32_t
 
ESR
;

966 
__IO
 
uöt32_t
 
BTR
;

967 
uöt32_t
 
RESERVED0
[88];

968 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

969 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

970 
uöt32_t
 
RESERVED1
[12];

971 
__IO
 
uöt32_t
 
FMR
;

972 
__IO
 
uöt32_t
 
FM1R
;

973 
uöt32_t
 
RESERVED2
;

974 
__IO
 
uöt32_t
 
FS1R
;

975 
uöt32_t
 
RESERVED3
;

976 
__IO
 
uöt32_t
 
FFA1R
;

977 
uöt32_t
 
RESERVED4
;

978 
__IO
 
uöt32_t
 
FA1R
;

979 
uöt32_t
 
RESERVED5
[8];

980 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

981 } 
	tCAN_Ty≥Def
;

983 #i‡
deföed
(
STM32F446xx
)

989 
__IO
 
uöt32_t
 
CR
;

990 
__IO
 
uöt32_t
 
CFGR
;

991 
__IO
 
uöt32_t
 
TXDR
;

992 
__IO
 
uöt32_t
 
RXDR
;

993 
__IO
 
uöt32_t
 
ISR
;

994 
__IO
 
uöt32_t
 
IER
;

995 }
	tCEC_Ty≥Def
;

1004 
__IO
 
uöt32_t
 
DR
;

1005 
__IO
 
uöt8_t
 
IDR
;

1006 
uöt8_t
 
RESERVED0
;

1007 
uöt16_t
 
RESERVED1
;

1008 
__IO
 
uöt32_t
 
CR
;

1009 } 
	tCRC_Ty≥Def
;

1017 
__IO
 
uöt32_t
 
CR
;

1018 
__IO
 
uöt32_t
 
SWTRIGR
;

1019 
__IO
 
uöt32_t
 
DHR12R1
;

1020 
__IO
 
uöt32_t
 
DHR12L1
;

1021 
__IO
 
uöt32_t
 
DHR8R1
;

1022 
__IO
 
uöt32_t
 
DHR12R2
;

1023 
__IO
 
uöt32_t
 
DHR12L2
;

1024 
__IO
 
uöt32_t
 
DHR8R2
;

1025 
__IO
 
uöt32_t
 
DHR12RD
;

1026 
__IO
 
uöt32_t
 
DHR12LD
;

1027 
__IO
 
uöt32_t
 
DHR8RD
;

1028 
__IO
 
uöt32_t
 
DOR1
;

1029 
__IO
 
uöt32_t
 
DOR2
;

1030 
__IO
 
uöt32_t
 
SR
;

1031 } 
	tDAC_Ty≥Def
;

1033 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1039 
__IO
 
uöt32_t
 
FLTCR1
;

1040 
__IO
 
uöt32_t
 
FLTCR2
;

1041 
__IO
 
uöt32_t
 
FLTISR
;

1042 
__IO
 
uöt32_t
 
FLTICR
;

1043 
__IO
 
uöt32_t
 
FLTJCHGR
;

1044 
__IO
 
uöt32_t
 
FLTFCR
;

1045 
__IO
 
uöt32_t
 
FLTJDATAR
;

1046 
__IO
 
uöt32_t
 
FLTRDATAR
;

1047 
__IO
 
uöt32_t
 
FLTAWHTR
;

1048 
__IO
 
uöt32_t
 
FLTAWLTR
;

1049 
__IO
 
uöt32_t
 
FLTAWSR
;

1050 
__IO
 
uöt32_t
 
FLTAWCFR
;

1051 
__IO
 
uöt32_t
 
FLTEXMAX
;

1052 
__IO
 
uöt32_t
 
FLTEXMIN
;

1053 
__IO
 
uöt32_t
 
FLTCNVTIMR
;

1054 } 
	tDFSDM_Fûãr_Ty≥Def
;

1061 
__IO
 
uöt32_t
 
CHCFGR1
;

1062 
__IO
 
uöt32_t
 
CHCFGR2
;

1063 
__IO
 
uöt32_t
 
CHAWSCDR
;

1065 
__IO
 
uöt32_t
 
CHWDATAR
;

1066 
__IO
 
uöt32_t
 
CHDATINR
;

1067 } 
	tDFSDM_Ch™√l_Ty≥Def
;

1070 
	#DFSDM_Ty≥Def
 
DFSDM_Fûãr_Ty≥Def


	)

1078 
__IO
 
uöt32_t
 
IDCODE
;

1079 
__IO
 
uöt32_t
 
CR
;

1080 
__IO
 
uöt32_t
 
APB1FZ
;

1081 
__IO
 
uöt32_t
 
APB2FZ
;

1082 }
	tDBGMCU_Ty≥Def
;

1090 
__IO
 
uöt32_t
 
CR
;

1091 
__IO
 
uöt32_t
 
SR
;

1092 
__IO
 
uöt32_t
 
RISR
;

1093 
__IO
 
uöt32_t
 
IER
;

1094 
__IO
 
uöt32_t
 
MISR
;

1095 
__IO
 
uöt32_t
 
ICR
;

1096 
__IO
 
uöt32_t
 
ESCR
;

1097 
__IO
 
uöt32_t
 
ESUR
;

1098 
__IO
 
uöt32_t
 
CWSTRTR
;

1099 
__IO
 
uöt32_t
 
CWSIZER
;

1100 
__IO
 
uöt32_t
 
DR
;

1101 } 
	tDCMI_Ty≥Def
;

1109 
__IO
 
uöt32_t
 
CR
;

1110 
__IO
 
uöt32_t
 
NDTR
;

1111 
__IO
 
uöt32_t
 
PAR
;

1112 
__IO
 
uöt32_t
 
M0AR
;

1113 
__IO
 
uöt32_t
 
M1AR
;

1114 
__IO
 
uöt32_t
 
FCR
;

1115 } 
	tDMA_Såóm_Ty≥Def
;

1119 
__IO
 
uöt32_t
 
LISR
;

1120 
__IO
 
uöt32_t
 
HISR
;

1121 
__IO
 
uöt32_t
 
LIFCR
;

1122 
__IO
 
uöt32_t
 
HIFCR
;

1123 } 
	tDMA_Ty≥Def
;

1131 
__IO
 
uöt32_t
 
CR
;

1132 
__IO
 
uöt32_t
 
ISR
;

1133 
__IO
 
uöt32_t
 
IFCR
;

1134 
__IO
 
uöt32_t
 
FGMAR
;

1135 
__IO
 
uöt32_t
 
FGOR
;

1136 
__IO
 
uöt32_t
 
BGMAR
;

1137 
__IO
 
uöt32_t
 
BGOR
;

1138 
__IO
 
uöt32_t
 
FGPFCCR
;

1139 
__IO
 
uöt32_t
 
FGCOLR
;

1140 
__IO
 
uöt32_t
 
BGPFCCR
;

1141 
__IO
 
uöt32_t
 
BGCOLR
;

1142 
__IO
 
uöt32_t
 
FGCMAR
;

1143 
__IO
 
uöt32_t
 
BGCMAR
;

1144 
__IO
 
uöt32_t
 
OPFCCR
;

1145 
__IO
 
uöt32_t
 
OCOLR
;

1146 
__IO
 
uöt32_t
 
OMAR
;

1147 
__IO
 
uöt32_t
 
OOR
;

1148 
__IO
 
uöt32_t
 
NLR
;

1149 
__IO
 
uöt32_t
 
LWR
;

1150 
__IO
 
uöt32_t
 
AMTCR
;

1151 
uöt32_t
 
RESERVED
[236];

1152 
__IO
 
uöt32_t
 
FGCLUT
[256];

1153 
__IO
 
uöt32_t
 
BGCLUT
[256];

1154 } 
	tDMA2D_Ty≥Def
;

1156 #i‡
deföed
(
STM32F469_479xx
)

1163 
__IO
 
uöt32_t
 
VR
;

1164 
__IO
 
uöt32_t
 
CR
;

1165 
__IO
 
uöt32_t
 
CCR
;

1166 
__IO
 
uöt32_t
 
LVCIDR
;

1167 
__IO
 
uöt32_t
 
LCOLCR
;

1168 
__IO
 
uöt32_t
 
LPCR
;

1169 
__IO
 
uöt32_t
 
LPMCR
;

1170 
uöt32_t
 
RESERVED0
[4];

1171 
__IO
 
uöt32_t
 
PCR
;

1172 
__IO
 
uöt32_t
 
GVCIDR
;

1173 
__IO
 
uöt32_t
 
MCR
;

1174 
__IO
 
uöt32_t
 
VMCR
;

1175 
__IO
 
uöt32_t
 
VPCR
;

1176 
__IO
 
uöt32_t
 
VCCR
;

1177 
__IO
 
uöt32_t
 
VNPCR
;

1178 
__IO
 
uöt32_t
 
VHSACR
;

1179 
__IO
 
uöt32_t
 
VHBPCR
;

1180 
__IO
 
uöt32_t
 
VLCR
;

1181 
__IO
 
uöt32_t
 
VVSACR
;

1182 
__IO
 
uöt32_t
 
VVBPCR
;

1183 
__IO
 
uöt32_t
 
VVFPCR
;

1184 
__IO
 
uöt32_t
 
VVACR
;

1185 
__IO
 
uöt32_t
 
LCCR
;

1186 
__IO
 
uöt32_t
 
CMCR
;

1187 
__IO
 
uöt32_t
 
GHCR
;

1188 
__IO
 
uöt32_t
 
GPDR
;

1189 
__IO
 
uöt32_t
 
GPSR
;

1190 
__IO
 
uöt32_t
 
TCCR
[6];

1191 
__IO
 
uöt32_t
 
TDCR
;

1192 
__IO
 
uöt32_t
 
CLCR
;

1193 
__IO
 
uöt32_t
 
CLTCR
;

1194 
__IO
 
uöt32_t
 
DLTCR
;

1195 
__IO
 
uöt32_t
 
PCTLR
;

1196 
__IO
 
uöt32_t
 
PCONFR
;

1197 
__IO
 
uöt32_t
 
PUCR
;

1198 
__IO
 
uöt32_t
 
PTTCR
;

1199 
__IO
 
uöt32_t
 
PSR
;

1200 
uöt32_t
 
RESERVED1
[2];

1201 
__IO
 
uöt32_t
 
ISR
[2];

1202 
__IO
 
uöt32_t
 
IER
[2];

1203 
uöt32_t
 
RESERVED2
[3];

1204 
__IO
 
uöt32_t
 
FIR
[2];

1205 
uöt32_t
 
RESERVED3
[8];

1206 
__IO
 
uöt32_t
 
VSCR
;

1207 
uöt32_t
 
RESERVED4
[2];

1208 
__IO
 
uöt32_t
 
LCVCIDR
;

1209 
__IO
 
uöt32_t
 
LCCCR
;

1210 
uöt32_t
 
RESERVED5
;

1211 
__IO
 
uöt32_t
 
LPMCCR
;

1212 
uöt32_t
 
RESERVED6
[7];

1213 
__IO
 
uöt32_t
 
VMCCR
;

1214 
__IO
 
uöt32_t
 
VPCCR
;

1215 
__IO
 
uöt32_t
 
VCCCR
;

1216 
__IO
 
uöt32_t
 
VNPCCR
;

1217 
__IO
 
uöt32_t
 
VHSACCR
;

1218 
__IO
 
uöt32_t
 
VHBPCCR
;

1219 
__IO
 
uöt32_t
 
VLCCR
;

1220 
__IO
 
uöt32_t
 
VVSACCR
;

1221 
__IO
 
uöt32_t
 
VVBPCCR
;

1222 
__IO
 
uöt32_t
 
VVFPCCR
;

1223 
__IO
 
uöt32_t
 
VVACCR
;

1224 
uöt32_t
 
RESERVED7
[11];

1225 
__IO
 
uöt32_t
 
TDCCR
;

1226 
uöt32_t
 
RESERVED8
[155];

1227 
__IO
 
uöt32_t
 
WCFGR
;

1228 
__IO
 
uöt32_t
 
WCR
;

1229 
__IO
 
uöt32_t
 
WIER
;

1230 
__IO
 
uöt32_t
 
WISR
;

1231 
__IO
 
uöt32_t
 
WIFCR
;

1232 
uöt32_t
 
RESERVED9
;

1233 
__IO
 
uöt32_t
 
WPCR
[5];

1234 
uöt32_t
 
RESERVED10
;

1235 
__IO
 
uöt32_t
 
WRPCR
;

1236 } 
	tDSI_Ty≥Def
;

1245 
__IO
 
uöt32_t
 
MACCR
;

1246 
__IO
 
uöt32_t
 
MACFFR
;

1247 
__IO
 
uöt32_t
 
MACHTHR
;

1248 
__IO
 
uöt32_t
 
MACHTLR
;

1249 
__IO
 
uöt32_t
 
MACMIIAR
;

1250 
__IO
 
uöt32_t
 
MACMIIDR
;

1251 
__IO
 
uöt32_t
 
MACFCR
;

1252 
__IO
 
uöt32_t
 
MACVLANTR
;

1253 
uöt32_t
 
RESERVED0
[2];

1254 
__IO
 
uöt32_t
 
MACRWUFFR
;

1255 
__IO
 
uöt32_t
 
MACPMTCSR
;

1256 
uöt32_t
 
RESERVED1
[2];

1257 
__IO
 
uöt32_t
 
MACSR
;

1258 
__IO
 
uöt32_t
 
MACIMR
;

1259 
__IO
 
uöt32_t
 
MACA0HR
;

1260 
__IO
 
uöt32_t
 
MACA0LR
;

1261 
__IO
 
uöt32_t
 
MACA1HR
;

1262 
__IO
 
uöt32_t
 
MACA1LR
;

1263 
__IO
 
uöt32_t
 
MACA2HR
;

1264 
__IO
 
uöt32_t
 
MACA2LR
;

1265 
__IO
 
uöt32_t
 
MACA3HR
;

1266 
__IO
 
uöt32_t
 
MACA3LR
;

1267 
uöt32_t
 
RESERVED2
[40];

1268 
__IO
 
uöt32_t
 
MMCCR
;

1269 
__IO
 
uöt32_t
 
MMCRIR
;

1270 
__IO
 
uöt32_t
 
MMCTIR
;

1271 
__IO
 
uöt32_t
 
MMCRIMR
;

1272 
__IO
 
uöt32_t
 
MMCTIMR
;

1273 
uöt32_t
 
RESERVED3
[14];

1274 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

1275 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

1276 
uöt32_t
 
RESERVED4
[5];

1277 
__IO
 
uöt32_t
 
MMCTGFCR
;

1278 
uöt32_t
 
RESERVED5
[10];

1279 
__IO
 
uöt32_t
 
MMCRFCECR
;

1280 
__IO
 
uöt32_t
 
MMCRFAECR
;

1281 
uöt32_t
 
RESERVED6
[10];

1282 
__IO
 
uöt32_t
 
MMCRGUFCR
;

1283 
uöt32_t
 
RESERVED7
[334];

1284 
__IO
 
uöt32_t
 
PTPTSCR
;

1285 
__IO
 
uöt32_t
 
PTPSSIR
;

1286 
__IO
 
uöt32_t
 
PTPTSHR
;

1287 
__IO
 
uöt32_t
 
PTPTSLR
;

1288 
__IO
 
uöt32_t
 
PTPTSHUR
;

1289 
__IO
 
uöt32_t
 
PTPTSLUR
;

1290 
__IO
 
uöt32_t
 
PTPTSAR
;

1291 
__IO
 
uöt32_t
 
PTPTTHR
;

1292 
__IO
 
uöt32_t
 
PTPTTLR
;

1293 
__IO
 
uöt32_t
 
RESERVED8
;

1294 
__IO
 
uöt32_t
 
PTPTSSR
;

1295 
uöt32_t
 
RESERVED9
[565];

1296 
__IO
 
uöt32_t
 
DMABMR
;

1297 
__IO
 
uöt32_t
 
DMATPDR
;

1298 
__IO
 
uöt32_t
 
DMARPDR
;

1299 
__IO
 
uöt32_t
 
DMARDLAR
;

1300 
__IO
 
uöt32_t
 
DMATDLAR
;

1301 
__IO
 
uöt32_t
 
DMASR
;

1302 
__IO
 
uöt32_t
 
DMAOMR
;

1303 
__IO
 
uöt32_t
 
DMAIER
;

1304 
__IO
 
uöt32_t
 
DMAMFBOCR
;

1305 
__IO
 
uöt32_t
 
DMARSWTR
;

1306 
uöt32_t
 
RESERVED10
[8];

1307 
__IO
 
uöt32_t
 
DMACHTDR
;

1308 
__IO
 
uöt32_t
 
DMACHRDR
;

1309 
__IO
 
uöt32_t
 
DMACHTBAR
;

1310 
__IO
 
uöt32_t
 
DMACHRBAR
;

1311 } 
	tETH_Ty≥Def
;

1319 
__IO
 
uöt32_t
 
IMR
;

1320 
__IO
 
uöt32_t
 
EMR
;

1321 
__IO
 
uöt32_t
 
RTSR
;

1322 
__IO
 
uöt32_t
 
FTSR
;

1323 
__IO
 
uöt32_t
 
SWIER
;

1324 
__IO
 
uöt32_t
 
PR
;

1325 } 
	tEXTI_Ty≥Def
;

1333 
__IO
 
uöt32_t
 
ACR
;

1334 
__IO
 
uöt32_t
 
KEYR
;

1335 
__IO
 
uöt32_t
 
OPTKEYR
;

1336 
__IO
 
uöt32_t
 
SR
;

1337 
__IO
 
uöt32_t
 
CR
;

1338 
__IO
 
uöt32_t
 
OPTCR
;

1339 
__IO
 
uöt32_t
 
OPTCR1
;

1340 } 
	tFLASH_Ty≥Def
;

1342 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1349 
__IO
 
uöt32_t
 
BTCR
[8];

1350 } 
	tFSMC_B™k1_Ty≥Def
;

1358 
__IO
 
uöt32_t
 
BWTR
[7];

1359 } 
	tFSMC_B™k1E_Ty≥Def
;

1367 
__IO
 
uöt32_t
 
PCR2
;

1368 
__IO
 
uöt32_t
 
SR2
;

1369 
__IO
 
uöt32_t
 
PMEM2
;

1370 
__IO
 
uöt32_t
 
PATT2
;

1371 
uöt32_t
 
RESERVED0
;

1372 
__IO
 
uöt32_t
 
ECCR2
;

1373 } 
	tFSMC_B™k2_Ty≥Def
;

1381 
__IO
 
uöt32_t
 
PCR3
;

1382 
__IO
 
uöt32_t
 
SR3
;

1383 
__IO
 
uöt32_t
 
PMEM3
;

1384 
__IO
 
uöt32_t
 
PATT3
;

1385 
uöt32_t
 
RESERVED0
;

1386 
__IO
 
uöt32_t
 
ECCR3
;

1387 } 
	tFSMC_B™k3_Ty≥Def
;

1395 
__IO
 
uöt32_t
 
PCR4
;

1396 
__IO
 
uöt32_t
 
SR4
;

1397 
__IO
 
uöt32_t
 
PMEM4
;

1398 
__IO
 
uöt32_t
 
PATT4
;

1399 
__IO
 
uöt32_t
 
PIO4
;

1400 } 
	tFSMC_B™k4_Ty≥Def
;

1403 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1410 
__IO
 
uöt32_t
 
BTCR
[8];

1411 } 
	tFMC_B™k1_Ty≥Def
;

1419 
__IO
 
uöt32_t
 
BWTR
[7];

1420 } 
	tFMC_B™k1E_Ty≥Def
;

1428 
__IO
 
uöt32_t
 
PCR2
;

1429 
__IO
 
uöt32_t
 
SR2
;

1430 
__IO
 
uöt32_t
 
PMEM2
;

1431 
__IO
 
uöt32_t
 
PATT2
;

1432 
uöt32_t
 
RESERVED0
;

1433 
__IO
 
uöt32_t
 
ECCR2
;

1434 } 
	tFMC_B™k2_Ty≥Def
;

1442 
__IO
 
uöt32_t
 
PCR3
;

1443 
__IO
 
uöt32_t
 
SR3
;

1444 
__IO
 
uöt32_t
 
PMEM3
;

1445 
__IO
 
uöt32_t
 
PATT3
;

1446 
uöt32_t
 
RESERVED0
;

1447 
__IO
 
uöt32_t
 
ECCR3
;

1448 } 
	tFMC_B™k3_Ty≥Def
;

1456 
__IO
 
uöt32_t
 
PCR4
;

1457 
__IO
 
uöt32_t
 
SR4
;

1458 
__IO
 
uöt32_t
 
PMEM4
;

1459 
__IO
 
uöt32_t
 
PATT4
;

1460 
__IO
 
uöt32_t
 
PIO4
;

1461 } 
	tFMC_B™k4_Ty≥Def
;

1469 
__IO
 
uöt32_t
 
SDCR
[2];

1470 
__IO
 
uöt32_t
 
SDTR
[2];

1471 
__IO
 
uöt32_t
 
SDCMR
;

1472 
__IO
 
uöt32_t
 
SDRTR
;

1473 
__IO
 
uöt32_t
 
SDSR
;

1474 } 
	tFMC_B™k5_6_Ty≥Def
;

1483 
__IO
 
uöt32_t
 
MODER
;

1484 
__IO
 
uöt32_t
 
OTYPER
;

1485 
__IO
 
uöt32_t
 
OSPEEDR
;

1486 
__IO
 
uöt32_t
 
PUPDR
;

1487 
__IO
 
uöt32_t
 
IDR
;

1488 
__IO
 
uöt32_t
 
ODR
;

1489 
__IO
 
uöt32_t
 
BSRR
;

1490 
__IO
 
uöt32_t
 
LCKR
;

1491 
__IO
 
uöt32_t
 
AFR
[2];

1492 } 
	tGPIO_Ty≥Def
;

1500 
__IO
 
uöt32_t
 
MEMRMP
;

1501 
__IO
 
uöt32_t
 
PMC
;

1502 
__IO
 
uöt32_t
 
EXTICR
[4];

1503 #i‡
deföed
 (
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1504 
uöt32_t
 
RESERVED
;

1505 
__IO
 
uöt32_t
 
CFGR2
;

1506 
__IO
 
uöt32_t
 
CMPCR
;

1507 
uöt32_t
 
RESERVED1
[2];

1508 
__IO
 
uöt32_t
 
CFGR
;

1510 
uöt32_t
 
RESERVED
[2];

1511 
__IO
 
uöt32_t
 
CMPCR
;

1513 #i‡
deföed
(
STM32F413_423xx
)

1514 
__IO
 
uöt32_t
 
MCHDLYCR
;

1516 } 
	tSYSCFG_Ty≥Def
;

1524 
__IO
 
uöt16_t
 
CR1
;

1525 
uöt16_t
 
RESERVED0
;

1526 
__IO
 
uöt16_t
 
CR2
;

1527 
uöt16_t
 
RESERVED1
;

1528 
__IO
 
uöt16_t
 
OAR1
;

1529 
uöt16_t
 
RESERVED2
;

1530 
__IO
 
uöt16_t
 
OAR2
;

1531 
uöt16_t
 
RESERVED3
;

1532 
__IO
 
uöt16_t
 
DR
;

1533 
uöt16_t
 
RESERVED4
;

1534 
__IO
 
uöt16_t
 
SR1
;

1535 
uöt16_t
 
RESERVED5
;

1536 
__IO
 
uöt16_t
 
SR2
;

1537 
uöt16_t
 
RESERVED6
;

1538 
__IO
 
uöt16_t
 
CCR
;

1539 
uöt16_t
 
RESERVED7
;

1540 
__IO
 
uöt16_t
 
TRISE
;

1541 
uöt16_t
 
RESERVED8
;

1542 
__IO
 
uöt16_t
 
FLTR
;

1543 
uöt16_t
 
RESERVED9
;

1544 } 
	tI2C_Ty≥Def
;

1546 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

1553 
__IO
 
uöt32_t
 
CR1
;

1554 
__IO
 
uöt32_t
 
CR2
;

1555 
__IO
 
uöt32_t
 
OAR1
;

1556 
__IO
 
uöt32_t
 
OAR2
;

1557 
__IO
 
uöt32_t
 
TIMINGR
;

1558 
__IO
 
uöt32_t
 
TIMEOUTR
;

1559 
__IO
 
uöt32_t
 
ISR
;

1560 
__IO
 
uöt32_t
 
ICR
;

1561 
__IO
 
uöt32_t
 
PECR
;

1562 
__IO
 
uöt32_t
 
RXDR
;

1563 
__IO
 
uöt32_t
 
TXDR
;

1564 }
	tFMPI2C_Ty≥Def
;

1573 
__IO
 
uöt32_t
 
KR
;

1574 
__IO
 
uöt32_t
 
PR
;

1575 
__IO
 
uöt32_t
 
RLR
;

1576 
__IO
 
uöt32_t
 
SR
;

1577 } 
	tIWDG_Ty≥Def
;

1585 
uöt32_t
 
RESERVED0
[2];

1586 
__IO
 
uöt32_t
 
SSCR
;

1587 
__IO
 
uöt32_t
 
BPCR
;

1588 
__IO
 
uöt32_t
 
AWCR
;

1589 
__IO
 
uöt32_t
 
TWCR
;

1590 
__IO
 
uöt32_t
 
GCR
;

1591 
uöt32_t
 
RESERVED1
[2];

1592 
__IO
 
uöt32_t
 
SRCR
;

1593 
uöt32_t
 
RESERVED2
[1];

1594 
__IO
 
uöt32_t
 
BCCR
;

1595 
uöt32_t
 
RESERVED3
[1];

1596 
__IO
 
uöt32_t
 
IER
;

1597 
__IO
 
uöt32_t
 
ISR
;

1598 
__IO
 
uöt32_t
 
ICR
;

1599 
__IO
 
uöt32_t
 
LIPCR
;

1600 
__IO
 
uöt32_t
 
CPSR
;

1601 
__IO
 
uöt32_t
 
CDSR
;

1602 } 
	tLTDC_Ty≥Def
;

1610 
__IO
 
uöt32_t
 
CR
;

1611 
__IO
 
uöt32_t
 
WHPCR
;

1612 
__IO
 
uöt32_t
 
WVPCR
;

1613 
__IO
 
uöt32_t
 
CKCR
;

1614 
__IO
 
uöt32_t
 
PFCR
;

1615 
__IO
 
uöt32_t
 
CACR
;

1616 
__IO
 
uöt32_t
 
DCCR
;

1617 
__IO
 
uöt32_t
 
BFCR
;

1618 
uöt32_t
 
RESERVED0
[2];

1619 
__IO
 
uöt32_t
 
CFBAR
;

1620 
__IO
 
uöt32_t
 
CFBLR
;

1621 
__IO
 
uöt32_t
 
CFBLNR
;

1622 
uöt32_t
 
RESERVED1
[3];

1623 
__IO
 
uöt32_t
 
CLUTWR
;

1625 } 
	tLTDC_Layî_Ty≥Def
;

1633 
__IO
 
uöt32_t
 
CR
;

1634 
__IO
 
uöt32_t
 
CSR
;

1635 } 
	tPWR_Ty≥Def
;

1643 
__IO
 
uöt32_t
 
CR
;

1644 
__IO
 
uöt32_t
 
PLLCFGR
;

1645 
__IO
 
uöt32_t
 
CFGR
;

1646 
__IO
 
uöt32_t
 
CIR
;

1647 
__IO
 
uöt32_t
 
AHB1RSTR
;

1648 
__IO
 
uöt32_t
 
AHB2RSTR
;

1649 
__IO
 
uöt32_t
 
AHB3RSTR
;

1650 
uöt32_t
 
RESERVED0
;

1651 
__IO
 
uöt32_t
 
APB1RSTR
;

1652 
__IO
 
uöt32_t
 
APB2RSTR
;

1653 
uöt32_t
 
RESERVED1
[2];

1654 
__IO
 
uöt32_t
 
AHB1ENR
;

1655 
__IO
 
uöt32_t
 
AHB2ENR
;

1656 
__IO
 
uöt32_t
 
AHB3ENR
;

1657 
uöt32_t
 
RESERVED2
;

1658 
__IO
 
uöt32_t
 
APB1ENR
;

1659 
__IO
 
uöt32_t
 
APB2ENR
;

1660 
uöt32_t
 
RESERVED3
[2];

1661 
__IO
 
uöt32_t
 
AHB1LPENR
;

1662 
__IO
 
uöt32_t
 
AHB2LPENR
;

1663 
__IO
 
uöt32_t
 
AHB3LPENR
;

1664 
uöt32_t
 
RESERVED4
;

1665 
__IO
 
uöt32_t
 
APB1LPENR
;

1666 
__IO
 
uöt32_t
 
APB2LPENR
;

1667 
uöt32_t
 
RESERVED5
[2];

1668 
__IO
 
uöt32_t
 
BDCR
;

1669 
__IO
 
uöt32_t
 
CSR
;

1670 
uöt32_t
 
RESERVED6
[2];

1671 
__IO
 
uöt32_t
 
SSCGR
;

1672 
__IO
 
uöt32_t
 
PLLI2SCFGR
;

1673 
__IO
 
uöt32_t
 
PLLSAICFGR
;

1674 
__IO
 
uöt32_t
 
DCKCFGR
;

1675 
__IO
 
uöt32_t
 
CKGATENR
;

1676 
__IO
 
uöt32_t
 
DCKCFGR2
;

1678 } 
	tRCC_Ty≥Def
;

1686 
__IO
 
uöt32_t
 
TR
;

1687 
__IO
 
uöt32_t
 
DR
;

1688 
__IO
 
uöt32_t
 
CR
;

1689 
__IO
 
uöt32_t
 
ISR
;

1690 
__IO
 
uöt32_t
 
PRER
;

1691 
__IO
 
uöt32_t
 
WUTR
;

1692 
__IO
 
uöt32_t
 
CALIBR
;

1693 
__IO
 
uöt32_t
 
ALRMAR
;

1694 
__IO
 
uöt32_t
 
ALRMBR
;

1695 
__IO
 
uöt32_t
 
WPR
;

1696 
__IO
 
uöt32_t
 
SSR
;

1697 
__IO
 
uöt32_t
 
SHIFTR
;

1698 
__IO
 
uöt32_t
 
TSTR
;

1699 
__IO
 
uöt32_t
 
TSDR
;

1700 
__IO
 
uöt32_t
 
TSSSR
;

1701 
__IO
 
uöt32_t
 
CALR
;

1702 
__IO
 
uöt32_t
 
TAFCR
;

1703 
__IO
 
uöt32_t
 
ALRMASSR
;

1704 
__IO
 
uöt32_t
 
ALRMBSSR
;

1705 
uöt32_t
 
RESERVED7
;

1706 
__IO
 
uöt32_t
 
BKP0R
;

1707 
__IO
 
uöt32_t
 
BKP1R
;

1708 
__IO
 
uöt32_t
 
BKP2R
;

1709 
__IO
 
uöt32_t
 
BKP3R
;

1710 
__IO
 
uöt32_t
 
BKP4R
;

1711 
__IO
 
uöt32_t
 
BKP5R
;

1712 
__IO
 
uöt32_t
 
BKP6R
;

1713 
__IO
 
uöt32_t
 
BKP7R
;

1714 
__IO
 
uöt32_t
 
BKP8R
;

1715 
__IO
 
uöt32_t
 
BKP9R
;

1716 
__IO
 
uöt32_t
 
BKP10R
;

1717 
__IO
 
uöt32_t
 
BKP11R
;

1718 
__IO
 
uöt32_t
 
BKP12R
;

1719 
__IO
 
uöt32_t
 
BKP13R
;

1720 
__IO
 
uöt32_t
 
BKP14R
;

1721 
__IO
 
uöt32_t
 
BKP15R
;

1722 
__IO
 
uöt32_t
 
BKP16R
;

1723 
__IO
 
uöt32_t
 
BKP17R
;

1724 
__IO
 
uöt32_t
 
BKP18R
;

1725 
__IO
 
uöt32_t
 
BKP19R
;

1726 } 
	tRTC_Ty≥Def
;

1735 
__IO
 
uöt32_t
 
GCR
;

1736 } 
	tSAI_Ty≥Def
;

1740 
__IO
 
uöt32_t
 
CR1
;

1741 
__IO
 
uöt32_t
 
CR2
;

1742 
__IO
 
uöt32_t
 
FRCR
;

1743 
__IO
 
uöt32_t
 
SLOTR
;

1744 
__IO
 
uöt32_t
 
IMR
;

1745 
__IO
 
uöt32_t
 
SR
;

1746 
__IO
 
uöt32_t
 
CLRFR
;

1747 
__IO
 
uöt32_t
 
DR
;

1748 } 
	tSAI_Block_Ty≥Def
;

1756 
__IO
 
uöt32_t
 
POWER
;

1757 
__IO
 
uöt32_t
 
CLKCR
;

1758 
__IO
 
uöt32_t
 
ARG
;

1759 
__IO
 
uöt32_t
 
CMD
;

1760 
__I
 
uöt32_t
 
RESPCMD
;

1761 
__I
 
uöt32_t
 
RESP1
;

1762 
__I
 
uöt32_t
 
RESP2
;

1763 
__I
 
uöt32_t
 
RESP3
;

1764 
__I
 
uöt32_t
 
RESP4
;

1765 
__IO
 
uöt32_t
 
DTIMER
;

1766 
__IO
 
uöt32_t
 
DLEN
;

1767 
__IO
 
uöt32_t
 
DCTRL
;

1768 
__I
 
uöt32_t
 
DCOUNT
;

1769 
__I
 
uöt32_t
 
STA
;

1770 
__IO
 
uöt32_t
 
ICR
;

1771 
__IO
 
uöt32_t
 
MASK
;

1772 
uöt32_t
 
RESERVED0
[2];

1773 
__I
 
uöt32_t
 
FIFOCNT
;

1774 
uöt32_t
 
RESERVED1
[13];

1775 
__IO
 
uöt32_t
 
FIFO
;

1776 } 
	tSDIO_Ty≥Def
;

1784 
__IO
 
uöt16_t
 
CR1
;

1785 
uöt16_t
 
RESERVED0
;

1786 
__IO
 
uöt16_t
 
CR2
;

1787 
uöt16_t
 
RESERVED1
;

1788 
__IO
 
uöt16_t
 
SR
;

1789 
uöt16_t
 
RESERVED2
;

1790 
__IO
 
uöt16_t
 
DR
;

1791 
uöt16_t
 
RESERVED3
;

1792 
__IO
 
uöt16_t
 
CRCPR
;

1793 
uöt16_t
 
RESERVED4
;

1794 
__IO
 
uöt16_t
 
RXCRCR
;

1795 
uöt16_t
 
RESERVED5
;

1796 
__IO
 
uöt16_t
 
TXCRCR
;

1797 
uöt16_t
 
RESERVED6
;

1798 
__IO
 
uöt16_t
 
I2SCFGR
;

1799 
uöt16_t
 
RESERVED7
;

1800 
__IO
 
uöt16_t
 
I2SPR
;

1801 
uöt16_t
 
RESERVED8
;

1802 } 
	tSPI_Ty≥Def
;

1804 #i‡
deföed
(
STM32F446xx
)

1810 
__IO
 
uöt32_t
 
CR
;

1811 
__IO
 
uöt16_t
 
IMR
;

1812 
uöt16_t
 
RESERVED0
;

1813 
__IO
 
uöt32_t
 
SR
;

1814 
__IO
 
uöt16_t
 
IFCR
;

1815 
uöt16_t
 
RESERVED1
;

1816 
__IO
 
uöt32_t
 
DR
;

1817 
__IO
 
uöt32_t
 
CSR
;

1818 
__IO
 
uöt32_t
 
DIR
;

1819 
uöt16_t
 
RESERVED2
;

1820 } 
	tSPDIFRX_Ty≥Def
;

1823 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1829 
__IO
 
uöt32_t
 
CR
;

1830 
__IO
 
uöt32_t
 
DCR
;

1831 
__IO
 
uöt32_t
 
SR
;

1832 
__IO
 
uöt32_t
 
FCR
;

1833 
__IO
 
uöt32_t
 
DLR
;

1834 
__IO
 
uöt32_t
 
CCR
;

1835 
__IO
 
uöt32_t
 
AR
;

1836 
__IO
 
uöt32_t
 
ABR
;

1837 
__IO
 
uöt32_t
 
DR
;

1838 
__IO
 
uöt32_t
 
PSMKR
;

1839 
__IO
 
uöt32_t
 
PSMAR
;

1840 
__IO
 
uöt32_t
 
PIR
;

1841 
__IO
 
uöt32_t
 
LPTR
;

1842 } 
	tQUADSPI_Ty≥Def
;

1845 #i‡
deföed
(
STM32F446xx
)

1851 
__IO
 
uöt32_t
 
CR
;

1852 
__IO
 
uöt16_t
 
IMR
;

1853 
uöt16_t
 
RESERVED0
;

1854 
__IO
 
uöt32_t
 
SR
;

1855 
__IO
 
uöt16_t
 
IFCR
;

1856 
uöt16_t
 
RESERVED1
;

1857 
__IO
 
uöt32_t
 
DR
;

1858 
__IO
 
uöt32_t
 
CSR
;

1859 
__IO
 
uöt32_t
 
DIR
;

1860 
uöt16_t
 
RESERVED2
;

1861 } 
	tSPDIF_Ty≥Def
;

1870 
__IO
 
uöt16_t
 
CR1
;

1871 
uöt16_t
 
RESERVED0
;

1872 
__IO
 
uöt16_t
 
CR2
;

1873 
uöt16_t
 
RESERVED1
;

1874 
__IO
 
uöt16_t
 
SMCR
;

1875 
uöt16_t
 
RESERVED2
;

1876 
__IO
 
uöt16_t
 
DIER
;

1877 
uöt16_t
 
RESERVED3
;

1878 
__IO
 
uöt16_t
 
SR
;

1879 
uöt16_t
 
RESERVED4
;

1880 
__IO
 
uöt16_t
 
EGR
;

1881 
uöt16_t
 
RESERVED5
;

1882 
__IO
 
uöt16_t
 
CCMR1
;

1883 
uöt16_t
 
RESERVED6
;

1884 
__IO
 
uöt16_t
 
CCMR2
;

1885 
uöt16_t
 
RESERVED7
;

1886 
__IO
 
uöt16_t
 
CCER
;

1887 
uöt16_t
 
RESERVED8
;

1888 
__IO
 
uöt32_t
 
CNT
;

1889 
__IO
 
uöt16_t
 
PSC
;

1890 
uöt16_t
 
RESERVED9
;

1891 
__IO
 
uöt32_t
 
ARR
;

1892 
__IO
 
uöt16_t
 
RCR
;

1893 
uöt16_t
 
RESERVED10
;

1894 
__IO
 
uöt32_t
 
CCR1
;

1895 
__IO
 
uöt32_t
 
CCR2
;

1896 
__IO
 
uöt32_t
 
CCR3
;

1897 
__IO
 
uöt32_t
 
CCR4
;

1898 
__IO
 
uöt16_t
 
BDTR
;

1899 
uöt16_t
 
RESERVED11
;

1900 
__IO
 
uöt16_t
 
DCR
;

1901 
uöt16_t
 
RESERVED12
;

1902 
__IO
 
uöt16_t
 
DMAR
;

1903 
uöt16_t
 
RESERVED13
;

1904 
__IO
 
uöt16_t
 
OR
;

1905 
uöt16_t
 
RESERVED14
;

1906 } 
	tTIM_Ty≥Def
;

1914 
__IO
 
uöt16_t
 
SR
;

1915 
uöt16_t
 
RESERVED0
;

1916 
__IO
 
uöt16_t
 
DR
;

1917 
uöt16_t
 
RESERVED1
;

1918 
__IO
 
uöt16_t
 
BRR
;

1919 
uöt16_t
 
RESERVED2
;

1920 
__IO
 
uöt16_t
 
CR1
;

1921 
uöt16_t
 
RESERVED3
;

1922 
__IO
 
uöt16_t
 
CR2
;

1923 
uöt16_t
 
RESERVED4
;

1924 
__IO
 
uöt16_t
 
CR3
;

1925 
uöt16_t
 
RESERVED5
;

1926 
__IO
 
uöt16_t
 
GTPR
;

1927 
uöt16_t
 
RESERVED6
;

1928 } 
	tUSART_Ty≥Def
;

1936 
__IO
 
uöt32_t
 
CR
;

1937 
__IO
 
uöt32_t
 
CFR
;

1938 
__IO
 
uöt32_t
 
SR
;

1939 } 
	tWWDG_Ty≥Def
;

1947 
__IO
 
uöt32_t
 
CR
;

1948 
__IO
 
uöt32_t
 
SR
;

1949 
__IO
 
uöt32_t
 
DR
;

1950 
__IO
 
uöt32_t
 
DOUT
;

1951 
__IO
 
uöt32_t
 
DMACR
;

1952 
__IO
 
uöt32_t
 
IMSCR
;

1953 
__IO
 
uöt32_t
 
RISR
;

1954 
__IO
 
uöt32_t
 
MISR
;

1955 
__IO
 
uöt32_t
 
K0LR
;

1956 
__IO
 
uöt32_t
 
K0RR
;

1957 
__IO
 
uöt32_t
 
K1LR
;

1958 
__IO
 
uöt32_t
 
K1RR
;

1959 
__IO
 
uöt32_t
 
K2LR
;

1960 
__IO
 
uöt32_t
 
K2RR
;

1961 
__IO
 
uöt32_t
 
K3LR
;

1962 
__IO
 
uöt32_t
 
K3RR
;

1963 
__IO
 
uöt32_t
 
IV0LR
;

1964 
__IO
 
uöt32_t
 
IV0RR
;

1965 
__IO
 
uöt32_t
 
IV1LR
;

1966 
__IO
 
uöt32_t
 
IV1RR
;

1967 
__IO
 
uöt32_t
 
CSGCMCCM0R
;

1968 
__IO
 
uöt32_t
 
CSGCMCCM1R
;

1969 
__IO
 
uöt32_t
 
CSGCMCCM2R
;

1970 
__IO
 
uöt32_t
 
CSGCMCCM3R
;

1971 
__IO
 
uöt32_t
 
CSGCMCCM4R
;

1972 
__IO
 
uöt32_t
 
CSGCMCCM5R
;

1973 
__IO
 
uöt32_t
 
CSGCMCCM6R
;

1974 
__IO
 
uöt32_t
 
CSGCMCCM7R
;

1975 
__IO
 
uöt32_t
 
CSGCM0R
;

1976 
__IO
 
uöt32_t
 
CSGCM1R
;

1977 
__IO
 
uöt32_t
 
CSGCM2R
;

1978 
__IO
 
uöt32_t
 
CSGCM3R
;

1979 
__IO
 
uöt32_t
 
CSGCM4R
;

1980 
__IO
 
uöt32_t
 
CSGCM5R
;

1981 
__IO
 
uöt32_t
 
CSGCM6R
;

1982 
__IO
 
uöt32_t
 
CSGCM7R
;

1983 } 
	tCRYP_Ty≥Def
;

1991 
__IO
 
uöt32_t
 
CR
;

1992 
__IO
 
uöt32_t
 
DIN
;

1993 
__IO
 
uöt32_t
 
STR
;

1994 
__IO
 
uöt32_t
 
HR
[5];

1995 
__IO
 
uöt32_t
 
IMR
;

1996 
__IO
 
uöt32_t
 
SR
;

1997 
uöt32_t
 
RESERVED
[52];

1998 
__IO
 
uöt32_t
 
CSR
[54];

1999 } 
	tHASH_Ty≥Def
;

2007 
__IO
 
uöt32_t
 
HR
[8];

2008 } 
	tHASH_DIGEST_Ty≥Def
;

2016 
__IO
 
uöt32_t
 
CR
;

2017 
__IO
 
uöt32_t
 
SR
;

2018 
__IO
 
uöt32_t
 
DR
;

2019 } 
	tRNG_Ty≥Def
;

2021 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2027 
__IO
 
uöt32_t
 
ISR
;

2028 
__IO
 
uöt32_t
 
ICR
;

2029 
__IO
 
uöt32_t
 
IER
;

2030 
__IO
 
uöt32_t
 
CFGR
;

2031 
__IO
 
uöt32_t
 
CR
;

2032 
__IO
 
uöt32_t
 
CMP
;

2033 
__IO
 
uöt32_t
 
ARR
;

2034 
__IO
 
uöt32_t
 
CNT
;

2035 
__IO
 
uöt32_t
 
OR
;

2036 } 
	tLPTIM_Ty≥Def
;

2046 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

2047 
	#CCMDATARAM_BASE
 ((
uöt32_t
)0x10000000Ë

	)

2048 
	#SRAM1_BASE
 ((
uöt32_t
)0x20000000Ë

	)

2049 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

2050 
	#SRAM2_BASE
 ((
uöt32_t
)0x2001C000Ë

	)

2051 
	#SRAM3_BASE
 ((
uöt32_t
)0x20020000Ë

	)

2052 #ñi‡
deföed
(
STM32F469_479xx
)

2053 
	#SRAM2_BASE
 ((
uöt32_t
)0x20028000Ë

	)

2054 
	#SRAM3_BASE
 ((
uöt32_t
)0x20030000Ë

	)

2055 #ñi‡
deföed
(
STM32F413_423xx
)

2056 
	#SRAM2_BASE
 ((
uöt32_t
)0x20040000Ë

	)

2059 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

2060 
	#BKPSRAM_BASE
 ((
uöt32_t
)0x40024000Ë

	)

2062 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2063 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

2066 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2067 
	#FMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

2070 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2071 
	#QSPI_R_BASE
 ((
uöt32_t
)0xA0001000Ë

	)

2074 
	#CCMDATARAM_BB_BASE
 ((
uöt32_t
)0x12000000Ë

	)

2075 
	#SRAM1_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

2076 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

2077 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x22380000Ë

	)

2078 
	#SRAM3_BB_BASE
 ((
uöt32_t
)0x22400000Ë

	)

2079 #ñi‡
deföed
(
STM32F469_479xx
)

2080 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x22500000Ë

	)

2081 
	#SRAM3_BB_BASE
 ((
uöt32_t
)0x22600000Ë

	)

2082 #ñi‡
deföed
(
STM32F413_423xx
)

2083 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x22800000Ë

	)

2086 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

2087 
	#BKPSRAM_BB_BASE
 ((
uöt32_t
)0x42480000Ë

	)

2090 
	#SRAM_BASE
 
SRAM1_BASE


	)

2091 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

2095 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

2096 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

2097 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

2098 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

2101 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

2102 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

2103 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

2104 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

2105 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

2106 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

2107 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2108 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

2110 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

2111 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

2112 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

2113 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

2114 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

2115 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

2116 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

2117 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

2118 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

2119 #i‡
deföed
(
STM32F446xx
)

2120 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2122 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2123 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

2124 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

2125 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

2126 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

2127 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

2128 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

2129 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

2130 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

2131 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

2133 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

2134 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

2135 #i‡
deföed
(
STM32F413_423xx
)

2136 
	#CAN3_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2138 #i‡
deföed
(
STM32F446xx
)

2139 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2141 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

2142 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

2143 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

2144 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

2147 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

2148 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

2149 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

2150 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

2151 
	#UART9_BASE
 (
APB2PERIPH_BASE
 + 0x1800U)

	)

2152 
	#UART10_BASE
 (
APB2PERIPH_BASE
 + 0x1C00U)

	)

2153 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

2154 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

2155 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

2156 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

2157 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

2158 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

2159 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

2160 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

2161 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

2162 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

2163 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

2164 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

2165 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

2166 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

2167 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

2168 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

2169 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

2170 #i‡
deföed
(
STM32F446xx
)

2171 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

2172 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

2173 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

2175 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

2176 
	#LTDC_Layî1_BASE
 (
LTDC_BASE
 + 0x84)

	)

2177 
	#LTDC_Layî2_BASE
 (
LTDC_BASE
 + 0x104)

	)

2178 #i‡
deföed
(
STM32F469_479xx
)

2179 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

2181 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2182 
	#DFSDM1_BASE
 (
APB2PERIPH_BASE
 + 0x6000)

	)

2183 
	#DFSDM1_Ch™√l0_BASE
 (
DFSDM1_BASE
 + 0x00)

	)

2184 
	#DFSDM1_Ch™√l1_BASE
 (
DFSDM1_BASE
 + 0x20)

	)

2185 
	#DFSDM1_Ch™√l2_BASE
 (
DFSDM1_BASE
 + 0x40)

	)

2186 
	#DFSDM1_Ch™√l3_BASE
 (
DFSDM1_BASE
 + 0x60)

	)

2187 
	#DFSDM1_Fûãr0_BASE
 (
DFSDM1_BASE
 + 0x100)

	)

2188 
	#DFSDM1_Fûãr1_BASE
 (
DFSDM1_BASE
 + 0x180)

	)

2189 
	#DFSDM1_0
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM1_Fûãr0_BASE
)

	)

2190 
	#DFSDM1_1
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM1_Fûãr1_BASE
)

	)

2192 
	#DFSDM0
 
DFSDM1_0


	)

2193 
	#DFSDM1
 
DFSDM1_1


	)

2194 #i‡
deföed
(
STM32F413_423xx
)

2195 
	#DFSDM2_BASE
 (
APB2PERIPH_BASE
 + 0x6400U)

	)

2196 
	#DFSDM2_Ch™√l0_BASE
 (
DFSDM2_BASE
 + 0x00U)

	)

2197 
	#DFSDM2_Ch™√l1_BASE
 (
DFSDM2_BASE
 + 0x20U)

	)

2198 
	#DFSDM2_Ch™√l2_BASE
 (
DFSDM2_BASE
 + 0x40U)

	)

2199 
	#DFSDM2_Ch™√l3_BASE
 (
DFSDM2_BASE
 + 0x60U)

	)

2200 
	#DFSDM2_Ch™√l4_BASE
 (
DFSDM2_BASE
 + 0x80U)

	)

2201 
	#DFSDM2_Ch™√l5_BASE
 (
DFSDM2_BASE
 + 0xA0U)

	)

2202 
	#DFSDM2_Ch™√l6_BASE
 (
DFSDM2_BASE
 + 0xC0U)

	)

2203 
	#DFSDM2_Ch™√l7_BASE
 (
DFSDM2_BASE
 + 0xE0U)

	)

2204 
	#DFSDM2_Fûãr0_BASE
 (
DFSDM2_BASE
 + 0x100U)

	)

2205 
	#DFSDM2_Fûãr1_BASE
 (
DFSDM2_BASE
 + 0x180U)

	)

2206 
	#DFSDM2_Fûãr2_BASE
 (
DFSDM2_BASE
 + 0x200U)

	)

2207 
	#DFSDM2_Fûãr3_BASE
 (
DFSDM2_BASE
 + 0x280U)

	)

2208 
	#DFSDM2_0
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr0_BASE
)

	)

2209 
	#DFSDM2_1
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr1_BASE
)

	)

2210 
	#DFSDM2_2
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr2_BASE
)

	)

2211 
	#DFSDM2_3
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr3_BASE
)

	)

2216 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

2217 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

2218 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

2219 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

2220 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

2221 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

2222 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

2223 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

2224 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

2225 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

2226 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

2227 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

2228 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

2229 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

2230 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

2231 
	#DMA1_Såóm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

2232 
	#DMA1_Såóm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

2233 
	#DMA1_Såóm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

2234 
	#DMA1_Såóm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

2235 
	#DMA1_Såóm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

2236 
	#DMA1_Såóm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

2237 
	#DMA1_Såóm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

2238 
	#DMA1_Såóm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

2239 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

2240 
	#DMA2_Såóm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

2241 
	#DMA2_Såóm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

2242 
	#DMA2_Såóm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

2243 
	#DMA2_Såóm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

2244 
	#DMA2_Såóm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

2245 
	#DMA2_Såóm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

2246 
	#DMA2_Såóm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

2247 
	#DMA2_Såóm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

2248 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

2249 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

2250 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

2251 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

2252 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

2253 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

2256 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2257 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2258 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2259 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2260 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2262 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2264 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2265 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2266 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2267 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2268 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2271 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2273 
	#FMC_B™k1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2274 
	#FMC_B™k1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2275 
	#FMC_B™k2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2276 
	#FMC_B™k3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2277 
	#FMC_B™k4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2278 
	#FMC_B™k5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2282 
	#DBGMCU_BASE
 ((
uöt32_t
 )0xE0042000)

	)

2291 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2292 
	#QUADSPI
 ((
QUADSPI_Ty≥Def
 *Ë
QSPI_R_BASE
)

	)

2294 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

2295 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

2296 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

2297 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

2298 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

2299 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

2300 
	#TIM12
 ((
TIM_Ty≥Def
 *Ë
TIM12_BASE
)

	)

2301 
	#TIM13
 ((
TIM_Ty≥Def
 *Ë
TIM13_BASE
)

	)

2302 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

2303 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

2304 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

2305 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

2306 
	#I2S2ext
 ((
SPI_Ty≥Def
 *Ë
I2S2ext_BASE
)

	)

2307 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

2308 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

2309 #i‡
deföed
(
STM32F446xx
)

2310 
	#SPDIFRX
 ((
SPDIFRX_Ty≥Def
 *Ë
SPDIFRX_BASE
)

	)

2312 
	#I2S3ext
 ((
SPI_Ty≥Def
 *Ë
I2S3ext_BASE
)

	)

2313 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

2314 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

2315 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

2316 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

2317 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

2318 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

2319 
	#I2C3
 ((
I2C_Ty≥Def
 *Ë
I2C3_BASE
)

	)

2320 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

2321 
	#FMPI2C1
 ((
FMPI2C_Ty≥Def
 *Ë
FMPI2C1_BASE
)

	)

2323 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2324 
	#LPTIM1
 ((
LPTIM_Ty≥Def
 *Ë
LPTIM1_BASE
)

	)

2326 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

2327 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

2328 #i‡
deföed
(
STM32F413_423xx
)

2329 
	#CAN3
 ((
CAN_Ty≥Def
 *Ë
CAN3_BASE
)

	)

2331 #i‡
deföed
(
STM32F446xx
)

2332 
	#CEC
 ((
CEC_Ty≥Def
 *Ë
CEC_BASE
)

	)

2334 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

2335 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

2336 
	#UART7
 ((
USART_Ty≥Def
 *Ë
UART7_BASE
)

	)

2337 
	#UART8
 ((
USART_Ty≥Def
 *Ë
UART8_BASE
)

	)

2338 
	#UART9
 ((
USART_Ty≥Def
 *Ë
UART9_BASE
)

	)

2339 
	#UART10
 ((
USART_Ty≥Def
 *Ë
UART10_BASE
)

	)

2340 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

2341 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

2342 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

2343 
	#USART6
 ((
USART_Ty≥Def
 *Ë
USART6_BASE
)

	)

2344 
	#ADC
 ((
ADC_Comm⁄_Ty≥Def
 *Ë
ADC_BASE
)

	)

2345 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

2346 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

2347 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

2348 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

2349 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

2350 
	#SPI4
 ((
SPI_Ty≥Def
 *Ë
SPI4_BASE
)

	)

2351 
	#SYSCFG
 ((
SYSCFG_Ty≥Def
 *Ë
SYSCFG_BASE
)

	)

2352 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

2353 
	#TIM9
 ((
TIM_Ty≥Def
 *Ë
TIM9_BASE
)

	)

2354 
	#TIM10
 ((
TIM_Ty≥Def
 *Ë
TIM10_BASE
)

	)

2355 
	#TIM11
 ((
TIM_Ty≥Def
 *Ë
TIM11_BASE
)

	)

2356 
	#SPI5
 ((
SPI_Ty≥Def
 *Ë
SPI5_BASE
)

	)

2357 
	#SPI6
 ((
SPI_Ty≥Def
 *Ë
SPI6_BASE
)

	)

2358 
	#SAI1
 ((
SAI_Ty≥Def
 *Ë
SAI1_BASE
)

	)

2359 
	#SAI1_Block_A
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_A_BASE
)

	)

2360 
	#SAI1_Block_B
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_B_BASE
)

	)

2361 #i‡
deföed
(
STM32F446xx
)

2362 
	#SAI2
 ((
SAI_Ty≥Def
 *Ë
SAI2_BASE
)

	)

2363 
	#SAI2_Block_A
 ((
SAI_Block_Ty≥Def
 *)
SAI2_Block_A_BASE
)

	)

2364 
	#SAI2_Block_B
 ((
SAI_Block_Ty≥Def
 *)
SAI2_Block_B_BASE
)

	)

2366 
	#LTDC
 ((
LTDC_Ty≥Def
 *)
LTDC_BASE
)

	)

2367 
	#LTDC_Layî1
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî1_BASE
)

	)

2368 
	#LTDC_Layî2
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî2_BASE
)

	)

2369 #i‡
deföed
(
STM32F469_479xx
)

2370 
	#DSI
 ((
DSI_Ty≥Def
 *)
DSI_BASE
)

	)

2372 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2373 
	#DFSDM1_Ch™√l0
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l0_BASE
)

	)

2374 
	#DFSDM1_Ch™√l1
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l1_BASE
)

	)

2375 
	#DFSDM1_Ch™√l2
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l2_BASE
)

	)

2376 
	#DFSDM1_Ch™√l3
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l3_BASE
)

	)

2377 
	#DFSDM1_Fûãr0
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM_Fûãr0_BASE
)

	)

2378 
	#DFSDM1_Fûãr1
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM_Fûãr1_BASE
)

	)

2379 #i‡
deföed
(
STM32F413_423xx
)

2380 
	#DFSDM2_Ch™√l0
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l0_BASE
)

	)

2381 
	#DFSDM2_Ch™√l1
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l1_BASE
)

	)

2382 
	#DFSDM2_Ch™√l2
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l2_BASE
)

	)

2383 
	#DFSDM2_Ch™√l3
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l3_BASE
)

	)

2384 
	#DFSDM2_Ch™√l4
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l4_BASE
)

	)

2385 
	#DFSDM2_Ch™√l5
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l5_BASE
)

	)

2386 
	#DFSDM2_Ch™√l6
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l6_BASE
)

	)

2387 
	#DFSDM2_Ch™√l7
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l7_BASE
)

	)

2388 
	#DFSDM2_Fûãr0
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr0_BASE
)

	)

2389 
	#DFSDM2_Fûãr1
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr1_BASE
)

	)

2390 
	#DFSDM2_Fûãr2
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr2_BASE
)

	)

2391 
	#DFSDM2_Fûãr3
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr3_BASE
)

	)

2394 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

2395 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

2396 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

2397 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

2398 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

2399 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

2400 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

2401 
	#GPIOH
 ((
GPIO_Ty≥Def
 *Ë
GPIOH_BASE
)

	)

2402 
	#GPIOI
 ((
GPIO_Ty≥Def
 *Ë
GPIOI_BASE
)

	)

2403 
	#GPIOJ
 ((
GPIO_Ty≥Def
 *Ë
GPIOJ_BASE
)

	)

2404 
	#GPIOK
 ((
GPIO_Ty≥Def
 *Ë
GPIOK_BASE
)

	)

2405 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

2406 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

2407 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

2408 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

2409 
	#DMA1_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm0_BASE
)

	)

2410 
	#DMA1_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm1_BASE
)

	)

2411 
	#DMA1_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm2_BASE
)

	)

2412 
	#DMA1_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm3_BASE
)

	)

2413 
	#DMA1_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm4_BASE
)

	)

2414 
	#DMA1_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm5_BASE
)

	)

2415 
	#DMA1_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm6_BASE
)

	)

2416 
	#DMA1_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm7_BASE
)

	)

2417 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

2418 
	#DMA2_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm0_BASE
)

	)

2419 
	#DMA2_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm1_BASE
)

	)

2420 
	#DMA2_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm2_BASE
)

	)

2421 
	#DMA2_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm3_BASE
)

	)

2422 
	#DMA2_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm4_BASE
)

	)

2423 
	#DMA2_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm5_BASE
)

	)

2424 
	#DMA2_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm6_BASE
)

	)

2425 
	#DMA2_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm7_BASE
)

	)

2426 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

2427 
	#DMA2D
 ((
DMA2D_Ty≥Def
 *)
DMA2D_BASE
)

	)

2428 
	#DCMI
 ((
DCMI_Ty≥Def
 *Ë
DCMI_BASE
)

	)

2429 
	#CRYP
 ((
CRYP_Ty≥Def
 *Ë
CRYP_BASE
)

	)

2430 
	#HASH
 ((
HASH_Ty≥Def
 *Ë
HASH_BASE
)

	)

2431 
	#HASH_DIGEST
 ((
HASH_DIGEST_Ty≥Def
 *Ë
HASH_DIGEST_BASE
)

	)

2432 
	#RNG
 ((
RNG_Ty≥Def
 *Ë
RNG_BASE
)

	)

2434 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2435 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

2436 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

2437 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

2438 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

2439 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

2442 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2443 
	#FMC_B™k1
 ((
FMC_B™k1_Ty≥Def
 *Ë
FMC_B™k1_R_BASE
)

	)

2444 
	#FMC_B™k1E
 ((
FMC_B™k1E_Ty≥Def
 *Ë
FMC_B™k1E_R_BASE
)

	)

2445 
	#FMC_B™k2
 ((
FMC_B™k2_Ty≥Def
 *Ë
FMC_B™k2_R_BASE
)

	)

2446 
	#FMC_B™k3
 ((
FMC_B™k3_Ty≥Def
 *Ë
FMC_B™k3_R_BASE
)

	)

2447 
	#FMC_B™k4
 ((
FMC_B™k4_Ty≥Def
 *Ë
FMC_B™k4_R_BASE
)

	)

2448 
	#FMC_B™k5_6
 ((
FMC_B™k5_6_Ty≥Def
 *Ë
FMC_B™k5_6_R_BASE
)

	)

2451 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

2475 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

2476 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

2477 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

2478 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

2479 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

2480 
	#ADC_SR_OVR
 ((
uöt8_t
)0x20Ë

	)

2483 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

2484 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

2485 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

2486 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

2487 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

2488 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

2489 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

2490 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

2491 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

2492 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

2493 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

2494 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

2495 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

2496 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

2497 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

2498 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

2499 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

2500 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

2501 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

2502 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

2503 
	#ADC_CR1_RES
 ((
uöt32_t
)0x03000000Ë

	)

2504 
	#ADC_CR1_RES_0
 ((
uöt32_t
)0x01000000Ë

	)

2505 
	#ADC_CR1_RES_1
 ((
uöt32_t
)0x02000000Ë

	)

2506 
	#ADC_CR1_OVRIE
 ((
uöt32_t
)0x04000000Ë

	)

2509 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

2510 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

2511 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

2512 
	#ADC_CR2_DDS
 ((
uöt32_t
)0x00000200Ë

	)

2513 
	#ADC_CR2_EOCS
 ((
uöt32_t
)0x00000400Ë

	)

2514 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

2515 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x000F0000Ë

	)

2516 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00010000Ë

	)

2517 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00020000Ë

	)

2518 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00040000Ë

	)

2519 
	#ADC_CR2_JEXTSEL_3
 ((
uöt32_t
)0x00080000Ë

	)

2520 
	#ADC_CR2_JEXTEN
 ((
uöt32_t
)0x00300000Ë

	)

2521 
	#ADC_CR2_JEXTEN_0
 ((
uöt32_t
)0x00100000Ë

	)

2522 
	#ADC_CR2_JEXTEN_1
 ((
uöt32_t
)0x00200000Ë

	)

2523 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00400000Ë

	)

2524 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x0F000000Ë

	)

2525 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x01000000Ë

	)

2526 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x02000000Ë

	)

2527 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x04000000Ë

	)

2528 
	#ADC_CR2_EXTSEL_3
 ((
uöt32_t
)0x08000000Ë

	)

2529 
	#ADC_CR2_EXTEN
 ((
uöt32_t
)0x30000000Ë

	)

2530 
	#ADC_CR2_EXTEN_0
 ((
uöt32_t
)0x10000000Ë

	)

2531 
	#ADC_CR2_EXTEN_1
 ((
uöt32_t
)0x20000000Ë

	)

2532 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x40000000Ë

	)

2535 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

2536 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

2537 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

2538 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

2539 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

2540 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

2541 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

2542 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

2543 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

2544 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

2545 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

2546 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

2547 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

2548 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

2549 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

2550 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

2551 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

2552 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

2553 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

2554 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

2555 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

2556 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

2557 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

2558 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

2559 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

2560 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

2561 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

2562 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

2563 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

2564 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

2565 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

2566 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

2567 
	#ADC_SMPR1_SMP18
 ((
uöt32_t
)0x07000000Ë

	)

2568 
	#ADC_SMPR1_SMP18_0
 ((
uöt32_t
)0x01000000Ë

	)

2569 
	#ADC_SMPR1_SMP18_1
 ((
uöt32_t
)0x02000000Ë

	)

2570 
	#ADC_SMPR1_SMP18_2
 ((
uöt32_t
)0x04000000Ë

	)

2573 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

2574 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

2575 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

2576 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

2577 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

2578 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

2579 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

2580 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

2581 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

2582 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

2583 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

2584 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

2585 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

2586 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

2587 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

2588 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

2589 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

2590 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

2591 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

2592 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

2593 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

2594 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

2595 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

2596 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

2597 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

2598 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

2599 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

2600 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

2601 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

2602 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

2603 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

2604 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

2605 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

2606 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

2607 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

2608 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

2609 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

2610 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

2611 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

2612 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

2615 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

2618 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

2621 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

2624 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

2627 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

2630 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

2633 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

2634 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

2635 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

2636 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

2637 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

2638 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

2639 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

2640 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

2641 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

2642 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

2643 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

2644 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

2645 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

2646 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

2647 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

2648 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

2649 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

2650 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

2651 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

2652 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

2653 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

2654 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

2655 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

2656 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

2657 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

2658 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

2659 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

2660 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

2661 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

2664 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

2665 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

2666 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

2667 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

2668 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

2669 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

2670 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

2671 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

2672 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

2673 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

2674 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

2675 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

2676 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

2677 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

2678 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

2679 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

2680 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

2681 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

2682 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

2683 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

2684 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

2685 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

2686 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

2687 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

2688 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

2689 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

2690 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

2691 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

2692 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

2693 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

2694 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

2695 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

2696 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

2697 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

2698 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

2699 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

2702 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

2703 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

2704 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

2705 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

2706 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

2707 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

2708 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

2709 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

2710 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

2711 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

2712 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

2713 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

2714 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

2715 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

2716 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

2717 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

2718 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

2719 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

2720 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

2721 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

2722 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

2723 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

2724 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

2725 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

2726 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

2727 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

2728 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

2729 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

2730 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

2731 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

2732 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

2733 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

2734 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

2735 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

2736 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

2737 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

2740 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

2741 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

2742 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

2743 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

2744 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

2745 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

2746 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

2747 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

2748 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

2749 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

2750 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

2751 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

2752 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

2753 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

2754 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

2755 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

2756 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

2757 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

2758 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

2759 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

2760 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

2761 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

2762 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

2763 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

2764 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

2765 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

2766 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

2769 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2772 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2775 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2778 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2781 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

2782 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

2785 
	#ADC_CSR_AWD1
 ((
uöt32_t
)0x00000001Ë

	)

2786 
	#ADC_CSR_EOC1
 ((
uöt32_t
)0x00000002Ë

	)

2787 
	#ADC_CSR_JEOC1
 ((
uöt32_t
)0x00000004Ë

	)

2788 
	#ADC_CSR_JSTRT1
 ((
uöt32_t
)0x00000008Ë

	)

2789 
	#ADC_CSR_STRT1
 ((
uöt32_t
)0x00000010Ë

	)

2790 
	#ADC_CSR_OVR1
 ((
uöt32_t
)0x00000020Ë

	)

2791 
	#ADC_CSR_AWD2
 ((
uöt32_t
)0x00000100Ë

	)

2792 
	#ADC_CSR_EOC2
 ((
uöt32_t
)0x00000200Ë

	)

2793 
	#ADC_CSR_JEOC2
 ((
uöt32_t
)0x00000400Ë

	)

2794 
	#ADC_CSR_JSTRT2
 ((
uöt32_t
)0x00000800Ë

	)

2795 
	#ADC_CSR_STRT2
 ((
uöt32_t
)0x00001000Ë

	)

2796 
	#ADC_CSR_OVR2
 ((
uöt32_t
)0x00002000Ë

	)

2797 
	#ADC_CSR_AWD3
 ((
uöt32_t
)0x00010000Ë

	)

2798 
	#ADC_CSR_EOC3
 ((
uöt32_t
)0x00020000Ë

	)

2799 
	#ADC_CSR_JEOC3
 ((
uöt32_t
)0x00040000Ë

	)

2800 
	#ADC_CSR_JSTRT3
 ((
uöt32_t
)0x00080000Ë

	)

2801 
	#ADC_CSR_STRT3
 ((
uöt32_t
)0x00100000Ë

	)

2802 
	#ADC_CSR_OVR3
 ((
uöt32_t
)0x00200000Ë

	)

2805 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

2806 
	#ADC_CSR_DOVR2
 
ADC_CSR_OVR2


	)

2807 
	#ADC_CSR_DOVR3
 
ADC_CSR_OVR3


	)

2810 
	#ADC_CCR_MULTI
 ((
uöt32_t
)0x0000001FË

	)

2811 
	#ADC_CCR_MULTI_0
 ((
uöt32_t
)0x00000001Ë

	)

2812 
	#ADC_CCR_MULTI_1
 ((
uöt32_t
)0x00000002Ë

	)

2813 
	#ADC_CCR_MULTI_2
 ((
uöt32_t
)0x00000004Ë

	)

2814 
	#ADC_CCR_MULTI_3
 ((
uöt32_t
)0x00000008Ë

	)

2815 
	#ADC_CCR_MULTI_4
 ((
uöt32_t
)0x00000010Ë

	)

2816 
	#ADC_CCR_DELAY
 ((
uöt32_t
)0x00000F00Ë

	)

2817 
	#ADC_CCR_DELAY_0
 ((
uöt32_t
)0x00000100Ë

	)

2818 
	#ADC_CCR_DELAY_1
 ((
uöt32_t
)0x00000200Ë

	)

2819 
	#ADC_CCR_DELAY_2
 ((
uöt32_t
)0x00000400Ë

	)

2820 
	#ADC_CCR_DELAY_3
 ((
uöt32_t
)0x00000800Ë

	)

2821 
	#ADC_CCR_DDS
 ((
uöt32_t
)0x00002000Ë

	)

2822 
	#ADC_CCR_DMA
 ((
uöt32_t
)0x0000C000Ë

	)

2823 
	#ADC_CCR_DMA_0
 ((
uöt32_t
)0x00004000Ë

	)

2824 
	#ADC_CCR_DMA_1
 ((
uöt32_t
)0x00008000Ë

	)

2825 
	#ADC_CCR_ADCPRE
 ((
uöt32_t
)0x00030000Ë

	)

2826 
	#ADC_CCR_ADCPRE_0
 ((
uöt32_t
)0x00010000Ë

	)

2827 
	#ADC_CCR_ADCPRE_1
 ((
uöt32_t
)0x00020000Ë

	)

2828 
	#ADC_CCR_VBATE
 ((
uöt32_t
)0x00400000Ë

	)

2829 
	#ADC_CCR_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

2832 
	#ADC_CDR_DATA1
 ((
uöt32_t
)0x0000FFFFË

	)

2833 
	#ADC_CDR_DATA2
 ((
uöt32_t
)0xFFFF0000Ë

	)

2842 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

2843 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

2844 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

2845 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

2846 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

2847 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

2848 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

2849 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

2850 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

2853 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

2854 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

2855 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

2856 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

2857 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

2858 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

2859 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

2860 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

2861 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

2864 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

2865 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

2866 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

2867 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

2868 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

2869 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

2870 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

2871 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

2872 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

2873 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

2874 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

2875 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

2876 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

2877 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

2878 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

2879 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

2881 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

2882 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

2883 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

2884 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

2886 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

2887 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

2888 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

2889 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

2892 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

2893 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

2894 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

2895 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

2898 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

2899 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

2900 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

2901 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

2904 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

2905 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

2906 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

2907 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

2908 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

2909 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

2910 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

2911 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

2912 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

2913 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

2914 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

2915 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

2916 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

2917 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

2920 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

2921 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

2922 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

2924 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

2925 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

2926 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

2927 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

2929 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

2930 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

2933 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

2934 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

2935 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

2936 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

2937 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

2938 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

2942 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2943 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2944 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2945 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2946 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2949 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2950 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2951 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2954 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2955 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2956 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2957 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2960 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2961 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2962 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2963 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2966 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2967 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2968 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2969 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2970 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2973 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2974 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2975 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2978 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2979 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2980 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2981 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2984 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2985 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2986 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2987 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2990 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2991 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2992 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2993 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2994 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2997 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2998 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2999 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

3002 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

3003 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

3004 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

3005 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

3008 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

3009 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

3010 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

3011 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

3014 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

3015 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

3016 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

3017 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

3020 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

3021 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

3022 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

3025 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

3026 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

3027 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

3028 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

3031 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

3032 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

3033 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

3034 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

3037 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

3038 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

3039 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

3040 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

3043 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

3044 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

3045 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

3048 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

3049 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

3050 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

3051 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

3054 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

3055 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

3056 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

3057 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

3061 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

3064 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

3065 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

3066 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

3067 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

3068 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

3069 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

3070 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

3071 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

3072 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

3073 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

3074 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

3075 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

3076 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

3077 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

3078 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

3081 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

3082 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

3083 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

3084 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

3085 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

3086 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

3087 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

3088 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

3089 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

3090 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

3091 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

3092 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

3093 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

3094 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

3095 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

3098 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

3099 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

3100 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

3101 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

3102 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

3103 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

3104 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

3105 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

3106 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

3107 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

3108 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

3109 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

3110 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

3111 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

3112 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

3115 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

3116 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

3117 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

3118 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

3119 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

3120 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

3121 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

3122 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

3123 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

3124 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

3125 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

3126 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

3127 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

3128 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

3129 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

3132 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3133 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3134 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3135 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3136 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3137 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3138 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3139 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3140 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3141 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3142 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3143 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3144 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3145 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3146 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3147 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3148 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3149 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3150 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3151 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3152 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3153 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3154 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3155 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3156 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3157 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3158 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3159 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3160 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3161 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3162 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3163 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3166 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3167 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3168 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3169 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3170 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3171 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3172 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3173 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3174 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3175 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3176 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3177 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3178 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3179 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3180 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3181 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3182 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3183 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3184 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3185 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3186 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3187 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3188 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3189 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3190 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3191 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3192 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3193 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3194 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3195 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3196 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3197 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3200 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3201 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3202 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3203 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3204 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3205 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3206 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3207 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3208 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3209 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3210 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3211 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3212 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3213 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3214 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3215 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3216 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3217 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3218 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3219 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3220 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3221 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3222 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3223 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3224 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3225 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3226 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3227 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3228 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3229 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3230 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3231 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3234 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3235 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3236 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3237 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3238 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3239 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3240 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3241 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3242 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3243 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3244 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3245 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3246 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3247 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3248 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3249 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3250 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3251 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3252 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3253 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3254 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3255 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3256 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3257 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3258 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3259 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3260 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3261 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3262 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3263 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3264 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3265 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3268 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3269 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3270 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3271 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3272 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3273 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3274 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3275 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3276 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3277 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3278 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3279 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3280 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3281 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3282 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3283 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3284 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3285 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3286 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3287 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3288 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3289 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3290 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3291 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3292 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3293 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3294 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3295 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3296 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3297 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3298 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3299 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3302 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3303 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3304 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3305 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3306 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3307 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3308 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3309 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3310 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3311 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3312 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3313 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3314 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3315 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3316 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3317 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3318 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3319 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3320 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3321 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3322 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3323 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3324 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3325 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3326 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3327 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3328 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3329 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3330 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3331 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3332 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3333 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3336 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3337 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3338 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3339 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3340 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3341 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3342 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3343 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3344 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3345 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3346 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3347 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3348 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3349 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3350 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3351 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3352 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3353 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3354 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3355 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3356 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3357 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3358 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3359 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3360 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3361 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3362 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3363 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3364 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3365 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3366 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3367 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3370 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3371 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3372 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3373 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3374 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3375 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3376 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3377 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3378 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3379 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3380 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3381 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3382 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3383 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3384 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3385 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3386 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3387 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3388 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3389 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3390 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3391 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3392 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3393 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3394 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3395 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3396 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3397 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3398 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3399 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3400 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3401 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3404 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3405 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3406 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3407 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3408 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3409 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3410 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3411 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3412 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3413 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3414 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3415 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3416 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3417 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3418 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3419 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3420 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3421 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3422 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3423 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3424 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3425 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3426 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3427 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3428 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3429 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3430 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3431 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3432 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3433 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3434 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3435 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3438 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3439 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3440 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3441 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3442 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3443 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3444 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3445 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3446 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3447 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3448 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3449 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3450 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3451 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3452 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3453 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3454 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3455 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3456 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3457 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3458 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3459 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3460 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3461 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3462 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3463 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3464 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3465 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3466 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3467 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3468 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3469 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3472 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3473 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3474 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3475 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3476 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3477 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3478 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3479 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3480 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3481 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3482 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3483 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3484 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3485 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3486 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3487 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3488 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3489 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3490 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3491 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3492 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3493 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3494 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3495 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3496 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3497 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3498 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3499 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3500 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3501 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3502 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3503 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3506 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3507 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3508 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3509 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3510 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3511 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3512 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3513 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3514 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3515 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3516 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3517 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3518 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3519 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3520 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3521 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3522 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3523 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3524 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3525 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3526 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3527 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3528 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3529 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3530 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3531 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3532 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3533 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3534 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3535 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3536 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3537 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3540 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3541 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3542 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3543 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3544 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3545 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3546 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3547 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3548 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3549 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3550 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3551 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3552 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3553 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3554 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3555 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3556 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3557 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3558 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3559 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3560 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3561 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3562 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3563 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3564 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3565 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3566 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3567 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3568 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3569 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3570 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3571 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3574 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3575 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3576 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3577 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3578 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3579 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3580 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3581 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3582 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3583 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3584 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3585 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3586 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3587 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3588 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3589 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3590 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3591 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3592 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3593 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3594 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3595 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3596 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3597 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3598 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3599 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3600 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3601 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3602 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3603 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3604 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3605 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3608 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3609 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3610 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3611 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3612 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3613 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3614 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3615 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3616 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3617 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3618 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3619 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3620 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3621 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3622 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3623 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3624 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3625 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3626 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3627 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3628 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3629 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3630 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3631 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3632 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3633 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3634 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3635 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3636 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3637 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3638 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3639 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3642 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3643 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3644 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3645 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3646 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3647 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3648 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3649 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3650 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3651 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3652 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3653 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3654 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3655 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3656 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3657 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3658 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3659 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3660 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3661 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3662 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3663 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3664 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3665 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3666 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3667 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3668 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3669 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3670 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3671 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3672 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3673 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3676 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3677 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3678 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3679 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3680 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3681 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3682 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3683 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3684 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3685 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3686 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3687 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3688 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3689 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3690 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3691 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3692 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3693 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3694 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3695 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3696 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3697 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3698 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3699 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3700 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3701 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3702 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3703 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3704 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3705 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3706 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3707 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3710 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3711 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3712 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3713 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3714 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3715 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3716 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3717 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3718 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3719 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3720 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3721 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3722 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3723 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3724 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3725 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3726 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3727 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3728 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3729 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3730 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3731 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3732 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3733 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3734 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3735 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3736 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3737 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3738 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3739 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3740 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3741 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3744 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3745 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3746 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3747 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3748 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3749 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3750 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3751 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3752 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3753 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3754 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3755 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3756 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3757 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3758 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3759 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3760 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3761 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3762 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3763 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3764 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3765 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3766 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3767 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3768 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3769 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3770 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3771 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3772 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3773 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3774 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3775 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3778 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3779 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3780 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3781 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3782 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3783 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3784 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3785 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3786 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3787 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3788 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3789 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3790 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3791 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3792 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3793 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3794 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3795 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3796 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3797 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3798 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3799 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3800 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3801 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3802 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3803 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3804 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3805 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3806 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3807 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3808 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3809 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3812 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3813 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3814 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3815 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3816 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3817 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3818 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3819 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3820 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3821 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3822 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3823 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3824 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3825 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3826 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3827 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3828 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3829 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3830 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3831 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3832 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3833 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3834 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3835 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3836 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3837 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3838 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3839 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3840 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3841 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3842 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3843 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3846 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3847 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3848 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3849 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3850 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3851 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3852 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3853 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3854 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3855 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3856 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3857 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3858 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3859 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3860 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3861 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3862 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3863 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3864 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3865 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3866 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3867 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3868 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3869 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3870 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3871 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3872 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3873 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3874 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3875 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3876 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3877 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3880 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3881 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3882 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3883 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3884 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3885 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3886 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3887 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3888 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3889 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3890 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3891 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3892 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3893 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3894 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3895 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3896 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3897 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3898 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3899 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3900 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3901 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3902 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3903 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3904 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3905 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3906 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3907 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3908 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3909 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3910 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3911 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3914 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3915 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3916 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3917 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3918 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3919 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3920 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3921 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3922 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3923 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3924 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3925 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3926 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3927 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3928 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3929 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3930 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3931 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3932 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3933 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3934 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3935 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3936 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3937 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3938 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3939 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3940 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3941 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3942 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3943 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3944 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3945 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3948 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3949 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3950 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3951 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3952 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3953 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3954 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3955 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3956 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3957 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3958 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3959 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3960 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3961 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3962 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3963 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3964 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3965 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3966 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3967 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3968 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3969 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3970 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3971 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3972 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3973 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3974 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3975 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3976 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3977 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3978 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3979 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3982 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3983 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3984 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3985 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3986 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3987 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3988 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3989 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3990 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3991 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3992 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3993 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3994 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3995 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3996 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3997 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3998 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3999 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

4000 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

4001 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

4002 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

4003 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

4004 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

4005 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

4006 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

4007 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

4008 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

4009 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

4010 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

4011 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

4012 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

4013 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

4016 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

4017 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

4018 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

4019 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

4020 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

4021 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

4022 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

4023 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

4024 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

4025 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

4026 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

4027 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

4028 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

4029 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

4030 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

4031 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

4032 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

4033 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

4034 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

4035 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

4036 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

4037 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

4038 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

4039 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

4040 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

4041 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

4042 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

4043 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

4044 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

4045 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

4046 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

4047 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

4050 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

4051 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

4052 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

4053 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

4054 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

4055 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

4056 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

4057 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

4058 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

4059 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

4060 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

4061 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

4062 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

4063 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

4064 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

4065 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

4066 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

4067 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

4068 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

4069 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

4070 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

4071 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

4072 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

4073 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

4074 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

4075 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

4076 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

4077 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

4078 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

4079 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

4080 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

4081 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

4083 #i‡
deföed
(
STM32F446xx
)

4091 
	#CEC_CR_CECEN
 ((
uöt32_t
)0x00000001Ë

	)

4092 
	#CEC_CR_TXSOM
 ((
uöt32_t
)0x00000002Ë

	)

4093 
	#CEC_CR_TXEOM
 ((
uöt32_t
)0x00000004Ë

	)

4096 
	#CEC_CFGR_SFT
 ((
uöt32_t
)0x00000007Ë

	)

4097 
	#CEC_CFGR_RXTOL
 ((
uöt32_t
)0x00000008Ë

	)

4098 
	#CEC_CFGR_BRESTP
 ((
uöt32_t
)0x00000010Ë

	)

4099 
	#CEC_CFGR_BREGEN
 ((
uöt32_t
)0x00000020Ë

	)

4100 
	#CEC_CFGR_LREGEN
 ((
uöt32_t
)0x00000040Ë

	)

4101 
	#CEC_CFGR_SFTOPT
 ((
uöt32_t
)0x00000100Ë

	)

4102 
	#CEC_CFGR_BRDNOGEN
 ((
uöt32_t
)0x00000080Ë

	)

4103 
	#CEC_CFGR_OAR
 ((
uöt32_t
)0x7FFF0000Ë

	)

4104 
	#CEC_CFGR_LSTN
 ((
uöt32_t
)0x80000000Ë

	)

4107 
	#CEC_TXDR_TXD
 ((
uöt32_t
)0x000000FFË

	)

4110 
	#CEC_TXDR_RXD
 ((
uöt32_t
)0x000000FFË

	)

4113 
	#CEC_ISR_RXBR
 ((
uöt32_t
)0x00000001Ë

	)

4114 
	#CEC_ISR_RXEND
 ((
uöt32_t
)0x00000002Ë

	)

4115 
	#CEC_ISR_RXOVR
 ((
uöt32_t
)0x00000004Ë

	)

4116 
	#CEC_ISR_BRE
 ((
uöt32_t
)0x00000008Ë

	)

4117 
	#CEC_ISR_SBPE
 ((
uöt32_t
)0x00000010Ë

	)

4118 
	#CEC_ISR_LBPE
 ((
uöt32_t
)0x00000020Ë

	)

4119 
	#CEC_ISR_RXACKE
 ((
uöt32_t
)0x00000040Ë

	)

4120 
	#CEC_ISR_ARBLST
 ((
uöt32_t
)0x00000080Ë

	)

4121 
	#CEC_ISR_TXBR
 ((
uöt32_t
)0x00000100Ë

	)

4122 
	#CEC_ISR_TXEND
 ((
uöt32_t
)0x00000200Ë

	)

4123 
	#CEC_ISR_TXUDR
 ((
uöt32_t
)0x00000400Ë

	)

4124 
	#CEC_ISR_TXERR
 ((
uöt32_t
)0x00000800Ë

	)

4125 
	#CEC_ISR_TXACKE
 ((
uöt32_t
)0x00001000Ë

	)

4128 
	#CEC_IER_RXBRIE
 ((
uöt32_t
)0x00000001Ë

	)

4129 
	#CEC_IER_RXENDIE
 ((
uöt32_t
)0x00000002Ë

	)

4130 
	#CEC_IER_RXOVRIE
 ((
uöt32_t
)0x00000004Ë

	)

4131 
	#CEC_IER_BREIEIE
 ((
uöt32_t
)0x00000008Ë

	)

4132 
	#CEC_IER_SBPEIE
 ((
uöt32_t
)0x00000010Ë

	)

4133 
	#CEC_IER_LBPEIE
 ((
uöt32_t
)0x00000020Ë

	)

4134 
	#CEC_IER_RXACKEIE
 ((
uöt32_t
)0x00000040Ë

	)

4135 
	#CEC_IER_ARBLSTIE
 ((
uöt32_t
)0x00000080Ë

	)

4136 
	#CEC_IER_TXBRIE
 ((
uöt32_t
)0x00000100Ë

	)

4137 
	#CEC_IER_TXENDIE
 ((
uöt32_t
)0x00000200Ë

	)

4138 
	#CEC_IER_TXUDRIE
 ((
uöt32_t
)0x00000400Ë

	)

4139 
	#CEC_IER_TXERRIE
 ((
uöt32_t
)0x00000800Ë

	)

4140 
	#CEC_IER_TXACKEIE
 ((
uöt32_t
)0x00001000Ë

	)

4149 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

4153 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

4157 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

4165 
	#CRYP_CR_ALGODIR
 ((
uöt32_t
)0x00000004)

	)

4167 
	#CRYP_CR_ALGOMODE
 ((
uöt32_t
)0x00080038)

	)

4168 
	#CRYP_CR_ALGOMODE_0
 ((
uöt32_t
)0x00000008)

	)

4169 
	#CRYP_CR_ALGOMODE_1
 ((
uöt32_t
)0x00000010)

	)

4170 
	#CRYP_CR_ALGOMODE_2
 ((
uöt32_t
)0x00000020)

	)

4171 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

4172 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

4173 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

4174 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

4175 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

4176 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

4177 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

4178 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
uöt32_t
)0x00000038)

	)

4180 
	#CRYP_CR_DATATYPE
 ((
uöt32_t
)0x000000C0)

	)

4181 
	#CRYP_CR_DATATYPE_0
 ((
uöt32_t
)0x00000040)

	)

4182 
	#CRYP_CR_DATATYPE_1
 ((
uöt32_t
)0x00000080)

	)

4183 
	#CRYP_CR_KEYSIZE
 ((
uöt32_t
)0x00000300)

	)

4184 
	#CRYP_CR_KEYSIZE_0
 ((
uöt32_t
)0x00000100)

	)

4185 
	#CRYP_CR_KEYSIZE_1
 ((
uöt32_t
)0x00000200)

	)

4186 
	#CRYP_CR_FFLUSH
 ((
uöt32_t
)0x00004000)

	)

4187 
	#CRYP_CR_CRYPEN
 ((
uöt32_t
)0x00008000)

	)

4189 
	#CRYP_CR_GCM_CCMPH
 ((
uöt32_t
)0x00030000)

	)

4190 
	#CRYP_CR_GCM_CCMPH_0
 ((
uöt32_t
)0x00010000)

	)

4191 
	#CRYP_CR_GCM_CCMPH_1
 ((
uöt32_t
)0x00020000)

	)

4192 
	#CRYP_CR_ALGOMODE_3
 ((
uöt32_t
)0x00080000)

	)

4195 
	#CRYP_SR_IFEM
 ((
uöt32_t
)0x00000001)

	)

4196 
	#CRYP_SR_IFNF
 ((
uöt32_t
)0x00000002)

	)

4197 
	#CRYP_SR_OFNE
 ((
uöt32_t
)0x00000004)

	)

4198 
	#CRYP_SR_OFFU
 ((
uöt32_t
)0x00000008)

	)

4199 
	#CRYP_SR_BUSY
 ((
uöt32_t
)0x00000010)

	)

4201 
	#CRYP_DMACR_DIEN
 ((
uöt32_t
)0x00000001)

	)

4202 
	#CRYP_DMACR_DOEN
 ((
uöt32_t
)0x00000002)

	)

4204 
	#CRYP_IMSCR_INIM
 ((
uöt32_t
)0x00000001)

	)

4205 
	#CRYP_IMSCR_OUTIM
 ((
uöt32_t
)0x00000002)

	)

4207 
	#CRYP_RISR_OUTRIS
 ((
uöt32_t
)0x00000001)

	)

4208 
	#CRYP_RISR_INRIS
 ((
uöt32_t
)0x00000002)

	)

4210 
	#CRYP_MISR_INMIS
 ((
uöt32_t
)0x00000001)

	)

4211 
	#CRYP_MISR_OUTMIS
 ((
uöt32_t
)0x00000002)

	)

4219 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

4220 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

4221 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

4223 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

4224 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

4225 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

4226 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

4228 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

4229 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

4230 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

4232 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

4233 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

4234 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

4235 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

4236 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

4238 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

4239 
	#DAC_CR_DMAUDRIE1
 ((
uöt32_t
)0x00002000Ë

	)

4240 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

4241 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

4242 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

4244 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

4245 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

4246 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

4247 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

4249 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

4250 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

4251 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

4253 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

4254 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

4255 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

4256 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

4257 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

4259 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

4260 
	#DAC_CR_DMAUDRIE2
 ((
uöt32_t
)0x20000000UË

	)

4263 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

4264 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

4267 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

4270 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

4273 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

4276 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

4279 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

4282 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

4285 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

4286 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

4289 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

4290 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

4293 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

4294 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

4297 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

4300 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

4303 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

4304 
	#DAC_SR_DMAUDR2
 ((
uöt32_t
)0x20000000Ë

	)

4318 
	#DCMI_CR_CAPTURE
 ((
uöt32_t
)0x00000001)

	)

4319 
	#DCMI_CR_CM
 ((
uöt32_t
)0x00000002)

	)

4320 
	#DCMI_CR_CROP
 ((
uöt32_t
)0x00000004)

	)

4321 
	#DCMI_CR_JPEG
 ((
uöt32_t
)0x00000008)

	)

4322 
	#DCMI_CR_ESS
 ((
uöt32_t
)0x00000010)

	)

4323 
	#DCMI_CR_PCKPOL
 ((
uöt32_t
)0x00000020)

	)

4324 
	#DCMI_CR_HSPOL
 ((
uöt32_t
)0x00000040)

	)

4325 
	#DCMI_CR_VSPOL
 ((
uöt32_t
)0x00000080)

	)

4326 
	#DCMI_CR_FCRC_0
 ((
uöt32_t
)0x00000100)

	)

4327 
	#DCMI_CR_FCRC_1
 ((
uöt32_t
)0x00000200)

	)

4328 
	#DCMI_CR_EDM_0
 ((
uöt32_t
)0x00000400)

	)

4329 
	#DCMI_CR_EDM_1
 ((
uöt32_t
)0x00000800)

	)

4330 
	#DCMI_CR_CRE
 ((
uöt32_t
)0x00001000)

	)

4331 
	#DCMI_CR_ENABLE
 ((
uöt32_t
)0x00004000)

	)

4334 
	#DCMI_SR_HSYNC
 ((
uöt32_t
)0x00000001)

	)

4335 
	#DCMI_SR_VSYNC
 ((
uöt32_t
)0x00000002)

	)

4336 
	#DCMI_SR_FNE
 ((
uöt32_t
)0x00000004)

	)

4339 
	#DCMI_RIS_FRAME_RIS
 ((
uöt32_t
)0x00000001)

	)

4340 
	#DCMI_RIS_OVR_RIS
 ((
uöt32_t
)0x00000002)

	)

4341 
	#DCMI_RIS_ERR_RIS
 ((
uöt32_t
)0x00000004)

	)

4342 
	#DCMI_RIS_VSYNC_RIS
 ((
uöt32_t
)0x00000008)

	)

4343 
	#DCMI_RIS_LINE_RIS
 ((
uöt32_t
)0x00000010)

	)

4345 
	#DCMI_RISR_FRAME_RIS
 
DCMI_RIS_FRAME_RIS


	)

4346 
	#DCMI_RISR_OVR_RIS
 
DCMI_RIS_OVR_RIS


	)

4347 
	#DCMI_RISR_ERR_RIS
 
DCMI_RIS_ERR_RIS


	)

4348 
	#DCMI_RISR_VSYNC_RIS
 
DCMI_RIS_VSYNC_RIS


	)

4349 
	#DCMI_RISR_LINE_RIS
 
DCMI_RIS_LINE_RIS


	)

4350 
	#DCMI_RISR_OVF_RIS
 
DCMI_RIS_OVR_RIS


	)

4353 
	#DCMI_IER_FRAME_IE
 ((
uöt32_t
)0x00000001)

	)

4354 
	#DCMI_IER_OVR_IE
 ((
uöt32_t
)0x00000002)

	)

4355 
	#DCMI_IER_ERR_IE
 ((
uöt32_t
)0x00000004)

	)

4356 
	#DCMI_IER_VSYNC_IE
 ((
uöt32_t
)0x00000008)

	)

4357 
	#DCMI_IER_LINE_IE
 ((
uöt32_t
)0x00000010)

	)

4360 
	#DCMI_IER_OVF_IE
 
DCMI_IER_OVR_IE


	)

4363 
	#DCMI_MIS_FRAME_MIS
 ((
uöt32_t
)0x00000001)

	)

4364 
	#DCMI_MIS_OVR_MIS
 ((
uöt32_t
)0x00000002)

	)

4365 
	#DCMI_MIS_ERR_MIS
 ((
uöt32_t
)0x00000004)

	)

4366 
	#DCMI_MIS_VSYNC_MIS
 ((
uöt32_t
)0x00000008)

	)

4367 
	#DCMI_MIS_LINE_MIS
 ((
uöt32_t
)0x00000010)

	)

4370 
	#DCMI_MISR_FRAME_MIS
 
DCMI_MIS_FRAME_MIS


	)

4371 
	#DCMI_MISR_OVF_MIS
 
DCMI_MIS_OVR_MIS


	)

4372 
	#DCMI_MISR_ERR_MIS
 
DCMI_MIS_ERR_MIS


	)

4373 
	#DCMI_MISR_VSYNC_MIS
 
DCMI_MIS_VSYNC_MIS


	)

4374 
	#DCMI_MISR_LINE_MIS
 
DCMI_MIS_LINE_MIS


	)

4377 
	#DCMI_ICR_FRAME_ISC
 ((
uöt32_t
)0x00000001)

	)

4378 
	#DCMI_ICR_OVR_ISC
 ((
uöt32_t
)0x00000002)

	)

4379 
	#DCMI_ICR_ERR_ISC
 ((
uöt32_t
)0x00000004)

	)

4380 
	#DCMI_ICR_VSYNC_ISC
 ((
uöt32_t
)0x00000008)

	)

4381 
	#DCMI_ICR_LINE_ISC
 ((
uöt32_t
)0x00000010)

	)

4384 
	#DCMI_ICR_OVF_ISC
 
DCMI_ICR_OVR_ISC


	)

4387 
	#DCMI_ESCR_FSC
 ((
uöt32_t
)0x000000FF)

	)

4388 
	#DCMI_ESCR_LSC
 ((
uöt32_t
)0x0000FF00)

	)

4389 
	#DCMI_ESCR_LEC
 ((
uöt32_t
)0x00FF0000)

	)

4390 
	#DCMI_ESCR_FEC
 ((
uöt32_t
)0xFF000000)

	)

4393 
	#DCMI_ESUR_FSU
 ((
uöt32_t
)0x000000FF)

	)

4394 
	#DCMI_ESUR_LSU
 ((
uöt32_t
)0x0000FF00)

	)

4395 
	#DCMI_ESUR_LEU
 ((
uöt32_t
)0x00FF0000)

	)

4396 
	#DCMI_ESUR_FEU
 ((
uöt32_t
)0xFF000000)

	)

4399 
	#DCMI_CWSTRT_HOFFCNT
 ((
uöt32_t
)0x00003FFF)

	)

4400 
	#DCMI_CWSTRT_VST
 ((
uöt32_t
)0x1FFF0000)

	)

4403 
	#DCMI_CWSIZE_CAPCNT
 ((
uöt32_t
)0x00003FFF)

	)

4404 
	#DCMI_CWSIZE_VLINE
 ((
uöt32_t
)0x3FFF0000)

	)

4407 
	#DCMI_DR_BYTE0
 ((
uöt32_t
)0x000000FF)

	)

4408 
	#DCMI_DR_BYTE1
 ((
uöt32_t
)0x0000FF00)

	)

4409 
	#DCMI_DR_BYTE2
 ((
uöt32_t
)0x00FF0000)

	)

4410 
	#DCMI_DR_BYTE3
 ((
uöt32_t
)0xFF000000)

	)

4421 
	#DFSDM_CHCFGR1_DFSDMEN
 ((
uöt32_t
)0x80000000Ë

	)

4422 
	#DFSDM_CHCFGR1_CKOUTSRC
 ((
uöt32_t
)0x40000000Ë

	)

4423 
	#DFSDM_CHCFGR1_CKOUTDIV
 ((
uöt32_t
)0x00FF0000Ë

	)

4424 
	#DFSDM_CHCFGR1_DATPACK
 ((
uöt32_t
)0x0000C000Ë

	)

4425 
	#DFSDM_CHCFGR1_DATPACK_1
 ((
uöt32_t
)0x00008000Ë

	)

4426 
	#DFSDM_CHCFGR1_DATPACK_0
 ((
uöt32_t
)0x00004000Ë

	)

4427 
	#DFSDM_CHCFGR1_DATMPX
 ((
uöt32_t
)0x00003000Ë

	)

4428 
	#DFSDM_CHCFGR1_DATMPX_1
 ((
uöt32_t
)0x00002000Ë

	)

4429 
	#DFSDM_CHCFGR1_DATMPX_0
 ((
uöt32_t
)0x00001000Ë

	)

4430 
	#DFSDM_CHCFGR1_CHINSEL
 ((
uöt32_t
)0x00000100Ë

	)

4431 
	#DFSDM_CHCFGR1_CHEN
 ((
uöt32_t
)0x00000080Ë

	)

4432 
	#DFSDM_CHCFGR1_CKABEN
 ((
uöt32_t
)0x00000040Ë

	)

4433 
	#DFSDM_CHCFGR1_SCDEN
 ((
uöt32_t
)0x00000020Ë

	)

4434 
	#DFSDM_CHCFGR1_SPICKSEL
 ((
uöt32_t
)0x0000000CË

	)

4435 
	#DFSDM_CHCFGR1_SPICKSEL_1
 ((
uöt32_t
)0x00000008Ë

	)

4436 
	#DFSDM_CHCFGR1_SPICKSEL_0
 ((
uöt32_t
)0x00000004Ë

	)

4437 
	#DFSDM_CHCFGR1_SITP
 ((
uöt32_t
)0x00000003Ë

	)

4438 
	#DFSDM_CHCFGR1_SITP_1
 ((
uöt32_t
)0x00000002Ë

	)

4439 
	#DFSDM_CHCFGR1_SITP_0
 ((
uöt32_t
)0x00000001Ë

	)

4442 
	#DFSDM_CHCFGR2_OFFSET
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4443 
	#DFSDM_CHCFGR2_DTRBS
 ((
uöt32_t
)0x000000F8Ë

	)

4446 
	#DFSDM_CHAWSCDR_AWFORD
 ((
uöt32_t
)0x00C00000Ë

	)

4447 
	#DFSDM_CHAWSCDR_AWFORD_1
 ((
uöt32_t
)0x00800000Ë

	)

4448 
	#DFSDM_CHAWSCDR_AWFORD_0
 ((
uöt32_t
)0x00400000Ë

	)

4449 
	#DFSDM_CHAWSCDR_AWFOSR
 ((
uöt32_t
)0x001F0000Ë

	)

4450 
	#DFSDM_CHAWSCDR_BKSCD
 ((
uöt32_t
)0x0000F000Ë

	)

4451 
	#DFSDM_CHAWSCDR_SCDT
 ((
uöt32_t
)0x000000FFË

	)

4454 
	#DFSDM_CHWDATR_WDATA
 ((
uöt32_t
)0x0000FFFFË

	)

4457 
	#DFSDM_CHDATINR_INDAT0
 ((
uöt32_t
)0x0000FFFFË

	)

4458 
	#DFSDM_CHDATINR_INDAT1
 ((
uöt32_t
)0xFFFF0000Ë

	)

4463 
	#DFSDM_FLTCR1_AWFSEL
 ((
uöt32_t
)0x40000000Ë

	)

4464 
	#DFSDM_FLTCR1_FAST
 ((
uöt32_t
)0x20000000Ë

	)

4465 
	#DFSDM_FLTCR1_RCH
 ((
uöt32_t
)0x07000000Ë

	)

4466 
	#DFSDM_FLTCR1_RDMAEN
 ((
uöt32_t
)0x00200000Ë

	)

4467 
	#DFSDM_FLTCR1_RSYNC
 ((
uöt32_t
)0x00080000Ë

	)

4468 
	#DFSDM_FLTCR1_RCONT
 ((
uöt32_t
)0x00040000Ë

	)

4469 
	#DFSDM_FLTCR1_RSWSTART
 ((
uöt32_t
)0x00020000Ë

	)

4470 
	#DFSDM_FLTCR1_JEXTEN
 ((
uöt32_t
)0x00006000Ë

	)

4471 
	#DFSDM_FLTCR1_JEXTEN_1
 ((
uöt32_t
)0x00004000Ë

	)

4472 
	#DFSDM_FLTCR1_JEXTEN_0
 ((
uöt32_t
)0x00002000Ë

	)

4473 
	#DFSDM_FLTCR1_JEXTSEL
 ((
uöt32_t
)0x00000700Ë

	)

4474 
	#DFSDM_FLTCR1_JEXTSEL_2
 ((
uöt32_t
)0x00000400Ë

	)

4475 
	#DFSDM_FLTCR1_JEXTSEL_1
 ((
uöt32_t
)0x00000200Ë

	)

4476 
	#DFSDM_FLTCR1_JEXTSEL_0
 ((
uöt32_t
)0x00000100Ë

	)

4477 
	#DFSDM_FLTCR1_JDMAEN
 ((
uöt32_t
)0x00000020Ë

	)

4478 
	#DFSDM_FLTCR1_JSCAN
 ((
uöt32_t
)0x00000010Ë

	)

4479 
	#DFSDM_FLTCR1_JSYNC
 ((
uöt32_t
)0x00000008Ë

	)

4480 
	#DFSDM_FLTCR1_JSWSTART
 ((
uöt32_t
)0x00000002Ë

	)

4481 
	#DFSDM_FLTCR1_DFEN
 ((
uöt32_t
)0x00000001Ë

	)

4484 
	#DFSDM_FLTCR2_AWDCH
 ((
uöt32_t
)0x000F0000Ë

	)

4485 
	#DFSDM_FLTCR2_EXCH
 ((
uöt32_t
)0x00000F00Ë

	)

4486 
	#DFSDM_FLTCR2_CKABIE
 ((
uöt32_t
)0x00000040Ë

	)

4487 
	#DFSDM_FLTCR2_SCDIE
 ((
uöt32_t
)0x00000020Ë

	)

4488 
	#DFSDM_FLTCR2_AWDIE
 ((
uöt32_t
)0x00000010Ë

	)

4489 
	#DFSDM_FLTCR2_ROVRIE
 ((
uöt32_t
)0x00000008Ë

	)

4490 
	#DFSDM_FLTCR2_JOVRIE
 ((
uöt32_t
)0x00000004Ë

	)

4491 
	#DFSDM_FLTCR2_REOCIE
 ((
uöt32_t
)0x00000002Ë

	)

4492 
	#DFSDM_FLTCR2_JEOCIE
 ((
uöt32_t
)0x00000001Ë

	)

4495 
	#DFSDM_FLTISR_SCDF
 ((
uöt32_t
)0x0F000000Ë

	)

4496 
	#DFSDM_FLTISR_CKABF
 ((
uöt32_t
)0x000F0000Ë

	)

4497 
	#DFSDM_FLTISR_RCIP
 ((
uöt32_t
)0x00004000Ë

	)

4498 
	#DFSDM_FLTISR_JCIP
 ((
uöt32_t
)0x00002000Ë

	)

4499 
	#DFSDM_FLTISR_AWDF
 ((
uöt32_t
)0x00000010Ë

	)

4500 
	#DFSDM_FLTISR_ROVRF
 ((
uöt32_t
)0x00000008Ë

	)

4501 
	#DFSDM_FLTISR_JOVRF
 ((
uöt32_t
)0x00000004Ë

	)

4502 
	#DFSDM_FLTISR_REOCF
 ((
uöt32_t
)0x00000002Ë

	)

4503 
	#DFSDM_FLTISR_JEOCF
 ((
uöt32_t
)0x00000001Ë

	)

4506 
	#DFSDM_FLTICR_CLRSCSDF
 ((
uöt32_t
)0x0F000000Ë

	)

4507 
	#DFSDM_FLTICR_CLRCKABF
 ((
uöt32_t
)0x000F0000Ë

	)

4508 
	#DFSDM_FLTICR_CLRROVRF
 ((
uöt32_t
)0x00000008Ë

	)

4509 
	#DFSDM_FLTICR_CLRJOVRF
 ((
uöt32_t
)0x00000004Ë

	)

4512 
	#DFSDM_FLTJCHGR_JCHG
 ((
uöt32_t
)0x000000FFË

	)

4515 
	#DFSDM_FLTFCR_FORD
 ((
uöt32_t
)0xE0000000Ë

	)

4516 
	#DFSDM_FLTFCR_FORD_2
 ((
uöt32_t
)0x80000000Ë

	)

4517 
	#DFSDM_FLTFCR_FORD_1
 ((
uöt32_t
)0x40000000Ë

	)

4518 
	#DFSDM_FLTFCR_FORD_0
 ((
uöt32_t
)0x20000000Ë

	)

4519 
	#DFSDM_FLTFCR_FOSR
 ((
uöt32_t
)0x03FF0000Ë

	)

4520 
	#DFSDM_FLTFCR_IOSR
 ((
uöt32_t
)0x000000FFË

	)

4523 
	#DFSDM_FLTJDATAR_JDATA
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4524 
	#DFSDM_FLTJDATAR_JDATACH
 ((
uöt32_t
)0x00000007Ë

	)

4527 
	#DFSDM_FLTRDATAR_RDATA
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4528 
	#DFSDM_FLTRDATAR_RPEND
 ((
uöt32_t
)0x00000010Ë

	)

4529 
	#DFSDM_FLTRDATAR_RDATACH
 ((
uöt32_t
)0x00000007Ë

	)

4532 
	#DFSDM_FLTAWHTR_AWHT
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4533 
	#DFSDM_FLTAWHTR_BKAWH
 ((
uöt32_t
)0x0000000FË

	)

4536 
	#DFSDM_FLTAWLTR_AWLT
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4537 
	#DFSDM_FLTAWLTR_BKAWL
 ((
uöt32_t
)0x0000000FË

	)

4540 
	#DFSDM_FLTAWSR_AWHTF
 ((
uöt32_t
)0x00000F00Ë

	)

4541 
	#DFSDM_FLTAWSR_AWLTF
 ((
uöt32_t
)0x0000000FË

	)

4544 
	#DFSDM_FLTAWCFR_CLRAWHTF
 ((
uöt32_t
)0x00000F00Ë

	)

4545 
	#DFSDM_FLTAWCFR_CLRAWLTF
 ((
uöt32_t
)0x0000000FË

	)

4548 
	#DFSDM_FLTEXMAX_EXMAX
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4549 
	#DFSDM_FLTEXMAX_EXMAXCH
 ((
uöt32_t
)0x00000007Ë

	)

4552 
	#DFSDM_FLTEXMIN_EXMIN
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4553 
	#DFSDM_FLTEXMIN_EXMINCH
 ((
uöt32_t
)0x00000007Ë

	)

4556 
	#DFSDM_FLTCNVTIMR_CNVCNT
 ((
uöt32_t
)0xFFFFFFF0Ë

	)

4564 
	#DMA_SxCR_CHSEL
 ((
uöt32_t
)0x0E000000)

	)

4565 
	#DMA_SxCR_CHSEL_0
 ((
uöt32_t
)0x02000000)

	)

4566 
	#DMA_SxCR_CHSEL_1
 ((
uöt32_t
)0x04000000)

	)

4567 
	#DMA_SxCR_CHSEL_2
 ((
uöt32_t
)0x08000000)

	)

4568 
	#DMA_SxCR_MBURST
 ((
uöt32_t
)0x01800000)

	)

4569 
	#DMA_SxCR_MBURST_0
 ((
uöt32_t
)0x00800000)

	)

4570 
	#DMA_SxCR_MBURST_1
 ((
uöt32_t
)0x01000000)

	)

4571 
	#DMA_SxCR_PBURST
 ((
uöt32_t
)0x00600000)

	)

4572 
	#DMA_SxCR_PBURST_0
 ((
uöt32_t
)0x00200000)

	)

4573 
	#DMA_SxCR_PBURST_1
 ((
uöt32_t
)0x00400000)

	)

4574 
	#DMA_SxCR_ACK
 ((
uöt32_t
)0x00100000)

	)

4575 
	#DMA_SxCR_CT
 ((
uöt32_t
)0x00080000)

	)

4576 
	#DMA_SxCR_DBM
 ((
uöt32_t
)0x00040000)

	)

4577 
	#DMA_SxCR_PL
 ((
uöt32_t
)0x00030000)

	)

4578 
	#DMA_SxCR_PL_0
 ((
uöt32_t
)0x00010000)

	)

4579 
	#DMA_SxCR_PL_1
 ((
uöt32_t
)0x00020000)

	)

4580 
	#DMA_SxCR_PINCOS
 ((
uöt32_t
)0x00008000)

	)

4581 
	#DMA_SxCR_MSIZE
 ((
uöt32_t
)0x00006000)

	)

4582 
	#DMA_SxCR_MSIZE_0
 ((
uöt32_t
)0x00002000)

	)

4583 
	#DMA_SxCR_MSIZE_1
 ((
uöt32_t
)0x00004000)

	)

4584 
	#DMA_SxCR_PSIZE
 ((
uöt32_t
)0x00001800)

	)

4585 
	#DMA_SxCR_PSIZE_0
 ((
uöt32_t
)0x00000800)

	)

4586 
	#DMA_SxCR_PSIZE_1
 ((
uöt32_t
)0x00001000)

	)

4587 
	#DMA_SxCR_MINC
 ((
uöt32_t
)0x00000400)

	)

4588 
	#DMA_SxCR_PINC
 ((
uöt32_t
)0x00000200)

	)

4589 
	#DMA_SxCR_CIRC
 ((
uöt32_t
)0x00000100)

	)

4590 
	#DMA_SxCR_DIR
 ((
uöt32_t
)0x000000C0)

	)

4591 
	#DMA_SxCR_DIR_0
 ((
uöt32_t
)0x00000040)

	)

4592 
	#DMA_SxCR_DIR_1
 ((
uöt32_t
)0x00000080)

	)

4593 
	#DMA_SxCR_PFCTRL
 ((
uöt32_t
)0x00000020)

	)

4594 
	#DMA_SxCR_TCIE
 ((
uöt32_t
)0x00000010)

	)

4595 
	#DMA_SxCR_HTIE
 ((
uöt32_t
)0x00000008)

	)

4596 
	#DMA_SxCR_TEIE
 ((
uöt32_t
)0x00000004)

	)

4597 
	#DMA_SxCR_DMEIE
 ((
uöt32_t
)0x00000002)

	)

4598 
	#DMA_SxCR_EN
 ((
uöt32_t
)0x00000001)

	)

4601 
	#DMA_SxNDT
 ((
uöt32_t
)0x0000FFFF)

	)

4602 
	#DMA_SxNDT_0
 ((
uöt32_t
)0x00000001)

	)

4603 
	#DMA_SxNDT_1
 ((
uöt32_t
)0x00000002)

	)

4604 
	#DMA_SxNDT_2
 ((
uöt32_t
)0x00000004)

	)

4605 
	#DMA_SxNDT_3
 ((
uöt32_t
)0x00000008)

	)

4606 
	#DMA_SxNDT_4
 ((
uöt32_t
)0x00000010)

	)

4607 
	#DMA_SxNDT_5
 ((
uöt32_t
)0x00000020)

	)

4608 
	#DMA_SxNDT_6
 ((
uöt32_t
)0x00000040)

	)

4609 
	#DMA_SxNDT_7
 ((
uöt32_t
)0x00000080)

	)

4610 
	#DMA_SxNDT_8
 ((
uöt32_t
)0x00000100)

	)

4611 
	#DMA_SxNDT_9
 ((
uöt32_t
)0x00000200)

	)

4612 
	#DMA_SxNDT_10
 ((
uöt32_t
)0x00000400)

	)

4613 
	#DMA_SxNDT_11
 ((
uöt32_t
)0x00000800)

	)

4614 
	#DMA_SxNDT_12
 ((
uöt32_t
)0x00001000)

	)

4615 
	#DMA_SxNDT_13
 ((
uöt32_t
)0x00002000)

	)

4616 
	#DMA_SxNDT_14
 ((
uöt32_t
)0x00004000)

	)

4617 
	#DMA_SxNDT_15
 ((
uöt32_t
)0x00008000)

	)

4620 
	#DMA_SxFCR_FEIE
 ((
uöt32_t
)0x00000080)

	)

4621 
	#DMA_SxFCR_FS
 ((
uöt32_t
)0x00000038)

	)

4622 
	#DMA_SxFCR_FS_0
 ((
uöt32_t
)0x00000008)

	)

4623 
	#DMA_SxFCR_FS_1
 ((
uöt32_t
)0x00000010)

	)

4624 
	#DMA_SxFCR_FS_2
 ((
uöt32_t
)0x00000020)

	)

4625 
	#DMA_SxFCR_DMDIS
 ((
uöt32_t
)0x00000004)

	)

4626 
	#DMA_SxFCR_FTH
 ((
uöt32_t
)0x00000003)

	)

4627 
	#DMA_SxFCR_FTH_0
 ((
uöt32_t
)0x00000001)

	)

4628 
	#DMA_SxFCR_FTH_1
 ((
uöt32_t
)0x00000002)

	)

4631 
	#DMA_LISR_TCIF3
 ((
uöt32_t
)0x08000000)

	)

4632 
	#DMA_LISR_HTIF3
 ((
uöt32_t
)0x04000000)

	)

4633 
	#DMA_LISR_TEIF3
 ((
uöt32_t
)0x02000000)

	)

4634 
	#DMA_LISR_DMEIF3
 ((
uöt32_t
)0x01000000)

	)

4635 
	#DMA_LISR_FEIF3
 ((
uöt32_t
)0x00400000)

	)

4636 
	#DMA_LISR_TCIF2
 ((
uöt32_t
)0x00200000)

	)

4637 
	#DMA_LISR_HTIF2
 ((
uöt32_t
)0x00100000)

	)

4638 
	#DMA_LISR_TEIF2
 ((
uöt32_t
)0x00080000)

	)

4639 
	#DMA_LISR_DMEIF2
 ((
uöt32_t
)0x00040000)

	)

4640 
	#DMA_LISR_FEIF2
 ((
uöt32_t
)0x00010000)

	)

4641 
	#DMA_LISR_TCIF1
 ((
uöt32_t
)0x00000800)

	)

4642 
	#DMA_LISR_HTIF1
 ((
uöt32_t
)0x00000400)

	)

4643 
	#DMA_LISR_TEIF1
 ((
uöt32_t
)0x00000200)

	)

4644 
	#DMA_LISR_DMEIF1
 ((
uöt32_t
)0x00000100)

	)

4645 
	#DMA_LISR_FEIF1
 ((
uöt32_t
)0x00000040)

	)

4646 
	#DMA_LISR_TCIF0
 ((
uöt32_t
)0x00000020)

	)

4647 
	#DMA_LISR_HTIF0
 ((
uöt32_t
)0x00000010)

	)

4648 
	#DMA_LISR_TEIF0
 ((
uöt32_t
)0x00000008)

	)

4649 
	#DMA_LISR_DMEIF0
 ((
uöt32_t
)0x00000004)

	)

4650 
	#DMA_LISR_FEIF0
 ((
uöt32_t
)0x00000001)

	)

4653 
	#DMA_HISR_TCIF7
 ((
uöt32_t
)0x08000000)

	)

4654 
	#DMA_HISR_HTIF7
 ((
uöt32_t
)0x04000000)

	)

4655 
	#DMA_HISR_TEIF7
 ((
uöt32_t
)0x02000000)

	)

4656 
	#DMA_HISR_DMEIF7
 ((
uöt32_t
)0x01000000)

	)

4657 
	#DMA_HISR_FEIF7
 ((
uöt32_t
)0x00400000)

	)

4658 
	#DMA_HISR_TCIF6
 ((
uöt32_t
)0x00200000)

	)

4659 
	#DMA_HISR_HTIF6
 ((
uöt32_t
)0x00100000)

	)

4660 
	#DMA_HISR_TEIF6
 ((
uöt32_t
)0x00080000)

	)

4661 
	#DMA_HISR_DMEIF6
 ((
uöt32_t
)0x00040000)

	)

4662 
	#DMA_HISR_FEIF6
 ((
uöt32_t
)0x00010000)

	)

4663 
	#DMA_HISR_TCIF5
 ((
uöt32_t
)0x00000800)

	)

4664 
	#DMA_HISR_HTIF5
 ((
uöt32_t
)0x00000400)

	)

4665 
	#DMA_HISR_TEIF5
 ((
uöt32_t
)0x00000200)

	)

4666 
	#DMA_HISR_DMEIF5
 ((
uöt32_t
)0x00000100)

	)

4667 
	#DMA_HISR_FEIF5
 ((
uöt32_t
)0x00000040)

	)

4668 
	#DMA_HISR_TCIF4
 ((
uöt32_t
)0x00000020)

	)

4669 
	#DMA_HISR_HTIF4
 ((
uöt32_t
)0x00000010)

	)

4670 
	#DMA_HISR_TEIF4
 ((
uöt32_t
)0x00000008)

	)

4671 
	#DMA_HISR_DMEIF4
 ((
uöt32_t
)0x00000004)

	)

4672 
	#DMA_HISR_FEIF4
 ((
uöt32_t
)0x00000001)

	)

4675 
	#DMA_LIFCR_CTCIF3
 ((
uöt32_t
)0x08000000)

	)

4676 
	#DMA_LIFCR_CHTIF3
 ((
uöt32_t
)0x04000000)

	)

4677 
	#DMA_LIFCR_CTEIF3
 ((
uöt32_t
)0x02000000)

	)

4678 
	#DMA_LIFCR_CDMEIF3
 ((
uöt32_t
)0x01000000)

	)

4679 
	#DMA_LIFCR_CFEIF3
 ((
uöt32_t
)0x00400000)

	)

4680 
	#DMA_LIFCR_CTCIF2
 ((
uöt32_t
)0x00200000)

	)

4681 
	#DMA_LIFCR_CHTIF2
 ((
uöt32_t
)0x00100000)

	)

4682 
	#DMA_LIFCR_CTEIF2
 ((
uöt32_t
)0x00080000)

	)

4683 
	#DMA_LIFCR_CDMEIF2
 ((
uöt32_t
)0x00040000)

	)

4684 
	#DMA_LIFCR_CFEIF2
 ((
uöt32_t
)0x00010000)

	)

4685 
	#DMA_LIFCR_CTCIF1
 ((
uöt32_t
)0x00000800)

	)

4686 
	#DMA_LIFCR_CHTIF1
 ((
uöt32_t
)0x00000400)

	)

4687 
	#DMA_LIFCR_CTEIF1
 ((
uöt32_t
)0x00000200)

	)

4688 
	#DMA_LIFCR_CDMEIF1
 ((
uöt32_t
)0x00000100)

	)

4689 
	#DMA_LIFCR_CFEIF1
 ((
uöt32_t
)0x00000040)

	)

4690 
	#DMA_LIFCR_CTCIF0
 ((
uöt32_t
)0x00000020)

	)

4691 
	#DMA_LIFCR_CHTIF0
 ((
uöt32_t
)0x00000010)

	)

4692 
	#DMA_LIFCR_CTEIF0
 ((
uöt32_t
)0x00000008)

	)

4693 
	#DMA_LIFCR_CDMEIF0
 ((
uöt32_t
)0x00000004)

	)

4694 
	#DMA_LIFCR_CFEIF0
 ((
uöt32_t
)0x00000001)

	)

4697 
	#DMA_HIFCR_CTCIF7
 ((
uöt32_t
)0x08000000)

	)

4698 
	#DMA_HIFCR_CHTIF7
 ((
uöt32_t
)0x04000000)

	)

4699 
	#DMA_HIFCR_CTEIF7
 ((
uöt32_t
)0x02000000)

	)

4700 
	#DMA_HIFCR_CDMEIF7
 ((
uöt32_t
)0x01000000)

	)

4701 
	#DMA_HIFCR_CFEIF7
 ((
uöt32_t
)0x00400000)

	)

4702 
	#DMA_HIFCR_CTCIF6
 ((
uöt32_t
)0x00200000)

	)

4703 
	#DMA_HIFCR_CHTIF6
 ((
uöt32_t
)0x00100000)

	)

4704 
	#DMA_HIFCR_CTEIF6
 ((
uöt32_t
)0x00080000)

	)

4705 
	#DMA_HIFCR_CDMEIF6
 ((
uöt32_t
)0x00040000)

	)

4706 
	#DMA_HIFCR_CFEIF6
 ((
uöt32_t
)0x00010000)

	)

4707 
	#DMA_HIFCR_CTCIF5
 ((
uöt32_t
)0x00000800)

	)

4708 
	#DMA_HIFCR_CHTIF5
 ((
uöt32_t
)0x00000400)

	)

4709 
	#DMA_HIFCR_CTEIF5
 ((
uöt32_t
)0x00000200)

	)

4710 
	#DMA_HIFCR_CDMEIF5
 ((
uöt32_t
)0x00000100)

	)

4711 
	#DMA_HIFCR_CFEIF5
 ((
uöt32_t
)0x00000040)

	)

4712 
	#DMA_HIFCR_CTCIF4
 ((
uöt32_t
)0x00000020)

	)

4713 
	#DMA_HIFCR_CHTIF4
 ((
uöt32_t
)0x00000010)

	)

4714 
	#DMA_HIFCR_CTEIF4
 ((
uöt32_t
)0x00000008)

	)

4715 
	#DMA_HIFCR_CDMEIF4
 ((
uöt32_t
)0x00000004)

	)

4716 
	#DMA_HIFCR_CFEIF4
 ((
uöt32_t
)0x00000001)

	)

4726 
	#DMA2D_CR_START
 ((
uöt32_t
)0x00000001Ë

	)

4727 
	#DMA2D_CR_SUSP
 ((
uöt32_t
)0x00000002Ë

	)

4728 
	#DMA2D_CR_ABORT
 ((
uöt32_t
)0x00000004Ë

	)

4729 
	#DMA2D_CR_TEIE
 ((
uöt32_t
)0x00000100Ë

	)

4730 
	#DMA2D_CR_TCIE
 ((
uöt32_t
)0x00000200Ë

	)

4731 
	#DMA2D_CR_TWIE
 ((
uöt32_t
)0x00000400Ë

	)

4732 
	#DMA2D_CR_CAEIE
 ((
uöt32_t
)0x00000800Ë

	)

4733 
	#DMA2D_CR_CTCIE
 ((
uöt32_t
)0x00001000Ë

	)

4734 
	#DMA2D_CR_CEIE
 ((
uöt32_t
)0x00002000Ë

	)

4735 
	#DMA2D_CR_MODE
 ((
uöt32_t
)0x00030000Ë

	)

4739 
	#DMA2D_ISR_TEIF
 ((
uöt32_t
)0x00000001Ë

	)

4740 
	#DMA2D_ISR_TCIF
 ((
uöt32_t
)0x00000002Ë

	)

4741 
	#DMA2D_ISR_TWIF
 ((
uöt32_t
)0x00000004Ë

	)

4742 
	#DMA2D_ISR_CAEIF
 ((
uöt32_t
)0x00000008Ë

	)

4743 
	#DMA2D_ISR_CTCIF
 ((
uöt32_t
)0x00000010Ë

	)

4744 
	#DMA2D_ISR_CEIF
 ((
uöt32_t
)0x00000020Ë

	)

4748 
	#DMA2D_IFCR_CTEIF
 ((
uöt32_t
)0x00000001Ë

	)

4749 
	#DMA2D_IFCR_CTCIF
 ((
uöt32_t
)0x00000002Ë

	)

4750 
	#DMA2D_IFCR_CTWIF
 ((
uöt32_t
)0x00000004Ë

	)

4751 
	#DMA2D_IFCR_CAECIF
 ((
uöt32_t
)0x00000008Ë

	)

4752 
	#DMA2D_IFCR_CCTCIF
 ((
uöt32_t
)0x00000010Ë

	)

4753 
	#DMA2D_IFCR_CCEIF
 ((
uöt32_t
)0x00000020Ë

	)

4756 
	#DMA2D_IFSR_CTEIF
 
DMA2D_IFCR_CTEIF


	)

4757 
	#DMA2D_IFSR_CTCIF
 
DMA2D_IFCR_CTCIF


	)

4758 
	#DMA2D_IFSR_CTWIF
 
DMA2D_IFCR_CTWIF


	)

4759 
	#DMA2D_IFSR_CCAEIF
 
DMA2D_IFCR_CAECIF


	)

4760 
	#DMA2D_IFSR_CCTCIF
 
DMA2D_IFCR_CCTCIF


	)

4761 
	#DMA2D_IFSR_CCEIF
 
DMA2D_IFCR_CCEIF


	)

4765 
	#DMA2D_FGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4769 
	#DMA2D_FGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4773 
	#DMA2D_BGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4777 
	#DMA2D_BGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4781 
	#DMA2D_FGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

4782 
	#DMA2D_FGPFCCR_CM_0
 ((
uöt32_t
)0x00000001Ë

	)

4783 
	#DMA2D_FGPFCCR_CM_1
 ((
uöt32_t
)0x00000002Ë

	)

4784 
	#DMA2D_FGPFCCR_CM_2
 ((
uöt32_t
)0x00000004Ë

	)

4785 
	#DMA2D_FGPFCCR_CM_3
 ((
uöt32_t
)0x00000008Ë

	)

4786 
	#DMA2D_FGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

4787 
	#DMA2D_FGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

4788 
	#DMA2D_FGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

4789 
	#DMA2D_FGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

4790 
	#DMA2D_FGPFCCR_AM_0
 ((
uöt32_t
)0x00010000Ë

	)

4791 
	#DMA2D_FGPFCCR_AM_1
 ((
uöt32_t
)0x00020000Ë

	)

4792 
	#DMA2D_FGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

4796 
	#DMA2D_FGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

4797 
	#DMA2D_FGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

4798 
	#DMA2D_FGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

4802 
	#DMA2D_BGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

4803 
	#DMA2D_BGPFCCR_CM_0
 ((
uöt32_t
)0x00000001Ë

	)

4804 
	#DMA2D_BGPFCCR_CM_1
 ((
uöt32_t
)0x00000002Ë

	)

4805 
	#DMA2D_BGPFCCR_CM_2
 ((
uöt32_t
)0x00000004Ë

	)

4806 
	#DMA2D_FGPFCCR_CM_3
 ((
uöt32_t
)0x00000008Ë

	)

4807 
	#DMA2D_BGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

4808 
	#DMA2D_BGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

4809 
	#DMA2D_BGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

4810 
	#DMA2D_BGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

4811 
	#DMA2D_BGPFCCR_AM_0
 ((
uöt32_t
)0x00010000Ë

	)

4812 
	#DMA2D_BGPFCCR_AM_1
 ((
uöt32_t
)0x00020000Ë

	)

4813 
	#DMA2D_BGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

4817 
	#DMA2D_BGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

4818 
	#DMA2D_BGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

4819 
	#DMA2D_BGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

4823 
	#DMA2D_FGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4827 
	#DMA2D_BGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4831 
	#DMA2D_OPFCCR_CM
 ((
uöt32_t
)0x00000007Ë

	)

4832 
	#DMA2D_OPFCCR_CM_0
 ((
uöt32_t
)0x00000001Ë

	)

4833 
	#DMA2D_OPFCCR_CM_1
 ((
uöt32_t
)0x00000002Ë

	)

4834 
	#DMA2D_OPFCCR_CM_2
 ((
uöt32_t
)0x00000004Ë

	)

4840 
	#DMA2D_OCOLR_BLUE_1
 ((
uöt32_t
)0x000000FFË

	)

4841 
	#DMA2D_OCOLR_GREEN_1
 ((
uöt32_t
)0x0000FF00Ë

	)

4842 
	#DMA2D_OCOLR_RED_1
 ((
uöt32_t
)0x00FF0000Ë

	)

4843 
	#DMA2D_OCOLR_ALPHA_1
 ((
uöt32_t
)0xFF000000Ë

	)

4846 
	#DMA2D_OCOLR_BLUE_2
 ((
uöt32_t
)0x0000001FË

	)

4847 
	#DMA2D_OCOLR_GREEN_2
 ((
uöt32_t
)0x000007E0Ë

	)

4848 
	#DMA2D_OCOLR_RED_2
 ((
uöt32_t
)0x0000F800Ë

	)

4851 
	#DMA2D_OCOLR_BLUE_3
 ((
uöt32_t
)0x0000001FË

	)

4852 
	#DMA2D_OCOLR_GREEN_3
 ((
uöt32_t
)0x000003E0Ë

	)

4853 
	#DMA2D_OCOLR_RED_3
 ((
uöt32_t
)0x00007C00Ë

	)

4854 
	#DMA2D_OCOLR_ALPHA_3
 ((
uöt32_t
)0x00008000Ë

	)

4857 
	#DMA2D_OCOLR_BLUE_4
 ((
uöt32_t
)0x0000000FË

	)

4858 
	#DMA2D_OCOLR_GREEN_4
 ((
uöt32_t
)0x000000F0Ë

	)

4859 
	#DMA2D_OCOLR_RED_4
 ((
uöt32_t
)0x00000F00Ë

	)

4860 
	#DMA2D_OCOLR_ALPHA_4
 ((
uöt32_t
)0x0000F000Ë

	)

4864 
	#DMA2D_OMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4868 
	#DMA2D_OOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4872 
	#DMA2D_NLR_NL
 ((
uöt32_t
)0x0000FFFFË

	)

4873 
	#DMA2D_NLR_PL
 ((
uöt32_t
)0x3FFF0000Ë

	)

4877 
	#DMA2D_LWR_LW
 ((
uöt32_t
)0x0000FFFFË

	)

4881 
	#DMA2D_AMTCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

4882 
	#DMA2D_AMTCR_DT
 ((
uöt32_t
)0x0000FF00Ë

	)

4897 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

4898 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

4899 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

4900 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

4901 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

4902 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

4903 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

4904 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

4905 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

4906 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

4907 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

4908 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

4909 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

4910 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

4911 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

4912 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

4913 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

4914 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

4915 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

4916 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

4917 
	#EXTI_IMR_MR23
 ((
uöt32_t
)0x00800000Ë

	)

4920 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

4921 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

4922 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

4923 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

4924 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

4925 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

4926 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

4927 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

4928 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

4929 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

4930 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

4931 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

4932 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

4933 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

4934 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

4935 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

4936 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

4937 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

4938 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

4939 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

4940 
	#EXTI_EMR_MR23
 ((
uöt32_t
)0x00800000Ë

	)

4943 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

4944 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

4945 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

4946 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

4947 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

4948 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

4949 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

4950 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

4951 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

4952 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

4953 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

4954 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

4955 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

4956 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

4957 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

4958 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

4959 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

4960 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

4961 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

4962 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

4963 
	#EXTI_RTSR_TR23
 ((
uöt32_t
)0x00800000Ë

	)

4966 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

4967 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

4968 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

4969 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

4970 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

4971 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

4972 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

4973 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

4974 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

4975 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

4976 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

4977 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

4978 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

4979 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

4980 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

4981 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

4982 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

4983 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

4984 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

4985 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

4986 
	#EXTI_FTSR_TR23
 ((
uöt32_t
)0x00800000Ë

	)

4989 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

4990 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

4991 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

4992 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

4993 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

4994 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

4995 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

4996 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

4997 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

4998 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

4999 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

5000 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

5001 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

5002 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

5003 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

5004 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

5005 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

5006 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

5007 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

5008 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

5009 
	#EXTI_SWIER_SWIER23
 ((
uöt32_t
)0x00800000Ë

	)

5012 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

5013 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

5014 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

5015 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

5016 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

5017 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

5018 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

5019 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

5020 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

5021 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

5022 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

5023 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

5024 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

5025 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

5026 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

5027 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

5028 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

5029 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

5030 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

5031 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

5032 
	#EXTI_PR_PR23
 ((
uöt32_t
)0x00800000Ë

	)

5040 
	#FLASH_ACR_LATENCY
 ((
uöt32_t
)0x0000000F)

	)

5041 
	#FLASH_ACR_LATENCY_0WS
 ((
uöt32_t
)0x00000000)

	)

5042 
	#FLASH_ACR_LATENCY_1WS
 ((
uöt32_t
)0x00000001)

	)

5043 
	#FLASH_ACR_LATENCY_2WS
 ((
uöt32_t
)0x00000002)

	)

5044 
	#FLASH_ACR_LATENCY_3WS
 ((
uöt32_t
)0x00000003)

	)

5045 
	#FLASH_ACR_LATENCY_4WS
 ((
uöt32_t
)0x00000004)

	)

5046 
	#FLASH_ACR_LATENCY_5WS
 ((
uöt32_t
)0x00000005)

	)

5047 
	#FLASH_ACR_LATENCY_6WS
 ((
uöt32_t
)0x00000006)

	)

5048 
	#FLASH_ACR_LATENCY_7WS
 ((
uöt32_t
)0x00000007)

	)

5049 
	#FLASH_ACR_LATENCY_8WS
 ((
uöt32_t
)0x00000008)

	)

5050 
	#FLASH_ACR_LATENCY_9WS
 ((
uöt32_t
)0x00000009)

	)

5051 
	#FLASH_ACR_LATENCY_10WS
 ((
uöt32_t
)0x0000000A)

	)

5052 
	#FLASH_ACR_LATENCY_11WS
 ((
uöt32_t
)0x0000000B)

	)

5053 
	#FLASH_ACR_LATENCY_12WS
 ((
uöt32_t
)0x0000000C)

	)

5054 
	#FLASH_ACR_LATENCY_13WS
 ((
uöt32_t
)0x0000000D)

	)

5055 
	#FLASH_ACR_LATENCY_14WS
 ((
uöt32_t
)0x0000000E)

	)

5056 
	#FLASH_ACR_LATENCY_15WS
 ((
uöt32_t
)0x0000000F)

	)

5058 
	#FLASH_ACR_PRFTEN
 ((
uöt32_t
)0x00000100)

	)

5059 
	#FLASH_ACR_ICEN
 ((
uöt32_t
)0x00000200)

	)

5060 
	#FLASH_ACR_DCEN
 ((
uöt32_t
)0x00000400)

	)

5061 
	#FLASH_ACR_ICRST
 ((
uöt32_t
)0x00000800)

	)

5062 
	#FLASH_ACR_DCRST
 ((
uöt32_t
)0x00001000)

	)

5063 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

5064 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C03)

	)

5067 
	#FLASH_SR_EOP
 ((
uöt32_t
)0x00000001)

	)

5068 
	#FLASH_SR_SOP
 ((
uöt32_t
)0x00000002)

	)

5069 
	#FLASH_SR_WRPERR
 ((
uöt32_t
)0x00000010)

	)

5070 
	#FLASH_SR_PGAERR
 ((
uöt32_t
)0x00000020)

	)

5071 
	#FLASH_SR_PGPERR
 ((
uöt32_t
)0x00000040)

	)

5072 
	#FLASH_SR_PGSERR
 ((
uöt32_t
)0x00000080)

	)

5073 
	#FLASH_SR_BSY
 ((
uöt32_t
)0x00010000)

	)

5076 
	#FLASH_CR_PG
 ((
uöt32_t
)0x00000001)

	)

5077 
	#FLASH_CR_SER
 ((
uöt32_t
)0x00000002)

	)

5078 
	#FLASH_CR_MER
 ((
uöt32_t
)0x00000004)

	)

5079 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

5080 
	#FLASH_CR_SNB
 ((
uöt32_t
)0x000000F8)

	)

5081 
	#FLASH_CR_SNB_0
 ((
uöt32_t
)0x00000008)

	)

5082 
	#FLASH_CR_SNB_1
 ((
uöt32_t
)0x00000010)

	)

5083 
	#FLASH_CR_SNB_2
 ((
uöt32_t
)0x00000020)

	)

5084 
	#FLASH_CR_SNB_3
 ((
uöt32_t
)0x00000040)

	)

5085 
	#FLASH_CR_SNB_4
 ((
uöt32_t
)0x00000040)

	)

5086 
	#FLASH_CR_PSIZE
 ((
uöt32_t
)0x00000300)

	)

5087 
	#FLASH_CR_PSIZE_0
 ((
uöt32_t
)0x00000100)

	)

5088 
	#FLASH_CR_PSIZE_1
 ((
uöt32_t
)0x00000200)

	)

5089 
	#FLASH_CR_MER2
 ((
uöt32_t
)0x00008000)

	)

5090 
	#FLASH_CR_STRT
 ((
uöt32_t
)0x00010000)

	)

5091 
	#FLASH_CR_EOPIE
 ((
uöt32_t
)0x01000000)

	)

5092 
	#FLASH_CR_LOCK
 ((
uöt32_t
)0x80000000)

	)

5095 
	#FLASH_OPTCR_OPTLOCK
 ((
uöt32_t
)0x00000001)

	)

5096 
	#FLASH_OPTCR_OPTSTRT
 ((
uöt32_t
)0x00000002)

	)

5097 
	#FLASH_OPTCR_BOR_LEV_0
 ((
uöt32_t
)0x00000004)

	)

5098 
	#FLASH_OPTCR_BOR_LEV_1
 ((
uöt32_t
)0x00000008)

	)

5099 
	#FLASH_OPTCR_BOR_LEV
 ((
uöt32_t
)0x0000000C)

	)

5100 
	#FLASH_OPTCR_BFB2
 ((
uöt32_t
)0x00000010)

	)

5102 
	#FLASH_OPTCR_WDG_SW
 ((
uöt32_t
)0x00000020)

	)

5103 
	#FLASH_OPTCR_nRST_STOP
 ((
uöt32_t
)0x00000040)

	)

5104 
	#FLASH_OPTCR_nRST_STDBY
 ((
uöt32_t
)0x00000080)

	)

5105 
	#FLASH_OPTCR_RDP
 ((
uöt32_t
)0x0000FF00)

	)

5106 
	#FLASH_OPTCR_RDP_0
 ((
uöt32_t
)0x00000100)

	)

5107 
	#FLASH_OPTCR_RDP_1
 ((
uöt32_t
)0x00000200)

	)

5108 
	#FLASH_OPTCR_RDP_2
 ((
uöt32_t
)0x00000400)

	)

5109 
	#FLASH_OPTCR_RDP_3
 ((
uöt32_t
)0x00000800)

	)

5110 
	#FLASH_OPTCR_RDP_4
 ((
uöt32_t
)0x00001000)

	)

5111 
	#FLASH_OPTCR_RDP_5
 ((
uöt32_t
)0x00002000)

	)

5112 
	#FLASH_OPTCR_RDP_6
 ((
uöt32_t
)0x00004000)

	)

5113 
	#FLASH_OPTCR_RDP_7
 ((
uöt32_t
)0x00008000)

	)

5114 
	#FLASH_OPTCR_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

5115 
	#FLASH_OPTCR_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

5116 
	#FLASH_OPTCR_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

5117 
	#FLASH_OPTCR_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

5118 
	#FLASH_OPTCR_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

5119 
	#FLASH_OPTCR_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

5120 
	#FLASH_OPTCR_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

5121 
	#FLASH_OPTCR_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

5122 
	#FLASH_OPTCR_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

5123 
	#FLASH_OPTCR_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

5124 
	#FLASH_OPTCR_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

5125 
	#FLASH_OPTCR_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

5126 
	#FLASH_OPTCR_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

5128 
	#FLASH_OPTCR_DB1M
 ((
uöt32_t
)0x40000000)

	)

5129 
	#FLASH_OPTCR_SPRMOD
 ((
uöt32_t
)0x80000000)

	)

5132 
	#FLASH_OPTCR1_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

5133 
	#FLASH_OPTCR1_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

5134 
	#FLASH_OPTCR1_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

5135 
	#FLASH_OPTCR1_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

5136 
	#FLASH_OPTCR1_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

5137 
	#FLASH_OPTCR1_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

5138 
	#FLASH_OPTCR1_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

5139 
	#FLASH_OPTCR1_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

5140 
	#FLASH_OPTCR1_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

5141 
	#FLASH_OPTCR1_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

5142 
	#FLASH_OPTCR1_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

5143 
	#FLASH_OPTCR1_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

5144 
	#FLASH_OPTCR1_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

5146 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

5153 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5154 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5156 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5157 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5158 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5160 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5161 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5162 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5164 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5165 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5166 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5167 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5168 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5169 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5170 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5171 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5172 
	#FSMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5173 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5176 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5177 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5179 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5180 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5181 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5183 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5184 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5185 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5187 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5188 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5189 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5190 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5191 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5192 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5193 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5194 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5195 
	#FSMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5196 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5199 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5200 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5202 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5203 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5204 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5206 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5207 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5208 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5210 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5211 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5212 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5213 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5214 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5215 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5216 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5217 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5218 
	#FSMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5219 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5222 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5223 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5225 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5226 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5227 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5229 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5230 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5231 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5233 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5234 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5235 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5236 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5237 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5238 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5239 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5240 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5241 
	#FSMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5242 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5245 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5246 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5247 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5248 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5249 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5251 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5252 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5253 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5254 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5255 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5257 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5258 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5259 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5260 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5261 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5263 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5264 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5265 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5266 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5267 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5269 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5270 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5271 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5272 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5273 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5275 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5276 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5277 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5278 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5279 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5281 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5282 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5283 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5286 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5287 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5288 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5289 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5290 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5292 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5293 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5294 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5295 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5296 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5298 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5299 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5300 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5301 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5302 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5304 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5305 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5306 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5307 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5308 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5310 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5311 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5312 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5313 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5314 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5316 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5317 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5318 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5319 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5320 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5322 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5323 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5324 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5327 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5328 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5329 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5330 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5331 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5333 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5334 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5335 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5336 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5337 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5339 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5340 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5341 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5342 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5343 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5345 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5346 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5347 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5348 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5349 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5351 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5352 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5353 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5354 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5355 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5357 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5358 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5359 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5360 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5361 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5363 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5364 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5365 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5368 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5369 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5370 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5371 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5372 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5374 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5375 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5376 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5377 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5378 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5380 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5381 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5382 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5383 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5384 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5386 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5387 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5388 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5389 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5390 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5392 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5393 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5394 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5395 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5396 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5398 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5399 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5400 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5401 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5402 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5404 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5405 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5406 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5409 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5410 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5411 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5412 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5413 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5415 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5416 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5417 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5418 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5419 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5421 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5422 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5423 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5424 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5425 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5427 
	#FSMC_BWTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5428 
	#FSMC_BWTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5429 
	#FSMC_BWTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5430 
	#FSMC_BWTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5431 
	#FSMC_BWTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5433 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5434 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5435 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5438 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5439 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5440 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5441 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5442 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5444 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5445 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5446 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5447 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5448 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5450 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5451 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5452 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5453 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5454 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5456 
	#FSMC_BWTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5457 
	#FSMC_BWTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5458 
	#FSMC_BWTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5459 
	#FSMC_BWTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5460 
	#FSMC_BWTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5462 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5463 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5464 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5467 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5468 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5469 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5470 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5471 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5473 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5474 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5475 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5476 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5477 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5479 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5480 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5481 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5482 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5483 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5485 
	#FSMC_BWTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5486 
	#FSMC_BWTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5487 
	#FSMC_BWTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5488 
	#FSMC_BWTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5489 
	#FSMC_BWTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5491 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5492 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5493 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5496 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5497 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5498 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5499 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5500 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5502 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5503 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5504 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5505 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5506 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5508 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5509 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5510 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5511 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5512 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5514 
	#FSMC_BWTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5515 
	#FSMC_BWTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5516 
	#FSMC_BWTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5517 
	#FSMC_BWTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5518 
	#FSMC_BWTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5520 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5521 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5522 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5525 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5526 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5527 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5529 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5530 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5531 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5533 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5535 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5536 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5537 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5538 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5539 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5541 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5542 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5543 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5544 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5545 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5547 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5548 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5549 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5550 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5553 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5554 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5555 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5557 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5558 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5559 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5561 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5563 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5564 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5565 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5566 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5567 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5569 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5570 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5571 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5572 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5573 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5575 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5576 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5577 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5578 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5581 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5582 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5583 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5585 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5586 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5587 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5589 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5591 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5592 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5593 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5594 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5595 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5597 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5598 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5599 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5600 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5601 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5603 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5604 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5605 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5606 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5609 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

5610 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

5611 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

5612 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

5613 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

5614 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

5615 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5618 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

5619 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

5620 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

5621 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

5622 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

5623 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

5624 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5627 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

5628 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

5629 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

5630 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

5631 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

5632 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

5633 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5636 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

5637 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5638 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5639 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5640 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5641 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5642 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5643 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5644 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5646 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5647 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5648 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5649 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5650 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5651 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5652 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5653 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5654 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5656 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5657 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5658 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5659 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5660 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5661 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5662 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5663 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5664 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5666 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5667 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5668 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5669 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5670 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5671 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5672 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5673 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5674 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5677 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

5678 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5679 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5680 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5681 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5682 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5683 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5684 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5685 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5687 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5688 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5689 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5690 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5691 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5692 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5693 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5694 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5695 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5697 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5698 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5699 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5700 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5701 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5702 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5703 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5704 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5705 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5707 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5708 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5709 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5710 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5711 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5712 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5713 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5714 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5715 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5718 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

5719 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5720 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5721 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5722 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5723 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5724 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5725 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5726 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5728 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5729 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5730 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5731 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5732 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5733 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5734 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5735 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5736 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5738 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5739 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5740 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5741 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5742 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5743 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5744 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5745 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5746 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5748 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5749 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5750 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5751 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5752 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5753 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5754 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5755 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5756 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5759 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

5760 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5761 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5762 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5763 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5764 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5765 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5766 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5767 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5769 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5770 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5771 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5772 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5773 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5774 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5775 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5776 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5777 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5779 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5780 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5781 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5782 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5783 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5784 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5785 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5786 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5787 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5789 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5790 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5791 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5792 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5793 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5794 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5795 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5796 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5797 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5800 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

5801 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5802 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5803 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5804 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5805 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5806 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5807 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5808 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5810 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5811 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5812 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5813 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5814 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5815 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5816 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5817 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5818 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5820 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5821 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5822 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5823 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5824 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5825 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5826 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5827 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5828 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5830 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5831 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5832 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5833 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5834 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5835 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5836 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5837 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5838 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5841 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

5842 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5843 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5844 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5845 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5846 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5847 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5848 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5849 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5851 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5852 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5853 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5854 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5855 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5856 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5857 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5858 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5859 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5861 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5862 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5863 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5864 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5865 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5866 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5867 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5868 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5869 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5871 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5872 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5873 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5874 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5875 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5876 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5877 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5878 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5879 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5882 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

5883 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5884 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5885 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5886 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5887 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5888 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5889 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5890 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5892 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5893 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5894 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5895 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5896 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5897 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5898 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5899 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5900 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5902 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5903 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5904 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5905 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5906 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5907 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5908 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5909 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5910 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5912 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5913 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5914 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5915 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5916 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5917 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5918 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5919 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5920 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5923 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5926 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5929 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

5936 
	#FMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5937 
	#FMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5939 
	#FMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5940 
	#FMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5941 
	#FMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5943 
	#FMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5944 
	#FMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5945 
	#FMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5947 
	#FMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5948 
	#FMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5949 
	#FMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5950 
	#FMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5951 
	#FMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5952 
	#FMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5953 
	#FMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5954 
	#FMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5955 
	#FMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5956 
	#FMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5957 
	#FMC_BCR1_CCLKEN
 ((
uöt32_t
)0x00100000Ë

	)

5960 
	#FMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5961 
	#FMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5963 
	#FMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5964 
	#FMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5965 
	#FMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5967 
	#FMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5968 
	#FMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5969 
	#FMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5971 
	#FMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5972 
	#FMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5973 
	#FMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5974 
	#FMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5975 
	#FMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5976 
	#FMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5977 
	#FMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5978 
	#FMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5979 
	#FMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5980 
	#FMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5983 
	#FMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5984 
	#FMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5986 
	#FMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5987 
	#FMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5988 
	#FMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5990 
	#FMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5991 
	#FMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5992 
	#FMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5994 
	#FMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5995 
	#FMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5996 
	#FMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5997 
	#FMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5998 
	#FMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5999 
	#FMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

6000 
	#FMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

6001 
	#FMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

6002 
	#FMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

6003 
	#FMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

6006 
	#FMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

6007 
	#FMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

6009 
	#FMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

6010 
	#FMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

6011 
	#FMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

6013 
	#FMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6014 
	#FMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6015 
	#FMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6017 
	#FMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

6018 
	#FMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

6019 
	#FMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

6020 
	#FMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

6021 
	#FMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

6022 
	#FMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

6023 
	#FMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

6024 
	#FMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

6025 
	#FMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

6026 
	#FMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

6029 
	#FMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6030 
	#FMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6031 
	#FMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6032 
	#FMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6033 
	#FMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6035 
	#FMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6036 
	#FMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6037 
	#FMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6038 
	#FMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6039 
	#FMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6041 
	#FMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6042 
	#FMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6043 
	#FMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6044 
	#FMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6045 
	#FMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6046 
	#FMC_BTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6047 
	#FMC_BTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6048 
	#FMC_BTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6049 
	#FMC_BTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6051 
	#FMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6052 
	#FMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6053 
	#FMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6054 
	#FMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6055 
	#FMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6057 
	#FMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6058 
	#FMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6059 
	#FMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6060 
	#FMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6061 
	#FMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6063 
	#FMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6064 
	#FMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6065 
	#FMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6066 
	#FMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6067 
	#FMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6069 
	#FMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6070 
	#FMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6071 
	#FMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6074 
	#FMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6075 
	#FMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6076 
	#FMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6077 
	#FMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6078 
	#FMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6080 
	#FMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6081 
	#FMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6082 
	#FMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6083 
	#FMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6084 
	#FMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6086 
	#FMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6087 
	#FMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6088 
	#FMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6089 
	#FMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6090 
	#FMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6091 
	#FMC_BTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6092 
	#FMC_BTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6093 
	#FMC_BTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6094 
	#FMC_BTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6096 
	#FMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6097 
	#FMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6098 
	#FMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6099 
	#FMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6100 
	#FMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6102 
	#FMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6103 
	#FMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6104 
	#FMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6105 
	#FMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6106 
	#FMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6108 
	#FMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6109 
	#FMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6110 
	#FMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6111 
	#FMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6112 
	#FMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6114 
	#FMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6115 
	#FMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6116 
	#FMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6119 
	#FMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6120 
	#FMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6121 
	#FMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6122 
	#FMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6123 
	#FMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6125 
	#FMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6126 
	#FMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6127 
	#FMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6128 
	#FMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6129 
	#FMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6131 
	#FMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6132 
	#FMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6133 
	#FMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6134 
	#FMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6135 
	#FMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6136 
	#FMC_BTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6137 
	#FMC_BTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6138 
	#FMC_BTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6139 
	#FMC_BTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6141 
	#FMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6142 
	#FMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6143 
	#FMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6144 
	#FMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6145 
	#FMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6147 
	#FMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6148 
	#FMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6149 
	#FMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6150 
	#FMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6151 
	#FMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6153 
	#FMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6154 
	#FMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6155 
	#FMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6156 
	#FMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6157 
	#FMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6159 
	#FMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6160 
	#FMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6161 
	#FMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6164 
	#FMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6165 
	#FMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6166 
	#FMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6167 
	#FMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6168 
	#FMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6170 
	#FMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6171 
	#FMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6172 
	#FMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6173 
	#FMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6174 
	#FMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6176 
	#FMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6177 
	#FMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6178 
	#FMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6179 
	#FMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6180 
	#FMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6181 
	#FMC_BTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6182 
	#FMC_BTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6183 
	#FMC_BTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6184 
	#FMC_BTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6186 
	#FMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6187 
	#FMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6188 
	#FMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6189 
	#FMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6190 
	#FMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6192 
	#FMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6193 
	#FMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6194 
	#FMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6195 
	#FMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6196 
	#FMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6198 
	#FMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6199 
	#FMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6200 
	#FMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6201 
	#FMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6202 
	#FMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6204 
	#FMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6205 
	#FMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6206 
	#FMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6209 
	#FMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6210 
	#FMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6211 
	#FMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6212 
	#FMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6213 
	#FMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6215 
	#FMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6216 
	#FMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6217 
	#FMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6218 
	#FMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6219 
	#FMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6221 
	#FMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6222 
	#FMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6223 
	#FMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6224 
	#FMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6225 
	#FMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6226 
	#FMC_BWTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6227 
	#FMC_BWTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6228 
	#FMC_BWTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6229 
	#FMC_BWTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6231 
	#FMC_BWTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6232 
	#FMC_BWTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6233 
	#FMC_BWTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6234 
	#FMC_BWTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6235 
	#FMC_BWTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6237 
	#FMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6238 
	#FMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6239 
	#FMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6242 
	#FMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6243 
	#FMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6244 
	#FMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6245 
	#FMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6246 
	#FMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6248 
	#FMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6249 
	#FMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6250 
	#FMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6251 
	#FMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6252 
	#FMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6254 
	#FMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6255 
	#FMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6256 
	#FMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6257 
	#FMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6258 
	#FMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6259 
	#FMC_BWTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6260 
	#FMC_BWTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6261 
	#FMC_BWTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6262 
	#FMC_BWTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6264 
	#FMC_BWTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6265 
	#FMC_BWTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6266 
	#FMC_BWTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6267 
	#FMC_BWTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6268 
	#FMC_BWTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6270 
	#FMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6271 
	#FMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6272 
	#FMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6275 
	#FMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6276 
	#FMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6277 
	#FMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6278 
	#FMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6279 
	#FMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6281 
	#FMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6282 
	#FMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6283 
	#FMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6284 
	#FMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6285 
	#FMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6287 
	#FMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6288 
	#FMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6289 
	#FMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6290 
	#FMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6291 
	#FMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6292 
	#FMC_BWTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6293 
	#FMC_BWTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6294 
	#FMC_BWTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6295 
	#FMC_BWTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6297 
	#FMC_BWTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6298 
	#FMC_BWTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6299 
	#FMC_BWTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6300 
	#FMC_BWTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6301 
	#FMC_BWTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6303 
	#FMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6304 
	#FMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6305 
	#FMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6308 
	#FMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6309 
	#FMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6310 
	#FMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6311 
	#FMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6312 
	#FMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6314 
	#FMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6315 
	#FMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6316 
	#FMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6317 
	#FMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6318 
	#FMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6320 
	#FMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6321 
	#FMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6322 
	#FMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6323 
	#FMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6324 
	#FMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6325 
	#FMC_BWTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6326 
	#FMC_BWTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6327 
	#FMC_BWTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6328 
	#FMC_BWTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6330 
	#FMC_BWTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6331 
	#FMC_BWTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6332 
	#FMC_BWTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6333 
	#FMC_BWTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6334 
	#FMC_BWTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6336 
	#FMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6337 
	#FMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6338 
	#FMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6341 
	#FMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

6342 
	#FMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

6343 
	#FMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

6345 
	#FMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

6346 
	#FMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6347 
	#FMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6349 
	#FMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

6351 
	#FMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

6352 
	#FMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

6353 
	#FMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

6354 
	#FMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

6355 
	#FMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

6357 
	#FMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

6358 
	#FMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

6359 
	#FMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

6360 
	#FMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

6361 
	#FMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

6363 
	#FMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

6364 
	#FMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

6365 
	#FMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

6366 
	#FMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

6369 
	#FMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

6370 
	#FMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

6371 
	#FMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

6373 
	#FMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

6374 
	#FMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6375 
	#FMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6377 
	#FMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

6379 
	#FMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

6380 
	#FMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

6381 
	#FMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

6382 
	#FMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

6383 
	#FMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

6385 
	#FMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

6386 
	#FMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

6387 
	#FMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

6388 
	#FMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

6389 
	#FMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

6391 
	#FMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

6392 
	#FMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

6393 
	#FMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

6394 
	#FMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

6397 
	#FMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

6398 
	#FMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

6399 
	#FMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

6401 
	#FMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

6402 
	#FMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6403 
	#FMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6405 
	#FMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

6407 
	#FMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

6408 
	#FMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

6409 
	#FMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

6410 
	#FMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

6411 
	#FMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

6413 
	#FMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

6414 
	#FMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

6415 
	#FMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

6416 
	#FMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

6417 
	#FMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

6419 
	#FMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

6420 
	#FMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

6421 
	#FMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

6422 
	#FMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

6425 
	#FMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

6426 
	#FMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

6427 
	#FMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

6428 
	#FMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

6429 
	#FMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

6430 
	#FMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

6431 
	#FMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6434 
	#FMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

6435 
	#FMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

6436 
	#FMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

6437 
	#FMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

6438 
	#FMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

6439 
	#FMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

6440 
	#FMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6443 
	#FMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

6444 
	#FMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

6445 
	#FMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

6446 
	#FMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

6447 
	#FMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

6448 
	#FMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

6449 
	#FMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6452 
	#FMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

6453 
	#FMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

6454 
	#FMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

6455 
	#FMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

6456 
	#FMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

6457 
	#FMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

6458 
	#FMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

6459 
	#FMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

6460 
	#FMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

6462 
	#FMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

6463 
	#FMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

6464 
	#FMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

6465 
	#FMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

6466 
	#FMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

6467 
	#FMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

6468 
	#FMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

6469 
	#FMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

6470 
	#FMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

6472 
	#FMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

6473 
	#FMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

6474 
	#FMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

6475 
	#FMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

6476 
	#FMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

6477 
	#FMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

6478 
	#FMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

6479 
	#FMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

6480 
	#FMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

6482 
	#FMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

6483 
	#FMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

6484 
	#FMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

6485 
	#FMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

6486 
	#FMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

6487 
	#FMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

6488 
	#FMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

6489 
	#FMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

6490 
	#FMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

6493 
	#FMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

6494 
	#FMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

6495 
	#FMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

6496 
	#FMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

6497 
	#FMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

6498 
	#FMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

6499 
	#FMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

6500 
	#FMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

6501 
	#FMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

6503 
	#FMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

6504 
	#FMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

6505 
	#FMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

6506 
	#FMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

6507 
	#FMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

6508 
	#FMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

6509 
	#FMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

6510 
	#FMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

6511 
	#FMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

6513 
	#FMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

6514 
	#FMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

6515 
	#FMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

6516 
	#FMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

6517 
	#FMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

6518 
	#FMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

6519 
	#FMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

6520 
	#FMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

6521 
	#FMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

6523 
	#FMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

6524 
	#FMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

6525 
	#FMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

6526 
	#FMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

6527 
	#FMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

6528 
	#FMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

6529 
	#FMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

6530 
	#FMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

6531 
	#FMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

6534 
	#FMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

6535 
	#FMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6536 
	#FMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6537 
	#FMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6538 
	#FMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6539 
	#FMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6540 
	#FMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6541 
	#FMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6542 
	#FMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6544 
	#FMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6545 
	#FMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6546 
	#FMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6547 
	#FMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6548 
	#FMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6549 
	#FMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6550 
	#FMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6551 
	#FMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6552 
	#FMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6554 
	#FMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6555 
	#FMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6556 
	#FMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6557 
	#FMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6558 
	#FMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6559 
	#FMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6560 
	#FMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6561 
	#FMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6562 
	#FMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6564 
	#FMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6565 
	#FMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6566 
	#FMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6567 
	#FMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6568 
	#FMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6569 
	#FMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6570 
	#FMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6571 
	#FMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6572 
	#FMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6575 
	#FMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

6576 
	#FMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

6577 
	#FMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

6578 
	#FMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

6579 
	#FMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

6580 
	#FMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

6581 
	#FMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

6582 
	#FMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

6583 
	#FMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

6585 
	#FMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

6586 
	#FMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

6587 
	#FMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

6588 
	#FMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

6589 
	#FMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

6590 
	#FMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

6591 
	#FMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

6592 
	#FMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

6593 
	#FMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

6595 
	#FMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

6596 
	#FMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

6597 
	#FMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

6598 
	#FMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

6599 
	#FMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

6600 
	#FMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

6601 
	#FMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

6602 
	#FMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

6603 
	#FMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

6605 
	#FMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

6606 
	#FMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

6607 
	#FMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

6608 
	#FMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

6609 
	#FMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

6610 
	#FMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

6611 
	#FMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

6612 
	#FMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

6613 
	#FMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

6616 
	#FMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

6617 
	#FMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

6618 
	#FMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

6619 
	#FMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

6620 
	#FMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

6621 
	#FMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

6622 
	#FMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

6623 
	#FMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

6624 
	#FMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

6626 
	#FMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

6627 
	#FMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

6628 
	#FMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

6629 
	#FMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

6630 
	#FMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

6631 
	#FMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

6632 
	#FMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

6633 
	#FMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

6634 
	#FMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

6636 
	#FMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

6637 
	#FMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

6638 
	#FMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

6639 
	#FMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

6640 
	#FMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

6641 
	#FMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

6642 
	#FMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

6643 
	#FMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

6644 
	#FMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

6646 
	#FMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

6647 
	#FMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

6648 
	#FMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

6649 
	#FMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

6650 
	#FMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

6651 
	#FMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

6652 
	#FMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

6653 
	#FMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

6654 
	#FMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

6657 
	#FMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

6658 
	#FMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6659 
	#FMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6660 
	#FMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6661 
	#FMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6662 
	#FMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6663 
	#FMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6664 
	#FMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6665 
	#FMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6667 
	#FMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6668 
	#FMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6669 
	#FMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6670 
	#FMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6671 
	#FMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6672 
	#FMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6673 
	#FMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6674 
	#FMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6675 
	#FMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6677 
	#FMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6678 
	#FMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6679 
	#FMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6680 
	#FMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6681 
	#FMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6682 
	#FMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6683 
	#FMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6684 
	#FMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6685 
	#FMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6687 
	#FMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6688 
	#FMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6689 
	#FMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6690 
	#FMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6691 
	#FMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6692 
	#FMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6693 
	#FMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6694 
	#FMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6695 
	#FMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6698 
	#FMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

6699 
	#FMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6700 
	#FMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6701 
	#FMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6702 
	#FMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6703 
	#FMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6704 
	#FMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6705 
	#FMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6706 
	#FMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6708 
	#FMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6709 
	#FMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6710 
	#FMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6711 
	#FMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6712 
	#FMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6713 
	#FMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6714 
	#FMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6715 
	#FMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6716 
	#FMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6718 
	#FMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6719 
	#FMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6720 
	#FMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6721 
	#FMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6722 
	#FMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6723 
	#FMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6724 
	#FMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6725 
	#FMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6726 
	#FMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6728 
	#FMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6729 
	#FMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6730 
	#FMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6731 
	#FMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6732 
	#FMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6733 
	#FMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6734 
	#FMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6735 
	#FMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6736 
	#FMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6739 
	#FMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

6742 
	#FMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

6745 
	#FMC_SDCR1_NC
 ((
uöt32_t
)0x00000003Ë

	)

6746 
	#FMC_SDCR1_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

6747 
	#FMC_SDCR1_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

6749 
	#FMC_SDCR1_NR
 ((
uöt32_t
)0x0000000CË

	)

6750 
	#FMC_SDCR1_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

6751 
	#FMC_SDCR1_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

6753 
	#FMC_SDCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6754 
	#FMC_SDCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6755 
	#FMC_SDCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6757 
	#FMC_SDCR1_NB
 ((
uöt32_t
)0x00000040Ë

	)

6759 
	#FMC_SDCR1_CAS
 ((
uöt32_t
)0x00000180Ë

	)

6760 
	#FMC_SDCR1_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

6761 
	#FMC_SDCR1_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

6763 
	#FMC_SDCR1_WP
 ((
uöt32_t
)0x00000200Ë

	)

6765 
	#FMC_SDCR1_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

6766 
	#FMC_SDCR1_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

6767 
	#FMC_SDCR1_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

6769 
	#FMC_SDCR1_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

6771 
	#FMC_SDCR1_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

6772 
	#FMC_SDCR1_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

6773 
	#FMC_SDCR1_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

6776 
	#FMC_SDCR2_NC
 ((
uöt32_t
)0x00000003Ë

	)

6777 
	#FMC_SDCR2_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

6778 
	#FMC_SDCR2_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

6780 
	#FMC_SDCR2_NR
 ((
uöt32_t
)0x0000000CË

	)

6781 
	#FMC_SDCR2_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

6782 
	#FMC_SDCR2_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

6784 
	#FMC_SDCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6785 
	#FMC_SDCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6786 
	#FMC_SDCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6788 
	#FMC_SDCR2_NB
 ((
uöt32_t
)0x00000040Ë

	)

6790 
	#FMC_SDCR2_CAS
 ((
uöt32_t
)0x00000180Ë

	)

6791 
	#FMC_SDCR2_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

6792 
	#FMC_SDCR2_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

6794 
	#FMC_SDCR2_WP
 ((
uöt32_t
)0x00000200Ë

	)

6796 
	#FMC_SDCR2_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

6797 
	#FMC_SDCR2_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

6798 
	#FMC_SDCR2_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

6800 
	#FMC_SDCR2_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

6802 
	#FMC_SDCR2_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

6803 
	#FMC_SDCR2_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

6804 
	#FMC_SDCR2_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

6807 
	#FMC_SDTR1_TMRD
 ((
uöt32_t
)0x0000000FË

	)

6808 
	#FMC_SDTR1_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

6809 
	#FMC_SDTR1_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

6810 
	#FMC_SDTR1_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

6811 
	#FMC_SDTR1_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

6813 
	#FMC_SDTR1_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

6814 
	#FMC_SDTR1_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

6815 
	#FMC_SDTR1_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

6816 
	#FMC_SDTR1_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

6817 
	#FMC_SDTR1_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

6819 
	#FMC_SDTR1_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

6820 
	#FMC_SDTR1_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

6821 
	#FMC_SDTR1_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

6822 
	#FMC_SDTR1_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

6823 
	#FMC_SDTR1_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

6825 
	#FMC_SDTR1_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

6826 
	#FMC_SDTR1_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

6827 
	#FMC_SDTR1_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

6828 
	#FMC_SDTR1_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

6830 
	#FMC_SDTR1_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

6831 
	#FMC_SDTR1_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

6832 
	#FMC_SDTR1_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

6833 
	#FMC_SDTR1_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

6835 
	#FMC_SDTR1_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

6836 
	#FMC_SDTR1_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

6837 
	#FMC_SDTR1_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

6838 
	#FMC_SDTR1_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

6840 
	#FMC_SDTR1_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

6841 
	#FMC_SDTR1_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

6842 
	#FMC_SDTR1_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

6843 
	#FMC_SDTR1_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

6846 
	#FMC_SDTR2_TMRD
 ((
uöt32_t
)0x0000000FË

	)

6847 
	#FMC_SDTR2_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

6848 
	#FMC_SDTR2_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

6849 
	#FMC_SDTR2_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

6850 
	#FMC_SDTR2_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

6852 
	#FMC_SDTR2_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

6853 
	#FMC_SDTR2_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

6854 
	#FMC_SDTR2_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

6855 
	#FMC_SDTR2_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

6856 
	#FMC_SDTR2_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

6858 
	#FMC_SDTR2_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

6859 
	#FMC_SDTR2_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

6860 
	#FMC_SDTR2_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

6861 
	#FMC_SDTR2_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

6862 
	#FMC_SDTR2_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

6864 
	#FMC_SDTR2_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

6865 
	#FMC_SDTR2_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

6866 
	#FMC_SDTR2_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

6867 
	#FMC_SDTR2_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

6869 
	#FMC_SDTR2_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

6870 
	#FMC_SDTR2_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

6871 
	#FMC_SDTR2_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

6872 
	#FMC_SDTR2_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

6874 
	#FMC_SDTR2_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

6875 
	#FMC_SDTR2_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

6876 
	#FMC_SDTR2_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

6877 
	#FMC_SDTR2_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

6879 
	#FMC_SDTR2_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

6880 
	#FMC_SDTR2_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

6881 
	#FMC_SDTR2_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

6882 
	#FMC_SDTR2_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

6885 
	#FMC_SDCMR_MODE
 ((
uöt32_t
)0x00000007Ë

	)

6886 
	#FMC_SDCMR_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

6887 
	#FMC_SDCMR_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

6888 
	#FMC_SDCMR_MODE_2
 ((
uöt32_t
)0x00000003Ë

	)

6890 
	#FMC_SDCMR_CTB2
 ((
uöt32_t
)0x00000008Ë

	)

6892 
	#FMC_SDCMR_CTB1
 ((
uöt32_t
)0x00000010Ë

	)

6894 
	#FMC_SDCMR_NRFS
 ((
uöt32_t
)0x000001E0Ë

	)

6895 
	#FMC_SDCMR_NRFS_0
 ((
uöt32_t
)0x00000020Ë

	)

6896 
	#FMC_SDCMR_NRFS_1
 ((
uöt32_t
)0x00000040Ë

	)

6897 
	#FMC_SDCMR_NRFS_2
 ((
uöt32_t
)0x00000080Ë

	)

6898 
	#FMC_SDCMR_NRFS_3
 ((
uöt32_t
)0x00000100Ë

	)

6900 
	#FMC_SDCMR_MRD
 ((
uöt32_t
)0x003FFE00Ë

	)

6903 
	#FMC_SDRTR_CRE
 ((
uöt32_t
)0x00000001Ë

	)

6905 
	#FMC_SDRTR_COUNT
 ((
uöt32_t
)0x00003FFEË

	)

6907 
	#FMC_SDRTR_REIE
 ((
uöt32_t
)0x00004000Ë

	)

6910 
	#FMC_SDSR_RE
 ((
uöt32_t
)0x00000001Ë

	)

6912 
	#FMC_SDSR_MODES1
 ((
uöt32_t
)0x00000006Ë

	)

6913 
	#FMC_SDSR_MODES1_0
 ((
uöt32_t
)0x00000002Ë

	)

6914 
	#FMC_SDSR_MODES1_1
 ((
uöt32_t
)0x00000004Ë

	)

6916 
	#FMC_SDSR_MODES2
 ((
uöt32_t
)0x00000018Ë

	)

6917 
	#FMC_SDSR_MODES2_0
 ((
uöt32_t
)0x00000008Ë

	)

6918 
	#FMC_SDSR_MODES2_1
 ((
uöt32_t
)0x00000010Ë

	)

6920 
	#FMC_SDSR_BUSY
 ((
uöt32_t
)0x00000020Ë

	)

6930 
	#GPIO_MODER_MODER0
 ((
uöt32_t
)0x00000003)

	)

6931 
	#GPIO_MODER_MODER0_0
 ((
uöt32_t
)0x00000001)

	)

6932 
	#GPIO_MODER_MODER0_1
 ((
uöt32_t
)0x00000002)

	)

6934 
	#GPIO_MODER_MODER1
 ((
uöt32_t
)0x0000000C)

	)

6935 
	#GPIO_MODER_MODER1_0
 ((
uöt32_t
)0x00000004)

	)

6936 
	#GPIO_MODER_MODER1_1
 ((
uöt32_t
)0x00000008)

	)

6938 
	#GPIO_MODER_MODER2
 ((
uöt32_t
)0x00000030)

	)

6939 
	#GPIO_MODER_MODER2_0
 ((
uöt32_t
)0x00000010)

	)

6940 
	#GPIO_MODER_MODER2_1
 ((
uöt32_t
)0x00000020)

	)

6942 
	#GPIO_MODER_MODER3
 ((
uöt32_t
)0x000000C0)

	)

6943 
	#GPIO_MODER_MODER3_0
 ((
uöt32_t
)0x00000040)

	)

6944 
	#GPIO_MODER_MODER3_1
 ((
uöt32_t
)0x00000080)

	)

6946 
	#GPIO_MODER_MODER4
 ((
uöt32_t
)0x00000300)

	)

6947 
	#GPIO_MODER_MODER4_0
 ((
uöt32_t
)0x00000100)

	)

6948 
	#GPIO_MODER_MODER4_1
 ((
uöt32_t
)0x00000200)

	)

6950 
	#GPIO_MODER_MODER5
 ((
uöt32_t
)0x00000C00)

	)

6951 
	#GPIO_MODER_MODER5_0
 ((
uöt32_t
)0x00000400)

	)

6952 
	#GPIO_MODER_MODER5_1
 ((
uöt32_t
)0x00000800)

	)

6954 
	#GPIO_MODER_MODER6
 ((
uöt32_t
)0x00003000)

	)

6955 
	#GPIO_MODER_MODER6_0
 ((
uöt32_t
)0x00001000)

	)

6956 
	#GPIO_MODER_MODER6_1
 ((
uöt32_t
)0x00002000)

	)

6958 
	#GPIO_MODER_MODER7
 ((
uöt32_t
)0x0000C000)

	)

6959 
	#GPIO_MODER_MODER7_0
 ((
uöt32_t
)0x00004000)

	)

6960 
	#GPIO_MODER_MODER7_1
 ((
uöt32_t
)0x00008000)

	)

6962 
	#GPIO_MODER_MODER8
 ((
uöt32_t
)0x00030000)

	)

6963 
	#GPIO_MODER_MODER8_0
 ((
uöt32_t
)0x00010000)

	)

6964 
	#GPIO_MODER_MODER8_1
 ((
uöt32_t
)0x00020000)

	)

6966 
	#GPIO_MODER_MODER9
 ((
uöt32_t
)0x000C0000)

	)

6967 
	#GPIO_MODER_MODER9_0
 ((
uöt32_t
)0x00040000)

	)

6968 
	#GPIO_MODER_MODER9_1
 ((
uöt32_t
)0x00080000)

	)

6970 
	#GPIO_MODER_MODER10
 ((
uöt32_t
)0x00300000)

	)

6971 
	#GPIO_MODER_MODER10_0
 ((
uöt32_t
)0x00100000)

	)

6972 
	#GPIO_MODER_MODER10_1
 ((
uöt32_t
)0x00200000)

	)

6974 
	#GPIO_MODER_MODER11
 ((
uöt32_t
)0x00C00000)

	)

6975 
	#GPIO_MODER_MODER11_0
 ((
uöt32_t
)0x00400000)

	)

6976 
	#GPIO_MODER_MODER11_1
 ((
uöt32_t
)0x00800000)

	)

6978 
	#GPIO_MODER_MODER12
 ((
uöt32_t
)0x03000000)

	)

6979 
	#GPIO_MODER_MODER12_0
 ((
uöt32_t
)0x01000000)

	)

6980 
	#GPIO_MODER_MODER12_1
 ((
uöt32_t
)0x02000000)

	)

6982 
	#GPIO_MODER_MODER13
 ((
uöt32_t
)0x0C000000)

	)

6983 
	#GPIO_MODER_MODER13_0
 ((
uöt32_t
)0x04000000)

	)

6984 
	#GPIO_MODER_MODER13_1
 ((
uöt32_t
)0x08000000)

	)

6986 
	#GPIO_MODER_MODER14
 ((
uöt32_t
)0x30000000)

	)

6987 
	#GPIO_MODER_MODER14_0
 ((
uöt32_t
)0x10000000)

	)

6988 
	#GPIO_MODER_MODER14_1
 ((
uöt32_t
)0x20000000)

	)

6990 
	#GPIO_MODER_MODER15
 ((
uöt32_t
)0xC0000000)

	)

6991 
	#GPIO_MODER_MODER15_0
 ((
uöt32_t
)0x40000000)

	)

6992 
	#GPIO_MODER_MODER15_1
 ((
uöt32_t
)0x80000000)

	)

6995 
	#GPIO_OTYPER_OT_0
 ((
uöt32_t
)0x00000001)

	)

6996 
	#GPIO_OTYPER_OT_1
 ((
uöt32_t
)0x00000002)

	)

6997 
	#GPIO_OTYPER_OT_2
 ((
uöt32_t
)0x00000004)

	)

6998 
	#GPIO_OTYPER_OT_3
 ((
uöt32_t
)0x00000008)

	)

6999 
	#GPIO_OTYPER_OT_4
 ((
uöt32_t
)0x00000010)

	)

7000 
	#GPIO_OTYPER_OT_5
 ((
uöt32_t
)0x00000020)

	)

7001 
	#GPIO_OTYPER_OT_6
 ((
uöt32_t
)0x00000040)

	)

7002 
	#GPIO_OTYPER_OT_7
 ((
uöt32_t
)0x00000080)

	)

7003 
	#GPIO_OTYPER_OT_8
 ((
uöt32_t
)0x00000100)

	)

7004 
	#GPIO_OTYPER_OT_9
 ((
uöt32_t
)0x00000200)

	)

7005 
	#GPIO_OTYPER_OT_10
 ((
uöt32_t
)0x00000400)

	)

7006 
	#GPIO_OTYPER_OT_11
 ((
uöt32_t
)0x00000800)

	)

7007 
	#GPIO_OTYPER_OT_12
 ((
uöt32_t
)0x00001000)

	)

7008 
	#GPIO_OTYPER_OT_13
 ((
uöt32_t
)0x00002000)

	)

7009 
	#GPIO_OTYPER_OT_14
 ((
uöt32_t
)0x00004000)

	)

7010 
	#GPIO_OTYPER_OT_15
 ((
uöt32_t
)0x00008000)

	)

7013 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
uöt32_t
)0x00000003)

	)

7014 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
uöt32_t
)0x00000001)

	)

7015 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
uöt32_t
)0x00000002)

	)

7017 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
uöt32_t
)0x0000000C)

	)

7018 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
uöt32_t
)0x00000004)

	)

7019 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
uöt32_t
)0x00000008)

	)

7021 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
uöt32_t
)0x00000030)

	)

7022 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
uöt32_t
)0x00000010)

	)

7023 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
uöt32_t
)0x00000020)

	)

7025 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
uöt32_t
)0x000000C0)

	)

7026 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
uöt32_t
)0x00000040)

	)

7027 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
uöt32_t
)0x00000080)

	)

7029 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
uöt32_t
)0x00000300)

	)

7030 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
uöt32_t
)0x00000100)

	)

7031 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
uöt32_t
)0x00000200)

	)

7033 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
uöt32_t
)0x00000C00)

	)

7034 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
uöt32_t
)0x00000400)

	)

7035 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
uöt32_t
)0x00000800)

	)

7037 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
uöt32_t
)0x00003000)

	)

7038 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
uöt32_t
)0x00001000)

	)

7039 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
uöt32_t
)0x00002000)

	)

7041 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
uöt32_t
)0x0000C000)

	)

7042 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
uöt32_t
)0x00004000)

	)

7043 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
uöt32_t
)0x00008000)

	)

7045 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
uöt32_t
)0x00030000)

	)

7046 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
uöt32_t
)0x00010000)

	)

7047 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
uöt32_t
)0x00020000)

	)

7049 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
uöt32_t
)0x000C0000)

	)

7050 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
uöt32_t
)0x00040000)

	)

7051 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
uöt32_t
)0x00080000)

	)

7053 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
uöt32_t
)0x00300000)

	)

7054 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
uöt32_t
)0x00100000)

	)

7055 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
uöt32_t
)0x00200000)

	)

7057 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
uöt32_t
)0x00C00000)

	)

7058 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
uöt32_t
)0x00400000)

	)

7059 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
uöt32_t
)0x00800000)

	)

7061 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
uöt32_t
)0x03000000)

	)

7062 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
uöt32_t
)0x01000000)

	)

7063 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
uöt32_t
)0x02000000)

	)

7065 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
uöt32_t
)0x0C000000)

	)

7066 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
uöt32_t
)0x04000000)

	)

7067 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
uöt32_t
)0x08000000)

	)

7069 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
uöt32_t
)0x30000000)

	)

7070 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
uöt32_t
)0x10000000)

	)

7071 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
uöt32_t
)0x20000000)

	)

7073 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
uöt32_t
)0xC0000000)

	)

7074 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
uöt32_t
)0x40000000)

	)

7075 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
uöt32_t
)0x80000000)

	)

7078 
	#GPIO_PUPDR_PUPDR0
 ((
uöt32_t
)0x00000003)

	)

7079 
	#GPIO_PUPDR_PUPDR0_0
 ((
uöt32_t
)0x00000001)

	)

7080 
	#GPIO_PUPDR_PUPDR0_1
 ((
uöt32_t
)0x00000002)

	)

7082 
	#GPIO_PUPDR_PUPDR1
 ((
uöt32_t
)0x0000000C)

	)

7083 
	#GPIO_PUPDR_PUPDR1_0
 ((
uöt32_t
)0x00000004)

	)

7084 
	#GPIO_PUPDR_PUPDR1_1
 ((
uöt32_t
)0x00000008)

	)

7086 
	#GPIO_PUPDR_PUPDR2
 ((
uöt32_t
)0x00000030)

	)

7087 
	#GPIO_PUPDR_PUPDR2_0
 ((
uöt32_t
)0x00000010)

	)

7088 
	#GPIO_PUPDR_PUPDR2_1
 ((
uöt32_t
)0x00000020)

	)

7090 
	#GPIO_PUPDR_PUPDR3
 ((
uöt32_t
)0x000000C0)

	)

7091 
	#GPIO_PUPDR_PUPDR3_0
 ((
uöt32_t
)0x00000040)

	)

7092 
	#GPIO_PUPDR_PUPDR3_1
 ((
uöt32_t
)0x00000080)

	)

7094 
	#GPIO_PUPDR_PUPDR4
 ((
uöt32_t
)0x00000300)

	)

7095 
	#GPIO_PUPDR_PUPDR4_0
 ((
uöt32_t
)0x00000100)

	)

7096 
	#GPIO_PUPDR_PUPDR4_1
 ((
uöt32_t
)0x00000200)

	)

7098 
	#GPIO_PUPDR_PUPDR5
 ((
uöt32_t
)0x00000C00)

	)

7099 
	#GPIO_PUPDR_PUPDR5_0
 ((
uöt32_t
)0x00000400)

	)

7100 
	#GPIO_PUPDR_PUPDR5_1
 ((
uöt32_t
)0x00000800)

	)

7102 
	#GPIO_PUPDR_PUPDR6
 ((
uöt32_t
)0x00003000)

	)

7103 
	#GPIO_PUPDR_PUPDR6_0
 ((
uöt32_t
)0x00001000)

	)

7104 
	#GPIO_PUPDR_PUPDR6_1
 ((
uöt32_t
)0x00002000)

	)

7106 
	#GPIO_PUPDR_PUPDR7
 ((
uöt32_t
)0x0000C000)

	)

7107 
	#GPIO_PUPDR_PUPDR7_0
 ((
uöt32_t
)0x00004000)

	)

7108 
	#GPIO_PUPDR_PUPDR7_1
 ((
uöt32_t
)0x00008000)

	)

7110 
	#GPIO_PUPDR_PUPDR8
 ((
uöt32_t
)0x00030000)

	)

7111 
	#GPIO_PUPDR_PUPDR8_0
 ((
uöt32_t
)0x00010000)

	)

7112 
	#GPIO_PUPDR_PUPDR8_1
 ((
uöt32_t
)0x00020000)

	)

7114 
	#GPIO_PUPDR_PUPDR9
 ((
uöt32_t
)0x000C0000)

	)

7115 
	#GPIO_PUPDR_PUPDR9_0
 ((
uöt32_t
)0x00040000)

	)

7116 
	#GPIO_PUPDR_PUPDR9_1
 ((
uöt32_t
)0x00080000)

	)

7118 
	#GPIO_PUPDR_PUPDR10
 ((
uöt32_t
)0x00300000)

	)

7119 
	#GPIO_PUPDR_PUPDR10_0
 ((
uöt32_t
)0x00100000)

	)

7120 
	#GPIO_PUPDR_PUPDR10_1
 ((
uöt32_t
)0x00200000)

	)

7122 
	#GPIO_PUPDR_PUPDR11
 ((
uöt32_t
)0x00C00000)

	)

7123 
	#GPIO_PUPDR_PUPDR11_0
 ((
uöt32_t
)0x00400000)

	)

7124 
	#GPIO_PUPDR_PUPDR11_1
 ((
uöt32_t
)0x00800000)

	)

7126 
	#GPIO_PUPDR_PUPDR12
 ((
uöt32_t
)0x03000000)

	)

7127 
	#GPIO_PUPDR_PUPDR12_0
 ((
uöt32_t
)0x01000000)

	)

7128 
	#GPIO_PUPDR_PUPDR12_1
 ((
uöt32_t
)0x02000000)

	)

7130 
	#GPIO_PUPDR_PUPDR13
 ((
uöt32_t
)0x0C000000)

	)

7131 
	#GPIO_PUPDR_PUPDR13_0
 ((
uöt32_t
)0x04000000)

	)

7132 
	#GPIO_PUPDR_PUPDR13_1
 ((
uöt32_t
)0x08000000)

	)

7134 
	#GPIO_PUPDR_PUPDR14
 ((
uöt32_t
)0x30000000)

	)

7135 
	#GPIO_PUPDR_PUPDR14_0
 ((
uöt32_t
)0x10000000)

	)

7136 
	#GPIO_PUPDR_PUPDR14_1
 ((
uöt32_t
)0x20000000)

	)

7138 
	#GPIO_PUPDR_PUPDR15
 ((
uöt32_t
)0xC0000000)

	)

7139 
	#GPIO_PUPDR_PUPDR15_0
 ((
uöt32_t
)0x40000000)

	)

7140 
	#GPIO_PUPDR_PUPDR15_1
 ((
uöt32_t
)0x80000000)

	)

7143 
	#GPIO_IDR_IDR_0
 ((
uöt32_t
)0x00000001)

	)

7144 
	#GPIO_IDR_IDR_1
 ((
uöt32_t
)0x00000002)

	)

7145 
	#GPIO_IDR_IDR_2
 ((
uöt32_t
)0x00000004)

	)

7146 
	#GPIO_IDR_IDR_3
 ((
uöt32_t
)0x00000008)

	)

7147 
	#GPIO_IDR_IDR_4
 ((
uöt32_t
)0x00000010)

	)

7148 
	#GPIO_IDR_IDR_5
 ((
uöt32_t
)0x00000020)

	)

7149 
	#GPIO_IDR_IDR_6
 ((
uöt32_t
)0x00000040)

	)

7150 
	#GPIO_IDR_IDR_7
 ((
uöt32_t
)0x00000080)

	)

7151 
	#GPIO_IDR_IDR_8
 ((
uöt32_t
)0x00000100)

	)

7152 
	#GPIO_IDR_IDR_9
 ((
uöt32_t
)0x00000200)

	)

7153 
	#GPIO_IDR_IDR_10
 ((
uöt32_t
)0x00000400)

	)

7154 
	#GPIO_IDR_IDR_11
 ((
uöt32_t
)0x00000800)

	)

7155 
	#GPIO_IDR_IDR_12
 ((
uöt32_t
)0x00001000)

	)

7156 
	#GPIO_IDR_IDR_13
 ((
uöt32_t
)0x00002000)

	)

7157 
	#GPIO_IDR_IDR_14
 ((
uöt32_t
)0x00004000)

	)

7158 
	#GPIO_IDR_IDR_15
 ((
uöt32_t
)0x00008000)

	)

7160 
	#GPIO_IDR_IDR0
 
GPIO_IDR_IDR_0


	)

7161 
	#GPIO_IDR_IDR1
 
GPIO_IDR_IDR_1


	)

7162 
	#GPIO_IDR_IDR2
 
GPIO_IDR_IDR_2


	)

7163 
	#GPIO_IDR_IDR3
 
GPIO_IDR_IDR_3


	)

7164 
	#GPIO_IDR_IDR4
 
GPIO_IDR_IDR_4


	)

7165 
	#GPIO_IDR_IDR5
 
GPIO_IDR_IDR_5


	)

7166 
	#GPIO_IDR_IDR6
 
GPIO_IDR_IDR_6


	)

7167 
	#GPIO_IDR_IDR7
 
GPIO_IDR_IDR_7


	)

7168 
	#GPIO_IDR_IDR8
 
GPIO_IDR_IDR_8


	)

7169 
	#GPIO_IDR_IDR9
 
GPIO_IDR_IDR_9


	)

7170 
	#GPIO_IDR_IDR10
 
GPIO_IDR_IDR_10


	)

7171 
	#GPIO_IDR_IDR11
 
GPIO_IDR_IDR_11


	)

7172 
	#GPIO_IDR_IDR12
 
GPIO_IDR_IDR_12


	)

7173 
	#GPIO_IDR_IDR13
 
GPIO_IDR_IDR_13


	)

7174 
	#GPIO_IDR_IDR14
 
GPIO_IDR_IDR_14


	)

7175 
	#GPIO_IDR_IDR15
 
GPIO_IDR_IDR_15


	)

7178 
	#GPIO_ODR_ODR0
 ((
uöt32_t
)0x00000001)

	)

7179 
	#GPIO_ODR_ODR1
 ((
uöt32_t
)0x00000002)

	)

7180 
	#GPIO_ODR_ODR2
 ((
uöt32_t
)0x00000004)

	)

7181 
	#GPIO_ODR_ODR3
 ((
uöt32_t
)0x00000008)

	)

7182 
	#GPIO_ODR_ODR4
 ((
uöt32_t
)0x00000010)

	)

7183 
	#GPIO_ODR_ODR5
 ((
uöt32_t
)0x00000020)

	)

7184 
	#GPIO_ODR_ODR6
 ((
uöt32_t
)0x00000040)

	)

7185 
	#GPIO_ODR_ODR7
 ((
uöt32_t
)0x00000080)

	)

7186 
	#GPIO_ODR_ODR8
 ((
uöt32_t
)0x00000100)

	)

7187 
	#GPIO_ODR_ODR9
 ((
uöt32_t
)0x00000200)

	)

7188 
	#GPIO_ODR_ODR10
 ((
uöt32_t
)0x00000400)

	)

7189 
	#GPIO_ODR_ODR11
 ((
uöt32_t
)0x00000800)

	)

7190 
	#GPIO_ODR_ODR12
 ((
uöt32_t
)0x00001000)

	)

7191 
	#GPIO_ODR_ODR13
 ((
uöt32_t
)0x00002000)

	)

7192 
	#GPIO_ODR_ODR14
 ((
uöt32_t
)0x00004000)

	)

7193 
	#GPIO_ODR_ODR15
 ((
uöt32_t
)0x00008000)

	)

7195 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

7196 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

7197 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

7198 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

7199 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

7200 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

7201 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

7202 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

7203 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

7204 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

7205 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

7206 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

7207 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

7208 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

7209 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

7210 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

7213 
	#GPIO_BSRR_BS0
 ((
uöt32_t
)0x00000001)

	)

7214 
	#GPIO_BSRR_BS1
 ((
uöt32_t
)0x00000002)

	)

7215 
	#GPIO_BSRR_BS2
 ((
uöt32_t
)0x00000004)

	)

7216 
	#GPIO_BSRR_BS3
 ((
uöt32_t
)0x00000008)

	)

7217 
	#GPIO_BSRR_BS4
 ((
uöt32_t
)0x00000010)

	)

7218 
	#GPIO_BSRR_BS5
 ((
uöt32_t
)0x00000020)

	)

7219 
	#GPIO_BSRR_BS6
 ((
uöt32_t
)0x00000040)

	)

7220 
	#GPIO_BSRR_BS7
 ((
uöt32_t
)0x00000080)

	)

7221 
	#GPIO_BSRR_BS8
 ((
uöt32_t
)0x00000100)

	)

7222 
	#GPIO_BSRR_BS9
 ((
uöt32_t
)0x00000200)

	)

7223 
	#GPIO_BSRR_BS10
 ((
uöt32_t
)0x00000400)

	)

7224 
	#GPIO_BSRR_BS11
 ((
uöt32_t
)0x00000800)

	)

7225 
	#GPIO_BSRR_BS12
 ((
uöt32_t
)0x00001000)

	)

7226 
	#GPIO_BSRR_BS13
 ((
uöt32_t
)0x00002000)

	)

7227 
	#GPIO_BSRR_BS14
 ((
uöt32_t
)0x00004000)

	)

7228 
	#GPIO_BSRR_BS15
 ((
uöt32_t
)0x00008000)

	)

7229 
	#GPIO_BSRR_BR0
 ((
uöt32_t
)0x00010000)

	)

7230 
	#GPIO_BSRR_BR1
 ((
uöt32_t
)0x00020000)

	)

7231 
	#GPIO_BSRR_BR2
 ((
uöt32_t
)0x00040000)

	)

7232 
	#GPIO_BSRR_BR3
 ((
uöt32_t
)0x00080000)

	)

7233 
	#GPIO_BSRR_BR4
 ((
uöt32_t
)0x00100000)

	)

7234 
	#GPIO_BSRR_BR5
 ((
uöt32_t
)0x00200000)

	)

7235 
	#GPIO_BSRR_BR6
 ((
uöt32_t
)0x00400000)

	)

7236 
	#GPIO_BSRR_BR7
 ((
uöt32_t
)0x00800000)

	)

7237 
	#GPIO_BSRR_BR8
 ((
uöt32_t
)0x01000000)

	)

7238 
	#GPIO_BSRR_BR9
 ((
uöt32_t
)0x02000000)

	)

7239 
	#GPIO_BSRR_BR10
 ((
uöt32_t
)0x04000000)

	)

7240 
	#GPIO_BSRR_BR11
 ((
uöt32_t
)0x08000000)

	)

7241 
	#GPIO_BSRR_BR12
 ((
uöt32_t
)0x10000000)

	)

7242 
	#GPIO_BSRR_BR13
 ((
uöt32_t
)0x20000000)

	)

7243 
	#GPIO_BSRR_BR14
 ((
uöt32_t
)0x40000000)

	)

7244 
	#GPIO_BSRR_BR15
 ((
uöt32_t
)0x80000000)

	)

7252 
	#HASH_CR_INIT
 ((
uöt32_t
)0x00000004)

	)

7253 
	#HASH_CR_DMAE
 ((
uöt32_t
)0x00000008)

	)

7254 
	#HASH_CR_DATATYPE
 ((
uöt32_t
)0x00000030)

	)

7255 
	#HASH_CR_DATATYPE_0
 ((
uöt32_t
)0x00000010)

	)

7256 
	#HASH_CR_DATATYPE_1
 ((
uöt32_t
)0x00000020)

	)

7257 
	#HASH_CR_MODE
 ((
uöt32_t
)0x00000040)

	)

7258 
	#HASH_CR_ALGO
 ((
uöt32_t
)0x00040080)

	)

7259 
	#HASH_CR_ALGO_0
 ((
uöt32_t
)0x00000080)

	)

7260 
	#HASH_CR_ALGO_1
 ((
uöt32_t
)0x00040000)

	)

7261 
	#HASH_CR_NBW
 ((
uöt32_t
)0x00000F00)

	)

7262 
	#HASH_CR_NBW_0
 ((
uöt32_t
)0x00000100)

	)

7263 
	#HASH_CR_NBW_1
 ((
uöt32_t
)0x00000200)

	)

7264 
	#HASH_CR_NBW_2
 ((
uöt32_t
)0x00000400)

	)

7265 
	#HASH_CR_NBW_3
 ((
uöt32_t
)0x00000800)

	)

7266 
	#HASH_CR_DINNE
 ((
uöt32_t
)0x00001000)

	)

7267 
	#HASH_CR_MDMAT
 ((
uöt32_t
)0x00002000)

	)

7268 
	#HASH_CR_LKEY
 ((
uöt32_t
)0x00010000)

	)

7271 
	#HASH_STR_NBW
 ((
uöt32_t
)0x0000001F)

	)

7272 
	#HASH_STR_NBW_0
 ((
uöt32_t
)0x00000001)

	)

7273 
	#HASH_STR_NBW_1
 ((
uöt32_t
)0x00000002)

	)

7274 
	#HASH_STR_NBW_2
 ((
uöt32_t
)0x00000004)

	)

7275 
	#HASH_STR_NBW_3
 ((
uöt32_t
)0x00000008)

	)

7276 
	#HASH_STR_NBW_4
 ((
uöt32_t
)0x00000010)

	)

7277 
	#HASH_STR_DCAL
 ((
uöt32_t
)0x00000100)

	)

7280 
	#HASH_IMR_DINIM
 ((
uöt32_t
)0x00000001)

	)

7281 
	#HASH_IMR_DCIM
 ((
uöt32_t
)0x00000002)

	)

7284 
	#HASH_SR_DINIS
 ((
uöt32_t
)0x00000001)

	)

7285 
	#HASH_SR_DCIS
 ((
uöt32_t
)0x00000002)

	)

7286 
	#HASH_SR_DMAS
 ((
uöt32_t
)0x00000004)

	)

7287 
	#HASH_SR_BUSY
 ((
uöt32_t
)0x00000008)

	)

7295 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

7296 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

7297 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

7298 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

7299 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

7300 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

7301 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

7302 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

7303 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

7304 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

7305 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

7306 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

7307 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

7308 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

7311 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

7312 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

7313 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

7314 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

7315 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

7316 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

7317 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

7319 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

7320 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

7321 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

7322 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

7323 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

7326 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

7327 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

7329 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

7330 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

7331 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

7332 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

7333 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

7334 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

7335 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

7336 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

7337 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

7338 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

7340 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

7343 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

7344 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

7347 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

7350 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

7351 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

7352 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

7353 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

7354 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

7355 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

7356 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

7357 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

7358 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

7359 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

7360 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

7361 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

7362 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

7363 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

7366 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

7367 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

7368 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

7369 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

7370 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

7371 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

7372 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

7373 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

7376 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

7377 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

7378 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

7381 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

7384 
	#I2C_FLTR_DNF
 ((
uöt8_t
)0x0FË

	)

7385 
	#I2C_FLTR_ANOFF
 ((
uöt8_t
)0x10Ë

	)

7387 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

7394 
	#FMPI2C_CR1_PE
 ((
uöt32_t
)0x00000001Ë

	)

7395 
	#FMPI2C_CR1_TXIE
 ((
uöt32_t
)0x00000002Ë

	)

7396 
	#FMPI2C_CR1_RXIE
 ((
uöt32_t
)0x00000004Ë

	)

7397 
	#FMPI2C_CR1_ADDRIE
 ((
uöt32_t
)0x00000008Ë

	)

7398 
	#FMPI2C_CR1_NACKIE
 ((
uöt32_t
)0x00000010Ë

	)

7399 
	#FMPI2C_CR1_STOPIE
 ((
uöt32_t
)0x00000020Ë

	)

7400 
	#FMPI2C_CR1_TCIE
 ((
uöt32_t
)0x00000040Ë

	)

7401 
	#FMPI2C_CR1_ERRIE
 ((
uöt32_t
)0x00000080Ë

	)

7402 
	#FMPI2C_CR1_DFN
 ((
uöt32_t
)0x00000F00Ë

	)

7403 
	#FMPI2C_CR1_ANFOFF
 ((
uöt32_t
)0x00001000Ë

	)

7404 
	#FMPI2C_CR1_TXDMAEN
 ((
uöt32_t
)0x00004000Ë

	)

7405 
	#FMPI2C_CR1_RXDMAEN
 ((
uöt32_t
)0x00008000Ë

	)

7406 
	#FMPI2C_CR1_SBC
 ((
uöt32_t
)0x00010000Ë

	)

7407 
	#FMPI2C_CR1_NOSTRETCH
 ((
uöt32_t
)0x00020000Ë

	)

7408 
	#FMPI2C_CR1_GCEN
 ((
uöt32_t
)0x00080000Ë

	)

7409 
	#FMPI2C_CR1_SMBHEN
 ((
uöt32_t
)0x00100000Ë

	)

7410 
	#FMPI2C_CR1_SMBDEN
 ((
uöt32_t
)0x00200000Ë

	)

7411 
	#FMPI2C_CR1_ALERTEN
 ((
uöt32_t
)0x00400000Ë

	)

7412 
	#FMPI2C_CR1_PECEN
 ((
uöt32_t
)0x00800000Ë

	)

7415 
	#FMPI2C_CR2_SADD
 ((
uöt32_t
)0x000003FFË

	)

7416 
	#FMPI2C_CR2_RD_WRN
 ((
uöt32_t
)0x00000400Ë

	)

7417 
	#FMPI2C_CR2_ADD10
 ((
uöt32_t
)0x00000800Ë

	)

7418 
	#FMPI2C_CR2_HEAD10R
 ((
uöt32_t
)0x00001000Ë

	)

7419 
	#FMPI2C_CR2_START
 ((
uöt32_t
)0x00002000Ë

	)

7420 
	#FMPI2C_CR2_STOP
 ((
uöt32_t
)0x00004000Ë

	)

7421 
	#FMPI2C_CR2_NACK
 ((
uöt32_t
)0x00008000Ë

	)

7422 
	#FMPI2C_CR2_NBYTES
 ((
uöt32_t
)0x00FF0000Ë

	)

7423 
	#FMPI2C_CR2_RELOAD
 ((
uöt32_t
)0x01000000Ë

	)

7424 
	#FMPI2C_CR2_AUTOEND
 ((
uöt32_t
)0x02000000Ë

	)

7425 
	#FMPI2C_CR2_PECBYTE
 ((
uöt32_t
)0x04000000Ë

	)

7428 
	#FMPI2C_OAR1_OA1
 ((
uöt32_t
)0x000003FFË

	)

7429 
	#FMPI2C_OAR1_OA1MODE
 ((
uöt32_t
)0x00000400Ë

	)

7430 
	#FMPI2C_OAR1_OA1EN
 ((
uöt32_t
)0x00008000Ë

	)

7433 
	#FMPI2C_OAR2_OA2
 ((
uöt32_t
)0x000000FEË

	)

7434 
	#FMPI2C_OAR2_OA2MSK
 ((
uöt32_t
)0x00000700Ë

	)

7435 
	#FMPI2C_OAR2_OA2EN
 ((
uöt32_t
)0x00008000Ë

	)

7438 
	#FMPI2C_TIMINGR_SCLL
 ((
uöt32_t
)0x000000FFË

	)

7439 
	#FMPI2C_TIMINGR_SCLH
 ((
uöt32_t
)0x0000FF00Ë

	)

7440 
	#FMPI2C_TIMINGR_SDADEL
 ((
uöt32_t
)0x000F0000Ë

	)

7441 
	#FMPI2C_TIMINGR_SCLDEL
 ((
uöt32_t
)0x00F00000Ë

	)

7442 
	#FMPI2C_TIMINGR_PRESC
 ((
uöt32_t
)0xF0000000Ë

	)

7445 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
uöt32_t
)0x00000FFFË

	)

7446 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
uöt32_t
)0x00001000Ë

	)

7447 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
uöt32_t
)0x00008000Ë

	)

7448 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
uöt32_t
)0x0FFF0000Ë

	)

7449 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
uöt32_t
)0x80000000Ë

	)

7452 
	#FMPI2C_ISR_TXE
 ((
uöt32_t
)0x00000001Ë

	)

7453 
	#FMPI2C_ISR_TXIS
 ((
uöt32_t
)0x00000002Ë

	)

7454 
	#FMPI2C_ISR_RXNE
 ((
uöt32_t
)0x00000004Ë

	)

7455 
	#FMPI2C_ISR_ADDR
 ((
uöt32_t
)0x00000008Ë

	)

7456 
	#FMPI2C_ISR_NACKF
 ((
uöt32_t
)0x00000010Ë

	)

7457 
	#FMPI2C_ISR_STOPF
 ((
uöt32_t
)0x00000020Ë

	)

7458 
	#FMPI2C_ISR_TC
 ((
uöt32_t
)0x00000040Ë

	)

7459 
	#FMPI2C_ISR_TCR
 ((
uöt32_t
)0x00000080Ë

	)

7460 
	#FMPI2C_ISR_BERR
 ((
uöt32_t
)0x00000100Ë

	)

7461 
	#FMPI2C_ISR_ARLO
 ((
uöt32_t
)0x00000200Ë

	)

7462 
	#FMPI2C_ISR_OVR
 ((
uöt32_t
)0x00000400Ë

	)

7463 
	#FMPI2C_ISR_PECERR
 ((
uöt32_t
)0x00000800Ë

	)

7464 
	#FMPI2C_ISR_TIMEOUT
 ((
uöt32_t
)0x00001000Ë

	)

7465 
	#FMPI2C_ISR_ALERT
 ((
uöt32_t
)0x00002000Ë

	)

7466 
	#FMPI2C_ISR_BUSY
 ((
uöt32_t
)0x00008000Ë

	)

7467 
	#FMPI2C_ISR_DIR
 ((
uöt32_t
)0x00010000Ë

	)

7468 
	#FMPI2C_ISR_ADDCODE
 ((
uöt32_t
)0x00FE0000Ë

	)

7471 
	#FMPI2C_ICR_ADDRCF
 ((
uöt32_t
)0x00000008Ë

	)

7472 
	#FMPI2C_ICR_NACKCF
 ((
uöt32_t
)0x00000010Ë

	)

7473 
	#FMPI2C_ICR_STOPCF
 ((
uöt32_t
)0x00000020Ë

	)

7474 
	#FMPI2C_ICR_BERRCF
 ((
uöt32_t
)0x00000100Ë

	)

7475 
	#FMPI2C_ICR_ARLOCF
 ((
uöt32_t
)0x00000200Ë

	)

7476 
	#FMPI2C_ICR_OVRCF
 ((
uöt32_t
)0x00000400Ë

	)

7477 
	#FMPI2C_ICR_PECCF
 ((
uöt32_t
)0x00000800Ë

	)

7478 
	#FMPI2C_ICR_TIMOUTCF
 ((
uöt32_t
)0x00001000Ë

	)

7479 
	#FMPI2C_ICR_ALERTCF
 ((
uöt32_t
)0x00002000Ë

	)

7482 
	#FMPI2C_PECR_PEC
 ((
uöt32_t
)0x000000FFË

	)

7485 
	#FMPI2C_RXDR_RXDATA
 ((
uöt32_t
)0x000000FFË

	)

7488 
	#FMPI2C_TXDR_TXDATA
 ((
uöt32_t
)0x000000FFË

	)

7496 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

7499 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

7500 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

7501 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

7502 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

7505 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

7508 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

7509 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

7519 
	#LTDC_SSCR_VSH
 ((
uöt32_t
)0x000007FFË

	)

7520 
	#LTDC_SSCR_HSW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7524 
	#LTDC_BPCR_AVBP
 ((
uöt32_t
)0x000007FFË

	)

7525 
	#LTDC_BPCR_AHBP
 ((
uöt32_t
)0x0FFF0000Ë

	)

7529 
	#LTDC_AWCR_AAH
 ((
uöt32_t
)0x000007FFË

	)

7530 
	#LTDC_AWCR_AAW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7534 
	#LTDC_TWCR_TOTALH
 ((
uöt32_t
)0x000007FFË

	)

7535 
	#LTDC_TWCR_TOTALW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7539 
	#LTDC_GCR_LTDCEN
 ((
uöt32_t
)0x00000001Ë

	)

7540 
	#LTDC_GCR_DBW
 ((
uöt32_t
)0x00000070Ë

	)

7541 
	#LTDC_GCR_DGW
 ((
uöt32_t
)0x00000700Ë

	)

7542 
	#LTDC_GCR_DRW
 ((
uöt32_t
)0x00007000Ë

	)

7543 
	#LTDC_GCR_DEN
 ((
uöt32_t
)0x00010000Ë

	)

7544 
	#LTDC_GCR_PCPOL
 ((
uöt32_t
)0x10000000Ë

	)

7545 
	#LTDC_GCR_DEPOL
 ((
uöt32_t
)0x20000000Ë

	)

7546 
	#LTDC_GCR_VSPOL
 ((
uöt32_t
)0x40000000Ë

	)

7547 
	#LTDC_GCR_HSPOL
 ((
uöt32_t
)0x80000000Ë

	)

7550 
	#LTDC_GCR_DTEN
 
LTDC_GCR_DEN


	)

7554 
	#LTDC_SRCR_IMR
 ((
uöt32_t
)0x00000001Ë

	)

7555 
	#LTDC_SRCR_VBR
 ((
uöt32_t
)0x00000002Ë

	)

7559 
	#LTDC_BCCR_BCBLUE
 ((
uöt32_t
)0x000000FFË

	)

7560 
	#LTDC_BCCR_BCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7561 
	#LTDC_BCCR_BCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7565 
	#LTDC_IER_LIE
 ((
uöt32_t
)0x00000001Ë

	)

7566 
	#LTDC_IER_FUIE
 ((
uöt32_t
)0x00000002Ë

	)

7567 
	#LTDC_IER_TERRIE
 ((
uöt32_t
)0x00000004Ë

	)

7568 
	#LTDC_IER_RRIE
 ((
uöt32_t
)0x00000008Ë

	)

7572 
	#LTDC_ISR_LIF
 ((
uöt32_t
)0x00000001Ë

	)

7573 
	#LTDC_ISR_FUIF
 ((
uöt32_t
)0x00000002Ë

	)

7574 
	#LTDC_ISR_TERRIF
 ((
uöt32_t
)0x00000004Ë

	)

7575 
	#LTDC_ISR_RRIF
 ((
uöt32_t
)0x00000008Ë

	)

7579 
	#LTDC_ICR_CLIF
 ((
uöt32_t
)0x00000001Ë

	)

7580 
	#LTDC_ICR_CFUIF
 ((
uöt32_t
)0x00000002Ë

	)

7581 
	#LTDC_ICR_CTERRIF
 ((
uöt32_t
)0x00000004Ë

	)

7582 
	#LTDC_ICR_CRRIF
 ((
uöt32_t
)0x00000008Ë

	)

7586 
	#LTDC_LIPCR_LIPOS
 ((
uöt32_t
)0x000007FFË

	)

7590 
	#LTDC_CPSR_CYPOS
 ((
uöt32_t
)0x0000FFFFË

	)

7591 
	#LTDC_CPSR_CXPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7595 
	#LTDC_CDSR_VDES
 ((
uöt32_t
)0x00000001Ë

	)

7596 
	#LTDC_CDSR_HDES
 ((
uöt32_t
)0x00000002Ë

	)

7597 
	#LTDC_CDSR_VSYNCS
 ((
uöt32_t
)0x00000004Ë

	)

7598 
	#LTDC_CDSR_HSYNCS
 ((
uöt32_t
)0x00000008Ë

	)

7602 
	#LTDC_LxCR_LEN
 ((
uöt32_t
)0x00000001Ë

	)

7603 
	#LTDC_LxCR_COLKEN
 ((
uöt32_t
)0x00000002Ë

	)

7604 
	#LTDC_LxCR_CLUTEN
 ((
uöt32_t
)0x00000010Ë

	)

7608 
	#LTDC_LxWHPCR_WHSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

7609 
	#LTDC_LxWHPCR_WHSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7613 
	#LTDC_LxWVPCR_WVSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

7614 
	#LTDC_LxWVPCR_WVSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7618 
	#LTDC_LxCKCR_CKBLUE
 ((
uöt32_t
)0x000000FFË

	)

7619 
	#LTDC_LxCKCR_CKGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7620 
	#LTDC_LxCKCR_CKRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7624 
	#LTDC_LxPFCR_PF
 ((
uöt32_t
)0x00000007Ë

	)

7628 
	#LTDC_LxCACR_CONSTA
 ((
uöt32_t
)0x000000FFË

	)

7632 
	#LTDC_LxDCCR_DCBLUE
 ((
uöt32_t
)0x000000FFË

	)

7633 
	#LTDC_LxDCCR_DCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7634 
	#LTDC_LxDCCR_DCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7635 
	#LTDC_LxDCCR_DCALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

7639 
	#LTDC_LxBFCR_BF2
 ((
uöt32_t
)0x00000007Ë

	)

7640 
	#LTDC_LxBFCR_BF1
 ((
uöt32_t
)0x00000700Ë

	)

7644 
	#LTDC_LxCFBAR_CFBADD
 ((
uöt32_t
)0xFFFFFFFFË

	)

7648 
	#LTDC_LxCFBLR_CFBLL
 ((
uöt32_t
)0x00001FFFË

	)

7649 
	#LTDC_LxCFBLR_CFBP
 ((
uöt32_t
)0x1FFF0000Ë

	)

7653 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
uöt32_t
)0x000007FFË

	)

7657 
	#LTDC_LxCLUTWR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

7658 
	#LTDC_LxCLUTWR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7659 
	#LTDC_LxCLUTWR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

7660 
	#LTDC_LxCLUTWR_CLUTADD
 ((
uöt32_t
)0xFF000000Ë

	)

7662 #i‡
deföed
(
STM32F469_479xx
)

7669 
	#DSI_VR
 ((
uöt32_t
)0x3133302AË

	)

7672 
	#DSI_CR_EN
 ((
uöt32_t
)0x00000001Ë

	)

7675 
	#DSI_CCR_TXECKDIV
 ((
uöt32_t
)0x000000FFË

	)

7676 
	#DSI_CCR_TXECKDIV0
 ((
uöt32_t
)0x00000001)

	)

7677 
	#DSI_CCR_TXECKDIV1
 ((
uöt32_t
)0x00000002)

	)

7678 
	#DSI_CCR_TXECKDIV2
 ((
uöt32_t
)0x00000004)

	)

7679 
	#DSI_CCR_TXECKDIV3
 ((
uöt32_t
)0x00000008)

	)

7680 
	#DSI_CCR_TXECKDIV4
 ((
uöt32_t
)0x00000010)

	)

7681 
	#DSI_CCR_TXECKDIV5
 ((
uöt32_t
)0x00000020)

	)

7682 
	#DSI_CCR_TXECKDIV6
 ((
uöt32_t
)0x00000040)

	)

7683 
	#DSI_CCR_TXECKDIV7
 ((
uöt32_t
)0x00000080)

	)

7685 
	#DSI_CCR_TOCKDIV
 ((
uöt32_t
)0x0000FF00Ë

	)

7686 
	#DSI_CCR_TOCKDIV0
 ((
uöt32_t
)0x00000100)

	)

7687 
	#DSI_CCR_TOCKDIV1
 ((
uöt32_t
)0x00000200)

	)

7688 
	#DSI_CCR_TOCKDIV2
 ((
uöt32_t
)0x00000400)

	)

7689 
	#DSI_CCR_TOCKDIV3
 ((
uöt32_t
)0x00000800)

	)

7690 
	#DSI_CCR_TOCKDIV4
 ((
uöt32_t
)0x00001000)

	)

7691 
	#DSI_CCR_TOCKDIV5
 ((
uöt32_t
)0x00002000)

	)

7692 
	#DSI_CCR_TOCKDIV6
 ((
uöt32_t
)0x00004000)

	)

7693 
	#DSI_CCR_TOCKDIV7
 ((
uöt32_t
)0x00008000)

	)

7696 
	#DSI_LVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

7697 
	#DSI_LVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

7698 
	#DSI_LVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

7701 
	#DSI_LCOLCR_COLC
 ((
uöt32_t
)0x0000000FË

	)

7702 
	#DSI_LCOLCR_COLC0
 ((
uöt32_t
)0x00000001)

	)

7703 
	#DSI_LCOLCR_COLC1
 ((
uöt32_t
)0x00000020)

	)

7704 
	#DSI_LCOLCR_COLC2
 ((
uöt32_t
)0x00000040)

	)

7705 
	#DSI_LCOLCR_COLC3
 ((
uöt32_t
)0x00000080)

	)

7707 
	#DSI_LCOLCR_LPE
 ((
uöt32_t
)0x00000100Ë

	)

7710 
	#DSI_LPCR_DEP
 ((
uöt32_t
)0x00000001Ë

	)

7711 
	#DSI_LPCR_VSP
 ((
uöt32_t
)0x00000002Ë

	)

7712 
	#DSI_LPCR_HSP
 ((
uöt32_t
)0x00000004Ë

	)

7715 
	#DSI_LPMCR_VLPSIZE
 ((
uöt32_t
)0x000000FFË

	)

7716 
	#DSI_LPMCR_VLPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7717 
	#DSI_LPMCR_VLPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7718 
	#DSI_LPMCR_VLPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7719 
	#DSI_LPMCR_VLPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7720 
	#DSI_LPMCR_VLPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7721 
	#DSI_LPMCR_VLPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7722 
	#DSI_LPMCR_VLPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7723 
	#DSI_LPMCR_VLPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7725 
	#DSI_LPMCR_LPSIZE
 ((
uöt32_t
)0x00FF0000Ë

	)

7726 
	#DSI_LPMCR_LPSIZE0
 ((
uöt32_t
)0x00010000)

	)

7727 
	#DSI_LPMCR_LPSIZE1
 ((
uöt32_t
)0x00020000)

	)

7728 
	#DSI_LPMCR_LPSIZE2
 ((
uöt32_t
)0x00040000)

	)

7729 
	#DSI_LPMCR_LPSIZE3
 ((
uöt32_t
)0x00080000)

	)

7730 
	#DSI_LPMCR_LPSIZE4
 ((
uöt32_t
)0x00100000)

	)

7731 
	#DSI_LPMCR_LPSIZE5
 ((
uöt32_t
)0x00200000)

	)

7732 
	#DSI_LPMCR_LPSIZE6
 ((
uöt32_t
)0x00400000)

	)

7733 
	#DSI_LPMCR_LPSIZE7
 ((
uöt32_t
)0x00800000)

	)

7736 
	#DSI_PCR_ETTXE
 ((
uöt32_t
)0x00000001Ë

	)

7737 
	#DSI_PCR_ETRXE
 ((
uöt32_t
)0x00000002Ë

	)

7738 
	#DSI_PCR_BTAE
 ((
uöt32_t
)0x00000004Ë

	)

7739 
	#DSI_PCR_ECCRXE
 ((
uöt32_t
)0x00000008Ë

	)

7740 
	#DSI_PCR_CRCRXE
 ((
uöt32_t
)0x00000010Ë

	)

7743 
	#DSI_GVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

7744 
	#DSI_GVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

7745 
	#DSI_GVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

7748 
	#DSI_MCR_CMDM
 ((
uöt32_t
)0x00000001Ë

	)

7751 
	#DSI_VMCR_VMT
 ((
uöt32_t
)0x00000003Ë

	)

7752 
	#DSI_VMCR_VMT0
 ((
uöt32_t
)0x00000001)

	)

7753 
	#DSI_VMCR_VMT1
 ((
uöt32_t
)0x00000002)

	)

7755 
	#DSI_VMCR_LPVSAE
 ((
uöt32_t
)0x00000100Ë

	)

7756 
	#DSI_VMCR_LPVBPE
 ((
uöt32_t
)0x00000200Ë

	)

7757 
	#DSI_VMCR_LPVFPE
 ((
uöt32_t
)0x00000400Ë

	)

7758 
	#DSI_VMCR_LPVAE
 ((
uöt32_t
)0x00000800Ë

	)

7759 
	#DSI_VMCR_LPHBPE
 ((
uöt32_t
)0x00001000Ë

	)

7760 
	#DSI_VMCR_LPHFPE
 ((
uöt32_t
)0x00002000Ë

	)

7761 
	#DSI_VMCR_FBTAAE
 ((
uöt32_t
)0x00004000Ë

	)

7762 
	#DSI_VMCR_LPCE
 ((
uöt32_t
)0x00008000Ë

	)

7763 
	#DSI_VMCR_PGE
 ((
uöt32_t
)0x00010000Ë

	)

7764 
	#DSI_VMCR_PGM
 ((
uöt32_t
)0x00100000Ë

	)

7765 
	#DSI_VMCR_PGO
 ((
uöt32_t
)0x01000000Ë

	)

7768 
	#DSI_VPCR_VPSIZE
 ((
uöt32_t
)0x00003FFFË

	)

7769 
	#DSI_VPCR_VPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7770 
	#DSI_VPCR_VPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7771 
	#DSI_VPCR_VPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7772 
	#DSI_VPCR_VPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7773 
	#DSI_VPCR_VPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7774 
	#DSI_VPCR_VPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7775 
	#DSI_VPCR_VPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7776 
	#DSI_VPCR_VPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7777 
	#DSI_VPCR_VPSIZE8
 ((
uöt32_t
)0x00000100)

	)

7778 
	#DSI_VPCR_VPSIZE9
 ((
uöt32_t
)0x00000200)

	)

7779 
	#DSI_VPCR_VPSIZE10
 ((
uöt32_t
)0x00000400)

	)

7780 
	#DSI_VPCR_VPSIZE11
 ((
uöt32_t
)0x00000800)

	)

7781 
	#DSI_VPCR_VPSIZE12
 ((
uöt32_t
)0x00001000)

	)

7782 
	#DSI_VPCR_VPSIZE13
 ((
uöt32_t
)0x00002000)

	)

7785 
	#DSI_VCCR_NUMC
 ((
uöt32_t
)0x00001FFFË

	)

7786 
	#DSI_VCCR_NUMC0
 ((
uöt32_t
)0x00000001)

	)

7787 
	#DSI_VCCR_NUMC1
 ((
uöt32_t
)0x00000002)

	)

7788 
	#DSI_VCCR_NUMC2
 ((
uöt32_t
)0x00000004)

	)

7789 
	#DSI_VCCR_NUMC3
 ((
uöt32_t
)0x00000008)

	)

7790 
	#DSI_VCCR_NUMC4
 ((
uöt32_t
)0x00000010)

	)

7791 
	#DSI_VCCR_NUMC5
 ((
uöt32_t
)0x00000020)

	)

7792 
	#DSI_VCCR_NUMC6
 ((
uöt32_t
)0x00000040)

	)

7793 
	#DSI_VCCR_NUMC7
 ((
uöt32_t
)0x00000080)

	)

7794 
	#DSI_VCCR_NUMC8
 ((
uöt32_t
)0x00000100)

	)

7795 
	#DSI_VCCR_NUMC9
 ((
uöt32_t
)0x00000200)

	)

7796 
	#DSI_VCCR_NUMC10
 ((
uöt32_t
)0x00000400)

	)

7797 
	#DSI_VCCR_NUMC11
 ((
uöt32_t
)0x00000800)

	)

7798 
	#DSI_VCCR_NUMC12
 ((
uöt32_t
)0x00001000)

	)

7801 
	#DSI_VNPCR_NPSIZE
 ((
uöt32_t
)0x00001FFFË

	)

7802 
	#DSI_VNPCR_NPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7803 
	#DSI_VNPCR_NPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7804 
	#DSI_VNPCR_NPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7805 
	#DSI_VNPCR_NPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7806 
	#DSI_VNPCR_NPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7807 
	#DSI_VNPCR_NPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7808 
	#DSI_VNPCR_NPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7809 
	#DSI_VNPCR_NPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7810 
	#DSI_VNPCR_NPSIZE8
 ((
uöt32_t
)0x00000100)

	)

7811 
	#DSI_VNPCR_NPSIZE9
 ((
uöt32_t
)0x00000200)

	)

7812 
	#DSI_VNPCR_NPSIZE10
 ((
uöt32_t
)0x00000400)

	)

7813 
	#DSI_VNPCR_NPSIZE11
 ((
uöt32_t
)0x00000800)

	)

7814 
	#DSI_VNPCR_NPSIZE12
 ((
uöt32_t
)0x00001000)

	)

7817 
	#DSI_VHSACR_HSA
 ((
uöt32_t
)0x00000FFFË

	)

7818 
	#DSI_VHSACR_HSA0
 ((
uöt32_t
)0x00000001)

	)

7819 
	#DSI_VHSACR_HSA1
 ((
uöt32_t
)0x00000002)

	)

7820 
	#DSI_VHSACR_HSA2
 ((
uöt32_t
)0x00000004)

	)

7821 
	#DSI_VHSACR_HSA3
 ((
uöt32_t
)0x00000008)

	)

7822 
	#DSI_VHSACR_HSA4
 ((
uöt32_t
)0x00000010)

	)

7823 
	#DSI_VHSACR_HSA5
 ((
uöt32_t
)0x00000020)

	)

7824 
	#DSI_VHSACR_HSA6
 ((
uöt32_t
)0x00000040)

	)

7825 
	#DSI_VHSACR_HSA7
 ((
uöt32_t
)0x00000080)

	)

7826 
	#DSI_VHSACR_HSA8
 ((
uöt32_t
)0x00000100)

	)

7827 
	#DSI_VHSACR_HSA9
 ((
uöt32_t
)0x00000200)

	)

7828 
	#DSI_VHSACR_HSA10
 ((
uöt32_t
)0x00000400)

	)

7829 
	#DSI_VHSACR_HSA11
 ((
uöt32_t
)0x00000800)

	)

7832 
	#DSI_VHBPCR_HBP
 ((
uöt32_t
)0x00000FFFË

	)

7833 
	#DSI_VHBPCR_HBP0
 ((
uöt32_t
)0x00000001)

	)

7834 
	#DSI_VHBPCR_HBP1
 ((
uöt32_t
)0x00000002)

	)

7835 
	#DSI_VHBPCR_HBP2
 ((
uöt32_t
)0x00000004)

	)

7836 
	#DSI_VHBPCR_HBP3
 ((
uöt32_t
)0x00000008)

	)

7837 
	#DSI_VHBPCR_HBP4
 ((
uöt32_t
)0x00000010)

	)

7838 
	#DSI_VHBPCR_HBP5
 ((
uöt32_t
)0x00000020)

	)

7839 
	#DSI_VHBPCR_HBP6
 ((
uöt32_t
)0x00000040)

	)

7840 
	#DSI_VHBPCR_HBP7
 ((
uöt32_t
)0x00000080)

	)

7841 
	#DSI_VHBPCR_HBP8
 ((
uöt32_t
)0x00000100)

	)

7842 
	#DSI_VHBPCR_HBP9
 ((
uöt32_t
)0x00000200)

	)

7843 
	#DSI_VHBPCR_HBP10
 ((
uöt32_t
)0x00000400)

	)

7844 
	#DSI_VHBPCR_HBP11
 ((
uöt32_t
)0x00000800)

	)

7847 
	#DSI_VLCR_HLINE
 ((
uöt32_t
)0x00007FFFË

	)

7848 
	#DSI_VLCR_HLINE0
 ((
uöt32_t
)0x00000001)

	)

7849 
	#DSI_VLCR_HLINE1
 ((
uöt32_t
)0x00000002)

	)

7850 
	#DSI_VLCR_HLINE2
 ((
uöt32_t
)0x00000004)

	)

7851 
	#DSI_VLCR_HLINE3
 ((
uöt32_t
)0x00000008)

	)

7852 
	#DSI_VLCR_HLINE4
 ((
uöt32_t
)0x00000010)

	)

7853 
	#DSI_VLCR_HLINE5
 ((
uöt32_t
)0x00000020)

	)

7854 
	#DSI_VLCR_HLINE6
 ((
uöt32_t
)0x00000040)

	)

7855 
	#DSI_VLCR_HLINE7
 ((
uöt32_t
)0x00000080)

	)

7856 
	#DSI_VLCR_HLINE8
 ((
uöt32_t
)0x00000100)

	)

7857 
	#DSI_VLCR_HLINE9
 ((
uöt32_t
)0x00000200)

	)

7858 
	#DSI_VLCR_HLINE10
 ((
uöt32_t
)0x00000400)

	)

7859 
	#DSI_VLCR_HLINE11
 ((
uöt32_t
)0x00000800)

	)

7860 
	#DSI_VLCR_HLINE12
 ((
uöt32_t
)0x00001000)

	)

7861 
	#DSI_VLCR_HLINE13
 ((
uöt32_t
)0x00002000)

	)

7862 
	#DSI_VLCR_HLINE14
 ((
uöt32_t
)0x00004000)

	)

7865 
	#DSI_VVSACR_VSA
 ((
uöt32_t
)0x000003FFË

	)

7866 
	#DSI_VVSACR_VSA0
 ((
uöt32_t
)0x00000001)

	)

7867 
	#DSI_VVSACR_VSA1
 ((
uöt32_t
)0x00000002)

	)

7868 
	#DSI_VVSACR_VSA2
 ((
uöt32_t
)0x00000004)

	)

7869 
	#DSI_VVSACR_VSA3
 ((
uöt32_t
)0x00000008)

	)

7870 
	#DSI_VVSACR_VSA4
 ((
uöt32_t
)0x00000010)

	)

7871 
	#DSI_VVSACR_VSA5
 ((
uöt32_t
)0x00000020)

	)

7872 
	#DSI_VVSACR_VSA6
 ((
uöt32_t
)0x00000040)

	)

7873 
	#DSI_VVSACR_VSA7
 ((
uöt32_t
)0x00000080)

	)

7874 
	#DSI_VVSACR_VSA8
 ((
uöt32_t
)0x00000100)

	)

7875 
	#DSI_VVSACR_VSA9
 ((
uöt32_t
)0x00000200)

	)

7878 
	#DSI_VVBPCR_VBP
 ((
uöt32_t
)0x000003FFË

	)

7879 
	#DSI_VVBPCR_VBP0
 ((
uöt32_t
)0x00000001)

	)

7880 
	#DSI_VVBPCR_VBP1
 ((
uöt32_t
)0x00000002)

	)

7881 
	#DSI_VVBPCR_VBP2
 ((
uöt32_t
)0x00000004)

	)

7882 
	#DSI_VVBPCR_VBP3
 ((
uöt32_t
)0x00000008)

	)

7883 
	#DSI_VVBPCR_VBP4
 ((
uöt32_t
)0x00000010)

	)

7884 
	#DSI_VVBPCR_VBP5
 ((
uöt32_t
)0x00000020)

	)

7885 
	#DSI_VVBPCR_VBP6
 ((
uöt32_t
)0x00000040)

	)

7886 
	#DSI_VVBPCR_VBP7
 ((
uöt32_t
)0x00000080)

	)

7887 
	#DSI_VVBPCR_VBP8
 ((
uöt32_t
)0x00000100)

	)

7888 
	#DSI_VVBPCR_VBP9
 ((
uöt32_t
)0x00000200)

	)

7891 
	#DSI_VVFPCR_VFP
 ((
uöt32_t
)0x000003FFË

	)

7892 
	#DSI_VVFPCR_VFP0
 ((
uöt32_t
)0x00000001)

	)

7893 
	#DSI_VVFPCR_VFP1
 ((
uöt32_t
)0x00000002)

	)

7894 
	#DSI_VVFPCR_VFP2
 ((
uöt32_t
)0x00000004)

	)

7895 
	#DSI_VVFPCR_VFP3
 ((
uöt32_t
)0x00000008)

	)

7896 
	#DSI_VVFPCR_VFP4
 ((
uöt32_t
)0x00000010)

	)

7897 
	#DSI_VVFPCR_VFP5
 ((
uöt32_t
)0x00000020)

	)

7898 
	#DSI_VVFPCR_VFP6
 ((
uöt32_t
)0x00000040)

	)

7899 
	#DSI_VVFPCR_VFP7
 ((
uöt32_t
)0x00000080)

	)

7900 
	#DSI_VVFPCR_VFP8
 ((
uöt32_t
)0x00000100)

	)

7901 
	#DSI_VVFPCR_VFP9
 ((
uöt32_t
)0x00000200)

	)

7904 
	#DSI_VVACR_VA
 ((
uöt32_t
)0x00003FFFË

	)

7905 
	#DSI_VVACR_VA0
 ((
uöt32_t
)0x00000001)

	)

7906 
	#DSI_VVACR_VA1
 ((
uöt32_t
)0x00000002)

	)

7907 
	#DSI_VVACR_VA2
 ((
uöt32_t
)0x00000004)

	)

7908 
	#DSI_VVACR_VA3
 ((
uöt32_t
)0x00000008)

	)

7909 
	#DSI_VVACR_VA4
 ((
uöt32_t
)0x00000010)

	)

7910 
	#DSI_VVACR_VA5
 ((
uöt32_t
)0x00000020)

	)

7911 
	#DSI_VVACR_VA6
 ((
uöt32_t
)0x00000040)

	)

7912 
	#DSI_VVACR_VA7
 ((
uöt32_t
)0x00000080)

	)

7913 
	#DSI_VVACR_VA8
 ((
uöt32_t
)0x00000100)

	)

7914 
	#DSI_VVACR_VA9
 ((
uöt32_t
)0x00000200)

	)

7915 
	#DSI_VVACR_VA10
 ((
uöt32_t
)0x00000400)

	)

7916 
	#DSI_VVACR_VA11
 ((
uöt32_t
)0x00000800)

	)

7917 
	#DSI_VVACR_VA12
 ((
uöt32_t
)0x00001000)

	)

7918 
	#DSI_VVACR_VA13
 ((
uöt32_t
)0x00002000)

	)

7921 
	#DSI_LCCR_CMDSIZE
 ((
uöt32_t
)0x0000FFFFË

	)

7922 
	#DSI_LCCR_CMDSIZE0
 ((
uöt32_t
)0x00000001)

	)

7923 
	#DSI_LCCR_CMDSIZE1
 ((
uöt32_t
)0x00000002)

	)

7924 
	#DSI_LCCR_CMDSIZE2
 ((
uöt32_t
)0x00000004)

	)

7925 
	#DSI_LCCR_CMDSIZE3
 ((
uöt32_t
)0x00000008)

	)

7926 
	#DSI_LCCR_CMDSIZE4
 ((
uöt32_t
)0x00000010)

	)

7927 
	#DSI_LCCR_CMDSIZE5
 ((
uöt32_t
)0x00000020)

	)

7928 
	#DSI_LCCR_CMDSIZE6
 ((
uöt32_t
)0x00000040)

	)

7929 
	#DSI_LCCR_CMDSIZE7
 ((
uöt32_t
)0x00000080)

	)

7930 
	#DSI_LCCR_CMDSIZE8
 ((
uöt32_t
)0x00000100)

	)

7931 
	#DSI_LCCR_CMDSIZE9
 ((
uöt32_t
)0x00000200)

	)

7932 
	#DSI_LCCR_CMDSIZE10
 ((
uöt32_t
)0x00000400)

	)

7933 
	#DSI_LCCR_CMDSIZE11
 ((
uöt32_t
)0x00000800)

	)

7934 
	#DSI_LCCR_CMDSIZE12
 ((
uöt32_t
)0x00001000)

	)

7935 
	#DSI_LCCR_CMDSIZE13
 ((
uöt32_t
)0x00002000)

	)

7936 
	#DSI_LCCR_CMDSIZE14
 ((
uöt32_t
)0x00004000)

	)

7937 
	#DSI_LCCR_CMDSIZE15
 ((
uöt32_t
)0x00008000)

	)

7940 
	#DSI_CMCR_TEARE
 ((
uöt32_t
)0x00000001Ë

	)

7941 
	#DSI_CMCR_ARE
 ((
uöt32_t
)0x00000002Ë

	)

7942 
	#DSI_CMCR_GSW0TX
 ((
uöt32_t
)0x00000100Ë

	)

7943 
	#DSI_CMCR_GSW1TX
 ((
uöt32_t
)0x00000200Ë

	)

7944 
	#DSI_CMCR_GSW2TX
 ((
uöt32_t
)0x00000400Ë

	)

7945 
	#DSI_CMCR_GSR0TX
 ((
uöt32_t
)0x00000800Ë

	)

7946 
	#DSI_CMCR_GSR1TX
 ((
uöt32_t
)0x00001000Ë

	)

7947 
	#DSI_CMCR_GSR2TX
 ((
uöt32_t
)0x00002000Ë

	)

7948 
	#DSI_CMCR_GLWTX
 ((
uöt32_t
)0x00004000Ë

	)

7949 
	#DSI_CMCR_DSW0TX
 ((
uöt32_t
)0x00010000Ë

	)

7950 
	#DSI_CMCR_DSW1TX
 ((
uöt32_t
)0x00020000Ë

	)

7951 
	#DSI_CMCR_DSR0TX
 ((
uöt32_t
)0x00040000Ë

	)

7952 
	#DSI_CMCR_DLWTX
 ((
uöt32_t
)0x00080000Ë

	)

7953 
	#DSI_CMCR_MRDPS
 ((
uöt32_t
)0x01000000Ë

	)

7956 
	#DSI_GHCR_DT
 ((
uöt32_t
)0x0000003FË

	)

7957 
	#DSI_GHCR_DT0
 ((
uöt32_t
)0x00000001)

	)

7958 
	#DSI_GHCR_DT1
 ((
uöt32_t
)0x00000002)

	)

7959 
	#DSI_GHCR_DT2
 ((
uöt32_t
)0x00000004)

	)

7960 
	#DSI_GHCR_DT3
 ((
uöt32_t
)0x00000008)

	)

7961 
	#DSI_GHCR_DT4
 ((
uöt32_t
)0x00000010)

	)

7962 
	#DSI_GHCR_DT5
 ((
uöt32_t
)0x00000020)

	)

7964 
	#DSI_GHCR_VCID
 ((
uöt32_t
)0x000000C0Ë

	)

7965 
	#DSI_GHCR_VCID0
 ((
uöt32_t
)0x00000040)

	)

7966 
	#DSI_GHCR_VCID1
 ((
uöt32_t
)0x00000080)

	)

7968 
	#DSI_GHCR_WCLSB
 ((
uöt32_t
)0x0000FF00Ë

	)

7969 
	#DSI_GHCR_WCLSB0
 ((
uöt32_t
)0x00000100)

	)

7970 
	#DSI_GHCR_WCLSB1
 ((
uöt32_t
)0x00000200)

	)

7971 
	#DSI_GHCR_WCLSB2
 ((
uöt32_t
)0x00000400)

	)

7972 
	#DSI_GHCR_WCLSB3
 ((
uöt32_t
)0x00000800)

	)

7973 
	#DSI_GHCR_WCLSB4
 ((
uöt32_t
)0x00001000)

	)

7974 
	#DSI_GHCR_WCLSB5
 ((
uöt32_t
)0x00002000)

	)

7975 
	#DSI_GHCR_WCLSB6
 ((
uöt32_t
)0x00004000)

	)

7976 
	#DSI_GHCR_WCLSB7
 ((
uöt32_t
)0x00008000)

	)

7978 
	#DSI_GHCR_WCMSB
 ((
uöt32_t
)0x00FF0000Ë

	)

7979 
	#DSI_GHCR_WCMSB0
 ((
uöt32_t
)0x00010000)

	)

7980 
	#DSI_GHCR_WCMSB1
 ((
uöt32_t
)0x00020000)

	)

7981 
	#DSI_GHCR_WCMSB2
 ((
uöt32_t
)0x00040000)

	)

7982 
	#DSI_GHCR_WCMSB3
 ((
uöt32_t
)0x00080000)

	)

7983 
	#DSI_GHCR_WCMSB4
 ((
uöt32_t
)0x00100000)

	)

7984 
	#DSI_GHCR_WCMSB5
 ((
uöt32_t
)0x00200000)

	)

7985 
	#DSI_GHCR_WCMSB6
 ((
uöt32_t
)0x00400000)

	)

7986 
	#DSI_GHCR_WCMSB7
 ((
uöt32_t
)0x00800000)

	)

7989 
	#DSI_GPDR_DATA1
 ((
uöt32_t
)0x000000FFË

	)

7990 
	#DSI_GPDR_DATA1_0
 ((
uöt32_t
)0x00000001)

	)

7991 
	#DSI_GPDR_DATA1_1
 ((
uöt32_t
)0x00000002)

	)

7992 
	#DSI_GPDR_DATA1_2
 ((
uöt32_t
)0x00000004)

	)

7993 
	#DSI_GPDR_DATA1_3
 ((
uöt32_t
)0x00000008)

	)

7994 
	#DSI_GPDR_DATA1_4
 ((
uöt32_t
)0x00000010)

	)

7995 
	#DSI_GPDR_DATA1_5
 ((
uöt32_t
)0x00000020)

	)

7996 
	#DSI_GPDR_DATA1_6
 ((
uöt32_t
)0x00000040)

	)

7997 
	#DSI_GPDR_DATA1_7
 ((
uöt32_t
)0x00000080)

	)

7999 
	#DSI_GPDR_DATA2
 ((
uöt32_t
)0x0000FF00Ë

	)

8000 
	#DSI_GPDR_DATA2_0
 ((
uöt32_t
)0x00000100)

	)

8001 
	#DSI_GPDR_DATA2_1
 ((
uöt32_t
)0x00000200)

	)

8002 
	#DSI_GPDR_DATA2_2
 ((
uöt32_t
)0x00000400)

	)

8003 
	#DSI_GPDR_DATA2_3
 ((
uöt32_t
)0x00000800)

	)

8004 
	#DSI_GPDR_DATA2_4
 ((
uöt32_t
)0x00001000)

	)

8005 
	#DSI_GPDR_DATA2_5
 ((
uöt32_t
)0x00002000)

	)

8006 
	#DSI_GPDR_DATA2_6
 ((
uöt32_t
)0x00004000)

	)

8007 
	#DSI_GPDR_DATA2_7
 ((
uöt32_t
)0x00008000)

	)

8009 
	#DSI_GPDR_DATA3
 ((
uöt32_t
)0x00FF0000Ë

	)

8010 
	#DSI_GPDR_DATA3_0
 ((
uöt32_t
)0x00010000)

	)

8011 
	#DSI_GPDR_DATA3_1
 ((
uöt32_t
)0x00020000)

	)

8012 
	#DSI_GPDR_DATA3_2
 ((
uöt32_t
)0x00040000)

	)

8013 
	#DSI_GPDR_DATA3_3
 ((
uöt32_t
)0x00080000)

	)

8014 
	#DSI_GPDR_DATA3_4
 ((
uöt32_t
)0x00100000)

	)

8015 
	#DSI_GPDR_DATA3_5
 ((
uöt32_t
)0x00200000)

	)

8016 
	#DSI_GPDR_DATA3_6
 ((
uöt32_t
)0x00400000)

	)

8017 
	#DSI_GPDR_DATA3_7
 ((
uöt32_t
)0x00800000)

	)

8019 
	#DSI_GPDR_DATA4
 ((
uöt32_t
)0xFF000000Ë

	)

8020 
	#DSI_GPDR_DATA4_0
 ((
uöt32_t
)0x01000000)

	)

8021 
	#DSI_GPDR_DATA4_1
 ((
uöt32_t
)0x02000000)

	)

8022 
	#DSI_GPDR_DATA4_2
 ((
uöt32_t
)0x04000000)

	)

8023 
	#DSI_GPDR_DATA4_3
 ((
uöt32_t
)0x08000000)

	)

8024 
	#DSI_GPDR_DATA4_4
 ((
uöt32_t
)0x10000000)

	)

8025 
	#DSI_GPDR_DATA4_5
 ((
uöt32_t
)0x20000000)

	)

8026 
	#DSI_GPDR_DATA4_6
 ((
uöt32_t
)0x40000000)

	)

8027 
	#DSI_GPDR_DATA4_7
 ((
uöt32_t
)0x80000000)

	)

8030 
	#DSI_GPSR_CMDFE
 ((
uöt32_t
)0x00000001Ë

	)

8031 
	#DSI_GPSR_CMDFF
 ((
uöt32_t
)0x00000002Ë

	)

8032 
	#DSI_GPSR_PWRFE
 ((
uöt32_t
)0x00000004Ë

	)

8033 
	#DSI_GPSR_PWRFF
 ((
uöt32_t
)0x00000008Ë

	)

8034 
	#DSI_GPSR_PRDFE
 ((
uöt32_t
)0x00000010Ë

	)

8035 
	#DSI_GPSR_PRDFF
 ((
uöt32_t
)0x00000020Ë

	)

8036 
	#DSI_GPSR_RCB
 ((
uöt32_t
)0x00000040Ë

	)

8039 
	#DSI_TCCR0_LPRX_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8040 
	#DSI_TCCR0_LPRX_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8041 
	#DSI_TCCR0_LPRX_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8042 
	#DSI_TCCR0_LPRX_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8043 
	#DSI_TCCR0_LPRX_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8044 
	#DSI_TCCR0_LPRX_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8045 
	#DSI_TCCR0_LPRX_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8046 
	#DSI_TCCR0_LPRX_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8047 
	#DSI_TCCR0_LPRX_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8048 
	#DSI_TCCR0_LPRX_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8049 
	#DSI_TCCR0_LPRX_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8050 
	#DSI_TCCR0_LPRX_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8051 
	#DSI_TCCR0_LPRX_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8052 
	#DSI_TCCR0_LPRX_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8053 
	#DSI_TCCR0_LPRX_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8054 
	#DSI_TCCR0_LPRX_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8055 
	#DSI_TCCR0_LPRX_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8057 
	#DSI_TCCR0_HSTX_TOCNT
 ((
uöt32_t
)0xFFFF0000Ë

	)

8058 
	#DSI_TCCR0_HSTX_TOCNT0
 ((
uöt32_t
)0x00010000)

	)

8059 
	#DSI_TCCR0_HSTX_TOCNT1
 ((
uöt32_t
)0x00020000)

	)

8060 
	#DSI_TCCR0_HSTX_TOCNT2
 ((
uöt32_t
)0x00040000)

	)

8061 
	#DSI_TCCR0_HSTX_TOCNT3
 ((
uöt32_t
)0x00080000)

	)

8062 
	#DSI_TCCR0_HSTX_TOCNT4
 ((
uöt32_t
)0x00100000)

	)

8063 
	#DSI_TCCR0_HSTX_TOCNT5
 ((
uöt32_t
)0x00200000)

	)

8064 
	#DSI_TCCR0_HSTX_TOCNT6
 ((
uöt32_t
)0x00400000)

	)

8065 
	#DSI_TCCR0_HSTX_TOCNT7
 ((
uöt32_t
)0x00800000)

	)

8066 
	#DSI_TCCR0_HSTX_TOCNT8
 ((
uöt32_t
)0x01000000)

	)

8067 
	#DSI_TCCR0_HSTX_TOCNT9
 ((
uöt32_t
)0x02000000)

	)

8068 
	#DSI_TCCR0_HSTX_TOCNT10
 ((
uöt32_t
)0x04000000)

	)

8069 
	#DSI_TCCR0_HSTX_TOCNT11
 ((
uöt32_t
)0x08000000)

	)

8070 
	#DSI_TCCR0_HSTX_TOCNT12
 ((
uöt32_t
)0x10000000)

	)

8071 
	#DSI_TCCR0_HSTX_TOCNT13
 ((
uöt32_t
)0x20000000)

	)

8072 
	#DSI_TCCR0_HSTX_TOCNT14
 ((
uöt32_t
)0x40000000)

	)

8073 
	#DSI_TCCR0_HSTX_TOCNT15
 ((
uöt32_t
)0x80000000)

	)

8076 
	#DSI_TCCR1_HSRD_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8077 
	#DSI_TCCR1_HSRD_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8078 
	#DSI_TCCR1_HSRD_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8079 
	#DSI_TCCR1_HSRD_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8080 
	#DSI_TCCR1_HSRD_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8081 
	#DSI_TCCR1_HSRD_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8082 
	#DSI_TCCR1_HSRD_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8083 
	#DSI_TCCR1_HSRD_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8084 
	#DSI_TCCR1_HSRD_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8085 
	#DSI_TCCR1_HSRD_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8086 
	#DSI_TCCR1_HSRD_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8087 
	#DSI_TCCR1_HSRD_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8088 
	#DSI_TCCR1_HSRD_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8089 
	#DSI_TCCR1_HSRD_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8090 
	#DSI_TCCR1_HSRD_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8091 
	#DSI_TCCR1_HSRD_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8092 
	#DSI_TCCR1_HSRD_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8095 
	#DSI_TCCR2_LPRD_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8096 
	#DSI_TCCR2_LPRD_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8097 
	#DSI_TCCR2_LPRD_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8098 
	#DSI_TCCR2_LPRD_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8099 
	#DSI_TCCR2_LPRD_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8100 
	#DSI_TCCR2_LPRD_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8101 
	#DSI_TCCR2_LPRD_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8102 
	#DSI_TCCR2_LPRD_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8103 
	#DSI_TCCR2_LPRD_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8104 
	#DSI_TCCR2_LPRD_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8105 
	#DSI_TCCR2_LPRD_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8106 
	#DSI_TCCR2_LPRD_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8107 
	#DSI_TCCR2_LPRD_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8108 
	#DSI_TCCR2_LPRD_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8109 
	#DSI_TCCR2_LPRD_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8110 
	#DSI_TCCR2_LPRD_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8111 
	#DSI_TCCR2_LPRD_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8114 
	#DSI_TCCR3_HSWR_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8115 
	#DSI_TCCR3_HSWR_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8116 
	#DSI_TCCR3_HSWR_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8117 
	#DSI_TCCR3_HSWR_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8118 
	#DSI_TCCR3_HSWR_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8119 
	#DSI_TCCR3_HSWR_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8120 
	#DSI_TCCR3_HSWR_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8121 
	#DSI_TCCR3_HSWR_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8122 
	#DSI_TCCR3_HSWR_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8123 
	#DSI_TCCR3_HSWR_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8124 
	#DSI_TCCR3_HSWR_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8125 
	#DSI_TCCR3_HSWR_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8126 
	#DSI_TCCR3_HSWR_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8127 
	#DSI_TCCR3_HSWR_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8128 
	#DSI_TCCR3_HSWR_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8129 
	#DSI_TCCR3_HSWR_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8130 
	#DSI_TCCR3_HSWR_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8132 
	#DSI_TCCR3_PM
 ((
uöt32_t
)0x01000000Ë

	)

8135 
	#DSI_TCCR4_LPWR_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8136 
	#DSI_TCCR4_LPWR_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8137 
	#DSI_TCCR4_LPWR_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8138 
	#DSI_TCCR4_LPWR_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8139 
	#DSI_TCCR4_LPWR_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8140 
	#DSI_TCCR4_LPWR_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8141 
	#DSI_TCCR4_LPWR_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8142 
	#DSI_TCCR4_LPWR_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8143 
	#DSI_TCCR4_LPWR_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8144 
	#DSI_TCCR4_LPWR_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8145 
	#DSI_TCCR4_LPWR_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8146 
	#DSI_TCCR4_LPWR_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8147 
	#DSI_TCCR4_LPWR_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8148 
	#DSI_TCCR4_LPWR_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8149 
	#DSI_TCCR4_LPWR_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8150 
	#DSI_TCCR4_LPWR_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8151 
	#DSI_TCCR4_LPWR_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8154 
	#DSI_TCCR5_BTA_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8155 
	#DSI_TCCR5_BTA_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8156 
	#DSI_TCCR5_BTA_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8157 
	#DSI_TCCR5_BTA_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8158 
	#DSI_TCCR5_BTA_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8159 
	#DSI_TCCR5_BTA_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8160 
	#DSI_TCCR5_BTA_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8161 
	#DSI_TCCR5_BTA_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8162 
	#DSI_TCCR5_BTA_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8163 
	#DSI_TCCR5_BTA_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8164 
	#DSI_TCCR5_BTA_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8165 
	#DSI_TCCR5_BTA_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8166 
	#DSI_TCCR5_BTA_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8167 
	#DSI_TCCR5_BTA_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8168 
	#DSI_TCCR5_BTA_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8169 
	#DSI_TCCR5_BTA_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8170 
	#DSI_TCCR5_BTA_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8173 
	#DSI_TDCR_3DM
 ((
uöt32_t
)0x00000003Ë

	)

8174 
	#DSI_TDCR_3DM0
 ((
uöt32_t
)0x00000001)

	)

8175 
	#DSI_TDCR_3DM1
 ((
uöt32_t
)0x00000002)

	)

8177 
	#DSI_TDCR_3DF
 ((
uöt32_t
)0x0000000CË

	)

8178 
	#DSI_TDCR_3DF0
 ((
uöt32_t
)0x00000004)

	)

8179 
	#DSI_TDCR_3DF1
 ((
uöt32_t
)0x00000008)

	)

8181 
	#DSI_TDCR_SVS
 ((
uöt32_t
)0x00000010Ë

	)

8182 
	#DSI_TDCR_RF
 ((
uöt32_t
)0x00000020Ë

	)

8183 
	#DSI_TDCR_S3DC
 ((
uöt32_t
)0x00010000Ë

	)

8186 
	#DSI_CLCR_DPCC
 ((
uöt32_t
)0x00000001Ë

	)

8187 
	#DSI_CLCR_ACR
 ((
uöt32_t
)0x00000002Ë

	)

8190 
	#DSI_CLTCR_LP2HS_TIME
 ((
uöt32_t
)0x000003FFË

	)

8191 
	#DSI_CLTCR_LP2HS_TIME0
 ((
uöt32_t
)0x00000001)

	)

8192 
	#DSI_CLTCR_LP2HS_TIME1
 ((
uöt32_t
)0x00000002)

	)

8193 
	#DSI_CLTCR_LP2HS_TIME2
 ((
uöt32_t
)0x00000004)

	)

8194 
	#DSI_CLTCR_LP2HS_TIME3
 ((
uöt32_t
)0x00000008)

	)

8195 
	#DSI_CLTCR_LP2HS_TIME4
 ((
uöt32_t
)0x00000010)

	)

8196 
	#DSI_CLTCR_LP2HS_TIME5
 ((
uöt32_t
)0x00000020)

	)

8197 
	#DSI_CLTCR_LP2HS_TIME6
 ((
uöt32_t
)0x00000040)

	)

8198 
	#DSI_CLTCR_LP2HS_TIME7
 ((
uöt32_t
)0x00000080)

	)

8199 
	#DSI_CLTCR_LP2HS_TIME8
 ((
uöt32_t
)0x00000100)

	)

8200 
	#DSI_CLTCR_LP2HS_TIME9
 ((
uöt32_t
)0x00000200)

	)

8202 
	#DSI_CLTCR_HS2LP_TIME
 ((
uöt32_t
)0x03FF0000Ë

	)

8203 
	#DSI_CLTCR_HS2LP_TIME0
 ((
uöt32_t
)0x00010000)

	)

8204 
	#DSI_CLTCR_HS2LP_TIME1
 ((
uöt32_t
)0x00020000)

	)

8205 
	#DSI_CLTCR_HS2LP_TIME2
 ((
uöt32_t
)0x00040000)

	)

8206 
	#DSI_CLTCR_HS2LP_TIME3
 ((
uöt32_t
)0x00080000)

	)

8207 
	#DSI_CLTCR_HS2LP_TIME4
 ((
uöt32_t
)0x00100000)

	)

8208 
	#DSI_CLTCR_HS2LP_TIME5
 ((
uöt32_t
)0x00200000)

	)

8209 
	#DSI_CLTCR_HS2LP_TIME6
 ((
uöt32_t
)0x00400000)

	)

8210 
	#DSI_CLTCR_HS2LP_TIME7
 ((
uöt32_t
)0x00800000)

	)

8211 
	#DSI_CLTCR_HS2LP_TIME8
 ((
uöt32_t
)0x01000000)

	)

8212 
	#DSI_CLTCR_HS2LP_TIME9
 ((
uöt32_t
)0x02000000)

	)

8215 
	#DSI_DLTCR_MRD_TIME
 ((
uöt32_t
)0x00007FFFË

	)

8216 
	#DSI_DLTCR_MRD_TIME0
 ((
uöt32_t
)0x00000001)

	)

8217 
	#DSI_DLTCR_MRD_TIME1
 ((
uöt32_t
)0x00000002)

	)

8218 
	#DSI_DLTCR_MRD_TIME2
 ((
uöt32_t
)0x00000004)

	)

8219 
	#DSI_DLTCR_MRD_TIME3
 ((
uöt32_t
)0x00000008)

	)

8220 
	#DSI_DLTCR_MRD_TIME4
 ((
uöt32_t
)0x00000010)

	)

8221 
	#DSI_DLTCR_MRD_TIME5
 ((
uöt32_t
)0x00000020)

	)

8222 
	#DSI_DLTCR_MRD_TIME6
 ((
uöt32_t
)0x00000040)

	)

8223 
	#DSI_DLTCR_MRD_TIME7
 ((
uöt32_t
)0x00000080)

	)

8224 
	#DSI_DLTCR_MRD_TIME8
 ((
uöt32_t
)0x00000100)

	)

8225 
	#DSI_DLTCR_MRD_TIME9
 ((
uöt32_t
)0x00000200)

	)

8226 
	#DSI_DLTCR_MRD_TIME10
 ((
uöt32_t
)0x00000400)

	)

8227 
	#DSI_DLTCR_MRD_TIME11
 ((
uöt32_t
)0x00000800)

	)

8228 
	#DSI_DLTCR_MRD_TIME12
 ((
uöt32_t
)0x00001000)

	)

8229 
	#DSI_DLTCR_MRD_TIME13
 ((
uöt32_t
)0x00002000)

	)

8230 
	#DSI_DLTCR_MRD_TIME14
 ((
uöt32_t
)0x00004000)

	)

8232 
	#DSI_DLTCR_LP2HS_TIME
 ((
uöt32_t
)0x00FF0000Ë

	)

8233 
	#DSI_DLTCR_LP2HS_TIME0
 ((
uöt32_t
)0x00010000)

	)

8234 
	#DSI_DLTCR_LP2HS_TIME1
 ((
uöt32_t
)0x00020000)

	)

8235 
	#DSI_DLTCR_LP2HS_TIME2
 ((
uöt32_t
)0x00040000)

	)

8236 
	#DSI_DLTCR_LP2HS_TIME3
 ((
uöt32_t
)0x00080000)

	)

8237 
	#DSI_DLTCR_LP2HS_TIME4
 ((
uöt32_t
)0x00100000)

	)

8238 
	#DSI_DLTCR_LP2HS_TIME5
 ((
uöt32_t
)0x00200000)

	)

8239 
	#DSI_DLTCR_LP2HS_TIME6
 ((
uöt32_t
)0x00400000)

	)

8240 
	#DSI_DLTCR_LP2HS_TIME7
 ((
uöt32_t
)0x00800000)

	)

8242 
	#DSI_DLTCR_HS2LP_TIME
 ((
uöt32_t
)0xFF000000Ë

	)

8243 
	#DSI_DLTCR_HS2LP_TIME0
 ((
uöt32_t
)0x01000000)

	)

8244 
	#DSI_DLTCR_HS2LP_TIME1
 ((
uöt32_t
)0x02000000)

	)

8245 
	#DSI_DLTCR_HS2LP_TIME2
 ((
uöt32_t
)0x04000000)

	)

8246 
	#DSI_DLTCR_HS2LP_TIME3
 ((
uöt32_t
)0x08000000)

	)

8247 
	#DSI_DLTCR_HS2LP_TIME4
 ((
uöt32_t
)0x10000000)

	)

8248 
	#DSI_DLTCR_HS2LP_TIME5
 ((
uöt32_t
)0x20000000)

	)

8249 
	#DSI_DLTCR_HS2LP_TIME6
 ((
uöt32_t
)0x40000000)

	)

8250 
	#DSI_DLTCR_HS2LP_TIME7
 ((
uöt32_t
)0x80000000)

	)

8253 
	#DSI_PCTLR_DEN
 ((
uöt32_t
)0x00000002Ë

	)

8254 
	#DSI_PCTLR_CKE
 ((
uöt32_t
)0x00000004Ë

	)

8257 
	#DSI_PCONFR_NL
 ((
uöt32_t
)0x00000003Ë

	)

8258 
	#DSI_PCONFR_NL0
 ((
uöt32_t
)0x00000001)

	)

8259 
	#DSI_PCONFR_NL1
 ((
uöt32_t
)0x00000002)

	)

8261 
	#DSI_PCONFR_SW_TIME
 ((
uöt32_t
)0x0000FF00Ë

	)

8262 
	#DSI_PCONFR_SW_TIME0
 ((
uöt32_t
)0x00000100)

	)

8263 
	#DSI_PCONFR_SW_TIME1
 ((
uöt32_t
)0x00000200)

	)

8264 
	#DSI_PCONFR_SW_TIME2
 ((
uöt32_t
)0x00000400)

	)

8265 
	#DSI_PCONFR_SW_TIME3
 ((
uöt32_t
)0x00000800)

	)

8266 
	#DSI_PCONFR_SW_TIME4
 ((
uöt32_t
)0x00001000)

	)

8267 
	#DSI_PCONFR_SW_TIME5
 ((
uöt32_t
)0x00002000)

	)

8268 
	#DSI_PCONFR_SW_TIME6
 ((
uöt32_t
)0x00004000)

	)

8269 
	#DSI_PCONFR_SW_TIME7
 ((
uöt32_t
)0x00008000)

	)

8272 
	#DSI_PUCR_URCL
 ((
uöt32_t
)0x00000001Ë

	)

8273 
	#DSI_PUCR_UECL
 ((
uöt32_t
)0x00000002Ë

	)

8274 
	#DSI_PUCR_URDL
 ((
uöt32_t
)0x00000004Ë

	)

8275 
	#DSI_PUCR_UEDL
 ((
uöt32_t
)0x00000008Ë

	)

8278 
	#DSI_PTTCR_TX_TRIG
 ((
uöt32_t
)0x0000000FË

	)

8279 
	#DSI_PTTCR_TX_TRIG0
 ((
uöt32_t
)0x00000001)

	)

8280 
	#DSI_PTTCR_TX_TRIG1
 ((
uöt32_t
)0x00000002)

	)

8281 
	#DSI_PTTCR_TX_TRIG2
 ((
uöt32_t
)0x00000004)

	)

8282 
	#DSI_PTTCR_TX_TRIG3
 ((
uöt32_t
)0x00000008)

	)

8285 
	#DSI_PSR_PD
 ((
uöt32_t
)0x00000002Ë

	)

8286 
	#DSI_PSR_PSSC
 ((
uöt32_t
)0x00000004Ë

	)

8287 
	#DSI_PSR_UANC
 ((
uöt32_t
)0x00000008Ë

	)

8288 
	#DSI_PSR_PSS0
 ((
uöt32_t
)0x00000010Ë

	)

8289 
	#DSI_PSR_UAN0
 ((
uöt32_t
)0x00000020Ë

	)

8290 
	#DSI_PSR_RUE0
 ((
uöt32_t
)0x00000040Ë

	)

8291 
	#DSI_PSR_PSS1
 ((
uöt32_t
)0x00000080Ë

	)

8292 
	#DSI_PSR_UAN1
 ((
uöt32_t
)0x00000100Ë

	)

8295 
	#DSI_ISR0_AE0
 ((
uöt32_t
)0x00000001Ë

	)

8296 
	#DSI_ISR0_AE1
 ((
uöt32_t
)0x00000002Ë

	)

8297 
	#DSI_ISR0_AE2
 ((
uöt32_t
)0x00000004Ë

	)

8298 
	#DSI_ISR0_AE3
 ((
uöt32_t
)0x00000008Ë

	)

8299 
	#DSI_ISR0_AE4
 ((
uöt32_t
)0x00000010Ë

	)

8300 
	#DSI_ISR0_AE5
 ((
uöt32_t
)0x00000020Ë

	)

8301 
	#DSI_ISR0_AE6
 ((
uöt32_t
)0x00000040Ë

	)

8302 
	#DSI_ISR0_AE7
 ((
uöt32_t
)0x00000080Ë

	)

8303 
	#DSI_ISR0_AE8
 ((
uöt32_t
)0x00000100Ë

	)

8304 
	#DSI_ISR0_AE9
 ((
uöt32_t
)0x00000200Ë

	)

8305 
	#DSI_ISR0_AE10
 ((
uöt32_t
)0x00000400Ë

	)

8306 
	#DSI_ISR0_AE11
 ((
uöt32_t
)0x00000800Ë

	)

8307 
	#DSI_ISR0_AE12
 ((
uöt32_t
)0x00001000Ë

	)

8308 
	#DSI_ISR0_AE13
 ((
uöt32_t
)0x00002000Ë

	)

8309 
	#DSI_ISR0_AE14
 ((
uöt32_t
)0x00004000Ë

	)

8310 
	#DSI_ISR0_AE15
 ((
uöt32_t
)0x00008000Ë

	)

8311 
	#DSI_ISR0_PE0
 ((
uöt32_t
)0x00010000Ë

	)

8312 
	#DSI_ISR0_PE1
 ((
uöt32_t
)0x00020000Ë

	)

8313 
	#DSI_ISR0_PE2
 ((
uöt32_t
)0x00040000Ë

	)

8314 
	#DSI_ISR0_PE3
 ((
uöt32_t
)0x00080000Ë

	)

8315 
	#DSI_ISR0_PE4
 ((
uöt32_t
)0x00100000Ë

	)

8318 
	#DSI_ISR1_TOHSTX
 ((
uöt32_t
)0x00000001Ë

	)

8319 
	#DSI_ISR1_TOLPRX
 ((
uöt32_t
)0x00000002Ë

	)

8320 
	#DSI_ISR1_ECCSE
 ((
uöt32_t
)0x00000004Ë

	)

8321 
	#DSI_ISR1_ECCME
 ((
uöt32_t
)0x00000008Ë

	)

8322 
	#DSI_ISR1_CRCE
 ((
uöt32_t
)0x00000010Ë

	)

8323 
	#DSI_ISR1_PSE
 ((
uöt32_t
)0x00000020Ë

	)

8324 
	#DSI_ISR1_EOTPE
 ((
uöt32_t
)0x00000040Ë

	)

8325 
	#DSI_ISR1_LPWRE
 ((
uöt32_t
)0x00000080Ë

	)

8326 
	#DSI_ISR1_GCWRE
 ((
uöt32_t
)0x00000100Ë

	)

8327 
	#DSI_ISR1_GPWRE
 ((
uöt32_t
)0x00000200Ë

	)

8328 
	#DSI_ISR1_GPTXE
 ((
uöt32_t
)0x00000400Ë

	)

8329 
	#DSI_ISR1_GPRDE
 ((
uöt32_t
)0x00000800Ë

	)

8330 
	#DSI_ISR1_GPRXE
 ((
uöt32_t
)0x00001000Ë

	)

8333 
	#DSI_IER0_AE0IE
 ((
uöt32_t
)0x00000001Ë

	)

8334 
	#DSI_IER0_AE1IE
 ((
uöt32_t
)0x00000002Ë

	)

8335 
	#DSI_IER0_AE2IE
 ((
uöt32_t
)0x00000004Ë

	)

8336 
	#DSI_IER0_AE3IE
 ((
uöt32_t
)0x00000008Ë

	)

8337 
	#DSI_IER0_AE4IE
 ((
uöt32_t
)0x00000010Ë

	)

8338 
	#DSI_IER0_AE5IE
 ((
uöt32_t
)0x00000020Ë

	)

8339 
	#DSI_IER0_AE6IE
 ((
uöt32_t
)0x00000040Ë

	)

8340 
	#DSI_IER0_AE7IE
 ((
uöt32_t
)0x00000080Ë

	)

8341 
	#DSI_IER0_AE8IE
 ((
uöt32_t
)0x00000100Ë

	)

8342 
	#DSI_IER0_AE9IE
 ((
uöt32_t
)0x00000200Ë

	)

8343 
	#DSI_IER0_AE10IE
 ((
uöt32_t
)0x00000400Ë

	)

8344 
	#DSI_IER0_AE11IE
 ((
uöt32_t
)0x00000800Ë

	)

8345 
	#DSI_IER0_AE12IE
 ((
uöt32_t
)0x00001000Ë

	)

8346 
	#DSI_IER0_AE13IE
 ((
uöt32_t
)0x00002000Ë

	)

8347 
	#DSI_IER0_AE14IE
 ((
uöt32_t
)0x00004000Ë

	)

8348 
	#DSI_IER0_AE15IE
 ((
uöt32_t
)0x00008000Ë

	)

8349 
	#DSI_IER0_PE0IE
 ((
uöt32_t
)0x00010000Ë

	)

8350 
	#DSI_IER0_PE1IE
 ((
uöt32_t
)0x00020000Ë

	)

8351 
	#DSI_IER0_PE2IE
 ((
uöt32_t
)0x00040000Ë

	)

8352 
	#DSI_IER0_PE3IE
 ((
uöt32_t
)0x00080000Ë

	)

8353 
	#DSI_IER0_PE4IE
 ((
uöt32_t
)0x00100000Ë

	)

8356 
	#DSI_IER1_TOHSTXIE
 ((
uöt32_t
)0x00000001Ë

	)

8357 
	#DSI_IER1_TOLPRXIE
 ((
uöt32_t
)0x00000002Ë

	)

8358 
	#DSI_IER1_ECCSEIE
 ((
uöt32_t
)0x00000004Ë

	)

8359 
	#DSI_IER1_ECCMEIE
 ((
uöt32_t
)0x00000008Ë

	)

8360 
	#DSI_IER1_CRCEIE
 ((
uöt32_t
)0x00000010Ë

	)

8361 
	#DSI_IER1_PSEIE
 ((
uöt32_t
)0x00000020Ë

	)

8362 
	#DSI_IER1_EOTPEIE
 ((
uöt32_t
)0x00000040Ë

	)

8363 
	#DSI_IER1_LPWREIE
 ((
uöt32_t
)0x00000080Ë

	)

8364 
	#DSI_IER1_GCWREIE
 ((
uöt32_t
)0x00000100Ë

	)

8365 
	#DSI_IER1_GPWREIE
 ((
uöt32_t
)0x00000200Ë

	)

8366 
	#DSI_IER1_GPTXEIE
 ((
uöt32_t
)0x00000400Ë

	)

8367 
	#DSI_IER1_GPRDEIE
 ((
uöt32_t
)0x00000800Ë

	)

8368 
	#DSI_IER1_GPRXEIE
 ((
uöt32_t
)0x00001000Ë

	)

8371 
	#DSI_FIR0_FAE0
 ((
uöt32_t
)0x00000001Ë

	)

8372 
	#DSI_FIR0_FAE1
 ((
uöt32_t
)0x00000002Ë

	)

8373 
	#DSI_FIR0_FAE2
 ((
uöt32_t
)0x00000004Ë

	)

8374 
	#DSI_FIR0_FAE3
 ((
uöt32_t
)0x00000008Ë

	)

8375 
	#DSI_FIR0_FAE4
 ((
uöt32_t
)0x00000010Ë

	)

8376 
	#DSI_FIR0_FAE5
 ((
uöt32_t
)0x00000020Ë

	)

8377 
	#DSI_FIR0_FAE6
 ((
uöt32_t
)0x00000040Ë

	)

8378 
	#DSI_FIR0_FAE7
 ((
uöt32_t
)0x00000080Ë

	)

8379 
	#DSI_FIR0_FAE8
 ((
uöt32_t
)0x00000100Ë

	)

8380 
	#DSI_FIR0_FAE9
 ((
uöt32_t
)0x00000200Ë

	)

8381 
	#DSI_FIR0_FAE10
 ((
uöt32_t
)0x00000400Ë

	)

8382 
	#DSI_FIR0_FAE11
 ((
uöt32_t
)0x00000800Ë

	)

8383 
	#DSI_FIR0_FAE12
 ((
uöt32_t
)0x00001000Ë

	)

8384 
	#DSI_FIR0_FAE13
 ((
uöt32_t
)0x00002000Ë

	)

8385 
	#DSI_FIR0_FAE14
 ((
uöt32_t
)0x00004000Ë

	)

8386 
	#DSI_FIR0_FAE15
 ((
uöt32_t
)0x00008000Ë

	)

8387 
	#DSI_FIR0_FPE0
 ((
uöt32_t
)0x00010000Ë

	)

8388 
	#DSI_FIR0_FPE1
 ((
uöt32_t
)0x00020000Ë

	)

8389 
	#DSI_FIR0_FPE2
 ((
uöt32_t
)0x00040000Ë

	)

8390 
	#DSI_FIR0_FPE3
 ((
uöt32_t
)0x00080000Ë

	)

8391 
	#DSI_FIR0_FPE4
 ((
uöt32_t
)0x00100000Ë

	)

8394 
	#DSI_FIR1_FTOHSTX
 ((
uöt32_t
)0x00000001Ë

	)

8395 
	#DSI_FIR1_FTOLPRX
 ((
uöt32_t
)0x00000002Ë

	)

8396 
	#DSI_FIR1_FECCSE
 ((
uöt32_t
)0x00000004Ë

	)

8397 
	#DSI_FIR1_FECCME
 ((
uöt32_t
)0x00000008Ë

	)

8398 
	#DSI_FIR1_FCRCE
 ((
uöt32_t
)0x00000010Ë

	)

8399 
	#DSI_FIR1_FPSE
 ((
uöt32_t
)0x00000020Ë

	)

8400 
	#DSI_FIR1_FEOTPE
 ((
uöt32_t
)0x00000040Ë

	)

8401 
	#DSI_FIR1_FLPWRE
 ((
uöt32_t
)0x00000080Ë

	)

8402 
	#DSI_FIR1_FGCWRE
 ((
uöt32_t
)0x00000100Ë

	)

8403 
	#DSI_FIR1_FGPWRE
 ((
uöt32_t
)0x00000200Ë

	)

8404 
	#DSI_FIR1_FGPTXE
 ((
uöt32_t
)0x00000400Ë

	)

8405 
	#DSI_FIR1_FGPRDE
 ((
uöt32_t
)0x00000800Ë

	)

8406 
	#DSI_FIR1_FGPRXE
 ((
uöt32_t
)0x00001000Ë

	)

8409 
	#DSI_VSCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

8410 
	#DSI_VSCR_UR
 ((
uöt32_t
)0x00000100Ë

	)

8413 
	#DSI_LCVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

8414 
	#DSI_LCVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

8415 
	#DSI_LCVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

8418 
	#DSI_LCCCR_COLC
 ((
uöt32_t
)0x0000000FË

	)

8419 
	#DSI_LCCCR_COLC0
 ((
uöt32_t
)0x00000001)

	)

8420 
	#DSI_LCCCR_COLC1
 ((
uöt32_t
)0x00000002)

	)

8421 
	#DSI_LCCCR_COLC2
 ((
uöt32_t
)0x00000004)

	)

8422 
	#DSI_LCCCR_COLC3
 ((
uöt32_t
)0x00000008)

	)

8424 
	#DSI_LCCCR_LPE
 ((
uöt32_t
)0x00000100Ë

	)

8427 
	#DSI_LPMCCR_VLPSIZE
 ((
uöt32_t
)0x000000FFË

	)

8428 
	#DSI_LPMCCR_VLPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8429 
	#DSI_LPMCCR_VLPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8430 
	#DSI_LPMCCR_VLPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8431 
	#DSI_LPMCCR_VLPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8432 
	#DSI_LPMCCR_VLPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8433 
	#DSI_LPMCCR_VLPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8434 
	#DSI_LPMCCR_VLPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8435 
	#DSI_LPMCCR_VLPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8437 
	#DSI_LPMCCR_LPSIZE
 ((
uöt32_t
)0x00FF0000Ë

	)

8438 
	#DSI_LPMCCR_LPSIZE0
 ((
uöt32_t
)0x00010000)

	)

8439 
	#DSI_LPMCCR_LPSIZE1
 ((
uöt32_t
)0x00020000)

	)

8440 
	#DSI_LPMCCR_LPSIZE2
 ((
uöt32_t
)0x00040000)

	)

8441 
	#DSI_LPMCCR_LPSIZE3
 ((
uöt32_t
)0x00080000)

	)

8442 
	#DSI_LPMCCR_LPSIZE4
 ((
uöt32_t
)0x00100000)

	)

8443 
	#DSI_LPMCCR_LPSIZE5
 ((
uöt32_t
)0x00200000)

	)

8444 
	#DSI_LPMCCR_LPSIZE6
 ((
uöt32_t
)0x00400000)

	)

8445 
	#DSI_LPMCCR_LPSIZE7
 ((
uöt32_t
)0x00800000)

	)

8448 
	#DSI_VMCCR_VMT
 ((
uöt32_t
)0x00000003Ë

	)

8449 
	#DSI_VMCCR_VMT0
 ((
uöt32_t
)0x00000001)

	)

8450 
	#DSI_VMCCR_VMT1
 ((
uöt32_t
)0x00000002)

	)

8452 
	#DSI_VMCCR_LPVSAE
 ((
uöt32_t
)0x00000100Ë

	)

8453 
	#DSI_VMCCR_LPVBPE
 ((
uöt32_t
)0x00000200Ë

	)

8454 
	#DSI_VMCCR_LPVFPE
 ((
uöt32_t
)0x00000400Ë

	)

8455 
	#DSI_VMCCR_LPVAE
 ((
uöt32_t
)0x00000800Ë

	)

8456 
	#DSI_VMCCR_LPHBPE
 ((
uöt32_t
)0x00001000Ë

	)

8457 
	#DSI_VMCCR_LPHFE
 ((
uöt32_t
)0x00002000Ë

	)

8458 
	#DSI_VMCCR_FBTAAE
 ((
uöt32_t
)0x00004000Ë

	)

8459 
	#DSI_VMCCR_LPCE
 ((
uöt32_t
)0x00008000Ë

	)

8462 
	#DSI_VPCCR_VPSIZE
 ((
uöt32_t
)0x00003FFFË

	)

8463 
	#DSI_VPCCR_VPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8464 
	#DSI_VPCCR_VPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8465 
	#DSI_VPCCR_VPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8466 
	#DSI_VPCCR_VPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8467 
	#DSI_VPCCR_VPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8468 
	#DSI_VPCCR_VPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8469 
	#DSI_VPCCR_VPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8470 
	#DSI_VPCCR_VPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8471 
	#DSI_VPCCR_VPSIZE8
 ((
uöt32_t
)0x00000100)

	)

8472 
	#DSI_VPCCR_VPSIZE9
 ((
uöt32_t
)0x00000200)

	)

8473 
	#DSI_VPCCR_VPSIZE10
 ((
uöt32_t
)0x00000400)

	)

8474 
	#DSI_VPCCR_VPSIZE11
 ((
uöt32_t
)0x00000800)

	)

8475 
	#DSI_VPCCR_VPSIZE12
 ((
uöt32_t
)0x00001000)

	)

8476 
	#DSI_VPCCR_VPSIZE13
 ((
uöt32_t
)0x00002000)

	)

8479 
	#DSI_VCCCR_NUMC
 ((
uöt32_t
)0x00001FFFË

	)

8480 
	#DSI_VCCCR_NUMC0
 ((
uöt32_t
)0x00000001)

	)

8481 
	#DSI_VCCCR_NUMC1
 ((
uöt32_t
)0x00000002)

	)

8482 
	#DSI_VCCCR_NUMC2
 ((
uöt32_t
)0x00000004)

	)

8483 
	#DSI_VCCCR_NUMC3
 ((
uöt32_t
)0x00000008)

	)

8484 
	#DSI_VCCCR_NUMC4
 ((
uöt32_t
)0x00000010)

	)

8485 
	#DSI_VCCCR_NUMC5
 ((
uöt32_t
)0x00000020)

	)

8486 
	#DSI_VCCCR_NUMC6
 ((
uöt32_t
)0x00000040)

	)

8487 
	#DSI_VCCCR_NUMC7
 ((
uöt32_t
)0x00000080)

	)

8488 
	#DSI_VCCCR_NUMC8
 ((
uöt32_t
)0x00000100)

	)

8489 
	#DSI_VCCCR_NUMC9
 ((
uöt32_t
)0x00000200)

	)

8490 
	#DSI_VCCCR_NUMC10
 ((
uöt32_t
)0x00000400)

	)

8491 
	#DSI_VCCCR_NUMC11
 ((
uöt32_t
)0x00000800)

	)

8492 
	#DSI_VCCCR_NUMC12
 ((
uöt32_t
)0x00001000)

	)

8495 
	#DSI_VNPCCR_NPSIZE
 ((
uöt32_t
)0x00001FFFË

	)

8496 
	#DSI_VNPCCR_NPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8497 
	#DSI_VNPCCR_NPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8498 
	#DSI_VNPCCR_NPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8499 
	#DSI_VNPCCR_NPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8500 
	#DSI_VNPCCR_NPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8501 
	#DSI_VNPCCR_NPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8502 
	#DSI_VNPCCR_NPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8503 
	#DSI_VNPCCR_NPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8504 
	#DSI_VNPCCR_NPSIZE8
 ((
uöt32_t
)0x00000100)

	)

8505 
	#DSI_VNPCCR_NPSIZE9
 ((
uöt32_t
)0x00000200)

	)

8506 
	#DSI_VNPCCR_NPSIZE10
 ((
uöt32_t
)0x00000400)

	)

8507 
	#DSI_VNPCCR_NPSIZE11
 ((
uöt32_t
)0x00000800)

	)

8508 
	#DSI_VNPCCR_NPSIZE12
 ((
uöt32_t
)0x00001000)

	)

8511 
	#DSI_VHSACCR_HSA
 ((
uöt32_t
)0x00000FFFË

	)

8512 
	#DSI_VHSACCR_HSA0
 ((
uöt32_t
)0x00000001)

	)

8513 
	#DSI_VHSACCR_HSA1
 ((
uöt32_t
)0x00000002)

	)

8514 
	#DSI_VHSACCR_HSA2
 ((
uöt32_t
)0x00000004)

	)

8515 
	#DSI_VHSACCR_HSA3
 ((
uöt32_t
)0x00000008)

	)

8516 
	#DSI_VHSACCR_HSA4
 ((
uöt32_t
)0x00000010)

	)

8517 
	#DSI_VHSACCR_HSA5
 ((
uöt32_t
)0x00000020)

	)

8518 
	#DSI_VHSACCR_HSA6
 ((
uöt32_t
)0x00000040)

	)

8519 
	#DSI_VHSACCR_HSA7
 ((
uöt32_t
)0x00000080)

	)

8520 
	#DSI_VHSACCR_HSA8
 ((
uöt32_t
)0x00000100)

	)

8521 
	#DSI_VHSACCR_HSA9
 ((
uöt32_t
)0x00000200)

	)

8522 
	#DSI_VHSACCR_HSA10
 ((
uöt32_t
)0x00000400)

	)

8523 
	#DSI_VHSACCR_HSA11
 ((
uöt32_t
)0x00000800)

	)

8526 
	#DSI_VHBPCCR_HBP
 ((
uöt32_t
)0x00000FFFË

	)

8527 
	#DSI_VHBPCCR_HBP0
 ((
uöt32_t
)0x00000001)

	)

8528 
	#DSI_VHBPCCR_HBP1
 ((
uöt32_t
)0x00000002)

	)

8529 
	#DSI_VHBPCCR_HBP2
 ((
uöt32_t
)0x00000004)

	)

8530 
	#DSI_VHBPCCR_HBP3
 ((
uöt32_t
)0x00000008)

	)

8531 
	#DSI_VHBPCCR_HBP4
 ((
uöt32_t
)0x00000010)

	)

8532 
	#DSI_VHBPCCR_HBP5
 ((
uöt32_t
)0x00000020)

	)

8533 
	#DSI_VHBPCCR_HBP6
 ((
uöt32_t
)0x00000040)

	)

8534 
	#DSI_VHBPCCR_HBP7
 ((
uöt32_t
)0x00000080)

	)

8535 
	#DSI_VHBPCCR_HBP8
 ((
uöt32_t
)0x00000100)

	)

8536 
	#DSI_VHBPCCR_HBP9
 ((
uöt32_t
)0x00000200)

	)

8537 
	#DSI_VHBPCCR_HBP10
 ((
uöt32_t
)0x00000400)

	)

8538 
	#DSI_VHBPCCR_HBP11
 ((
uöt32_t
)0x00000800)

	)

8541 
	#DSI_VLCCR_HLINE
 ((
uöt32_t
)0x00007FFFË

	)

8542 
	#DSI_VLCCR_HLINE0
 ((
uöt32_t
)0x00000001)

	)

8543 
	#DSI_VLCCR_HLINE1
 ((
uöt32_t
)0x00000002)

	)

8544 
	#DSI_VLCCR_HLINE2
 ((
uöt32_t
)0x00000004)

	)

8545 
	#DSI_VLCCR_HLINE3
 ((
uöt32_t
)0x00000008)

	)

8546 
	#DSI_VLCCR_HLINE4
 ((
uöt32_t
)0x00000010)

	)

8547 
	#DSI_VLCCR_HLINE5
 ((
uöt32_t
)0x00000020)

	)

8548 
	#DSI_VLCCR_HLINE6
 ((
uöt32_t
)0x00000040)

	)

8549 
	#DSI_VLCCR_HLINE7
 ((
uöt32_t
)0x00000080)

	)

8550 
	#DSI_VLCCR_HLINE8
 ((
uöt32_t
)0x00000100)

	)

8551 
	#DSI_VLCCR_HLINE9
 ((
uöt32_t
)0x00000200)

	)

8552 
	#DSI_VLCCR_HLINE10
 ((
uöt32_t
)0x00000400)

	)

8553 
	#DSI_VLCCR_HLINE11
 ((
uöt32_t
)0x00000800)

	)

8554 
	#DSI_VLCCR_HLINE12
 ((
uöt32_t
)0x00001000)

	)

8555 
	#DSI_VLCCR_HLINE13
 ((
uöt32_t
)0x00002000)

	)

8556 
	#DSI_VLCCR_HLINE14
 ((
uöt32_t
)0x00004000)

	)

8559 
	#DSI_VVSACCR_VSA
 ((
uöt32_t
)0x000003FFË

	)

8560 
	#DSI_VVSACCR_VSA0
 ((
uöt32_t
)0x00000001)

	)

8561 
	#DSI_VVSACCR_VSA1
 ((
uöt32_t
)0x00000002)

	)

8562 
	#DSI_VVSACCR_VSA2
 ((
uöt32_t
)0x00000004)

	)

8563 
	#DSI_VVSACCR_VSA3
 ((
uöt32_t
)0x00000008)

	)

8564 
	#DSI_VVSACCR_VSA4
 ((
uöt32_t
)0x00000010)

	)

8565 
	#DSI_VVSACCR_VSA5
 ((
uöt32_t
)0x00000020)

	)

8566 
	#DSI_VVSACCR_VSA6
 ((
uöt32_t
)0x00000040)

	)

8567 
	#DSI_VVSACCR_VSA7
 ((
uöt32_t
)0x00000080)

	)

8568 
	#DSI_VVSACCR_VSA8
 ((
uöt32_t
)0x00000100)

	)

8569 
	#DSI_VVSACCR_VSA9
 ((
uöt32_t
)0x00000200)

	)

8572 
	#DSI_VVBPCCR_VBP
 ((
uöt32_t
)0x000003FFË

	)

8573 
	#DSI_VVBPCCR_VBP0
 ((
uöt32_t
)0x00000001)

	)

8574 
	#DSI_VVBPCCR_VBP1
 ((
uöt32_t
)0x00000002)

	)

8575 
	#DSI_VVBPCCR_VBP2
 ((
uöt32_t
)0x00000004)

	)

8576 
	#DSI_VVBPCCR_VBP3
 ((
uöt32_t
)0x00000008)

	)

8577 
	#DSI_VVBPCCR_VBP4
 ((
uöt32_t
)0x00000010)

	)

8578 
	#DSI_VVBPCCR_VBP5
 ((
uöt32_t
)0x00000020)

	)

8579 
	#DSI_VVBPCCR_VBP6
 ((
uöt32_t
)0x00000040)

	)

8580 
	#DSI_VVBPCCR_VBP7
 ((
uöt32_t
)0x00000080)

	)

8581 
	#DSI_VVBPCCR_VBP8
 ((
uöt32_t
)0x00000100)

	)

8582 
	#DSI_VVBPCCR_VBP9
 ((
uöt32_t
)0x00000200)

	)

8585 
	#DSI_VVFPCCR_VFP
 ((
uöt32_t
)0x000003FFË

	)

8586 
	#DSI_VVFPCCR_VFP0
 ((
uöt32_t
)0x00000001)

	)

8587 
	#DSI_VVFPCCR_VFP1
 ((
uöt32_t
)0x00000002)

	)

8588 
	#DSI_VVFPCCR_VFP2
 ((
uöt32_t
)0x00000004)

	)

8589 
	#DSI_VVFPCCR_VFP3
 ((
uöt32_t
)0x00000008)

	)

8590 
	#DSI_VVFPCCR_VFP4
 ((
uöt32_t
)0x00000010)

	)

8591 
	#DSI_VVFPCCR_VFP5
 ((
uöt32_t
)0x00000020)

	)

8592 
	#DSI_VVFPCCR_VFP6
 ((
uöt32_t
)0x00000040)

	)

8593 
	#DSI_VVFPCCR_VFP7
 ((
uöt32_t
)0x00000080)

	)

8594 
	#DSI_VVFPCCR_VFP8
 ((
uöt32_t
)0x00000100)

	)

8595 
	#DSI_VVFPCCR_VFP9
 ((
uöt32_t
)0x00000200)

	)

8598 
	#DSI_VVACCR_VA
 ((
uöt32_t
)0x00003FFFË

	)

8599 
	#DSI_VVACCR_VA0
 ((
uöt32_t
)0x00000001)

	)

8600 
	#DSI_VVACCR_VA1
 ((
uöt32_t
)0x00000002)

	)

8601 
	#DSI_VVACCR_VA2
 ((
uöt32_t
)0x00000004)

	)

8602 
	#DSI_VVACCR_VA3
 ((
uöt32_t
)0x00000008)

	)

8603 
	#DSI_VVACCR_VA4
 ((
uöt32_t
)0x00000010)

	)

8604 
	#DSI_VVACCR_VA5
 ((
uöt32_t
)0x00000020)

	)

8605 
	#DSI_VVACCR_VA6
 ((
uöt32_t
)0x00000040)

	)

8606 
	#DSI_VVACCR_VA7
 ((
uöt32_t
)0x00000080)

	)

8607 
	#DSI_VVACCR_VA8
 ((
uöt32_t
)0x00000100)

	)

8608 
	#DSI_VVACCR_VA9
 ((
uöt32_t
)0x00000200)

	)

8609 
	#DSI_VVACCR_VA10
 ((
uöt32_t
)0x00000400)

	)

8610 
	#DSI_VVACCR_VA11
 ((
uöt32_t
)0x00000800)

	)

8611 
	#DSI_VVACCR_VA12
 ((
uöt32_t
)0x00001000)

	)

8612 
	#DSI_VVACCR_VA13
 ((
uöt32_t
)0x00002000)

	)

8615 
	#DSI_TDCCR_3DM
 ((
uöt32_t
)0x00000003Ë

	)

8616 
	#DSI_TDCCR_3DM0
 ((
uöt32_t
)0x00000001)

	)

8617 
	#DSI_TDCCR_3DM1
 ((
uöt32_t
)0x00000002)

	)

8619 
	#DSI_TDCCR_3DF
 ((
uöt32_t
)0x0000000CË

	)

8620 
	#DSI_TDCCR_3DF0
 ((
uöt32_t
)0x00000004)

	)

8621 
	#DSI_TDCCR_3DF1
 ((
uöt32_t
)0x00000008)

	)

8623 
	#DSI_TDCCR_SVS
 ((
uöt32_t
)0x00000010Ë

	)

8624 
	#DSI_TDCCR_RF
 ((
uöt32_t
)0x00000020Ë

	)

8625 
	#DSI_TDCCR_S3DC
 ((
uöt32_t
)0x00010000Ë

	)

8628 
	#DSI_WCFGR_DSIM
 ((
uöt32_t
)0x00000001Ë

	)

8629 
	#DSI_WCFGR_COLMUX
 ((
uöt32_t
)0x0000000EË

	)

8630 
	#DSI_WCFGR_COLMUX0
 ((
uöt32_t
)0x00000002)

	)

8631 
	#DSI_WCFGR_COLMUX1
 ((
uöt32_t
)0x00000004)

	)

8632 
	#DSI_WCFGR_COLMUX2
 ((
uöt32_t
)0x00000008)

	)

8634 
	#DSI_WCFGR_TESRC
 ((
uöt32_t
)0x00000010Ë

	)

8635 
	#DSI_WCFGR_TEPOL
 ((
uöt32_t
)0x00000020Ë

	)

8636 
	#DSI_WCFGR_AR
 ((
uöt32_t
)0x00000040Ë

	)

8637 
	#DSI_WCFGR_VSPOL
 ((
uöt32_t
)0x00000080Ë

	)

8640 
	#DSI_WCR_COLM
 ((
uöt32_t
)0x00000001Ë

	)

8641 
	#DSI_WCR_SHTDN
 ((
uöt32_t
)0x00000002Ë

	)

8642 
	#DSI_WCR_LTDCEN
 ((
uöt32_t
)0x00000004Ë

	)

8643 
	#DSI_WCR_DSIEN
 ((
uöt32_t
)0x00000008Ë

	)

8646 
	#DSI_WIER_TEIE
 ((
uöt32_t
)0x00000001Ë

	)

8647 
	#DSI_WIER_ERIE
 ((
uöt32_t
)0x00000002Ë

	)

8648 
	#DSI_WIER_PLLLIE
 ((
uöt32_t
)0x00000200Ë

	)

8649 
	#DSI_WIER_PLLUIE
 ((
uöt32_t
)0x00000400Ë

	)

8650 
	#DSI_WIER_RRIE
 ((
uöt32_t
)0x00002000Ë

	)

8653 
	#DSI_WISR_TEIF
 ((
uöt32_t
)0x00000001Ë

	)

8654 
	#DSI_WISR_ERIF
 ((
uöt32_t
)0x00000002Ë

	)

8655 
	#DSI_WISR_BUSY
 ((
uöt32_t
)0x00000004Ë

	)

8656 
	#DSI_WISR_PLLLS
 ((
uöt32_t
)0x00000100Ë

	)

8657 
	#DSI_WISR_PLLLIF
 ((
uöt32_t
)0x00000200Ë

	)

8658 
	#DSI_WISR_PLLUIF
 ((
uöt32_t
)0x00000400Ë

	)

8659 
	#DSI_WISR_RRS
 ((
uöt32_t
)0x00001000Ë

	)

8660 
	#DSI_WISR_RRIF
 ((
uöt32_t
)0x00002000Ë

	)

8663 
	#DSI_WIFCR_CTEIF
 ((
uöt32_t
)0x00000001Ë

	)

8664 
	#DSI_WIFCR_CERIF
 ((
uöt32_t
)0x00000002Ë

	)

8665 
	#DSI_WIFCR_CPLLLIF
 ((
uöt32_t
)0x00000200Ë

	)

8666 
	#DSI_WIFCR_CPLLUIF
 ((
uöt32_t
)0x00000400Ë

	)

8667 
	#DSI_WIFCR_CRRIF
 ((
uöt32_t
)0x00002000Ë

	)

8670 
	#DSI_WPCR0_UIX4
 ((
uöt32_t
)0x0000003FË

	)

8671 
	#DSI_WPCR0_UIX4_0
 ((
uöt32_t
)0x00000001)

	)

8672 
	#DSI_WPCR0_UIX4_1
 ((
uöt32_t
)0x00000002)

	)

8673 
	#DSI_WPCR0_UIX4_2
 ((
uöt32_t
)0x00000004)

	)

8674 
	#DSI_WPCR0_UIX4_3
 ((
uöt32_t
)0x00000008)

	)

8675 
	#DSI_WPCR0_UIX4_4
 ((
uöt32_t
)0x00000010)

	)

8676 
	#DSI_WPCR0_UIX4_5
 ((
uöt32_t
)0x00000020)

	)

8678 
	#DSI_WPCR0_SWCL
 ((
uöt32_t
)0x00000040Ë

	)

8679 
	#DSI_WPCR0_SWDL0
 ((
uöt32_t
)0x00000080Ë

	)

8680 
	#DSI_WPCR0_SWDL1
 ((
uöt32_t
)0x00000100Ë

	)

8681 
	#DSI_WPCR0_HSICL
 ((
uöt32_t
)0x00000200Ë

	)

8682 
	#DSI_WPCR0_HSIDL0
 ((
uöt32_t
)0x00000400Ë

	)

8683 
	#DSI_WPCR0_HSIDL1
 ((
uöt32_t
)0x00000800Ë

	)

8684 
	#DSI_WPCR0_FTXSMCL
 ((
uöt32_t
)0x00001000Ë

	)

8685 
	#DSI_WPCR0_FTXSMDL
 ((
uöt32_t
)0x00002000Ë

	)

8686 
	#DSI_WPCR0_CDOFFDL
 ((
uöt32_t
)0x00004000Ë

	)

8687 
	#DSI_WPCR0_TDDL
 ((
uöt32_t
)0x00010000Ë

	)

8688 
	#DSI_WPCR0_PDEN
 ((
uöt32_t
)0x00040000Ë

	)

8689 
	#DSI_WPCR0_TCLKPREPEN
 ((
uöt32_t
)0x00080000Ë

	)

8690 
	#DSI_WPCR0_TCLKZEROEN
 ((
uöt32_t
)0x00100000Ë

	)

8691 
	#DSI_WPCR0_THSPREPEN
 ((
uöt32_t
)0x00200000Ë

	)

8692 
	#DSI_WPCR0_THSTRAILEN
 ((
uöt32_t
)0x00400000Ë

	)

8693 
	#DSI_WPCR0_THSZEROEN
 ((
uöt32_t
)0x00800000Ë

	)

8694 
	#DSI_WPCR0_TLPXDEN
 ((
uöt32_t
)0x01000000Ë

	)

8695 
	#DSI_WPCR0_THSEXITEN
 ((
uöt32_t
)0x02000000Ë

	)

8696 
	#DSI_WPCR0_TLPXCEN
 ((
uöt32_t
)0x04000000Ë

	)

8697 
	#DSI_WPCR0_TCLKPOSTEN
 ((
uöt32_t
)0x08000000Ë

	)

8700 
	#DSI_WPCR1_HSTXDCL
 ((
uöt32_t
)0x00000003Ë

	)

8701 
	#DSI_WPCR1_HSTXDCL0
 ((
uöt32_t
)0x00000001)

	)

8702 
	#DSI_WPCR1_HSTXDCL1
 ((
uöt32_t
)0x00000002)

	)

8704 
	#DSI_WPCR1_HSTXDDL
 ((
uöt32_t
)0x0000000CË

	)

8705 
	#DSI_WPCR1_HSTXDDL0
 ((
uöt32_t
)0x00000004)

	)

8706 
	#DSI_WPCR1_HSTXDDL1
 ((
uöt32_t
)0x00000008)

	)

8708 
	#DSI_WPCR1_LPSRCCL
 ((
uöt32_t
)0x000000C0Ë

	)

8709 
	#DSI_WPCR1_LPSRCCL0
 ((
uöt32_t
)0x00000040)

	)

8710 
	#DSI_WPCR1_LPSRCCL1
 ((
uöt32_t
)0x00000080)

	)

8712 
	#DSI_WPCR1_LPSRCDL
 ((
uöt32_t
)0x00000300Ë

	)

8713 
	#DSI_WPCR1_LPSRCDL0
 ((
uöt32_t
)0x00000100)

	)

8714 
	#DSI_WPCR1_LPSRCDL1
 ((
uöt32_t
)0x00000200)

	)

8716 
	#DSI_WPCR1_SDDC
 ((
uöt32_t
)0x00001000Ë

	)

8718 
	#DSI_WPCR1_LPRXVCDL
 ((
uöt32_t
)0x0000C000Ë

	)

8719 
	#DSI_WPCR1_LPRXVCDL0
 ((
uöt32_t
)0x00004000)

	)

8720 
	#DSI_WPCR1_LPRXVCDL1
 ((
uöt32_t
)0x00008000)

	)

8722 
	#DSI_WPCR1_HSTXSRCCL
 ((
uöt32_t
)0x00030000Ë

	)

8723 
	#DSI_WPCR1_HSTXSRCCL0
 ((
uöt32_t
)0x00010000)

	)

8724 
	#DSI_WPCR1_HSTXSRCCL1
 ((
uöt32_t
)0x00020000)

	)

8726 
	#DSI_WPCR1_HSTXSRCDL
 ((
uöt32_t
)0x000C0000Ë

	)

8727 
	#DSI_WPCR1_HSTXSRCDL0
 ((
uöt32_t
)0x00040000)

	)

8728 
	#DSI_WPCR1_HSTXSRCDL1
 ((
uöt32_t
)0x00080000)

	)

8730 
	#DSI_WPCR1_FLPRXLPM
 ((
uöt32_t
)0x00400000Ë

	)

8732 
	#DSI_WPCR1_LPRXFT
 ((
uöt32_t
)0x06000000Ë

	)

8733 
	#DSI_WPCR1_LPRXFT0
 ((
uöt32_t
)0x02000000)

	)

8734 
	#DSI_WPCR1_LPRXFT1
 ((
uöt32_t
)0x04000000)

	)

8737 
	#DSI_WPCR2_TCLKPREP
 ((
uöt32_t
)0x000000FFË

	)

8738 
	#DSI_WPCR2_TCLKPREP0
 ((
uöt32_t
)0x00000001)

	)

8739 
	#DSI_WPCR2_TCLKPREP1
 ((
uöt32_t
)0x00000002)

	)

8740 
	#DSI_WPCR2_TCLKPREP2
 ((
uöt32_t
)0x00000004)

	)

8741 
	#DSI_WPCR2_TCLKPREP3
 ((
uöt32_t
)0x00000008)

	)

8742 
	#DSI_WPCR2_TCLKPREP4
 ((
uöt32_t
)0x00000010)

	)

8743 
	#DSI_WPCR2_TCLKPREP5
 ((
uöt32_t
)0x00000020)

	)

8744 
	#DSI_WPCR2_TCLKPREP6
 ((
uöt32_t
)0x00000040)

	)

8745 
	#DSI_WPCR2_TCLKPREP7
 ((
uöt32_t
)0x00000080)

	)

8747 
	#DSI_WPCR2_TCLKZERO
 ((
uöt32_t
)0x0000FF00Ë

	)

8748 
	#DSI_WPCR2_TCLKZERO0
 ((
uöt32_t
)0x00000100)

	)

8749 
	#DSI_WPCR2_TCLKZERO1
 ((
uöt32_t
)0x00000200)

	)

8750 
	#DSI_WPCR2_TCLKZERO2
 ((
uöt32_t
)0x00000400)

	)

8751 
	#DSI_WPCR2_TCLKZERO3
 ((
uöt32_t
)0x00000800)

	)

8752 
	#DSI_WPCR2_TCLKZERO4
 ((
uöt32_t
)0x00001000)

	)

8753 
	#DSI_WPCR2_TCLKZERO5
 ((
uöt32_t
)0x00002000)

	)

8754 
	#DSI_WPCR2_TCLKZERO6
 ((
uöt32_t
)0x00004000)

	)

8755 
	#DSI_WPCR2_TCLKZERO7
 ((
uöt32_t
)0x00008000)

	)

8757 
	#DSI_WPCR2_THSPREP
 ((
uöt32_t
)0x00FF0000Ë

	)

8758 
	#DSI_WPCR2_THSPREP0
 ((
uöt32_t
)0x00010000)

	)

8759 
	#DSI_WPCR2_THSPREP1
 ((
uöt32_t
)0x00020000)

	)

8760 
	#DSI_WPCR2_THSPREP2
 ((
uöt32_t
)0x00040000)

	)

8761 
	#DSI_WPCR2_THSPREP3
 ((
uöt32_t
)0x00080000)

	)

8762 
	#DSI_WPCR2_THSPREP4
 ((
uöt32_t
)0x00100000)

	)

8763 
	#DSI_WPCR2_THSPREP5
 ((
uöt32_t
)0x00200000)

	)

8764 
	#DSI_WPCR2_THSPREP6
 ((
uöt32_t
)0x00400000)

	)

8765 
	#DSI_WPCR2_THSPREP7
 ((
uöt32_t
)0x00800000)

	)

8767 
	#DSI_WPCR2_THSTRAIL
 ((
uöt32_t
)0xFF000000Ë

	)

8768 
	#DSI_WPCR2_THSTRAIL0
 ((
uöt32_t
)0x01000000)

	)

8769 
	#DSI_WPCR2_THSTRAIL1
 ((
uöt32_t
)0x02000000)

	)

8770 
	#DSI_WPCR2_THSTRAIL2
 ((
uöt32_t
)0x04000000)

	)

8771 
	#DSI_WPCR2_THSTRAIL3
 ((
uöt32_t
)0x08000000)

	)

8772 
	#DSI_WPCR2_THSTRAIL4
 ((
uöt32_t
)0x10000000)

	)

8773 
	#DSI_WPCR2_THSTRAIL5
 ((
uöt32_t
)0x20000000)

	)

8774 
	#DSI_WPCR2_THSTRAIL6
 ((
uöt32_t
)0x40000000)

	)

8775 
	#DSI_WPCR2_THSTRAIL7
 ((
uöt32_t
)0x80000000)

	)

8778 
	#DSI_WPCR3_THSZERO
 ((
uöt32_t
)0x000000FFË

	)

8779 
	#DSI_WPCR3_THSZERO0
 ((
uöt32_t
)0x00000001)

	)

8780 
	#DSI_WPCR3_THSZERO1
 ((
uöt32_t
)0x00000002)

	)

8781 
	#DSI_WPCR3_THSZERO2
 ((
uöt32_t
)0x00000004)

	)

8782 
	#DSI_WPCR3_THSZERO3
 ((
uöt32_t
)0x00000008)

	)

8783 
	#DSI_WPCR3_THSZERO4
 ((
uöt32_t
)0x00000010)

	)

8784 
	#DSI_WPCR3_THSZERO5
 ((
uöt32_t
)0x00000020)

	)

8785 
	#DSI_WPCR3_THSZERO6
 ((
uöt32_t
)0x00000040)

	)

8786 
	#DSI_WPCR3_THSZERO7
 ((
uöt32_t
)0x00000080)

	)

8788 
	#DSI_WPCR3_TLPXD
 ((
uöt32_t
)0x0000FF00Ë

	)

8789 
	#DSI_WPCR3_TLPXD0
 ((
uöt32_t
)0x00000100)

	)

8790 
	#DSI_WPCR3_TLPXD1
 ((
uöt32_t
)0x00000200)

	)

8791 
	#DSI_WPCR3_TLPXD2
 ((
uöt32_t
)0x00000400)

	)

8792 
	#DSI_WPCR3_TLPXD3
 ((
uöt32_t
)0x00000800)

	)

8793 
	#DSI_WPCR3_TLPXD4
 ((
uöt32_t
)0x00001000)

	)

8794 
	#DSI_WPCR3_TLPXD5
 ((
uöt32_t
)0x00002000)

	)

8795 
	#DSI_WPCR3_TLPXD6
 ((
uöt32_t
)0x00004000)

	)

8796 
	#DSI_WPCR3_TLPXD7
 ((
uöt32_t
)0x00008000)

	)

8798 
	#DSI_WPCR3_THSEXIT
 ((
uöt32_t
)0x00FF0000Ë

	)

8799 
	#DSI_WPCR3_THSEXIT0
 ((
uöt32_t
)0x00010000)

	)

8800 
	#DSI_WPCR3_THSEXIT1
 ((
uöt32_t
)0x00020000)

	)

8801 
	#DSI_WPCR3_THSEXIT2
 ((
uöt32_t
)0x00040000)

	)

8802 
	#DSI_WPCR3_THSEXIT3
 ((
uöt32_t
)0x00080000)

	)

8803 
	#DSI_WPCR3_THSEXIT4
 ((
uöt32_t
)0x00100000)

	)

8804 
	#DSI_WPCR3_THSEXIT5
 ((
uöt32_t
)0x00200000)

	)

8805 
	#DSI_WPCR3_THSEXIT6
 ((
uöt32_t
)0x00400000)

	)

8806 
	#DSI_WPCR3_THSEXIT7
 ((
uöt32_t
)0x00800000)

	)

8808 
	#DSI_WPCR3_TLPXC
 ((
uöt32_t
)0xFF000000Ë

	)

8809 
	#DSI_WPCR3_TLPXC0
 ((
uöt32_t
)0x01000000)

	)

8810 
	#DSI_WPCR3_TLPXC1
 ((
uöt32_t
)0x02000000)

	)

8811 
	#DSI_WPCR3_TLPXC2
 ((
uöt32_t
)0x04000000)

	)

8812 
	#DSI_WPCR3_TLPXC3
 ((
uöt32_t
)0x08000000)

	)

8813 
	#DSI_WPCR3_TLPXC4
 ((
uöt32_t
)0x10000000)

	)

8814 
	#DSI_WPCR3_TLPXC5
 ((
uöt32_t
)0x20000000)

	)

8815 
	#DSI_WPCR3_TLPXC6
 ((
uöt32_t
)0x40000000)

	)

8816 
	#DSI_WPCR3_TLPXC7
 ((
uöt32_t
)0x80000000)

	)

8819 
	#DSI_WPCR4_TCLKPOST
 ((
uöt32_t
)0x000000FFË

	)

8820 
	#DSI_WPCR4_TCLKPOST0
 ((
uöt32_t
)0x00000001)

	)

8821 
	#DSI_WPCR4_TCLKPOST1
 ((
uöt32_t
)0x00000002)

	)

8822 
	#DSI_WPCR4_TCLKPOST2
 ((
uöt32_t
)0x00000004)

	)

8823 
	#DSI_WPCR4_TCLKPOST3
 ((
uöt32_t
)0x00000008)

	)

8824 
	#DSI_WPCR4_TCLKPOST4
 ((
uöt32_t
)0x00000010)

	)

8825 
	#DSI_WPCR4_TCLKPOST5
 ((
uöt32_t
)0x00000020)

	)

8826 
	#DSI_WPCR4_TCLKPOST6
 ((
uöt32_t
)0x00000040)

	)

8827 
	#DSI_WPCR4_TCLKPOST7
 ((
uöt32_t
)0x00000080)

	)

8830 
	#DSI_WRPCR_PLLEN
 ((
uöt32_t
)0x00000001Ë

	)

8831 
	#DSI_WRPCR_PLL_NDIV
 ((
uöt32_t
)0x000001FCË

	)

8832 
	#DSI_WRPCR_PLL_NDIV0
 ((
uöt32_t
)0x00000004)

	)

8833 
	#DSI_WRPCR_PLL_NDIV1
 ((
uöt32_t
)0x00000008)

	)

8834 
	#DSI_WRPCR_PLL_NDIV2
 ((
uöt32_t
)0x00000010)

	)

8835 
	#DSI_WRPCR_PLL_NDIV3
 ((
uöt32_t
)0x00000020)

	)

8836 
	#DSI_WRPCR_PLL_NDIV4
 ((
uöt32_t
)0x00000040)

	)

8837 
	#DSI_WRPCR_PLL_NDIV5
 ((
uöt32_t
)0x00000080)

	)

8838 
	#DSI_WRPCR_PLL_NDIV6
 ((
uöt32_t
)0x00000100)

	)

8840 
	#DSI_WRPCR_PLL_IDF
 ((
uöt32_t
)0x00007800Ë

	)

8841 
	#DSI_WRPCR_PLL_IDF0
 ((
uöt32_t
)0x00000800)

	)

8842 
	#DSI_WRPCR_PLL_IDF1
 ((
uöt32_t
)0x00001000)

	)

8843 
	#DSI_WRPCR_PLL_IDF2
 ((
uöt32_t
)0x00002000)

	)

8844 
	#DSI_WRPCR_PLL_IDF3
 ((
uöt32_t
)0x00004000)

	)

8846 
	#DSI_WRPCR_PLL_ODF
 ((
uöt32_t
)0x00030000Ë

	)

8847 
	#DSI_WRPCR_PLL_ODF0
 ((
uöt32_t
)0x00010000)

	)

8848 
	#DSI_WRPCR_PLL_ODF1
 ((
uöt32_t
)0x00020000)

	)

8850 
	#DSI_WRPCR_REGEN
 ((
uöt32_t
)0x01000000Ë

	)

8859 
	#PWR_CR_LPDS
 ((
uöt32_t
)0x00000001Ë

	)

8860 
	#PWR_CR_PDDS
 ((
uöt32_t
)0x00000002Ë

	)

8861 
	#PWR_CR_CWUF
 ((
uöt32_t
)0x00000004Ë

	)

8862 
	#PWR_CR_CSBF
 ((
uöt32_t
)0x00000008Ë

	)

8863 
	#PWR_CR_PVDE
 ((
uöt32_t
)0x00000010Ë

	)

8865 
	#PWR_CR_PLS
 ((
uöt32_t
)0x000000E0Ë

	)

8866 
	#PWR_CR_PLS_0
 ((
uöt32_t
)0x00000020Ë

	)

8867 
	#PWR_CR_PLS_1
 ((
uöt32_t
)0x00000040Ë

	)

8868 
	#PWR_CR_PLS_2
 ((
uöt32_t
)0x00000080Ë

	)

8871 
	#PWR_CR_PLS_LEV0
 ((
uöt32_t
)0x00000000Ë

	)

8872 
	#PWR_CR_PLS_LEV1
 ((
uöt32_t
)0x00000020Ë

	)

8873 
	#PWR_CR_PLS_LEV2
 ((
uöt32_t
)0x00000040Ë

	)

8874 
	#PWR_CR_PLS_LEV3
 ((
uöt32_t
)0x00000060Ë

	)

8875 
	#PWR_CR_PLS_LEV4
 ((
uöt32_t
)0x00000080Ë

	)

8876 
	#PWR_CR_PLS_LEV5
 ((
uöt32_t
)0x000000A0Ë

	)

8877 
	#PWR_CR_PLS_LEV6
 ((
uöt32_t
)0x000000C0Ë

	)

8878 
	#PWR_CR_PLS_LEV7
 ((
uöt32_t
)0x000000E0Ë

	)

8880 
	#PWR_CR_DBP
 ((
uöt32_t
)0x00000100Ë

	)

8881 
	#PWR_CR_FPDS
 ((
uöt32_t
)0x00000200Ë

	)

8882 
	#PWR_CR_LPUDS
 ((
uöt32_t
)0x00000400Ë

	)

8883 
	#PWR_CR_MRUDS
 ((
uöt32_t
)0x00000800Ë

	)

8885 
	#PWR_CR_LPLVDS
 ((
uöt32_t
)0x00000400Ë

	)

8886 
	#PWR_CR_MRLVDS
 ((
uöt32_t
)0x00000800Ë

	)

8888 
	#PWR_CR_ADCDC1
 ((
uöt32_t
)0x00002000Ë

	)

8890 
	#PWR_CR_VOS
 ((
uöt32_t
)0x0000C000Ë

	)

8891 
	#PWR_CR_VOS_0
 ((
uöt32_t
)0x00004000Ë

	)

8892 
	#PWR_CR_VOS_1
 ((
uöt32_t
)0x00008000Ë

	)

8894 
	#PWR_CR_ODEN
 ((
uöt32_t
)0x00010000Ë

	)

8895 
	#PWR_CR_ODSWEN
 ((
uöt32_t
)0x00020000Ë

	)

8896 
	#PWR_CR_UDEN
 ((
uöt32_t
)0x000C0000Ë

	)

8897 
	#PWR_CR_UDEN_0
 ((
uöt32_t
)0x00040000Ë

	)

8898 
	#PWR_CR_UDEN_1
 ((
uöt32_t
)0x00080000Ë

	)

8900 
	#PWR_CR_FMSSR
 ((
uöt32_t
)0x00100000Ë

	)

8901 
	#PWR_CR_FISSR
 ((
uöt32_t
)0x00200000Ë

	)

8904 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8907 
	#PWR_CSR_WUF
 ((
uöt32_t
)0x00000001Ë

	)

8908 
	#PWR_CSR_SBF
 ((
uöt32_t
)0x00000002Ë

	)

8909 
	#PWR_CSR_PVDO
 ((
uöt32_t
)0x00000004Ë

	)

8910 
	#PWR_CSR_BRR
 ((
uöt32_t
)0x00000008Ë

	)

8911 
	#PWR_CSR_WUPP
 ((
uöt32_t
)0x00000080Ë

	)

8912 
	#PWR_CSR_EWUP
 ((
uöt32_t
)0x00000100Ë

	)

8913 
	#PWR_CSR_BRE
 ((
uöt32_t
)0x00000200Ë

	)

8914 
	#PWR_CSR_VOSRDY
 ((
uöt32_t
)0x00004000Ë

	)

8915 
	#PWR_CSR_ODRDY
 ((
uöt32_t
)0x00010000Ë

	)

8916 
	#PWR_CSR_ODSWRDY
 ((
uöt32_t
)0x00020000Ë

	)

8917 
	#PWR_CSR_UDSWRDY
 ((
uöt32_t
)0x000C0000Ë

	)

8920 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8922 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

8929 
	#QUADSPI_CR_EN
 ((
uöt32_t
)0x00000001Ë

	)

8930 
	#QUADSPI_CR_ABORT
 ((
uöt32_t
)0x00000002Ë

	)

8931 
	#QUADSPI_CR_DMAEN
 ((
uöt32_t
)0x00000004Ë

	)

8932 
	#QUADSPI_CR_TCEN
 ((
uöt32_t
)0x00000008Ë

	)

8933 
	#QUADSPI_CR_SSHIFT
 ((
uöt32_t
)0x00000010Ë

	)

8934 
	#QUADSPI_CR_DFM
 ((
uöt32_t
)0x00000040Ë

	)

8935 
	#QUADSPI_CR_FSEL
 ((
uöt32_t
)0x00000080Ë

	)

8936 
	#QUADSPI_CR_FTHRES
 ((
uöt32_t
)0x00001F00Ë

	)

8937 
	#QUADSPI_CR_FTHRES_0
 ((
uöt32_t
)0x00000100Ë

	)

8938 
	#QUADSPI_CR_FTHRES_1
 ((
uöt32_t
)0x00000200Ë

	)

8939 
	#QUADSPI_CR_FTHRES_2
 ((
uöt32_t
)0x00000400Ë

	)

8940 
	#QUADSPI_CR_FTHRES_3
 ((
uöt32_t
)0x00000800Ë

	)

8941 
	#QUADSPI_CR_FTHRES_4
 ((
uöt32_t
)0x00001000Ë

	)

8942 
	#QUADSPI_CR_TEIE
 ((
uöt32_t
)0x00010000Ë

	)

8943 
	#QUADSPI_CR_TCIE
 ((
uöt32_t
)0x00020000Ë

	)

8944 
	#QUADSPI_CR_FTIE
 ((
uöt32_t
)0x00040000Ë

	)

8945 
	#QUADSPI_CR_SMIE
 ((
uöt32_t
)0x00080000Ë

	)

8946 
	#QUADSPI_CR_TOIE
 ((
uöt32_t
)0x00100000Ë

	)

8947 
	#QUADSPI_CR_APMS
 ((
uöt32_t
)0x00400000Ë

	)

8948 
	#QUADSPI_CR_PMM
 ((
uöt32_t
)0x00800000Ë

	)

8949 
	#QUADSPI_CR_PRESCALER
 ((
uöt32_t
)0xFF000000Ë

	)

8950 
	#QUADSPI_CR_PRESCALER_0
 ((
uöt32_t
)0x01000000Ë

	)

8951 
	#QUADSPI_CR_PRESCALER_1
 ((
uöt32_t
)0x02000000Ë

	)

8952 
	#QUADSPI_CR_PRESCALER_2
 ((
uöt32_t
)0x04000000Ë

	)

8953 
	#QUADSPI_CR_PRESCALER_3
 ((
uöt32_t
)0x08000000Ë

	)

8954 
	#QUADSPI_CR_PRESCALER_4
 ((
uöt32_t
)0x10000000Ë

	)

8955 
	#QUADSPI_CR_PRESCALER_5
 ((
uöt32_t
)0x20000000Ë

	)

8956 
	#QUADSPI_CR_PRESCALER_6
 ((
uöt32_t
)0x40000000Ë

	)

8957 
	#QUADSPI_CR_PRESCALER_7
 ((
uöt32_t
)0x80000000Ë

	)

8960 
	#QUADSPI_DCR_CKMODE
 ((
uöt32_t
)0x00000001Ë

	)

8961 
	#QUADSPI_DCR_CSHT
 ((
uöt32_t
)0x00000700Ë

	)

8962 
	#QUADSPI_DCR_CSHT_0
 ((
uöt32_t
)0x00000100Ë

	)

8963 
	#QUADSPI_DCR_CSHT_1
 ((
uöt32_t
)0x00000200Ë

	)

8964 
	#QUADSPI_DCR_CSHT_2
 ((
uöt32_t
)0x00000400Ë

	)

8965 
	#QUADSPI_DCR_FSIZE
 ((
uöt32_t
)0x001F0000Ë

	)

8966 
	#QUADSPI_DCR_FSIZE_0
 ((
uöt32_t
)0x00010000Ë

	)

8967 
	#QUADSPI_DCR_FSIZE_1
 ((
uöt32_t
)0x00020000Ë

	)

8968 
	#QUADSPI_DCR_FSIZE_2
 ((
uöt32_t
)0x00040000Ë

	)

8969 
	#QUADSPI_DCR_FSIZE_3
 ((
uöt32_t
)0x00080000Ë

	)

8970 
	#QUADSPI_DCR_FSIZE_4
 ((
uöt32_t
)0x00100000Ë

	)

8973 
	#QUADSPI_SR_TEF
 ((
uöt32_t
)0x00000001Ë

	)

8974 
	#QUADSPI_SR_TCF
 ((
uöt32_t
)0x00000002Ë

	)

8975 
	#QUADSPI_SR_FTF
 ((
uöt32_t
)0x00000004Ë

	)

8976 
	#QUADSPI_SR_SMF
 ((
uöt32_t
)0x00000008Ë

	)

8977 
	#QUADSPI_SR_TOF
 ((
uöt32_t
)0x00000010Ë

	)

8978 
	#QUADSPI_SR_BUSY
 ((
uöt32_t
)0x00000020Ë

	)

8979 
	#QUADSPI_SR_FLEVEL
 ((
uöt32_t
)0x00003F00Ë

	)

8980 
	#QUADSPI_SR_FLEVEL_0
 ((
uöt32_t
)0x00000100Ë

	)

8981 
	#QUADSPI_SR_FLEVEL_1
 ((
uöt32_t
)0x00000200Ë

	)

8982 
	#QUADSPI_SR_FLEVEL_2
 ((
uöt32_t
)0x00000400Ë

	)

8983 
	#QUADSPI_SR_FLEVEL_3
 ((
uöt32_t
)0x00000800Ë

	)

8984 
	#QUADSPI_SR_FLEVEL_4
 ((
uöt32_t
)0x00001000Ë

	)

8985 
	#QUADSPI_SR_FLEVEL_5
 ((
uöt32_t
)0x00002000Ë

	)

8988 
	#QUADSPI_FCR_CTEF
 ((
uöt32_t
)0x00000001Ë

	)

8989 
	#QUADSPI_FCR_CTCF
 ((
uöt32_t
)0x00000002Ë

	)

8990 
	#QUADSPI_FCR_CSMF
 ((
uöt32_t
)0x00000008Ë

	)

8991 
	#QUADSPI_FCR_CTOF
 ((
uöt32_t
)0x00000010Ë

	)

8994 
	#QUADSPI_DLR_DL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8997 
	#QUADSPI_CCR_INSTRUCTION
 ((
uöt32_t
)0x000000FFË

	)

8998 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
uöt32_t
)0x00000001Ë

	)

8999 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
uöt32_t
)0x00000002Ë

	)

9000 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
uöt32_t
)0x00000004Ë

	)

9001 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
uöt32_t
)0x00000008Ë

	)

9002 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
uöt32_t
)0x00000010Ë

	)

9003 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
uöt32_t
)0x00000020Ë

	)

9004 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
uöt32_t
)0x00000040Ë

	)

9005 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
uöt32_t
)0x00000080Ë

	)

9006 
	#QUADSPI_CCR_IMODE
 ((
uöt32_t
)0x00000300Ë

	)

9007 
	#QUADSPI_CCR_IMODE_0
 ((
uöt32_t
)0x00000100Ë

	)

9008 
	#QUADSPI_CCR_IMODE_1
 ((
uöt32_t
)0x00000200Ë

	)

9009 
	#QUADSPI_CCR_ADMODE
 ((
uöt32_t
)0x00000C00Ë

	)

9010 
	#QUADSPI_CCR_ADMODE_0
 ((
uöt32_t
)0x00000400Ë

	)

9011 
	#QUADSPI_CCR_ADMODE_1
 ((
uöt32_t
)0x00000800Ë

	)

9012 
	#QUADSPI_CCR_ADSIZE
 ((
uöt32_t
)0x00003000Ë

	)

9013 
	#QUADSPI_CCR_ADSIZE_0
 ((
uöt32_t
)0x00001000Ë

	)

9014 
	#QUADSPI_CCR_ADSIZE_1
 ((
uöt32_t
)0x00002000Ë

	)

9015 
	#QUADSPI_CCR_ABMODE
 ((
uöt32_t
)0x0000C000Ë

	)

9016 
	#QUADSPI_CCR_ABMODE_0
 ((
uöt32_t
)0x00004000Ë

	)

9017 
	#QUADSPI_CCR_ABMODE_1
 ((
uöt32_t
)0x00008000Ë

	)

9018 
	#QUADSPI_CCR_ABSIZE
 ((
uöt32_t
)0x00030000Ë

	)

9019 
	#QUADSPI_CCR_ABSIZE_0
 ((
uöt32_t
)0x00010000Ë

	)

9020 
	#QUADSPI_CCR_ABSIZE_1
 ((
uöt32_t
)0x00020000Ë

	)

9021 
	#QUADSPI_CCR_DCYC
 ((
uöt32_t
)0x007C0000Ë

	)

9022 
	#QUADSPI_CCR_DCYC_0
 ((
uöt32_t
)0x00040000Ë

	)

9023 
	#QUADSPI_CCR_DCYC_1
 ((
uöt32_t
)0x00080000Ë

	)

9024 
	#QUADSPI_CCR_DCYC_2
 ((
uöt32_t
)0x00100000Ë

	)

9025 
	#QUADSPI_CCR_DCYC_3
 ((
uöt32_t
)0x00200000Ë

	)

9026 
	#QUADSPI_CCR_DCYC_4
 ((
uöt32_t
)0x00400000Ë

	)

9027 
	#QUADSPI_CCR_DMODE
 ((
uöt32_t
)0x03000000Ë

	)

9028 
	#QUADSPI_CCR_DMODE_0
 ((
uöt32_t
)0x01000000Ë

	)

9029 
	#QUADSPI_CCR_DMODE_1
 ((
uöt32_t
)0x02000000Ë

	)

9030 
	#QUADSPI_CCR_FMODE
 ((
uöt32_t
)0x0C000000Ë

	)

9031 
	#QUADSPI_CCR_FMODE_0
 ((
uöt32_t
)0x04000000Ë

	)

9032 
	#QUADSPI_CCR_FMODE_1
 ((
uöt32_t
)0x08000000Ë

	)

9033 
	#QUADSPI_CCR_SIOO
 ((
uöt32_t
)0x10000000Ë

	)

9034 
	#QUADSPI_CCR_DHHC
 ((
uöt32_t
)0x40000000Ë

	)

9035 
	#QUADSPI_CCR_DDRM
 ((
uöt32_t
)0x80000000Ë

	)

9037 
	#QUADSPI_AR_ADDRESS
 ((
uöt32_t
)0xFFFFFFFFË

	)

9040 
	#QUADSPI_ABR_ALTERNATE
 ((
uöt32_t
)0xFFFFFFFFË

	)

9043 
	#QUADSPI_DR_DATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

9046 
	#QUADSPI_PSMKR_MASK
 ((
uöt32_t
)0xFFFFFFFFË

	)

9049 
	#QUADSPI_PSMAR_MATCH
 ((
uöt32_t
)0xFFFFFFFFË

	)

9052 
	#QUADSPI_PIR_INTERVAL
 ((
uöt32_t
)0x0000FFFFË

	)

9055 
	#QUADSPI_LPTR_TIMEOUT
 ((
uöt32_t
)0x0000FFFFË

	)

9064 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001)

	)

9065 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002)

	)

9067 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8)

	)

9068 
	#RCC_CR_HSITRIM_0
 ((
uöt32_t
)0x00000008)

	)

9069 
	#RCC_CR_HSITRIM_1
 ((
uöt32_t
)0x00000010)

	)

9070 
	#RCC_CR_HSITRIM_2
 ((
uöt32_t
)0x00000020)

	)

9071 
	#RCC_CR_HSITRIM_3
 ((
uöt32_t
)0x00000040)

	)

9072 
	#RCC_CR_HSITRIM_4
 ((
uöt32_t
)0x00000080)

	)

9074 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00)

	)

9075 
	#RCC_CR_HSICAL_0
 ((
uöt32_t
)0x00000100)

	)

9076 
	#RCC_CR_HSICAL_1
 ((
uöt32_t
)0x00000200)

	)

9077 
	#RCC_CR_HSICAL_2
 ((
uöt32_t
)0x00000400)

	)

9078 
	#RCC_CR_HSICAL_3
 ((
uöt32_t
)0x00000800)

	)

9079 
	#RCC_CR_HSICAL_4
 ((
uöt32_t
)0x00001000)

	)

9080 
	#RCC_CR_HSICAL_5
 ((
uöt32_t
)0x00002000)

	)

9081 
	#RCC_CR_HSICAL_6
 ((
uöt32_t
)0x00004000)

	)

9082 
	#RCC_CR_HSICAL_7
 ((
uöt32_t
)0x00008000)

	)

9084 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000)

	)

9085 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000)

	)

9086 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000)

	)

9087 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000)

	)

9088 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000)

	)

9089 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000)

	)

9090 
	#RCC_CR_PLLI2SON
 ((
uöt32_t
)0x04000000)

	)

9091 
	#RCC_CR_PLLI2SRDY
 ((
uöt32_t
)0x08000000)

	)

9092 
	#RCC_CR_PLLSAION
 ((
uöt32_t
)0x10000000)

	)

9093 
	#RCC_CR_PLLSAIRDY
 ((
uöt32_t
)0x20000000)

	)

9096 
	#RCC_PLLCFGR_PLLM
 ((
uöt32_t
)0x0000003F)

	)

9097 
	#RCC_PLLCFGR_PLLM_0
 ((
uöt32_t
)0x00000001)

	)

9098 
	#RCC_PLLCFGR_PLLM_1
 ((
uöt32_t
)0x00000002)

	)

9099 
	#RCC_PLLCFGR_PLLM_2
 ((
uöt32_t
)0x00000004)

	)

9100 
	#RCC_PLLCFGR_PLLM_3
 ((
uöt32_t
)0x00000008)

	)

9101 
	#RCC_PLLCFGR_PLLM_4
 ((
uöt32_t
)0x00000010)

	)

9102 
	#RCC_PLLCFGR_PLLM_5
 ((
uöt32_t
)0x00000020)

	)

9104 
	#RCC_PLLCFGR_PLLN
 ((
uöt32_t
)0x00007FC0)

	)

9105 
	#RCC_PLLCFGR_PLLN_0
 ((
uöt32_t
)0x00000040)

	)

9106 
	#RCC_PLLCFGR_PLLN_1
 ((
uöt32_t
)0x00000080)

	)

9107 
	#RCC_PLLCFGR_PLLN_2
 ((
uöt32_t
)0x00000100)

	)

9108 
	#RCC_PLLCFGR_PLLN_3
 ((
uöt32_t
)0x00000200)

	)

9109 
	#RCC_PLLCFGR_PLLN_4
 ((
uöt32_t
)0x00000400)

	)

9110 
	#RCC_PLLCFGR_PLLN_5
 ((
uöt32_t
)0x00000800)

	)

9111 
	#RCC_PLLCFGR_PLLN_6
 ((
uöt32_t
)0x00001000)

	)

9112 
	#RCC_PLLCFGR_PLLN_7
 ((
uöt32_t
)0x00002000)

	)

9113 
	#RCC_PLLCFGR_PLLN_8
 ((
uöt32_t
)0x00004000)

	)

9115 
	#RCC_PLLCFGR_PLLP
 ((
uöt32_t
)0x00030000)

	)

9116 
	#RCC_PLLCFGR_PLLP_0
 ((
uöt32_t
)0x00010000)

	)

9117 
	#RCC_PLLCFGR_PLLP_1
 ((
uöt32_t
)0x00020000)

	)

9119 
	#RCC_PLLCFGR_PLLSRC
 ((
uöt32_t
)0x00400000)

	)

9120 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00400000)

	)

9121 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
uöt32_t
)0x00000000)

	)

9123 
	#RCC_PLLCFGR_PLLQ
 ((
uöt32_t
)0x0F000000)

	)

9124 
	#RCC_PLLCFGR_PLLQ_0
 ((
uöt32_t
)0x01000000)

	)

9125 
	#RCC_PLLCFGR_PLLQ_1
 ((
uöt32_t
)0x02000000)

	)

9126 
	#RCC_PLLCFGR_PLLQ_2
 ((
uöt32_t
)0x04000000)

	)

9127 
	#RCC_PLLCFGR_PLLQ_3
 ((
uöt32_t
)0x08000000)

	)

9129 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9130 
	#RCC_PLLCFGR_PLLR
 ((
uöt32_t
)0x70000000)

	)

9131 
	#RCC_PLLCFGR_PLLR_0
 ((
uöt32_t
)0x10000000)

	)

9132 
	#RCC_PLLCFGR_PLLR_1
 ((
uöt32_t
)0x20000000)

	)

9133 
	#RCC_PLLCFGR_PLLR_2
 ((
uöt32_t
)0x40000000)

	)

9138 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

9139 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

9140 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

9142 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

9143 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

9144 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

9145 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9146 
	#RCC_CFGR_SW_PLLR
 ((
uöt32_t
)0x00000003Ë

	)

9150 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

9151 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

9152 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

9154 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

9155 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

9156 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

9157 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F469_479xx
Ë|| deföed(
STM32F446xx
)

9158 
	#RCC_CFGR_SWS_PLLR
 ((
uöt32_t
)0x0000000CË

	)

9162 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

9163 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

9164 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

9165 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

9166 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

9168 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

9169 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

9170 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

9171 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

9172 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

9173 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

9174 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

9175 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

9176 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

9178 #i‡
deföed
(
STM32F410xx
)

9180 
	#RCC_CFGR_MCO1EN
 ((
uöt32_t
)0x00000100Ë

	)

9182 
	#RCC_CFGR_MCO2EN
 ((
uöt32_t
)0x00000200Ë

	)

9185 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00001C00Ë

	)

9186 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000400Ë

	)

9187 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000800Ë

	)

9188 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00001000Ë

	)

9190 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

9191 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00001000Ë

	)

9192 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00001400Ë

	)

9193 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00001800Ë

	)

9194 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00001C00Ë

	)

9197 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x0000E000Ë

	)

9198 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00002000Ë

	)

9199 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00004000Ë

	)

9200 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00008000Ë

	)

9202 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

9203 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00008000Ë

	)

9204 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x0000A000Ë

	)

9205 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

9206 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x0000E000Ë

	)

9209 
	#RCC_CFGR_RTCPRE
 ((
uöt32_t
)0x001F0000)

	)

9210 
	#RCC_CFGR_RTCPRE_0
 ((
uöt32_t
)0x00010000)

	)

9211 
	#RCC_CFGR_RTCPRE_1
 ((
uöt32_t
)0x00020000)

	)

9212 
	#RCC_CFGR_RTCPRE_2
 ((
uöt32_t
)0x00040000)

	)

9213 
	#RCC_CFGR_RTCPRE_3
 ((
uöt32_t
)0x00080000)

	)

9214 
	#RCC_CFGR_RTCPRE_4
 ((
uöt32_t
)0x00100000)

	)

9217 
	#RCC_CFGR_MCO1
 ((
uöt32_t
)0x00600000)

	)

9218 
	#RCC_CFGR_MCO1_0
 ((
uöt32_t
)0x00200000)

	)

9219 
	#RCC_CFGR_MCO1_1
 ((
uöt32_t
)0x00400000)

	)

9221 
	#RCC_CFGR_I2SSRC
 ((
uöt32_t
)0x00800000)

	)

9223 
	#RCC_CFGR_MCO1PRE
 ((
uöt32_t
)0x07000000)

	)

9224 
	#RCC_CFGR_MCO1PRE_0
 ((
uöt32_t
)0x01000000)

	)

9225 
	#RCC_CFGR_MCO1PRE_1
 ((
uöt32_t
)0x02000000)

	)

9226 
	#RCC_CFGR_MCO1PRE_2
 ((
uöt32_t
)0x04000000)

	)

9228 
	#RCC_CFGR_MCO2PRE
 ((
uöt32_t
)0x38000000)

	)

9229 
	#RCC_CFGR_MCO2PRE_0
 ((
uöt32_t
)0x08000000)

	)

9230 
	#RCC_CFGR_MCO2PRE_1
 ((
uöt32_t
)0x10000000)

	)

9231 
	#RCC_CFGR_MCO2PRE_2
 ((
uöt32_t
)0x20000000)

	)

9233 
	#RCC_CFGR_MCO2
 ((
uöt32_t
)0xC0000000)

	)

9234 
	#RCC_CFGR_MCO2_0
 ((
uöt32_t
)0x40000000)

	)

9235 
	#RCC_CFGR_MCO2_1
 ((
uöt32_t
)0x80000000)

	)

9238 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001)

	)

9239 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002)

	)

9240 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004)

	)

9241 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008)

	)

9242 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010)

	)

9243 
	#RCC_CIR_PLLI2SRDYF
 ((
uöt32_t
)0x00000020)

	)

9244 
	#RCC_CIR_PLLSAIRDYF
 ((
uöt32_t
)0x00000040)

	)

9245 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080)

	)

9246 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100)

	)

9247 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200)

	)

9248 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400)

	)

9249 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800)

	)

9250 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000)

	)

9251 
	#RCC_CIR_PLLI2SRDYIE
 ((
uöt32_t
)0x00002000)

	)

9252 
	#RCC_CIR_PLLSAIRDYIE
 ((
uöt32_t
)0x00004000)

	)

9253 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000)

	)

9254 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000)

	)

9255 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000)

	)

9256 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000)

	)

9257 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000)

	)

9258 
	#RCC_CIR_PLLI2SRDYC
 ((
uöt32_t
)0x00200000)

	)

9259 
	#RCC_CIR_PLLSAIRDYC
 ((
uöt32_t
)0x00400000)

	)

9260 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000)

	)

9263 
	#RCC_AHB1RSTR_GPIOARST
 ((
uöt32_t
)0x00000001)

	)

9264 
	#RCC_AHB1RSTR_GPIOBRST
 ((
uöt32_t
)0x00000002)

	)

9265 
	#RCC_AHB1RSTR_GPIOCRST
 ((
uöt32_t
)0x00000004)

	)

9266 
	#RCC_AHB1RSTR_GPIODRST
 ((
uöt32_t
)0x00000008)

	)

9267 
	#RCC_AHB1RSTR_GPIOERST
 ((
uöt32_t
)0x00000010)

	)

9268 
	#RCC_AHB1RSTR_GPIOFRST
 ((
uöt32_t
)0x00000020)

	)

9269 
	#RCC_AHB1RSTR_GPIOGRST
 ((
uöt32_t
)0x00000040)

	)

9270 
	#RCC_AHB1RSTR_GPIOHRST
 ((
uöt32_t
)0x00000080)

	)

9271 
	#RCC_AHB1RSTR_GPIOIRST
 ((
uöt32_t
)0x00000100)

	)

9272 
	#RCC_AHB1RSTR_GPIOJRST
 ((
uöt32_t
)0x00000200)

	)

9273 
	#RCC_AHB1RSTR_GPIOKRST
 ((
uöt32_t
)0x00000400)

	)

9274 
	#RCC_AHB1RSTR_CRCRST
 ((
uöt32_t
)0x00001000)

	)

9275 
	#RCC_AHB1RSTR_DMA1RST
 ((
uöt32_t
)0x00200000)

	)

9276 
	#RCC_AHB1RSTR_DMA2RST
 ((
uöt32_t
)0x00400000)

	)

9277 
	#RCC_AHB1RSTR_DMA2DRST
 ((
uöt32_t
)0x00800000)

	)

9278 
	#RCC_AHB1RSTR_ETHMACRST
 ((
uöt32_t
)0x02000000)

	)

9279 
	#RCC_AHB1RSTR_OTGHRST
 ((
uöt32_t
)0x10000000)

	)

9282 
	#RCC_AHB2RSTR_DCMIRST
 ((
uöt32_t
)0x00000001)

	)

9283 
	#RCC_AHB2RSTR_CRYPRST
 ((
uöt32_t
)0x00000010)

	)

9284 
	#RCC_AHB2RSTR_HASHRST
 ((
uöt32_t
)0x00000020)

	)

9286 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

9287 
	#RCC_AHB2RSTR_RNGRST
 ((
uöt32_t
)0x00000040)

	)

9288 
	#RCC_AHB2RSTR_OTGFSRST
 ((
uöt32_t
)0x00000080)

	)

9291 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9292 
	#RCC_AHB3RSTR_FSMCRST
 ((
uöt32_t
)0x00000001)

	)

9295 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9296 
	#RCC_AHB3RSTR_FMCRST
 ((
uöt32_t
)0x00000001)

	)

9298 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9299 
	#RCC_AHB3RSTR_QSPIRST
 ((
uöt32_t
)0x00000002)

	)

9303 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001)

	)

9304 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002)

	)

9305 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004)

	)

9306 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008)

	)

9307 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010)

	)

9308 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020)

	)

9309 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040)

	)

9310 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080)

	)

9311 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100)

	)

9312 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

9313 
	#RCC_APB1RSTR_LPTIM1RST
 ((
uöt32_t
)0x00000200)

	)

9315 
	#RCC_APB1RSTR_WWDGRST
 ((
uöt32_t
)0x00000800)

	)

9316 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00004000)

	)

9317 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000)

	)

9318 #i‡
deföed
(
STM32F446xx
)

9319 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
uöt32_t
)0x00010000)

	)

9321 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000)

	)

9322 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000)

	)

9323 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000)

	)

9324 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000)

	)

9325 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000)

	)

9326 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000)

	)

9327 
	#RCC_APB1RSTR_I2C3RST
 ((
uöt32_t
)0x00800000)

	)

9328 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9329 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
uöt32_t
)0x01000000)

	)

9331 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000)

	)

9332 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x04000000)

	)

9333 #i‡
deföed
(
STM32F446xx
)

9334 
	#RCC_APB1RSTR_CECRST
 ((
uöt32_t
)0x08000000)

	)

9336 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000)

	)

9337 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000)

	)

9338 
	#RCC_APB1RSTR_UART7RST
 ((
uöt32_t
)0x40000000)

	)

9339 
	#RCC_APB1RSTR_UART8RST
 ((
uöt32_t
)0x80000000)

	)

9342 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000001)

	)

9343 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt32_t
)0x00000002)

	)

9344 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00000010)

	)

9345 
	#RCC_APB2RSTR_USART6RST
 ((
uöt32_t
)0x00000020)

	)

9346 
	#RCC_APB2RSTR_UART9RST
 ((
uöt32_t
)0x00000040)

	)

9347 
	#RCC_APB2RSTR_UART10RST
 ((
uöt32_t
)0x00000080)

	)

9348 
	#RCC_APB2RSTR_ADCRST
 ((
uöt32_t
)0x00000100)

	)

9349 
	#RCC_APB2RSTR_SDIORST
 ((
uöt32_t
)0x00000800)

	)

9350 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000)

	)

9351 
	#RCC_APB2RSTR_SPI4RST
 ((
uöt32_t
)0x00002000)

	)

9352 
	#RCC_APB2RSTR_SYSCFGRST
 ((
uöt32_t
)0x00004000)

	)

9353 
	#RCC_APB2RSTR_TIM9RST
 ((
uöt32_t
)0x00010000)

	)

9354 
	#RCC_APB2RSTR_TIM10RST
 ((
uöt32_t
)0x00020000)

	)

9355 
	#RCC_APB2RSTR_TIM11RST
 ((
uöt32_t
)0x00040000)

	)

9356 
	#RCC_APB2RSTR_SPI5RST
 ((
uöt32_t
)0x00100000)

	)

9357 
	#RCC_APB2RSTR_SPI6RST
 ((
uöt32_t
)0x00200000)

	)

9358 
	#RCC_APB2RSTR_SAI1RST
 ((
uöt32_t
)0x00400000)

	)

9359 #i‡
deföed
(
STM32F446xx
)

9360 
	#RCC_APB2RSTR_SAI2RST
 ((
uöt32_t
)0x00800000)

	)

9362 
	#RCC_APB2RSTR_LTDCRST
 ((
uöt32_t
)0x04000000)

	)

9363 #i‡
deföed
(
STM32F469_479xx
)

9364 
	#RCC_APB2RSTR_DSIRST
 ((
uöt32_t
)0x08000000)

	)

9366 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9367 
	#RCC_APB2RSTR_DFSDM1RST
 ((
uöt32_t
)0x01000000)

	)

9370 #i‡
deföed
(
STM32F413_423xx
)

9371 
	#RCC_APB2RSTR_DFSDM2RST
 ((
uöt32_t
)0x02000000)

	)

9374 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

9375 
	#RCC_APB2RSTR_DFSDMRST
 
RCC_APB2RSTR_DFSDM1RST


	)

9378 
	#RCC_AHB1ENR_GPIOAEN
 ((
uöt32_t
)0x00000001)

	)

9379 
	#RCC_AHB1ENR_GPIOBEN
 ((
uöt32_t
)0x00000002)

	)

9380 
	#RCC_AHB1ENR_GPIOCEN
 ((
uöt32_t
)0x00000004)

	)

9381 
	#RCC_AHB1ENR_GPIODEN
 ((
uöt32_t
)0x00000008)

	)

9382 
	#RCC_AHB1ENR_GPIOEEN
 ((
uöt32_t
)0x00000010)

	)

9383 
	#RCC_AHB1ENR_GPIOFEN
 ((
uöt32_t
)0x00000020)

	)

9384 
	#RCC_AHB1ENR_GPIOGEN
 ((
uöt32_t
)0x00000040)

	)

9385 
	#RCC_AHB1ENR_GPIOHEN
 ((
uöt32_t
)0x00000080)

	)

9386 
	#RCC_AHB1ENR_GPIOIEN
 ((
uöt32_t
)0x00000100)

	)

9387 
	#RCC_AHB1ENR_GPIOJEN
 ((
uöt32_t
)0x00000200)

	)

9388 
	#RCC_AHB1ENR_GPIOKEN
 ((
uöt32_t
)0x00000400)

	)

9389 
	#RCC_AHB1ENR_CRCEN
 ((
uöt32_t
)0x00001000)

	)

9390 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
uöt32_t
)0x00040000)

	)

9391 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

9392 
	#RCC_AHB1ENR_DMA1EN
 ((
uöt32_t
)0x00200000)

	)

9393 
	#RCC_AHB1ENR_DMA2EN
 ((
uöt32_t
)0x00400000)

	)

9394 
	#RCC_AHB1ENR_DMA2DEN
 ((
uöt32_t
)0x00800000)

	)

9395 
	#RCC_AHB1ENR_ETHMACEN
 ((
uöt32_t
)0x02000000)

	)

9396 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
uöt32_t
)0x04000000)

	)

9397 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
uöt32_t
)0x08000000)

	)

9398 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
uöt32_t
)0x10000000)

	)

9399 
	#RCC_AHB1ENR_OTGHSEN
 ((
uöt32_t
)0x20000000)

	)

9400 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
uöt32_t
)0x40000000)

	)

9403 
	#RCC_AHB2ENR_DCMIEN
 ((
uöt32_t
)0x00000001)

	)

9404 
	#RCC_AHB2ENR_CRYPEN
 ((
uöt32_t
)0x00000010)

	)

9405 
	#RCC_AHB2ENR_HASHEN
 ((
uöt32_t
)0x00000020)

	)

9406 
	#RCC_AHB2ENR_RNGEN
 ((
uöt32_t
)0x00000040)

	)

9407 
	#RCC_AHB2ENR_OTGFSEN
 ((
uöt32_t
)0x00000080)

	)

9411 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9412 
	#RCC_AHB3ENR_FSMCEN
 ((
uöt32_t
)0x00000001)

	)

9415 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9416 
	#RCC_AHB3ENR_FMCEN
 ((
uöt32_t
)0x00000001)

	)

9419 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9420 
	#RCC_AHB3ENR_QSPIEN
 ((
uöt32_t
)0x00000002)

	)

9424 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001)

	)

9425 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002)

	)

9426 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004)

	)

9427 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008)

	)

9428 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010)

	)

9429 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020)

	)

9430 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040)

	)

9431 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080)

	)

9432 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100)

	)

9433 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

9434 
	#RCC_APB1ENR_LPTIM1EN
 ((
uöt32_t
)0x00000200)

	)

9436 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800)

	)

9437 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000)

	)

9438 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000)

	)

9439 #i‡
deföed
(
STM32F446xx
)

9440 
	#RCC_APB1ENR_SPDIFRXEN
 ((
uöt32_t
)0x00010000)

	)

9442 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000)

	)

9443 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000)

	)

9444 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000)

	)

9445 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000)

	)

9446 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000)

	)

9447 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000)

	)

9448 
	#RCC_APB1ENR_I2C3EN
 ((
uöt32_t
)0x00800000)

	)

9449 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9450 
	#RCC_APB1ENR_FMPI2C1EN
 ((
uöt32_t
)0x01000000)

	)

9452 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000)

	)

9453 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x04000000)

	)

9454 #i‡
deföed
(
STM32F446xx
)

9455 
	#RCC_APB1ENR_CECEN
 ((
uöt32_t
)0x08000000)

	)

9457 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000)

	)

9458 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000)

	)

9459 
	#RCC_APB1ENR_UART7EN
 ((
uöt32_t
)0x40000000)

	)

9460 
	#RCC_APB1ENR_UART8EN
 ((
uöt32_t
)0x80000000)

	)

9463 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000001)

	)

9464 
	#RCC_APB2ENR_TIM8EN
 ((
uöt32_t
)0x00000002)

	)

9465 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00000010)

	)

9466 
	#RCC_APB2ENR_USART6EN
 ((
uöt32_t
)0x00000020)

	)

9467 
	#RCC_APB2ENR_UART9EN
 ((
uöt32_t
)0x00000040)

	)

9468 
	#RCC_APB2ENR_UART10EN
 ((
uöt32_t
)0x00000080)

	)

9469 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000100)

	)

9470 
	#RCC_APB2ENR_ADC2EN
 ((
uöt32_t
)0x00000200)

	)

9471 
	#RCC_APB2ENR_ADC3EN
 ((
uöt32_t
)0x00000400)

	)

9472 
	#RCC_APB2ENR_SDIOEN
 ((
uöt32_t
)0x00000800)

	)

9473 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000)

	)

9474 
	#RCC_APB2ENR_SPI4EN
 ((
uöt32_t
)0x00002000)

	)

9475 
	#RCC_APB2ENR_SYSCFGEN
 ((
uöt32_t
)0x00004000)

	)

9476 
	#RCC_APB2ENR_EXTIEN
 ((
uöt32_t
)0x00008000)

	)

9477 
	#RCC_APB2ENR_TIM9EN
 ((
uöt32_t
)0x00010000)

	)

9478 
	#RCC_APB2ENR_TIM10EN
 ((
uöt32_t
)0x00020000)

	)

9479 
	#RCC_APB2ENR_TIM11EN
 ((
uöt32_t
)0x00040000)

	)

9480 
	#RCC_APB2ENR_SPI5EN
 ((
uöt32_t
)0x00100000)

	)

9481 
	#RCC_APB2ENR_SPI6EN
 ((
uöt32_t
)0x00200000)

	)

9482 
	#RCC_APB2ENR_SAI1EN
 ((
uöt32_t
)0x00400000)

	)

9483 #i‡
deföed
(
STM32F446xx
)

9484 
	#RCC_APB2ENR_SAI2EN
 ((
uöt32_t
)0x00800000)

	)

9486 
	#RCC_APB2ENR_LTDCEN
 ((
uöt32_t
)0x04000000)

	)

9487 #i‡
deföed
(
STM32F469_479xx
)

9488 
	#RCC_APB2ENR_DSIEN
 ((
uöt32_t
)0x08000000)

	)

9490 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9491 
	#RCC_APB2ENR_DFSDM1EN
 ((
uöt32_t
)0x01000000)

	)

9493 #i‡
deföed
(
STM32F413_423xx
)

9494 
	#RCC_APB2ENR_DFSDM2EN
 ((
uöt32_t
)0x02000000)

	)

9497 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
uöt32_t
)0x00000001)

	)

9498 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
uöt32_t
)0x00000002)

	)

9499 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
uöt32_t
)0x00000004)

	)

9500 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
uöt32_t
)0x00000008)

	)

9501 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
uöt32_t
)0x00000010)

	)

9502 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
uöt32_t
)0x00000020)

	)

9503 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
uöt32_t
)0x00000040)

	)

9504 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
uöt32_t
)0x00000080)

	)

9505 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
uöt32_t
)0x00000100)

	)

9506 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
uöt32_t
)0x00000200)

	)

9507 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
uöt32_t
)0x00000400)

	)

9508 
	#RCC_AHB1LPENR_CRCLPEN
 ((
uöt32_t
)0x00001000)

	)

9509 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
uöt32_t
)0x00008000)

	)

9510 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
uöt32_t
)0x00010000)

	)

9511 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
uöt32_t
)0x00020000)

	)

9512 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
uöt32_t
)0x00040000)

	)

9513 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
uöt32_t
)0x00080000)

	)

9514 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
uöt32_t
)0x00200000)

	)

9515 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
uöt32_t
)0x00400000)

	)

9516 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
uöt32_t
)0x00800000)

	)

9517 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
uöt32_t
)0x02000000)

	)

9518 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
uöt32_t
)0x04000000)

	)

9519 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
uöt32_t
)0x08000000)

	)

9520 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
uöt32_t
)0x10000000)

	)

9521 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
uöt32_t
)0x20000000)

	)

9522 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
uöt32_t
)0x40000000)

	)

9525 
	#RCC_AHB2LPENR_DCMILPEN
 ((
uöt32_t
)0x00000001)

	)

9526 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
uöt32_t
)0x00000010)

	)

9527 
	#RCC_AHB2LPENR_HASHLPEN
 ((
uöt32_t
)0x00000020)

	)

9528 
	#RCC_AHB2LPENR_RNGLPEN
 ((
uöt32_t
)0x00000040)

	)

9529 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
uöt32_t
)0x00000080)

	)

9532 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9533 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
uöt32_t
)0x00000001)

	)

9536 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9537 
	#RCC_AHB3LPENR_FMCLPEN
 ((
uöt32_t
)0x00000001)

	)

9539 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9540 
	#RCC_AHB3LPENR_QSPILPEN
 ((
uöt32_t
)0x00000002)

	)

9544 
	#RCC_APB1LPENR_TIM2LPEN
 ((
uöt32_t
)0x00000001)

	)

9545 
	#RCC_APB1LPENR_TIM3LPEN
 ((
uöt32_t
)0x00000002)

	)

9546 
	#RCC_APB1LPENR_TIM4LPEN
 ((
uöt32_t
)0x00000004)

	)

9547 
	#RCC_APB1LPENR_TIM5LPEN
 ((
uöt32_t
)0x00000008)

	)

9548 
	#RCC_APB1LPENR_TIM6LPEN
 ((
uöt32_t
)0x00000010)

	)

9549 
	#RCC_APB1LPENR_TIM7LPEN
 ((
uöt32_t
)0x00000020)

	)

9550 
	#RCC_APB1LPENR_TIM12LPEN
 ((
uöt32_t
)0x00000040)

	)

9551 
	#RCC_APB1LPENR_TIM13LPEN
 ((
uöt32_t
)0x00000080)

	)

9552 
	#RCC_APB1LPENR_TIM14LPEN
 ((
uöt32_t
)0x00000100)

	)

9553 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

9554 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
uöt32_t
)0x00000200)

	)

9556 
	#RCC_APB1LPENR_WWDGLPEN
 ((
uöt32_t
)0x00000800)

	)

9557 
	#RCC_APB1LPENR_SPI2LPEN
 ((
uöt32_t
)0x00004000)

	)

9558 
	#RCC_APB1LPENR_SPI3LPEN
 ((
uöt32_t
)0x00008000)

	)

9559 #i‡
deföed
(
STM32F446xx
)

9560 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
uöt32_t
)0x00010000)

	)

9562 
	#RCC_APB1LPENR_USART2LPEN
 ((
uöt32_t
)0x00020000)

	)

9563 
	#RCC_APB1LPENR_USART3LPEN
 ((
uöt32_t
)0x00040000)

	)

9564 
	#RCC_APB1LPENR_UART4LPEN
 ((
uöt32_t
)0x00080000)

	)

9565 
	#RCC_APB1LPENR_UART5LPEN
 ((
uöt32_t
)0x00100000)

	)

9566 
	#RCC_APB1LPENR_I2C1LPEN
 ((
uöt32_t
)0x00200000)

	)

9567 
	#RCC_APB1LPENR_I2C2LPEN
 ((
uöt32_t
)0x00400000)

	)

9568 
	#RCC_APB1LPENR_I2C3LPEN
 ((
uöt32_t
)0x00800000)

	)

9569 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9570 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
uöt32_t
)0x01000000)

	)

9572 
	#RCC_APB1LPENR_CAN1LPEN
 ((
uöt32_t
)0x02000000)

	)

9573 
	#RCC_APB1LPENR_CAN2LPEN
 ((
uöt32_t
)0x04000000)

	)

9574 #i‡
deföed
(
STM32F446xx
)

9575 
	#RCC_APB1LPENR_CECLPEN
 ((
uöt32_t
)0x08000000)

	)

9577 
	#RCC_APB1LPENR_PWRLPEN
 ((
uöt32_t
)0x10000000)

	)

9578 
	#RCC_APB1LPENR_DACLPEN
 ((
uöt32_t
)0x20000000)

	)

9579 
	#RCC_APB1LPENR_UART7LPEN
 ((
uöt32_t
)0x40000000)

	)

9580 
	#RCC_APB1LPENR_UART8LPEN
 ((
uöt32_t
)0x80000000)

	)

9583 
	#RCC_APB2LPENR_TIM1LPEN
 ((
uöt32_t
)0x00000001)

	)

9584 
	#RCC_APB2LPENR_TIM8LPEN
 ((
uöt32_t
)0x00000002)

	)

9585 
	#RCC_APB2LPENR_USART1LPEN
 ((
uöt32_t
)0x00000010)

	)

9586 
	#RCC_APB2LPENR_USART6LPEN
 ((
uöt32_t
)0x00000020)

	)

9587 
	#RCC_APB2LPENR_UART9LPEN
 ((
uöt32_t
)0x00000040)

	)

9588 
	#RCC_APB2LPENR_UART10LPEN
 ((
uöt32_t
)0x00000080)

	)

9589 
	#RCC_APB2LPENR_ADC1LPEN
 ((
uöt32_t
)0x00000100)

	)

9590 
	#RCC_APB2LPENR_ADC2PEN
 ((
uöt32_t
)0x00000200)

	)

9591 
	#RCC_APB2LPENR_ADC3LPEN
 ((
uöt32_t
)0x00000400)

	)

9592 
	#RCC_APB2LPENR_SDIOLPEN
 ((
uöt32_t
)0x00000800)

	)

9593 
	#RCC_APB2LPENR_SPI1LPEN
 ((
uöt32_t
)0x00001000)

	)

9594 
	#RCC_APB2LPENR_SPI4LPEN
 ((
uöt32_t
)0x00002000)

	)

9595 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
uöt32_t
)0x00004000)

	)

9596 
	#RCC_APB2LPENR_TIM9LPEN
 ((
uöt32_t
)0x00010000)

	)

9597 
	#RCC_APB2LPENR_TIM10LPEN
 ((
uöt32_t
)0x00020000)

	)

9598 
	#RCC_APB2LPENR_TIM11LPEN
 ((
uöt32_t
)0x00040000)

	)

9599 
	#RCC_APB2LPENR_SPI5LPEN
 ((
uöt32_t
)0x00100000)

	)

9600 
	#RCC_APB2LPENR_SPI6LPEN
 ((
uöt32_t
)0x00200000)

	)

9601 
	#RCC_APB2LPENR_SAI1LPEN
 ((
uöt32_t
)0x00400000)

	)

9602 #i‡
deföed
(
STM32F446xx
)

9603 
	#RCC_APB2LPENR_SAI2LPEN
 ((
uöt32_t
)0x00800000)

	)

9605 
	#RCC_APB2LPENR_LTDCLPEN
 ((
uöt32_t
)0x04000000)

	)

9606 #i‡
deföed
(
STM32F469_479xx
)

9607 
	#RCC_APB2LPENR_DSILPEN
 ((
uöt32_t
)0x08000000)

	)

9609 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9610 
	#RCC_APB2LPENR_DFSDM1LPEN
 ((
uöt32_t
)0x01000000)

	)

9612 #i‡
deföed
(
STM32F413_423xx
)

9613 
	#RCC_APB2LPENR_DFSDM2LPEN
 ((
uöt32_t
)0x02000000)

	)

9617 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001)

	)

9618 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002)

	)

9619 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004)

	)

9620 
	#RCC_BDCR_LSEMOD
 ((
uöt32_t
)0x00000008)

	)

9622 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300)

	)

9623 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100)

	)

9624 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200)

	)

9626 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000)

	)

9627 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000)

	)

9630 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001)

	)

9631 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002)

	)

9632 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000)

	)

9633 
	#RCC_CSR_BORRSTF
 ((
uöt32_t
)0x02000000)

	)

9634 
	#RCC_CSR_PADRSTF
 ((
uöt32_t
)0x04000000)

	)

9635 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000)

	)

9636 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000)

	)

9637 
	#RCC_CSR_WDGRSTF
 ((
uöt32_t
)0x20000000)

	)

9638 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000)

	)

9639 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000)

	)

9642 
	#RCC_SSCGR_MODPER
 ((
uöt32_t
)0x00001FFF)

	)

9643 
	#RCC_SSCGR_INCSTEP
 ((
uöt32_t
)0x0FFFE000)

	)

9644 
	#RCC_SSCGR_SPREADSEL
 ((
uöt32_t
)0x40000000)

	)

9645 
	#RCC_SSCGR_SSCGEN
 ((
uöt32_t
)0x80000000)

	)

9648 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
uöt32_t
)0x0000003F)

	)

9649 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
uöt32_t
)0x00000001)

	)

9650 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
uöt32_t
)0x00000002)

	)

9651 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
uöt32_t
)0x00000004)

	)

9652 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
uöt32_t
)0x00000008)

	)

9653 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
uöt32_t
)0x00000010)

	)

9654 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
uöt32_t
)0x00000020)

	)

9656 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
uöt32_t
)0x00007FC0)

	)

9657 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
uöt32_t
)0x00000040)

	)

9658 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
uöt32_t
)0x00000080)

	)

9659 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
uöt32_t
)0x00000100)

	)

9660 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
uöt32_t
)0x00000200)

	)

9661 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
uöt32_t
)0x00000400)

	)

9662 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
uöt32_t
)0x00000800)

	)

9663 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
uöt32_t
)0x00001000)

	)

9664 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
uöt32_t
)0x00002000)

	)

9665 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
uöt32_t
)0x00004000)

	)

9667 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9668 
	#RCC_PLLI2SCFGR_PLLI2SSRC
 ((
uöt32_t
)0x00400000)

	)

9671 #i‡
deföed
(
STM32F446xx
)

9672 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
uöt32_t
)0x00030000)

	)

9673 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
uöt32_t
)0x00010000)

	)

9674 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
uöt32_t
)0x00020000)

	)

9677 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
uöt32_t
)0x0F000000)

	)

9678 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
uöt32_t
)0x01000000)

	)

9679 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
uöt32_t
)0x02000000)

	)

9680 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
uöt32_t
)0x04000000)

	)

9681 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
uöt32_t
)0x08000000)

	)

9683 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
uöt32_t
)0x70000000)

	)

9684 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
uöt32_t
)0x10000000)

	)

9685 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
uöt32_t
)0x20000000)

	)

9686 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
uöt32_t
)0x40000000)

	)

9689 #i‡
deföed
(
STM32F446xx
)

9690 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
uöt32_t
)0x0000003F)

	)

9691 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
uöt32_t
)0x00000001)

	)

9692 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
uöt32_t
)0x00000002)

	)

9693 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
uöt32_t
)0x00000004)

	)

9694 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
uöt32_t
)0x00000008)

	)

9695 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
uöt32_t
)0x00000010)

	)

9696 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
uöt32_t
)0x00000020)

	)

9699 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
uöt32_t
)0x00007FC0)

	)

9700 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
uöt32_t
)0x00000040)

	)

9701 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
uöt32_t
)0x00000080)

	)

9702 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
uöt32_t
)0x00000100)

	)

9703 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
uöt32_t
)0x00000200)

	)

9704 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
uöt32_t
)0x00000400)

	)

9705 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
uöt32_t
)0x00000800)

	)

9706 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
uöt32_t
)0x00001000)

	)

9707 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
uöt32_t
)0x00002000)

	)

9708 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
uöt32_t
)0x00004000)

	)

9710 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9711 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
uöt32_t
)0x00030000)

	)

9712 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
uöt32_t
)0x00010000)

	)

9713 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
uöt32_t
)0x00020000)

	)

9716 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
uöt32_t
)0x0F000000)

	)

9717 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
uöt32_t
)0x01000000)

	)

9718 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
uöt32_t
)0x02000000)

	)

9719 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
uöt32_t
)0x04000000)

	)

9720 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
uöt32_t
)0x08000000)

	)

9722 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
uöt32_t
)0x70000000)

	)

9723 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
uöt32_t
)0x10000000)

	)

9724 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
uöt32_t
)0x20000000)

	)

9725 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
uöt32_t
)0x40000000)

	)

9728 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
uöt32_t
)0x0000001F)

	)

9729 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
uöt32_t
)0x00001F00)

	)

9730 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
uöt32_t
)0x00030000)

	)

9732 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9733 
	#RCC_DCKCFGR_CKDFSDM1SEL
 ((
uöt32_t
)0x80000000)

	)

9734 
	#RCC_DCKCFGR_CKDFSDM1ASEL
 ((
uöt32_t
)0x00008000)

	)

9737 #i‡
deföed
(
STM32F413_423xx
)

9738 
	#RCC_DCKCFGR_PLLI2SDIVR
 ((
uöt32_t
)0x0000001F)

	)

9739 
	#RCC_DCKCFGR_PLLI2SDIVR_0
 ((
uöt32_t
)0x00000001)

	)

9740 
	#RCC_DCKCFGR_PLLI2SDIVR_1
 ((
uöt32_t
)0x00000002)

	)

9741 
	#RCC_DCKCFGR_PLLI2SDIVR_2
 ((
uöt32_t
)0x00000004)

	)

9742 
	#RCC_DCKCFGR_PLLI2SDIVR_3
 ((
uöt32_t
)0x00000008)

	)

9743 
	#RCC_DCKCFGR_PLLI2SDIVR_4
 ((
uöt32_t
)0x00000010)

	)

9745 
	#RCC_DCKCFGR_PLLDIVR
 ((
uöt32_t
)0x00001F00)

	)

9746 
	#RCC_DCKCFGR_PLLDIVR_0
 ((
uöt32_t
)0x00000100)

	)

9747 
	#RCC_DCKCFGR_PLLDIVR_1
 ((
uöt32_t
)0x00000200)

	)

9748 
	#RCC_DCKCFGR_PLLDIVR_2
 ((
uöt32_t
)0x00000400)

	)

9749 
	#RCC_DCKCFGR_PLLDIVR_3
 ((
uöt32_t
)0x00000800)

	)

9750 
	#RCC_DCKCFGR_PLLDIVR_4
 ((
uöt32_t
)0x00001000)

	)

9751 
	#RCC_DCKCFGR_CKDFSDM2ASEL
 ((
uöt32_t
)0x00004000)

	)

9754 
	#RCC_DCKCFGR_SAI1ASRC
 ((
uöt32_t
)0x00300000)

	)

9755 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
uöt32_t
)0x00100000)

	)

9756 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
uöt32_t
)0x00200000)

	)

9757 #i‡
deföed
(
STM32F446xx
)

9758 
	#RCC_DCKCFGR_SAI1SRC
 ((
uöt32_t
)0x00300000)

	)

9759 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
uöt32_t
)0x00100000)

	)

9760 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
uöt32_t
)0x00200000)

	)

9763 
	#RCC_DCKCFGR_SAI1BSRC
 ((
uöt32_t
)0x00C00000)

	)

9764 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
uöt32_t
)0x00400000)

	)

9765 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
uöt32_t
)0x00800000)

	)

9766 #i‡
deföed
(
STM32F446xx
)

9767 
	#RCC_DCKCFGR_SAI2SRC
 ((
uöt32_t
)0x00C00000)

	)

9768 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
uöt32_t
)0x00400000)

	)

9769 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
uöt32_t
)0x00800000)

	)

9772 
	#RCC_DCKCFGR_TIMPRE
 ((
uöt32_t
)0x01000000)

	)

9773 #i‡
deföed
(
STM32F469_479xx
)

9774 
	#RCC_DCKCFGR_CK48MSEL
 ((
uöt32_t
)0x08000000)

	)

9775 
	#RCC_DCKCFGR_SDIOSEL
 ((
uöt32_t
)0x10000000)

	)

9776 
	#RCC_DCKCFGR_DSISEL
 ((
uöt32_t
)0x20000000)

	)

9779 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9780 
	#RCC_DCKCFGR_I2S1SRC
 ((
uöt32_t
)0x06000000)

	)

9781 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
uöt32_t
)0x02000000)

	)

9782 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
uöt32_t
)0x04000000)

	)

9783 
	#RCC_DCKCFGR_I2S2SRC
 ((
uöt32_t
)0x18000000)

	)

9784 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
uöt32_t
)0x08000000)

	)

9785 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
uöt32_t
)0x10000000)

	)

9788 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
uöt32_t
)0x00000001)

	)

9789 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
uöt32_t
)0x00000002)

	)

9790 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
uöt32_t
)0x00000004)

	)

9791 
	#RCC_CKGATENR_SPARE_CKEN
 ((
uöt32_t
)0x00000008)

	)

9792 
	#RCC_CKGATENR_SRAM_CKEN
 ((
uöt32_t
)0x00000010)

	)

9793 
	#RCC_CKGATENR_FLITF_CKEN
 ((
uöt32_t
)0x00000020)

	)

9794 
	#RCC_CKGATENR_RCC_CKEN
 ((
uöt32_t
)0x00000040)

	)

9795 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9796 
	#RCC_CKGATENR_RCC_EVTCTL
 ((
uöt32_t
)0x00000080)

	)

9800 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
uöt32_t
)0x00C00000)

	)

9801 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
uöt32_t
)0x00400000)

	)

9802 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
uöt32_t
)0x00800000)

	)

9803 
	#RCC_DCKCFGR2_CECSEL
 ((
uöt32_t
)0x04000000)

	)

9804 
	#RCC_DCKCFGR2_CK48MSEL
 ((
uöt32_t
)0x08000000)

	)

9805 
	#RCC_DCKCFGR2_SDIOSEL
 ((
uöt32_t
)0x10000000)

	)

9806 #i‡
deföed
(
STM32F446xx
)

9807 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
uöt32_t
)0x20000000)

	)

9809 #i‡
deföed
(
STM32F413_423xx
)

9810 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
uöt32_t
)0xC0000000)

	)

9811 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
uöt32_t
)0x40000000)

	)

9812 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
uöt32_t
)0x80000000)

	)

9816 #i‡
deföed
(
STM32F410xx
)

9817 
	#RCC_DCKCFGR_I2SSRC
 ((
uöt32_t
)0x06000000)

	)

9818 
	#RCC_DCKCFGR_I2SSRC_0
 ((
uöt32_t
)0x02000000)

	)

9819 
	#RCC_DCKCFGR_I2SSRC_1
 ((
uöt32_t
)0x04000000)

	)

9822 #i‡
deföed
(
STM32F410xx
)

9824 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
uöt32_t
)0x00C00000)

	)

9825 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
uöt32_t
)0x00400000)

	)

9826 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
uöt32_t
)0x00800000)

	)

9827 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
uöt32_t
)0xC0000000)

	)

9828 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
uöt32_t
)0x40000000)

	)

9829 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
uöt32_t
)0x80000000)

	)

9837 
	#RNG_CR_RNGEN
 ((
uöt32_t
)0x00000004)

	)

9838 
	#RNG_CR_IE
 ((
uöt32_t
)0x00000008)

	)

9841 
	#RNG_SR_DRDY
 ((
uöt32_t
)0x00000001)

	)

9842 
	#RNG_SR_CECS
 ((
uöt32_t
)0x00000002)

	)

9843 
	#RNG_SR_SECS
 ((
uöt32_t
)0x00000004)

	)

9844 
	#RNG_SR_CEIS
 ((
uöt32_t
)0x00000020)

	)

9845 
	#RNG_SR_SEIS
 ((
uöt32_t
)0x00000040)

	)

9853 
	#RTC_TR_PM
 ((
uöt32_t
)0x00400000)

	)

9854 
	#RTC_TR_HT
 ((
uöt32_t
)0x00300000)

	)

9855 
	#RTC_TR_HT_0
 ((
uöt32_t
)0x00100000)

	)

9856 
	#RTC_TR_HT_1
 ((
uöt32_t
)0x00200000)

	)

9857 
	#RTC_TR_HU
 ((
uöt32_t
)0x000F0000)

	)

9858 
	#RTC_TR_HU_0
 ((
uöt32_t
)0x00010000)

	)

9859 
	#RTC_TR_HU_1
 ((
uöt32_t
)0x00020000)

	)

9860 
	#RTC_TR_HU_2
 ((
uöt32_t
)0x00040000)

	)

9861 
	#RTC_TR_HU_3
 ((
uöt32_t
)0x00080000)

	)

9862 
	#RTC_TR_MNT
 ((
uöt32_t
)0x00007000)

	)

9863 
	#RTC_TR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

9864 
	#RTC_TR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

9865 
	#RTC_TR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

9866 
	#RTC_TR_MNU
 ((
uöt32_t
)0x00000F00)

	)

9867 
	#RTC_TR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

9868 
	#RTC_TR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

9869 
	#RTC_TR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

9870 
	#RTC_TR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

9871 
	#RTC_TR_ST
 ((
uöt32_t
)0x00000070)

	)

9872 
	#RTC_TR_ST_0
 ((
uöt32_t
)0x00000010)

	)

9873 
	#RTC_TR_ST_1
 ((
uöt32_t
)0x00000020)

	)

9874 
	#RTC_TR_ST_2
 ((
uöt32_t
)0x00000040)

	)

9875 
	#RTC_TR_SU
 ((
uöt32_t
)0x0000000F)

	)

9876 
	#RTC_TR_SU_0
 ((
uöt32_t
)0x00000001)

	)

9877 
	#RTC_TR_SU_1
 ((
uöt32_t
)0x00000002)

	)

9878 
	#RTC_TR_SU_2
 ((
uöt32_t
)0x00000004)

	)

9879 
	#RTC_TR_SU_3
 ((
uöt32_t
)0x00000008)

	)

9882 
	#RTC_DR_YT
 ((
uöt32_t
)0x00F00000)

	)

9883 
	#RTC_DR_YT_0
 ((
uöt32_t
)0x00100000)

	)

9884 
	#RTC_DR_YT_1
 ((
uöt32_t
)0x00200000)

	)

9885 
	#RTC_DR_YT_2
 ((
uöt32_t
)0x00400000)

	)

9886 
	#RTC_DR_YT_3
 ((
uöt32_t
)0x00800000)

	)

9887 
	#RTC_DR_YU
 ((
uöt32_t
)0x000F0000)

	)

9888 
	#RTC_DR_YU_0
 ((
uöt32_t
)0x00010000)

	)

9889 
	#RTC_DR_YU_1
 ((
uöt32_t
)0x00020000)

	)

9890 
	#RTC_DR_YU_2
 ((
uöt32_t
)0x00040000)

	)

9891 
	#RTC_DR_YU_3
 ((
uöt32_t
)0x00080000)

	)

9892 
	#RTC_DR_WDU
 ((
uöt32_t
)0x0000E000)

	)

9893 
	#RTC_DR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

9894 
	#RTC_DR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

9895 
	#RTC_DR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

9896 
	#RTC_DR_MT
 ((
uöt32_t
)0x00001000)

	)

9897 
	#RTC_DR_MU
 ((
uöt32_t
)0x00000F00)

	)

9898 
	#RTC_DR_MU_0
 ((
uöt32_t
)0x00000100)

	)

9899 
	#RTC_DR_MU_1
 ((
uöt32_t
)0x00000200)

	)

9900 
	#RTC_DR_MU_2
 ((
uöt32_t
)0x00000400)

	)

9901 
	#RTC_DR_MU_3
 ((
uöt32_t
)0x00000800)

	)

9902 
	#RTC_DR_DT
 ((
uöt32_t
)0x00000030)

	)

9903 
	#RTC_DR_DT_0
 ((
uöt32_t
)0x00000010)

	)

9904 
	#RTC_DR_DT_1
 ((
uöt32_t
)0x00000020)

	)

9905 
	#RTC_DR_DU
 ((
uöt32_t
)0x0000000F)

	)

9906 
	#RTC_DR_DU_0
 ((
uöt32_t
)0x00000001)

	)

9907 
	#RTC_DR_DU_1
 ((
uöt32_t
)0x00000002)

	)

9908 
	#RTC_DR_DU_2
 ((
uöt32_t
)0x00000004)

	)

9909 
	#RTC_DR_DU_3
 ((
uöt32_t
)0x00000008)

	)

9912 
	#RTC_CR_COE
 ((
uöt32_t
)0x00800000)

	)

9913 
	#RTC_CR_OSEL
 ((
uöt32_t
)0x00600000)

	)

9914 
	#RTC_CR_OSEL_0
 ((
uöt32_t
)0x00200000)

	)

9915 
	#RTC_CR_OSEL_1
 ((
uöt32_t
)0x00400000)

	)

9916 
	#RTC_CR_POL
 ((
uöt32_t
)0x00100000)

	)

9917 
	#RTC_CR_COSEL
 ((
uöt32_t
)0x00080000)

	)

9918 
	#RTC_CR_BCK
 ((
uöt32_t
)0x00040000)

	)

9919 
	#RTC_CR_SUB1H
 ((
uöt32_t
)0x00020000)

	)

9920 
	#RTC_CR_ADD1H
 ((
uöt32_t
)0x00010000)

	)

9921 
	#RTC_CR_TSIE
 ((
uöt32_t
)0x00008000)

	)

9922 
	#RTC_CR_WUTIE
 ((
uöt32_t
)0x00004000)

	)

9923 
	#RTC_CR_ALRBIE
 ((
uöt32_t
)0x00002000)

	)

9924 
	#RTC_CR_ALRAIE
 ((
uöt32_t
)0x00001000)

	)

9925 
	#RTC_CR_TSE
 ((
uöt32_t
)0x00000800)

	)

9926 
	#RTC_CR_WUTE
 ((
uöt32_t
)0x00000400)

	)

9927 
	#RTC_CR_ALRBE
 ((
uöt32_t
)0x00000200)

	)

9928 
	#RTC_CR_ALRAE
 ((
uöt32_t
)0x00000100)

	)

9929 
	#RTC_CR_DCE
 ((
uöt32_t
)0x00000080)

	)

9930 
	#RTC_CR_FMT
 ((
uöt32_t
)0x00000040)

	)

9931 
	#RTC_CR_BYPSHAD
 ((
uöt32_t
)0x00000020)

	)

9932 
	#RTC_CR_REFCKON
 ((
uöt32_t
)0x00000010)

	)

9933 
	#RTC_CR_TSEDGE
 ((
uöt32_t
)0x00000008)

	)

9934 
	#RTC_CR_WUCKSEL
 ((
uöt32_t
)0x00000007)

	)

9935 
	#RTC_CR_WUCKSEL_0
 ((
uöt32_t
)0x00000001)

	)

9936 
	#RTC_CR_WUCKSEL_1
 ((
uöt32_t
)0x00000002)

	)

9937 
	#RTC_CR_WUCKSEL_2
 ((
uöt32_t
)0x00000004)

	)

9940 
	#RTC_ISR_RECALPF
 ((
uöt32_t
)0x00010000)

	)

9941 
	#RTC_ISR_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

9942 
	#RTC_ISR_TAMP2F
 ((
uöt32_t
)0x00004000)

	)

9943 
	#RTC_ISR_TSOVF
 ((
uöt32_t
)0x00001000)

	)

9944 
	#RTC_ISR_TSF
 ((
uöt32_t
)0x00000800)

	)

9945 
	#RTC_ISR_WUTF
 ((
uöt32_t
)0x00000400)

	)

9946 
	#RTC_ISR_ALRBF
 ((
uöt32_t
)0x00000200)

	)

9947 
	#RTC_ISR_ALRAF
 ((
uöt32_t
)0x00000100)

	)

9948 
	#RTC_ISR_INIT
 ((
uöt32_t
)0x00000080)

	)

9949 
	#RTC_ISR_INITF
 ((
uöt32_t
)0x00000040)

	)

9950 
	#RTC_ISR_RSF
 ((
uöt32_t
)0x00000020)

	)

9951 
	#RTC_ISR_INITS
 ((
uöt32_t
)0x00000010)

	)

9952 
	#RTC_ISR_SHPF
 ((
uöt32_t
)0x00000008)

	)

9953 
	#RTC_ISR_WUTWF
 ((
uöt32_t
)0x00000004)

	)

9954 
	#RTC_ISR_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

9955 
	#RTC_ISR_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

9958 
	#RTC_PRER_PREDIV_A
 ((
uöt32_t
)0x007F0000)

	)

9959 
	#RTC_PRER_PREDIV_S
 ((
uöt32_t
)0x00001FFF)

	)

9962 
	#RTC_WUTR_WUT
 ((
uöt32_t
)0x0000FFFF)

	)

9965 
	#RTC_CALIBR_DCS
 ((
uöt32_t
)0x00000080)

	)

9966 
	#RTC_CALIBR_DC
 ((
uöt32_t
)0x0000001F)

	)

9969 
	#RTC_ALRMAR_MSK4
 ((
uöt32_t
)0x80000000)

	)

9970 
	#RTC_ALRMAR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

9971 
	#RTC_ALRMAR_DT
 ((
uöt32_t
)0x30000000)

	)

9972 
	#RTC_ALRMAR_DT_0
 ((
uöt32_t
)0x10000000)

	)

9973 
	#RTC_ALRMAR_DT_1
 ((
uöt32_t
)0x20000000)

	)

9974 
	#RTC_ALRMAR_DU
 ((
uöt32_t
)0x0F000000)

	)

9975 
	#RTC_ALRMAR_DU_0
 ((
uöt32_t
)0x01000000)

	)

9976 
	#RTC_ALRMAR_DU_1
 ((
uöt32_t
)0x02000000)

	)

9977 
	#RTC_ALRMAR_DU_2
 ((
uöt32_t
)0x04000000)

	)

9978 
	#RTC_ALRMAR_DU_3
 ((
uöt32_t
)0x08000000)

	)

9979 
	#RTC_ALRMAR_MSK3
 ((
uöt32_t
)0x00800000)

	)

9980 
	#RTC_ALRMAR_PM
 ((
uöt32_t
)0x00400000)

	)

9981 
	#RTC_ALRMAR_HT
 ((
uöt32_t
)0x00300000)

	)

9982 
	#RTC_ALRMAR_HT_0
 ((
uöt32_t
)0x00100000)

	)

9983 
	#RTC_ALRMAR_HT_1
 ((
uöt32_t
)0x00200000)

	)

9984 
	#RTC_ALRMAR_HU
 ((
uöt32_t
)0x000F0000)

	)

9985 
	#RTC_ALRMAR_HU_0
 ((
uöt32_t
)0x00010000)

	)

9986 
	#RTC_ALRMAR_HU_1
 ((
uöt32_t
)0x00020000)

	)

9987 
	#RTC_ALRMAR_HU_2
 ((
uöt32_t
)0x00040000)

	)

9988 
	#RTC_ALRMAR_HU_3
 ((
uöt32_t
)0x00080000)

	)

9989 
	#RTC_ALRMAR_MSK2
 ((
uöt32_t
)0x00008000)

	)

9990 
	#RTC_ALRMAR_MNT
 ((
uöt32_t
)0x00007000)

	)

9991 
	#RTC_ALRMAR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

9992 
	#RTC_ALRMAR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

9993 
	#RTC_ALRMAR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

9994 
	#RTC_ALRMAR_MNU
 ((
uöt32_t
)0x00000F00)

	)

9995 
	#RTC_ALRMAR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

9996 
	#RTC_ALRMAR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

9997 
	#RTC_ALRMAR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

9998 
	#RTC_ALRMAR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

9999 
	#RTC_ALRMAR_MSK1
 ((
uöt32_t
)0x00000080)

	)

10000 
	#RTC_ALRMAR_ST
 ((
uöt32_t
)0x00000070)

	)

10001 
	#RTC_ALRMAR_ST_0
 ((
uöt32_t
)0x00000010)

	)

10002 
	#RTC_ALRMAR_ST_1
 ((
uöt32_t
)0x00000020)

	)

10003 
	#RTC_ALRMAR_ST_2
 ((
uöt32_t
)0x00000040)

	)

10004 
	#RTC_ALRMAR_SU
 ((
uöt32_t
)0x0000000F)

	)

10005 
	#RTC_ALRMAR_SU_0
 ((
uöt32_t
)0x00000001)

	)

10006 
	#RTC_ALRMAR_SU_1
 ((
uöt32_t
)0x00000002)

	)

10007 
	#RTC_ALRMAR_SU_2
 ((
uöt32_t
)0x00000004)

	)

10008 
	#RTC_ALRMAR_SU_3
 ((
uöt32_t
)0x00000008)

	)

10011 
	#RTC_ALRMBR_MSK4
 ((
uöt32_t
)0x80000000)

	)

10012 
	#RTC_ALRMBR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

10013 
	#RTC_ALRMBR_DT
 ((
uöt32_t
)0x30000000)

	)

10014 
	#RTC_ALRMBR_DT_0
 ((
uöt32_t
)0x10000000)

	)

10015 
	#RTC_ALRMBR_DT_1
 ((
uöt32_t
)0x20000000)

	)

10016 
	#RTC_ALRMBR_DU
 ((
uöt32_t
)0x0F000000)

	)

10017 
	#RTC_ALRMBR_DU_0
 ((
uöt32_t
)0x01000000)

	)

10018 
	#RTC_ALRMBR_DU_1
 ((
uöt32_t
)0x02000000)

	)

10019 
	#RTC_ALRMBR_DU_2
 ((
uöt32_t
)0x04000000)

	)

10020 
	#RTC_ALRMBR_DU_3
 ((
uöt32_t
)0x08000000)

	)

10021 
	#RTC_ALRMBR_MSK3
 ((
uöt32_t
)0x00800000)

	)

10022 
	#RTC_ALRMBR_PM
 ((
uöt32_t
)0x00400000)

	)

10023 
	#RTC_ALRMBR_HT
 ((
uöt32_t
)0x00300000)

	)

10024 
	#RTC_ALRMBR_HT_0
 ((
uöt32_t
)0x00100000)

	)

10025 
	#RTC_ALRMBR_HT_1
 ((
uöt32_t
)0x00200000)

	)

10026 
	#RTC_ALRMBR_HU
 ((
uöt32_t
)0x000F0000)

	)

10027 
	#RTC_ALRMBR_HU_0
 ((
uöt32_t
)0x00010000)

	)

10028 
	#RTC_ALRMBR_HU_1
 ((
uöt32_t
)0x00020000)

	)

10029 
	#RTC_ALRMBR_HU_2
 ((
uöt32_t
)0x00040000)

	)

10030 
	#RTC_ALRMBR_HU_3
 ((
uöt32_t
)0x00080000)

	)

10031 
	#RTC_ALRMBR_MSK2
 ((
uöt32_t
)0x00008000)

	)

10032 
	#RTC_ALRMBR_MNT
 ((
uöt32_t
)0x00007000)

	)

10033 
	#RTC_ALRMBR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

10034 
	#RTC_ALRMBR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

10035 
	#RTC_ALRMBR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

10036 
	#RTC_ALRMBR_MNU
 ((
uöt32_t
)0x00000F00)

	)

10037 
	#RTC_ALRMBR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

10038 
	#RTC_ALRMBR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

10039 
	#RTC_ALRMBR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

10040 
	#RTC_ALRMBR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

10041 
	#RTC_ALRMBR_MSK1
 ((
uöt32_t
)0x00000080)

	)

10042 
	#RTC_ALRMBR_ST
 ((
uöt32_t
)0x00000070)

	)

10043 
	#RTC_ALRMBR_ST_0
 ((
uöt32_t
)0x00000010)

	)

10044 
	#RTC_ALRMBR_ST_1
 ((
uöt32_t
)0x00000020)

	)

10045 
	#RTC_ALRMBR_ST_2
 ((
uöt32_t
)0x00000040)

	)

10046 
	#RTC_ALRMBR_SU
 ((
uöt32_t
)0x0000000F)

	)

10047 
	#RTC_ALRMBR_SU_0
 ((
uöt32_t
)0x00000001)

	)

10048 
	#RTC_ALRMBR_SU_1
 ((
uöt32_t
)0x00000002)

	)

10049 
	#RTC_ALRMBR_SU_2
 ((
uöt32_t
)0x00000004)

	)

10050 
	#RTC_ALRMBR_SU_3
 ((
uöt32_t
)0x00000008)

	)

10053 
	#RTC_WPR_KEY
 ((
uöt32_t
)0x000000FF)

	)

10056 
	#RTC_SSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

10059 
	#RTC_SHIFTR_SUBFS
 ((
uöt32_t
)0x00007FFF)

	)

10060 
	#RTC_SHIFTR_ADD1S
 ((
uöt32_t
)0x80000000)

	)

10063 
	#RTC_TSTR_PM
 ((
uöt32_t
)0x00400000)

	)

10064 
	#RTC_TSTR_HT
 ((
uöt32_t
)0x00300000)

	)

10065 
	#RTC_TSTR_HT_0
 ((
uöt32_t
)0x00100000)

	)

10066 
	#RTC_TSTR_HT_1
 ((
uöt32_t
)0x00200000)

	)

10067 
	#RTC_TSTR_HU
 ((
uöt32_t
)0x000F0000)

	)

10068 
	#RTC_TSTR_HU_0
 ((
uöt32_t
)0x00010000)

	)

10069 
	#RTC_TSTR_HU_1
 ((
uöt32_t
)0x00020000)

	)

10070 
	#RTC_TSTR_HU_2
 ((
uöt32_t
)0x00040000)

	)

10071 
	#RTC_TSTR_HU_3
 ((
uöt32_t
)0x00080000)

	)

10072 
	#RTC_TSTR_MNT
 ((
uöt32_t
)0x00007000)

	)

10073 
	#RTC_TSTR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

10074 
	#RTC_TSTR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

10075 
	#RTC_TSTR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

10076 
	#RTC_TSTR_MNU
 ((
uöt32_t
)0x00000F00)

	)

10077 
	#RTC_TSTR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

10078 
	#RTC_TSTR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

10079 
	#RTC_TSTR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

10080 
	#RTC_TSTR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

10081 
	#RTC_TSTR_ST
 ((
uöt32_t
)0x00000070)

	)

10082 
	#RTC_TSTR_ST_0
 ((
uöt32_t
)0x00000010)

	)

10083 
	#RTC_TSTR_ST_1
 ((
uöt32_t
)0x00000020)

	)

10084 
	#RTC_TSTR_ST_2
 ((
uöt32_t
)0x00000040)

	)

10085 
	#RTC_TSTR_SU
 ((
uöt32_t
)0x0000000F)

	)

10086 
	#RTC_TSTR_SU_0
 ((
uöt32_t
)0x00000001)

	)

10087 
	#RTC_TSTR_SU_1
 ((
uöt32_t
)0x00000002)

	)

10088 
	#RTC_TSTR_SU_2
 ((
uöt32_t
)0x00000004)

	)

10089 
	#RTC_TSTR_SU_3
 ((
uöt32_t
)0x00000008)

	)

10092 
	#RTC_TSDR_WDU
 ((
uöt32_t
)0x0000E000)

	)

10093 
	#RTC_TSDR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

10094 
	#RTC_TSDR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

10095 
	#RTC_TSDR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

10096 
	#RTC_TSDR_MT
 ((
uöt32_t
)0x00001000)

	)

10097 
	#RTC_TSDR_MU
 ((
uöt32_t
)0x00000F00)

	)

10098 
	#RTC_TSDR_MU_0
 ((
uöt32_t
)0x00000100)

	)

10099 
	#RTC_TSDR_MU_1
 ((
uöt32_t
)0x00000200)

	)

10100 
	#RTC_TSDR_MU_2
 ((
uöt32_t
)0x00000400)

	)

10101 
	#RTC_TSDR_MU_3
 ((
uöt32_t
)0x00000800)

	)

10102 
	#RTC_TSDR_DT
 ((
uöt32_t
)0x00000030)

	)

10103 
	#RTC_TSDR_DT_0
 ((
uöt32_t
)0x00000010)

	)

10104 
	#RTC_TSDR_DT_1
 ((
uöt32_t
)0x00000020)

	)

10105 
	#RTC_TSDR_DU
 ((
uöt32_t
)0x0000000F)

	)

10106 
	#RTC_TSDR_DU_0
 ((
uöt32_t
)0x00000001)

	)

10107 
	#RTC_TSDR_DU_1
 ((
uöt32_t
)0x00000002)

	)

10108 
	#RTC_TSDR_DU_2
 ((
uöt32_t
)0x00000004)

	)

10109 
	#RTC_TSDR_DU_3
 ((
uöt32_t
)0x00000008)

	)

10112 
	#RTC_TSSSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

10115 
	#RTC_CALR_CALP
 ((
uöt32_t
)0x00008000)

	)

10116 
	#RTC_CALR_CALW8
 ((
uöt32_t
)0x00004000)

	)

10117 
	#RTC_CALR_CALW16
 ((
uöt32_t
)0x00002000)

	)

10118 
	#RTC_CALR_CALM
 ((
uöt32_t
)0x000001FF)

	)

10119 
	#RTC_CALR_CALM_0
 ((
uöt32_t
)0x00000001)

	)

10120 
	#RTC_CALR_CALM_1
 ((
uöt32_t
)0x00000002)

	)

10121 
	#RTC_CALR_CALM_2
 ((
uöt32_t
)0x00000004)

	)

10122 
	#RTC_CALR_CALM_3
 ((
uöt32_t
)0x00000008)

	)

10123 
	#RTC_CALR_CALM_4
 ((
uöt32_t
)0x00000010)

	)

10124 
	#RTC_CALR_CALM_5
 ((
uöt32_t
)0x00000020)

	)

10125 
	#RTC_CALR_CALM_6
 ((
uöt32_t
)0x00000040)

	)

10126 
	#RTC_CALR_CALM_7
 ((
uöt32_t
)0x00000080)

	)

10127 
	#RTC_CALR_CALM_8
 ((
uöt32_t
)0x00000100)

	)

10130 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
uöt32_t
)0x00040000)

	)

10131 
	#RTC_TAFCR_TSINSEL
 ((
uöt32_t
)0x00020000)

	)

10132 
	#RTC_TAFCR_TAMPINSEL
 ((
uöt32_t
)0x00010000)

	)

10133 
	#RTC_TAFCR_TAMPPUDIS
 ((
uöt32_t
)0x00008000)

	)

10134 
	#RTC_TAFCR_TAMPPRCH
 ((
uöt32_t
)0x00006000)

	)

10135 
	#RTC_TAFCR_TAMPPRCH_0
 ((
uöt32_t
)0x00002000)

	)

10136 
	#RTC_TAFCR_TAMPPRCH_1
 ((
uöt32_t
)0x00004000)

	)

10137 
	#RTC_TAFCR_TAMPFLT
 ((
uöt32_t
)0x00001800)

	)

10138 
	#RTC_TAFCR_TAMPFLT_0
 ((
uöt32_t
)0x00000800)

	)

10139 
	#RTC_TAFCR_TAMPFLT_1
 ((
uöt32_t
)0x00001000)

	)

10140 
	#RTC_TAFCR_TAMPFREQ
 ((
uöt32_t
)0x00000700)

	)

10141 
	#RTC_TAFCR_TAMPFREQ_0
 ((
uöt32_t
)0x00000100)

	)

10142 
	#RTC_TAFCR_TAMPFREQ_1
 ((
uöt32_t
)0x00000200)

	)

10143 
	#RTC_TAFCR_TAMPFREQ_2
 ((
uöt32_t
)0x00000400)

	)

10144 
	#RTC_TAFCR_TAMPTS
 ((
uöt32_t
)0x00000080)

	)

10145 
	#RTC_TAFCR_TAMP2TRG
 ((
uöt32_t
)0x00000010)

	)

10146 
	#RTC_TAFCR_TAMP2E
 ((
uöt32_t
)0x00000008)

	)

10147 
	#RTC_TAFCR_TAMPIE
 ((
uöt32_t
)0x00000004)

	)

10148 
	#RTC_TAFCR_TAMP1TRG
 ((
uöt32_t
)0x00000002)

	)

10149 
	#RTC_TAFCR_TAMP1E
 ((
uöt32_t
)0x00000001)

	)

10152 
	#RTC_ALRMASSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

10153 
	#RTC_ALRMASSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

10154 
	#RTC_ALRMASSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

10155 
	#RTC_ALRMASSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

10156 
	#RTC_ALRMASSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

10157 
	#RTC_ALRMASSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

10160 
	#RTC_ALRMBSSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

10161 
	#RTC_ALRMBSSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

10162 
	#RTC_ALRMBSSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

10163 
	#RTC_ALRMBSSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

10164 
	#RTC_ALRMBSSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

10165 
	#RTC_ALRMBSSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

10168 
	#RTC_BKP0R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10171 
	#RTC_BKP1R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10174 
	#RTC_BKP2R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10177 
	#RTC_BKP3R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10180 
	#RTC_BKP4R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10183 
	#RTC_BKP5R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10186 
	#RTC_BKP6R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10189 
	#RTC_BKP7R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10192 
	#RTC_BKP8R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10195 
	#RTC_BKP9R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10198 
	#RTC_BKP10R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10201 
	#RTC_BKP11R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10204 
	#RTC_BKP12R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10207 
	#RTC_BKP13R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10210 
	#RTC_BKP14R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10213 
	#RTC_BKP15R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10216 
	#RTC_BKP16R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10219 
	#RTC_BKP17R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10222 
	#RTC_BKP18R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10225 
	#RTC_BKP19R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10233 
	#SAI_GCR_SYNCIN
 ((
uöt32_t
)0x00000003Ë

	)

10234 
	#SAI_GCR_SYNCIN_0
 ((
uöt32_t
)0x00000001Ë

	)

10235 
	#SAI_GCR_SYNCIN_1
 ((
uöt32_t
)0x00000002Ë

	)

10237 
	#SAI_GCR_SYNCOUT
 ((
uöt32_t
)0x00000030Ë

	)

10238 
	#SAI_GCR_SYNCOUT_0
 ((
uöt32_t
)0x00000010Ë

	)

10239 
	#SAI_GCR_SYNCOUT_1
 ((
uöt32_t
)0x00000020Ë

	)

10242 
	#SAI_xCR1_MODE
 ((
uöt32_t
)0x00000003Ë

	)

10243 
	#SAI_xCR1_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

10244 
	#SAI_xCR1_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

10246 
	#SAI_xCR1_PRTCFG
 ((
uöt32_t
)0x0000000CË

	)

10247 
	#SAI_xCR1_PRTCFG_0
 ((
uöt32_t
)0x00000004Ë

	)

10248 
	#SAI_xCR1_PRTCFG_1
 ((
uöt32_t
)0x00000008Ë

	)

10250 
	#SAI_xCR1_DS
 ((
uöt32_t
)0x000000E0Ë

	)

10251 
	#SAI_xCR1_DS_0
 ((
uöt32_t
)0x00000020Ë

	)

10252 
	#SAI_xCR1_DS_1
 ((
uöt32_t
)0x00000040Ë

	)

10253 
	#SAI_xCR1_DS_2
 ((
uöt32_t
)0x00000080Ë

	)

10255 
	#SAI_xCR1_LSBFIRST
 ((
uöt32_t
)0x00000100Ë

	)

10256 
	#SAI_xCR1_CKSTR
 ((
uöt32_t
)0x00000200Ë

	)

10258 
	#SAI_xCR1_SYNCEN
 ((
uöt32_t
)0x00000C00Ë

	)

10259 
	#SAI_xCR1_SYNCEN_0
 ((
uöt32_t
)0x00000400Ë

	)

10260 
	#SAI_xCR1_SYNCEN_1
 ((
uöt32_t
)0x00000800Ë

	)

10262 
	#SAI_xCR1_MONO
 ((
uöt32_t
)0x00001000Ë

	)

10263 
	#SAI_xCR1_OUTDRIV
 ((
uöt32_t
)0x00002000Ë

	)

10264 
	#SAI_xCR1_SAIEN
 ((
uöt32_t
)0x00010000Ë

	)

10265 
	#SAI_xCR1_DMAEN
 ((
uöt32_t
)0x00020000Ë

	)

10266 
	#SAI_xCR1_NODIV
 ((
uöt32_t
)0x00080000Ë

	)

10268 
	#SAI_xCR1_MCKDIV
 ((
uöt32_t
)0x00780000Ë

	)

10269 
	#SAI_xCR1_MCKDIV_0
 ((
uöt32_t
)0x00080000Ë

	)

10270 
	#SAI_xCR1_MCKDIV_1
 ((
uöt32_t
)0x00100000Ë

	)

10271 
	#SAI_xCR1_MCKDIV_2
 ((
uöt32_t
)0x00200000Ë

	)

10272 
	#SAI_xCR1_MCKDIV_3
 ((
uöt32_t
)0x00400000Ë

	)

10275 
	#SAI_xCR2_FTH
 ((
uöt32_t
)0x00000003Ë

	)

10276 
	#SAI_xCR2_FTH_0
 ((
uöt32_t
)0x00000001Ë

	)

10277 
	#SAI_xCR2_FTH_1
 ((
uöt32_t
)0x00000002Ë

	)

10279 
	#SAI_xCR2_FFLUSH
 ((
uöt32_t
)0x00000008Ë

	)

10280 
	#SAI_xCR2_TRIS
 ((
uöt32_t
)0x00000010Ë

	)

10281 
	#SAI_xCR2_MUTE
 ((
uöt32_t
)0x00000020Ë

	)

10282 
	#SAI_xCR2_MUTEVAL
 ((
uöt32_t
)0x00000040Ë

	)

10284 
	#SAI_xCR2_MUTECNT
 ((
uöt32_t
)0x00001F80Ë

	)

10285 
	#SAI_xCR2_MUTECNT_0
 ((
uöt32_t
)0x00000080Ë

	)

10286 
	#SAI_xCR2_MUTECNT_1
 ((
uöt32_t
)0x00000100Ë

	)

10287 
	#SAI_xCR2_MUTECNT_2
 ((
uöt32_t
)0x00000200Ë

	)

10288 
	#SAI_xCR2_MUTECNT_3
 ((
uöt32_t
)0x00000400Ë

	)

10289 
	#SAI_xCR2_MUTECNT_4
 ((
uöt32_t
)0x00000800Ë

	)

10290 
	#SAI_xCR2_MUTECNT_5
 ((
uöt32_t
)0x00001000Ë

	)

10292 
	#SAI_xCR2_CPL
 ((
uöt32_t
)0x00002000Ë

	)

10294 
	#SAI_xCR2_COMP
 ((
uöt32_t
)0x0000C000Ë

	)

10295 
	#SAI_xCR2_COMP_0
 ((
uöt32_t
)0x00004000Ë

	)

10296 
	#SAI_xCR2_COMP_1
 ((
uöt32_t
)0x00008000Ë

	)

10299 
	#SAI_xFRCR_FRL
 ((
uöt32_t
)0x000000FFË

	)

10300 
	#SAI_xFRCR_FRL_0
 ((
uöt32_t
)0x00000001Ë

	)

10301 
	#SAI_xFRCR_FRL_1
 ((
uöt32_t
)0x00000002Ë

	)

10302 
	#SAI_xFRCR_FRL_2
 ((
uöt32_t
)0x00000004Ë

	)

10303 
	#SAI_xFRCR_FRL_3
 ((
uöt32_t
)0x00000008Ë

	)

10304 
	#SAI_xFRCR_FRL_4
 ((
uöt32_t
)0x00000010Ë

	)

10305 
	#SAI_xFRCR_FRL_5
 ((
uöt32_t
)0x00000020Ë

	)

10306 
	#SAI_xFRCR_FRL_6
 ((
uöt32_t
)0x00000040Ë

	)

10307 
	#SAI_xFRCR_FRL_7
 ((
uöt32_t
)0x00000080Ë

	)

10309 
	#SAI_xFRCR_FSALL
 ((
uöt32_t
)0x00007F00Ë

	)

10310 
	#SAI_xFRCR_FSALL_0
 ((
uöt32_t
)0x00000100Ë

	)

10311 
	#SAI_xFRCR_FSALL_1
 ((
uöt32_t
)0x00000200Ë

	)

10312 
	#SAI_xFRCR_FSALL_2
 ((
uöt32_t
)0x00000400Ë

	)

10313 
	#SAI_xFRCR_FSALL_3
 ((
uöt32_t
)0x00000800Ë

	)

10314 
	#SAI_xFRCR_FSALL_4
 ((
uöt32_t
)0x00001000Ë

	)

10315 
	#SAI_xFRCR_FSALL_5
 ((
uöt32_t
)0x00002000Ë

	)

10316 
	#SAI_xFRCR_FSALL_6
 ((
uöt32_t
)0x00004000Ë

	)

10318 
	#SAI_xFRCR_FSDEF
 ((
uöt32_t
)0x00010000Ë

	)

10319 
	#SAI_xFRCR_FSPOL
 ((
uöt32_t
)0x00020000Ë

	)

10320 
	#SAI_xFRCR_FSOFF
 ((
uöt32_t
)0x00040000Ë

	)

10322 
	#SAI_xFRCR_FSPO
 
SAI_xFRCR_FSPOL


	)

10325 
	#SAI_xSLOTR_FBOFF
 ((
uöt32_t
)0x0000001FË

	)

10326 
	#SAI_xSLOTR_FBOFF_0
 ((
uöt32_t
)0x00000001Ë

	)

10327 
	#SAI_xSLOTR_FBOFF_1
 ((
uöt32_t
)0x00000002Ë

	)

10328 
	#SAI_xSLOTR_FBOFF_2
 ((
uöt32_t
)0x00000004Ë

	)

10329 
	#SAI_xSLOTR_FBOFF_3
 ((
uöt32_t
)0x00000008Ë

	)

10330 
	#SAI_xSLOTR_FBOFF_4
 ((
uöt32_t
)0x00000010Ë

	)

10332 
	#SAI_xSLOTR_SLOTSZ
 ((
uöt32_t
)0x000000C0Ë

	)

10333 
	#SAI_xSLOTR_SLOTSZ_0
 ((
uöt32_t
)0x00000040Ë

	)

10334 
	#SAI_xSLOTR_SLOTSZ_1
 ((
uöt32_t
)0x00000080Ë

	)

10336 
	#SAI_xSLOTR_NBSLOT
 ((
uöt32_t
)0x00000F00Ë

	)

10337 
	#SAI_xSLOTR_NBSLOT_0
 ((
uöt32_t
)0x00000100Ë

	)

10338 
	#SAI_xSLOTR_NBSLOT_1
 ((
uöt32_t
)0x00000200Ë

	)

10339 
	#SAI_xSLOTR_NBSLOT_2
 ((
uöt32_t
)0x00000400Ë

	)

10340 
	#SAI_xSLOTR_NBSLOT_3
 ((
uöt32_t
)0x00000800Ë

	)

10342 
	#SAI_xSLOTR_SLOTEN
 ((
uöt32_t
)0xFFFF0000Ë

	)

10345 
	#SAI_xIMR_OVRUDRIE
 ((
uöt32_t
)0x00000001Ë

	)

10346 
	#SAI_xIMR_MUTEDETIE
 ((
uöt32_t
)0x00000002Ë

	)

10347 
	#SAI_xIMR_WCKCFGIE
 ((
uöt32_t
)0x00000004Ë

	)

10348 
	#SAI_xIMR_FREQIE
 ((
uöt32_t
)0x00000008Ë

	)

10349 
	#SAI_xIMR_CNRDYIE
 ((
uöt32_t
)0x00000010Ë

	)

10350 
	#SAI_xIMR_AFSDETIE
 ((
uöt32_t
)0x00000020Ë

	)

10351 
	#SAI_xIMR_LFSDETIE
 ((
uöt32_t
)0x00000040Ë

	)

10354 
	#SAI_xSR_OVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

10355 
	#SAI_xSR_MUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

10356 
	#SAI_xSR_WCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

10357 
	#SAI_xSR_FREQ
 ((
uöt32_t
)0x00000008Ë

	)

10358 
	#SAI_xSR_CNRDY
 ((
uöt32_t
)0x00000010Ë

	)

10359 
	#SAI_xSR_AFSDET
 ((
uöt32_t
)0x00000020Ë

	)

10360 
	#SAI_xSR_LFSDET
 ((
uöt32_t
)0x00000040Ë

	)

10362 
	#SAI_xSR_FLVL
 ((
uöt32_t
)0x00070000Ë

	)

10363 
	#SAI_xSR_FLVL_0
 ((
uöt32_t
)0x00010000Ë

	)

10364 
	#SAI_xSR_FLVL_1
 ((
uöt32_t
)0x00020000Ë

	)

10365 
	#SAI_xSR_FLVL_2
 ((
uöt32_t
)0x00030000Ë

	)

10368 
	#SAI_xCLRFR_COVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

10369 
	#SAI_xCLRFR_CMUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

10370 
	#SAI_xCLRFR_CWCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

10371 
	#SAI_xCLRFR_CFREQ
 ((
uöt32_t
)0x00000008Ë

	)

10372 
	#SAI_xCLRFR_CCNRDY
 ((
uöt32_t
)0x00000010Ë

	)

10373 
	#SAI_xCLRFR_CAFSDET
 ((
uöt32_t
)0x00000020Ë

	)

10374 
	#SAI_xCLRFR_CLFSDET
 ((
uöt32_t
)0x00000040Ë

	)

10377 
	#SAI_xDR_DATA
 ((
uöt32_t
)0xFFFFFFFF)

	)

10379 #i‡
deföed
(
STM32F446xx
)

10386 
	#SPDIFRX_CR_SPDIFEN
 ((
uöt32_t
)0x00000003Ë

	)

10387 
	#SPDIFRX_CR_RXDMAEN
 ((
uöt32_t
)0x00000004Ë

	)

10388 
	#SPDIFRX_CR_RXSTEO
 ((
uöt32_t
)0x00000008Ë

	)

10389 
	#SPDIFRX_CR_DRFMT
 ((
uöt32_t
)0x00000030Ë

	)

10390 
	#SPDIFRX_CR_PMSK
 ((
uöt32_t
)0x00000040Ë

	)

10391 
	#SPDIFRX_CR_VMSK
 ((
uöt32_t
)0x00000080Ë

	)

10392 
	#SPDIFRX_CR_CUMSK
 ((
uöt32_t
)0x00000100Ë

	)

10393 
	#SPDIFRX_CR_PTMSK
 ((
uöt32_t
)0x00000200Ë

	)

10394 
	#SPDIFRX_CR_CBDMAEN
 ((
uöt32_t
)0x00000400Ë

	)

10395 
	#SPDIFRX_CR_CHSEL
 ((
uöt32_t
)0x00000800Ë

	)

10396 
	#SPDIFRX_CR_NBTR
 ((
uöt32_t
)0x00003000Ë

	)

10397 
	#SPDIFRX_CR_WFA
 ((
uöt32_t
)0x00004000Ë

	)

10398 
	#SPDIFRX_CR_INSEL
 ((
uöt32_t
)0x00070000Ë

	)

10401 
	#SPDIFRX_IMR_RXNEIE
 ((
uöt32_t
)0x00000001Ë

	)

10402 
	#SPDIFRX_IMR_CSRNEIE
 ((
uöt32_t
)0x00000002Ë

	)

10403 
	#SPDIFRX_IMR_PERRIE
 ((
uöt32_t
)0x00000004Ë

	)

10404 
	#SPDIFRX_IMR_OVRIE
 ((
uöt32_t
)0x00000008Ë

	)

10405 
	#SPDIFRX_IMR_SBLKIE
 ((
uöt32_t
)0x00000010Ë

	)

10406 
	#SPDIFRX_IMR_SYNCDIE
 ((
uöt32_t
)0x00000020Ë

	)

10407 
	#SPDIFRX_IMR_IFEIE
 ((
uöt32_t
)0x00000040Ë

	)

10410 
	#SPDIFRX_SR_RXNE
 ((
uöt32_t
)0x00000001Ë

	)

10411 
	#SPDIFRX_SR_CSRNE
 ((
uöt32_t
)0x00000002Ë

	)

10412 
	#SPDIFRX_SR_PERR
 ((
uöt32_t
)0x00000004Ë

	)

10413 
	#SPDIFRX_SR_OVR
 ((
uöt32_t
)0x00000008Ë

	)

10414 
	#SPDIFRX_SR_SBD
 ((
uöt32_t
)0x00000010Ë

	)

10415 
	#SPDIFRX_SR_SYNCD
 ((
uöt32_t
)0x00000020Ë

	)

10416 
	#SPDIFRX_SR_FERR
 ((
uöt32_t
)0x00000040Ë

	)

10417 
	#SPDIFRX_SR_SERR
 ((
uöt32_t
)0x00000080Ë

	)

10418 
	#SPDIFRX_SR_TERR
 ((
uöt32_t
)0x00000100Ë

	)

10419 
	#SPDIFRX_SR_WIDTH5
 ((
uöt32_t
)0x7FFF0000Ë

	)

10422 
	#SPDIFRX_IFCR_PERRCF
 ((
uöt32_t
)0x00000004Ë

	)

10423 
	#SPDIFRX_IFCR_OVRCF
 ((
uöt32_t
)0x00000008Ë

	)

10424 
	#SPDIFRX_IFCR_SBDCF
 ((
uöt32_t
)0x00000010Ë

	)

10425 
	#SPDIFRX_IFCR_SYNCDCF
 ((
uöt32_t
)0x00000020Ë

	)

10428 
	#SPDIFRX_DR0_DR
 ((
uöt32_t
)0x00FFFFFFË

	)

10429 
	#SPDIFRX_DR0_PE
 ((
uöt32_t
)0x01000000Ë

	)

10430 
	#SPDIFRX_DR0_V
 ((
uöt32_t
)0x02000000Ë

	)

10431 
	#SPDIFRX_DR0_U
 ((
uöt32_t
)0x04000000Ë

	)

10432 
	#SPDIFRX_DR0_C
 ((
uöt32_t
)0x08000000Ë

	)

10433 
	#SPDIFRX_DR0_PT
 ((
uöt32_t
)0x30000000Ë

	)

10436 
	#SPDIFRX_DR1_DR
 ((
uöt32_t
)0xFFFFFF00Ë

	)

10437 
	#SPDIFRX_DR1_PT
 ((
uöt32_t
)0x00000030Ë

	)

10438 
	#SPDIFRX_DR1_C
 ((
uöt32_t
)0x00000008Ë

	)

10439 
	#SPDIFRX_DR1_U
 ((
uöt32_t
)0x00000004Ë

	)

10440 
	#SPDIFRX_DR1_V
 ((
uöt32_t
)0x00000002Ë

	)

10441 
	#SPDIFRX_DR1_PE
 ((
uöt32_t
)0x00000001Ë

	)

10444 
	#SPDIFRX_DR1_DRNL1
 ((
uöt32_t
)0xFFFF0000Ë

	)

10445 
	#SPDIFRX_DR1_DRNL2
 ((
uöt32_t
)0x0000FFFFË

	)

10448 
	#SPDIFRX_CSR_USR
 ((
uöt32_t
)0x0000FFFFË

	)

10449 
	#SPDIFRX_CSR_CS
 ((
uöt32_t
)0x00FF0000Ë

	)

10450 
	#SPDIFRX_CSR_SOB
 ((
uöt32_t
)0x01000000Ë

	)

10453 
	#SPDIFRX_DIR_THI
 ((
uöt32_t
)0x000013FFË

	)

10454 
	#SPDIFRX_DIR_TLO
 ((
uöt32_t
)0x1FFF0000Ë

	)

10463 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

10464 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

10465 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

10468 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

10469 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

10470 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

10471 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

10473 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

10474 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

10475 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

10477 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

10478 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

10481 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

10484 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

10486 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

10487 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

10488 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

10490 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

10491 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

10492 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

10493 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

10494 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

10495 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

10496 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

10499 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

10502 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

10505 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

10508 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

10511 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

10514 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

10517 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

10520 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

10523 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

10524 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

10525 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

10526 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

10528 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

10529 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

10530 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

10531 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

10532 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

10534 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

10535 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

10536 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

10537 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

10540 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

10543 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

10544 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

10545 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

10546 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

10547 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

10548 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

10549 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

10550 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

10551 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

10552 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

10553 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

10554 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

10555 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

10556 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

10557 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

10558 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

10559 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

10560 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

10561 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

10562 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

10563 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

10564 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

10565 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

10566 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

10569 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

10570 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

10571 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

10572 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

10573 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

10574 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

10575 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

10576 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

10577 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

10578 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

10579 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

10580 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

10581 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

10584 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

10585 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

10586 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

10587 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

10588 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

10589 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

10590 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

10591 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

10592 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

10593 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

10594 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

10595 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

10596 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

10597 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

10598 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

10599 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

10600 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

10601 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

10602 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

10603 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

10604 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

10605 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

10606 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

10607 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

10610 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

10613 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

10621 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

10622 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

10623 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

10625 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

10626 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

10627 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

10628 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

10630 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

10631 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

10632 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

10633 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

10634 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

10635 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

10636 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

10637 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

10638 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

10639 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

10642 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

10643 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

10644 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

10645 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

10646 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

10647 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

10650 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

10651 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

10652 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

10653 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

10654 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

10655 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

10656 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

10657 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

10660 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

10663 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

10666 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

10669 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

10672 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

10674 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

10675 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

10676 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

10678 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

10680 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

10681 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

10682 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

10684 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

10686 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

10687 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

10688 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

10690 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

10691 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

10692 #i‡
deföed
(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

10693 
	#SPI_I2SCFGR_ASTRTEN
 ((
uöt16_t
)0x1000Ë

	)

10697 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

10698 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

10699 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

10707 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
uöt32_t
)0x00000007Ë

	)

10708 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

10709 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

10710 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
uöt32_t
)0x00000004Ë

	)

10712 
	#SYSCFG_MEMRMP_FB_MODE
 ((
uöt32_t
)0x00000100Ë

	)

10714 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
uöt32_t
)0x00000C00Ë

	)

10715 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
uöt32_t
)0x00000400Ë

	)

10716 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
uöt32_t
)0x00000800Ë

	)

10720 
	#SYSCFG_PMC_ADCxDC2
 ((
uöt32_t
)0x00070000Ë

	)

10721 
	#SYSCFG_PMC_ADC1DC2
 ((
uöt32_t
)0x00010000Ë

	)

10722 
	#SYSCFG_PMC_ADC2DC2
 ((
uöt32_t
)0x00020000Ë

	)

10723 
	#SYSCFG_PMC_ADC3DC2
 ((
uöt32_t
)0x00040000Ë

	)

10725 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

10727 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10730 
	#SYSCFG_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

10731 
	#SYSCFG_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

10732 
	#SYSCFG_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

10733 
	#SYSCFG_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

10737 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

10738 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

10739 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

10740 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

10741 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

10742 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

10743 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

10744 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
uöt16_t
)0x0007Ë

	)

10745 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
uöt16_t
)0x0008Ë

	)

10746 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
uöt16_t
)0x0009Ë

	)

10747 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
uöt16_t
)0x000AË

	)

10752 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

10753 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

10754 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

10755 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

10756 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

10757 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

10758 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

10759 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
uöt16_t
)0x0070Ë

	)

10760 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
uöt16_t
)0x0080Ë

	)

10761 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
uöt16_t
)0x0090Ë

	)

10762 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
uöt16_t
)0x00A0Ë

	)

10767 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

10768 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

10769 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

10770 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

10771 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

10772 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

10773 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

10774 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
uöt16_t
)0x0700Ë

	)

10775 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
uöt16_t
)0x0800Ë

	)

10776 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
uöt16_t
)0x0900Ë

	)

10777 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
uöt16_t
)0x0A00Ë

	)

10782 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

10783 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

10784 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

10785 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

10786 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

10787 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

10788 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

10789 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
uöt16_t
)0x7000Ë

	)

10790 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
uöt16_t
)0x8000Ë

	)

10791 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
uöt16_t
)0x9000Ë

	)

10792 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
uöt16_t
)0xA000Ë

	)

10795 
	#SYSCFG_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

10796 
	#SYSCFG_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

10797 
	#SYSCFG_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

10798 
	#SYSCFG_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

10802 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

10803 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

10804 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

10805 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

10806 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

10807 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

10808 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

10809 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
uöt16_t
)0x0007Ë

	)

10810 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
uöt16_t
)0x0008Ë

	)

10811 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
uöt16_t
)0x0009Ë

	)

10812 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
uöt16_t
)0x000AË

	)

10817 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

10818 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

10819 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

10820 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

10821 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

10822 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

10823 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

10824 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
uöt16_t
)0x0070Ë

	)

10825 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
uöt16_t
)0x0080Ë

	)

10826 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
uöt16_t
)0x0090Ë

	)

10827 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
uöt16_t
)0x00A0Ë

	)

10832 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

10833 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

10834 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

10835 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

10836 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

10837 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

10838 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

10839 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
uöt16_t
)0x0700Ë

	)

10840 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
uöt16_t
)0x0800Ë

	)

10841 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
uöt16_t
)0x0900Ë

	)

10842 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
uöt16_t
)0x0A00Ë

	)

10847 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

10848 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

10849 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

10850 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

10851 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

10852 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

10853 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

10854 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
uöt16_t
)0x7000Ë

	)

10855 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
uöt16_t
)0x8000Ë

	)

10856 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
uöt16_t
)0x9000Ë

	)

10857 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
uöt16_t
)0xA000Ë

	)

10860 
	#SYSCFG_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

10861 
	#SYSCFG_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

10862 
	#SYSCFG_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

10863 
	#SYSCFG_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

10868 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

10869 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

10870 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

10871 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

10872 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

10873 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

10874 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

10875 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
uöt16_t
)0x0007Ë

	)

10876 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
uöt16_t
)0x0008Ë

	)

10877 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
uöt16_t
)0x0009Ë

	)

10882 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

10883 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

10884 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

10885 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

10886 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

10887 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

10888 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

10889 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
uöt16_t
)0x0070Ë

	)

10890 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
uöt16_t
)0x0080Ë

	)

10891 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
uöt16_t
)0x0090Ë

	)

10896 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

10897 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

10898 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

10899 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

10900 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

10901 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

10902 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

10903 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
uöt16_t
)0x0700Ë

	)

10904 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
uöt16_t
)0x0800Ë

	)

10905 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
uöt16_t
)0x0900Ë

	)

10910 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

10911 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

10912 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

10913 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

10914 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

10915 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

10916 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

10917 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
uöt16_t
)0x7000Ë

	)

10918 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
uöt16_t
)0x8000Ë

	)

10919 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
uöt16_t
)0x9000Ë

	)

10922 
	#SYSCFG_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

10923 
	#SYSCFG_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

10924 
	#SYSCFG_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

10925 
	#SYSCFG_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

10929 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

10930 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

10931 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

10932 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

10933 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

10934 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

10935 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

10936 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
uöt16_t
)0x0007Ë

	)

10937 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
uöt16_t
)0x0008Ë

	)

10938 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
uöt16_t
)0x0009Ë

	)

10943 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

10944 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

10945 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

10946 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

10947 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

10948 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

10949 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

10950 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
uöt16_t
)0x0070Ë

	)

10951 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
uöt16_t
)0x0008Ë

	)

10952 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
uöt16_t
)0x0009Ë

	)

10957 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

10958 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

10959 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

10960 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

10961 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

10962 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

10963 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

10964 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
uöt16_t
)0x0700Ë

	)

10965 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
uöt16_t
)0x0800Ë

	)

10966 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
uöt16_t
)0x0900Ë

	)

10971 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

10972 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

10973 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

10974 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

10975 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

10976 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

10977 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

10978 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
uöt16_t
)0x7000Ë

	)

10979 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
uöt16_t
)0x8000Ë

	)

10980 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
uöt16_t
)0x9000Ë

	)

10982 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

10984 
	#SYSCFG_CFGR_FMPI2C1_SCL
 ((
uöt32_t
)0x00000001Ë

	)

10985 
	#SYSCFG_CFGR_FMPI2C1_SDA
 ((
uöt32_t
)0x00000002Ë

	)

10988 #i‡
deföed
 (
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

10990 
	#SYSCFG_CFGR2_CLL
 ((
uöt32_t
)0x00000001Ë

	)

10991 
	#SYSCFG_CFGR2_PVDL
 ((
uöt32_t
)0x00000004Ë

	)

10994 
	#SYSCFG_CMPCR_CMP_PD
 ((
uöt32_t
)0x00000001Ë

	)

10995 
	#SYSCFG_CMPCR_READY
 ((
uöt32_t
)0x00000100Ë

	)

10997 #i‡
deföed
(
STM32F413_423xx
)

10999 
	#SYSCFG_MCHDLYCR_BSCKSEL
 ((
uöt32_t
)0x00000001Ë

	)

11000 
	#SYSCFG_MCHDLYCR_MCHDLY1EN
 ((
uöt32_t
)0x00000002Ë

	)

11001 
	#SYSCFG_MCHDLYCR_DFSDM1D0SEL
 ((
uöt32_t
)0x00000004Ë

	)

11002 
	#SYSCFG_MCHDLYCR_DFSDM1D2SEL
 ((
uöt32_t
)0x00000008Ë

	)

11003 
	#SYSCFG_MCHDLYCR_DFSDM1CK02SEL
 ((
uöt32_t
)0x00000010Ë

	)

11004 
	#SYSCFG_MCHDLYCR_DFSDM1CK13SEL
 ((
uöt32_t
)0x00000020Ë

	)

11005 
	#SYSCFG_MCHDLYCR_DFSDM1CFG
 ((
uöt32_t
)0x00000040Ë

	)

11006 
	#SYSCFG_MCHDLYCR_DFSDM1CKOSEL
 ((
uöt32_t
)0x00000080Ë

	)

11007 
	#SYSCFG_MCHDLYCR_MCHDLY2EN
 ((
uöt32_t
)0x00000100Ë

	)

11008 
	#SYSCFG_MCHDLYCR_DFSDM2D0SEL
 ((
uöt32_t
)0x00000200Ë

	)

11009 
	#SYSCFG_MCHDLYCR_DFSDM2D2SEL
 ((
uöt32_t
)0x00000400Ë

	)

11010 
	#SYSCFG_MCHDLYCR_DFSDM2D4SEL
 ((
uöt32_t
)0x00000800Ë

	)

11011 
	#SYSCFG_MCHDLYCR_DFSDM2D6SEL
 ((
uöt32_t
)0x00001000Ë

	)

11012 
	#SYSCFG_MCHDLYCR_DFSDM2CK04SEL
 ((
uöt32_t
)0x00002000Ë

	)

11013 
	#SYSCFG_MCHDLYCR_DFSDM2CK15SEL
 ((
uöt32_t
)0x00004000Ë

	)

11014 
	#SYSCFG_MCHDLYCR_DFSDM2CK26SEL
 ((
uöt32_t
)0x00008000Ë

	)

11015 
	#SYSCFG_MCHDLYCR_DFSDM2CK37SEL
 ((
uöt32_t
)0x00010000Ë

	)

11016 
	#SYSCFG_MCHDLYCR_DFSDM2CFG
 ((
uöt32_t
)0x00020000Ë

	)

11017 
	#SYSCFG_MCHDLYCR_DFSDM2CKOSEL
 ((
uöt32_t
)0x00040000Ë

	)

11026 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

11027 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

11028 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

11029 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

11030 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

11032 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

11033 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

11034 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

11036 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

11038 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

11039 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

11040 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

11043 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

11044 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

11045 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

11047 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

11048 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

11049 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

11050 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

11052 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

11053 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

11054 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

11055 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

11056 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

11057 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

11058 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

11059 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

11062 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

11063 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

11064 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

11065 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

11067 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

11068 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

11069 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

11070 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

11072 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

11074 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

11075 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

11076 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

11077 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

11078 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

11080 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

11081 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

11082 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

11084 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

11085 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

11088 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

11089 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

11090 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

11091 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

11092 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

11093 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

11094 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

11095 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

11096 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

11097 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

11098 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

11099 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

11100 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

11101 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

11102 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

11105 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

11106 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

11107 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

11108 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

11109 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

11110 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

11111 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

11112 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

11113 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

11114 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

11115 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

11116 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

11119 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

11120 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

11121 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

11122 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

11123 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

11124 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

11125 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

11126 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

11129 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

11130 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

11131 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

11133 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

11134 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

11136 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

11137 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

11138 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

11139 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

11141 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

11143 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

11144 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

11145 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

11147 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

11148 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

11150 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

11151 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

11152 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

11153 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

11155 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

11159 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

11160 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

11161 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

11163 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

11164 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

11165 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

11166 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

11167 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

11169 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

11170 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

11171 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

11173 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

11174 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

11175 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

11176 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

11177 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

11180 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

11181 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

11182 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

11184 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

11185 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

11187 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

11188 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

11189 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

11190 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

11192 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

11194 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

11195 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

11196 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

11198 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

11199 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

11201 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

11202 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

11203 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

11204 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

11206 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

11210 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

11211 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

11212 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

11214 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

11215 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

11216 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

11217 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

11218 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

11220 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

11221 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

11222 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

11224 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

11225 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

11226 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

11227 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

11228 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

11231 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

11232 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

11233 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

11234 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

11235 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

11236 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

11237 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

11238 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

11239 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

11240 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

11241 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

11242 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

11243 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

11244 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

11245 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

11248 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

11251 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

11254 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

11257 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

11260 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

11263 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

11266 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

11269 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

11272 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

11273 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

11274 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

11275 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

11276 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

11277 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

11278 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

11279 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

11280 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

11282 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

11283 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

11284 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

11286 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

11287 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

11288 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

11289 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

11290 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

11291 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

11294 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

11295 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

11296 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

11297 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

11298 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

11299 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

11301 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

11302 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

11303 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

11304 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

11305 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

11306 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

11309 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

11312 
	#TIM_OR_TI4_RMP
 ((
uöt16_t
)0x00C0Ë

	)

11313 
	#TIM_OR_TI4_RMP_0
 ((
uöt16_t
)0x0040Ë

	)

11314 
	#TIM_OR_TI4_RMP_1
 ((
uöt16_t
)0x0080Ë

	)

11315 
	#TIM_OR_ITR1_RMP
 ((
uöt16_t
)0x0C00Ë

	)

11316 
	#TIM_OR_ITR1_RMP_0
 ((
uöt16_t
)0x0400Ë

	)

11317 
	#TIM_OR_ITR1_RMP_1
 ((
uöt16_t
)0x0800Ë

	)

11319 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

11326 
	#LPTIM_ISR_CMPM
 ((
uöt32_t
)0x00000001Ë

	)

11327 
	#LPTIM_ISR_ARRM
 ((
uöt32_t
)0x00000002Ë

	)

11328 
	#LPTIM_ISR_EXTTRIG
 ((
uöt32_t
)0x00000004Ë

	)

11329 
	#LPTIM_ISR_CMPOK
 ((
uöt32_t
)0x00000008Ë

	)

11330 
	#LPTIM_ISR_ARROK
 ((
uöt32_t
)0x00000010Ë

	)

11331 
	#LPTIM_ISR_UP
 ((
uöt32_t
)0x00000020Ë

	)

11332 
	#LPTIM_ISR_DOWN
 ((
uöt32_t
)0x00000040Ë

	)

11335 
	#LPTIM_ICR_CMPMCF
 ((
uöt32_t
)0x00000001Ë

	)

11336 
	#LPTIM_ICR_ARRMCF
 ((
uöt32_t
)0x00000002Ë

	)

11337 
	#LPTIM_ICR_EXTTRIGCF
 ((
uöt32_t
)0x00000004Ë

	)

11338 
	#LPTIM_ICR_CMPOKCF
 ((
uöt32_t
)0x00000008Ë

	)

11339 
	#LPTIM_ICR_ARROKCF
 ((
uöt32_t
)0x00000010Ë

	)

11340 
	#LPTIM_ICR_UPCF
 ((
uöt32_t
)0x00000020Ë

	)

11341 
	#LPTIM_ICR_DOWNCF
 ((
uöt32_t
)0x00000040Ë

	)

11344 
	#LPTIM_IER_CMPMIE
 ((
uöt32_t
)0x00000001Ë

	)

11345 
	#LPTIM_IER_ARRMIE
 ((
uöt32_t
)0x00000002Ë

	)

11346 
	#LPTIM_IER_EXTTRIGIE
 ((
uöt32_t
)0x00000004Ë

	)

11347 
	#LPTIM_IER_CMPOKIE
 ((
uöt32_t
)0x00000008Ë

	)

11348 
	#LPTIM_IER_ARROKIE
 ((
uöt32_t
)0x00000010Ë

	)

11349 
	#LPTIM_IER_UPIE
 ((
uöt32_t
)0x00000020Ë

	)

11350 
	#LPTIM_IER_DOWNIE
 ((
uöt32_t
)0x00000040Ë

	)

11353 
	#LPTIM_CFGR_CKSEL
 ((
uöt32_t
)0x00000001Ë

	)

11355 
	#LPTIM_CFGR_CKPOL
 ((
uöt32_t
)0x00000006Ë

	)

11356 
	#LPTIM_CFGR_CKPOL_0
 ((
uöt32_t
)0x00000002Ë

	)

11357 
	#LPTIM_CFGR_CKPOL_1
 ((
uöt32_t
)0x00000004Ë

	)

11359 
	#LPTIM_CFGR_CKFLT
 ((
uöt32_t
)0x00000018Ë

	)

11360 
	#LPTIM_CFGR_CKFLT_0
 ((
uöt32_t
)0x00000008Ë

	)

11361 
	#LPTIM_CFGR_CKFLT_1
 ((
uöt32_t
)0x00000010Ë

	)

11363 
	#LPTIM_CFGR_TRGFLT
 ((
uöt32_t
)0x000000C0Ë

	)

11364 
	#LPTIM_CFGR_TRGFLT_0
 ((
uöt32_t
)0x00000040Ë

	)

11365 
	#LPTIM_CFGR_TRGFLT_1
 ((
uöt32_t
)0x00000080Ë

	)

11367 
	#LPTIM_CFGR_PRESC
 ((
uöt32_t
)0x00000E00Ë

	)

11368 
	#LPTIM_CFGR_PRESC_0
 ((
uöt32_t
)0x00000200Ë

	)

11369 
	#LPTIM_CFGR_PRESC_1
 ((
uöt32_t
)0x00000400Ë

	)

11370 
	#LPTIM_CFGR_PRESC_2
 ((
uöt32_t
)0x00000800Ë

	)

11372 
	#LPTIM_CFGR_TRIGSEL
 ((
uöt32_t
)0x0000E000Ë

	)

11373 
	#LPTIM_CFGR_TRIGSEL_0
 ((
uöt32_t
)0x00002000Ë

	)

11374 
	#LPTIM_CFGR_TRIGSEL_1
 ((
uöt32_t
)0x00004000Ë

	)

11375 
	#LPTIM_CFGR_TRIGSEL_2
 ((
uöt32_t
)0x00008000Ë

	)

11377 
	#LPTIM_CFGR_TRIGEN
 ((
uöt32_t
)0x00060000Ë

	)

11378 
	#LPTIM_CFGR_TRIGEN_0
 ((
uöt32_t
)0x00020000Ë

	)

11379 
	#LPTIM_CFGR_TRIGEN_1
 ((
uöt32_t
)0x00040000Ë

	)

11381 
	#LPTIM_CFGR_TIMOUT
 ((
uöt32_t
)0x00080000Ë

	)

11382 
	#LPTIM_CFGR_WAVE
 ((
uöt32_t
)0x00100000Ë

	)

11383 
	#LPTIM_CFGR_WAVPOL
 ((
uöt32_t
)0x00200000Ë

	)

11384 
	#LPTIM_CFGR_PRELOAD
 ((
uöt32_t
)0x00400000Ë

	)

11385 
	#LPTIM_CFGR_COUNTMODE
 ((
uöt32_t
)0x00800000Ë

	)

11386 
	#LPTIM_CFGR_ENC
 ((
uöt32_t
)0x01000000Ë

	)

11389 
	#LPTIM_CR_ENABLE
 ((
uöt32_t
)0x00000001Ë

	)

11390 
	#LPTIM_CR_SNGSTRT
 ((
uöt32_t
)0x00000002Ë

	)

11391 
	#LPTIM_CR_CNTSTRT
 ((
uöt32_t
)0x00000004Ë

	)

11394 
	#LPTIM_CMP_CMP
 ((
uöt32_t
)0x0000FFFFË

	)

11397 
	#LPTIM_ARR_ARR
 ((
uöt32_t
)0x0000FFFFË

	)

11400 
	#LPTIM_CNT_CNT
 ((
uöt32_t
)0x0000FFFFË

	)

11403 
	#LPTIM_OR_OR
 ((
uöt32_t
)0x00000003Ë

	)

11404 
	#LPTIM_OR_OR_0
 ((
uöt32_t
)0x00000001Ë

	)

11405 
	#LPTIM_OR_OR_1
 ((
uöt32_t
)0x00000002Ë

	)

11414 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

11415 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

11416 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

11417 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

11418 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

11419 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

11420 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

11421 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

11422 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

11423 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

11426 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

11429 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

11430 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

11433 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

11434 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

11435 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

11436 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

11437 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

11438 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

11439 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

11440 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

11441 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

11442 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

11443 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

11444 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

11445 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

11446 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

11447 
	#USART_CR1_OVER8
 ((
uöt16_t
)0x8000Ë

	)

11450 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

11451 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

11452 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

11453 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

11454 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

11455 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

11456 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

11458 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

11459 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

11460 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

11462 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

11465 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

11466 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

11467 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

11468 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

11469 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

11470 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

11471 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

11472 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

11473 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

11474 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

11475 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

11476 
	#USART_CR3_ONEBIT
 ((
uöt16_t
)0x0800Ë

	)

11479 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

11480 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

11481 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

11482 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

11483 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

11484 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

11485 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

11486 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

11487 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

11489 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

11497 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

11498 
	#WWDG_CR_T_0
 ((
uöt8_t
)0x01Ë

	)

11499 
	#WWDG_CR_T_1
 ((
uöt8_t
)0x02Ë

	)

11500 
	#WWDG_CR_T_2
 ((
uöt8_t
)0x04Ë

	)

11501 
	#WWDG_CR_T_3
 ((
uöt8_t
)0x08Ë

	)

11502 
	#WWDG_CR_T_4
 ((
uöt8_t
)0x10Ë

	)

11503 
	#WWDG_CR_T_5
 ((
uöt8_t
)0x20Ë

	)

11504 
	#WWDG_CR_T_6
 ((
uöt8_t
)0x40Ë

	)

11506 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

11507 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

11508 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

11509 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

11510 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

11511 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

11512 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

11514 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

11517 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

11518 
	#WWDG_CFR_W_0
 ((
uöt16_t
)0x0001Ë

	)

11519 
	#WWDG_CFR_W_1
 ((
uöt16_t
)0x0002Ë

	)

11520 
	#WWDG_CFR_W_2
 ((
uöt16_t
)0x0004Ë

	)

11521 
	#WWDG_CFR_W_3
 ((
uöt16_t
)0x0008Ë

	)

11522 
	#WWDG_CFR_W_4
 ((
uöt16_t
)0x0010Ë

	)

11523 
	#WWDG_CFR_W_5
 ((
uöt16_t
)0x0020Ë

	)

11524 
	#WWDG_CFR_W_6
 ((
uöt16_t
)0x0040Ë

	)

11526 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

11527 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

11528 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

11529 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

11530 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

11531 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

11532 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

11534 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

11535 
	#WWDG_CFR_WDGTB_0
 ((
uöt16_t
)0x0080Ë

	)

11536 
	#WWDG_CFR_WDGTB_1
 ((
uöt16_t
)0x0100Ë

	)

11538 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

11539 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

11541 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

11544 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

11553 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFF)

	)

11554 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000)

	)

11557 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001)

	)

11558 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002)

	)

11559 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004)

	)

11560 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020)

	)

11562 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0)

	)

11563 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040)

	)

11564 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080)

	)

11567 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

11568 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

11569 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

11570 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

11571 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

11572 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

11573 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

11574 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

11575 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

11576 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

11577 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

11578 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

11579 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

11580 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

11581 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

11582 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

11583 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

11585 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11588 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

11589 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

11590 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

11591 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

11592 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

11600 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

11601 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

11602 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

11603 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

11604 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

11605 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

11606 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

11607 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

11608 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

11609 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

11610 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

11611 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

11612 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

11613 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

11614 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

11615 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

11616 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

11617 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

11618 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

11619 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

11621 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

11622 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

11623 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

11624 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

11625 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

11626 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

11627 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

11630 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

11631 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

11632 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

11633 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

11634 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

11635 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

11636 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

11637 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

11638 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

11639 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

11640 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

11641 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

11642 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

11643 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

11646 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

11649 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11652 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

11653 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

11654 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

11655 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

11656 
	#ETH_MACMIIAR_CR_Div62
 ((
uöt32_t
)0x00000004Ë

	)

11657 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

11658 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

11659 
	#ETH_MACMIIAR_CR_Div102
 ((
uöt32_t
)0x00000010Ë

	)

11660 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

11661 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

11664 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

11667 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

11668 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

11669 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

11670 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

11671 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

11672 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

11673 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

11674 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

11675 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

11676 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

11677 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

11680 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

11681 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

11684 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

11698 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

11699 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

11700 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

11701 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

11702 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

11703 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

11704 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

11707 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

11708 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

11709 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

11710 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

11711 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

11714 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

11715 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

11718 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

11721 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11724 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11725 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11726 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11727 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11728 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11729 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11730 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11731 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11732 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11733 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

11736 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11739 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11740 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11741 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11742 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11743 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11744 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11745 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11746 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11747 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11748 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

11751 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11754 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11755 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11756 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11757 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11758 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11759 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11760 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11761 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11762 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11763 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

11766 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11773 
	#ETH_MMCCR_MCFHP
 ((
uöt32_t
)0x00000020Ë

	)

11774 
	#ETH_MMCCR_MCP
 ((
uöt32_t
)0x00000010Ë

	)

11775 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

11776 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

11777 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

11778 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

11781 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

11782 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

11783 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

11786 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

11787 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

11788 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

11791 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

11792 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

11793 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

11796 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

11797 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

11798 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

11801 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11804 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11807 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11810 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11813 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11816 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11823 
	#ETH_PTPTSCR_TSCNT
 ((
uöt32_t
)0x00030000Ë

	)

11824 
	#ETH_PTPTSSR_TSSMRME
 ((
uöt32_t
)0x00008000Ë

	)

11825 
	#ETH_PTPTSSR_TSSEME
 ((
uöt32_t
)0x00004000Ë

	)

11826 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
uöt32_t
)0x00002000Ë

	)

11827 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
uöt32_t
)0x00001000Ë

	)

11828 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
uöt32_t
)0x00000800Ë

	)

11829 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
uöt32_t
)0x00000400Ë

	)

11830 
	#ETH_PTPTSSR_TSSSR
 ((
uöt32_t
)0x00000200Ë

	)

11831 
	#ETH_PTPTSSR_TSSARFE
 ((
uöt32_t
)0x00000100Ë

	)

11833 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

11834 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

11835 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

11836 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

11837 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

11838 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

11841 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

11844 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

11847 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

11848 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

11851 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

11854 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

11855 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

11858 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

11861 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

11864 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11867 
	#ETH_PTPTSSR_TSTTR
 ((
uöt32_t
)0x00000020Ë

	)

11868 
	#ETH_PTPTSSR_TSSO
 ((
uöt32_t
)0x00000010Ë

	)

11875 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

11876 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

11877 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

11878 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

11879 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

11880 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

11881 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

11882 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

11883 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

11884 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

11885 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

11886 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

11887 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

11888 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

11889 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

11890 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

11891 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

11892 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

11893 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

11894 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

11895 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

11896 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

11897 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

11898 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

11899 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

11900 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

11901 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

11902 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

11903 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

11904 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

11905 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

11906 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

11907 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

11908 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

11909 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

11910 
	#ETH_DMABMR_EDE
 ((
uöt32_t
)0x00000080Ë

	)

11911 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

11912 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

11913 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

11916 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

11919 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

11922 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11925 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11928 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

11929 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

11930 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

11931 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

11933 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

11934 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

11935 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

11936 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

11937 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

11938 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

11939 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

11940 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

11941 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

11942 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

11943 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

11944 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

11945 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

11946 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

11947 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

11948 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

11949 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

11950 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

11951 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

11952 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

11953 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

11954 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

11955 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

11956 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

11957 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

11958 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

11959 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

11960 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

11961 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

11962 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

11963 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

11964 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

11967 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

11968 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

11969 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

11970 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

11971 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

11972 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

11973 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

11974 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

11975 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

11976 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

11977 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

11978 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

11979 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

11980 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

11981 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

11982 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

11983 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

11984 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

11985 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

11986 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

11987 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

11988 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

11989 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

11990 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

11993 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

11994 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

11995 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

11996 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

11997 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

11998 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

11999 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

12000 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

12001 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

12002 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

12003 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

12004 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

12005 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

12006 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

12007 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

12010 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

12011 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

12012 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

12013 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

12016 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12019 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12022 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12025 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12035 #ifde‡
USE_STDPERIPH_DRIVER


12037 
	~"°m32f4xx_adc.h
"

12038 
	~"°m32f4xx_¸c.h
"

12039 
	~"°m32f4xx_dbgmcu.h
"

12040 
	~"°m32f4xx_dma.h
"

12041 
	~"°m32f4xx_exti.h
"

12042 
	~"°m32f4xx_Êash.h
"

12043 
	~"°m32f4xx_gpio.h
"

12044 
	~"°m32f4xx_i2c.h
"

12045 
	~"°m32f4xx_iwdg.h
"

12046 
	~"°m32f4xx_pwr.h
"

12047 
	~"°m32f4xx_rcc.h
"

12048 
	~"°m32f4xx_πc.h
"

12049 
	~"°m32f4xx_sdio.h
"

12050 
	~"°m32f4xx_•i.h
"

12051 
	~"°m32f4xx_syscfg.h
"

12052 
	~"°m32f4xx_tim.h
"

12053 
	~"°m32f4xx_ußπ.h
"

12054 
	~"°m32f4xx_wwdg.h
"

12055 
	~"misc.h
"

12056 
	~"°m32f4xx_¸yp.h
"

12057 
	~"°m32f4xx_hash.h
"

12058 
	~"°m32f4xx_∫g.h
"

12059 
	~"°m32f4xx_ˇn.h
"

12060 
	~"°m32f4xx_dac.h
"

12061 
	~"°m32f4xx_dcmi.h
"

12062 
	~"°m32f4xx_fsmc.h
"

12069 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

12071 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

12073 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

12075 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

12077 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

12079 
	#READ_REG
(
REG
Ë((REG))

	)

12081 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

12087 #ifde‡
__˝lu•lus


	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/cmsis/system_hse100_stm32f410.c

123 
	~"°m32f4xx.h
"

141 
__©åibuã
 ((
wók
))
	$_öô
()

144 
	}
}

150 
	#VECT_TAB_OFFSET
 0x00

	)

157 
	#PLL_M
 8

	)

158 
	#PLL_N
 400

	)

161 
	#PLL_P
 4

	)

164 
	#PLL_Q
 7

	)

185 
uöt32_t
 
	gSy°emC‹eClock
 = 100000000;

188 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

198 
SëSysClock
();

215 
	$Sy°emInô
()

219 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

223 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

226 
RCC
->
CFGR
 = 0x00000000;

229 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

232 
RCC
->
PLLCFGR
 = 0x24003010;

235 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

238 
RCC
->
CIR
 = 0x00000000;

242 
	`SëSysClock
();

245 
SCB
->
VTOR

FLASH_BASE
;

247 
	}
}

252 
	$Sy°emC‹eClockUpd©e
()

254 
Sy°emC‹eClock
 = 100000000;

255 
	}
}

267 
	$SëSysClock
()

273 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

276 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

281 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

282 
SèπUpCou¡î
++;

283 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

285 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

287 
HSESètus
 = (
uöt32_t
)0x01;

291 
HSESètus
 = (
uöt32_t
)0x00;

294 i‡(
HSESètus
 =(
uöt32_t
)0x01)

297 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

298 
PWR
->
CR
 |
PWR_CR_VOS
;

301 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

304 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

307 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

310 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1Ë-1Ë<< 16Ë| (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

313 
RCC
->
CR
 |
RCC_CR_PLLON
;

316 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

321 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_3WS
;

324 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

325 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

328 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
)

339 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/cmsis/system_stm32f4xx.h

39 #i‚de‡
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde‡
__˝lu•lus


59 
uöt32_t
 
Sy°emC‹eClock
;

86 
Sy°emInô
();

87 
Sy°emC‹eClockUpd©e
();

92 #ifde‡
__˝lu•lus


	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/spl/misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
uöt32_t
)0x05FA0000)

	)

118 
	$NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
)

121 
	`as£π_∑øm
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_Pri‹ôyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_Pri‹ôyGroup
;

125 
	}
}

136 
	$NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
)

138 
uöt8_t
 
tmµri‹ôy
 = 0x00, 
tmµª
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
));

142 
	`as£π_∑øm
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
));

143 
	`as£π_∑øm
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
));

145 i‡(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
 !
DISABLE
)

148 
tmµri‹ôy
 = (0x700 - ((
SCB
->
AIRCR
Ë& (
uöt32_t
)0x700))>> 0x08;

149 
tmµª
 = (0x4 - 
tmµri‹ôy
);

150 
tmpsub
 =Åmpsub >> 
tmµri‹ôy
;

152 
tmµri‹ôy
 = 
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 << 
tmµª
;

153 
tmµri‹ôy
 |(
uöt8_t
)(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
 & 
tmpsub
);

155 
tmµri‹ôy
 =Åmppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
] = 
tmµri‹ôy
;

160 
NVIC
->
ISER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

161 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

167 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
)

183 
	`as£π_∑øm
(
	`IS_NVIC_VECTTAB
(
NVIC_Ve˘Tab
));

184 
	`as£π_∑øm
(
	`IS_NVIC_OFFSET
(
Off£t
));

186 
SCB
->
VTOR
 = 
NVIC_Ve˘Tab
 | (
Off£t
 & (
uöt32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

202 
	`as£π_∑øm
(
	`IS_NVIC_LP
(
LowPowîMode
));

203 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

205 i‡(
NewSèã
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowîMode
;

211 
SCB
->
SCR
 &(
uöt32_t
)(~(uöt32_t)
LowPowîMode
);

213 
	}
}

223 
	$SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
)

226 
	`as£π_∑øm
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour˚
));

227 i‡(
SysTick_CLKSour˚
 =
SysTick_CLKSour˚_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour˚_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour˚_HCLK_Div8
;

235 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/spl/stm32f4xx_dma.c

124 
	~"°m32f4xx_dma.h
"

125 
	~"°m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
uöt32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

	)

141 
	gDMA_SxCR_TEIE
 | 
	gDMA_SxCR_DMEIE
)

143 
	#DMA_Såóm0_IT_MASK
 (
uöt32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

	)

144 
	gDMA_LISR_TEIF0
 | 
	gDMA_LISR_HTIF0
 | \

145 
	gDMA_LISR_TCIF0
)

147 
	#DMA_Såóm1_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 6)

	)

148 
	#DMA_Såóm2_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 16)

	)

149 
	#DMA_Såóm3_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 22)

	)

150 
	#DMA_Såóm4_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 | (uöt32_t)0x20000000)

	)

151 
	#DMA_Såóm5_IT_MASK
 (
uöt32_t
)(
DMA_Såóm1_IT_MASK
 | (uöt32_t)0x20000000)

	)

152 
	#DMA_Såóm6_IT_MASK
 (
uöt32_t
)(
DMA_Såóm2_IT_MASK
 | (uöt32_t)0x20000000)

	)

153 
	#DMA_Såóm7_IT_MASK
 (
uöt32_t
)(
DMA_Såóm3_IT_MASK
 | (uöt32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
uöt32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
uöt32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
uöt32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeInô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

199 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

202 
DMAy_Såómx
->
CR
 &~((
uöt32_t
)
DMA_SxCR_EN
);

205 
DMAy_Såómx
->
CR
 = 0;

208 
DMAy_Såómx
->
NDTR
 = 0;

211 
DMAy_Såómx
->
PAR
 = 0;

214 
DMAy_Såómx
->
M0AR
 = 0;

217 
DMAy_Såómx
->
M1AR
 = 0;

220 
DMAy_Såómx
->
FCR
 = (
uöt32_t
)0x00000021;

223 i‡(
DMAy_Såómx
 =
DMA1_Såóm0
)

226 
DMA1
->
LIFCR
 = 
DMA_Såóm0_IT_MASK
;

228 i‡(
DMAy_Såómx
 =
DMA1_Såóm1
)

231 
DMA1
->
LIFCR
 = 
DMA_Såóm1_IT_MASK
;

233 i‡(
DMAy_Såómx
 =
DMA1_Såóm2
)

236 
DMA1
->
LIFCR
 = 
DMA_Såóm2_IT_MASK
;

238 i‡(
DMAy_Såómx
 =
DMA1_Såóm3
)

241 
DMA1
->
LIFCR
 = 
DMA_Såóm3_IT_MASK
;

243 i‡(
DMAy_Såómx
 =
DMA1_Såóm4
)

246 
DMA1
->
HIFCR
 = 
DMA_Såóm4_IT_MASK
;

248 i‡(
DMAy_Såómx
 =
DMA1_Såóm5
)

251 
DMA1
->
HIFCR
 = 
DMA_Såóm5_IT_MASK
;

253 i‡(
DMAy_Såómx
 =
DMA1_Såóm6
)

256 
DMA1
->
HIFCR
 = (
uöt32_t
)
DMA_Såóm6_IT_MASK
;

258 i‡(
DMAy_Såómx
 =
DMA1_Såóm7
)

261 
DMA1
->
HIFCR
 = 
DMA_Såóm7_IT_MASK
;

263 i‡(
DMAy_Såómx
 =
DMA2_Såóm0
)

266 
DMA2
->
LIFCR
 = 
DMA_Såóm0_IT_MASK
;

268 i‡(
DMAy_Såómx
 =
DMA2_Såóm1
)

271 
DMA2
->
LIFCR
 = 
DMA_Såóm1_IT_MASK
;

273 i‡(
DMAy_Såómx
 =
DMA2_Såóm2
)

276 
DMA2
->
LIFCR
 = 
DMA_Såóm2_IT_MASK
;

278 i‡(
DMAy_Såómx
 =
DMA2_Såóm3
)

281 
DMA2
->
LIFCR
 = 
DMA_Såóm3_IT_MASK
;

283 i‡(
DMAy_Såómx
 =
DMA2_Såóm4
)

286 
DMA2
->
HIFCR
 = 
DMA_Såóm4_IT_MASK
;

288 i‡(
DMAy_Såómx
 =
DMA2_Såóm5
)

291 
DMA2
->
HIFCR
 = 
DMA_Såóm5_IT_MASK
;

293 i‡(
DMAy_Såómx
 =
DMA2_Såóm6
)

296 
DMA2
->
HIFCR
 = 
DMA_Såóm6_IT_MASK
;

300 i‡(
DMAy_Såómx
 =
DMA2_Såóm7
)

303 
DMA2
->
HIFCR
 = 
DMA_Såóm7_IT_MASK
;

306 
	}
}

319 
	$DMA_Inô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

321 
uöt32_t
 
tm¥eg
 = 0;

324 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

325 
	`as£π_∑øm
(
	`IS_DMA_CHANNEL
(
DMA_InôSåu˘
->
DMA_Ch™√l
));

326 
	`as£π_∑øm
(
	`IS_DMA_DIRECTION
(
DMA_InôSåu˘
->
DMA_DIR
));

327 
	`as£π_∑øm
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InôSåu˘
->
DMA_Buf„rSize
));

328 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InôSåu˘
->
DMA_PîùhîÆInc
));

329 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InôSåu˘
->
DMA_Mem‹yInc
));

330 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
));

331 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
));

332 
	`as£π_∑øm
(
	`IS_DMA_MODE
(
DMA_InôSåu˘
->
DMA_Mode
));

333 
	`as£π_∑øm
(
	`IS_DMA_PRIORITY
(
DMA_InôSåu˘
->
DMA_Pri‹ôy
));

334 
	`as£π_∑øm
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InôSåu˘
->
DMA_FIFOMode
));

335 
	`as£π_∑øm
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InôSåu˘
->
DMA_FIFOThªshﬁd
));

336 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_BURST
(
DMA_InôSåu˘
->
DMA_Mem‹yBur°
));

337 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InôSåu˘
->
DMA_PîùhîÆBur°
));

341 
tm¥eg
 = 
DMAy_Såómx
->
CR
;

344 
tm¥eg
 &((
uöt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_Ch™√l
 | DMA_InôSåu˘->
DMA_DIR
 |

361 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 | DMA_InôSåu˘->
DMA_Mem‹yInc
 |

362 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 | DMA_InôSåu˘->
DMA_Mem‹yD©aSize
 |

363 
DMA_InôSåu˘
->
DMA_Mode
 | DMA_InôSåu˘->
DMA_Pri‹ôy
 |

364 
DMA_InôSåu˘
->
DMA_Mem‹yBur°
 | DMA_InôSåu˘->
DMA_PîùhîÆBur°
;

367 
DMAy_Såómx
->
CR
 = 
tm¥eg
;

371 
tm¥eg
 = 
DMAy_Såómx
->
FCR
;

374 
tm¥eg
 &(
uöt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_FIFOMode
 | DMA_InôSåu˘->
DMA_FIFOThªshﬁd
;

382 
DMAy_Såómx
->
FCR
 = 
tm¥eg
;

386 
DMAy_Såómx
->
NDTR
 = 
DMA_InôSåu˘
->
DMA_Buf„rSize
;

390 
DMAy_Såómx
->
PAR
 = 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
;

394 
DMAy_Såómx
->
M0AR
 = 
DMA_InôSåu˘
->
DMA_Mem‹y0Ba£Addr
;

395 
	}
}

403 
	$DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

407 
DMA_InôSåu˘
->
DMA_Ch™√l
 = 0;

410 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
 = 0;

413 
DMA_InôSåu˘
->
DMA_Mem‹y0Ba£Addr
 = 0;

416 
DMA_InôSåu˘
->
DMA_DIR
 = 
DMA_DIR_PîùhîÆToMem‹y
;

419 
DMA_InôSåu˘
->
DMA_Buf„rSize
 = 0;

422 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 = 
DMA_PîùhîÆInc_DißbÀ
;

425 
DMA_InôSåu˘
->
DMA_Mem‹yInc
 = 
DMA_Mem‹yInc_DißbÀ
;

428 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 = 
DMA_PîùhîÆD©aSize_Byã
;

431 
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
 = 
DMA_Mem‹yD©aSize_Byã
;

434 
DMA_InôSåu˘
->
DMA_Mode
 = 
DMA_Mode_N‹mÆ
;

437 
DMA_InôSåu˘
->
DMA_Pri‹ôy
 = 
DMA_Pri‹ôy_Low
;

440 
DMA_InôSåu˘
->
DMA_FIFOMode
 = 
DMA_FIFOMode_DißbÀ
;

443 
DMA_InôSåu˘
->
DMA_FIFOThªshﬁd
 = 
DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
;

446 
DMA_InôSåu˘
->
DMA_Mem‹yBur°
 = 
DMA_Mem‹yBur°_SögÀ
;

449 
DMA_InôSåu˘
->
DMA_PîùhîÆBur°
 = 
DMA_PîùhîÆBur°_SögÀ
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

481 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

482 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

484 i‡(
NewSèã
 !
DISABLE
)

487 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_EN
;

492 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_PîùhIncOff£tSizeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_Pöcos
)

517 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

518 
	`as£π_∑øm
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pöcos
));

521 if(
DMA_Pöcos
 !
DMA_PINCOS_Psize
)

524 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowC⁄åﬁÀrC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FlowCål
)

553 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

554 
	`as£π_∑øm
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCål
));

557 if(
DMA_FlowCål
 !
DMA_FlowCål_Mem‹y
)

560 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_SëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt16_t
 
Cou¡î
)

635 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

638 
DMAy_Såómx
->
NDTR
 = (
uöt16_t
)
Cou¡î
;

639 
	}
}

647 
uöt16_t
 
	$DMA_GëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

650 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

653  ((
uöt16_t
)(
DMAy_Såómx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubÀBuf„rModeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹y1Ba£Addr
,

731 
uöt32_t
 
DMA_CuºítMem‹y
)

734 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

735 
	`as£π_∑øm
(
	`IS_DMA_CURRENT_MEM
(
DMA_CuºítMem‹y
));

737 i‡(
DMA_CuºítMem‹y
 !
DMA_Mem‹y_0
)

740 
DMAy_Såómx
->
CR
 |(
uöt32_t
)(
DMA_SxCR_CT
);

745 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)(
DMA_SxCR_CT
);

749 
DMAy_Såómx
->
M1AR
 = 
Mem‹y1Ba£Addr
;

750 
	}
}

761 
	$DMA_DoubÀBuf„rModeCmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

764 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

765 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

768 i‡(
NewSèã
 !
DISABLE
)

771 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_DBM
;

776 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_Mem‹yT¨gëC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹yBa£Addr
,

803 
uöt32_t
 
DMA_Mem‹yT¨gë
)

806 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

807 
	`as£π_∑øm
(
	`IS_DMA_CURRENT_MEM
(
DMA_Mem‹yT¨gë
));

810 i‡(
DMA_Mem‹yT¨gë
 !
DMA_Mem‹y_0
)

813 
DMAy_Såómx
->
M1AR
 = 
Mem‹yBa£Addr
;

818 
DMAy_Såómx
->
M0AR
 = 
Mem‹yBa£Addr
;

820 
	}
}

828 
uöt32_t
 
	$DMA_GëCuºítMem‹yT¨gë
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

830 
uöt32_t
 
tmp
 = 0;

833 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

836 i‡((
DMAy_Såómx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
Fun˘i⁄ÆSèã
 
	$DMA_GëCmdSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

945 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

948 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

950 i‡((
DMAy_Såómx
->
CR
 & (
uöt32_t
)
DMA_SxCR_EN
) != 0)

953 
°©e
 = 
ENABLE
;

959 
°©e
 = 
DISABLE
;

961  
°©e
;

962 
	}
}

977 
uöt32_t
 
	$DMA_GëFIFOSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

979 
uöt32_t
 
tm¥eg
 = 0;

982 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

985 
tm¥eg
 = (
uöt32_t
)((
DMAy_Såómx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tm¥eg
;

988 
	}
}

1004 
FœgSètus
 
	$DMA_GëFœgSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
)

1006 
FœgSètus
 
bô°©us
 = 
RESET
;

1007 
DMA_Ty≥Def
* 
DMAy
;

1008 
uöt32_t
 
tm¥eg
 = 0;

1011 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1012 
	`as£π_∑øm
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 i‡((
DMA_FLAG
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1030 
tm¥eg
 = 
DMAy
->
HISR
;

1035 
tm¥eg
 = 
DMAy
->
LISR
;

1039 
tm¥eg
 &(
uöt32_t
)
RESERVED_MASK
;

1042 i‡((
tm¥eg
 & 
DMA_FLAG
Ë!(
uöt32_t
)
RESET
)

1045 
bô°©us
 = 
SET
;

1050 
bô°©us
 = 
RESET
;

1054  
bô°©us
;

1055 
	}
}

1071 
	$DMA_CÀ¨Fœg
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
)

1073 
DMA_Ty≥Def
* 
DMAy
;

1076 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1077 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 i‡((
DMA_FLAG
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
uöt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
uöt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1121 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1122 
	`as£π_∑øm
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1126 i‡((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 i‡(
NewSèã
 !
DISABLE
)

1131 
DMAy_Såómx
->
FCR
 |(
uöt32_t
)
DMA_IT_FE
;

1136 
DMAy_Såómx
->
FCR
 &~(
uöt32_t
)
DMA_IT_FE
;

1141 i‡(
DMA_IT
 !
DMA_IT_FE
)

1143 i‡(
NewSèã
 !
DISABLE
)

1146 
DMAy_Såómx
->
CR
 |(
uöt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITSètus
 
	$DMA_GëITSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
)

1172 
ITSètus
 
bô°©us
 = 
RESET
;

1173 
DMA_Ty≥Def
* 
DMAy
;

1174 
uöt32_t
 
tm¥eg
 = 0, 
íabÀ°©us
 = 0;

1177 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1178 
	`as£π_∑øm
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 i‡((
DMA_IT
 & 
TRANSFER_IT_MASK
Ë!(
uöt32_t
)
RESET
)

1196 
tm¥eg
 = (
uöt32_t
)((
DMA_IT
 >> 11Ë& 
TRANSFER_IT_ENABLE_MASK
);

1199 
íabÀ°©us
 = (
uöt32_t
)(
DMAy_Såómx
->
CR
 & 
tm¥eg
);

1204 
íabÀ°©us
 = (
uöt32_t
)(
DMAy_Såómx
->
FCR
 & 
DMA_IT_FE
);

1208 i‡((
DMA_IT
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1211 
tm¥eg
 = 
DMAy
->
HISR
 ;

1216 
tm¥eg
 = 
DMAy
->
LISR
 ;

1220 
tm¥eg
 &(
uöt32_t
)
RESERVED_MASK
;

1223 i‡(((
tm¥eg
 & 
DMA_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

1226 
bô°©us
 = 
SET
;

1231 
bô°©us
 = 
RESET
;

1235  
bô°©us
;

1236 
	}
}

1252 
	$DMA_CÀ¨ITPídögBô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
)

1254 
DMA_Ty≥Def
* 
DMAy
;

1257 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1258 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 i‡((
DMA_IT
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
uöt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
uöt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/spl/stm32f4xx_i2c.c

92 
	~"°m32f4xx_i2c.h
"

93 
	~"°m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)0xFBF5Ë

	)

108 
	#FLAG_MASK
 ((
uöt32_t
)0x00FFFFFFË

	)

109 
	#ITEN_MASK
 ((
uöt32_t
)0x07000000Ë

	)

137 
	$I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
)

140 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 i‡(
I2Cx
 =
I2C1
)

145 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
ENABLE
);

147 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
DISABLE
);

149 i‡(
I2Cx
 =
I2C2
)

152 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
ENABLE
);

154 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
DISABLE
);

158 i‡(
I2Cx
 =
I2C3
)

161 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C3
, 
ENABLE
);

163 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

182 
uöt16_t
 
tm¥eg
 = 0, 
‰eqønge
 = 0;

183 
uöt16_t
 
ªsu…
 = 0x04;

184 
uöt32_t
 
p˛k1
 = 8000000;

185 
RCC_ClocksTy≥Def
 
rcc_˛ocks
;

187 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as£π_∑øm
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InôSåu˘
->
I2C_ClockS≥ed
));

189 
	`as£π_∑øm
(
	`IS_I2C_MODE
(
I2C_InôSåu˘
->
I2C_Mode
));

190 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InôSåu˘
->
I2C_DutyCy˛e
));

191 
	`as£π_∑øm
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InôSåu˘
->
I2C_OwnAddªss1
));

192 
	`as£π_∑øm
(
	`IS_I2C_ACK_STATE
(
I2C_InôSåu˘
->
I2C_Ack
));

193 
	`as£π_∑øm
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
));

197 
tm¥eg
 = 
I2Cx
->
CR2
;

199 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_FREQ
);

201 
	`RCC_GëClocksFªq
(&
rcc_˛ocks
);

202 
p˛k1
 = 
rcc_˛ocks
.
PCLK1_Fªquícy
;

204 
‰eqønge
 = (
uöt16_t
)(
p˛k1
 / 1000000);

205 
tm¥eg
 |
‰eqønge
;

207 
I2Cx
->
CR2
 = 
tm¥eg
;

211 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

214 
tm¥eg
 = 0;

217 i‡(
I2C_InôSåu˘
->
I2C_ClockS≥ed
 <= 100000)

220 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 << 1));

222 i‡(
ªsu…
 < 0x04)

225 
ªsu…
 = 0x04;

228 
tm¥eg
 |
ªsu…
;

230 
I2Cx
->
TRISE
 = 
‰eqønge
 + 1;

237 i‡(
I2C_InôSåu˘
->
I2C_DutyCy˛e
 =
I2C_DutyCy˛e_2
)

240 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 3));

245 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 25));

247 
ªsu…
 |
I2C_DutyCy˛e_16_9
;

251 i‡((
ªsu…
 & 
I2C_CCR_CCR
) == 0)

254 
ªsu…
 |(
uöt16_t
)0x0001;

257 
tm¥eg
 |(
uöt16_t
)(
ªsu…
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
uöt16_t
)(((
‰eqønge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tm¥eg
;

265 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

269 
tm¥eg
 = 
I2Cx
->
CR1
;

271 
tm¥eg
 &
CR1_CLEAR_MASK
;

275 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
I2C_InôSåu˘
->
I2C_Mode
 | I2C_InôSåu˘->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tm¥eg
;

281 
I2Cx
->
OAR1
 = (
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 | I2C_InôSåu˘->
I2C_OwnAddªss1
);

282 
	}
}

289 
	$I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

293 
I2C_InôSåu˘
->
I2C_ClockS≥ed
 = 5000;

295 
I2C_InôSåu˘
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_InôSåu˘
->
I2C_DutyCy˛e
 = 
I2C_DutyCy˛e_2
;

299 
I2C_InôSåu˘
->
I2C_OwnAddªss1
 = 0;

301 
I2C_InôSåu˘
->
I2C_Ack
 = 
I2C_Ack_DißbÀ
;

303 
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 = 
I2C_AcknowÀdgedAddªss_7bô
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

316 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

318 i‡(
NewSèã
 !
DISABLE
)

321 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_A«logFûãrCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

345 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

347 i‡(
NewSèã
 !
DISABLE
)

350 
I2Cx
->
FLTR
 &(
uöt16_t
)~((uöt16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_DigôÆFûãrC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DigôÆFûãr
)

373 
uöt16_t
 
tm¥eg
 = 0;

376 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as£π_∑øm
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_DigôÆFûãr
));

380 
tm¥eg
 = 
I2Cx
->
FLTR
;

383 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_FLTR_DNF
);

386 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
I2C_DigôÆFûãr
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tm¥eg
;

390 
	}
}

399 
	$I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

402 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

404 i‡(
NewSèã
 !
DISABLE
)

407 
I2Cx
->
CR1
 |
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

426 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

428 i‡(
NewSèã
 !
DISABLE
)

431 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
)

454 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as£π_∑øm
(
	`IS_I2C_DIRECTION
(
I2C_Dúe˘i⁄
));

457 i‡(
I2C_Dúe˘i⁄
 !
I2C_Dúe˘i⁄_Tønsmôãr
)

460 
Addªss
 |
I2C_OAR1_ADD0
;

465 
Addªss
 &(
uöt8_t
)~((uöt8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Addªss
;

469 
	}
}

478 
	$I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

481 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

483 i‡(
NewSèã
 !
DISABLE
)

486 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
)

503 
uöt16_t
 
tm¥eg
 = 0;

506 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tm¥eg
 = 
I2Cx
->
OAR2
;

512 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_OAR2_ADD2
);

515 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
Addªss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tm¥eg
;

519 
	}
}

528 
	$I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

531 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

533 i‡(
NewSèã
 !
DISABLE
)

536 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &(
uöt16_t
)~((uöt16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

555 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

557 i‡(
NewSèã
 !
DISABLE
)

560 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

581 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

583 i‡(
NewSèã
 !
DISABLE
)

586 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

605 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

607 i‡(
NewSèã
 =
DISABLE
)

610 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
)

631 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCy˛e
));

633 i‡(
I2C_DutyCy˛e
 !
I2C_DutyCy˛e_16_9
)

636 
I2Cx
->
CCR
 &
I2C_DutyCy˛e_2
;

641 
I2Cx
->
CCR
 |
I2C_DutyCy˛e_16_9
;

643 
	}
}

666 
	$I2C_NACKPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_NACKPosôi⁄
)

669 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as£π_∑øm
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosôi⁄
));

673 i‡(
I2C_NACKPosôi⁄
 =
I2C_NACKPosôi⁄_Next
)

676 
I2Cx
->
CR1
 |
I2C_NACKPosôi⁄_Next
;

681 
I2Cx
->
CR1
 &
I2C_NACKPosôi⁄_Cuºít
;

683 
	}
}

694 
	$I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
)

697 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as£π_∑øm
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAÀπ
));

699 i‡(
I2C_SMBusAÀπ
 =
I2C_SMBusAÀπ_Low
)

702 
I2Cx
->
CR1
 |
I2C_SMBusAÀπ_Low
;

707 
I2Cx
->
CR1
 &
I2C_SMBusAÀπ_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

721 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

723 i‡(
NewSèã
 !
DISABLE
)

726 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
)

759 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
D©a
;

762 
	}
}

769 
uöt8_t
 
	$I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
)

772 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
uöt8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

803 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

805 i‡(
NewSèã
 !
DISABLE
)

808 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
)

834 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as£π_∑øm
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosôi⁄
));

836 i‡(
I2C_PECPosôi⁄
 =
I2C_PECPosôi⁄_Next
)

839 
I2Cx
->
CR1
 |
I2C_PECPosôi⁄_Next
;

844 
I2Cx
->
CR1
 &
I2C_PECPosôi⁄_Cuºít
;

846 
	}
}

855 
	$I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

858 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

860 i‡(
NewSèã
 !
DISABLE
)

863 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
uöt8_t
 
	$I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
)

880 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

913 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

915 i‡(
NewSèã
 !
DISABLE
)

918 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

937 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

939 i‡(
NewSèã
 !
DISABLE
)

942 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
uöt16_t
 
	$I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
)

1074 
__IO
 
uöt32_t
 
tmp
 = 0;

1077 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as£π_∑øm
(
	`IS_I2C_REGISTER
(
I2C_Regi°î
));

1080 
tmp
 = (
uöt32_t
Ë
I2Cx
;

1081 
tmp
 +
I2C_Regi°î
;

1084  (*(
__IO
 
uöt16_t
 *Ë
tmp
);

1085 
	}
}

1099 
	$I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1102 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1104 
	`as£π_∑øm
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 i‡(
NewSèã
 !
DISABLE
)

1109 
I2Cx
->
CR2
 |
I2C_IT
;

1114 
I2Cx
->
CR2
 &(
uöt16_t
)~
I2C_IT
;

1116 
	}
}

1158 
Eº‹Sètus
 
	$I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
)

1160 
uöt32_t
 
œ°evít
 = 0;

1161 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

1162 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1165 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as£π_∑øm
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
Êag1
 = 
I2Cx
->
SR1
;

1170 
Êag2
 = 
I2Cx
->
SR2
;

1171 
Êag2
 = flag2 << 16;

1174 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

1177 i‡((
œ°evít
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
°©us
 = 
SUCCESS
;

1185 
°©us
 = 
ERROR
;

1188  
°©us
;

1189 
	}
}

1206 
uöt32_t
 
	$I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
)

1208 
uöt32_t
 
œ°evít
 = 0;

1209 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

1212 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
Êag1
 = 
I2Cx
->
SR1
;

1216 
Êag2
 = 
I2Cx
->
SR2
;

1217 
Êag2
 = flag2 << 16;

1220 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

1223  
œ°evít
;

1224 
	}
}

1261 
FœgSètus
 
	$I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1263 
FœgSètus
 
bô°©us
 = 
RESET
;

1264 
__IO
 
uöt32_t
 
i2¸eg
 = 0, 
i2cxba£
 = 0;

1267 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as£π_∑øm
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba£
 = (
uöt32_t
)
I2Cx
;

1274 
i2¸eg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &
FLAG_MASK
;

1279 if(
i2¸eg
 != 0)

1282 
i2cxba£
 += 0x14;

1287 
I2C_FLAG
 = (
uöt32_t
)(I2C_FLAG >> 16);

1289 
i2cxba£
 += 0x18;

1292 if(((*(
__IO
 
uöt32_t
 *)
i2cxba£
Ë& 
I2C_FLAG
Ë!(uöt32_t)
RESET
)

1295 
bô°©us
 = 
SET
;

1300 
bô°©us
 = 
RESET
;

1304  
bô°©us
;

1305 
	}
}

1338 
	$I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1340 
uöt32_t
 
Êagpos
 = 0;

1342 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
Êagpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1348 
	}
}

1372 
ITSètus
 
	$I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1374 
ITSètus
 
bô°©us
 = 
RESET
;

1375 
uöt32_t
 
íabÀ°©us
 = 0;

1378 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as£π_∑øm
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
íabÀ°©us
 = (
uöt32_t
)(((
I2C_IT
 & 
ITEN_MASK
Ë>> 16Ë& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &
FLAG_MASK
;

1388 i‡(((
I2Cx
->
SR1
 & 
I2C_IT
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1391 
bô°©us
 = 
SET
;

1396 
bô°©us
 = 
RESET
;

1399  
bô°©us
;

1400 
	}
}

1432 
	$I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1434 
uöt32_t
 
Êagpos
 = 0;

1436 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
Êagpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1444 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/spl/stm32f4xx_rcc.c

59 
	~"°m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_BôNumbî
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
HSION_BôNumbî
 * 4))

	)

80 
	#CSSON_BôNumbî
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
CSSON_BôNumbî
 * 4))

	)

83 
	#PLLON_BôNumbî
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLON_BôNumbî
 * 4))

	)

86 
	#PLLI2SON_BôNumbî
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLI2SON_BôNumbî
 * 4))

	)

90 
	#PLLSAION_BôNumbî
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLSAION_BôNumbî
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_BôNumbî
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32Ë+ (
I2SSRC_BôNumbî
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_BôNumbî
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
RTCEN_BôNumbî
 * 4))

	)

105 
	#BDRST_BôNumbî
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
BDRST_BôNumbî
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_BôNumbî
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
LSION_BôNumbî
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_BôNumbî
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32Ë+ (
TIMPRE_BôNumbî
 * 4))

	)

121 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

122 #i‡
deföed
(
STM32F410xx
)

124 
	#RCC_MCO1EN_BIT_NUMBER
 0x8

	)

125 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Ë+ (
RCC_MCO1EN_BIT_NUMBER
 * 4))

	)

128 
	#RCC_MCO2EN_BIT_NUMBER
 0x9

	)

129 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Ë+ (
RCC_MCO2EN_BIT_NUMBER
 * 4))

	)

133 
	#CFGR_MCO2_RESET_MASK
 ((
uöt32_t
)0x07FFFFFF)

	)

134 
	#CFGR_MCO1_RESET_MASK
 ((
uöt32_t
)0xF89FFFFF)

	)

137 
	#FLAG_MASK
 ((
uöt8_t
)0x1F)

	)

140 
	#CR_BYTE3_ADDRESS
 ((
uöt32_t
)0x40023802)

	)

143 
	#CIR_BYTE2_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

146 
	#CIR_BYTE3_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

149 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

153 
__I
 
uöt8_t
 
	gAPBAHBPªscTabÀ
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

225 
	$RCC_DeInô
()

228 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

231 
RCC
->
CFGR
 = 0x00000000;

234 
RCC
->
CR
 &(
uöt32_t
)0xEAF6FFFF;

237 
RCC
->
PLLCFGR
 = 0x24003010;

239 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F469_479xx
)

241 
RCC
->
PLLI2SCFGR
 = 0x20003000;

244 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

246 
RCC
->
PLLSAICFGR
 = 0x24003000;

250 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

253 
RCC
->
CIR
 = 0x00000000;

256 
RCC
->
DCKCFGR
 = 0x00000000;

258 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

260 
RCC
->
DCKCFGR2
 = 0x00000000;

262 
	}
}

284 
	$RCC_HSEC⁄fig
(
uöt8_t
 
RCC_HSE
)

287 
	`as£π_∑øm
(
	`IS_RCC_HSE
(
RCC_HSE
));

290 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

293 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

294 
	}
}

308 
Eº‹Sètus
 
	$RCC_WaôF‹HSESèπUp
()

310 
__IO
 
uöt32_t
 
°¨tupcou¡î
 = 0;

311 
Eº‹Sètus
 
°©us
 = 
ERROR
;

312 
FœgSètus
 
h£°©us
 = 
RESET
;

316 
h£°©us
 = 
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
);

317 
°¨tupcou¡î
++;

318 } (
°¨tupcou¡î
 !
HSE_STARTUP_TIMEOUT
Ë&& (
h£°©us
 =
RESET
));

320 i‡(
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
Ë!
RESET
)

322 
°©us
 = 
SUCCESS
;

326 
°©us
 = 
ERROR
;

328  (
°©us
);

329 
	}
}

339 
	$RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
)

341 
uöt32_t
 
tm¥eg
 = 0;

343 
	`as£π_∑øm
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICÆibøti⁄VÆue
));

345 
tm¥eg
 = 
RCC
->
CR
;

348 
tm¥eg
 &~
RCC_CR_HSITRIM
;

351 
tm¥eg
 |(
uöt32_t
)
HSICÆibøti⁄VÆue
 << 3;

354 
RCC
->
CR
 = 
tm¥eg
;

355 
	}
}

375 
	$RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

378 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

380 *(
__IO
 
uöt32_t
 *Ë
CR_HSION_BB
 = (uöt32_t)
NewSèã
;

381 
	}
}

400 
	$RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
)

403 
	`as£π_∑øm
(
	`IS_RCC_LSE
(
RCC_LSE
));

407 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

410 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

413 
RCC_LSE
)

415 
RCC_LSE_ON
:

417 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

419 
RCC_LSE_By∑ss
:

421 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_By∑ss
 | 
RCC_LSE_ON
;

426 
	}
}

440 
	$RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

443 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

445 *(
__IO
 
uöt32_t
 *Ë
CSR_LSION_BB
 = (uöt32_t)
NewSèã
;

446 
	}
}

448 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

488 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
, uöt32_à
PLLR
)

491 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

492 
	`as£π_∑øm
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

493 
	`as£π_∑øm
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

494 
	`as£π_∑øm
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

495 
	`as£π_∑øm
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

496 
	`as£π_∑øm
(
	`IS_RCC_PLLR_VALUE
(
PLLR
));

498 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6Ë| (((
PLLP
 >> 1Ë-1Ë<< 16Ë| (
RCC_PLLSour˚
) |

499 (
PLLQ
 << 24Ë| (
PLLR
 << 28);

500 
	}
}

503 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

539 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
)

542 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

543 
	`as£π_∑øm
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

544 
	`as£π_∑øm
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

545 
	`as£π_∑øm
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

546 
	`as£π_∑øm
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

548 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6Ë| (((
PLLP
 >> 1Ë-1Ë<< 16Ë| (
RCC_PLLSour˚
) |

549 (
PLLQ
 << 24);

550 
	}
}

563 
	$RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

566 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

567 *(
__IO
 
uöt32_t
 *Ë
CR_PLLON_BB
 = (uöt32_t)
NewSèã
;

568 
	}
}

570 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F401xx
)

593 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
)

596 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

597 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

599 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SR
 << 28);

600 
	}
}

603 #i‡
deföed
(
STM32F411xE
)

631 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
, uöt32_à
PLLI2SM
)

634 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

635 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

636 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

638 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SR
 << 28Ë| 
PLLI2SM
;

639 
	}
}

642 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

667 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
)

670 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

671 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

672 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

674 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SQ
 << 24Ë| (
PLLI2SR
 << 28);

675 
	}
}

678 #i‡
deföed
(
STM32F412xG
 ) || deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

713 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SM
, uöt32_à
PLLI2SN
, uöt32_à
PLLI2SP
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
)

716 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

717 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

718 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SP_VALUE
(
PLLI2SP
));

719 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

720 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

722 
RCC
->
PLLI2SCFGR
 = 
PLLI2SM
 | (
PLLI2SN
 << 6Ë| (((
PLLI2SP
 >> 1Ë-1Ë<< 16Ë| (
PLLI2SQ
 << 24Ë| (
PLLI2SR
 << 28);

723 
	}
}

732 
	$RCC_PLLI2SCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

735 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

736 *(
__IO
 
uöt32_t
 *Ë
CR_PLLI2SON_BB
 = (uöt32_t)
NewSèã
;

737 
	}
}

739 #i‡
deföed
(
STM32F469_479xx
)

765 
	$RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIP
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
)

768 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

769 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

770 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

771 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

773 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6Ë| (((
PLLSAIP
 >> 1Ë-1Ë<< 16Ë| (
PLLSAIQ
 << 24Ë| (
PLLSAIR
 << 28);

774 
	}
}

777 #i‡
deföed
(
STM32F446xx
)

806 
	$RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIM
, uöt32_à
PLLSAIN
, uöt32_à
PLLSAIP
, uöt32_à
PLLSAIQ
)

809 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIM_VALUE
(
PLLSAIM
));

810 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

811 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

812 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

814 
RCC
->
PLLSAICFGR
 = 
PLLSAIM
 | (
PLLSAIN
 << 6Ë| (((
PLLSAIP
 >> 1Ë-1Ë<< 16Ë| (
PLLSAIQ
 << 24);

815 
	}
}

818 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

841 
	$RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
)

844 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

845 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

846 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

848 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6Ë| (
PLLSAIQ
 << 24Ë| (
PLLSAIR
 << 28);

849 
	}
}

861 
	$RCC_PLLSAICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

864 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

865 *(
__IO
 
uöt32_t
 *Ë
CR_PLLSAION_BB
 = (uöt32_t)
NewSèã
;

866 
	}
}

879 
	$RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

882 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

883 *(
__IO
 
uöt32_t
 *Ë
CR_CSSON_BB
 = (uöt32_t)
NewSèã
;

884 
	}
}

904 
	$RCC_MCO1C⁄fig
(
uöt32_t
 
RCC_MCO1Sour˚
, uöt32_à
RCC_MCO1Div
)

906 
uöt32_t
 
tm¥eg
 = 0;

909 
	`as£π_∑øm
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour˚
));

910 
	`as£π_∑øm
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

912 
tm¥eg
 = 
RCC
->
CFGR
;

915 
tm¥eg
 &
CFGR_MCO1_RESET_MASK
;

918 
tm¥eg
 |
RCC_MCO1Sour˚
 | 
RCC_MCO1Div
;

921 
RCC
->
CFGR
 = 
tm¥eg
;

923 #i‡
	`deföed
(
STM32F410xx
)

924 
	`RCC_MCO1Cmd
(
ENABLE
);

926 
	}
}

949 
	$RCC_MCO2C⁄fig
(
uöt32_t
 
RCC_MCO2Sour˚
, uöt32_à
RCC_MCO2Div
)

951 
uöt32_t
 
tm¥eg
 = 0;

954 
	`as£π_∑øm
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour˚
));

955 
	`as£π_∑øm
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

957 
tm¥eg
 = 
RCC
->
CFGR
;

960 
tm¥eg
 &
CFGR_MCO2_RESET_MASK
;

963 
tm¥eg
 |
RCC_MCO2Sour˚
 | 
RCC_MCO2Div
;

966 
RCC
->
CFGR
 = 
tm¥eg
;

968 #i‡
	`deföed
(
STM32F410xx
)

969 
	`RCC_MCO2Cmd
(
ENABLE
);

971 
	}
}

1149 
	$RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
)

1151 
uöt32_t
 
tm¥eg
 = 0;

1154 
	`as£π_∑øm
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour˚
));

1156 
tm¥eg
 = 
RCC
->
CFGR
;

1159 
tm¥eg
 &~
RCC_CFGR_SW
;

1162 
tm¥eg
 |
RCC_SYSCLKSour˚
;

1165 
RCC
->
CFGR
 = 
tm¥eg
;

1166 
	}
}

1178 
uöt8_t
 
	$RCC_GëSYSCLKSour˚
()

1180  ((
uöt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

1181 
	}
}

1203 
	$RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
)

1205 
uöt32_t
 
tm¥eg
 = 0;

1208 
	`as£π_∑øm
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

1210 
tm¥eg
 = 
RCC
->
CFGR
;

1213 
tm¥eg
 &~
RCC_CFGR_HPRE
;

1216 
tm¥eg
 |
RCC_SYSCLK
;

1219 
RCC
->
CFGR
 = 
tm¥eg
;

1220 
	}
}

1234 
	$RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
)

1236 
uöt32_t
 
tm¥eg
 = 0;

1239 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1241 
tm¥eg
 = 
RCC
->
CFGR
;

1244 
tm¥eg
 &~
RCC_CFGR_PPRE1
;

1247 
tm¥eg
 |
RCC_HCLK
;

1250 
RCC
->
CFGR
 = 
tm¥eg
;

1251 
	}
}

1265 
	$RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
)

1267 
uöt32_t
 
tm¥eg
 = 0;

1270 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1272 
tm¥eg
 = 
RCC
->
CFGR
;

1275 
tm¥eg
 &~
RCC_CFGR_PPRE2
;

1278 
tm¥eg
 |
RCC_HCLK
 << 3;

1281 
RCC
->
CFGR
 = 
tm¥eg
;

1282 
	}
}

1317 
	$RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
)

1319 
uöt32_t
 
tmp
 = 0, 
¥esc
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

1320 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

1321 
uöt32_t
 
∂Ã
 = 2;

1325 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1327 
tmp
)

1330 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

1333 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSE_VALUE
;

1340 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1341 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1343 i‡(
∂lsour˚
 != 0)

1346 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1351 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1354 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1355 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
∂lvco
/
∂Õ
;

1358 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

1363 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1364 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1366 i‡(
∂lsour˚
 != 0)

1369 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1374 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1377 
∂Ã
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

1378 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
∂lvco
/
∂Ã
;

1383 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

1389 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1390 
tmp
 =Åmp >> 4;

1391 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1393 
RCC_Clocks
->
HCLK_Fªquícy
 = RCC_Clocks->
SYSCLK_Fªquícy
 >> 
¥esc
;

1396 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1397 
tmp
 =Åmp >> 10;

1398 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1400 
RCC_Clocks
->
PCLK1_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1403 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1404 
tmp
 =Åmp >> 13;

1405 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1407 
RCC_Clocks
->
PCLK2_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1408 
	}
}

1470 
	$RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
)

1472 
uöt32_t
 
tm¥eg
 = 0;

1475 
	`as£π_∑øm
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour˚
));

1477 i‡((
RCC_RTCCLKSour˚
 & 0x00000300) == 0x00000300)

1479 
tm¥eg
 = 
RCC
->
CFGR
;

1482 
tm¥eg
 &~
RCC_CFGR_RTCPRE
;

1485 
tm¥eg
 |(
RCC_RTCCLKSour˚
 & 0xFFFFCFF);

1488 
RCC
->
CFGR
 = 
tm¥eg
;

1492 
RCC
->
BDCR
 |(
RCC_RTCCLKSour˚
 & 0x00000FFF);

1493 
	}
}

1502 
	$RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1505 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1507 *(
__IO
 
uöt32_t
 *Ë
BDCR_RTCEN_BB
 = (uöt32_t)
NewSèã
;

1508 
	}
}

1519 
	$RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1522 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1523 *(
__IO
 
uöt32_t
 *Ë
BDCR_BDRST_BB
 = (uöt32_t)
NewSèã
;

1524 
	}
}

1526 #i‡
deföed
 (
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

1545 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SAPBx
, uöt32_à
RCC_I2SCLKSour˚
)

1548 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1549 
	`as£π_∑øm
(
	`IS_RCC_I2S_APBx
(
RCC_I2SAPBx
));

1551 if(
RCC_I2SAPBx
 =
RCC_I2SBus_APB1
)

1554 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S1SRC
;

1556 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour˚
;

1561 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S2SRC
;

1563 
RCC
->
DCKCFGR
 |(
RCC_I2SCLKSour˚
 << 2);

1565 
	}
}

1566 #i‡
deföed
(
STM32F446xx
)

1584 
	$RCC_SAICLKC⁄fig
(
uöt32_t
 
RCC_SAIIn°™˚
, uöt32_à
RCC_SAICLKSour˚
)

1587 
	`as£π_∑øm
(
	`IS_RCC_SAICLK_SOURCE
(
RCC_SAICLKSour˚
));

1588 
	`as£π_∑øm
(
	`IS_RCC_SAI_INSTANCE
(
RCC_SAIIn°™˚
));

1590 if(
RCC_SAIIn°™˚
 =
RCC_SAIIn°™˚_SAI1
)

1593 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI1SRC
;

1595 
RCC
->
DCKCFGR
 |
RCC_SAICLKSour˚
;

1600 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI2SRC
;

1602 
RCC
->
DCKCFGR
 |(
RCC_SAICLKSour˚
 << 2);

1604 
	}
}

1607 #i‡
deföed
(
STM32F413_423xx
)

1620 
	$RCC_SAIBlockACLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockACLKSour˚
)

1622 
uöt32_t
 
tm¥eg
 = 0;

1625 
	`as£π_∑øm
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour˚
));

1627 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1630 
tm¥eg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1633 
tm¥eg
 |
RCC_SAIBlockACLKSour˚
;

1636 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1637 
	}
}

1651 
	$RCC_SAIBlockBCLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockBCLKSour˚
)

1653 
uöt32_t
 
tm¥eg
 = 0;

1656 
	`as£π_∑øm
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour˚
));

1658 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1661 
tm¥eg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1664 
tm¥eg
 |
RCC_SAIBlockBCLKSour˚
;

1667 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1668 
	}
}

1672 #i‡
deföed
(
STM32F410xx
)

1684 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
)

1687 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1690 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2SSRC
;

1692 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour˚
;

1693 
	}
}

1696 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

1707 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
)

1710 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1712 *(
__IO
 
uöt32_t
 *Ë
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour˚
;

1713 
	}
}

1716 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

1734 
	$RCC_SAIBlockACLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockACLKSour˚
)

1736 
uöt32_t
 
tm¥eg
 = 0;

1739 
	`as£π_∑øm
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour˚
));

1741 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1744 
tm¥eg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1747 
tm¥eg
 |
RCC_SAIBlockACLKSour˚
;

1750 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1751 
	}
}

1770 
	$RCC_SAIBlockBCLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockBCLKSour˚
)

1772 
uöt32_t
 
tm¥eg
 = 0;

1775 
	`as£π_∑øm
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour˚
));

1777 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1780 
tm¥eg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1783 
tm¥eg
 |
RCC_SAIBlockBCLKSour˚
;

1786 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1787 
	}
}

1803 
	$RCC_SAIPLLI2SClkDivC⁄fig
(
uöt32_t
 
RCC_PLLI2SDivQ
)

1805 
uöt32_t
 
tm¥eg
 = 0;

1808 
	`as£π_∑øm
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1810 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1813 
tm¥eg
 &~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1816 
tm¥eg
 |(
RCC_PLLI2SDivQ
 - 1);

1819 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1820 
	}
}

1835 
	$RCC_SAIPLLSAIClkDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivQ
)

1837 
uöt32_t
 
tm¥eg
 = 0;

1840 
	`as£π_∑øm
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1842 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1845 
tm¥eg
 &~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1848 
tm¥eg
 |((
RCC_PLLSAIDivQ
 - 1) << 8);

1851 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1852 
	}
}

1854 #i‡
deföed
(
STM32F413_423xx
)

1865 
	$RCC_SAIPLLI2SRClkDivC⁄fig
(
uöt32_t
 
RCC_PLLI2SDivR
)

1867 
uöt32_t
 
tm¥eg
 = 0;

1870 
	`as£π_∑øm
(
	`IS_RCC_PLLI2S_DIVR_VALUE
(
RCC_PLLI2SDivR
));

1872 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1875 
tm¥eg
 &~(
RCC_DCKCFGR_PLLI2SDIVR
);

1878 
tm¥eg
 |(
RCC_PLLI2SDivR
-1);

1881 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1882 
	}
}

1897 
	$RCC_SAIPLLRClkDivC⁄fig
(
uöt32_t
 
RCC_PLLDivR
)

1899 
uöt32_t
 
tm¥eg
 = 0;

1902 
	`as£π_∑øm
(
	`IS_RCC_PLL_DIVR_VALUE
(
RCC_PLLDivR
));

1904 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1907 
tm¥eg
 &~(
RCC_DCKCFGR_PLLDIVR
);

1910 
tm¥eg
 |((
RCC_PLLDivR
 - 1 ) << 8);

1913 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1914 
	}
}

1934 
	$RCC_LTDCCLKDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivR
)

1936 
uöt32_t
 
tm¥eg
 = 0;

1939 
	`as£π_∑øm
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1941 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1944 
tm¥eg
 &~
RCC_DCKCFGR_PLLSAIDIVR
;

1947 
tm¥eg
 |
RCC_PLLSAIDivR
;

1950 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1951 
	}
}

1953 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1964 
	$RCC_DFSDM1CLKC⁄fig
(
uöt32_t
 
RCC_DFSDMCLKSour˚
)

1966 
uöt32_t
 
tm¥eg
 = 0;

1969 
	`as£π_∑øm
(
	`IS_RCC_DFSDM1CLK_SOURCE
(
RCC_DFSDMCLKSour˚
));

1971 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1974 
tm¥eg
 &~
RCC_DCKCFGR_CKDFSDM1SEL
;

1977 
tm¥eg
 |(
RCC_DFSDMCLKSour˚
 << 31) ;

1980 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1981 
	}
}

1993 
	$RCC_DFSDM1ACLKC⁄fig
(
uöt32_t
 
RCC_DFSDM1ACLKSour˚
)

1995 
uöt32_t
 
tm¥eg
 = 0;

1998 
	`as£π_∑øm
(
	`IS_RCC_DFSDMACLK_SOURCE
(
RCC_DFSDM1ACLKSour˚
));

2000 
tm¥eg
 = 
RCC
->
DCKCFGR
;

2003 
tm¥eg
 &~
RCC_DCKCFGR_CKDFSDM1ASEL
;

2006 
tm¥eg
 |
RCC_DFSDM1ACLKSour˚
;

2009 
RCC
->
DCKCFGR
 = 
tm¥eg
;

2010 
	}
}

2012 #i‡
deföed
(
STM32F413_423xx
)

2023 
	$RCC_DFSDM2ACLKC⁄fig
(
uöt32_t
 
RCC_DFSDMACLKSour˚
)

2025 
uöt32_t
 
tm¥eg
 = 0;

2028 
	`as£π_∑øm
(
	`IS_RCC_DFSDMCLK_SOURCE
(
RCC_DFSDMACLKSour˚
));

2030 
tm¥eg
 = 
RCC
->
DCKCFGR
;

2033 
tm¥eg
 &~
RCC_DCKCFGR_CKDFSDM1ASEL
;

2036 
tm¥eg
 |
RCC_DFSDMACLKSour˚
;

2039 
RCC
->
DCKCFGR
 = 
tm¥eg
;

2040 
	}
}

2062 
	$RCC_TIMCLKPªsC⁄fig
(
uöt32_t
 
RCC_TIMCLKPªsˇÀr
)

2065 
	`as£π_∑øm
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKPªsˇÀr
));

2067 *(
__IO
 
uöt32_t
 *Ë
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKPªsˇÀr
;

2068 
	}
}

2104 
	$RCC_AHB1PîùhClockCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2107 
	`as£π_∑øm
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Pîùh
));

2109 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2110 i‡(
NewSèã
 !
DISABLE
)

2112 
RCC
->
AHB1ENR
 |
RCC_AHB1Pîùh
;

2116 
RCC
->
AHB1ENR
 &~
RCC_AHB1Pîùh
;

2118 
	}
}

2136 
	$RCC_AHB2PîùhClockCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2139 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

2140 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2142 i‡(
NewSèã
 !
DISABLE
)

2144 
RCC
->
AHB2ENR
 |
RCC_AHB2Pîùh
;

2148 
RCC
->
AHB2ENR
 &~
RCC_AHB2Pîùh
;

2150 
	}
}

2152 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2166 
	$RCC_AHB3PîùhClockCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2169 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

2170 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2172 i‡(
NewSèã
 !
DISABLE
)

2174 
RCC
->
AHB3ENR
 |
RCC_AHB3Pîùh
;

2178 
RCC
->
AHB3ENR
 &~
RCC_AHB3Pîùh
;

2180 
	}
}

2223 
	$RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2226 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

2227 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2229 i‡(
NewSèã
 !
DISABLE
)

2231 
RCC
->
APB1ENR
 |
RCC_APB1Pîùh
;

2235 
RCC
->
APB1ENR
 &~
RCC_APB1Pîùh
;

2237 
	}
}

2275 
	$RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2278 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

2279 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2281 i‡(
NewSèã
 !
DISABLE
)

2283 
RCC
->
APB2ENR
 |
RCC_APB2Pîùh
;

2287 
RCC
->
APB2ENR
 &~
RCC_APB2Pîùh
;

2289 
	}
}

2317 
	$RCC_AHB1PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2320 
	`as£π_∑øm
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Pîùh
));

2321 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2323 i‡(
NewSèã
 !
DISABLE
)

2325 
RCC
->
AHB1RSTR
 |
RCC_AHB1Pîùh
;

2329 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Pîùh
;

2331 
	}
}

2346 
	$RCC_AHB2PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2349 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

2350 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2352 i‡(
NewSèã
 !
DISABLE
)

2354 
RCC
->
AHB2RSTR
 |
RCC_AHB2Pîùh
;

2358 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Pîùh
;

2360 
	}
}

2362 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2373 
	$RCC_AHB3PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2376 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

2377 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2379 i‡(
NewSèã
 !
DISABLE
)

2381 
RCC
->
AHB3RSTR
 |
RCC_AHB3Pîùh
;

2385 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Pîùh
;

2387 
	}
}

2427 
	$RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2430 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

2431 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2432 i‡(
NewSèã
 !
DISABLE
)

2434 
RCC
->
APB1RSTR
 |
RCC_APB1Pîùh
;

2438 
RCC
->
APB1RSTR
 &~
RCC_APB1Pîùh
;

2440 
	}
}

2474 
	$RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2477 
	`as£π_∑øm
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Pîùh
));

2478 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2479 i‡(
NewSèã
 !
DISABLE
)

2481 
RCC
->
APB2RSTR
 |
RCC_APB2Pîùh
;

2485 
RCC
->
APB2RSTR
 &~
RCC_APB2Pîùh
;

2487 
	}
}

2523 
	$RCC_AHB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2526 
	`as£π_∑øm
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Pîùh
));

2527 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2528 i‡(
NewSèã
 !
DISABLE
)

2530 
RCC
->
AHB1LPENR
 |
RCC_AHB1Pîùh
;

2534 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Pîùh
;

2536 
	}
}

2555 
	$RCC_AHB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2558 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

2559 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2560 i‡(
NewSèã
 !
DISABLE
)

2562 
RCC
->
AHB2LPENR
 |
RCC_AHB2Pîùh
;

2566 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Pîùh
;

2568 
	}
}

2570 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2585 
	$RCC_AHB3PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2588 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

2589 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2590 i‡(
NewSèã
 !
DISABLE
)

2592 
RCC
->
AHB3LPENR
 |
RCC_AHB3Pîùh
;

2596 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Pîùh
;

2598 
	}
}

2642 
	$RCC_APB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2645 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

2646 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2647 i‡(
NewSèã
 !
DISABLE
)

2649 
RCC
->
APB1LPENR
 |
RCC_APB1Pîùh
;

2653 
RCC
->
APB1LPENR
 &~
RCC_APB1Pîùh
;

2655 
	}
}

2694 
	$RCC_APB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2697 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

2698 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2699 i‡(
NewSèã
 !
DISABLE
)

2701 
RCC
->
APB2LPENR
 |
RCC_APB2Pîùh
;

2705 
RCC
->
APB2LPENR
 &~
RCC_APB2Pîùh
;

2707 
	}
}

2718 
	$RCC_LSEModeC⁄fig
(
uöt8_t
 
RCC_Mode
)

2721 
	`as£π_∑øm
(
	`IS_RCC_LSE_MODE
(
RCC_Mode
));

2723 if(
RCC_Mode
 =
RCC_LSE_HIGHDRIVE_MODE
)

2725 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2729 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2731 
	}
}

2733 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2745 
	$RCC_LPTIM1ClockSour˚C⁄fig
(
uöt32_t
 
RCC_ClockSour˚
)

2748 
	`as£π_∑øm
(
	`IS_RCC_LPTIM1_CLOCKSOURCE
(
RCC_ClockSour˚
));

2751 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_LPTIM1SEL
;

2753 
RCC
->
DCKCFGR2
 |
RCC_ClockSour˚
;

2754 
	}
}

2757 #i‡
deföed
(
STM32F469_479xx
)

2767 
	$RCC_DSIClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2770 
	`as£π_∑øm
(
	`IS_RCC_DSI_CLOCKSOURCE
(
RCC_ClockSour˚
));

2772 if(
RCC_ClockSour˚
 =
RCC_DSICLKSour˚_PLLR
)

2774 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2778 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2780 
	}
}

2783 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2794 
	$RCC_48MHzClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2797 
	`as£π_∑øm
(
	`IS_RCC_48MHZ_CLOCKSOURCE
(
RCC_ClockSour˚
));

2798 #i‡
	`deföed
(
STM32F469_479xx
)

2799 if(
RCC_ClockSour˚
 =
RCC_48MHZCLKSour˚_PLLSAI
)

2801 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2805 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2807 #ñi‡ 
	`deföed
(
STM32F446xx
)

2808 if(
RCC_ClockSour˚
 =
RCC_48MHZCLKSour˚_PLLSAI
)

2810 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2814 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2816 #ñi‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2817 if(
RCC_ClockSour˚
 =
RCC_CK48CLKSOURCE_PLLI2SQ
)

2819 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2823 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2827 
	}
}

2838 
	$RCC_SDIOClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2841 
	`as£π_∑øm
(
	`IS_RCC_SDIO_CLOCKSOURCE
(
RCC_ClockSour˚
));

2842 #i‡
	`deföed
(
STM32F469_479xx
)

2843 if(
RCC_ClockSour˚
 =
RCC_SDIOCLKSour˚_SYSCLK
)

2845 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2849 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2851 #ñi‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

2852 if(
RCC_ClockSour˚
 =
RCC_SDIOCLKSour˚_SYSCLK
)

2854 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2858 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2862 
	}
}

2865 #i‡
deföed
(
STM32F446xx
)

2882 
	$RCC_AHB1ClockG©ögCmd
(
uöt32_t
 
RCC_AHB1ClockG©ög
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2885 
	`as£π_∑øm
(
	`IS_RCC_AHB1_CLOCKGATING
(
RCC_AHB1ClockG©ög
));

2887 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2888 i‡(
NewSèã
 !
DISABLE
)

2890 
RCC
->
CKGATENR
 &~
RCC_AHB1ClockG©ög
;

2894 
RCC
->
CKGATENR
 |
RCC_AHB1ClockG©ög
;

2896 
	}
}

2907 
	$RCC_SPDIFRXClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2910 
	`as£π_∑øm
(
	`IS_RCC_SPDIFRX_CLOCKSOURCE
(
RCC_ClockSour˚
));

2912 if(
RCC_ClockSour˚
 =
RCC_SPDIFRXCLKSour˚_PLLI2SP
)

2914 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2918 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2920 
	}
}

2931 
	$RCC_CECClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2934 
	`as£π_∑øm
(
	`IS_RCC_CEC_CLOCKSOURCE
(
RCC_ClockSour˚
));

2936 if(
RCC_ClockSour˚
 =
RCC_CECCLKSour˚_LSE
)

2938 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2942 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2944 
	}
}

2947 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

2958 
	$RCC_FMPI2C1ClockSour˚C⁄fig
(
uöt32_t
 
RCC_ClockSour˚
)

2961 
	`as£π_∑øm
(
	`IS_RCC_FMPI2C1_CLOCKSOURCE
(
RCC_ClockSour˚
));

2964 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_FMPI2C1SEL
;

2966 
RCC
->
DCKCFGR2
 |
RCC_ClockSour˚
;

2967 
	}
}

2973 #i‡
deföed
(
STM32F410xx
)

2980 
	$RCC_MCO1Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2983 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2985 *(
__IO
 
uöt32_t
 *Ë
RCC_CFGR_MCO1EN_BB
 = (uöt32_t)
NewSèã
;

2986 
	}
}

2994 
	$RCC_MCO2Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2997 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2999 *(
__IO
 
uöt32_t
 *Ë
RCC_CFGR_MCO2EN_BB
 = (uöt32_t)
NewSèã
;

3000 
	}
}

3030 
	$RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

3033 
	`as£π_∑øm
(
	`IS_RCC_IT
(
RCC_IT
));

3034 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

3035 i‡(
NewSèã
 !
DISABLE
)

3038 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

3043 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 &(uöt8_t)~
RCC_IT
;

3045 
	}
}

3067 
FœgSètus
 
	$RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
)

3069 
uöt32_t
 
tmp
 = 0;

3070 
uöt32_t
 
°©u§eg
 = 0;

3071 
FœgSètus
 
bô°©us
 = 
RESET
;

3074 
	`as£π_∑øm
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

3077 
tmp
 = 
RCC_FLAG
 >> 5;

3078 i‡(
tmp
 == 1)

3080 
°©u§eg
 = 
RCC
->
CR
;

3082 i‡(
tmp
 == 2)

3084 
°©u§eg
 = 
RCC
->
BDCR
;

3088 
°©u§eg
 = 
RCC
->
CSR
;

3092 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

3093 i‡((
°©u§eg
 & ((
uöt32_t
)1 << 
tmp
)Ë!(uöt32_t)
RESET
)

3095 
bô°©us
 = 
SET
;

3099 
bô°©us
 = 
RESET
;

3102  
bô°©us
;

3103 
	}
}

3112 
	$RCC_CÀ¨Fœg
()

3115 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

3116 
	}
}

3132 
ITSètus
 
	$RCC_GëITSètus
(
uöt8_t
 
RCC_IT
)

3134 
ITSètus
 
bô°©us
 = 
RESET
;

3137 
	`as£π_∑øm
(
	`IS_RCC_GET_IT
(
RCC_IT
));

3140 i‡((
RCC
->
CIR
 & 
RCC_IT
Ë!(
uöt32_t
)
RESET
)

3142 
bô°©us
 = 
SET
;

3146 
bô°©us
 = 
RESET
;

3149  
bô°©us
;

3150 
	}
}

3166 
	$RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
)

3169 
	`as£π_∑øm
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

3173 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

3174 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/spl/stm32f4xx_usart.c

92 
	~"°m32f4xx_ußπ.h
"

93 
	~"°m32f4xx_rcc.h
"

108 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

	)

109 
	gUSART_CR1_PS
 | 
	gUSART_CR1_TE
 | \

110 
	gUSART_CR1_RE
))

113 
	#CR2_CLOCK_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

	)

114 
	gUSART_CR2_CPHA
 | 
	gUSART_CR2_LBCL
))

117 
	#CR3_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

120 
	#IT_MASK
 ((
uöt16_t
)0x001F)

	)

187 
	$USART_DeInô
(
USART_Ty≥Def
* 
USARTx
)

190 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

192 i‡(
USARTx
 =
USART1
)

194 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
ENABLE
);

195 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
DISABLE
);

197 i‡(
USARTx
 =
USART2
)

199 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
ENABLE
);

200 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
DISABLE
);

202 i‡(
USARTx
 =
USART3
)

204 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
ENABLE
);

205 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
DISABLE
);

207 i‡(
USARTx
 =
UART4
)

209 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
ENABLE
);

210 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
DISABLE
);

212 i‡(
USARTx
 =
UART5
)

214 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
ENABLE
);

215 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
DISABLE
);

217 i‡(
USARTx
 =
USART6
)

219 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART6
, 
ENABLE
);

220 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART6
, 
DISABLE
);

222 i‡(
USARTx
 =
UART7
)

224 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART7
, 
ENABLE
);

225 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART7
, 
DISABLE
);

229 i‡(
USARTx
 =
UART8
)

231 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART8
, 
ENABLE
);

232 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART8
, 
DISABLE
);

235 
	}
}

246 
	$USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
)

248 
uöt32_t
 
tm¥eg
 = 0x00, 
≠b˛ock
 = 0x00;

249 
uöt32_t
 
öãgîdividî
 = 0x00;

250 
uöt32_t
 
‰a˘i⁄Ædividî
 = 0x00;

251 
RCC_ClocksTy≥Def
 
RCC_ClocksSètus
;

254 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

255 
	`as£π_∑øm
(
	`IS_USART_BAUDRATE
(
USART_InôSåu˘
->
USART_BaudR©e
));

256 
	`as£π_∑øm
(
	`IS_USART_WORD_LENGTH
(
USART_InôSåu˘
->
USART_W‹dLígth
));

257 
	`as£π_∑øm
(
	`IS_USART_STOPBITS
(
USART_InôSåu˘
->
USART_St›Bôs
));

258 
	`as£π_∑øm
(
	`IS_USART_PARITY
(
USART_InôSåu˘
->
USART_P¨ôy
));

259 
	`as£π_∑øm
(
	`IS_USART_MODE
(
USART_InôSåu˘
->
USART_Mode
));

260 
	`as£π_∑øm
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
));

263 i‡(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 !
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
)

265 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

269 
tm¥eg
 = 
USARTx
->
CR2
;

272 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_STOP
);

276 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_St›Bôs
;

279 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

282 
tm¥eg
 = 
USARTx
->
CR1
;

285 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR1_CLEAR_MASK
);

291 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_W‹dLígth
 | USART_InôSåu˘->
USART_P¨ôy
 |

292 
USART_InôSåu˘
->
USART_Mode
;

295 
USARTx
->
CR1
 = (
uöt16_t
)
tm¥eg
;

298 
tm¥eg
 = 
USARTx
->
CR3
;

301 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR3_CLEAR_MASK
);

305 
tm¥eg
 |
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
;

308 
USARTx
->
CR3
 = (
uöt16_t
)
tm¥eg
;

312 
	`RCC_GëClocksFªq
(&
RCC_ClocksSètus
);

314 i‡((
USARTx
 =
USART1
Ë|| (USARTx =
USART6
))

316 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK2_Fªquícy
;

320 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK1_Fªquícy
;

324 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

327 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (2 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

332 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (4 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

334 
tm¥eg
 = (
öãgîdividî
 / 100) << 4;

337 
‰a˘i⁄Ædividî
 = 
öãgîdividî
 - (100 * (
tm¥eg
 >> 4));

340 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

342 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 8Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x07);

346 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 16Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x0F);

350 
USARTx
->
BRR
 = (
uöt16_t
)
tm¥eg
;

351 
	}
}

359 
	$USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
)

362 
USART_InôSåu˘
->
USART_BaudR©e
 = 9600;

363 
USART_InôSåu˘
->
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

364 
USART_InôSåu˘
->
USART_St›Bôs
 = 
USART_St›Bôs_1
;

365 
USART_InôSåu˘
->
USART_P¨ôy
 = 
USART_P¨ôy_No
 ;

366 
USART_InôSåu˘
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

367 
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

368 
	}
}

379 
	$USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

381 
uöt32_t
 
tm¥eg
 = 0x00;

383 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

384 
	`as£π_∑øm
(
	`IS_USART_CLOCK
(
USART_ClockInôSåu˘
->
USART_Clock
));

385 
	`as£π_∑øm
(
	`IS_USART_CPOL
(
USART_ClockInôSåu˘
->
USART_CPOL
));

386 
	`as£π_∑øm
(
	`IS_USART_CPHA
(
USART_ClockInôSåu˘
->
USART_CPHA
));

387 
	`as£π_∑øm
(
	`IS_USART_LASTBIT
(
USART_ClockInôSåu˘
->
USART_La°Bô
));

390 
tm¥eg
 = 
USARTx
->
CR2
;

392 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR2_CLOCK_CLEAR_MASK
);

398 
tm¥eg
 |(
uöt32_t
)
USART_ClockInôSåu˘
->
USART_Clock
 | USART_ClockInôSåu˘->
USART_CPOL
 |

399 
USART_ClockInôSåu˘
->
USART_CPHA
 | USART_ClockInôSåu˘->
USART_La°Bô
;

401 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

402 
	}
}

410 
	$USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

413 
USART_ClockInôSåu˘
->
USART_Clock
 = 
USART_Clock_DißbÀ
;

414 
USART_ClockInôSåu˘
->
USART_CPOL
 = 
USART_CPOL_Low
;

415 
USART_ClockInôSåu˘
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

416 
USART_ClockInôSåu˘
->
USART_La°Bô
 = 
USART_La°Bô_DißbÀ
;

417 
	}
}

427 
	$USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

430 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

431 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

433 i‡(
NewSèã
 !
DISABLE
)

436 
USARTx
->
CR1
 |
USART_CR1_UE
;

441 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_UE
);

443 
	}
}

453 
	$USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
)

456 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

461 
USARTx
->
GTPR
 |
USART_PªsˇÀr
;

462 
	}
}

474 
	$USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

477 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

478 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

480 i‡(
NewSèã
 !
DISABLE
)

483 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

488 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_OVER8
);

490 
	}
}

500 
	$USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

503 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

504 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

506 i‡(
NewSèã
 !
DISABLE
)

509 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

514 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_ONEBIT
);

516 
	}
}

557 
	$USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
)

560 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

561 
	`as£π_∑øm
(
	`IS_USART_DATA
(
D©a
));

564 
USARTx
->
DR
 = (
D©a
 & (
uöt16_t
)0x01FF);

565 
	}
}

573 
uöt16_t
 
	$USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
)

576 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

579  (
uöt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

580 
	}
}

625 
	$USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
)

628 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as£π_∑øm
(
	`IS_USART_ADDRESS
(
USART_Addªss
));

632 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_ADD
);

634 
USARTx
->
CR2
 |
USART_Addªss
;

635 
	}
}

645 
	$USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

648 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

651 i‡(
NewSèã
 !
DISABLE
)

654 
USARTx
->
CR1
 |
USART_CR1_RWU
;

659 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_RWU
);

661 
	}
}

672 
	$USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
)

675 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

676 
	`as£π_∑øm
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

678 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_WAKE
);

679 
USARTx
->
CR1
 |
USART_WakeUp
;

680 
	}
}

741 
	$USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
)

744 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

745 
	`as£π_∑øm
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBªakDëe˘Lígth
));

747 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_LBDL
);

748 
USARTx
->
CR2
 |
USART_LINBªakDëe˘Lígth
;

749 
	}
}

759 
	$USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

762 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

763 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

765 i‡(
NewSèã
 !
DISABLE
)

768 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

773 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_LINEN
);

775 
	}
}

783 
	$USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
)

786 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

789 
USARTx
->
CR1
 |
USART_CR1_SBK
;

790 
	}
}

836 
	$USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

839 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

840 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

842 i‡(
NewSèã
 !
DISABLE
)

845 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

850 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_HDSEL
);

852 
	}
}

920 
	$USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
)

923 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

926 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

928 
USARTx
->
GTPR
 |(
uöt16_t
)((uöt16_t)
USART_Gu¨dTime
 << 0x08);

929 
	}
}

939 
	$USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

942 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

943 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

944 i‡(
NewSèã
 !
DISABLE
)

947 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

952 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_SCEN
);

954 
	}
}

964 
	$USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

967 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

968 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

969 i‡(
NewSèã
 !
DISABLE
)

972 
USARTx
->
CR3
 |
USART_CR3_NACK
;

977 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_NACK
);

979 
	}
}

1035 
	$USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
)

1038 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1039 
	`as£π_∑øm
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1041 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_IRLP
);

1042 
USARTx
->
CR3
 |
USART_IrDAMode
;

1043 
	}
}

1053 
	$USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1056 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1057 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1059 i‡(
NewSèã
 !
DISABLE
)

1062 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1067 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_IREN
);

1069 
	}
}

1099 
	$USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1102 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1103 
	`as£π_∑øm
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1104 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1106 i‡(
NewSèã
 !
DISABLE
)

1110 
USARTx
->
CR3
 |
USART_DMAReq
;

1116 
USARTx
->
CR3
 &(
uöt16_t
)~
USART_DMAReq
;

1118 
	}
}

1231 
	$USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1233 
uöt32_t
 
ußπªg
 = 0x00, 
ôpos
 = 0x00, 
ômask
 = 0x00;

1234 
uöt32_t
 
ußπxba£
 = 0x00;

1236 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1237 
	`as£π_∑øm
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1238 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1241 i‡(
USART_IT
 =
USART_IT_CTS
)

1243 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1246 
ußπxba£
 = (
uöt32_t
)
USARTx
;

1249 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

1252 
ôpos
 = 
USART_IT
 & 
IT_MASK
;

1253 
ômask
 = (((
uöt32_t
)0x01Ë<< 
ôpos
);

1255 i‡(
ußπªg
 == 0x01)

1257 
ußπxba£
 += 0x0C;

1259 i‡(
ußπªg
 == 0x02)

1261 
ußπxba£
 += 0x10;

1265 
ußπxba£
 += 0x14;

1267 i‡(
NewSèã
 !
DISABLE
)

1269 *(
__IO
 
uöt32_t
*)
ußπxba£
 |
ômask
;

1273 *(
__IO
 
uöt32_t
*)
ußπxba£
 &~
ômask
;

1275 
	}
}

1295 
FœgSètus
 
	$USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

1297 
FœgSètus
 
bô°©us
 = 
RESET
;

1299 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1300 
	`as£π_∑øm
(
	`IS_USART_FLAG
(
USART_FLAG
));

1303 i‡(
USART_FLAG
 =
USART_FLAG_CTS
)

1305 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1308 i‡((
USARTx
->
SR
 & 
USART_FLAG
Ë!(
uöt16_t
)
RESET
)

1310 
bô°©us
 = 
SET
;

1314 
bô°©us
 = 
RESET
;

1316  
bô°©us
;

1317 
	}
}

1344 
	$USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

1347 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1348 
	`as£π_∑øm
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1351 i‡((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1353 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1356 
USARTx
->
SR
 = (
uöt16_t
)~
USART_FLAG
;

1357 
	}
}

1378 
ITSètus
 
	$USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1380 
uöt32_t
 
bôpos
 = 0x00, 
ômask
 = 0x00, 
ußπªg
 = 0x00;

1381 
ITSètus
 
bô°©us
 = 
RESET
;

1383 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1384 
	`as£π_∑øm
(
	`IS_USART_GET_IT
(
USART_IT
));

1387 i‡(
USART_IT
 =
USART_IT_CTS
)

1389 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1393 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

1395 
ômask
 = 
USART_IT
 & 
IT_MASK
;

1396 
ômask
 = (
uöt32_t
)0x01 << itmask;

1398 i‡(
ußπªg
 == 0x01)

1400 
ômask
 &
USARTx
->
CR1
;

1402 i‡(
ußπªg
 == 0x02)

1404 
ômask
 &
USARTx
->
CR2
;

1408 
ômask
 &
USARTx
->
CR3
;

1411 
bôpos
 = 
USART_IT
 >> 0x08;

1412 
bôpos
 = (
uöt32_t
)0x01 << bitpos;

1413 
bôpos
 &
USARTx
->
SR
;

1414 i‡((
ômask
 !(
uöt16_t
)
RESET
)&&(
bôpos
 != (uint16_t)RESET))

1416 
bô°©us
 = 
SET
;

1420 
bô°©us
 = 
RESET
;

1423  
bô°©us
;

1424 
	}
}

1452 
	$USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1454 
uöt16_t
 
bôpos
 = 0x00, 
ômask
 = 0x00;

1456 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1457 
	`as£π_∑øm
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1460 i‡(
USART_IT
 =
USART_IT_CTS
)

1462 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1465 
bôpos
 = 
USART_IT
 >> 0x08;

1466 
ômask
 = ((
uöt16_t
)0x01 << (uöt16_t)
bôpos
);

1467 
USARTx
->
SR
 = (
uöt16_t
)~
ômask
;

1468 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/storage/eeprom.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

3 
	~"°m32_libs/bo˘ok_ty≥s.h
"

4 
	~"ì¥om.h
"

6 
	~"Tu¨eg_ID.h
"

7 
	~"Tu¨eg_îr‹s.h
"

10 vﬁ©ûê
boﬁ
 
	gEïrom_Inô_d⁄e

Ál£
;

13 
	$Eïrom_deöô
()

15 
	`I2C_Cmd
(
I2C1
, 
DISABLE
);

16 
	`I2C_DeInô
(
I2C1
);

19 
RCC
->
APB1ENR
 &~
RCC_APB1ENR_I2C1EN
;

22 
	`GPIO_c⁄figuª
(
GPIOB
, 6, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

23 
	`GPIO_c⁄figuª
(
GPIOB
, 7, 
GPIO_MODE_IN
, 
GPIO_OUT_OD
, 
GPIO_SPEED_LOW
, 
GPIO_PULL_NONE
);

26 
Eïrom_Inô_d⁄e

Ál£
;

27 
	}
}

34 
	$Eïrom_öô
()

36 
I2C_InôTy≥Def
 
I2C_InôSåu˘uª
;

39 if(
Eïrom_Inô_d⁄e
 =
åue
)

44 
Eïrom_Inô_d⁄e

åue
;

47 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOBEN
;

48 
RCC
->
APB1ENR
 |
RCC_APB1ENR_I2C1EN
;

51 
	`GPIO_c⁄figuª
(
GPIOB
, 6, 
GPIO_MODE_AF
, 
GPIO_OUT_OD
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_NONE
);

52 
	`GPIO_c⁄figuª
(
GPIOB
, 7, 
GPIO_MODE_AF
, 
GPIO_OUT_OD
, 
GPIO_SPEED_HIGH
, 
GPIO_PULL_NONE
);

55 
	`GPIO_SëAF
(
GPIOB
, 6, 4);

56 
	`GPIO_SëAF
(
GPIOB
, 7, 4);

59 
I2C_InôSåu˘uª
.
I2C_Mode
 = 
I2C_Mode_I2C
;

60 
I2C_InôSåu˘uª
.
I2C_DutyCy˛e
 = 
I2C_DutyCy˛e_2
;

61 
I2C_InôSåu˘uª
.
I2C_OwnAddªss1
 = 
I2C_OWN_ADDRESS
;

62 
I2C_InôSåu˘uª
.
I2C_Ack
 = 
I2C_Ack_E«bÀ
;

63 
I2C_InôSåu˘uª
.
I2C_AcknowÀdgedAddªss
 = 
I2C_AcknowÀdgedAddªss_7bô
;

64 
I2C_InôSåu˘uª
.
I2C_ClockS≥ed
 = 
I2C_SPEED
;

66 
	`I2C_Cmd
(
I2C1
, 
ENABLE
);

67 
	`I2C_Inô
(
I2C1
, &
I2C_InôSåu˘uª
);

69 
	}
}

73 
ì¥om_ªsu…_t
 
	$ì¥om_wrôe_byã
(
U32
 
Addªss
, U32 
d©a
)

75 
U32
 
sEETimeout
;

76 
ì¥om_ªsu…_t
 
waô_ªsu…
;

79 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

80 
	`I2C_GëFœgSètus
(
I2C1
, 
I2C_FLAG_BUSY
))

82 if((
sEETimeout
--Ë=0Ë 
EERES_BUS_BUSY
;

88 
waô_ªsu…

	`ì¥om_waô
();

90 if–
waô_ªsu…
 !
EERES_READY
)

92  
waô_ªsu…
;

96 
	`I2C_Gíî©eSTART
(
I2C1
, 
ENABLE
);

99 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

100 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_MODE_SELECT
))

102 if((
sEETimeout
--Ë=0Ë 
EERES_MASTER_MODE
;

106 
	`I2C_Síd7bôAddªss
(
I2C1
, (
U8
Ë
sEE_HW_ADDRESS
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

110 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

111 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

113 if((
sEETimeout
--Ë=0Ë 
EERES_MASTER_WRITE
;

118 
	`I2C_SídD©a
(
I2C1
, (
U8
)((
Addªss
 & 0xFF00) >> 8));

121 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

122 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

124 if((
sEETimeout
--Ë=0Ë 
EERES_TRANSMIT_FAIL
;

128 
	`I2C_SídD©a
(
I2C1
, (
U8
)(
Addªss
 & 0x00FF));

131 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

132 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

134 if((
sEETimeout
--Ë=0Ë 
EERES_TRANSMIT_FAIL
;

139 
	`I2C_SídD©a
(
I2C1
, 
d©a
);

142 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

143 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

145 if((
sEETimeout
--Ë=0Ë 
EERES_TRANSMIT_FAIL
;

148 
	`I2C_Gíî©eSTOP
(
I2C1
, 
ENABLE
);

154 ()
I2C1
->
SR1
;

155 ()
I2C1
->
SR2
;

157  
EERES_OK
;

158 
	}
}

162 
ì¥om_ªsu…_t
 
	$ì¥om_ªad_byã
(
U32
 
Addªss
, 
U8
 * 
D©a_ªad
)

164 
U32
 
sEETimeout
;

165 
ì¥om_ªsu…_t
 
waô_ªsu…
;

168 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

169 
	`I2C_GëFœgSètus
(
I2C1
, 
I2C_FLAG_BUSY
))

171 if((
sEETimeout
--Ë=0Ë 
EERES_BUS_BUSY
;

177 
waô_ªsu…

	`ì¥om_waô
();

179 if–
waô_ªsu…
 !
EERES_READY
)

181  
waô_ªsu…
;

184 
	`I2C_Gíî©eSTART
(
I2C1
, 
ENABLE
);

187 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

188 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_MODE_SELECT
))

190 if((
sEETimeout
--Ë=0Ë 
EERES_MASTER_MODE
;

198 
	`I2C_Síd7bôAddªss
(
I2C1
, (
U8
Ë
sEE_HW_ADDRESS
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

202 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

203 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

205 if((
sEETimeout
--Ë=0Ë 
EERES_MASTER_WRITE
;

209 
	`I2C_SídD©a
(
I2C1
, (
U8
)((
Addªss
 & 0xFF00) >> 8));

212 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

213 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

215 if((
sEETimeout
--Ë=0Ë 
EERES_TRANSMIT_FAIL
;

219 
	`I2C_SídD©a
(
I2C1
, (
U8
)(
Addªss
 & 0x00FF));

222 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

223 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTED
))

225 if((
sEETimeout
--Ë=0Ë 
EERES_TRANSMIT_FAIL
;

232 
	`I2C_Gíî©eSTART
(
I2C1
, 
ENABLE
);

235 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

236 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_MODE_SELECT
))

238 if((
sEETimeout
--Ë=0Ë 
EERES_MASTER_MODE
;

242 
	`I2C_Síd7bôAddªss
(
I2C1
, (
U8
Ë(
sEE_HW_ADDRESS
 | 0x01), 
I2C_Dúe˘i⁄_Re˚ivî
);

245 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

246 
	`I2C_GëFœgSètus
(
I2C1
, 
I2C_FLAG_ADDR
Ë=
RESET
)

248 if((
sEETimeout
--Ë=0Ë 
EERES_ADDR_FAIL
;

252 
	`I2C_AcknowÀdgeC⁄fig
(
I2C1
, 
DISABLE
);

255 
	`__dißbÀ_úq
();

258 ()
I2C1
->
SR2
;

260 
	`I2C_Gíî©eSTOP
(
I2C1
, 
ENABLE
);

262 
	`__íabÀ_úq
();

266 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

267 
	`I2C_GëFœgSètus
(
I2C1
, 
I2C_FLAG_RXNE
Ë=
RESET
)

269 if((
sEETimeout
--Ë=0Ë 
EERES_RX_FAIL
;

273 *
D©a_ªad

	`I2C_Re˚iveD©a
(
I2C1
);

276 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

277 
I2C1
->
CR1
 & 
I2C_CR1_STOP
)

279 if((
sEETimeout
--Ë=0Ë 
EERES_STOP_FAIL
;

283 
	`I2C_AcknowÀdgeC⁄fig
(
I2C1
, 
ENABLE
);

285  
EERES_OK
;

286 
	}
}

295 
ì¥om_ªsu…_t
 
	$ì¥om_waô
()

297 
U32
 
sEETimeout
;

298 
VU16
 
tmpSR1
 = 0;

299 
VU32
 
sEETrüls
 = 0;

302 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

303 
	`I2C_GëFœgSètus
(
I2C1
, 
I2C_FLAG_BUSY
))

305 if((
sEETimeout
--Ë=0Ë 
EERES_BUS_BUSY
;

311 
sEETrüls
 < 
sEE_MAX_TRIALS_NUMBER
)

313 
	`I2C_Gíî©eSTART
(
I2C1
, 
ENABLE
);

316 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

317 !
	`I2C_CheckEvít
(
I2C1
, 
I2C_EVENT_MASTER_MODE_SELECT
))

319 if((
sEETimeout
--Ë=0Ë 
EERES_MASTER_MODE
;

323 
	`I2C_Síd7bôAddªss
(
I2C1
, (
U8
Ë
sEE_HW_ADDRESS
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

325 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

329 
tmpSR1
 = 
I2C1
->
SR1
;

331 if((
sEETimeout
--Ë=0Ë 
EERES_SLAVE_ACK
;

333 (
tmpSR1
 & (
I2C_SR1_ADDR
 | 
I2C_SR1_AF
)) == 0);

336 i‡(
tmpSR1
 & 
I2C_SR1_ADDR
)

338 ()
I2C1
->
SR2
;

339 
	`I2C_Gíî©eSTOP
(
I2C1
, 
ENABLE
);

341  
EERES_READY
;

345 
	`I2C_CÀ¨Fœg
(
I2C1
, 
I2C_FLAG_AF
);

349 
sEETrüls
++;

352  
EERES_MAX_TRIALS
;

353 
	}
}

361 
ì¥om_ªsu…_t
 
	$ì¥om_ªad_byãs
(
U32
 
Addªss
, U32 * 
pT¨gë
, U32 
Lígth
)

363 
U32
 
ì¥om_d©a
 =0, 
i
;

364 
ì¥om_ªsu…_t
 
ì_ªsu…
;

365 
U8
 
d©a
;

367 
	`As£π
(
Lígth
 > 0, 
TID_EEPROM
, 0);

368 
	`As£π
(
Lígth
 < 5, 
TID_EEPROM
, 1);

374 
i
=0; i< 
Lígth
; i++)

376 
ì_ªsu…

	`ì¥om_ªad_byã
(
Addªss
 + 
i
, &
d©a
);

378 
	`ASSERT_EEPROM_RESULT_OK
(
ì_ªsu…
);

381 
ì¥om_d©a
 |(
d©a
 << 8*(
Lígth
 - (
i
+1)) );

385 *
pT¨gë

ì¥om_d©a
;

387  
EERES_OK
;

388 
	}
}

391 
ì¥om_ªsu…_t
 
	$ì¥om_wrôe_byãs
(
U32
 
Addªss
, U32 
D©a
, U32 
Lígth
)

393 
U32
 
i
;

394 
ì¥om_ªsu…_t
 
ì_ªsu…
;

396 
	`As£π
(
Lígth
 > 0, 
TID_EEPROM
, 2);

397 
	`As£π
(
Lígth
 < 5, 
TID_EEPROM
, 3);

399 
i
=0; i< 
Lígth
; i++)

402 
ì_ªsu…

	`ì¥om_wrôe_byã
(
Addªss
 + 
i
, (
U8
Ë(
D©a
 >> 8*(
Lígth
 - (i+1))) );

404 
	`ASSERT_EEPROM_RESULT_OK
(
ì_ªsu…
);

407  
EERES_OK
;

408 
	}
}

415 
ì¥om_ªsu…_t
 
	$ì¥om_upd©e_byã
(
U32
 
Addªss
, U32 
D©a
)

417 
ì¥om_ªsu…_t
 
ì_ªsu…
;

418 
U8
 
ì¥om_d©a
;

421 
ì_ªsu…

	`ì¥om_ªad_byã
(
Addªss
, &
ì¥om_d©a
);

423 
	`ASSERT_EEPROM_RESULT_OK
(
ì_ªsu…
);

426 if(
ì¥om_d©a
 =
D©a
)

428  
EERES_OK
;

432 
ì_ªsu…

	`ì¥om_wrôe_byã
(
Addªss
, 
D©a
);

434 
	`ASSERT_EEPROM_RESULT_OK
(
ì_ªsu…
);

437 
ì_ªsu…

	`ì¥om_ªad_byã
(
Addªss
, &
ì¥om_d©a
);

439 
	`ASSERT_EEPROM_RESULT_OK
(
ì_ªsu…
);

442 if(
ì¥om_d©a
 =
D©a
)

445  
EERES_OK
;

448  
EERES_VERIFICATION
;

449 
	}
}

457 
ì¥om_ªsu…_t
 
	$ì¥om_upd©e_byãs
(
U32
 
Addªss
, U32 
D©a
, U32 
Lígth
)

459 
U32
 
i
;

460 
ì¥om_ªsu…_t
 
ì_ªsu…
;

462 
	`As£π
(
Lígth
 > 0, 
TID_EEPROM
, 4);

463 
	`As£π
(
Lígth
 < 5, 
TID_EEPROM
, 5);

465 
i
=0; i< 
Lígth
; i++)

468 
ì_ªsu…

	`ì¥om_upd©e_byã
(
Addªss
 + 
i
, (
U8
Ë(
D©a
 >> 8*(
Lígth
 - (i+1))) );

470 
	`ASSERT_EEPROM_RESULT_OK
(
ì_ªsu…
);

473  
ì_ªsu…
;

474 
	}
}

484 
exec_ªsu…_t
 
	$Eïrom_lﬂd_d©a
(
U32
 
Ba£Addªss
, 
VU8
 * c⁄° 
pT¨gë
, U32 
Lígth
)

486 
U32
 
i
;

487 
ì¥om_ªsu…_t
 
ì_ªsu…
;

488 
U8
 
d©a
;

490 
i
=0; i< 
Lígth
; i++)

492 
ì_ªsu…

	`ì¥om_ªad_byã
(
Ba£Addªss
 + 
i
, &
d©a
);

494 
	`ASSERT_EEPROM_RESULT_OK
(
ì_ªsu…
);

497 *(
pT¨gë
 + 
i
)
d©a
;

500  
EXEC_OK
;

501 
	}
}

504 
exec_ªsu…_t
 
	$Eïrom_wrôe_d©a
(
U32
 
Ba£Addªss
, 
VU8
 * c⁄° 
pSour˚
, U32 
Lígth
)

506 
U32
 
i
;

507 
ì¥om_ªsu…_t
 
ì_ªsu…
;

509 
i
=0; i< 
Lígth
; i++)

511 
ì_ªsu…

	`ì¥om_wrôe_byã
(
Ba£Addªss
 + 
i
, *(
pSour˚
 +i) );

513 
	`ASSERT_EEPROM_RESULT_OK
(
ì_ªsu…
);

516  
EXEC_OK
;

517 
	}
}

520 
exec_ªsu…_t
 
	$Eïrom_upd©e_d©a
(
U32
 
Ba£Addªss
, 
VU8
 * c⁄° 
pSour˚
, U32 
Lígth
)

522 
U32
 
i
;

523 
ì¥om_ªsu…_t
 
ì_ªsu…
;

525 
i
=0; i< 
Lígth
; i++)

527 
ì_ªsu…

	`ì¥om_upd©e_byã
(
Ba£Addªss
 + 
i
, *(
pSour˚
 +i) );

529 
	`ASSERT_EEPROM_RESULT_OK
(
ì_ªsu…
);

532  
EXEC_OK
;

533 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/storage/eeprom.h

1 #i‚de‡
EEPROM_H_INCLUDED


2 
	#EEPROM_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

9 
	#sEE_HW_ADDRESS
 0xA0

	)

10 
	#I2C_OWN_ADDRESS
 0xA0

	)

12 
	#I2C_SPEED
 300000

	)

22 
	#sEE_FLAG_TIMEOUT
 ((
uöt32_t
)0x1000)

	)

23 
	#sEE_LONG_TIMEOUT
 ((
uöt32_t
)(10 * 
sEE_FLAG_TIMEOUT
))

	)

27 
	#sEE_MAX_TRIALS_NUMBER
 150

	)

35 
	mEERES_OK
 =0,

36 
	mEERES_BUS_BUSY
,

37 
	mEERES_MASTER_MODE
,

38 
	mEERES_MASTER_WRITE
,

39 
	mEERES_TRANSMIT_FAIL
,

40 
	mEERES_ADDR_FAIL
,

41 
	mEERES_RX_FAIL
,

42 
	mEERES_STOP_FAIL
,

43 
	mEERES_SLAVE_ACK
,

44 
	mEERES_MAX_TRIALS
,

45 
	mEERES_VERIFICATION
,

46 
	mEERES_READY


48 } 
	tì¥om_ªsu…_t
;

51 
	#ASSERT_EEPROM_RESULT_OK
(
ìªs_code
Ëif(”îes_codeË!
EERES_OK
Ë 
EXEC_ERROR


	)

55 
ì¥om_ªsu…_t
 
ì¥om_ªad_byã
(
U32
 
Addªss
, 
U8
 * 
D©a_ªad
);

56 
ì¥om_ªsu…_t
 
ì¥om_ªad_byãs
(
U32
 
Addªss
, U32 * 
D©a
, U32 
Lígth
);

58 
ì¥om_ªsu…_t
 
ì¥om_wrôe_byã
(
U32
 
Addªss
, U32 
d©a
);

59 
ì¥om_ªsu…_t
 
ì¥om_wrôe_byãs
(
U32
 
Addªss
, U32 
D©a
, U32 
Lígth
);

61 
ì¥om_ªsu…_t
 
ì¥om_upd©e_byã
(
U32
 
Addªss
, U32 
D©a
);

62 
ì¥om_ªsu…_t
 
ì¥om_upd©e_byãs
(
U32
 
Addªss
, U32 
D©a
, U32 
Lígth
);

64 
ì¥om_ªsu…_t
 
ì¥om_waô
();

67 
Eïrom_öô
();

68 
Eïrom_deöô
();

70 
exec_ªsu…_t
 
Eïrom_lﬂd_d©a
(
U32
 
Ba£Addªss
, 
VU8
 * c⁄° 
pT¨gë
, U32 
Lígth
);

71 
exec_ªsu…_t
 
Eïrom_wrôe_d©a
(
U32
 
Ba£Addªss
, 
VU8
 * c⁄° 
pSour˚
, U32 
Lígth
);

72 
exec_ªsu…_t
 
Eïrom_upd©e_d©a
(
U32
 
Ba£Addªss
, 
VU8
 * c⁄° 
pSour˚
, U32 
Lígth
);

	@/home/oli/tenere/efi/Tuareg_sw/src/storage/eeprom_layout.h

1 #i‚de‡
EEPROM_LAYOUT_H_INCLUDED


2 
	#EEPROM_LAYOUT_H_INCLUDED


	)

4 
	~"Tu¨eg_c⁄fig.h
"

5 
	~"decodî_c⁄fig.h
"

6 
	~"ignôi⁄_c⁄fig.h
"

7 
	~"£ns‹_ˇlibøti⁄.h
"

13 
	#EEPROM_TUAREG_CONFIG_BASE
 1

	)

20 
	#EEPROM_SENSOR_CALIBRATION_BASE
 100

	)

26 
	#EEPROM_DECODER_CONFIG_BASE
 220

	)

32 
	#EEPROM_IGNITION_SETUP_BASE
 240

	)

38 
	#EEPROM_IGNITION_ADVTPS_BASE
 300

	)

47 
	#EEPROM_STORAGE_END
 1000

	)

	@/home/oli/tenere/efi/Tuareg_sw/src/storage/table.c

1 
	~<m©h.h
>

3 
	~"èbÀ.h
"

4 
	~"u¨t.h
"

5 
	~"u¨t_¥ötf.h
"

6 
	~"c⁄vîsi⁄.h
"

8 
	~"Tu¨eg.h
"

9 
	~"Tu¨eg_ID.h
"

10 
	~"Tu¨eg_îr‹s.h
"

12 
	~"ì¥om.h
"

13 
	~"ì¥om_œyout.h
"

16 c⁄° 
U32
 
	g˘2D_d©a_size
(
t2D_d©a_t
);

17 c⁄° 
U32
 
	g˘3D_d©a_size
(
t3D_d©a_t
);

23 
VF32
 
	$gëVÆue_t2D
(vﬁ©ûê
t2D_t
 *
‰omTabÀ
, 
VU32
 
X
)

25 
S32
 
xMö
 =0, 
xMax
 =0, 
yMö
 =0, 
yMax
 =0, 
xMax_ödex
 =0, 
i
 =0;

26 
F32
 
m
, 
y
;

32 
xMö
 = 
‰omTabÀ
->
d©a
.
axisX
[0];

33 
xMax
 = 
‰omTabÀ
->
d©a
.
axisX
[ 
T2D_DATA_DIMENSION
 -1 ];

34 if(
X
 > 
xMax
) { X = xMax; }

35 if(
X
 < 
xMö
) { X = xMin; }

40 
xMax
 = 
‰omTabÀ
->
d©a
.
axisX
[‰omTabÀ->
mgr
.
œ°_Xmax_ödex
];

41 
xMö
 = 
‰omTabÀ
->
d©a
.
axisX
[‰omTabÀ->
mgr
.
œ°_Xmax_ödex
 -1];

43 i‡–(
X
 < 
xMax
Ë&& (X > 
xMö
) )

46 
xMax_ödex
 = 
‰omTabÀ
->
mgr
.
œ°_Xmax_ödex
;

53 
i
 = 
T2D_DATA_DIMENSION
 -1; i >= 0; i--)

66 if–(
X
 =
‰omTabÀ
->
d©a
.
axisX
[
i
]) || (i == 0) )

69  
‰omTabÀ
->
d©a
.
axisY
[
i
];

80 if–(
X
 < 
‰omTabÀ
->
d©a
.
axisX
[
i
]) && (X > fromTable->data.axisX[i-1]) )

83 
xMax_ödex

i
;

86 
‰omTabÀ
->
mgr
.
œ°_Xmax_ödex

xMax_ödex
;

97 
xMax

‰omTabÀ
->
d©a
.
axisX
[
xMax_ödex
];

98 
xMö

‰omTabÀ
->
d©a
.
axisX
[
xMax_ödex
 -1];

99 
yMax

‰omTabÀ
->
d©a
.
axisY
[
xMax_ödex
];

100 
yMö

‰omTabÀ
->
d©a
.
axisY
[
xMax_ödex
 -1];

107 
m
(
yMax
 - 
yMö
Ë/ (
xMax
 - 
xMö
);

108 
y

m
 * (
X
 - 
xMö
Ë+ 
yMö
;

110  
y
;

111 
	}
}

118 
VF32
 
	$gëVÆue_t3D
(vﬁ©ûê
t3D_t
 * 
‰omTabÀ
, 
VU32
 
X
, VU32 
Y
)

120 
F32
 
A
 =0, 
B
 =0, 
C
 =0, 
D
 =0;

121 
U32
 
xMö
 =0, 
xMax
 =0, 
yMö
 =0, 
yMax
 =0;

122 
U32
 
xMö_ödex
 =0, 
xMax_ödex
 =0, 
yMö_ödex
 =0, 
yMax_ödex
 =0;

123 
U32
 
i
;

133 
xMö
 = 
‰omTabÀ
->
d©a
.
axisX
[0];

134 
xMax
 = 
‰omTabÀ
->
d©a
.
axisX
[ 
T3D_DATA_DIMENSION
 -1 ];

135 if(
X
 > 
xMax
) { X = xMax; }

136 if(
X
 < 
xMö
) { X = xMin; }

142 
xMax
 = 
‰omTabÀ
->
d©a
.
axisX
[‰omTabÀ->
mgr
.
œ°_Xmax_ödex
];

143 
xMö
 = 
‰omTabÀ
->
d©a
.
axisX
[‰omTabÀ->
mgr
.
œ°_Xmax_ödex
 -1];

150 if–(
X
 < 
xMax
Ë&& (X > 
xMö
) )

153 
xMax_ödex
 = 
‰omTabÀ
->
mgr
.
œ°_Xmax_ödex
;

154 
xMö_ödex
 = 
xMax_ödex
 -1;

158 i‡–((
‰omTabÀ
->
mgr
.
œ°_Xmax_ödex
 + 1Ë< 
T3D_DATA_DIMENSION
 ) && (
X
 > 
xMax
Ë&& (X < fromTabÀ->
d©a
.
axisX
[fromTable->mgr.last_Xmax_index +1 ]) )

161 
xMax_ödex

‰omTabÀ
->
mgr
.
œ°_Xmax_ödex
 + 1;

162 
xMö_ödex

‰omTabÀ
->
mgr
.
œ°_Xmax_ödex
;

163 
xMax

‰omTabÀ
->
d©a
.
axisX
[
xMax_ödex
];

164 
xMö

‰omTabÀ
->
d©a
.
axisX
[
xMö_ödex
];

167 
‰omTabÀ
->
mgr
.
œ°_Xmax_ödex

xMax_ödex
;

169 i‡–(
‰omTabÀ
->
mgr
.
œ°_Xmax_ödex
 > 1 ) && (
X
 < 
xMö
Ë&& (X > fromTabÀ->
d©a
.
axisX
[fromTable->mgr.last_Xmax_index -2]) )

172 
xMax_ödex

‰omTabÀ
->
mgr
.
œ°_Xmax_ödex
 -1;

173 
xMö_ödex

‰omTabÀ
->
mgr
.
œ°_Xmö_ödex
 -2;

174 
xMax

‰omTabÀ
->
d©a
.
axisX
[
xMax_ödex
];

175 
xMö

‰omTabÀ
->
d©a
.
axisX
[
xMö_ödex
];

178 
‰omTabÀ
->
mgr
.
œ°_Xmax_ödex

xMax_ödex
;

185 
i
 = 
T3D_DATA_DIMENSION
 -1; i >= 0; i--)

191 i‡–(
X
 =
‰omTabÀ
->
d©a
.
axisX
[
i
]) || (i == 0) )

193 if(
i
 == 0)

199 
xMax_ödex

i
+1;

200 
xMö_ödex

i
;

208 
xMax_ödex

i
;

209 
xMö_ödex

i
-1;

212 
xMax

‰omTabÀ
->
d©a
.
axisX
[
xMax_ödex
];

213 
xMö

‰omTabÀ
->
d©a
.
axisX
[
xMö_ödex
];

221 i‡–(
X
 < 
‰omTabÀ
->
d©a
.
axisX
[
i
]) && (X > fromTable->data.axisX[i-1]) )

223 
xMax

‰omTabÀ
->
d©a
.
axisX
[
i
];

224 
xMö

‰omTabÀ
->
d©a
.
axisX
[
i
-1];

225 
xMax_ödex

i
;

226 
xMö_ödex

i
-1;

227 
‰omTabÀ
->
mgr
.
œ°_Xmax_ödex

xMax_ödex
;

241 
yMö
 = 
‰omTabÀ
->
d©a
.
axisY
[0];

242 
yMax
 = 
‰omTabÀ
->
d©a
.
axisY
[ 
T3D_DATA_DIMENSION
 -1 ];

243 if(
Y
 > 
yMax
) { Y = yMax; }

244 if(
Y
 < 
yMö
) { Y = yMin; }

250 
yMax
 = 
‰omTabÀ
->
d©a
.
axisY
[‰omTabÀ->
mgr
.
œ°_Ymax_ödex
];

251 
yMö
 = 
‰omTabÀ
->
d©a
.
axisY
[‰omTabÀ->
mgr
.
œ°_Ymax_ödex
 -1];

258 if–(
Y
 < 
yMax
Ë&& (Y > 
yMö
) )

261 
yMax_ödex
 = 
‰omTabÀ
->
mgr
.
œ°_Ymax_ödex
;

262 
yMö_ödex
 = 
yMax_ödex
 -1;

266 i‡–((
‰omTabÀ
->
mgr
.
œ°_Ymax_ödex
 + 1Ë< 
T3D_DATA_DIMENSION
 ) && (
Y
 > 
yMax
Ë&& (Y < fromTabÀ->
d©a
.
axisY
[fromTable->mgr.last_Ymax_index +1 ]) )

269 
yMax_ödex

‰omTabÀ
->
mgr
.
œ°_Ymax_ödex
 + 1;

270 
yMö_ödex

‰omTabÀ
->
mgr
.
œ°_Ymax_ödex
;

271 
yMax

‰omTabÀ
->
d©a
.
axisY
[
yMax_ödex
];

272 
yMö

‰omTabÀ
->
d©a
.
axisY
[
yMö_ödex
];

275 
‰omTabÀ
->
mgr
.
œ°_Ymax_ödex

yMax_ödex
;

277 i‡–(
‰omTabÀ
->
mgr
.
œ°_Ymax_ödex
 > 1 ) && (
Y
 < 
yMö
Ë&& (Y > fromTabÀ->
d©a
.
axisY
[fromTable->mgr.last_Ymax_index -2]) )

280 
yMax_ödex

‰omTabÀ
->
mgr
.
œ°_Ymax_ödex
 -1;

281 
yMö_ödex

‰omTabÀ
->
mgr
.
œ°_Ymö_ödex
 -2;

282 
yMax

‰omTabÀ
->
d©a
.
axisY
[
yMax_ödex
];

283 
yMö

‰omTabÀ
->
d©a
.
axisY
[
yMö_ödex
];

286 
‰omTabÀ
->
mgr
.
œ°_Ymax_ödex

yMax_ödex
;

293 
i
 = 
T3D_DATA_DIMENSION
 -1; i >= 0; i--)

299 i‡–(
Y
 =
‰omTabÀ
->
d©a
.
axisY
[
i
]) || (i == 0) )

301 if(
i
 == 0)

307 
yMax_ödex

i
+1;

308 
yMö_ödex

i
;

316 
yMax_ödex

i
;

317 
yMö_ödex

i
-1;

320 
yMax

‰omTabÀ
->
d©a
.
axisY
[
yMax_ödex
];

321 
yMö

‰omTabÀ
->
d©a
.
axisY
[
yMö_ödex
];

329 i‡–(
Y
 < 
‰omTabÀ
->
d©a
.
axisY
[
i
]) && (Y > fromTable->data.axisY[i-1]) )

331 
yMax

‰omTabÀ
->
d©a
.
axisY
[
i
];

332 
yMö

‰omTabÀ
->
d©a
.
axisY
[
i
-1];

333 
yMax_ödex

i
;

334 
yMö_ödex

i
-1;

335 
‰omTabÀ
->
mgr
.
œ°_Ymax_ödex

yMax_ödex
;

348 
A

‰omTabÀ
->
d©a
.
axisZ
[
yMö_ödex
][
xMö_ödex
];

349 
B

‰omTabÀ
->
d©a
.
axisZ
[
yMö_ödex
][
xMax_ödex
];

350 
C

‰omTabÀ
->
d©a
.
axisZ
[
yMax_ödex
][
xMö_ödex
];

351 
D

‰omTabÀ
->
d©a
.
axisZ
[
yMax_ödex
][
xMax_ödex
];

368 
A
 *(
xMax
 - 
X
Ë* (
yMax
 - 
Y
);

369 
B
 *(
X
 -
xMö
Ë* (
yMax
 - 
Y
);

370 
C
 *(
xMax
 - 
X
Ë* (
Y
 - 
yMö
);

371 
D
 *(
X
 - 
xMö
Ë* (
Y
 -
yMö
);

373  (
A
 + 
B
 + 
C
 +
D
Ë/ ((
xMax
 - 
xMö
Ë* (
yMax
 - 
yMö
));

374 
	}
}

382 
exec_ªsu…_t
 
	$lﬂd_t2D_d©a
(vﬁ©ûê
t2D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Ba£Addªss
)

384 
exec_ªsu…_t
 
lﬂd_ªsu…
;

386 vﬁ©ûê
U8
 * c⁄° 
pD©a
(vﬁ©ûêU8 *Ë
pTabÀD©a
;

388 
lﬂd_ªsu…

	`Eïrom_lﬂd_d©a
(
Ba£Addªss
, 
pD©a
, 
˘2D_d©a_size
);

390  
lﬂd_ªsu…
;

391 
	}
}

399 
exec_ªsu…_t
 
	$lﬂd_t3D_d©a
(vﬁ©ûê
t3D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Ba£Addªss
)

401 
exec_ªsu…_t
 
lﬂd_ªsu…
;

403 vﬁ©ûê
U8
 * c⁄° 
pD©a
(vﬁ©ûêU8 *Ë
pTabÀD©a
;

405 
lﬂd_ªsu…

	`Eïrom_lﬂd_d©a
(
Ba£Addªss
, 
pD©a
, 
˘3D_d©a_size
);

407  
lﬂd_ªsu…
;

408 
	}
}

416 
exec_ªsu…_t
 
	$°‹e_t2D_d©a
(vﬁ©ûê
t2D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Ba£Addªss
)

418 vﬁ©ûê
U8
 * c⁄° 
pD©a
(vﬁ©ûêU8 *Ë
pTabÀD©a
;

420  
	`Eïrom_upd©e_d©a
(
Ba£Addªss
, 
pD©a
, 
˘2D_d©a_size
);

421 
	}
}

429 
exec_ªsu…_t
 
	$°‹e_t3D_d©a
(vﬁ©ûê
t3D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Ba£Addªss
)

431 vﬁ©ûê
U8
 * c⁄° 
pD©a
(vﬁ©ûêU8 *Ë
pTabÀD©a
;

433  
	`Eïrom_upd©e_d©a
(
Ba£Addªss
, 
pD©a
, 
˘3D_d©a_size
);

434 
	}
}

451 
	$show_t3D_d©a
(
USART_Ty≥Def
 * 
pP‹t
, vﬁ©ûê
t3D_d©a_t
 * 
pTabÀD©a
)

453 
U32
 
row
, 
cﬁumn
;

456 
row
0;Ñow < 
T3D_DATA_DIMENSION
;Ñow++)

459 
	`¥ötf_U
(
pP‹t
, 
pTabÀD©a
->
axisY
[
T3D_DATA_DIMENSION
 -1 - 
row
], 
PAD_5
);

462 
	`¥öt
(
pP‹t
, " . ");

465 
cﬁumn
 = 0; cﬁum¿< 
T3D_DATA_DIMENSION
; column++)

467 
	`¥ötf_U
(
pP‹t
, 
pTabÀD©a
->
axisZ
[
T3D_DATA_DIMENSION
 -1 - 
row
][
cﬁumn
], 
PAD_3
);

468 
	`¥öt
(
pP‹t
, " ");

471 
	`¥öt
(
pP‹t
, "\r\n");

475 
	`¥öt
(
pP‹t
, " ................................................................................................\r\n");

476 
	`¥öt
(
pP‹t
, " ");

479 
cﬁumn
 = 0; cﬁum¿< 
T3D_DATA_DIMENSION
; column++)

481 
	`¥ötf_U
(
pP‹t
, 
pTabÀD©a
->
axisX
[
cﬁumn
], 
PAD_5
);

484 
	`¥öt
(
pP‹t
, "\r\n");

486 
	}
}

494 
exec_ªsu…_t
 
	$modify_t2D_d©a
(vﬁ©ûê
t2D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Off£t
, U32 
VÆue
)

496 vﬁ©ûê
U8
 * c⁄° 
pD©a
(vﬁ©ûêU8 *Ë
pTabÀD©a
;

499 if(
Off£t
 >
˘2D_d©a_size
)

501  
EXEC_ERROR
;

504 *(
pD©a
 + 
Off£t
)(
U8
Ë
VÆue
;

506  
EXEC_OK
;

507 
	}
}

515 
exec_ªsu…_t
 
	$modify_t3D_d©a
(vﬁ©ûê
t3D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Off£t
, U32 
VÆue
)

517 vﬁ©ûê
U8
 * c⁄° 
pD©a
(vﬁ©ûêU8 *Ë
pTabÀD©a
;

520 if(
Off£t
 >
˘3D_d©a_size
)

522  
EXEC_ERROR
;

525 *(
pD©a
 + 
Off£t
)(
U8
Ë
VÆue
;

527  
EXEC_OK
;

528 
	}
}

537 
	$£nd_t2D_d©a
(
USART_Ty≥Def
 * 
pP‹t
, vﬁ©ûê
t2D_d©a_t
 * 
pTabÀ
)

539 vﬁ©ûê
U8
 * c⁄° 
pD©a
(vﬁ©ûêU8 *Ë
pTabÀ
;

541 
	`UART_£nd_d©a
(
pP‹t
, 
pD©a
, 
˘2D_d©a_size
);

542 
	}
}

551 
	$£nd_t3D_d©a
(
USART_Ty≥Def
 * 
pP‹t
, vﬁ©ûê
t3D_d©a_t
 * 
pTabÀ
)

553 vﬁ©ûê
U8
 * c⁄° 
pD©a
(vﬁ©ûêU8 *Ë
pTabÀ
;

555 
	`UART_£nd_d©a
(
pP‹t
, 
pD©a
, 
˘3D_d©a_size
);

556 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/storage/table.h

2 #i‚de‡
TABLE_H


3 
	#TABLE_H


	)

5 
	~"°m32_libs/bo˘ok_ty≥s.h
"

6 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

8 
	~"Tu¨eg_ty≥s.h
"

15 
	#T2D_DATA_DIMENSION
 16

	)

16 
	#T3D_DATA_DIMENSION
 16

	)

24 
	s_èbÀ_mgr_t
 {

29 
U32
 
	mœ°_Xmax_ödex
;

30 
U32
 
	mœ°_Xmö_ödex
;

31 
U32
 
	mœ°_Ymax_ödex
;

32 
U32
 
	mœ°_Ymö_ödex
;

35 
U32
 
	mdiv_X_lookup
;

36 
U32
 
	mdiv_Y_lookup
;

38 } 
	tèbÀ_mgr_t
;

52 
__©åibuã__
 ((
	t__∑cked__
)Ë
	t_t2D_d©a_t
 {

54 
U16
 
	gaxisX
[
T2D_DATA_DIMENSION
];

55 
U16
 
	gaxisY
[
T2D_DATA_DIMENSION
];

57 } 
	tt2D_d©a_t
;

71 
__©åibuã__
 ((
	t__∑cked__
)Ë
	t_t3D_d©a_t
 {

73 
U16
 
	gaxisX
[
T3D_DATA_DIMENSION
];

74 
U16
 
	gaxisY
[
T3D_DATA_DIMENSION
];

75 
U8
 
	gaxisZ
[
T3D_DATA_DIMENSION
] [T3D_DATA_DIMENSION];

77 } 
	tt3D_d©a_t
;

84 
	s_t2D_t
 {

86 
èbÀ_mgr_t
 
	mmgr
;

87 
t2D_d©a_t
 
	md©a
;

89 } 
	tt2D_t
;

95 
	s_t3D_t
 {

97 
èbÀ_mgr_t
 
	mmgr
;

98 
t3D_d©a_t
 
	md©a
;

100 } 
	tt3D_t
;

106 
VF32
 
gëVÆue_t2D
(vﬁ©ûê
t2D_t
 *
‰omTabÀ
, 
VU32
 
X
);

107 
VF32
 
gëVÆue_t3D
(vﬁ©ûê
t3D_t
 * 
‰omTabÀ
, 
VU32
 
X
, VU32 
Y
);

110 
exec_ªsu…_t
 
lﬂd_t2D_d©a
(vﬁ©ûê
t2D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Ba£Addªss
);

111 
exec_ªsu…_t
 
lﬂd_t3D_d©a
(vﬁ©ûê
t3D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Ba£Addªss
);

113 
exec_ªsu…_t
 
°‹e_t2D_d©a
(vﬁ©ûê
t2D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Ba£Addªss
);

114 
exec_ªsu…_t
 
°‹e_t3D_d©a
(vﬁ©ûê
t3D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Ba£Addªss
);

117 
exec_ªsu…_t
 
modify_t2D_d©a
(vﬁ©ûê
t2D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Off£t
, U32 
VÆue
);

118 
exec_ªsu…_t
 
modify_t3D_d©a
(vﬁ©ûê
t3D_d©a_t
 * 
pTabÀD©a
, 
U32
 
Off£t
, U32 
VÆue
);

120 
£nd_t2D_d©a
(
USART_Ty≥Def
 * 
pP‹t
, vﬁ©ûê
t2D_d©a_t
 * 
pTabÀ
);

121 
£nd_t3D_d©a
(
USART_Ty≥Def
 * 
pP‹t
, vﬁ©ûê
t3D_d©a_t
 * 
pTabÀ
);

124 
show_t3D_d©a
(
USART_Ty≥Def
 * 
pP‹t
, vﬁ©ûê
t3D_d©a_t
 * 
pTabÀD©a
);

	@/home/oli/tenere/efi/Tuareg_sw/src/timing/lowprio_scheduler.c

8 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

9 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

10 
	~"°m32_libs/bo˘ok_ty≥s.h
"

11 
	~"low¥io_scheduÀr.h
"

12 
	~"ignôi⁄_hw.h
"

13 
	~"fuñ_hw.h
"

15 vﬁ©ûê
low¥io_scheduÀr_t
 
	gLow¥io_ScheduÀr
;

18 
	$ß„_ˇŒback
(
ouçut_pö_t
 
dummy
)

21 
	}
}

25 
	$öô_low¥io_scheduÀr
()

28 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 =0;

29 
Low¥io_ScheduÀr
.
ch1_ˇŒback

ß„_ˇŒback
;

30 
Low¥io_ScheduÀr
.
ch2_ˇŒback

ß„_ˇŒback
;

31 
Low¥io_ScheduÀr
.
ch3_ˇŒback

ß„_ˇŒback
;

32 
Low¥io_ScheduÀr
.
ch4_ˇŒback

ß„_ˇŒback
;

36 
RCC
->
APB2ENR
 |
RCC_APB2ENR_TIM11EN
;

39 
TIM11
->
SR
(
U16
) 0;

42 
TIM11
->
PSC
(
U16
Ë
LOWPRIO_SCHEDULER_PERIOD_US
 * (
Sy°emC‹eClock
 / 1000000) - 1;

45 
TIM11
->
CR1
 |
TIM_CR1_CEN
;

46 
TIM11
->
EGR
 |
TIM_EGR_UG
;

49 
	`NVIC_SëPri‹ôy
(
TIM1_TRG_COM_TIM11_IRQn
, 15UL );

50 
	`NVIC_CÀ¨PídögIRQ
(
TIM1_TRG_COM_TIM11_IRQn
);

51 
	`NVIC_E«bÀIRQ
(
TIM1_TRG_COM_TIM11_IRQn
);

52 
	}
}

65 
	$low¥io_scheduÀr_£qmode_ch™√l
(
low¥io_scheduÀr_ch™√l_t
 
èrgë_ch
, (* 
ˇŒback_fun˘
)(
ouçut_pö_t
), 
U32
 
dñay1_us
, U32 
dñay2_us
, U32 
dñay3_us
, U32 
£q_Àngth
)

67 
èrgë_ch
)

69 
LOWPRIO_CH1
:

72 
Low¥io_ScheduÀr
.
ch1_dñay1_us

dñay1_us
;

73 
Low¥io_ScheduÀr
.
ch1_dñay2_us

dñay2_us
;

74 
Low¥io_ScheduÀr
.
ch1_dñay3_us

dñay3_us
;

77 
Low¥io_ScheduÀr
.
ch1_£quí˚_Àngth

£q_Àngth
;

78 
Low¥io_ScheduÀr
.
ch1_toggÀ_cou¡î

£q_Àngth
;

81 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH1_ENABLE_MASK
);

82 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH1_SEQUENCE_MASK
);

83 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH1_CYCLE_MASK
);

88 
LOWPRIO_CH2
:

91 
Low¥io_ScheduÀr
.
ch2_dñay1_us

dñay1_us
;

92 
Low¥io_ScheduÀr
.
ch2_dñay2_us

dñay2_us
;

93 
Low¥io_ScheduÀr
.
ch2_dñay3_us

dñay3_us
;

96 
Low¥io_ScheduÀr
.
ch2_£quí˚_Àngth

£q_Àngth
;

97 
Low¥io_ScheduÀr
.
ch2_toggÀ_cou¡î

£q_Àngth
;

101 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH2_ENABLE_MASK
);

102 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH2_CYCLE_MASK
);

106 
LOWPRIO_CH3
:

109 
Low¥io_ScheduÀr
.
ch3_dñay1_us

dñay1_us
;

110 
Low¥io_ScheduÀr
.
ch3_dñay2_us

dñay2_us
;

113 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH3_ENABLE_MASK
);

114 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH3_CYCLE_MASK
);

118 
LOWPRIO_CH4
:

121 
Low¥io_ScheduÀr
.
ch4_dñay1_us

dñay1_us
;

122 
Low¥io_ScheduÀr
.
ch4_dñay2_us

dñay2_us
;

125 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH4_ENABLE_MASK
);

126 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH4_CYCLE_MASK
);

136 
	`low¥io_scheduÀr_£t_ch™√l
(
èrgë_ch
, 
ˇŒback_fun˘
, 
PIN_TOGGLE
, 
dñay1_us
);

137 
	}
}

149 
	$low¥io_scheduÀr_toggÀmode_ch™√l
(
low¥io_scheduÀr_ch™√l_t
 
èrgë_ch
, (* 
ˇŒback_fun˘
)(
ouçut_pö_t
), 
U32
 
dñay1_us
, U32 
dñay2_us
)

151 
èrgë_ch
)

153 
LOWPRIO_CH1
:

156 
Low¥io_ScheduÀr
.
ch1_dñay1_us

dñay1_us
;

157 
Low¥io_ScheduÀr
.
ch1_dñay2_us

dñay2_us
;

160 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH1_ENABLE_MASK
);

161 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH1_CYCLE_MASK
);

165 
LOWPRIO_CH2
:

168 
Low¥io_ScheduÀr
.
ch2_dñay1_us

dñay1_us
;

169 
Low¥io_ScheduÀr
.
ch2_dñay2_us

dñay2_us
;

172 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH2_ENABLE_MASK
);

173 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH2_CYCLE_MASK
);

177 
LOWPRIO_CH3
:

180 
Low¥io_ScheduÀr
.
ch3_dñay1_us

dñay1_us
;

181 
Low¥io_ScheduÀr
.
ch3_dñay2_us

dñay2_us
;

184 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH3_ENABLE_MASK
);

185 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH3_CYCLE_MASK
);

189 
LOWPRIO_CH4
:

192 
Low¥io_ScheduÀr
.
ch4_dñay1_us

dñay1_us
;

193 
Low¥io_ScheduÀr
.
ch4_dñay2_us

dñay2_us
;

196 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH4_ENABLE_MASK
);

197 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH4_CYCLE_MASK
);

207 
	`low¥io_scheduÀr_£t_ch™√l
(
èrgë_ch
, 
ˇŒback_fun˘
, 
PIN_TOGGLE
, 
dñay1_us
);

208 
	}
}

212 
	$low¥io_scheduÀr_£t_ch™√l
(
low¥io_scheduÀr_ch™√l_t
 
èrgë_ch
, (* 
ˇŒback_fun˘
)(
ouçut_pö_t
), ouçut_pö_à
a˘i⁄
, 
U32
 
dñay_us
)

215 vﬁ©ûê
U64
 
com∑ª
;

216 
VU32
 
now
;

217 vﬁ©ûê
U64
 
ªmaö
;

220 
now

TIM11
->
CNT
;

223 if(
dñay_us
 > 
LOWPRIO_SCHEDULER_MAX_PERIOD_US
)

225 
dñay_us

LOWPRIO_SCHEDULER_MAX_PERIOD_US
;

231 
com∑ª

now
 + (
dñay_us
 / 
LOWPRIO_SCHEDULER_PERIOD_US
);

233 
èrgë_ch
)

235 
LOWPRIO_CH1
:

237 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC1IE
;

240 
Low¥io_ScheduÀr
.
ch1_ˇŒback

ˇŒback_fun˘
;

241 
Low¥io_ScheduÀr
.
ch1_a˘i⁄

a˘i⁄
;

243 if(
com∑ª
 >= 0xFFFF)

250 
ªmaö

com∑ª
 - 0xFFFF;

256 if(
ªmaö
 < 
now
)

260 
TIM11
->
CCMR1
 &~
TIM_CCMR1_OC1PE
;

265 
TIM11
->
CCR1
(
U16
) 0x00;

268 
TIM11
->
CCMR1
 |
TIM_CCMR1_OC1PE
;

272 
TIM11
->
CCR1
(
U16
Ë
ªmaö
;

280 
TIM11
->
CCMR1
 &~
TIM_CCMR1_OC1PE
;

281 
TIM11
->
CCR1
 = (
U16
Ë
com∑ª
;

286 
TIM11
->
SR
 = (
U16
Ë~
TIM_SR_CC1IF
;

287 
TIM11
->
DIER
 |(
U16
Ë
TIM_DIER_CC1IE
;

292 
LOWPRIO_CH2
:

294 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC2IE
;

296 
Low¥io_ScheduÀr
.
ch2_ˇŒback

ˇŒback_fun˘
;

297 
Low¥io_ScheduÀr
.
ch2_a˘i⁄

a˘i⁄
;

299 if(
com∑ª
 >= 0xFFFF)

304 
ªmaö

com∑ª
 - 0xFFFF;

306 if(
ªmaö
 < 
now
)

309 
TIM11
->
CCMR1
 &~
TIM_CCMR1_OC2PE
;

314 
TIM11
->
CCMR1
 |
TIM_CCMR1_OC2PE
;

317 
TIM11
->
CCR2
 = (
U16
Ë
ªmaö
;

325 
TIM11
->
CCMR1
 &~
TIM_CCMR1_OC2PE
;

326 
TIM11
->
CCR2
 = (
U16
Ë
com∑ª
;

331 
TIM11
->
SR
 = (
U16
Ë~
TIM_SR_CC2IF
;

332 
TIM11
->
DIER
 |(
U16
Ë
TIM_DIER_CC2IE
;

336 
LOWPRIO_CH3
:

338 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC3IE
;

340 
Low¥io_ScheduÀr
.
ch3_ˇŒback

ˇŒback_fun˘
;

341 
Low¥io_ScheduÀr
.
ch3_a˘i⁄

a˘i⁄
;

343 if(
com∑ª
 >= 0xFFFF)

348 
ªmaö

com∑ª
 - 0xFFFF;

350 if(
ªmaö
 < 
now
)

353 
TIM11
->
CCMR2
 &~
TIM_CCMR2_OC3PE
;

358 
TIM11
->
CCMR2
 |
TIM_CCMR2_OC3PE
;

361 
TIM11
->
CCR3
 = (
U16
Ë
ªmaö
;

369 
TIM11
->
CCMR2
 &~
TIM_CCMR2_OC3PE
;

370 
TIM11
->
CCR3
 = (
U16
Ë
com∑ª
;

375 
TIM11
->
SR
 = (
U16
Ë~
TIM_SR_CC3IF
;

376 
TIM11
->
DIER
 |(
U16
Ë
TIM_DIER_CC3IE
;

380 
LOWPRIO_CH4
:

382 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC4IE
;

384 
Low¥io_ScheduÀr
.
ch4_ˇŒback

ˇŒback_fun˘
;

385 
Low¥io_ScheduÀr
.
ch4_a˘i⁄

a˘i⁄
;

387 if(
com∑ª
 >= 0xFFFF)

392 
ªmaö

com∑ª
 - 0xFFFF;

394 if(
ªmaö
 < 
now
)

397 
TIM11
->
CCMR2
 &~
TIM_CCMR2_OC4PE
;

402 
TIM11
->
CCMR2
 |
TIM_CCMR2_OC4PE
;

405 
TIM11
->
CCR4
 = (
U16
Ë
ªmaö
;

413 
TIM11
->
CCMR2
 &~
TIM_CCMR2_OC4PE
;

414 
TIM11
->
CCR4
 = (
U16
Ë
com∑ª
;

419 
TIM11
->
SR
 = (
U16
Ë~
TIM_SR_CC4IF
;

420 
TIM11
->
DIER
 |(
U16
Ë
TIM_DIER_CC4IE
;

428 
	}
}

432 
	$low¥io_scheduÀr_ª£t_ch™√l
(
low¥io_scheduÀr_ch™√l_t
 
èrgë_ch
)

434 
èrgë_ch
)

436 
LOWPRIO_CH1
:

438 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC1IE
;

439 
TIM11
->
SR
 = (
U16
Ë~
TIM_SR_CC1IF
;

440 
Low¥io_ScheduÀr
.
ch1_ˇŒback

ß„_ˇŒback
;

441 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH1_ENABLE_MASK
);

442 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH1_SEQUENCE_MASK
);

445 
LOWPRIO_CH2
:

447 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC2IE
;

448 
TIM11
->
SR
 = (
U16
Ë~
TIM_SR_CC2IF
;

449 
Low¥io_ScheduÀr
.
ch2_ˇŒback

ß„_ˇŒback
;

450 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH2_ENABLE_MASK
);

451 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH2_SEQUENCE_MASK
);

454 
LOWPRIO_CH3
:

456 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC3IE
;

457 
TIM11
->
SR
 = (
U16
Ë~
TIM_SR_CC3IF
;

458 
Low¥io_ScheduÀr
.
ch3_ˇŒback

ß„_ˇŒback
;

459 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH3_ENABLE_MASK
);

462 
LOWPRIO_CH4
:

464 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC4IE
;

465 
TIM11
->
SR
 = (
U16
Ë~
TIM_SR_CC4IF
;

466 
Low¥io_ScheduÀr
.
ch4_ˇŒback

ß„_ˇŒback
;

467 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH4_ENABLE_MASK
);

474 
	}
}

480 
	$TIM1_TRG_COM_TIM11_IRQH™dÀr
()

482 
VU32
 
toggÀ_dñay
;

484 if–
TIM11
->
SR
 & 
TIM_SR_CC1IF
)

487 
TIM11
->
SR
(
U16
Ë~
TIM_SR_CC1IF
;

492 
Low¥io_ScheduÀr
.
	`ch1_ˇŒback
(Low¥io_ScheduÀr.
ch1_a˘i⁄
);

495 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC1IE
;

498 if(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH1_ENABLE_MASK
))

505 if–(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH1_SEQUENCE_MASK
)Ë&& (Low¥io_ScheduÀr.
ch1_toggÀ_cou¡î
 == 0) )

508 
toggÀ_dñay

Low¥io_ScheduÀr
.
ch1_dñay3_us
;

511 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH1_CYCLE_MASK
);

514 
Low¥io_ScheduÀr
.
ch1_toggÀ_cou¡î
Low¥io_ScheduÀr.
ch1_£quí˚_Àngth
;

517 if(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH1_CYCLE_MASK
))

520 
toggÀ_dñay

Low¥io_ScheduÀr
.
ch1_dñay1_us
;

521 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH1_CYCLE_MASK
);

524 if(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH1_SEQUENCE_MASK
))

526 
Low¥io_ScheduÀr
.
ch1_toggÀ_cou¡î
--;

533 
toggÀ_dñay

Low¥io_ScheduÀr
.
ch1_dñay2_us
;

534 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH1_CYCLE_MASK
);

538 
	`low¥io_scheduÀr_£t_ch™√l
(
LOWPRIO_CH1
, 
Low¥io_ScheduÀr
.
ch1_ˇŒback
, 
PIN_TOGGLE
, 
toggÀ_dñay
);

543 
Low¥io_ScheduÀr
.
ch1_ˇŒback

ß„_ˇŒback
;

548 if–
TIM11
->
SR
 & 
TIM_SR_CC2IF
)

553 
Low¥io_ScheduÀr
.
	`ch2_ˇŒback
(Low¥io_ScheduÀr.
ch2_a˘i⁄
);

556 
TIM11
->
SR
(
U16
Ë~
TIM_SR_CC2IF
;

559 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC2IE
;

562 if(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH2_ENABLE_MASK
))

569 if–(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH2_SEQUENCE_MASK
)Ë&& (Low¥io_ScheduÀr.
ch2_toggÀ_cou¡î
 == 0) )

572 
toggÀ_dñay

Low¥io_ScheduÀr
.
ch2_dñay3_us
;

575 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH2_CYCLE_MASK
);

578 
Low¥io_ScheduÀr
.
ch2_toggÀ_cou¡î
Low¥io_ScheduÀr.
ch2_£quí˚_Àngth
;

581 if(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH2_CYCLE_MASK
))

584 
toggÀ_dñay

Low¥io_ScheduÀr
.
ch2_dñay1_us
;

585 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH2_CYCLE_MASK
);

588 if(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH2_SEQUENCE_MASK
))

590 
Low¥io_ScheduÀr
.
ch2_toggÀ_cou¡î
--;

597 
toggÀ_dñay

Low¥io_ScheduÀr
.
ch2_dñay2_us
;

598 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH2_CYCLE_MASK
);

602 
	`low¥io_scheduÀr_£t_ch™√l
(
LOWPRIO_CH2
, 
Low¥io_ScheduÀr
.
ch2_ˇŒback
, 
PIN_TOGGLE
, 
toggÀ_dñay
);

607 
Low¥io_ScheduÀr
.
ch2_ˇŒback

ß„_ˇŒback
;

611 if–
TIM11
->
SR
 & 
TIM_SR_CC3IF
)

616 
Low¥io_ScheduÀr
.
	`ch3_ˇŒback
(Low¥io_ScheduÀr.
ch3_a˘i⁄
);

619 
TIM11
->
SR
(
U16
Ë~
TIM_SR_CC3IF
;

622 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC3IE
;

625 if(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH3_ENABLE_MASK
))

628 if(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH3_CYCLE_MASK
))

631 
toggÀ_dñay

Low¥io_ScheduÀr
.
ch3_dñay1_us
;

632 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH3_CYCLE_MASK
);

637 
toggÀ_dñay

Low¥io_ScheduÀr
.
ch3_dñay2_us
;

638 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH3_CYCLE_MASK
);

642 
	`low¥io_scheduÀr_£t_ch™√l
(
LOWPRIO_CH3
, 
Low¥io_ScheduÀr
.
ch3_ˇŒback
, 
PIN_TOGGLE
, 
toggÀ_dñay
);

647 
Low¥io_ScheduÀr
.
ch3_ˇŒback

ß„_ˇŒback
;

651 if–
TIM11
->
SR
 & 
TIM_SR_CC4IF
)

656 
Low¥io_ScheduÀr
.
	`ch4_ˇŒback
(Low¥io_ScheduÀr.
ch4_a˘i⁄
);

659 
TIM11
->
SR
(
U16
Ë~
TIM_SR_CC4IF
;

662 
TIM11
->
DIER
 &(
U16
Ë~
TIM_DIER_CC4IE
;

665 if(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH4_ENABLE_MASK
))

668 if(
Low¥io_ScheduÀr
.
toggÀ_˘æ
 & (1 << 
TOGGLE_CH4_CYCLE_MASK
))

671 
toggÀ_dñay

Low¥io_ScheduÀr
.
ch4_dñay1_us
;

672 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 &~(1 << 
TOGGLE_CH4_CYCLE_MASK
);

677 
toggÀ_dñay

Low¥io_ScheduÀr
.
ch4_dñay2_us
;

678 
Low¥io_ScheduÀr
.
toggÀ_˘æ
 |(1 << 
TOGGLE_CH4_CYCLE_MASK
);

682 
	`low¥io_scheduÀr_£t_ch™√l
(
LOWPRIO_CH4
, 
Low¥io_ScheduÀr
.
ch4_ˇŒback
, 
PIN_TOGGLE
, 
toggÀ_dñay
);

687 
Low¥io_ScheduÀr
.
ch4_ˇŒback

ß„_ˇŒback
;

691 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/timing/lowprio_scheduler.h

1 #i‚de‡
LOWPRIOSCHEDULER_H_INCLUDED


2 
	#LOWPRIOSCHEDULER_H_INCLUDED


	)

4 
	~"Tu¨eg.h
"

7 
	#LOWPRIO_SCHEDULER_PERIOD_US
 200

	)

10 
	#LOWPRIO_SCHEDULER_MAX_PERIOD_US
 (
U16
Ë0xFFFF * 
LOWPRIO_SCHEDULER_PERIOD_US
 -1

	)

13 
	#TOGGLE_CH1_ENABLE_MASK
 0

	)

14 
	#TOGGLE_CH2_ENABLE_MASK
 1

	)

15 
	#TOGGLE_CH3_ENABLE_MASK
 2

	)

16 
	#TOGGLE_CH4_ENABLE_MASK
 3

	)

18 
	#TOGGLE_CH1_CYCLE_MASK
 4

	)

19 
	#TOGGLE_CH2_CYCLE_MASK
 5

	)

20 
	#TOGGLE_CH3_CYCLE_MASK
 6

	)

21 
	#TOGGLE_CH4_CYCLE_MASK
 7

	)

23 
	#TOGGLE_CH1_SEQUENCE_MASK
 8

	)

24 
	#TOGGLE_CH2_SEQUENCE_MASK
 9

	)

28 (* 
	tlow¥io_ˇŒback
)(
	touçut_pö_t
);

33 
LOWPRIO_CH1
,

34 
LOWPRIO_CH2
,

35 
LOWPRIO_CH3
,

36 
LOWPRIO_CH4


38 } 
	tlow¥io_scheduÀr_ch™√l_t
;

42 
	s_low¥io_scheduÀr_t
 {

44 
low¥io_ˇŒback
 
ch1_ˇŒback
;

45 
low¥io_ˇŒback
 
ch2_ˇŒback
;

46 
low¥io_ˇŒback
 
ch3_ˇŒback
;

47 
low¥io_ˇŒback
 
ch4_ˇŒback
;

49 
ouçut_pö_t
 
ch1_a˘i⁄
;

50 
ouçut_pö_t
 
ch2_a˘i⁄
;

51 
ouçut_pö_t
 
ch3_a˘i⁄
;

52 
ouçut_pö_t
 
ch4_a˘i⁄
;

54 
VU32
 
ch1_dñay1_us
;

55 
VU32
 
ch1_dñay2_us
;

56 
VU32
 
ch1_dñay3_us
;

57 
VU32
 
ch2_dñay1_us
;

58 
VU32
 
ch2_dñay2_us
;

59 
VU32
 
ch2_dñay3_us
;

60 
VU32
 
ch3_dñay1_us
;

61 
VU32
 
ch3_dñay2_us
;

62 
VU32
 
ch4_dñay1_us
;

63 
VU32
 
ch4_dñay2_us
;

65 
VU32
 
toggÀ_˘æ
;

67 
VU32
 
ch1_toggÀ_cou¡î
;

68 
VU32
 
ch2_toggÀ_cou¡î
;

70 
VU32
 
ch1_£quí˚_Àngth
;

71 
VU32
 
ch2_£quí˚_Àngth
;

74 } 
	tlow¥io_scheduÀr_t
;

78 
	`öô_low¥io_scheduÀr
();

79 
	`low¥io_scheduÀr_£t_ch™√l
(
low¥io_scheduÀr_ch™√l_t
 
èrgë_ch
, (* 
ˇŒback_fun˘
)(
ouçut_pö_t
), ouçut_pö_à
a˘i⁄
, 
U32
 
dñay_us
);

80 
	`low¥io_scheduÀr_toggÀmode_ch™√l
(
low¥io_scheduÀr_ch™√l_t
 
èrgë_ch
, (* 
ˇŒback_fun˘
)(
ouçut_pö_t
), 
U32
 
dñay1_us
, U32 
dñay2_us
);

81 
	`low¥io_scheduÀr_£qmode_ch™√l
(
low¥io_scheduÀr_ch™√l_t
 
èrgë_ch
, (* 
ˇŒback_fun˘
)(
ouçut_pö_t
), 
U32
 
dñay1_us
, U32 
dñay2_us
, U32 
dñay3_us
, U32 
£q_Àngth
);

82 
	`low¥io_scheduÀr_ª£t_ch™√l
(
low¥io_scheduÀr_ch™√l_t
 
èrgë_ch
);

	@/home/oli/tenere/efi/Tuareg_sw/src/timing/scheduler.c

15 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

16 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

17 
	~"°m32_libs/bo˘ok_ty≥s.h
"

19 
	~"Tu¨eg.h
"

21 
	~"scheduÀr.h
"

22 
	~"ignôi⁄_hw.h
"

23 
	~"fuñ_hw.h
"

25 
	~"dügno°ics.h
"

26 
	~"Tu¨eg_îr‹s.h
"

28 
	~"u¨t.h
"

29 
	~"u¨t_¥ötf.h
"

31 vﬁ©ûê
scheduÀr_t
 
	gScheduÀr
;

34 
	#DEBUG_SET_LEN
 100

	)

35 
	#DEBUG_COMPARE_LEN
 100

	)

37 vﬁ©ûê
scheduÀr_debug_£t_t
 
	gdebug_£t
[
DEBUG_SET_LEN
];

38 vﬁ©ûê
scheduÀr_debug_com∑ª_t
 
	gdebug_com∑ª
[
DEBUG_COMPARE_LEN
];

39 
VU32
 
	gdebug_£t_˙t
 =0;

40 
VU32
 
	gdebug_com∑ª_˙t
 =0;

44 
ölöe
 
	$£t_fuñ_ch1
(
ouçut_pö_t
 
Àvñ
)

46 
	`£t_öje˘‹1
(
Àvñ
);

47 
	}
}

49 
ölöe
 
	$£t_fuñ_ch2
(
ouçut_pö_t
 
Àvñ
)

51 
	`£t_öje˘‹2
(
Àvñ
);

52 
	}
}

61 
ölöe
 
	$scheduÀr_Æloˇã_ign1
(
VU32
 
Com∑ª
, vﬁ©ûê
boﬁ
 
CuºítCy˛e
, vﬁ©ûêboﬁ 
E«bÀPªlﬂd
)

64 if(
E«bÀPªlﬂd
 =
åue
)

67 
TIM5
->
CCR1
(
U32
) 0xFFFFFFFF;

70 
TIM5
->
CCMR1
 |
TIM_CCMR1_OC1PE
;

74 
TIM5
->
CCMR1
 &~
TIM_CCMR1_OC1PE
;

78 
TIM5
->
CCR1
(
U32
Ë
Com∑ª
;

81 
TIM5
->
SR
 = (
U16
Ë~
TIM_SR_CC1IF
;

84 
ScheduÀr
.
°©e
.
ign1_Æloc

åue
;

87 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH1_SET
);

89 if(
CuºítCy˛e
 =
åue
)

91 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH1_CURRC_SET
);

93 if(
E«bÀPªlﬂd
 =
åue
)

95 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH1_NEXTC_PRELOAD_SET
);

99 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH1_NEXTC_UPDATE_SET
);

103 
TIM5
->
DIER
 |(
U16
Ë
TIM_DIER_CC1IE
;

104 
	}
}

107 
ölöe
 
	$scheduÀr_ª£t_ign1
()

110 
TIM5
->
DIER
 &(
U16
Ë~
TIM_DIER_CC1IE
;

113 
TIM5
->
CCMR1
 &~
TIM_CCMR1_OC1PE
;

116 
TIM5
->
CCR1
(
U32
) 0xFFFFFFFF;

119 
TIM5
->
SR
(
U16
Ë~
TIM_SR_CC1IF
;

122 
ScheduÀr
.
°©e
.
ign1_Æloc

Ál£
;

125 
ScheduÀr
.
èrgë_c⁄åﬁs
[
SCHEDULER_CH_IGN1
]
ACTOR_UNPOWERED
;

128 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH1_RESET
);

129 
	}
}

136 
ölöe
 
	$scheduÀr_Æloˇã_ign2
(
VU32
 
Com∑ª
, vﬁ©ûê
boﬁ
 
CuºítCy˛e
, vﬁ©ûêboﬁ 
E«bÀPªlﬂd
)

139 if(
E«bÀPªlﬂd
 =
åue
)

142 
TIM5
->
CCR2
(
U32
) 0xFFFFFFFF;

145 
TIM5
->
CCMR1
 |
TIM_CCMR1_OC2PE
;

149 
TIM5
->
CCMR1
 &~
TIM_CCMR1_OC2PE
;

153 
TIM5
->
CCR2
(
U32
Ë
Com∑ª
;

156 
TIM5
->
SR
 = (
U16
Ë~
TIM_SR_CC2IF
;

159 
ScheduÀr
.
°©e
.
ign2_Æloc

åue
;

162 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH2_SET
);

164 if(
CuºítCy˛e
 =
åue
)

166 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH2_CURRC_SET
);

168 if(
E«bÀPªlﬂd
 =
åue
)

170 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH2_NEXTC_PRELOAD_SET
);

174 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH1_NEXTC_UPDATE_SET
);

178 
TIM5
->
DIER
 |(
U16
Ë
TIM_DIER_CC2IE
;

179 
	}
}

182 
ölöe
 
	$scheduÀr_ª£t_ign2
()

185 
TIM5
->
DIER
 &(
U16
Ë~
TIM_DIER_CC2IE
;

188 
TIM5
->
CCMR1
 &~
TIM_CCMR1_OC2PE
;

191 
TIM5
->
CCR2
(
U32
) 0xFFFFFFFF;

194 
TIM5
->
SR
(
U16
Ë~
TIM_SR_CC2IF
;

197 
ScheduÀr
.
°©e
.
ign2_Æloc

Ál£
;

200 
ScheduÀr
.
èrgë_c⁄åﬁs
[
SCHEDULER_CH_IGN2
]
ACTOR_UNPOWERED
;

203 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH2_RESET
);

204 
	}
}

212 
	$öô_scheduÀr
()

215 
RCC
->
APB1ENR
 |
RCC_APB1ENR_TIM5EN
;

218 
TIM5
->
SR
(
U16
) 0;

221 
TIM5
->
PSC
(
U16
Ë(
SCHEDULER_PERIOD_US
 * (
Sy°emC‹eClock
 / 1000000) - 1);

224 
TIM5
->
CR1
 |
TIM_CR1_CEN
;

225 
TIM5
->
EGR
 |
TIM_EGR_UG
;

230 
	`NVIC_SëPri‹ôy
(
TIM5_IRQn
, 2UL );

231 
	`NVIC_CÀ¨PídögIRQ
(
TIM5_IRQn
);

232 
	`NVIC_E«bÀIRQ
(
TIM5_IRQn
);

233 
	}
}

241 
	$scheduÀr_£t_ch™√l
(
scheduÀr_ch™√l_t
 
Ch™√l
, 
a˘‹_c⁄åﬁ_t
 
C⁄åﬁs
, 
VU32
 
Dñay_us
, vﬁ©ûê
boﬁ
 
Com∂ëe_⁄_ªÆloc
)

244 
VU64
 
com∑ª
;

245 
VU32
 
now
;

246 vﬁ©ûê
boﬁ
 
u£_¥ñﬂd

Ál£
;

247 vﬁ©ûê
boﬁ
 
cuº_cy˛e

Ál£
;

254 if(
Ch™√l
 >
SCHEDULER_CH_COUNT
)

260 if(
Dñay_us
 > 
SCHEDULER_MAX_PERIOD_US
)

266 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_DELAY_CLIPPED
);

271 if(
Dñay_us
 < 
SCHEDULER_MIN_PERIOD_US
)

277 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_DELAY_BYPASS
);

279 
Ch™√l
)

281 
SCHEDULER_CH_IGN1
:

282 
	`£t_ignôi⁄_ch1
(
C⁄åﬁs
);

285 
SCHEDULER_CH_IGN2
:

286 
	`£t_ignôi⁄_ch2
(
C⁄åﬁs
);

308 
	`__dißbÀ_úq
();

311 
now

TIM5
->
CNT
;

314 
com∑ª

now
 + (
Dñay_us
 / 
SCHEDULER_PERIOD_US
);

317 
debug_£t
[
debug_£t_˙t
].
now
=Çow;

318 
debug_£t
[
debug_£t_˙t
].
com∑ª
= compare;

319 
debug_£t
[
debug_£t_˙t
].
∑øm_dñay_us

Dñay_us
;

320 
debug_£t
[
debug_£t_˙t
].
Êags
.
èrgë_°©e_powîed
(
C⁄åﬁs
 =
ACTOR_POWERED
)? 
åue
 : 
Ál£
;

321 
debug_£t
[
debug_£t_˙t
].
Êags
.
∑øm_com∂ëe_ªÆloc

Com∂ëe_⁄_ªÆloc
;

326 if(
com∑ª
 > 0xFFFFFFFF)

332 
com∑ª
 -= 0xFFFFFFFF;

339 
u£_¥ñﬂd
(
com∑ª
 > 
now
)? 
åue
 : 
Ál£
;

343 
cuº_cy˛e

åue
;

346 
	`__íabÀ_úq
();

349 
debug_£t
[
debug_£t_˙t
].
Êags
.
£t_√xt_cy˛e_¥ñﬂd

u£_¥ñﬂd
;

350 
debug_£t
[
debug_£t_˙t
].
Êags
.
£t_cuº_cy˛e

cuº_cy˛e
;

357 
Ch™√l
)

359 
SCHEDULER_CH_IGN1
:

362 
debug_£t
[
debug_£t_˙t
].
Êags
.
∑øm_ch_ign1

åue
;

365 if(
ScheduÀr
.
°©e
.
ign1_Æloc
 =
åue
)

368 
debug_£t
[
debug_£t_˙t
].
Êags
.
ªa˘iv©ed

åue
;

371 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH1_RETRIGD
);

374 if(
Com∂ëe_⁄_ªÆloc
 =
åue
)

377 
	`£t_ignôi⁄_ch1
(
ScheduÀr
.
èrgë_c⁄åﬁs
[
Ch™√l
]);

383 
	`scheduÀr_ª£t_ign1
();

386 
ScheduÀr
.
èrgë_c⁄åﬁs
[
Ch™√l
]
C⁄åﬁs
;

389 
	`scheduÀr_Æloˇã_ign1
((
U32
Ë
com∑ª
, 
cuº_cy˛e
, 
u£_¥ñﬂd
);

394 
SCHEDULER_CH_IGN2
:

396 
debug_£t
[
debug_£t_˙t
].
Êags
.
∑øm_ch_ign2

åue
;

399 if(
ScheduÀr
.
°©e
.
ign2_Æloc
 =
åue
)

402 
debug_£t
[
debug_£t_˙t
].
Êags
.
ªa˘iv©ed

åue
;

405 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH2_RETRIGD
);

408 if(
Com∂ëe_⁄_ªÆloc
 =
åue
)

411 
	`£t_ignôi⁄_ch2
(
ScheduÀr
.
èrgë_c⁄åﬁs
[
Ch™√l
]);

417 
	`scheduÀr_ª£t_ign2
();

420 
ScheduÀr
.
èrgë_c⁄åﬁs
[
Ch™√l
]
C⁄åﬁs
;

423 
	`scheduÀr_Æloˇã_ign2
((
U32
Ë
com∑ª
, 
cuº_cy˛e
, 
u£_¥ñﬂd
);

456 
	}
}

464 
	$TIM5_IRQH™dÀr
()

467 
debug_com∑ª
[
debug_com∑ª_˙t
].
CNT

TIM5
->CNT;

469 
debug_com∑ª
[
debug_com∑ª_˙t
].
Êags
.
§_comp1
(
TIM5
->
SR
 & 
TIM_SR_CC1IF
)? 
åue
 : 
Ál£
;

470 
debug_com∑ª
[
debug_com∑ª_˙t
].
Êags
.
§_comp2
(
TIM5
->
SR
 & 
TIM_SR_CC2IF
)? 
åue
 : 
Ál£
;

471 
debug_com∑ª
[
debug_com∑ª_˙t
].
Êags
.
§_comp3
(
TIM5
->
SR
 & 
TIM_SR_CC3IF
)? 
åue
 : 
Ál£
;

472 
debug_com∑ª
[
debug_com∑ª_˙t
].
Êags
.
§_comp4
(
TIM5
->
SR
 & 
TIM_SR_CC4IF
)? 
åue
 : 
Ál£
;

473 
debug_com∑ª
[
debug_com∑ª_˙t
].
Êags
.
§_upd©e
(
TIM5
->
SR
 & 
TIM_SR_UIF
)? 
åue
 : 
Ál£
;

475 
debug_com∑ª
[
debug_com∑ª_˙t
].
Êags
.
dõr_comp1
(
TIM5
->
DIER
 & 
TIM_DIER_CC1IE
)? 
åue
 : 
Ál£
;

476 
debug_com∑ª
[
debug_com∑ª_˙t
].
Êags
.
dõr_comp2
(
TIM5
->
DIER
 & 
TIM_DIER_CC2IE
)? 
åue
 : 
Ál£
;

477 
debug_com∑ª
[
debug_com∑ª_˙t
].
Êags
.
dõr_comp3
(
TIM5
->
DIER
 & 
TIM_DIER_CC3IE
)? 
åue
 : 
Ál£
;

478 
debug_com∑ª
[
debug_com∑ª_˙t
].
Êags
.
dõr_comp4
(
TIM5
->
DIER
 & 
TIM_DIER_CC4IE
)? 
åue
 : 
Ál£
;

479 
debug_com∑ª
[
debug_com∑ª_˙t
].
Êags
.
dõr_upd©e
(
TIM5
->
DIER
 & 
TIM_DIER_UIE
)? 
åue
 : 
Ál£
;

481 
debug_com∑ª
[
debug_com∑ª_˙t
].
COMP1

TIM5
->
CCR1
;

482 
debug_com∑ª
[
debug_com∑ª_˙t
].
COMP2

TIM5
->
CCR2
;

483 
debug_com∑ª
[
debug_com∑ª_˙t
].
COMP3

TIM5
->
CCR3
;

484 
debug_com∑ª
[
debug_com∑ª_˙t
].
COMP4

TIM5
->
CCR4
;

499 if((
TIM5
->
SR
 & 
TIM_SR_CC1IF
Ë&& (TIM5->
DIER
 & 
TIM_DIER_CC1IE
))

502 
TIM5
->
SR
(
U16
Ë~
TIM_SR_CC1IF
;

509 
	`£t_ignôi⁄_ch1
(
ScheduÀr
.
èrgë_c⁄åﬁs
[
SCHEDULER_CH_IGN1
]);

512 
	`scheduÀr_ª£t_ign1
();

515 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH1_TRIG
);

519 if((
TIM5
->
SR
 & 
TIM_SR_CC2IF
Ë&& (TIM5->
DIER
 & 
TIM_DIER_CC2IE
))

522 
TIM5
->
SR
(
U16
Ë~
TIM_SR_CC2IF
;

529 
	`£t_ignôi⁄_ch2
(
ScheduÀr
.
èrgë_c⁄åﬁs
[
SCHEDULER_CH_IGN2
]);

532 
	`scheduÀr_ª£t_ign2
();

535 
	`scheduÀr_düg_log_evít
(
SCHEDIAG_ICH2_TRIG
);

539 if((
TIM5
->
SR
 & 
TIM_SR_CC3IF
Ë&& (TIM5->
DIER
 & 
TIM_DIER_CC3IE
))

542 
TIM5
->
SR
(
U16
Ë~
TIM_SR_CC3IF
;

559 if((
TIM5
->
SR
 & 
TIM_SR_CC4IF
Ë&& (TIM5->
DIER
 & 
TIM_DIER_CC4IE
))

562 
TIM5
->
SR
(
U16
Ë~
TIM_SR_CC4IF
;

580 if((
TIM5
->
SR
 & 
TIM_SR_UIF
Ë&& (TIM5->
DIER
 & 
TIM_DIER_UIE
))

583 
TIM5
->
SR
(
U16
Ë~
TIM_SR_UIF
;

586 
	`¥öt
(
DEBUG_PORT
, "\r\nscheduler wrapáround");

593 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/timing/scheduler.h

1 #i‚de‡
SCHEDULER_H_INCLUDED


2 
	#SCHEDULER_H_INCLUDED


	)

4 
	~"Tu¨eg.h
"

7 
	#SCHEDULER_PERIOD_US
 8

	)

13 
	#SCHEDULER_MAX_PERIOD_US
 500000

	)

15 
	#SCHEDULER_MIN_PERIOD_US
 8

	)

18 
	#SCHEDULER_WATCHDOG_RESET_VALUE
 250

	)

23 
	mSCHEDULER_CH_IGN1
,

24 
	mSCHEDULER_CH_IGN2
,

25 
	mSCHEDULER_CH_FUEL1
,

26 
	mSCHEDULER_CH_FUEL2
,

27 
	mSCHEDULER_CH_COUNT


29 } 
	tscheduÀr_ch™√l_t
;

35 
U8
 
	mÆl_Êags
;

39 
U8
 
	mign1_Æloc
 :1;

40 
U8
 
	mign2_Æloc
 :1;

41 
U8
 
	mfuñ1_Æloc
 :1;

42 
U8
 
	mfuñ2_Æloc
 :1;

45 } 
	tscheduÀr_°©e_t
;

48 
	s_scheduÀr_t
 {

50 
a˘‹_c⁄åﬁ_t
 
	mèrgë_c⁄åﬁs
[
SCHEDULER_CH_COUNT
];

51 
scheduÀr_°©e_t
 
	m°©e
;

55 } 
	tscheduÀr_t
;

61 
	s_scheduÀr_debug_£t_Êags_t


63 
U16
 
	m∑øm_ch_ign1
 :1;

64 
U16
 
	m∑øm_ch_ign2
 :1;

65 
U16
 
	m∑øm_ch_fuñ1
 :1;

66 
U16
 
	m∑øm_ch_fuñ2
 :1;

68 
U16
 
	mèrgë_°©e_powîed
 :1;

70 
U16
 
	m£t_cuº_cy˛e
 :1;

71 
U16
 
	m£t_√xt_cy˛e_¥ñﬂd
 :1;

73 
U16
 
	mªa˘iv©ed
 :1;

75 
U16
 
	m∑øm_com∂ëe_ªÆloc
 :1;

77 } 
	tscheduÀr_debug_£t_Êags_t
;

80 
	s_scheduÀr_debug_£t_t
 {

82 
U32
 
	mnow
;

83 
U64
 
	mcom∑ª
;

84 
U32
 
	m∑øm_dñay_us
;

86 vﬁ©ûê
scheduÀr_debug_£t_Êags_t
 
	mÊags
;

88 } 
	tscheduÀr_debug_£t_t
;

92 
	s_scheduÀr_debug_com∑ª_Êags_t


94 
U16
 
	m§_comp1
 :1;

95 
U16
 
	m§_comp2
 :1;

96 
U16
 
	m§_comp3
 :1;

97 
U16
 
	m§_comp4
 :1;

99 
U16
 
	m§_upd©e
 :1;

101 
U16
 
	mdõr_comp1
 :1;

102 
U16
 
	mdõr_comp2
 :1;

103 
U16
 
	mdõr_comp3
 :1;

104 
U16
 
	mdõr_comp4
 :1;

106 
U16
 
	mdõr_upd©e
 :1;

108 } 
	tscheduÀr_debug_com∑ª_Êags_t
;

111 
	s_scheduÀr_debug_com∑ª_t
 {

113 
U32
 
	mCNT
;

115 
U32
 
	mCOMP1
;

116 
U32
 
	mCOMP2
;

117 
U32
 
	mCOMP3
;

118 
U32
 
	mCOMP4
;

120 
scheduÀr_debug_com∑ª_Êags_t
 
	mÊags
;

122 } 
	tscheduÀr_debug_com∑ª_t
;

125 
scheduÀr_Æloˇã_ign1
(
VU32
 
Com∑ª
, vﬁ©ûê
boﬁ
 
CuºítCy˛e
, vﬁ©ûêboﬁ 
E«bÀPªlﬂd
);

126 
scheduÀr_ª£t_ign1
();

127 
scheduÀr_Æloˇã_ign2
(
VU32
 
Com∑ª
, vﬁ©ûê
boﬁ
 
CuºítCy˛e
, vﬁ©ûêboﬁ 
E«bÀPªlﬂd
);

128 
scheduÀr_ª£t_ign2
();

130 
öô_scheduÀr
();

131 
scheduÀr_£t_ch™√l
(
scheduÀr_ch™√l_t
 
Ch™√l
, 
a˘‹_c⁄åﬁ_t
 
C⁄åﬁs
, 
VU32
 
Dñay_us
, vﬁ©ûê
boﬁ
 
Com∂ëe_⁄_ªÆloc
);

132 
scheduÀr_ª£t_ch™√l
(
scheduÀr_ch™√l_t
 
Ch™√l
);

133 
scheduÀr_upd©e_w©chdogs
();

	@/home/oli/tenere/efi/Tuareg_sw/src/timing/systick_timer.c

1 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

2 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_adc.h
"

3 
	~"°m32_libs/bo˘ok_ty≥s.h
"

4 
	~"sy°ick_timî.h
"

6 
	~"Tu¨eg.h
"

7 
	~"£ns‹s.h
"

8 
	~"Tu¨eg_c⁄sﬁe.h
"

9 
	~"scheduÀr.h
"

10 
	~"Tu¨eg_£rvi˚_fun˘i⁄s.h
"

14 vﬁ©ûê
sy°ick_mgr_t
 
	gSy°ick_Mgr
;

17 vﬁ©ûê
sy°ick_t
 * 
	$öô_sy°ick_timî
()

24 
SysTick
->
LOAD
 = (12500UL & 
SysTick_LOAD_RELOAD_Msk
);

25 
SysTick
->
VAL
 = 0;

26 
SysTick
->
CTRL
 = 
SysTick_CTRL_TICKINT_Msk
 | 
SysTick_CTRL_ENABLE_Msk
;

28 
	`NVIC_SëPri‹ôy
(
SysTick_IRQn
, 5);

30  &(
Sy°ick_Mgr
.
out
);

31 
	}
}

35 
	$SysTick_H™dÀr
()

37 
Sy°ick_Mgr
.
cou¡î_10_ms
++;

38 
Sy°ick_Mgr
.
cou¡î_20_ms
++;

39 
Sy°ick_Mgr
.
cou¡î_33_ms
++;

40 
Sy°ick_Mgr
.
cou¡î_66_ms
++;

41 
Sy°ick_Mgr
.
cou¡î_100_ms
++;

42 
Sy°ick_Mgr
.
cou¡î_250_ms
++;

43 
Sy°ick_Mgr
.
cou¡î_1000_ms
++;

47 
Sy°ick_Mgr
.
sy°em_time
++;

48 
Sy°ick_Mgr
.
out
.
sy°em_time
= Systick_Mgr.system_time;

51 if(
Tu¨eg
.
Runmode
 =
TMODE_SERVICE
)

53 
	`£rvi˚_fun˘i⁄s_≥riodic_upd©e
();

59 i‡(
Sy°ick_Mgr
.
cou¡î_10_ms
 == 10)

61 
Sy°ick_Mgr
.
cou¡î_10_ms
 = 0;

62 
Sy°ick_Mgr
.
out
.
Êags
.
cy˛e_10_ms

åue
;

69 
	`adc_°¨t_ªguœr_group
(
SENSOR_ADC
);

74 i‡(
Sy°ick_Mgr
.
cou¡î_20_ms
 == 20)

76 
Sy°ick_Mgr
.
cou¡î_20_ms
 = 0;

77 
Sy°ick_Mgr
.
out
.
Êags
.
cy˛e_20_ms

åue
;

84 
	`ªad_digôÆ_£ns‹s
();

89 i‡(
Sy°ick_Mgr
.
cou¡î_33_ms
 == 33)

91 
Sy°ick_Mgr
.
cou¡î_33_ms
 = 0;

92 
Sy°ick_Mgr
.
out
.
Êags
.
cy˛e_33_ms

åue
;

102 i‡(
Sy°ick_Mgr
.
cou¡î_66_ms
 == 66)

104 
Sy°ick_Mgr
.
cou¡î_66_ms
 = 0;

105 
Sy°ick_Mgr
.
out
.
Êags
.
cy˛e_66_ms

åue
;

115 i‡(
Sy°ick_Mgr
.
cou¡î_100_ms
 == 100)

117 
Sy°ick_Mgr
.
cou¡î_100_ms
 = 0;

118 
Sy°ick_Mgr
.
out
.
Êags
.
cy˛e_100_ms

åue
;

128 i‡(
Sy°ick_Mgr
.
cou¡î_250_ms
 == 250)

130 
Sy°ick_Mgr
.
cou¡î_250_ms
 = 0;

131 
Sy°ick_Mgr
.
out
.
Êags
.
cy˛e_250_ms

åue
;

141 i‡(
Sy°ick_Mgr
.
cou¡î_1000_ms
 == 1000)

143 
Sy°ick_Mgr
.
cou¡î_1000_ms
 = 0;

144 
Sy°ick_Mgr
.
out
.
Êags
.
cy˛e_1000_ms

åue
;

151 
	`˛i_cy˛ic_upd©e
();

157 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/timing/systick_timer.h

1 #i‚de‡
TIMERS_H


2 
	#TIMERS_H


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

10 
U8
 
	mÆl_Êags
;

14 
U8
 
	mcy˛e_10_ms
 :1;

15 
U8
 
	mcy˛e_20_ms
 :1;

16 
U8
 
	mcy˛e_33_ms
 :1;

17 
U8
 
	mcy˛e_66_ms
 :1;

18 
U8
 
	mcy˛e_100_ms
 :1;

19 
U8
 
	mcy˛e_250_ms
 :1;

20 
U8
 
	mcy˛e_1000_ms
 :1;

23 } 
	tsy°icks_Êags_t
;

26 
	s_sy°ick_t
 {

28 
time°amp_t
 
	msy°em_time
;

29 
sy°icks_Êags_t
 
	mÊags
;

31 } 
	tsy°ick_t
;

35 
	s_sy°ick_mgr_t
 {

37 
time°amp_t
 
	msy°em_time
;

39 
U32
 
	mcou¡î_10_ms
;

40 
U32
 
	mcou¡î_20_ms
;

41 
U32
 
	mcou¡î_33_ms
;

42 
U32
 
	mcou¡î_66_ms
;

43 
U32
 
	mcou¡î_100_ms
;

44 
U32
 
	mcou¡î_250_ms
;

45 
U32
 
	mcou¡î_1000_ms
;

47 vﬁ©ûê
sy°ick_t
 
	mout
;

49 } 
	tsy°ick_mgr_t
;

52 vﬁ©ûê
sy°ick_t
 * 
öô_sy°ick_timî
();

	@/home/oli/tenere/efi/Tuareg_sw/src/utils/base_calc.c

6 
	~"°m32_libs/bo˘ok_ty≥s.h
"

8 
	~"Tu¨eg.h
"

10 
	~"debug_p‹t_mesßges.h
"

11 
	~"sy¶og.h
"

12 
	~"ba£_ˇlc_sy¶og_loˇti⁄s.h
"

21 
U32
 
	$ˇlc_rŸ_duøti⁄_us
(
U32
 
AngÀ_deg
, U32 
Pîiod_us
)

23  (
AngÀ_deg
 * 
Pîiod_us
) / 360;

24 
	}
}

30 
U32
 
	$ˇlc_rŸ_™gÀ_deg
(
U32
 
I¡îvÆ_us
, U32 
Pîiod_us
)

32 if(
Pîiod_us
 == 0)

34 
	`Sy¶og_Eº‹
(
TID_BASE_CALC
, 
BASECALC_LOC_CALC_ROT_ANGLE_DEG_DIV0
);

35 
	`DebugMsg_Eº‹
("DIV/0 in calc_rot_angle_deg");

40  (360 * 
I¡îvÆ_us
Ë/ 
Pîiod_us
;

41 
	}
}

47 
U32
 
	$ˇlc_Ωm
(
U32
 
Pîiod_us
)

49 if(
Pîiod_us
 == 0)

51 
	`Sy¶og_Eº‹
(
TID_BASE_CALC
, 
BASECALC_LOC_CALC_RPM_DIV0
);

52 
	`DebugMsg_Eº‹
("DIV/0 in calc_rpm");

57  (60000000ULË/ 
Pîiod_us
;

58 
	}
}

64 
	$sub_VU32
(
VU32
 * 
pMö
, VU32 
Subå
)

66 if(*
pMö
 > 
Subå
)

68 *
pMö
 -
Subå
;

72 *
pMö
= 0;

74 
	}
}

80 
VU16
 
	$subåa˘_VU16
(
VU16
 
Mö
, VU16 
Subå
)

82 if(
Mö
 > 
Subå
)

84  (
Mö
 - 
Subå
);

90 
	}
}

96 
VU32
 
	$subåa˘_VU32
(
VU32
 
Mö
, VU32 
Subå
)

99 if(
Mö
 > 
Subå
)

101  (
Mö
 - 
Subå
);

107 
	}
}

113 
VU32
 
	$abs_dñè_VU32
(
VU32
 
VÆ1
, VU32 
VÆ2
)

116 if(
VÆ1
 > 
VÆ2
)

118  (
VÆ1
 - 
VÆ2
);

120 if(
VÆ2
 > 
VÆ1
)

122  (
VÆ2
 - 
VÆ1
);

128 
	}
}

135 
VU32
 
	$divide_VU32
(
VU32
 
Dividíd
, VU32 
Divis‹
)

139 if(
Divis‹
 == 0)

141 
	`Sy¶og_Eº‹
(
TID_BASE_CALC
, 
BASECALC_LOC_DIVIDE_VU32_DIV0
);

142 
	`DebugMsg_Eº‹
("DIV/0 in divide_VU32");

146  (
Dividíd
 / 
Divis‹
);

147 
	}
}

153 
VF32
 
	$divide_VF32
(
VU32
 
Dividíd
, VU32 
Divis‹
)

157 if(
Divis‹
 == 0)

159 
	`Sy¶og_Eº‹
(
TID_BASE_CALC
, 
BASECALC_LOC_DIVIDE_VF32_DIV0
);

160 
	`DebugMsg_Eº‹
("DIV/0 in divide_VF32");

164  ((
VF32
Ë
Dividíd
Ë/ ((VF32Ë
Divis‹
);

165 
	}
}

172 
¸™k_posôi⁄_t
 
	$¸™k_posôi⁄_a·î
(
¸™k_posôi⁄_t
 
Posôi⁄
)

174 if(
Posôi⁄
 >
CRK_POSITION_COUNT
)

177 
	`Sy¶og_W¨nög
(
TID_BASE_CALC
, 
BASECALC_LOC_CRKPOS_AFTER_UNDEF
);

178  
CRK_POSITION_UNDEFINED
;

181 if(
Posôi⁄
 == 0)

184  
CRK_POSITION_COUNT
 -1;

187  (
Posôi⁄
 -1);

188 
	}
}

190 vﬁ©ûê
ígöe_pha£_t
 
	$›posôe_pha£
(vﬁ©ûê
ígöe_pha£_t
 
Pha£_ö
)

192 if(
Pha£_ö
 =
PHASE_CYL1_COMP
)

194  
PHASE_CYL1_EX
;

196 if(
Pha£_ö
 =
PHASE_CYL1_EX
)

198  
PHASE_CYL1_COMP
;

203 
	`Sy¶og_W¨nög
(
TID_BASE_CALC
, 
BASECALC_LOC_OPPOSITE_PHASE_UNDEF
);

204  
PHASE_UNDEFINED
;

206 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/utils/base_calc.h

1 #i‚de‡
BASECALC_H_INCLUDED


2 
	#BASECALC_H_INCLUDED


	)

4 
	~"°m32_libs/bo˘ok_ty≥s.h
"

5 
	~"Tu¨eg_ty≥s.h
"

7 
U32
 
ˇlc_rŸ_duøti⁄_us
(U32 
AngÀ_deg
, U32 
Pîiod_us
);

8 
U32
 
ˇlc_rŸ_™gÀ_deg
(U32 
I¡îvÆ_us
, U32 
Pîiod_us
);

9 
U32
 
ˇlc_Ωm
(U32 
Pîiod_us
);

11 
sub_VU32
(
VU32
 * 
pMö
, VU32 
Subå
);

12 
VU32
 
subåa˘_VU32
(VU32 
Mö
, VU32 
Subå
);

13 
VU32
 
abs_dñè_VU32
(VU32 
VÆ1
, VU32 
VÆ2
);

15 
VU32
 
divide_VU32
(VU32 
Dividíd
, VU32 
Divis‹
);

16 
VF32
 
divide_VF32
(
VU32
 
Dividíd
, VU32 
Divis‹
);

18 
¸™k_posôi⁄_t
 
¸™k_posôi⁄_a·î
(¸™k_posôi⁄_à
Posôi⁄
);

19 
ígöe_pha£_t
 
›posôe_pha£
”ngöe_pha£_à
Pha£_ö
);

22 
	#BIT_SET
(
a
,
b
Ë(◊Ë|(1<<(b)))

	)

23 
	#BIT_CLEAR
(
a
,
b
Ë(◊Ë&~(1<<(b)))

	)

24 
	#BIT_CHECK
(
v¨
,
pos
Ë!!((v¨Ë& (1<<’os)))

	)

27 
U16
 
w‹d
(
U8
 
high
, U8 
low
);

28 
U8
 
lowByã
(
U16
);

29 
U8
 
highByã
(
U16
);

30 
U32
 
dw‹d
(
U8
 
Msb
, U8 
Mid1
, U8 
Mid2
, U8 
Lsb
);

	@/home/oli/tenere/efi/Tuareg_sw/src/utils/base_calc_syslog_locations.h

1 #i‚de‡
BASECALC_SYSLOG_LOCATIONS_H_INCLUDED


2 
	#BASECALC_SYSLOG_LOCATIONS_H_INCLUDED


	)

8 
	mBASECALC_LOC_CALC_ROT_ANGLE_DEG_DIV0
,

9 
	mBASECALC_LOC_CALC_RPM_DIV0
,

11 
	mBASECALC_LOC_DIVIDE_VU32_DIV0
,

12 
	mBASECALC_LOC_DIVIDE_VF32_DIV0
,

14 
	mBASECALC_LOC_CRKPOS_AFTER_UNDEF
,

15 
	mBASECALC_LOC_OPPOSITE_PHASE_UNDEF
,

19 
	mBASECALC_LOC_COUNT


22 } 
	tba£ˇlc_sy¶oc_loˇti⁄s_t
;

	@/home/oli/tenere/efi/Tuareg_sw/src/utils/bitfields.c

6 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

7 
	~"°m32_libs/°m32f4xx/bo˘ok/°m32f4xx_gpio.h
"

8 
	~"°m32_libs/bo˘ok_ty≥s.h
"

10 
	~"Tu¨eg_ty≥s.h
"

11 
	~"Tu¨eg_ID.h
"

12 
	~"Tu¨eg_îr‹s.h
"

15 
	~<°dboﬁ.h
>

17 
	$£tBô_BF8
(
U32
 
Pos
, 
VBF8
 * 
pT¨gë
)

19 
	`As£π
(
Pos
 < 
BF8_LEN
, 
TID_BITFIELDS
, 0);

21 *
pT¨gë
 |(1 << 
Pos
);

23 
	}
}

25 
	$£tBô_BF16
(
U32
 
Pos
, 
VBF16
 * 
pT¨gë
)

27 
	`As£π
(
Pos
 < 
BF16_LEN
, 
TID_BITFIELDS
, 1);

29 *
pT¨gë
 |(1 << 
Pos
);

30 
	}
}

32 
	$£tBô_BF32
(
U32
 
Pos
, 
VBF32
 * 
pT¨gë
)

34 
	`As£π
(
Pos
 < 
BF32_LEN
, 
TID_BITFIELDS
, 2);

36 *
pT¨gë
 |(1 << 
Pos
);

37 
	}
}

40 
boﬁ
 
	$gëBô_BF8
(
U32
 
Pos
, 
VBF8
 
T¨gë
)

42 
	`As£π
(
Pos
 < 
BF8_LEN
, 
TID_BITFIELDS
, 3);

44  (
T¨gë
 & (1 << 
Pos
))? 
åue
 : 
Ál£
;

45 
	}
}

48 
boﬁ
 
	$gëBô_BF16
(
U32
 
Pos
, 
VBF16
 
T¨gë
)

50 
	`As£π
(
Pos
 < 
BF16_LEN
, 
TID_BITFIELDS
, 4);

52  (
T¨gë
 & (1 << 
Pos
))? 
åue
 : 
Ál£
;

53 
	}
}

55 
boﬁ
 
	$gëBô_BF32
(
U32
 
Pos
, 
VBF32
 
T¨gë
)

57 
	`As£π
(
Pos
 < 
BF32_LEN
, 
TID_BITFIELDS
, 5);

59  (
T¨gë
 & (1 << 
Pos
))? 
åue
 : 
Ál£
;

60 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/utils/bitfields.h

1 #i‚de‡
BITFIELDS_H_INCLUDED


2 
	#BITFIELDS_H_INCLUDED


	)

4 
	~<°dboﬁ.h
>

5 
	~"°m32_libs/bo˘ok_ty≥s.h
"

7 
£tBô_BF8
(
U32
 
Pos
, 
VBF8
 * 
pT¨gë
);

8 
£tBô_BF16
(
U32
 
Pos
, 
VBF16
 * 
pT¨gë
);

9 
£tBô_BF32
(
U32
 
Pos
, 
VBF32
 * 
pT¨gë
);

11 
boﬁ
 
gëBô_BF8
(
U32
 
Pos
, 
VBF8
 
T¨gë
);

12 
boﬁ
 
gëBô_BF16
(
U32
 
Pos
, 
VBF16
 
T¨gë
);

13 
boﬁ
 
gëBô_BF32
(
U32
 
Pos
, 
VBF32
 
T¨gë
);

	@/home/oli/tenere/efi/Tuareg_sw/src/utils/conversion.c

3 
	~"°m32_libs/bo˘ok_ty≥s.h
"

4 
	~"c⁄vîsi⁄.h
"

5 
	~"u¨t.h
"

6 
	~"bôfõlds.h
"

68 
U32
 
	$£rülize_Êﬂt_U32
(
VÆue
)

72 
ö
;

73 
U32
 
out
;

75 } 
u
;

77 
u
.
ö
 = 
VÆue
;

79  
u
.
out
;

80 
	}
}

87 
	$£rülize_Êﬂt_U8
(
VÆue
, 
U8
 * 
pT¨gë
)

89 
U32
 
i
;

93 
ö
;

94 
U8
 
out
[4];

96 } 
u
;

98 
u
.
ö
 = 
VÆue
;

100 
i
=0; i<4; i++)

102 
pT¨gë
[
i
]
u
.
out
[i];

104 
	}
}

107 
	$£nd_Êﬂt
(
USART_Ty≥Def
 * 
P‹t
, 
VÆue
)

109 
U32
 
i
;

113 
ö
;

114 
U8
 
out
[4];

116 } 
u
;

118 
u
.
ö
 = 
VÆue
;

120 
i
=0; i<4; i++)

122 
	`UART_Tx
(
P‹t
, 
u
.
out
[
i
]);

124 
	}
}

128 
	$£rülize_U16_U8
(
U16
 
VÆue
, 
U8
 * 
pT¨gë
)

130 *
pT¨gë
(
U8
)(
VÆue
 & 0x00FF);

131 *(
pT¨gë
 +1)(
U8
)(
VÆue
 >> 8);

132 
	}
}

140 
	$compo£_Êﬂt
(
U32
 
Buf„r
)

144 
Êﬂt_out
;

145 
U32
 
ö
;

147 } 
u
;

149 
u
.
ö
 = 
Buf„r
;

151  
u
.
Êﬂt_out
;

152 
	}
}

157 
U32
 
	$compo£_U32
(
U8
 
Msb
, U8 
Mid_h
, U8 
Mid_l
, U8 
Lsb
)

162 
U32
 
out
;

163 
U8
 
ö
[4];

165 } 
u
;

167 
u
.
ö
[0] = 
Msb
;

168 
u
.
ö
[1] = 
Mid_h
;

169 
u
.
ö
[2] = 
Mid_l
;

170 
u
.
ö
[3] = 
Lsb
;

172  
u
.
out
;

173 
	}
}

179 
	$£rülize_U32_ch¨
(
VU32
 
VÆue
, 
U8
 * 
pT¨gë
)

181 
U32
 
i
;

185 
U32
 
ö
;

186 
U8
 
out
[4];

188 } 
u
;

190 
u
.
ö
 = 
VÆue
;

192 
i
=0; i<4; i++)

194 *
pT¨gë

u
.
out
[
i
];

195 
pT¨gë
++;

197 
	}
}

	@/home/oli/tenere/efi/Tuareg_sw/src/utils/conversion.h

1 #i‚de‡
CONVERSION_H_INCLUDED


2 
	#CONVERSION_H_INCLUDED


	)

4 
	~"°m32_libs/°m32f4xx/cmsis/°m32f4xx.h
"

5 
	~"°m32_libs/bo˘ok_ty≥s.h
"

6 
	~"Tu¨eg_ty≥s.h
"

14 
F32
 
	mö_F32
;

15 
U32
 
	mö_U32
;

16 
U16
 
	mö_U16
[2];

17 
U8
 
	mö_U8
[4];

18 
¸™k_posôi⁄_t
 
	mö_posôi⁄
;

19 
ígöe_pha£_t
 
	mö_pha£
;

21 } 
	tc⁄vîãr_32_t
;

24 
¸™k_posôi⁄_t
 
∑r£_posôi⁄
(
U32
 
I≈ut
);

26 
U32
 
compo£_U32
(
U8
 
Msb
, U8 
Mid_h
, U8 
Mid_l
, U8 
Lsb
);

28 
compo£_Êﬂt
(
U32
 
Buf„r
);

29 
U32
 
£rülize_Êﬂt_U32
(
VÆue
);

30 
£nd_Êﬂt
(
USART_Ty≥Def
 * 
P‹t
, 
VÆue
);

32 
£rülize_Êﬂt_U8
(
VÆue
, 
U8
 * 
pT¨gë
);

33 
£rülize_U16_U8
(
U16
 
VÆue
, 
U8
 * 
pT¨gë
);

34 
£rülize_U32_ch¨
(
VU32
 
VÆue
, 
U8
 * 
pT¨gë
);

	@/usr/include/math.h

23 #i‚def 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<bôs/libc-hódî-°¨t.h
>

29 #i‡
deföed
 
log
 && deföed 
__GNUC__


30 #w¨nög 
A
 
ma¸o
 
ˇŒed
 
log
 
was
 
Æªady
 
deföed
 
whí
 <
m©h
.
h
> wa†
ö˛uded
.

31 #w¨nög 
This
 
wûl
 
ˇu£
 
compû©i⁄
 
¥obÀms
.

34 
	g__BEGIN_DECLS


37 
	~<bôs/ty≥s.h
>

40 
	~<bôs/m©h-ve˘‹.h
>

43 
	~<bôs/Êﬂä.h
>

47 #i‡
__GNUC_PREREQ
 (3, 3)

48 
	#HUGE_VAL
 (
	`__buûtö_huge_vÆ
 ())

	)

55 
	#HUGE_VAL
 1e10000

	)

57 #ifde‡
__USE_ISOC99


58 #i‡
__GNUC_PREREQ
 (3, 3)

59 
	#HUGE_VALF
 (
	`__buûtö_huge_vÆf
 ())

	)

60 
	#HUGE_VALL
 (
	`__buûtö_huge_vÆl
 ())

	)

62 
	#HUGE_VALF
 1e10000f

	)

63 
	#HUGE_VALL
 1e10000L

	)

66 #i‡
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

67 
	#HUGE_VAL_F16
 (
	`__buûtö_huge_vÆf16
 ())

	)

69 #i‡
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

70 
	#HUGE_VAL_F32
 (
	`__buûtö_huge_vÆf32
 ())

	)

72 #i‡
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

73 
	#HUGE_VAL_F64
 (
	`__buûtö_huge_vÆf64
 ())

	)

75 #i‡
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

76 
	#HUGE_VAL_F128
 (
	`__buûtö_huge_vÆf128
 ())

	)

78 #i‡
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

79 
	#HUGE_VAL_F32X
 (
	`__buûtö_huge_vÆf32x
 ())

	)

81 #i‡
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

82 
	#HUGE_VAL_F64X
 (
	`__buûtö_huge_vÆf64x
 ())

	)

84 #i‡
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

85 
	#HUGE_VAL_F128X
 (
	`__buûtö_huge_vÆf128x
 ())

	)

88 #ifde‡
__USE_ISOC99


90 #i‡
__GNUC_PREREQ
 (3, 3)

91 
	#INFINITY
 (
	`__buûtö_öff
 ())

	)

93 
	#INFINITY
 
HUGE_VALF


	)

97 #i‡
__GNUC_PREREQ
 (3, 3)

98 
	#NAN
 (
	`__buûtö_«nf
 (""))

	)

103 
	#NAN
 (0.0‡/ 0.0f)

	)

107 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

109 #i‡
__GNUC_PREREQ
 (3, 3)

110 
	#SNANF
 (
	`__buûtö_«nsf
 (""))

	)

111 
	#SNAN
 (
	`__buûtö_«ns
 (""))

	)

112 
	#SNANL
 (
	`__buûtö_«n¶
 (""))

	)

115 #i‡
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

116 
	#SNANF16
 (
	`__buûtö_«nsf16
 (""))

	)

118 #i‡
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

119 
	#SNANF32
 (
	`__buûtö_«nsf32
 (""))

	)

121 #i‡
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

122 
	#SNANF64
 (
	`__buûtö_«nsf64
 (""))

	)

124 #i‡
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

125 
	#SNANF128
 (
	`__buûtö_«nsf128
 (""))

	)

127 #i‡
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

128 
	#SNANF32X
 (
	`__buûtö_«nsf32x
 (""))

	)

130 #i‡
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

131 
	#SNANF64X
 (
	`__buûtö_«nsf64x
 (""))

	)

133 #i‡
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

134 
	#SNANF128X
 (
	`__buûtö_«nsf128x
 (""))

	)

138 
	~<bôs/Êt-evÆ-mëhod.h
>

140 #ifde‡
__USE_ISOC99


148 #i‡
__GLIBC_FLT_EVAL_METHOD
 == 0 || __GLIBC_FLT_EVAL_METHOD == 16

149 
	tÊﬂt_t
;

150 
	tdoubÀ_t
;

151 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 1

152 
	tÊﬂt_t
;

153 
	tdoubÀ_t
;

154 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 2

155 
	tÊﬂt_t
;

156 
	tdoubÀ_t
;

157 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 32

158 
_Flﬂt32
 
	tÊﬂt_t
;

159 
	tdoubÀ_t
;

160 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 33

161 
_Flﬂt32x
 
	tÊﬂt_t
;

162 
_Flﬂt32x
 
	tdoubÀ_t
;

163 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 64

164 
_Flﬂt64
 
	tÊﬂt_t
;

165 
_Flﬂt64
 
	tdoubÀ_t
;

166 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 65

167 
_Flﬂt64x
 
	tÊﬂt_t
;

168 
_Flﬂt64x
 
	tdoubÀ_t
;

169 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 128

170 
_Flﬂt128
 
	tÊﬂt_t
;

171 
_Flﬂt128
 
	tdoubÀ_t
;

172 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 129

173 
_Flﬂt128x
 
	tÊﬂt_t
;

174 
_Flﬂt128x
 
	tdoubÀ_t
;

190 
	~<bôs/Â-logb.h
>

191 #ifde‡
__USE_ISOC99


192 #i‡
__FP_LOGB0_IS_MIN


193 
	#FP_ILOGB0
 (-2147483647 - 1)

	)

195 
	#FP_ILOGB0
 (-2147483647)

	)

197 #i‡
__FP_LOGBNAN_IS_MIN


198 
	#FP_ILOGBNAN
 (-2147483647 - 1)

	)

200 
	#FP_ILOGBNAN
 2147483647

	)

203 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

204 #i‡
__WORDSIZE
 == 32

205 
	#__FP_LONG_MAX
 0x7fffffffL

	)

207 
	#__FP_LONG_MAX
 0x7fffffffffffffffL

	)

209 #i‡
__FP_LOGB0_IS_MIN


210 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
 - 1)

	)

212 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
)

	)

214 #i‡
__FP_LOGBNAN_IS_MIN


215 
	#FP_LLOGBNAN
 (-
__FP_LONG_MAX
 - 1)

	)

217 
	#FP_LLOGBNAN
 
__FP_LONG_MAX


	)

233 
	~<bôs/Â-Á°.h
>

235 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

239 
	mFP_INT_UPWARD
 =

240 
	#FP_INT_UPWARD
 0

	)

241 
FP_INT_UPWARD
,

242 
	mFP_INT_DOWNWARD
 =

243 
	#FP_INT_DOWNWARD
 1

	)

244 
FP_INT_DOWNWARD
,

245 
	mFP_INT_TOWARDZERO
 =

246 
	#FP_INT_TOWARDZERO
 2

	)

247 
FP_INT_TOWARDZERO
,

248 
	mFP_INT_TONEARESTFROMZERO
 =

249 
	#FP_INT_TONEARESTFROMZERO
 3

	)

250 
FP_INT_TONEARESTFROMZERO
,

251 
	mFP_INT_TONEAREST
 =

252 
	#FP_INT_TONEAREST
 4

	)

253 
FP_INT_TONEAREST
,

262 
	#__SIMD_DECL
(
fun˘i⁄
Ë
	`__CONCAT
 (
__DECL_SIMD_
, fun˘i⁄)

	)

264 
	#__MATHCALL_VEC
(
fun˘i⁄
, 
suffix
, 
¨gs
) \

265 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
fun˘i⁄
, 
suffix
)) \

266 
	`__MATHCALL
 (
fun˘i⁄
, 
suffix
, 
¨gs
)

	)

268 
	#__MATHDECL_VEC
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

269 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
fun˘i⁄
, 
suffix
)) \

270 
	`__MATHDECL
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
)

	)

272 
	#__MATHCALL
(
fun˘i⁄
,
suffix
, 
¨gs
) \

273 
	`__MATHDECL
 (
_MdoubÀ_
,
fun˘i⁄
,
suffix
, 
¨gs
)

	)

274 
	#__MATHDECL
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

275 
	`__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
); \

276 
	`__MATHDECL_1
(
ty≥
, 
	`__CONCAT
(
__
,
fun˘i⁄
),
suffix
, 
¨gs
)

	)

277 
	#__MATHCALLX
(
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
) \

278 
	`__MATHDECLX
 (
_MdoubÀ_
,
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
)

	)

279 
	#__MATHDECLX
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
) \

280 
	`__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
Ë
	`__©åibuã__
 (
©åib
); \

281 
	`__MATHDECL_1
(
ty≥
, 
	`__CONCAT
(
__
,
fun˘i⁄
),
suffix
, 
¨gs
Ë
	`__©åibuã__
 (
©åib
)

	)

282 
	#__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

283 
ty≥
 
	`__MATH_PRECNAME
(
fun˘i⁄
,
suffix
Ë
¨gs
 
__THROW


	)

285 
	#_MdoubÀ_
 

	)

286 
	#__MATH_PRECNAME
(
«me
,
r
Ë
	`__CONCAT
“ame,r)

	)

287 
	#__MATH_DECLARING_DOUBLE
 1

	)

288 
	#__MATH_DECLARING_FLOATN
 0

	)

289 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

290 
	~<bôs/m©hˇŒs.h
>

291 #unde‡
_MdoubÀ_


292 #unde‡
__MATH_PRECNAME


293 #unde‡
__MATH_DECLARING_DOUBLE


294 #unde‡
__MATH_DECLARING_FLOATN


296 #ifde‡
__USE_ISOC99


302 
	#_MdoubÀ_
 

	)

303 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f
##
	)
r

304 
	#__MATH_DECLARING_DOUBLE
 0

	)

305 
	#__MATH_DECLARING_FLOATN
 0

	)

306 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

307 
	~<bôs/m©hˇŒs.h
>

308 #unde‡
_MdoubÀ_


309 #unde‡
__MATH_PRECNAME


310 #unde‡
__MATH_DECLARING_DOUBLE


311 #unde‡
__MATH_DECLARING_FLOATN


313 #i‡!(
deföed
 
__NO_LONG_DOUBLE_MATH
 && deföed 
_LIBC
) \

314 || 
deföed
 
__LDBL_COMPAT
 \

315 || 
deföed
 
_LIBC_TEST


316 #ifde‡
__LDBL_COMPAT


318 #ifde‡
__USE_ISOC99


319 
	$__∆dbl_√xâow¨df
 (
__x
, 
__y
)

320 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

321 #ifde‡
__REDIRECT_NTH


322 
	`__REDIRECT_NTH
 (
√xâow¨df
, (
__x
, 
__y
),

323 
__∆dbl_√xâow¨df
)

324 
	`__©åibuã__
 ((
__c⁄°__
));

325 
	`__REDIRECT_NTH
 (
√xâow¨d
, (
__x
, 
__y
),

326 
√xè·î
Ë
	`__©åibuã__
 ((
__c⁄°__
));

327 
	`__REDIRECT_NTH
 (
√xâow¨dl
,

328 (
__x
, 
__y
),

329 
√xè·î
Ë
	`__©åibuã__
 ((
__c⁄°__
));

333 #unde‡
__MATHDECL_1


334 
	#__MATHDECL_2
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
Æüs
) \

335 
ty≥
 
	`__REDIRECT_NTH
(
	`__MATH_PRECNAME
(
fun˘i⁄
,
suffix
), \

336 
¨gs
, 
Æüs
)

	)

337 
	#__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

338 
	`__MATHDECL_2
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
	`__CONCAT
(fun˘i⁄,suffix))

	)

344 
	#_MdoubÀ_
 

	)

345 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
l
##
	)
r

346 
	#__MATH_DECLARING_DOUBLE
 0

	)

347 
	#__MATH_DECLARING_FLOATN
 0

	)

348 
	#__MATH_DECLARE_LDOUBLE
 1

	)

349 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

350 
	~<bôs/m©hˇŒs.h
>

351 #unde‡
_MdoubÀ_


352 #unde‡
__MATH_PRECNAME


353 #unde‡
__MATH_DECLARING_DOUBLE


354 #unde‡
__MATH_DECLARING_FLOATN


363 #i‡
__HAVE_DISTINCT_FLOAT16
 || (
__HAVE_FLOAT16
 && !
deföed
 
_LIBC
)

364 
	#_MdoubÀ_
 
_Flﬂt16


	)

365 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f16
##
	)
r

366 
	#__MATH_DECLARING_DOUBLE
 0

	)

367 
	#__MATH_DECLARING_FLOATN
 1

	)

368 #i‡
__HAVE_DISTINCT_FLOAT16


369 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

371 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

372 
	~<bôs/m©hˇŒs.h
>

374 #unde‡
_MdoubÀ_


375 #unde‡
__MATH_PRECNAME


376 #unde‡
__MATH_DECLARING_DOUBLE


377 #unde‡
__MATH_DECLARING_FLOATN


380 #i‡
__HAVE_DISTINCT_FLOAT32
 || (
__HAVE_FLOAT32
 && !
deföed
 
_LIBC
)

381 
	#_MdoubÀ_
 
_Flﬂt32


	)

382 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f32
##
	)
r

383 
	#__MATH_DECLARING_DOUBLE
 0

	)

384 
	#__MATH_DECLARING_FLOATN
 1

	)

385 #i‡
__HAVE_DISTINCT_FLOAT32


386 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

388 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

389 
	~<bôs/m©hˇŒs.h
>

391 #unde‡
_MdoubÀ_


392 #unde‡
__MATH_PRECNAME


393 #unde‡
__MATH_DECLARING_DOUBLE


394 #unde‡
__MATH_DECLARING_FLOATN


397 #i‡
__HAVE_DISTINCT_FLOAT64
 || (
__HAVE_FLOAT64
 && !
deföed
 
_LIBC
)

398 
	#_MdoubÀ_
 
_Flﬂt64


	)

399 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f64
##
	)
r

400 
	#__MATH_DECLARING_DOUBLE
 0

	)

401 
	#__MATH_DECLARING_FLOATN
 1

	)

402 #i‡
__HAVE_DISTINCT_FLOAT64


403 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

405 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

406 
	~<bôs/m©hˇŒs.h
>

408 #unde‡
_MdoubÀ_


409 #unde‡
__MATH_PRECNAME


410 #unde‡
__MATH_DECLARING_DOUBLE


411 #unde‡
__MATH_DECLARING_FLOATN


414 #i‡
__HAVE_DISTINCT_FLOAT128
 || (
__HAVE_FLOAT128
 && !
deföed
 
_LIBC
)

415 
	#_MdoubÀ_
 
_Flﬂt128


	)

416 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f128
##
	)
r

417 
	#__MATH_DECLARING_DOUBLE
 0

	)

418 
	#__MATH_DECLARING_FLOATN
 1

	)

419 #i‡
__HAVE_DISTINCT_FLOAT128


420 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

422 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

423 
	~<bôs/m©hˇŒs.h
>

425 #unde‡
_MdoubÀ_


426 #unde‡
__MATH_PRECNAME


427 #unde‡
__MATH_DECLARING_DOUBLE


428 #unde‡
__MATH_DECLARING_FLOATN


431 #i‡
__HAVE_DISTINCT_FLOAT32X
 || (
__HAVE_FLOAT32X
 && !
deföed
 
_LIBC
)

432 
	#_MdoubÀ_
 
_Flﬂt32x


	)

433 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f32x
##
	)
r

434 
	#__MATH_DECLARING_DOUBLE
 0

	)

435 
	#__MATH_DECLARING_FLOATN
 1

	)

436 #i‡
__HAVE_DISTINCT_FLOAT32X


437 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

439 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

440 
	~<bôs/m©hˇŒs.h
>

442 #unde‡
_MdoubÀ_


443 #unde‡
__MATH_PRECNAME


444 #unde‡
__MATH_DECLARING_DOUBLE


445 #unde‡
__MATH_DECLARING_FLOATN


448 #i‡
__HAVE_DISTINCT_FLOAT64X
 || (
__HAVE_FLOAT64X
 && !
deföed
 
_LIBC
)

449 
	#_MdoubÀ_
 
_Flﬂt64x


	)

450 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f64x
##
	)
r

451 
	#__MATH_DECLARING_DOUBLE
 0

	)

452 
	#__MATH_DECLARING_FLOATN
 1

	)

453 #i‡
__HAVE_DISTINCT_FLOAT64X


454 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

456 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

457 
	~<bôs/m©hˇŒs.h
>

459 #unde‡
_MdoubÀ_


460 #unde‡
__MATH_PRECNAME


461 #unde‡
__MATH_DECLARING_DOUBLE


462 #unde‡
__MATH_DECLARING_FLOATN


465 #i‡
__HAVE_DISTINCT_FLOAT128X
 || (
__HAVE_FLOAT128X
 && !
deföed
 
_LIBC
)

466 
	#_MdoubÀ_
 
_Flﬂt128x


	)

467 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f128x
##
	)
r

468 
	#__MATH_DECLARING_DOUBLE
 0

	)

469 
	#__MATH_DECLARING_FLOATN
 1

	)

470 #i‡
__HAVE_DISTINCT_FLOAT128X


471 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

473 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

474 
	~<bôs/m©hˇŒs.h
>

476 #unde‡
_MdoubÀ_


477 #unde‡
__MATH_PRECNAME


478 #unde‡
__MATH_DECLARING_DOUBLE


479 #unde‡
__MATH_DECLARING_FLOATN


482 #unde‡
__MATHDECL_1


483 #unde‡
__MATHDECL


484 #unde‡
__MATHCALL


487 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


489 
signgam
;

492 #i‡(
__HAVE_DISTINCT_FLOAT16
 \

493 || 
__HAVE_DISTINCT_FLOAT32
 \

494 || 
__HAVE_DISTINCT_FLOAT64
 \

495 || 
__HAVE_DISTINCT_FLOAT32X
 \

496 || 
__HAVE_DISTINCT_FLOAT64X
 \

497 || 
__HAVE_DISTINCT_FLOAT128X
)

510 #ifde‡
__NO_LONG_DOUBLE_MATH


511 #i‡
__HAVE_DISTINCT_FLOAT128


514 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

515 ( (
TG_ARG
Ë= (Ë? 
FUNC
 ## 
f
 
ARGS
 : FUNC ARGS)

	)

516 #ñi‡
__HAVE_DISTINCT_FLOAT128


517 #i‡
__HAVE_GENERIC_SELECTION


518 #i‡
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT32


519 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
Ë
_Flﬂt32
: FUNC ## 
f
 ARGS,

	)

521 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
)

	)

523 #i‡
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT64X


524 #i‡
__HAVE_FLOAT64X_LONG_DOUBLE


525 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
Ë
_Flﬂt64x
: FUNC ## 
l
 ARGS,

	)

527 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
Ë
_Flﬂt64x
: FUNC ## 
f128
 ARGS,

	)

530 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
)

	)

532 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

533 
	`_Gíîic
 ((
TG_ARG
), \

534 : 
FUNC
 ## 
f
 
ARGS
, \

535 
	`__MATH_TG_F32
 (
FUNC
, 
ARGS
) \

536 : 
FUNC
 
ARGS
, \

537 : 
FUNC
 ## 
l
 
ARGS
, \

538 
	`__MATH_TG_F64X
 (
FUNC
, 
ARGS
) \

539 
_Flﬂt128
: 
FUNC
 ## 
f128
 
ARGS
)

	)

541 #i‡
__HAVE_FLOATN_NOT_TYPEDEF


544 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

545 
__buûtö_choo£_ex¥
 \

546 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
TG_ARG
), ), \

547 
FUNC
 ## 
f
 
ARGS
, \

548 
__buûtö_choo£_ex¥
 \

549 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
TG_ARG
), ), \

550 
FUNC
 
ARGS
, \

551 
__buûtö_choo£_ex¥
 \

552 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
TG_ARG
), ), \

553 
FUNC
 ## 
l
 
ARGS
, \

554 
FUNC
 ## 
f128
 
ARGS
)))

	)

557 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

558 ( (
TG_ARG
) ==  () \

559 ? 
FUNC
 ## 
f
 
ARGS
 \

560 :  (
TG_ARG
) ==  () \

561 ? 
FUNC
 
ARGS
 \

562 : 
FUNC
 ## 
l
 
ARGS
)

	)

566 #ifde‡
__USE_ISOC99


571 
FP_NAN
 =

572 
	#FP_NAN
 0

	)

573 
FP_NAN
,

574 
FP_INFINITE
 =

575 
	#FP_INFINITE
 1

	)

576 
FP_INFINITE
,

577 
FP_ZERO
 =

578 
	#FP_ZERO
 2

	)

579 
FP_ZERO
,

580 
FP_SUBNORMAL
 =

581 
	#FP_SUBNORMAL
 3

	)

582 
FP_SUBNORMAL
,

583 
FP_NORMAL
 =

584 
	#FP_NORMAL
 4

	)

585 
FP_NORMAL


593 #i‡
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__
 \

594 && (!
deföed
 
__OPTIMIZE_SIZE__
 || deföed 
__˝lu•lus
)

601 
	#Â˛assify
(
x
Ë
	`__buûtö_Â˛assify
 (
FP_NAN
, 
FP_INFINITE
, \

602 
FP_NORMAL
, 
FP_SUBNORMAL
, 
FP_ZERO
, 
x
)

	)

604 
	#Â˛assify
(
x
Ë
	`__MATH_TG
 ((x), 
__Â˛assify
, (x))

	)

608 #i‡
	`__GNUC_PREREQ
 (6,0)

609 
	#signbô
(
x
Ë
	`__buûtö_signbô
 (x)

	)

610 #ñi‡
deföed
 
__˝lu•lus


618 
	#signbô
(
x
Ë
	`__buûtö_signbôl
 (x)

	)

619 #ñi‡
	`__GNUC_PREREQ
 (4,0)

620 
	#signbô
(
x
Ë
	`__MATH_TG
 ((x), 
__buûtö_signbô
, (x))

	)

622 
	#signbô
(
x
Ë
	`__MATH_TG
 ((x), 
__signbô
, (x))

	)

626 #i‡
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__


627 
	#isföôe
(
x
Ë
	`__buûtö_isföôe
 (x)

	)

629 
	#isföôe
(
x
Ë
	`__MATH_TG
 ((x), 
__föôe
, (x))

	)

633 #i‡
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__


634 
	#i¢‹mÆ
(
x
Ë
	`__buûtö_i¢‹mÆ
 (x)

	)

636 
	#i¢‹mÆ
(
x
Ë(
	`Â˛assify
 (xË=
FP_NORMAL
)

	)

641 #i‡
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__


642 
	#i¢™
(
x
Ë
	`__buûtö_i¢™
 (x)

	)

644 
	#i¢™
(
x
Ë
	`__MATH_TG
 ((x), 
__i¢™
, (x))

	)

648 #i‡
__HAVE_DISTINCT_FLOAT128
 && !
	`__GNUC_PREREQ
 (7,0) \

649 && !
deföed
 
__SUPPORT_SNAN__
 && !deföed 
__˝lu•lus


655 
	#isöf
(
x
) \

656 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
x
), 
_Flﬂt128
) \

657 ? 
	`__isöff128
 (
x
Ë: 
	`__buûtö_isöf_sign
 (x))

	)

658 #ñi‡
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__


659 
	#isöf
(
x
Ë
	`__buûtö_isöf_sign
 (x)

	)

661 
	#isöf
(
x
Ë
	`__MATH_TG
 ((x), 
__isöf
, (x))

	)

665 
	#MATH_ERRNO
 1

	)

666 
	#MATH_ERREXCEPT
 2

	)

673 #ifde‡
__FAST_MATH__


674 
	#m©h_îrh™dlög
 0

	)

675 #ñi‡
deföed
 
__NO_MATH_ERRNO__


676 
	#m©h_îrh™dlög
 (
MATH_ERREXCEPT
)

	)

678 
	#m©h_îrh™dlög
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

683 #i‡
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

684 
	~<bôs/isˇn⁄iˇl.h
>

687 #i‚de‡
__˝lu•lus


688 
	#issig«lög
(
x
Ë
	`__MATH_TG
 ((x), 
__issig«lög
, (x))

	)

697 
ölöe
 
	`issig«lög
 (
__vÆ
Ë{  
	`__issig«lögf
 (__val); }

698 
ölöe
 
	`issig«lög
 (
__vÆ
Ë{  
	`__issig«lög
 (__val); }

699 
ölöe
 

700 
	`issig«lög
 (
__vÆ
)

702 #ifde‡
__NO_LONG_DOUBLE_MATH


703  
	`__issig«lög
 (
__vÆ
);

705  
	`__issig«lögl
 (
__vÆ
);

708 #i‡
__HAVE_DISTINCT_FLOAT128


709 
ölöe
 
	`issig«lög
 (
_Flﬂt128
 
__vÆ
Ë{  
	`__issig«lögf128
 (__val); }

711 
	}
}

715 
	#issubn‹mÆ
(
x
Ë(
	`Â˛assify
 (xË=
FP_SUBNORMAL
)

	)

718 #i‚de‡
__˝lu•lus


719 #ifde‡
__SUPPORT_SNAN__


720 
	#iszîo
(
x
Ë(
	`Â˛assify
 (xË=
FP_ZERO
)

	)

722 
	#iszîo
(
x
Ë(((
	`__ty≥of
 (x)Ë(x)Ë=0)

	)

726 #ifde‡
__SUPPORT_SNAN__


727 
ölöe
 

728 
iszîo
 (
__vÆ
)

730  
__Â˛assifyf
 (
__vÆ
Ë=
FP_ZERO
;

732 
ölöe
 

733 
iszîo
 (
__vÆ
)

735  
__Â˛assify
 (
__vÆ
Ë=
FP_ZERO
;

737 
ölöe
 

738 
iszîo
 (
__vÆ
)

740 #ifde‡
__NO_LONG_DOUBLE_MATH


741  
__Â˛assify
 (
__vÆ
Ë=
FP_ZERO
;

743  
__Â˛assifyl
 (
__vÆ
Ë=
FP_ZERO
;

746 #i‡
__HAVE_DISTINCT_FLOAT128


747 
ölöe
 

748 
iszîo
 (
_Flﬂt128
 
__vÆ
)

750  
__Â˛assifyf128
 (
__vÆ
Ë=
FP_ZERO
;

754 
ãm∂©e
 <
˛ass
 
__T
> 
ölöe
 
boﬁ


755 
iszîo
 (
__T
 
__vÆ
)

757  
__vÆ
 == 0;

764 #ifde‡
__USE_XOPEN


766 
	#MAXFLOAT
 3.40282347e+38F

	)

771 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


772 
	#M_E
 2.7182818284590452354

	)

773 
	#M_LOG2E
 1.4426950408889634074

	)

774 
	#M_LOG10E
 0.43429448190325182765

	)

775 
	#M_LN2
 0.69314718055994530942

	)

776 
	#M_LN10
 2.30258509299404568402

	)

777 
	#M_PI
 3.14159265358979323846

	)

778 
	#M_PI_2
 1.57079632679489661923

	)

779 
	#M_PI_4
 0.78539816339744830962

	)

780 
	#M_1_PI
 0.31830988618379067154

	)

781 
	#M_2_PI
 0.63661977236758134308

	)

782 
	#M_2_SQRTPI
 1.12837916709551257390

	)

783 
	#M_SQRT2
 1.41421356237309504880

	)

784 
	#M_SQRT1_2
 0.70710678118654752440

	)

790 #ifde‡
__USE_GNU


791 
	#M_El
 2.718281828459045235360287471352662498L

	)

792 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

793 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

794 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

795 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

796 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

797 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

798 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

799 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

800 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

801 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

802 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

803 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

806 #i‡
__HAVE_FLOAT16
 && 
deföed
 
__USE_GNU


807 
	#M_Ef16
 
	`__f16
 (2.718281828459045235360287471352662498Ë

	)

808 
	#M_LOG2Ef16
 
	`__f16
 (1.442695040888963407359924681001892137Ë

	)

809 
	#M_LOG10Ef16
 
	`__f16
 (0.434294481903251827651128918916605082Ë

	)

810 
	#M_LN2f16
 
	`__f16
 (0.693147180559945309417232121458176568Ë

	)

811 
	#M_LN10f16
 
	`__f16
 (2.302585092994045684017991454684364208Ë

	)

812 
	#M_PIf16
 
	`__f16
 (3.141592653589793238462643383279502884Ë

	)

813 
	#M_PI_2f16
 
	`__f16
 (1.570796326794896619231321691639751442Ë

	)

814 
	#M_PI_4f16
 
	`__f16
 (0.785398163397448309615660845819875721Ë

	)

815 
	#M_1_PIf16
 
	`__f16
 (0.318309886183790671537767526745028724Ë

	)

816 
	#M_2_PIf16
 
	`__f16
 (0.636619772367581343075535053490057448Ë

	)

817 
	#M_2_SQRTPIf16
 
	`__f16
 (1.128379167095512573896158903121545172Ë

	)

818 
	#M_SQRT2f16
 
	`__f16
 (1.414213562373095048801688724209698079Ë

	)

819 
	#M_SQRT1_2f16
 
	`__f16
 (0.707106781186547524400844362104849039Ë

	)

822 #i‡
__HAVE_FLOAT32
 && 
deföed
 
__USE_GNU


823 
	#M_Ef32
 
	`__f32
 (2.718281828459045235360287471352662498Ë

	)

824 
	#M_LOG2Ef32
 
	`__f32
 (1.442695040888963407359924681001892137Ë

	)

825 
	#M_LOG10Ef32
 
	`__f32
 (0.434294481903251827651128918916605082Ë

	)

826 
	#M_LN2f32
 
	`__f32
 (0.693147180559945309417232121458176568Ë

	)

827 
	#M_LN10f32
 
	`__f32
 (2.302585092994045684017991454684364208Ë

	)

828 
	#M_PIf32
 
	`__f32
 (3.141592653589793238462643383279502884Ë

	)

829 
	#M_PI_2f32
 
	`__f32
 (1.570796326794896619231321691639751442Ë

	)

830 
	#M_PI_4f32
 
	`__f32
 (0.785398163397448309615660845819875721Ë

	)

831 
	#M_1_PIf32
 
	`__f32
 (0.318309886183790671537767526745028724Ë

	)

832 
	#M_2_PIf32
 
	`__f32
 (0.636619772367581343075535053490057448Ë

	)

833 
	#M_2_SQRTPIf32
 
	`__f32
 (1.128379167095512573896158903121545172Ë

	)

834 
	#M_SQRT2f32
 
	`__f32
 (1.414213562373095048801688724209698079Ë

	)

835 
	#M_SQRT1_2f32
 
	`__f32
 (0.707106781186547524400844362104849039Ë

	)

838 #i‡
__HAVE_FLOAT64
 && 
deföed
 
__USE_GNU


839 
	#M_Ef64
 
	`__f64
 (2.718281828459045235360287471352662498Ë

	)

840 
	#M_LOG2Ef64
 
	`__f64
 (1.442695040888963407359924681001892137Ë

	)

841 
	#M_LOG10Ef64
 
	`__f64
 (0.434294481903251827651128918916605082Ë

	)

842 
	#M_LN2f64
 
	`__f64
 (0.693147180559945309417232121458176568Ë

	)

843 
	#M_LN10f64
 
	`__f64
 (2.302585092994045684017991454684364208Ë

	)

844 
	#M_PIf64
 
	`__f64
 (3.141592653589793238462643383279502884Ë

	)

845 
	#M_PI_2f64
 
	`__f64
 (1.570796326794896619231321691639751442Ë

	)

846 
	#M_PI_4f64
 
	`__f64
 (0.785398163397448309615660845819875721Ë

	)

847 
	#M_1_PIf64
 
	`__f64
 (0.318309886183790671537767526745028724Ë

	)

848 
	#M_2_PIf64
 
	`__f64
 (0.636619772367581343075535053490057448Ë

	)

849 
	#M_2_SQRTPIf64
 
	`__f64
 (1.128379167095512573896158903121545172Ë

	)

850 
	#M_SQRT2f64
 
	`__f64
 (1.414213562373095048801688724209698079Ë

	)

851 
	#M_SQRT1_2f64
 
	`__f64
 (0.707106781186547524400844362104849039Ë

	)

854 #i‡
__HAVE_FLOAT128
 && 
deföed
 
__USE_GNU


855 
	#M_Ef128
 
	`__f128
 (2.718281828459045235360287471352662498Ë

	)

856 
	#M_LOG2Ef128
 
	`__f128
 (1.442695040888963407359924681001892137Ë

	)

857 
	#M_LOG10Ef128
 
	`__f128
 (0.434294481903251827651128918916605082Ë

	)

858 
	#M_LN2f128
 
	`__f128
 (0.693147180559945309417232121458176568Ë

	)

859 
	#M_LN10f128
 
	`__f128
 (2.302585092994045684017991454684364208Ë

	)

860 
	#M_PIf128
 
	`__f128
 (3.141592653589793238462643383279502884Ë

	)

861 
	#M_PI_2f128
 
	`__f128
 (1.570796326794896619231321691639751442Ë

	)

862 
	#M_PI_4f128
 
	`__f128
 (0.785398163397448309615660845819875721Ë

	)

863 
	#M_1_PIf128
 
	`__f128
 (0.318309886183790671537767526745028724Ë

	)

864 
	#M_2_PIf128
 
	`__f128
 (0.636619772367581343075535053490057448Ë

	)

865 
	#M_2_SQRTPIf128
 
	`__f128
 (1.128379167095512573896158903121545172Ë

	)

866 
	#M_SQRT2f128
 
	`__f128
 (1.414213562373095048801688724209698079Ë

	)

867 
	#M_SQRT1_2f128
 
	`__f128
 (0.707106781186547524400844362104849039Ë

	)

870 #i‡
__HAVE_FLOAT32X
 && 
deföed
 
__USE_GNU


871 
	#M_Ef32x
 
	`__f32x
 (2.718281828459045235360287471352662498Ë

	)

872 
	#M_LOG2Ef32x
 
	`__f32x
 (1.442695040888963407359924681001892137Ë

	)

873 
	#M_LOG10Ef32x
 
	`__f32x
 (0.434294481903251827651128918916605082Ë

	)

874 
	#M_LN2f32x
 
	`__f32x
 (0.693147180559945309417232121458176568Ë

	)

875 
	#M_LN10f32x
 
	`__f32x
 (2.302585092994045684017991454684364208Ë

	)

876 
	#M_PIf32x
 
	`__f32x
 (3.141592653589793238462643383279502884Ë

	)

877 
	#M_PI_2f32x
 
	`__f32x
 (1.570796326794896619231321691639751442Ë

	)

878 
	#M_PI_4f32x
 
	`__f32x
 (0.785398163397448309615660845819875721Ë

	)

879 
	#M_1_PIf32x
 
	`__f32x
 (0.318309886183790671537767526745028724Ë

	)

880 
	#M_2_PIf32x
 
	`__f32x
 (0.636619772367581343075535053490057448Ë

	)

881 
	#M_2_SQRTPIf32x
 
	`__f32x
 (1.128379167095512573896158903121545172Ë

	)

882 
	#M_SQRT2f32x
 
	`__f32x
 (1.414213562373095048801688724209698079Ë

	)

883 
	#M_SQRT1_2f32x
 
	`__f32x
 (0.707106781186547524400844362104849039Ë

	)

886 #i‡
__HAVE_FLOAT64X
 && 
deföed
 
__USE_GNU


887 
	#M_Ef64x
 
	`__f64x
 (2.718281828459045235360287471352662498Ë

	)

888 
	#M_LOG2Ef64x
 
	`__f64x
 (1.442695040888963407359924681001892137Ë

	)

889 
	#M_LOG10Ef64x
 
	`__f64x
 (0.434294481903251827651128918916605082Ë

	)

890 
	#M_LN2f64x
 
	`__f64x
 (0.693147180559945309417232121458176568Ë

	)

891 
	#M_LN10f64x
 
	`__f64x
 (2.302585092994045684017991454684364208Ë

	)

892 
	#M_PIf64x
 
	`__f64x
 (3.141592653589793238462643383279502884Ë

	)

893 
	#M_PI_2f64x
 
	`__f64x
 (1.570796326794896619231321691639751442Ë

	)

894 
	#M_PI_4f64x
 
	`__f64x
 (0.785398163397448309615660845819875721Ë

	)

895 
	#M_1_PIf64x
 
	`__f64x
 (0.318309886183790671537767526745028724Ë

	)

896 
	#M_2_PIf64x
 
	`__f64x
 (0.636619772367581343075535053490057448Ë

	)

897 
	#M_2_SQRTPIf64x
 
	`__f64x
 (1.128379167095512573896158903121545172Ë

	)

898 
	#M_SQRT2f64x
 
	`__f64x
 (1.414213562373095048801688724209698079Ë

	)

899 
	#M_SQRT1_2f64x
 
	`__f64x
 (0.707106781186547524400844362104849039Ë

	)

902 #i‡
__HAVE_FLOAT128X
 && 
deföed
 
__USE_GNU


909 #i‡
deföed
 
__STRICT_ANSI__
 && !deföed 
__NO_MATH_INLINES


910 
	#__NO_MATH_INLINES
 1

	)

913 #ifde‡
__USE_ISOC99


914 #i‡
__GNUC_PREREQ
 (3, 1)

921 
	#isgª©î
(
x
, 
y
Ë
	`__buûtö_isgª©î
(x, y)

	)

922 
	#isgª©îequÆ
(
x
, 
y
Ë
	`__buûtö_isgª©îequÆ
(x, y)

	)

923 
	#i¶ess
(
x
, 
y
Ë
	`__buûtö_i¶ess
(x, y)

	)

924 
	#i¶es£quÆ
(
x
, 
y
Ë
	`__buûtö_i¶es£quÆ
(x, y)

	)

925 
	#i¶essgª©î
(
x
, 
y
Ë
	`__buûtö_i¶essgª©î
(x, y)

	)

926 
	#isun‹dîed
(
x
, 
y
Ë
	`__buûtö_isun‹dîed
(x, y)

	)

928 
	#isgª©î
(
x
, 
y
) \

929 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

930 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x > __y; }))

	)

931 
	#isgª©îequÆ
(
x
, 
y
) \

932 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

933 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x >__y; }))

	)

934 
	#i¶ess
(
x
, 
y
) \

935 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

936 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x < __y; }))

	)

937 
	#i¶es£quÆ
(
x
, 
y
) \

938 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

939 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x <__y; }))

	)

940 
	#i¶essgª©î
(
x
, 
y
) \

941 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

942 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x !__y; }))

	)

944 
	#isun‹dîed
(
x
, 
y
) \

945 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__u
 = (x); __ty≥of__ (
y
Ë
__v
 = (y); \

946 
__u
 !
__v
 && (__u !__u || __v !__v); }))

	)

951 #ifde‡
__USE_EXTERN_INLINES


952 
	~<bôs/m©hölöe.h
>

957 #i‡
deföed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0

960 
	#_MdoubÀ_
 

	)

961 
	#__MATH_DECLARING_DOUBLE
 1

	)

962 
	#__MATH_DECLARING_FLOATN
 0

	)

963 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

964 
fun˘i⁄
 ## 
ªíå™t


	)

965 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

966 
__
 ## 
fun˘i⁄
 ## 
ªíå™t
 ## 
_föôe


	)

967 
	~<bôs/m©h-föôe.h
>

968 #unde‡
_MdoubÀ_


969 #unde‡
__MATH_DECLARING_DOUBLE


970 #unde‡
__MATH_DECLARING_FLOATN


971 #unde‡
__REDIRFROM_X


972 #unde‡
__REDIRTO_X


976 #ifde‡
__USE_ISOC99


979 
	#_MdoubÀ_
 

	)

980 
	#__MATH_DECLARING_DOUBLE
 0

	)

981 
	#__MATH_DECLARING_FLOATN
 0

	)

982 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

983 
fun˘i⁄
 ## 
f
 ## 
ªíå™t


	)

984 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

985 
__
 ## 
fun˘i⁄
 ## 
f
 ## 
ªíå™t
 ## 
_föôe


	)

986 
	~<bôs/m©h-föôe.h
>

987 #unde‡
_MdoubÀ_


988 #unde‡
__MATH_DECLARING_DOUBLE


989 #unde‡
__MATH_DECLARING_FLOATN


990 #unde‡
__REDIRFROM_X


991 #unde‡
__REDIRTO_X


994 #ifde‡
__MATH_DECLARE_LDOUBLE


995 
	#_MdoubÀ_
 

	)

996 
	#__MATH_DECLARING_DOUBLE
 0

	)

997 
	#__MATH_DECLARING_FLOATN
 0

	)

998 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

999 
fun˘i⁄
 ## 
l
 ## 
ªíå™t


	)

1000 #ifde‡
__NO_LONG_DOUBLE_MATH


1001 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1002 
__
 ## 
fun˘i⁄
 ## 
ªíå™t
 ## 
_föôe


	)

1004 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1005 
__
 ## 
fun˘i⁄
 ## 
l
 ## 
ªíå™t
 ## 
_föôe


	)

1007 
	~<bôs/m©h-föôe.h
>

1008 #unde‡
_MdoubÀ_


1009 #unde‡
__MATH_DECLARING_DOUBLE


1010 #unde‡
__MATH_DECLARING_FLOATN


1011 #unde‡
__REDIRFROM_X


1012 #unde‡
__REDIRTO_X


1019 #i‡(
__HAVE_DISTINCT_FLOAT16
 || (
__HAVE_FLOAT16
 && !
deföed
 
_LIBC
)) \

1020 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1021 
	#_MdoubÀ_
 
_Flﬂt16


	)

1022 
	#__MATH_DECLARING_DOUBLE
 0

	)

1023 
	#__MATH_DECLARING_FLOATN
 1

	)

1024 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1025 
fun˘i⁄
 ## 
f16
 ## 
ªíå™t


	)

1026 #i‡
__HAVE_DISTINCT_FLOAT16


1027 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1028 
__
 ## 
fun˘i⁄
 ## 
f16
 ## 
ªíå™t
 ## 
_föôe


	)

1032 
	~<bôs/m©h-föôe.h
>

1033 #unde‡
_MdoubÀ_


1034 #unde‡
__MATH_DECLARING_DOUBLE


1035 #unde‡
__MATH_DECLARING_FLOATN


1036 #unde‡
__REDIRFROM_X


1037 #unde‡
__REDIRTO_X


1040 #i‡(
__HAVE_DISTINCT_FLOAT32
 || (
__HAVE_FLOAT32
 && !
deföed
 
_LIBC
)) \

1041 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1042 
	#_MdoubÀ_
 
_Flﬂt32


	)

1043 
	#__MATH_DECLARING_DOUBLE
 0

	)

1044 
	#__MATH_DECLARING_FLOATN
 1

	)

1045 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1046 
fun˘i⁄
 ## 
f32
 ## 
ªíå™t


	)

1047 #i‡
__HAVE_DISTINCT_FLOAT32


1048 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1049 
__
 ## 
fun˘i⁄
 ## 
f32
 ## 
ªíå™t
 ## 
_föôe


	)

1051 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1052 
__
 ## 
fun˘i⁄
 ## 
f
 ## 
ªíå™t
 ## 
_föôe


	)

1054 
	~<bôs/m©h-föôe.h
>

1055 #unde‡
_MdoubÀ_


1056 #unde‡
__MATH_DECLARING_DOUBLE


1057 #unde‡
__MATH_DECLARING_FLOATN


1058 #unde‡
__REDIRFROM_X


1059 #unde‡
__REDIRTO_X


1062 #i‡(
__HAVE_DISTINCT_FLOAT64
 || (
__HAVE_FLOAT64
 && !
deföed
 
_LIBC
)) \

1063 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1064 
	#_MdoubÀ_
 
_Flﬂt64


	)

1065 
	#__MATH_DECLARING_DOUBLE
 0

	)

1066 
	#__MATH_DECLARING_FLOATN
 1

	)

1067 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1068 
fun˘i⁄
 ## 
f64
 ## 
ªíå™t


	)

1069 #i‡
__HAVE_DISTINCT_FLOAT64


1070 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1071 
__
 ## 
fun˘i⁄
 ## 
f64
 ## 
ªíå™t
 ## 
_föôe


	)

1073 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1074 
__
 ## 
fun˘i⁄
 ## 
ªíå™t
 ## 
_föôe


	)

1076 
	~<bôs/m©h-föôe.h
>

1077 #unde‡
_MdoubÀ_


1078 #unde‡
__MATH_DECLARING_DOUBLE


1079 #unde‡
__MATH_DECLARING_FLOATN


1080 #unde‡
__REDIRFROM_X


1081 #unde‡
__REDIRTO_X


1084 #i‡(
__HAVE_DISTINCT_FLOAT128
 || (
__HAVE_FLOAT128
 && !
deföed
 
_LIBC
)) \

1085 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1086 
	#_MdoubÀ_
 
_Flﬂt128


	)

1087 
	#__MATH_DECLARING_DOUBLE
 0

	)

1088 
	#__MATH_DECLARING_FLOATN
 1

	)

1089 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1090 
fun˘i⁄
 ## 
f128
 ## 
ªíå™t


	)

1091 #i‡
__HAVE_DISTINCT_FLOAT128


1092 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1093 
__
 ## 
fun˘i⁄
 ## 
f128
 ## 
ªíå™t
 ## 
_föôe


	)

1095 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1096 
__
 ## 
fun˘i⁄
 ## 
l
 ## 
ªíå™t
 ## 
_föôe


	)

1098 
	~<bôs/m©h-föôe.h
>

1099 #unde‡
_MdoubÀ_


1100 #unde‡
__MATH_DECLARING_DOUBLE


1101 #unde‡
__MATH_DECLARING_FLOATN


1102 #unde‡
__REDIRFROM_X


1103 #unde‡
__REDIRTO_X


1106 #i‡(
__HAVE_DISTINCT_FLOAT32X
 || (
__HAVE_FLOAT32X
 && !
deföed
 
_LIBC
)) \

1107 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1108 
	#_MdoubÀ_
 
_Flﬂt32x


	)

1109 
	#__MATH_DECLARING_DOUBLE
 0

	)

1110 
	#__MATH_DECLARING_FLOATN
 1

	)

1111 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1112 
fun˘i⁄
 ## 
f32x
 ## 
ªíå™t


	)

1113 #i‡
__HAVE_DISTINCT_FLOAT32X


1114 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1115 
__
 ## 
fun˘i⁄
 ## 
f32x
 ## 
ªíå™t
 ## 
_föôe


	)

1117 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1118 
__
 ## 
fun˘i⁄
 ## 
ªíå™t
 ## 
_föôe


	)

1120 
	~<bôs/m©h-föôe.h
>

1121 #unde‡
_MdoubÀ_


1122 #unde‡
__MATH_DECLARING_DOUBLE


1123 #unde‡
__MATH_DECLARING_FLOATN


1124 #unde‡
__REDIRFROM_X


1125 #unde‡
__REDIRTO_X


1128 #i‡(
__HAVE_DISTINCT_FLOAT64X
 || (
__HAVE_FLOAT64X
 && !
deföed
 
_LIBC
)) \

1129 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1130 
	#_MdoubÀ_
 
_Flﬂt64x


	)

1131 
	#__MATH_DECLARING_DOUBLE
 0

	)

1132 
	#__MATH_DECLARING_FLOATN
 1

	)

1133 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1134 
fun˘i⁄
 ## 
f64x
 ## 
ªíå™t


	)

1135 #i‡
__HAVE_DISTINCT_FLOAT64X


1136 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1137 
__
 ## 
fun˘i⁄
 ## 
f64x
 ## 
ªíå™t
 ## 
_föôe


	)

1138 #ñi‡
__HAVE_FLOAT64X_LONG_DOUBLE


1139 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1140 
__
 ## 
fun˘i⁄
 ## 
l
 ## 
ªíå™t
 ## 
_föôe


	)

1142 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1143 
__
 ## 
fun˘i⁄
 ## 
f128
 ## 
ªíå™t
 ## 
_föôe


	)

1145 
	~<bôs/m©h-föôe.h
>

1146 #unde‡
_MdoubÀ_


1147 #unde‡
__MATH_DECLARING_DOUBLE


1148 #unde‡
__MATH_DECLARING_FLOATN


1149 #unde‡
__REDIRFROM_X


1150 #unde‡
__REDIRTO_X


1153 #i‡(
__HAVE_DISTINCT_FLOAT128X
 || (
__HAVE_FLOAT128X
 && !
deföed
 
_LIBC
)) \

1154 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1155 
	#_MdoubÀ_
 
_Flﬂt128x


	)

1156 
	#__MATH_DECLARING_DOUBLE
 0

	)

1157 
	#__MATH_DECLARING_FLOATN
 1

	)

1158 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1159 
fun˘i⁄
 ## 
f128x
 ## 
ªíå™t


	)

1160 #i‡
__HAVE_DISTINCT_FLOAT128X


1161 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1162 
__
 ## 
fun˘i⁄
 ## 
f128x
 ## 
ªíå™t
 ## 
_föôe


	)

1166 
	~<bôs/m©h-föôe.h
>

1167 #unde‡
_MdoubÀ_


1168 #unde‡
__MATH_DECLARING_DOUBLE


1169 #unde‡
__MATH_DECLARING_FLOATN


1170 #unde‡
__REDIRFROM_X


1171 #unde‡
__REDIRTO_X


1176 #i‡
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

1179 #i‡
__FLT_EVAL_METHOD__
 == 2 || __FLT_EVAL_METHOD__ > 64

1180 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (yË+ 0.0L)

	)

1181 #ñi‡
__FLT_EVAL_METHOD__
 == 1 || __FLT_EVAL_METHOD__ > 32

1182 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (yË+ 0.0)

	)

1183 #ñi‡
__FLT_EVAL_METHOD__
 == 0 || __FLT_EVAL_METHOD__ == 32

1184 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (yË+ 0.0f)

	)

1186 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (y))

	)

1191 #i‡!
deföed
 
__˝lu•lus
 || (__˝lu•lu†< 201103L && !deföed 
__GNUC__
)

1192 
	#i£qsig
(
x
, 
y
) \

1193 
	`__MATH_TG
 (
	`__MATH_EVAL_FMT2
 (
x
, 
y
), 
__i£qsig
, ((x), (y)))

	)

1206 
ãm∂©e
<
ty≥«me
> 
__i£qsig_ty≥
;

1208 
ãm∂©e
<> 
__i£qsig_ty≥
<>

1210 
	`__ˇŒ
 (
__x
, 
__y
Ë
	`throw
 ()

1212  
	`__i£qsigf
 (
__x
, 
__y
);

1216 
ãm∂©e
<> 
__i£qsig_ty≥
<>

1218 
	`__ˇŒ
 (
__x
, 
__y
Ë
	`throw
 ()

1220  
	`__i£qsig
 (
__x
, 
__y
);

1224 
ãm∂©e
<> 
__i£qsig_ty≥
<>

1226 
	`__ˇŒ
 (
__x
, 
__y
Ë
	`throw
 ()

1228 #i‚de‡
__NO_LONG_DOUBLE_MATH


1229  
	`__i£qsigl
 (
__x
, 
__y
);

1231  
	`__i£qsig
 (
__x
, 
__y
);

1236 #i‡
__HAVE_DISTINCT_FLOAT128


1237 
ãm∂©e
<> 
__i£qsig_ty≥
<
_Flﬂt128
>

1239 
	`__ˇŒ
 (
_Flﬂt128
 
__x
, _Flﬂt128 
__y
Ë
	`throw
 ()

1241  
	`__i£qsigf128
 (
__x
, 
__y
);

1246 
ãm∂©e
<
ty≥«me
 
_T1
,Åy≥«mê
_T2
>

1247 
ölöe
 

1248 
	`i£qsig
 (
_T1
 
__x
, 
_T2
 
__y
Ë
	`throw
 ()

1250 #i‡
__˝lu•lus
 >= 201103L

1251 
	`de˛ty≥
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)Ë
	t_T3
;

1253 
	`__ty≥of
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)Ë
	t_T3
;

1255  
__i£qsig_ty≥
<
_T3
>::
	`__ˇŒ
 (
__x
, 
__y
);

1258 
	}
}

1263 
__END_DECLS


	@/usr/include/stdint.h

22 #i‚de‡
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<bôs/libc-hódî-°¨t.h
>

27 
	~<bôs/ty≥s.h
>

28 
	~<bôs/wch¨.h
>

29 
	~<bôs/w‹dsize.h
>

34 
	~<bôs/°döt-öä.h
>

37 
	~<bôs/°döt-uöä.h
>

43 sig√d 
	töt_Àa°8_t
;

44 
	töt_Àa°16_t
;

45 
	töt_Àa°32_t
;

46 #i‡
__WORDSIZE
 == 64

47 
	töt_Àa°64_t
;

49 
__exãnsi⁄__


50 
	töt_Àa°64_t
;

54 
	tuöt_Àa°8_t
;

55 
	tuöt_Àa°16_t
;

56 
	tuöt_Àa°32_t
;

57 #i‡
__WORDSIZE
 == 64

58 
	tuöt_Àa°64_t
;

60 
__exãnsi⁄__


61 
	tuöt_Àa°64_t
;

68 sig√d 
	töt_Á°8_t
;

69 #i‡
__WORDSIZE
 == 64

70 
	töt_Á°16_t
;

71 
	töt_Á°32_t
;

72 
	töt_Á°64_t
;

74 
	töt_Á°16_t
;

75 
	töt_Á°32_t
;

76 
__exãnsi⁄__


77 
	töt_Á°64_t
;

81 
	tuöt_Á°8_t
;

82 #i‡
__WORDSIZE
 == 64

83 
	tuöt_Á°16_t
;

84 
	tuöt_Á°32_t
;

85 
	tuöt_Á°64_t
;

87 
	tuöt_Á°16_t
;

88 
	tuöt_Á°32_t
;

89 
__exãnsi⁄__


90 
	tuöt_Á°64_t
;

95 #i‡
__WORDSIZE
 == 64

96 #i‚de‡
__öçå_t_deföed


97 
	töçå_t
;

98 
	#__öçå_t_deföed


	)

100 
	tuöçå_t
;

102 #i‚de‡
__öçå_t_deföed


103 
	töçå_t
;

104 
	#__öçå_t_deföed


	)

106 
	tuöçå_t
;

111 
__ötmax_t
 
	tötmax_t
;

112 
__uötmax_t
 
	tuötmax_t
;

115 #i‡
__WORDSIZE
 == 64

116 
	#__INT64_C
(
c
Ë¯## 
L


	)

117 
	#__UINT64_C
(
c
Ë¯## 
UL


	)

119 
	#__INT64_C
(
c
Ë¯## 
LL


	)

120 
	#__UINT64_C
(
c
Ë¯## 
ULL


	)

126 
	#INT8_MIN
 (-128)

	)

127 
	#INT16_MIN
 (-32767-1)

	)

128 
	#INT32_MIN
 (-2147483647-1)

	)

129 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

131 
	#INT8_MAX
 (127)

	)

132 
	#INT16_MAX
 (32767)

	)

133 
	#INT32_MAX
 (2147483647)

	)

134 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

137 
	#UINT8_MAX
 (255)

	)

138 
	#UINT16_MAX
 (65535)

	)

139 
	#UINT32_MAX
 (4294967295U)

	)

140 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

144 
	#INT_LEAST8_MIN
 (-128)

	)

145 
	#INT_LEAST16_MIN
 (-32767-1)

	)

146 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

147 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

149 
	#INT_LEAST8_MAX
 (127)

	)

150 
	#INT_LEAST16_MAX
 (32767)

	)

151 
	#INT_LEAST32_MAX
 (2147483647)

	)

152 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

155 
	#UINT_LEAST8_MAX
 (255)

	)

156 
	#UINT_LEAST16_MAX
 (65535)

	)

157 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

158 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

162 
	#INT_FAST8_MIN
 (-128)

	)

163 #i‡
__WORDSIZE
 == 64

164 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

165 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

167 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

168 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

170 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

172 
	#INT_FAST8_MAX
 (127)

	)

173 #i‡
__WORDSIZE
 == 64

174 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

175 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

177 
	#INT_FAST16_MAX
 (2147483647)

	)

178 
	#INT_FAST32_MAX
 (2147483647)

	)

180 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

183 
	#UINT_FAST8_MAX
 (255)

	)

184 #i‡
__WORDSIZE
 == 64

185 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

186 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

188 
	#UINT_FAST16_MAX
 (4294967295U)

	)

189 
	#UINT_FAST32_MAX
 (4294967295U)

	)

191 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

195 #i‡
__WORDSIZE
 == 64

196 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

197 
	#INTPTR_MAX
 (9223372036854775807L)

	)

198 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

200 
	#INTPTR_MIN
 (-2147483647-1)

	)

201 
	#INTPTR_MAX
 (2147483647)

	)

202 
	#UINTPTR_MAX
 (4294967295U)

	)

207 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

209 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

218 #i‡
__WORDSIZE
 == 64

219 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

220 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

222 #i‡
__WORDSIZE32_PTRDIFF_LONG


223 
	#PTRDIFF_MIN
 (-2147483647L-1)

	)

224 
	#PTRDIFF_MAX
 (2147483647L)

	)

226 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

227 
	#PTRDIFF_MAX
 (2147483647)

	)

232 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

233 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

236 #i‡
__WORDSIZE
 == 64

237 
	#SIZE_MAX
 (18446744073709551615UL)

	)

239 #i‡
__WORDSIZE32_SIZE_ULONG


240 
	#SIZE_MAX
 (4294967295UL)

	)

242 
	#SIZE_MAX
 (4294967295U)

	)

247 #i‚de‡
WCHAR_MIN


249 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

250 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

254 
	#WINT_MIN
 (0u)

	)

255 
	#WINT_MAX
 (4294967295u)

	)

258 
	#INT8_C
(
c
Ë
	)
c

259 
	#INT16_C
(
c
Ë
	)
c

260 
	#INT32_C
(
c
Ë
	)
c

261 #i‡
__WORDSIZE
 == 64

262 
	#INT64_C
(
c
Ë¯## 
L


	)

264 
	#INT64_C
(
c
Ë¯## 
LL


	)

268 
	#UINT8_C
(
c
Ë
	)
c

269 
	#UINT16_C
(
c
Ë
	)
c

270 
	#UINT32_C
(
c
Ë¯## 
U


	)

271 #i‡
__WORDSIZE
 == 64

272 
	#UINT64_C
(
c
Ë¯## 
UL


	)

274 
	#UINT64_C
(
c
Ë¯## 
ULL


	)

278 #i‡
__WORDSIZE
 == 64

279 
	#INTMAX_C
(
c
Ë¯## 
L


	)

280 
	#UINTMAX_C
(
c
Ë¯## 
UL


	)

282 
	#INTMAX_C
(
c
Ë¯## 
LL


	)

283 
	#UINTMAX_C
(
c
Ë¯## 
ULL


	)

286 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

288 
	#INT8_WIDTH
 8

	)

289 
	#UINT8_WIDTH
 8

	)

290 
	#INT16_WIDTH
 16

	)

291 
	#UINT16_WIDTH
 16

	)

292 
	#INT32_WIDTH
 32

	)

293 
	#UINT32_WIDTH
 32

	)

294 
	#INT64_WIDTH
 64

	)

295 
	#UINT64_WIDTH
 64

	)

297 
	#INT_LEAST8_WIDTH
 8

	)

298 
	#UINT_LEAST8_WIDTH
 8

	)

299 
	#INT_LEAST16_WIDTH
 16

	)

300 
	#UINT_LEAST16_WIDTH
 16

	)

301 
	#INT_LEAST32_WIDTH
 32

	)

302 
	#UINT_LEAST32_WIDTH
 32

	)

303 
	#INT_LEAST64_WIDTH
 64

	)

304 
	#UINT_LEAST64_WIDTH
 64

	)

306 
	#INT_FAST8_WIDTH
 8

	)

307 
	#UINT_FAST8_WIDTH
 8

	)

308 
	#INT_FAST16_WIDTH
 
__WORDSIZE


	)

309 
	#UINT_FAST16_WIDTH
 
__WORDSIZE


	)

310 
	#INT_FAST32_WIDTH
 
__WORDSIZE


	)

311 
	#UINT_FAST32_WIDTH
 
__WORDSIZE


	)

312 
	#INT_FAST64_WIDTH
 64

	)

313 
	#UINT_FAST64_WIDTH
 64

	)

315 
	#INTPTR_WIDTH
 
__WORDSIZE


	)

316 
	#UINTPTR_WIDTH
 
__WORDSIZE


	)

318 
	#INTMAX_WIDTH
 64

	)

319 
	#UINTMAX_WIDTH
 64

	)

321 
	#PTRDIFF_WIDTH
 
__WORDSIZE


	)

322 
	#SIG_ATOMIC_WIDTH
 32

	)

323 
	#SIZE_WIDTH
 
__WORDSIZE


	)

324 
	#WCHAR_WIDTH
 32

	)

325 
	#WINT_WIDTH
 32

	)

	@/usr/include/stdlib.h

22 #i‚def 
_STDLIB_H


24 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

25 
	~<bôs/libc-hódî-°¨t.h
>

28 
	#__√ed_size_t


	)

29 
	#__√ed_wch¨_t


	)

30 
	#__√ed_NULL


	)

31 
	~<°ddef.h
>

33 
	g__BEGIN_DECLS


35 
	#_STDLIB_H
 1

	)

37 #i‡(
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8
Ë&& !deföed 
_SYS_WAIT_H


39 
	~<bôs/waôÊags.h
>

40 
	~<bôs/waô°©us.h
>

43 
	#WEXITSTATUS
(
°©us
Ë
	`__WEXITSTATUS
 (°©us)

	)

44 
	#WTERMSIG
(
°©us
Ë
	`__WTERMSIG
 (°©us)

	)

45 
	#WSTOPSIG
(
°©us
Ë
	`__WSTOPSIG
 (°©us)

	)

46 
	#WIFEXITED
(
°©us
Ë
	`__WIFEXITED
 (°©us)

	)

47 
	#WIFSIGNALED
(
°©us
Ë
	`__WIFSIGNALED
 (°©us)

	)

48 
	#WIFSTOPPED
(
°©us
Ë
	`__WIFSTOPPED
 (°©us)

	)

49 #ifde‡
__WIFCONTINUED


50 
	#WIFCONTINUED
(
°©us
Ë
	`__WIFCONTINUED
 (°©us)

	)

55 
	~<bôs/Êﬂä.h
>

60 
	mquŸ
;

61 
	mªm
;

62 } 
	tdiv_t
;

65 #i‚de‡
__ldiv_t_deföed


68 
	mquŸ
;

69 
	mªm
;

70 } 
	tldiv_t
;

71 
	#__ldiv_t_deföed
 1

	)

74 #i‡
deföed
 
__USE_ISOC99
 && !deföed 
__Œdiv_t_deföed


76 
__exãnsi⁄__
 struct

78 
	mquŸ
;

79 
	mªm
;

80 } 
	tŒdiv_t
;

81 
	#__Œdiv_t_deföed
 1

	)

86 
	#RAND_MAX
 2147483647

	)

91 
	#EXIT_FAILURE
 1

	)

92 
	#EXIT_SUCCESS
 0

	)

96 
	#MB_CUR_MAX
 (
	`__˘y≥_gë_mb_cur_max
 ())

	)

97 
size_t
 
	$__˘y≥_gë_mb_cur_max
 (Ë
__THROW
 
__wur
;

101 
	$©of
 (c⁄° *
__≈å
)

102 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

104 
	$©oi
 (c⁄° *
__≈å
)

105 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

107 
	$©ﬁ
 (c⁄° *
__≈å
)

108 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

110 #ifde‡
__USE_ISOC99


112 
__exãnsi⁄__
 
	$©ﬁl
 (c⁄° *
__≈å
)

113 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

117 
	$°πod
 (c⁄° *
__ª°ri˘
 
__≈å
,

118 **
__ª°ri˘
 
__íd±r
)

119 
__THROW
 
	`__n⁄nuŒ
 ((1));

121 #ifdef 
__USE_ISOC99


123 
	$°πof
 (c⁄° *
__ª°ri˘
 
__≈å
,

124 **
__ª°ri˘
 
__íd±r
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

126 
	$°πﬁd
 (c⁄° *
__ª°ri˘
 
__≈å
,

127 **
__ª°ri˘
 
__íd±r
)

128 
__THROW
 
	`__n⁄nuŒ
 ((1));

133 #i‡
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

134 
_Flﬂt16
 
	$°πof16
 (c⁄° *
__ª°ri˘
 
__≈å
,

135 **
__ª°ri˘
 
__íd±r
)

136 
__THROW
 
	`__n⁄nuŒ
 ((1));

139 #i‡
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

140 
_Flﬂt32
 
	$°πof32
 (c⁄° *
__ª°ri˘
 
__≈å
,

141 **
__ª°ri˘
 
__íd±r
)

142 
__THROW
 
	`__n⁄nuŒ
 ((1));

145 #i‡
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

146 
_Flﬂt64
 
	$°πof64
 (c⁄° *
__ª°ri˘
 
__≈å
,

147 **
__ª°ri˘
 
__íd±r
)

148 
__THROW
 
	`__n⁄nuŒ
 ((1));

151 #i‡
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

152 
_Flﬂt128
 
	$°πof128
 (c⁄° *
__ª°ri˘
 
__≈å
,

153 **
__ª°ri˘
 
__íd±r
)

154 
__THROW
 
	`__n⁄nuŒ
 ((1));

157 #i‡
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

158 
_Flﬂt32x
 
	$°πof32x
 (c⁄° *
__ª°ri˘
 
__≈å
,

159 **
__ª°ri˘
 
__íd±r
)

160 
__THROW
 
	`__n⁄nuŒ
 ((1));

163 #i‡
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

164 
_Flﬂt64x
 
	$°πof64x
 (c⁄° *
__ª°ri˘
 
__≈å
,

165 **
__ª°ri˘
 
__íd±r
)

166 
__THROW
 
	`__n⁄nuŒ
 ((1));

169 #i‡
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

170 
_Flﬂt128x
 
	$°πof128x
 (c⁄° *
__ª°ri˘
 
__≈å
,

171 **
__ª°ri˘
 
__íd±r
)

172 
__THROW
 
	`__n⁄nuŒ
 ((1));

176 
	$°πﬁ
 (c⁄° *
__ª°ri˘
 
__≈å
,

177 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

178 
__THROW
 
	`__n⁄nuŒ
 ((1));

180 
	$°πoul
 (c⁄° *
__ª°ri˘
 
__≈å
,

181 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

182 
__THROW
 
	`__n⁄nuŒ
 ((1));

184 #ifde‡
__USE_MISC


186 
__exãnsi⁄__


187 
	$°πoq
 (c⁄° *
__ª°ri˘
 
__≈å
,

188 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

189 
__THROW
 
	`__n⁄nuŒ
 ((1));

191 
__exãnsi⁄__


192 
	$°πouq
 (c⁄° *
__ª°ri˘
 
__≈å
,

193 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

194 
__THROW
 
	`__n⁄nuŒ
 ((1));

197 #ifde‡
__USE_ISOC99


199 
__exãnsi⁄__


200 
	$°πﬁl
 (c⁄° *
__ª°ri˘
 
__≈å
,

201 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

202 
__THROW
 
	`__n⁄nuŒ
 ((1));

204 
__exãnsi⁄__


205 
	$°πouŒ
 (c⁄° *
__ª°ri˘
 
__≈å
,

206 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

207 
__THROW
 
	`__n⁄nuŒ
 ((1));

211 #i‡
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

212 
	$°r‰omd
 (*
__de°
, 
size_t
 
__size
, c⁄° *
__f‹m©
,

213 
__f
)

214 
__THROW
 
	`__n⁄nuŒ
 ((3));

216 
	$°r‰omf
 (*
__de°
, 
size_t
 
__size
, c⁄° *
__f‹m©
,

217 
__f
)

218 
__THROW
 
	`__n⁄nuŒ
 ((3));

220 
	$°r‰oml
 (*
__de°
, 
size_t
 
__size
, c⁄° *
__f‹m©
,

221 
__f
)

222 
__THROW
 
	`__n⁄nuŒ
 ((3));

225 #i‡
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

226 
	$°r‰omf16
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

227 
_Flﬂt16
 
__f
)

228 
__THROW
 
	`__n⁄nuŒ
 ((3));

231 #i‡
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

232 
	$°r‰omf32
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

233 
_Flﬂt32
 
__f
)

234 
__THROW
 
	`__n⁄nuŒ
 ((3));

237 #i‡
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

238 
	$°r‰omf64
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

239 
_Flﬂt64
 
__f
)

240 
__THROW
 
	`__n⁄nuŒ
 ((3));

243 #i‡
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

244 
	$°r‰omf128
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

245 
_Flﬂt128
 
__f
)

246 
__THROW
 
	`__n⁄nuŒ
 ((3));

249 #i‡
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

250 
	$°r‰omf32x
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

251 
_Flﬂt32x
 
__f
)

252 
__THROW
 
	`__n⁄nuŒ
 ((3));

255 #i‡
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

256 
	$°r‰omf64x
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

257 
_Flﬂt64x
 
__f
)

258 
__THROW
 
	`__n⁄nuŒ
 ((3));

261 #i‡
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

262 
	$°r‰omf128x
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

263 
_Flﬂt128x
 
__f
)

264 
__THROW
 
	`__n⁄nuŒ
 ((3));

268 #ifde‡
__USE_GNU


272 
	~<bôs/ty≥s/loˇÀ_t.h
>

274 
	$°πﬁ_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

275 **
__ª°ri˘
 
__íd±r
, 
__ba£
,

276 
loˇÀ_t
 
__loc
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

278 
	$°πoul_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

279 **
__ª°ri˘
 
__íd±r
,

280 
__ba£
, 
loˇÀ_t
 
__loc
)

281 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

283 
__exãnsi⁄__


284 
	$°πﬁl_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

285 **
__ª°ri˘
 
__íd±r
, 
__ba£
,

286 
loˇÀ_t
 
__loc
)

287 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

289 
__exãnsi⁄__


290 
	$°πouŒ_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

291 **
__ª°ri˘
 
__íd±r
,

292 
__ba£
, 
loˇÀ_t
 
__loc
)

293 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

295 
	$°πod_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

296 **
__ª°ri˘
 
__íd±r
, 
loˇÀ_t
 
__loc
)

297 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

299 
	$°πof_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

300 **
__ª°ri˘
 
__íd±r
, 
loˇÀ_t
 
__loc
)

301 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

303 
	$°πﬁd_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

304 **
__ª°ri˘
 
__íd±r
,

305 
loˇÀ_t
 
__loc
)

306 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

308 #i‡
__HAVE_FLOAT16


309 
_Flﬂt16
 
	$°πof16_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

310 **
__ª°ri˘
 
__íd±r
,

311 
loˇÀ_t
 
__loc
)

312 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

315 #i‡
__HAVE_FLOAT32


316 
_Flﬂt32
 
	$°πof32_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

317 **
__ª°ri˘
 
__íd±r
,

318 
loˇÀ_t
 
__loc
)

319 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

322 #i‡
__HAVE_FLOAT64


323 
_Flﬂt64
 
	$°πof64_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

324 **
__ª°ri˘
 
__íd±r
,

325 
loˇÀ_t
 
__loc
)

326 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

329 #i‡
__HAVE_FLOAT128


330 
_Flﬂt128
 
	$°πof128_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

331 **
__ª°ri˘
 
__íd±r
,

332 
loˇÀ_t
 
__loc
)

333 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

336 #i‡
__HAVE_FLOAT32X


337 
_Flﬂt32x
 
	$°πof32x_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

338 **
__ª°ri˘
 
__íd±r
,

339 
loˇÀ_t
 
__loc
)

340 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

343 #i‡
__HAVE_FLOAT64X


344 
_Flﬂt64x
 
	$°πof64x_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

345 **
__ª°ri˘
 
__íd±r
,

346 
loˇÀ_t
 
__loc
)

347 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

350 #i‡
__HAVE_FLOAT128X


351 
_Flﬂt128x
 
	$°πof128x_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

352 **
__ª°ri˘
 
__íd±r
,

353 
loˇÀ_t
 
__loc
)

354 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

359 #ifde‡
__USE_EXTERN_INLINES


360 
__exã∫_ölöe
 

361 
	`__NTH
 (
	$©oi
 (c⁄° *
__≈å
))

363  (Ë
	`°πﬁ
 (
__≈å
, (**Ë
NULL
, 10);

364 
	}
}

365 
__exã∫_ölöe
 

366 
__NTH
 (
	$©ﬁ
 (c⁄° *
__≈å
))

368  
	`°πﬁ
 (
__≈å
, (**Ë
NULL
, 10);

369 
	}
}

371 #ifde‡
__USE_ISOC99


372 
__exãnsi⁄__
 
__exã∫_ölöe
 

373 
__NTH
 (
	$©ﬁl
 (c⁄° *
__≈å
))

375  
	`°πﬁl
 (
__≈å
, (**Ë
NULL
, 10);

376 
	}
}

381 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


385 *
	$l64a
 (
__n
Ë
__THROW
 
__wur
;

388 
	$a64l
 (c⁄° *
__s
)

389 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

393 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


394 
	~<sys/ty≥s.h
>

401 
	$øndom
 (Ë
__THROW
;

404 
	$§™dom
 (
__£ed
Ë
__THROW
;

410 *
	$öô°©e
 (
__£ed
, *
__°©ebuf
,

411 
size_t
 
__°©ñí
Ë
__THROW
 
	`__n⁄nuŒ
 ((2));

415 *
	$£t°©e
 (*
__°©ebuf
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

418 #ifde‡
__USE_MISC


423 
	søndom_d©a


425 
öt32_t
 *
Âå
;

426 
öt32_t
 *
Ωå
;

427 
öt32_t
 *
°©e
;

428 
ønd_ty≥
;

429 
ønd_deg
;

430 
ønd_£p
;

431 
öt32_t
 *
íd_±r
;

434 
	$øndom_r
 (
øndom_d©a
 *
__ª°ri˘
 
__buf
,

435 
öt32_t
 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

437 
	$§™dom_r
 (
__£ed
, 
øndom_d©a
 *
__buf
)

438 
__THROW
 
	`__n⁄nuŒ
 ((2));

440 
	$öô°©e_r
 (
__£ed
, *
__ª°ri˘
 
__°©ebuf
,

441 
size_t
 
__°©ñí
,

442 
øndom_d©a
 *
__ª°ri˘
 
__buf
)

443 
__THROW
 
	`__n⁄nuŒ
 ((2, 4));

445 
	$£t°©e_r
 (*
__ª°ri˘
 
__°©ebuf
,

446 
øndom_d©a
 *
__ª°ri˘
 
__buf
)

447 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

453 
	$ønd
 (Ë
__THROW
;

455 
	$§™d
 (
__£ed
Ë
__THROW
;

457 #ifde‡
__USE_POSIX199506


459 
	$ønd_r
 (*
__£ed
Ë
__THROW
;

463 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


467 
	$dønd48
 (Ë
__THROW
;

468 
	$î™d48
 (
__xsubi
[3]Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

471 
	$Ã™d48
 (Ë
__THROW
;

472 
	$ƒ™d48
 (
__xsubi
[3])

473 
__THROW
 
	`__n⁄nuŒ
 ((1));

476 
	$mønd48
 (Ë
__THROW
;

477 
	$jønd48
 (
__xsubi
[3])

478 
__THROW
 
	`__n⁄nuŒ
 ((1));

481 
	$§™d48
 (
__£edvÆ
Ë
__THROW
;

482 *
	$£ed48
 (
__£ed16v
[3])

483 
__THROW
 
	`__n⁄nuŒ
 ((1));

484 
	$lc⁄g48
 (
__∑øm
[7]Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

486 #ifde‡
__USE_MISC


490 
	sdønd48_d©a


492 
__x
[3];

493 
__ﬁd_x
[3];

494 
__c
;

495 
__öô
;

496 
__exãnsi⁄__
 
__a
;

501 
	$dønd48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

502 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

503 
	$î™d48_r
 (
__xsubi
[3],

504 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

505 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

508 
	$Ã™d48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

509 *
__ª°ri˘
 
__ªsu…
)

510 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

511 
	$ƒ™d48_r
 (
__xsubi
[3],

512 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

513 *
__ª°ri˘
 
__ªsu…
)

514 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

517 
	$mønd48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

518 *
__ª°ri˘
 
__ªsu…
)

519 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

520 
	$jønd48_r
 (
__xsubi
[3],

521 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

522 *
__ª°ri˘
 
__ªsu…
)

523 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

526 
	$§™d48_r
 (
__£edvÆ
, 
dønd48_d©a
 *
__buf„r
)

527 
__THROW
 
	`__n⁄nuŒ
 ((2));

529 
	$£ed48_r
 (
__£ed16v
[3],

530 
dønd48_d©a
 *
__buf„r
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

532 
	$lc⁄g48_r
 (
__∑øm
[7],

533 
dønd48_d©a
 *
__buf„r
)

534 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

539 *
	$mÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

541 *
	$ˇŒoc
 (
size_t
 
__nmemb
, size_à
__size
)

542 
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

549 *
	$ªÆloc
 (*
__±r
, 
size_t
 
__size
)

550 
__THROW
 
__©åibuã_w¨n_unu£d_ªsu…__
;

552 #ifde‡
__USE_GNU


558 *
	$ªÆloˇºay
 (*
__±r
, 
size_t
 
__nmemb
, size_à
__size
)

559 
__THROW
 
__©åibuã_w¨n_unu£d_ªsu…__
;

563 
	$‰ì
 (*
__±r
Ë
__THROW
;

565 #ifde‡
__USE_MISC


566 
	~<Æloˇ.h
>

569 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K
) \

570 || 
deföed
 
__USE_MISC


572 *
	$vÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

575 #ifde‡
__USE_XOPEN2K


577 
	$posix_memÆign
 (**
__mem±r
, 
size_t
 
__Æignmít
, size_à
__size
)

578 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

581 #ifde‡
__USE_ISOC11


583 *
	$Æig√d_Æloc
 (
size_t
 
__Æignmít
, size_à
__size
)

584 
__THROW
 
__©åibuã_mÆloc__
 
	`__©åibuã_Æloc_size__
 ((2)Ë
__wur
;

588 
	$ab‹t
 (Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

592 
	$©exô
 ((*
__func
Ë()Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

594 #i‡
deföed
 
__USE_ISOC11
 || deföed 
__USE_ISOCXX11


596 #ifde‡
__˝lu•lus


597 "C++" 
	$©_quick_exô
 ((*
__func
) ())

598 
__THROW
 
	`__asm
 ("©_quick_exô"Ë
	`__n⁄nuŒ
 ((1));

600 
	$©_quick_exô
 ((*
__func
Ë()Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

604 #ifdef 
__USE_MISC


607 
	$⁄_exô
 ((*
__func
Ë(
__°©us
, *
__¨g
), *__arg)

608 
__THROW
 
	`__n⁄nuŒ
 ((1));

614 
	$exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

616 #i‡
deföed
 
__USE_ISOC11
 || deföed 
__USE_ISOCXX11


620 
	$quick_exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

623 #ifde‡
__USE_ISOC99


626 
	$_Exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

631 *
	$gëív
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

633 #ifde‡
__USE_GNU


636 *
	$£cuª_gëív
 (c⁄° *
__«me
)

637 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

640 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


644 
	$puãnv
 (*
__°rög
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

647 #ifde‡
__USE_XOPEN2K


650 
	$£ãnv
 (c⁄° *
__«me
, c⁄° *
__vÆue
, 
__ª∂a˚
)

651 
__THROW
 
	`__n⁄nuŒ
 ((2));

654 
	$un£ãnv
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

657 #ifdef 
__USE_MISC


661 
	$˛óªnv
 (Ë
__THROW
;

665 #i‡
deföed
 
__USE_MISC
 \

666 || (
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
)

672 *
	$mkãmp
 (*
__ãm∂©e
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

675 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


684 #i‚de‡
__USE_FILE_OFFSET64


685 
	$mk°emp
 (*
__ãm∂©e
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

687 #ifde‡
__REDIRECT


688 
	`__REDIRECT
 (
mk°emp
, (*
__ãm∂©e
), 
mk°emp64
)

689 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

691 
	#mk°emp
 
mk°emp64


	)

694 #ifde‡
__USE_LARGEFILE64


695 
	$mk°emp64
 (*
__ãm∂©e
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

699 #ifde‡
__USE_MISC


706 #i‚de‡
__USE_FILE_OFFSET64


707 
	$mk°emps
 (*
__ãm∂©e
, 
__suffixÀn
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

709 #ifde‡
__REDIRECT


710 
	`__REDIRECT
 (
mk°emps
, (*
__ãm∂©e
, 
__suffixÀn
),

711 
mk°emps64
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

713 
	#mk°emps
 
mk°emps64


	)

716 #ifde‡
__USE_LARGEFILE64


717 
	$mk°emps64
 (*
__ãm∂©e
, 
__suffixÀn
)

718 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

722 #ifde‡
__USE_XOPEN2K8


728 *
	$mkdãmp
 (*
__ãm∂©e
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

731 #ifde‡
__USE_GNU


738 #i‚de‡
__USE_FILE_OFFSET64


739 
	$mko°emp
 (*
__ãm∂©e
, 
__Êags
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

741 #ifde‡
__REDIRECT


742 
	`__REDIRECT
 (
mko°emp
, (*
__ãm∂©e
, 
__Êags
), 
mko°emp64
)

743 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

745 
	#mko°emp
 
mko°emp64


	)

748 #ifde‡
__USE_LARGEFILE64


749 
	$mko°emp64
 (*
__ãm∂©e
, 
__Êags
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

758 #i‚de‡
__USE_FILE_OFFSET64


759 
	$mko°emps
 (*
__ãm∂©e
, 
__suffixÀn
, 
__Êags
)

760 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

762 #ifde‡
__REDIRECT


763 
	`__REDIRECT
 (
mko°emps
, (*
__ãm∂©e
, 
__suffixÀn
,

764 
__Êags
), 
mko°emps64
)

765 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

767 
	#mko°emps
 
mko°emps64


	)

770 #ifde‡
__USE_LARGEFILE64


771 
	$mko°emps64
 (*
__ãm∂©e
, 
__suffixÀn
, 
__Êags
)

772 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

781 
	$sy°em
 (c⁄° *
__comm™d
Ë
__wur
;

784 #ifdef 
__USE_GNU


787 *
	$ˇn⁄iˇlize_fûe_«me
 (c⁄° *
__«me
)

788 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

791 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


797 *
	$ªÆ∑th
 (c⁄° *
__ª°ri˘
 
__«me
,

798 *
__ª°ri˘
 
__ªsﬁved
Ë
__THROW
 
__wur
;

803 #i‚de‡
__COMPAR_FN_T


804 
	#__COMPAR_FN_T


	)

805 (*
	t__com∑r_‚_t
) (const *, const *);

807 #ifdef 
__USE_GNU


808 
__com∑r_‚_t
 
	tcom∑ris⁄_‚_t
;

811 #ifde‡
__USE_GNU


812 (*
	t__com∑r_d_‚_t
) (const *, const *, *);

817 *
	$b£¨ch
 (c⁄° *
__key
, c⁄° *
__ba£
,

818 
size_t
 
__nmemb
, size_à
__size
, 
__com∑r_‚_t
 
__com∑r
)

819 
	`__n⁄nuŒ
 ((1, 2, 5)Ë
__wur
;

821 #ifde‡
__USE_EXTERN_INLINES


822 
	~<bôs/°dlib-b£¨ch.h
>

827 
	$qs‹t
 (*
__ba£
, 
size_t
 
__nmemb
, size_à
__size
,

828 
__com∑r_‚_t
 
__com∑r
Ë
	`__n⁄nuŒ
 ((1, 4));

829 #ifde‡
__USE_GNU


830 
	$qs‹t_r
 (*
__ba£
, 
size_t
 
__nmemb
, size_à
__size
,

831 
__com∑r_d_‚_t
 
__com∑r
, *
__¨g
)

832 
	`__n⁄nuŒ
 ((1, 4));

837 
	$abs
 (
__x
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

838 
	$œbs
 (
__x
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

840 #ifde‡
__USE_ISOC99


841 
__exãnsi⁄__
 
	$Œabs
 (
__x
)

842 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

849 
div_t
 
	$div
 (
__numî
, 
__díom
)

850 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

851 
ldiv_t
 
	$ldiv
 (
__numî
, 
__díom
)

852 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

854 #ifde‡
__USE_ISOC99


855 
__exãnsi⁄__
 
Œdiv_t
 
	$Œdiv
 (
__numî
,

856 
__díom
)

857 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

861 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

862 || 
deföed
 
__USE_MISC


869 *
	$ecvt
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

870 *
__ª°ri˘
 
__sign
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

875 *
	$fcvt
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

876 *
__ª°ri˘
 
__sign
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

881 *
	$gcvt
 (
__vÆue
, 
__ndigô
, *
__buf
)

882 
__THROW
 
	`__n⁄nuŒ
 ((3)Ë
__wur
;

885 #ifde‡
__USE_MISC


887 *
	$qecvt
 (
__vÆue
, 
__ndigô
,

888 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
)

889 
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

890 *
	$qfcvt
 (
__vÆue
, 
__ndigô
,

891 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
)

892 
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

893 *
	$qgcvt
 (
__vÆue
, 
__ndigô
, *
__buf
)

894 
__THROW
 
	`__n⁄nuŒ
 ((3)Ë
__wur
;

899 
	$ecvt_r
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

900 *
__ª°ri˘
 
__sign
, *__ª°ri˘ 
__buf
,

901 
size_t
 
__Àn
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

902 
	$fcvt_r
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

903 *
__ª°ri˘
 
__sign
, *__ª°ri˘ 
__buf
,

904 
size_t
 
__Àn
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

906 
	$qecvt_r
 (
__vÆue
, 
__ndigô
,

907 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
,

908 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

909 
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

910 
	$qfcvt_r
 (
__vÆue
, 
__ndigô
,

911 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
,

912 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

913 
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

919 
	$mbÀn
 (c⁄° *
__s
, 
size_t
 
__n
Ë
__THROW
;

922 
	$mbtowc
 (
wch¨_t
 *
__ª°ri˘
 
__pwc
,

923 c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
Ë
__THROW
;

926 
	$w˘omb
 (*
__s
, 
wch¨_t
 
__wch¨
Ë
__THROW
;

930 
size_t
 
	$mb°owcs
 (
wch¨_t
 *
__ª°ri˘
 
__pwcs
,

931 c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
Ë
__THROW
;

933 
size_t
 
	$wc°ombs
 (*
__ª°ri˘
 
__s
,

934 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__pwcs
, 
size_t
 
__n
)

935 
__THROW
;

938 #ifde‡
__USE_MISC


943 
	$Ωm©ch
 (c⁄° *
__ª•⁄£
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

947 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


954 
	$gësub›t
 (**
__ª°ri˘
 
__›ti⁄p
,

955 *c⁄° *
__ª°ri˘
 
__tokís
,

956 **
__ª°ri˘
 
__vÆuï
)

957 
__THROW
 
	`__n⁄nuŒ
 ((1, 2, 3)Ë
__wur
;

961 #ifde‡
__USE_XOPEN


963 
	$£tkey
 (c⁄° *
__key
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

969 #ifde‡
__USE_XOPEN2KXSI


971 
	$posix_›í±
 (
__oÊag
Ë
__wur
;

974 #ifde‡
__USE_XOPEN_EXTENDED


979 
	$gø¡±
 (
__fd
Ë
__THROW
;

983 
	$u∆ock±
 (
__fd
Ë
__THROW
;

988 *
	$±¢ame
 (
__fd
Ë
__THROW
 
__wur
;

991 #ifde‡
__USE_GNU


995 
	$±¢ame_r
 (
__fd
, *
__buf
, 
size_t
 
__buÊí
)

996 
__THROW
 
	`__n⁄nuŒ
 ((2));

999 
	`gë±
 ();

1002 #ifde‡
__USE_MISC


1006 
	$gëlﬂdavg
 (
__lﬂdavg
[], 
__√Àm
)

1007 
__THROW
 
	`__n⁄nuŒ
 ((1));

1010 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K


1013 
	$ây¶Ÿ
 (Ë
__THROW
;

1016 
	~<bôs/°dlib-Êﬂt.h
>

1019 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


1020 
	~<bôs/°dlib.h
>

1022 #ifde‡
__LDBL_COMPAT


1023 
	~<bôs/°dlib-ldbl.h
>

1026 
__END_DECLS


	@/usr/include/string.h

22 #i‚def 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<bôs/libc-hódî-°¨t.h
>

28 
	g__BEGIN_DECLS


31 
	#__√ed_size_t


	)

32 
	#__√ed_NULL


	)

33 
	~<°ddef.h
>

36 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (4, 4)

37 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

42 *
	$mem˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

43 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

46 *
	$memmove
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
)

47 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

52 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


53 *
	$memc˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

54 
__c
, 
size_t
 
__n
)

55 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

60 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

63 
	$memcmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

64 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

67 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


70 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

71 
__THROW
 
	`__asm
 ("memchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

72 c⁄° *
	`memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

73 
__THROW
 
	`__asm
 ("memchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

75 #ifde‡
__OPTIMIZE__


76 
__exã∫_Æways_ölöe
 *

77 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW


79  
	`__buûtö_memchr
 (
__s
, 
__c
, 
__n
);

82 
__exã∫_Æways_ölöe
 const *

83 
	`memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW


85  
	`__buûtö_memchr
 (
__s
, 
__c
, 
__n
);

88 
	}
}

90 *
	$memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

91 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

94 #ifde‡
__USE_GNU


97 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


98 "C++" *
	$øwmemchr
 (*
__s
, 
__c
)

99 
__THROW
 
	`__asm
 ("øwmemchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

100 "C++" c⁄° *
	$øwmemchr
 (c⁄° *
__s
, 
__c
)

101 
__THROW
 
	`__asm
 ("øwmemchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

103 *
	$øwmemchr
 (c⁄° *
__s
, 
__c
)

104 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

108 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


109 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

110 
__THROW
 
	`__asm
 ("memrchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

111 "C++" c⁄° *
	$memrchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

112 
__THROW
 
	`__asm
 ("memrchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

114 *
	$memrchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

115 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

121 *
	$°r˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

122 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

124 *
	$°∫˝y
 (*
__ª°ri˘
 
__de°
,

125 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

126 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

129 *
	$°rˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

130 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

132 *
	$°∫ˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

133 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

136 
	$°rcmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

137 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

139 
	$°∫cmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

140 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

143 
	$°rcﬁl
 (c⁄° *
__s1
, c⁄° *
__s2
)

144 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

146 
size_t
 
	$°rx‰m
 (*
__ª°ri˘
 
__de°
,

147 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

148 
__THROW
 
	`__n⁄nuŒ
 ((2));

150 #ifde‡
__USE_XOPEN2K8


152 
	~<bôs/ty≥s/loˇÀ_t.h
>

155 
	$°rcﬁl_l
 (c⁄° *
__s1
, c⁄° *
__s2
, 
loˇÀ_t
 
__l
)

156 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 3));

159 
size_t
 
	$°rx‰m_l
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
,

160 
loˇÀ_t
 
__l
Ë
__THROW
 
	`__n⁄nuŒ
 ((2, 4));

163 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8
 \

164 || 
	$__GLIBC_USE
 (
LIB_EXT2
))

166 *
	$°rdup
 (c⁄° *
__s
)

167 
__THROW
 
__©åibuã_mÆloc__
 
	`__n⁄nuŒ
 ((1));

173 #i‡
deföed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

174 *
	$°∫dup
 (c⁄° *
__°rög
, 
size_t
 
__n
)

175 
__THROW
 
__©åibuã_mÆloc__
 
	`__n⁄nuŒ
 ((1));

178 #i‡
deföed
 
__USE_GNU
 && deföed 
__GNUC__


180 
	#°rdu∑
(
s
) \

181 (
__exãnsi⁄__
 \

183 c⁄° *
__ﬁd
 = (
s
); \

184 
size_t
 
__Àn
 = 
	`°æí
 (
__ﬁd
) + 1; \

185 *
__√w
 = (*Ë
	`__buûtö_Æloˇ
 (
__Àn
); \

186 (*Ë
	`mem˝y
 (
__√w
, 
__ﬁd
, 
__Àn
); \

187 
	}
}))

	)

190 
	#°∫du∑
(
s
, 
n
) \

191 (
__exãnsi⁄__
 \

193 c⁄° *
__ﬁd
 = (
s
); \

194 
size_t
 
__Àn
 = 
	`°∫Àn
 (
__ﬁd
, (
n
)); \

195 *
__√w
 = (*Ë
	`__buûtö_Æloˇ
 (
__Àn
 + 1); \

196 
__√w
[
__Àn
] = '\0'; \

197 (*Ë
	`mem˝y
 (
__√w
, 
__ﬁd
, 
__Àn
); \

198 }))

	)

202 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


205 *
°rchr
 (*
__s
, 
__c
)

206 
__THROW
 
__asm
 ("°rchr"Ë
__©åibuã_puª__
 
__n⁄nuŒ
 ((1));

207 c⁄° *
°rchr
 (c⁄° *
__s
, 
__c
)

208 
__THROW
 
__asm
 ("°rchr"Ë
__©åibuã_puª__
 
__n⁄nuŒ
 ((1));

210 #ifde‡
__OPTIMIZE__


211 
__exã∫_Æways_ölöe
 *

212 
°rchr
 (*
__s
, 
__c
Ë
	g__THROW


214  
__buûtö_°rchr
 (
__s
, 
__c
);

217 
__exã∫_Æways_ölöe
 const *

218 
°rchr
 (c⁄° *
__s
, 
__c
Ë
	g__THROW


220  
__buûtö_°rchr
 (
__s
, 
__c
);

225 *
	$°rchr
 (c⁄° *
__s
, 
__c
)

226 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

229 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


232 *
	`°ºchr
 (*
__s
, 
__c
)

233 
__THROW
 
	`__asm
 ("°ºchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

234 c⁄° *
	`°ºchr
 (c⁄° *
__s
, 
__c
)

235 
__THROW
 
	`__asm
 ("°ºchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

237 #ifde‡
__OPTIMIZE__


238 
__exã∫_Æways_ölöe
 *

239 
	`°ºchr
 (*
__s
, 
__c
Ë
__THROW


241  
	`__buûtö_°ºchr
 (
__s
, 
__c
);

244 
__exã∫_Æways_ölöe
 const *

245 
	`°ºchr
 (c⁄° *
__s
, 
__c
Ë
__THROW


247  
	`__buûtö_°ºchr
 (
__s
, 
__c
);

250 
	}
}

252 *
	$°ºchr
 (c⁄° *
__s
, 
__c
)

253 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

256 #ifde‡
__USE_GNU


259 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


260 "C++" *
	$°rch∫ul
 (*
__s
, 
__c
)

261 
__THROW
 
	`__asm
 ("°rch∫ul"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

262 "C++" c⁄° *
	$°rch∫ul
 (c⁄° *
__s
, 
__c
)

263 
__THROW
 
	`__asm
 ("°rch∫ul"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

265 *
	$°rch∫ul
 (c⁄° *
__s
, 
__c
)

266 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

272 
size_t
 
	$°rc•n
 (c⁄° *
__s
, c⁄° *
__ªje˘
)

273 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

276 
size_t
 
	$°r•n
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

277 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

279 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


282 *
	`°Ωbrk
 (*
__s
, c⁄° *
__ac˚±
)

283 
__THROW
 
	`__asm
 ("°Ωbrk"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

284 c⁄° *
	`°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

285 
__THROW
 
	`__asm
 ("°Ωbrk"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

287 #ifde‡
__OPTIMIZE__


288 
__exã∫_Æways_ölöe
 *

289 
	`°Ωbrk
 (*
__s
, c⁄° *
__ac˚±
Ë
__THROW


291  
	`__buûtö_°Ωbrk
 (
__s
, 
__ac˚±
);

294 
__exã∫_Æways_ölöe
 const *

295 
	`°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
Ë
__THROW


297  
	`__buûtö_°Ωbrk
 (
__s
, 
__ac˚±
);

300 
	}
}

302 *
	$°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

303 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

306 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


309 *
	`°r°r
 (*
__hay°ack
, c⁄° *
__√edÀ
)

310 
__THROW
 
	`__asm
 ("°r°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

311 c⁄° *
	`°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

312 
__THROW
 
	`__asm
 ("°r°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

314 #ifde‡
__OPTIMIZE__


315 
__exã∫_Æways_ölöe
 *

316 
	`°r°r
 (*
__hay°ack
, c⁄° *
__√edÀ
Ë
__THROW


318  
	`__buûtö_°r°r
 (
__hay°ack
, 
__√edÀ
);

321 
__exã∫_Æways_ölöe
 const *

322 
	`°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
Ë
__THROW


324  
	`__buûtö_°r°r
 (
__hay°ack
, 
__√edÀ
);

327 
	}
}

329 *
	$°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

330 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

335 *
	$°πok
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__dñim
)

336 
__THROW
 
	`__n⁄nuŒ
 ((2));

340 *
	$__°πok_r
 (*
__ª°ri˘
 
__s
,

341 c⁄° *
__ª°ri˘
 
__dñim
,

342 **
__ª°ri˘
 
__ßve_±r
)

343 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

344 #ifde‡
__USE_POSIX


345 *
	$°πok_r
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__dñim
,

346 **
__ª°ri˘
 
__ßve_±r
)

347 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

350 #ifde‡
__USE_GNU


352 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


353 "C++" *
	$°rˇ£°r
 (*
__hay°ack
, c⁄° *
__√edÀ
)

354 
__THROW
 
	`__asm
 ("°rˇ£°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

355 "C++" c⁄° *
	$°rˇ£°r
 (c⁄° *
__hay°ack
,

356 c⁄° *
__√edÀ
)

357 
__THROW
 
	`__asm
 ("°rˇ£°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

359 *
	$°rˇ£°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

360 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

364 #ifde‡
__USE_GNU


368 *
	$memmem
 (c⁄° *
__hay°ack
, 
size_t
 
__hay°ackÀn
,

369 c⁄° *
__√edÀ
, 
size_t
 
__√edÀÀn
)

370 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 3));

374 *
	$__memp˝y
 (*
__ª°ri˘
 
__de°
,

375 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

376 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

377 *
	$memp˝y
 (*
__ª°ri˘
 
__de°
,

378 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

379 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

384 
size_t
 
	$°æí
 (c⁄° *
__s
)

385 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

387 #ifdef 
__USE_XOPEN2K8


390 
size_t
 
	$°∫Àn
 (c⁄° *
__°rög
, 
size_t
 
__maxÀn
)

391 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

396 *
	$°ªº‹
 (
__î∫um
Ë
__THROW
;

397 #ifde‡
__USE_XOPEN2K


405 #i‡
deföed
 
__USE_XOPEN2K
 && !deföed 
__USE_GNU


408 #ifde‡
__REDIRECT_NTH


409 
	`__REDIRECT_NTH
 (
°ªº‹_r
,

410 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
),

411 
__xpg_°ªº‹_r
Ë
	`__n⁄nuŒ
 ((2));

413 
	$__xpg_°ªº‹_r
 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
)

414 
__THROW
 
	`__n⁄nuŒ
 ((2));

415 
	#°ªº‹_r
 
__xpg_°ªº‹_r


	)

420 *
	$°ªº‹_r
 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
)

421 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
;

425 #ifde‡
__USE_XOPEN2K8


427 *
	$°ªº‹_l
 (
__î∫um
, 
loˇÀ_t
 
__l
Ë
__THROW
;

430 #ifde‡
__USE_MISC


431 
	~<°rögs.h
>

435 
	$ex∂icô_bzîo
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

439 *
	$°r£p
 (**
__ª°ri˘
 
__°rögp
,

440 c⁄° *
__ª°ri˘
 
__dñim
)

441 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

444 #ifdef 
__USE_XOPEN2K8


446 *
	$°rsig«l
 (
__sig
Ë
__THROW
;

449 *
	$__°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

450 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

451 *
	$°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

452 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

456 *
	$__°≤˝y
 (*
__ª°ri˘
 
__de°
,

457 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

458 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

459 *
	$°≤˝y
 (*
__ª°ri˘
 
__de°
,

460 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

461 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

464 #ifdef 
__USE_GNU


466 
	$°rvîscmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

467 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

470 *
	$°r‰y
 (*
__°rög
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

473 *
	$mem‰ob
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

475 #i‚de‡
ba£«me


480 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


481 "C++" *
	$ba£«me
 (*
__fûíame
)

482 
__THROW
 
	`__asm
 ("ba£«me"Ë
	`__n⁄nuŒ
 ((1));

483 "C++" c⁄° *
	$ba£«me
 (c⁄° *
__fûíame
)

484 
__THROW
 
	`__asm
 ("ba£«me"Ë
	`__n⁄nuŒ
 ((1));

486 *
	$ba£«me
 (c⁄° *
__fûíame
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

491 #i‡
	`__GNUC_PREREQ
 (3,4)

492 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


494 
	~<bôs/°rög_f‹tifõd.h
>

498 
__END_DECLS


	@/usr/include/syslog.h

1 
	~<sys/sy¶og.h
>

	@/usr/include/alloca.h

18 #i‚def 
_ALLOCA_H


19 
	#_ALLOCA_H
 1

	)

21 
	~<„©uªs.h
>

23 
	#__√ed_size_t


	)

24 
	~<°ddef.h
>

26 
	g__BEGIN_DECLS


29 #unde‡
Æloˇ


32 *
	$Æloˇ
 (
size_t
 
__size
Ë
__THROW
;

34 #ifdef 
__GNUC__


35 
	#Æloˇ
(
size
Ë
	`__buûtö_Æloˇ
 (size)

	)

38 
__END_DECLS


	@/usr/include/strings.h

18 #i‚def 
_STRINGS_H


19 
	#_STRINGS_H
 1

	)

21 
	~<„©uªs.h
>

22 
	#__√ed_size_t


	)

23 
	~<°ddef.h
>

26 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (4, 4)

27 
	#__CORRECT_ISO_CPP_STRINGS_H_PROTO


	)

30 
	g__BEGIN_DECLS


32 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8


34 
	$bcmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

35 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

38 
	$bc›y
 (c⁄° *
__§c
, *
__de°
, 
size_t
 
__n
)

39 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

42 
	$bzîo
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

45 #ifde‡
__CORRECT_ISO_CPP_STRINGS_H_PROTO


48 *
	`ödex
 (*
__s
, 
__c
)

49 
__THROW
 
	`__asm
 ("ödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

50 c⁄° *
	`ödex
 (c⁄° *
__s
, 
__c
)

51 
__THROW
 
	`__asm
 ("ödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

53 #i‡
deföed
 
__OPTIMIZE__


54 
__exã∫_Æways_ölöe
 *

55 
	`ödex
 (*
__s
, 
__c
Ë
__THROW


57  
	`__buûtö_ödex
 (
__s
, 
__c
);

60 
__exã∫_Æways_ölöe
 const *

61 
	`ödex
 (c⁄° *
__s
, 
__c
Ë
__THROW


63  
	`__buûtö_ödex
 (
__s
, 
__c
);

66 
	}
}

68 *
	$ödex
 (c⁄° *
__s
, 
__c
)

69 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

73 #ifde‡
__CORRECT_ISO_CPP_STRINGS_H_PROTO


76 *
	`rödex
 (*
__s
, 
__c
)

77 
__THROW
 
	`__asm
 ("rödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

78 c⁄° *
	`rödex
 (c⁄° *
__s
, 
__c
)

79 
__THROW
 
	`__asm
 ("rödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

81 #i‡
deföed
 
__OPTIMIZE__


82 
__exã∫_Æways_ölöe
 *

83 
	`rödex
 (*
__s
, 
__c
Ë
__THROW


85  
	`__buûtö_rödex
 (
__s
, 
__c
);

88 
__exã∫_Æways_ölöe
 const *

89 
	`rödex
 (c⁄° *
__s
, 
__c
Ë
__THROW


91  
	`__buûtö_rödex
 (
__s
, 
__c
);

94 
	}
}

96 *
	$rödex
 (c⁄° *
__s
, 
__c
)

97 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

101 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8
 || deföed 
__USE_XOPEN2K8XSI


104 
	$ffs
 (
__i
Ë
__THROW
 
__©åibuã_c⁄°__
;

109 #ifdef 
__USE_MISC


110 
	$ff¶
 (
__l
Ë
__THROW
 
__©åibuã_c⁄°__
;

111 
__exãnsi⁄__
 
	$ff¶l
 (
__Œ
)

112 
__THROW
 
__©åibuã_c⁄°__
;

116 
	$°rˇ£cmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

117 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

120 
	$°∫ˇ£cmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

121 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

123 #ifdef 
__USE_XOPEN2K8


125 
	~<bôs/ty≥s/loˇÀ_t.h
>

128 
	$°rˇ£cmp_l
 (c⁄° *
__s1
, c⁄° *
__s2
, 
loˇÀ_t
 
__loc
)

129 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 3));

133 
	$°∫ˇ£cmp_l
 (c⁄° *
__s1
, c⁄° *
__s2
,

134 
size_t
 
__n
, 
loˇÀ_t
 
__loc
)

135 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 4));

138 
__END_DECLS


140 #i‡
	`__GNUC_PREREQ
 (3,4Ë&& 
__USE_FORTIFY_LEVEL
 > 0 \

141 && 
deföed
 
__f‹tify_fun˘i⁄


143 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8


144 
	~<bôs/°rögs_f‹tifõd.h
>

	@/usr/include/features.h

18 #i‚def 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

119 #unde‡
__USE_ISOC11


120 #unde‡
__USE_ISOC99


121 #unde‡
__USE_ISOC95


122 #unde‡
__USE_ISOCXX11


123 #unde‡
__USE_POSIX


124 #unde‡
__USE_POSIX2


125 #unde‡
__USE_POSIX199309


126 #unde‡
__USE_POSIX199506


127 #unde‡
__USE_XOPEN


128 #unde‡
__USE_XOPEN_EXTENDED


129 #unde‡
__USE_UNIX98


130 #unde‡
__USE_XOPEN2K


131 #unde‡
__USE_XOPEN2KXSI


132 #unde‡
__USE_XOPEN2K8


133 #unde‡
__USE_XOPEN2K8XSI


134 #unde‡
__USE_LARGEFILE


135 #unde‡
__USE_LARGEFILE64


136 #unde‡
__USE_FILE_OFFSET64


137 #unde‡
__USE_MISC


138 #unde‡
__USE_ATFILE


139 #unde‡
__USE_GNU


140 #unde‡
__USE_FORTIFY_LEVEL


141 #unde‡
__KERNEL_STRICT_NAMES


142 #unde‡
__GLIBC_USE_DEPRECATED_GETS


146 #i‚de‡
_LOOSE_KERNEL_NAMES


147 
	#__KERNEL_STRICT_NAMES


	)

157 #i‡
deföed
 
__GNUC__
 && deföed 
__GNUC_MINOR__


158 
	#__GNUC_PREREQ
(
maj
, 
mö
) \

159 ((
__GNUC__
 << 16Ë+ 
__GNUC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

161 
	#__GNUC_PREREQ
(
maj
, 
mö
Ë0

	)

168 #i‡
deföed
 
__˛™g_maj‹__
 && deföed 
__˛™g_mö‹__


169 
	#__glibc_˛™g_¥îeq
(
maj
, 
mö
) \

170 ((
__˛™g_maj‹__
 << 16Ë+ 
__˛™g_mö‹__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

172 
	#__glibc_˛™g_¥îeq
(
maj
, 
mö
Ë0

	)

176 
	#__GLIBC_USE
(
F
Ë
__GLIBC_USE_
 ## 
	)
F

182 #i‡(
deföed
 
_BSD_SOURCE
 || deföed 
_SVID_SOURCE
) \

183 && !
deföed
 
	g_DEFAULT_SOURCE


185 #unde‡
_DEFAULT_SOURCE


186 
	#_DEFAULT_SOURCE
 1

	)

190 #ifde‡
_GNU_SOURCE


191 #unde‡
_ISOC95_SOURCE


192 
	#_ISOC95_SOURCE
 1

	)

193 #unde‡
_ISOC99_SOURCE


194 
	#_ISOC99_SOURCE
 1

	)

195 #unde‡
_ISOC11_SOURCE


196 
	#_ISOC11_SOURCE
 1

	)

197 #unde‡
_POSIX_SOURCE


198 
	#_POSIX_SOURCE
 1

	)

199 #unde‡
_POSIX_C_SOURCE


200 
	#_POSIX_C_SOURCE
 200809L

	)

201 #unde‡
_XOPEN_SOURCE


202 
	#_XOPEN_SOURCE
 700

	)

203 #unde‡
_XOPEN_SOURCE_EXTENDED


204 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

205 #unde‡
_LARGEFILE64_SOURCE


206 
	#_LARGEFILE64_SOURCE
 1

	)

207 #unde‡
_DEFAULT_SOURCE


208 
	#_DEFAULT_SOURCE
 1

	)

209 #unde‡
_ATFILE_SOURCE


210 
	#_ATFILE_SOURCE
 1

	)

215 #i‡(
deföed
 
_DEFAULT_SOURCE
 \

216 || (!
deföed
 
	g__STRICT_ANSI__
 \

217 && !
deföed
 
	g_ISOC99_SOURCE
 \

218 && !
deföed
 
	g_POSIX_SOURCE
 && !deföed 
	g_POSIX_C_SOURCE
 \

219 && !
deföed
 
	g_XOPEN_SOURCE
))

220 #unde‡
_DEFAULT_SOURCE


221 
	#_DEFAULT_SOURCE
 1

	)

225 #i‡(
deföed
 
_ISOC11_SOURCE
 \

226 || (
deföed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

227 
	#__USE_ISOC11
 1

	)

231 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

232 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

233 
	#__USE_ISOC99
 1

	)

237 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

238 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

239 
	#__USE_ISOC95
 1

	)

242 #ifde‡
__˝lu•lus


244 #i‡
__˝lu•lus
 >= 201703L

245 
	#__USE_ISOC11
 1

	)

249 #i‡
__˝lu•lus
 >201103L || 
deföed
 
__GXX_EXPERIMENTAL_CXX0X__


250 
	#__USE_ISOCXX11
 1

	)

251 
	#__USE_ISOC99
 1

	)

258 #ifde‡
_DEFAULT_SOURCE


259 #i‡!
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE


260 
	#__USE_POSIX_IMPLICITLY
 1

	)

262 #unde‡
_POSIX_SOURCE


263 
	#_POSIX_SOURCE
 1

	)

264 #unde‡
_POSIX_C_SOURCE


265 
	#_POSIX_C_SOURCE
 200809L

	)

268 #i‡((!
deföed
 
__STRICT_ANSI__
 \

269 || (
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) >= 500)) \

270 && !
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE
)

271 
	#_POSIX_SOURCE
 1

	)

272 #i‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

273 
	#_POSIX_C_SOURCE
 2

	)

274 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

275 
	#_POSIX_C_SOURCE
 199506L

	)

276 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

277 
	#_POSIX_C_SOURCE
 200112L

	)

279 
	#_POSIX_C_SOURCE
 200809L

	)

281 
	#__USE_POSIX_IMPLICITLY
 1

	)

290 #i‡((!
deföed
 
_POSIX_C_SOURCE
 || (_POSIX_C_SOURCE - 0) < 199506L) \

291 && (
deföed
 
_REENTRANT
 || deföed 
_THREAD_SAFE
))

292 
	#_POSIX_SOURCE
 1

	)

293 #unde‡
_POSIX_C_SOURCE


294 
	#_POSIX_C_SOURCE
 199506L

	)

297 #i‡(
deföed
 
_POSIX_SOURCE
 \

298 || (
deföed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >= 1) \

299 || 
deföed
 
_XOPEN_SOURCE
)

300 
	#__USE_POSIX
 1

	)

303 #i‡
deföed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >2 || deföed 
_XOPEN_SOURCE


304 
	#__USE_POSIX2
 1

	)

307 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199309L

308 
	#__USE_POSIX199309
 1

	)

311 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199506L

312 
	#__USE_POSIX199506
 1

	)

315 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200112L

316 
	#__USE_XOPEN2K
 1

	)

317 #unde‡
__USE_ISOC95


318 
	#__USE_ISOC95
 1

	)

319 #unde‡
__USE_ISOC99


320 
	#__USE_ISOC99
 1

	)

323 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200809L

324 
	#__USE_XOPEN2K8
 1

	)

325 #unde‡
_ATFILE_SOURCE


326 
	#_ATFILE_SOURCE
 1

	)

329 #ifdef 
_XOPEN_SOURCE


330 
	#__USE_XOPEN
 1

	)

331 #i‡(
_XOPEN_SOURCE
 - 0) >= 500

332 
	#__USE_XOPEN_EXTENDED
 1

	)

333 
	#__USE_UNIX98
 1

	)

334 #unde‡
_LARGEFILE_SOURCE


335 
	#_LARGEFILE_SOURCE
 1

	)

336 #i‡(
_XOPEN_SOURCE
 - 0) >= 600

337 #i‡(
_XOPEN_SOURCE
 - 0) >= 700

338 
	#__USE_XOPEN2K8
 1

	)

339 
	#__USE_XOPEN2K8XSI
 1

	)

341 
	#__USE_XOPEN2K
 1

	)

342 
	#__USE_XOPEN2KXSI
 1

	)

343 #unde‡
__USE_ISOC95


344 
	#__USE_ISOC95
 1

	)

345 #unde‡
__USE_ISOC99


346 
	#__USE_ISOC99
 1

	)

349 #ifde‡
_XOPEN_SOURCE_EXTENDED


350 
	#__USE_XOPEN_EXTENDED
 1

	)

355 #ifde‡
_LARGEFILE_SOURCE


356 
	#__USE_LARGEFILE
 1

	)

359 #ifde‡
_LARGEFILE64_SOURCE


360 
	#__USE_LARGEFILE64
 1

	)

363 #i‡
deföed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

364 
	#__USE_FILE_OFFSET64
 1

	)

367 #i‡
deföed
 
_DEFAULT_SOURCE


368 
	#__USE_MISC
 1

	)

371 #ifdef 
_ATFILE_SOURCE


372 
	#__USE_ATFILE
 1

	)

375 #ifdef 
_GNU_SOURCE


376 
	#__USE_GNU
 1

	)

379 #i‡
deföed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

380 && 
__GNUC_PREREQ
 (4, 1Ë&& 
deföed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

381 #i‡
_FORTIFY_SOURCE
 > 1

382 
	#__USE_FORTIFY_LEVEL
 2

	)

384 
	#__USE_FORTIFY_LEVEL
 1

	)

387 
	#__USE_FORTIFY_LEVEL
 0

	)

394 #i‡
deföed
 
__˝lu•lus
 ? __˝lu•lu†>201402L : deföed 
__USE_ISOC11


395 
	#__GLIBC_USE_DEPRECATED_GETS
 0

	)

397 
	#__GLIBC_USE_DEPRECATED_GETS
 1

	)

402 
	~<°dc-¥edef.h
>

410 #unde‡
__GNU_LIBRARY__


411 
	#__GNU_LIBRARY__
 6

	)

415 
	#__GLIBC__
 2

	)

416 
	#__GLIBC_MINOR__
 27

	)

418 
	#__GLIBC_PREREQ
(
maj
, 
mö
) \

419 ((
__GLIBC__
 << 16Ë+ 
__GLIBC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

422 #i‚de‡
__ASSEMBLER__


423 #i‚de‡
_SYS_CDEFS_H


424 
	~<sys/cdefs.h
>

429 #i‡
deföed
 
__USE_FILE_OFFSET64
 && !deföed 
__REDIRECT


430 
	#__USE_LARGEFILE
 1

	)

431 
	#__USE_LARGEFILE64
 1

	)

437 #i‡
__GNUC_PREREQ
 (2, 7Ë&& 
deföed
 
__OPTIMIZE__
 \

438 && !
deföed
 
	g__OPTIMIZE_SIZE__
 && !deföed 
	g__NO_INLINE__
 \

439 && 
deföed
 
	g__exã∫_ölöe


440 
	#__USE_EXTERN_INLINES
 1

	)

448 
	~<gnu/°ubs.h
>

	@/usr/include/stdc-predef.h

18 #i‚def 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifde‡
__GCC_IEC_559


37 #i‡
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifde‡
__GCC_IEC_559_COMPLEX


45 #i‡
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

58 
	#__STDC_ISO_10646__
 201706L

	)

61 
	#__STDC_NO_THREADS__
 1

	)

	@
1
.
1
/usr/include
118
6702
/home/oli/tenere/efi/Tuareg_sw/src/actors/act_hw.c
/home/oli/tenere/efi/Tuareg_sw/src/actors/act_hw.h
/home/oli/tenere/efi/Tuareg_sw/src/actors/act_logic.c
/home/oli/tenere/efi/Tuareg_sw/src/actors/act_logic.h
/home/oli/tenere/efi/Tuareg_sw/src/com/Tuareg_console.c
/home/oli/tenere/efi/Tuareg_sw/src/com/Tuareg_console.h
/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio.c
/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio.h
/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio_outChannel.c
/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio_outChannel.h
/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio_service.c
/home/oli/tenere/efi/Tuareg_sw/src/com/TunerStudio_service.h
/home/oli/tenere/efi/Tuareg_sw/src/com/serial_monitor.c
/home/oli/tenere/efi/Tuareg_sw/src/com/serial_monitor.h
/home/oli/tenere/efi/Tuareg_sw/src/com/uart.c
/home/oli/tenere/efi/Tuareg_sw/src/com/uart.h
/home/oli/tenere/efi/Tuareg_sw/src/com/uart_printf.c
/home/oli/tenere/efi/Tuareg_sw/src/com/uart_printf.h
/home/oli/tenere/efi/Tuareg_sw/src/dash/dash_hw.c
/home/oli/tenere/efi/Tuareg_sw/src/dash/dash_hw.h
/home/oli/tenere/efi/Tuareg_sw/src/dash/dash_logic.c
/home/oli/tenere/efi/Tuareg_sw/src/dash/dash_logic.h
/home/oli/tenere/efi/Tuareg_sw/src/debug/debug.c
/home/oli/tenere/efi/Tuareg_sw/src/debug/debug.h
/home/oli/tenere/efi/Tuareg_sw/src/debug/debug_port_messages.c
/home/oli/tenere/efi/Tuareg_sw/src/debug/debug_port_messages.h
/home/oli/tenere/efi/Tuareg_sw/src/debug/dwt.c
/home/oli/tenere/efi/Tuareg_sw/src/debug/dwt.h
/home/oli/tenere/efi/Tuareg_sw/src/decoder/Tuareg_decoder.c
/home/oli/tenere/efi/Tuareg_sw/src/decoder/Tuareg_decoder.h
/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_config.c
/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_config.h
/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_hw.c
/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_hw.h
/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_logic.c
/home/oli/tenere/efi/Tuareg_sw/src/decoder/decoder_logic.h
/home/oli/tenere/efi/Tuareg_sw/src/diagnostics/diagnostics.c
/home/oli/tenere/efi/Tuareg_sw/src/diagnostics/diagnostics.h
/home/oli/tenere/efi/Tuareg_sw/src/diagnostics/syslog.c
/home/oli/tenere/efi/Tuareg_sw/src/diagnostics/syslog.h
/home/oli/tenere/efi/Tuareg_sw/src/fuelling/fuel_hw.c
/home/oli/tenere/efi/Tuareg_sw/src/fuelling/fuel_hw.h
/home/oli/tenere/efi/Tuareg_sw/src/fuelling/fuel_logic.c
/home/oli/tenere/efi/Tuareg_sw/src/fuelling/fuel_logic.h
/home/oli/tenere/efi/Tuareg_sw/src/ignition/Ignition_syslog_locations.h
/home/oli/tenere/efi/Tuareg_sw/src/ignition/Tuareg_ignition.c
/home/oli/tenere/efi/Tuareg_sw/src/ignition/Tuareg_ignition.h
/home/oli/tenere/efi/Tuareg_sw/src/ignition/Tuareg_ignition_controls.c
/home/oli/tenere/efi/Tuareg_sw/src/ignition/Tuareg_ignition_controls.h
/home/oli/tenere/efi/Tuareg_sw/src/ignition/ignition_config.c
/home/oli/tenere/efi/Tuareg_sw/src/ignition/ignition_config.h
/home/oli/tenere/efi/Tuareg_sw/src/ignition/ignition_hw.c
/home/oli/tenere/efi/Tuareg_sw/src/ignition/ignition_hw.h
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg.c
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg.h
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_ID.h
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_config.c
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_config.h
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_errors.c
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_errors.h
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_process_data.c
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_process_data.h
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_service_functions.c
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_service_functions.h
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_syslog_locations.h
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_types.c
/home/oli/tenere/efi/Tuareg_sw/src/main/Tuareg_types.h
/home/oli/tenere/efi/Tuareg_sw/src/main/main.c
/home/oli/tenere/efi/Tuareg_sw/src/module_test/module_test.c
/home/oli/tenere/efi/Tuareg_sw/src/module_test/module_test.h
/home/oli/tenere/efi/Tuareg_sw/src/process_table/process_table.c
/home/oli/tenere/efi/Tuareg_sw/src/process_table/process_table.h
/home/oli/tenere/efi/Tuareg_sw/src/sensors/Tuareg_sensors.c
/home/oli/tenere/efi/Tuareg_sw/src/sensors/Tuareg_sensors.h
/home/oli/tenere/efi/Tuareg_sw/src/sensors/sensor_calibration.c
/home/oli/tenere/efi/Tuareg_sw/src/sensors/sensor_calibration.h
/home/oli/tenere/efi/Tuareg_sw/src/sensors/sensors.c
/home/oli/tenere/efi/Tuareg_sw/src/sensors/sensors.h
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/boctok/stm32f4xx_adc.c
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/boctok/stm32f4xx_adc.h
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/boctok/stm32f4xx_gpio.c
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/boctok/stm32f4xx_gpio.h
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/cmsis/startup_stm32f410xx.s
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/cmsis/stm32f4xx.h
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/cmsis/system_hse100_stm32f410.c
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/cmsis/system_stm32f4xx.h
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/spl/misc.c
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/spl/stm32f4xx_dma.c
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/spl/stm32f4xx_i2c.c
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/spl/stm32f4xx_rcc.c
/home/oli/tenere/efi/Tuareg_sw/src/stm32_libs/stm32f4xx/spl/stm32f4xx_usart.c
/home/oli/tenere/efi/Tuareg_sw/src/storage/eeprom.c
/home/oli/tenere/efi/Tuareg_sw/src/storage/eeprom.h
/home/oli/tenere/efi/Tuareg_sw/src/storage/eeprom_layout.h
/home/oli/tenere/efi/Tuareg_sw/src/storage/table.c
/home/oli/tenere/efi/Tuareg_sw/src/storage/table.h
/home/oli/tenere/efi/Tuareg_sw/src/timing/lowprio_scheduler.c
/home/oli/tenere/efi/Tuareg_sw/src/timing/lowprio_scheduler.h
/home/oli/tenere/efi/Tuareg_sw/src/timing/scheduler.c
/home/oli/tenere/efi/Tuareg_sw/src/timing/scheduler.h
/home/oli/tenere/efi/Tuareg_sw/src/timing/systick_timer.c
/home/oli/tenere/efi/Tuareg_sw/src/timing/systick_timer.h
/home/oli/tenere/efi/Tuareg_sw/src/utils/base_calc.c
/home/oli/tenere/efi/Tuareg_sw/src/utils/base_calc.h
/home/oli/tenere/efi/Tuareg_sw/src/utils/base_calc_syslog_locations.h
/home/oli/tenere/efi/Tuareg_sw/src/utils/bitfields.c
/home/oli/tenere/efi/Tuareg_sw/src/utils/bitfields.h
/home/oli/tenere/efi/Tuareg_sw/src/utils/conversion.c
/home/oli/tenere/efi/Tuareg_sw/src/utils/conversion.h
/usr/include/math.h
/usr/include/stdint.h
/usr/include/stdlib.h
/usr/include/string.h
/usr/include/syslog.h
/usr/include/alloca.h
/usr/include/strings.h
/usr/include/features.h
/usr/include/stdc-predef.h
