module r_port(r_in, r_addr, r_out);
	input [31:0] r_in [0:31];
	input [4:0] r_addr;
	output [31:0] r_out;
	
	wire [31:0] tristate_out [0:31], tristate_en [0:31];

	dec_5to32 w_dec(.in(r_addr), .en(1'b1), .out(tristate_en));
	
	genvar i;
	generate 
		for (i = 0; i < 32; i = i + 1) begin: paralell_32_tristates
			tristate_buffer trib_inst (
				.in(r_in[i]), 
				.en(tristate_en[i]), 
				.out(r_out)
			);
		end
	endgenerate

endmodule