###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 02:24:05 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.933
= Slack Time                   -5.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.483 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.299 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.060 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.808 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.539 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.282 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.887 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.783 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.635 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.546 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.082 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.928 | 
     | axi_master/U1116                               | B v -> Y ^             | AOI21X1 | 0.298 | 0.342 |   7.752 |    2.269 | 
     | axi_master/U1117                               | B ^ -> Y v             | NAND2X1 | 0.176 | 0.175 |   7.927 |    2.444 | 
     |                                                | \m_r_ach.ARADDR [13] v |         | 0.176 | 0.006 |   7.933 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.920
= Slack Time                   -5.470
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.469 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.286 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.046 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.795 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.526 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.269 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.874 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.770 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.622 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.533 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.069 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.941 | 
     | axi_master/U1044                               | B v -> Y ^             | AOI21X1 | 0.289 | 0.325 |   7.735 |    2.265 | 
     | axi_master/U1045                               | B ^ -> Y v             | NAND2X1 | 0.180 | 0.178 |   7.913 |    2.444 | 
     |                                                | \m_r_ach.ARADDR [25] v |         | 0.180 | 0.006 |   7.920 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.915
= Slack Time                   -5.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.465 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.281 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.042 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.791 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.521 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.265 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.870 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.766 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.617 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.528 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.065 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.945 | 
     | axi_master/U1032                               | B v -> Y ^             | AOI21X1 | 0.295 | 0.348 |   7.758 |    2.293 | 
     | axi_master/U1033                               | B ^ -> Y v             | NAND2X1 | 0.156 | 0.152 |   7.910 |    2.446 | 
     |                                                | \m_r_ach.ARADDR [27] v |         | 0.156 | 0.004 |   7.915 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.914
= Slack Time                   -5.464
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.464 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.281 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.041 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.790 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.521 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.264 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.869 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.765 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.617 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.528 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.064 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.946 | 
     | axi_master/U1110                               | B v -> Y ^             | AOI21X1 | 0.294 | 0.345 |   7.755 |    2.291 | 
     | axi_master/U1111                               | B ^ -> Y v             | NAND2X1 | 0.158 | 0.155 |   7.910 |    2.446 | 
     |                                                | \m_r_ach.ARADDR [14] v |         | 0.158 | 0.004 |   7.914 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.913
= Slack Time                   -5.463
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.463 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^            | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.280 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.040 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^            | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.789 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.520 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^            | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.263 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.868 | 
     | axi_master/U920                                | A ^ -> Y v            | INVX2   | 0.103 | 0.104 |   1.699 |   -3.764 | 
     | axi_master/U921                                | B v -> Y ^            | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.616 | 
     | axi_master/U922                                | A ^ -> Y v            | INVX2   | 0.086 | 0.089 |   1.936 |   -3.527 | 
     | axi_master/U997                                | A v -> Y ^            | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.063 | 
     | axi_master/U998                                | C ^ -> Y v            | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.947 | 
     | axi_master/U1158                               | B v -> Y ^            | AOI21X1 | 0.295 | 0.336 |   7.746 |    2.282 | 
     | axi_master/U1159                               | B ^ -> Y v            | NAND2X1 | 0.165 | 0.163 |   7.909 |    2.445 | 
     |                                                | \m_r_ach.ARADDR [6] v |         | 0.165 | 0.005 |   7.913 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.912
= Slack Time                   -5.462
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.462 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.279 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.039 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.788 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.518 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.262 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.867 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.763 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.614 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.525 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.062 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.948 | 
     | axi_master/U1038                               | B v -> Y ^             | AOI21X1 | 0.292 | 0.341 |   7.752 |    2.290 | 
     | axi_master/U1039                               | B ^ -> Y v             | NAND2X1 | 0.159 | 0.156 |   7.907 |    2.445 | 
     |                                                | \m_r_ach.ARADDR [26] v |         | 0.159 | 0.005 |   7.912 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.910
= Slack Time                   -5.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.460 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.277 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.037 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.786 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.517 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.260 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.865 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.761 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.613 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.524 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.060 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.950 | 
     | axi_master/U1086                               | B v -> Y ^             | AOI21X1 | 0.287 | 0.322 |   7.732 |    2.272 | 
     | axi_master/U1087                               | B ^ -> Y v             | NAND2X1 | 0.174 | 0.173 |   7.905 |    2.444 | 
     |                                                | \m_r_ach.ARADDR [18] v |         | 0.174 | 0.006 |   7.910 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.908
= Slack Time                   -5.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.458 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^            | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.275 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.036 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^            | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.784 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.515 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^            | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.258 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.863 | 
     | axi_master/U920                                | A ^ -> Y v            | INVX2   | 0.103 | 0.104 |   1.699 |   -3.759 | 
     | axi_master/U921                                | B v -> Y ^            | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.611 | 
     | axi_master/U922                                | A ^ -> Y v            | INVX2   | 0.086 | 0.089 |   1.936 |   -3.522 | 
     | axi_master/U997                                | A v -> Y ^            | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.058 | 
     | axi_master/U998                                | C ^ -> Y v            | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.952 | 
     | axi_master/U1164                               | B v -> Y ^            | AOI21X1 | 0.292 | 0.336 |   7.746 |    2.288 | 
     | axi_master/U1165                               | B ^ -> Y v            | NAND2X1 | 0.161 | 0.158 |   7.904 |    2.446 | 
     |                                                | \m_r_ach.ARADDR [5] v |         | 0.161 | 0.004 |   7.908 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.904
= Slack Time                   -5.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.454 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.271 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.031 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.780 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.511 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.254 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.859 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.755 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.607 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.518 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.054 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.956 | 
     | axi_master/U1074                               | B v -> Y ^             | AOI21X1 | 0.290 | 0.339 |   7.749 |    2.295 | 
     | axi_master/U1075                               | B ^ -> Y v             | NAND2X1 | 0.155 | 0.150 |   7.900 |    2.446 | 
     |                                                | \m_r_ach.ARADDR [20] v |         | 0.155 | 0.004 |   7.904 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.903
= Slack Time                   -5.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.453 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.270 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.030 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.779 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.510 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.253 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.858 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.754 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.606 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.517 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.053 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.957 | 
     | axi_master/U1134                               | B v -> Y ^             | AOI21X1 | 0.293 | 0.337 |   7.748 |    2.294 | 
     | axi_master/U1135                               | B ^ -> Y v             | NAND2X1 | 0.156 | 0.152 |   7.899 |    2.446 | 
     |                                                | \m_r_ach.ARADDR [10] v |         | 0.156 | 0.004 |   7.903 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.903
= Slack Time                   -5.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.453 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.270 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.030 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.779 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.510 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.253 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.858 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.754 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.606 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.517 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.053 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.957 | 
     | axi_master/U1026                               | B v -> Y ^             | AOI21X1 | 0.288 | 0.324 |   7.734 |    2.281 | 
     | axi_master/U1027                               | B ^ -> Y v             | NAND2X1 | 0.166 | 0.165 |   7.899 |    2.446 | 
     |                                                | \m_r_ach.ARADDR [28] v |         | 0.166 | 0.004 |   7.903 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.902
= Slack Time                   -5.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.452 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.269 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.029 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.778 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.509 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.252 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.857 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.753 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.605 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.516 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.052 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.958 | 
     | axi_master/U1122                               | B v -> Y ^             | AOI21X1 | 0.290 | 0.339 |   7.749 |    2.297 | 
     | axi_master/U1123                               | B ^ -> Y v             | NAND2X1 | 0.153 | 0.149 |   7.898 |    2.446 | 
     |                                                | \m_r_ach.ARADDR [12] v |         | 0.153 | 0.004 |   7.902 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.901
= Slack Time                   -5.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.451 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.268 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.028 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.777 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.508 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.251 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.856 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.752 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.604 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.515 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.051 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.959 | 
     | axi_master/U1056                               | B v -> Y ^             | AOI21X1 | 0.289 | 0.333 |   7.743 |    2.292 | 
     | axi_master/U1057                               | B ^ -> Y v             | NAND2X1 | 0.157 | 0.154 |   7.897 |    2.446 | 
     |                                                | \m_r_ach.ARADDR [23] v |         | 0.157 | 0.004 |   7.901 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.890
= Slack Time                   -5.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.440 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.257 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.017 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.766 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.497 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.240 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.845 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.741 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.593 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.504 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.040 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.970 | 
     | axi_master/U1128                               | B v -> Y ^             | AOI21X1 | 0.287 | 0.324 |   7.734 |    2.294 | 
     | axi_master/U1129                               | B ^ -> Y v             | NAND2X1 | 0.157 | 0.154 |   7.888 |    2.448 | 
     |                                                | \m_r_ach.ARADDR [11] v |         | 0.157 | 0.002 |   7.890 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.890
= Slack Time                   -5.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.440 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^            | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.257 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.017 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^            | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.766 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.497 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^            | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.240 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.845 | 
     | axi_master/U920                                | A ^ -> Y v            | INVX2   | 0.103 | 0.104 |   1.699 |   -3.741 | 
     | axi_master/U921                                | B v -> Y ^            | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.593 | 
     | axi_master/U922                                | A ^ -> Y v            | INVX2   | 0.086 | 0.089 |   1.936 |   -3.504 | 
     | axi_master/U997                                | A v -> Y ^            | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.040 | 
     | axi_master/U998                                | C ^ -> Y v            | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.970 | 
     | axi_master/U1182                               | B v -> Y ^            | AOI21X1 | 0.289 | 0.329 |   7.739 |    2.299 | 
     | axi_master/U1183                               | B ^ -> Y v            | NAND2X1 | 0.154 | 0.149 |   7.888 |    2.448 | 
     |                                                | \m_r_ach.ARADDR [2] v |         | 0.154 | 0.002 |   7.890 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.883
= Slack Time                   -5.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.433 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.250 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.010 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.759 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.490 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.233 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.838 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.734 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.586 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.497 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.033 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.977 | 
     | axi_master/U1050                               | B v -> Y ^             | AOI21X1 | 0.292 | 0.327 |   7.738 |    2.304 | 
     | axi_master/U1051                               | B ^ -> Y v             | NAND2X1 | 0.149 | 0.142 |   7.880 |    2.447 | 
     |                                                | \m_r_ach.ARADDR [24] v |         | 0.149 | 0.003 |   7.883 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.881
= Slack Time                   -5.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.431 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.248 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.008 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.757 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.488 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.231 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.836 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.732 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.584 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.495 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.031 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.979 | 
     | axi_master/U1008                               | B v -> Y ^             | AOI21X1 | 0.288 | 0.319 |   7.730 |    2.298 | 
     | axi_master/U1009                               | B ^ -> Y v             | NAND2X1 | 0.153 | 0.148 |   7.877 |    2.446 | 
     |                                                | \m_r_ach.ARADDR [31] v |         | 0.153 | 0.004 |   7.881 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.881
= Slack Time                   -5.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.431 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.248 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.008 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.757 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.488 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.231 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.836 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.732 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.584 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.495 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.031 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.979 | 
     | axi_master/U1014                               | B v -> Y ^             | AOI21X1 | 0.289 | 0.323 |   7.733 |    2.302 | 
     | axi_master/U1015                               | B ^ -> Y v             | NAND2X1 | 0.150 | 0.144 |   7.878 |    2.447 | 
     |                                                | \m_r_ach.ARADDR [30] v |         | 0.150 | 0.003 |   7.881 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.878
= Slack Time                   -5.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.428 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^            | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.245 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -5.005 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^            | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.754 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.485 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^            | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.228 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.833 | 
     | axi_master/U920                                | A ^ -> Y v            | INVX2   | 0.103 | 0.104 |   1.699 |   -3.729 | 
     | axi_master/U921                                | B v -> Y ^            | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.581 | 
     | axi_master/U922                                | A ^ -> Y v            | INVX2   | 0.086 | 0.089 |   1.936 |   -3.492 | 
     | axi_master/U997                                | A v -> Y ^            | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.028 | 
     | axi_master/U998                                | C ^ -> Y v            | NAND3X1 | 2.346 | 3.010 |   7.410 |    1.982 | 
     | axi_master/U1140                               | B v -> Y ^            | AOI21X1 | 0.292 | 0.321 |   7.731 |    2.303 | 
     | axi_master/U1141                               | B ^ -> Y v            | NAND2X1 | 0.149 | 0.144 |   7.875 |    2.447 | 
     |                                                | \m_r_ach.ARADDR [9] v |         | 0.149 | 0.003 |   7.878 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.855
= Slack Time                   -5.405
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.405 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^            | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.222 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.982 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^            | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.731 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.462 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^            | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.205 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.810 | 
     | axi_master/U920                                | A ^ -> Y v            | INVX2   | 0.103 | 0.104 |   1.699 |   -3.706 | 
     | axi_master/U921                                | B v -> Y ^            | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.558 | 
     | axi_master/U922                                | A ^ -> Y v            | INVX2   | 0.086 | 0.089 |   1.936 |   -3.469 | 
     | axi_master/U997                                | A v -> Y ^            | NAND2X1 | 3.617 | 2.464 |   4.400 |   -1.005 | 
     | axi_master/U998                                | C ^ -> Y v            | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.005 | 
     | axi_master/U1146                               | B v -> Y ^            | AOI21X1 | 0.289 | 0.309 |   7.720 |    2.314 | 
     | axi_master/U1147                               | B ^ -> Y v            | NAND2X1 | 0.141 | 0.133 |   7.853 |    2.447 | 
     |                                                | \m_r_ach.ARADDR [8] v |         | 0.141 | 0.003 |   7.855 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.821
= Slack Time                   -5.371
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.371 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.187 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.948 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.697 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.427 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.171 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.776 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.672 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.523 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.434 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.970 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.039 | 
     | axi_master/U1104                               | B v -> Y ^             | AOI21X1 | 0.293 | 0.304 |   7.715 |    2.344 | 
     | axi_master/U1105                               | B ^ -> Y v             | NAND2X1 | 0.119 | 0.105 |   7.819 |    2.448 | 
     |                                                | \m_r_ach.ARADDR [15] v |         | 0.119 | 0.002 |   7.821 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.820
= Slack Time                   -5.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.370 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^            | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.186 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.947 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^            | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.696 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.426 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^            | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.170 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.775 | 
     | axi_master/U920                                | A ^ -> Y v            | INVX2   | 0.103 | 0.104 |   1.699 |   -3.671 | 
     | axi_master/U921                                | B v -> Y ^            | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.522 | 
     | axi_master/U922                                | A ^ -> Y v            | INVX2   | 0.086 | 0.089 |   1.936 |   -3.433 | 
     | axi_master/U997                                | A v -> Y ^            | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.970 | 
     | axi_master/U998                                | C ^ -> Y v            | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.040 | 
     | axi_master/U1194                               | B v -> Y ^            | AOI21X1 | 0.290 | 0.298 |   7.708 |    2.338 | 
     | axi_master/U1195                               | B ^ -> Y v            | NAND2X1 | 0.123 | 0.110 |   7.818 |    2.448 | 
     |                                                | \m_r_ach.ARADDR [0] v |         | 0.123 | 0.002 |   7.820 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.819
= Slack Time                   -5.369
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.368 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^            | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.185 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.945 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^            | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.694 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.425 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^            | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.168 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.773 | 
     | axi_master/U920                                | A ^ -> Y v            | INVX2   | 0.103 | 0.104 |   1.699 |   -3.669 | 
     | axi_master/U921                                | B v -> Y ^            | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.521 | 
     | axi_master/U922                                | A ^ -> Y v            | INVX2   | 0.086 | 0.089 |   1.936 |   -3.432 | 
     | axi_master/U997                                | A v -> Y ^            | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.968 | 
     | axi_master/U998                                | C ^ -> Y v            | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.042 | 
     | axi_master/U1176                               | B v -> Y ^            | AOI21X1 | 0.292 | 0.304 |   7.714 |    2.345 | 
     | axi_master/U1177                               | B ^ -> Y v            | NAND2X1 | 0.118 | 0.103 |   7.817 |    2.449 | 
     |                                                | \m_r_ach.ARADDR [3] v |         | 0.118 | 0.001 |   7.819 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.815
= Slack Time                   -5.365
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.365 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.182 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.942 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.691 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.422 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.165 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.770 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.666 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.518 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.429 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.965 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.045 | 
     | axi_master/U1062                               | B v -> Y ^             | AOI21X1 | 0.293 | 0.304 |   7.714 |    2.349 | 
     | axi_master/U1063                               | B ^ -> Y v             | NAND2X1 | 0.115 | 0.099 |   7.814 |    2.449 | 
     |                                                | \m_r_ach.ARADDR [22] v |         | 0.115 | 0.001 |   7.815 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.808
= Slack Time                   -5.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.358 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.175 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.935 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.684 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.414 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.158 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.763 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.659 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.510 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.422 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.958 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.052 | 
     | axi_master/U1098                               | B v -> Y ^             | AOI21X1 | 0.287 | 0.294 |   7.704 |    2.346 | 
     | axi_master/U1099                               | B ^ -> Y v             | NAND2X1 | 0.117 | 0.102 |   7.807 |    2.449 | 
     |                                                | \m_r_ach.ARADDR [16] v |         | 0.117 | 0.001 |   7.808 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.797
= Slack Time                   -5.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.347 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.164 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.924 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.673 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.404 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.147 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.752 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.648 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.500 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.411 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.947 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.063 | 
     | axi_master/U1092                               | B v -> Y ^             | AOI21X1 | 0.289 | 0.282 |   7.692 |    2.345 | 
     | axi_master/U1093                               | B ^ -> Y v             | NAND2X1 | 0.119 | 0.104 |   7.796 |    2.449 | 
     |                                                | \m_r_ach.ARADDR [17] v |         | 0.119 | 0.001 |   7.797 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.797
= Slack Time                   -5.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.347 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.164 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.924 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.673 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.403 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.147 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.752 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.648 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.499 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.411 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.947 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.063 | 
     | axi_master/U1080                               | B v -> Y ^             | AOI21X1 | 0.292 | 0.286 |   7.696 |    2.349 | 
     | axi_master/U1081                               | B ^ -> Y v             | NAND2X1 | 0.116 | 0.100 |   7.796 |    2.449 | 
     |                                                | \m_r_ach.ARADDR [19] v |         | 0.116 | 0.001 |   7.797 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.794
= Slack Time                   -5.344
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.344 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^            | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.161 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.921 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^            | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.670 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.401 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^            | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.144 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.749 | 
     | axi_master/U920                                | A ^ -> Y v            | INVX2   | 0.103 | 0.104 |   1.699 |   -3.645 | 
     | axi_master/U921                                | B v -> Y ^            | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.497 | 
     | axi_master/U922                                | A ^ -> Y v            | INVX2   | 0.086 | 0.089 |   1.936 |   -3.408 | 
     | axi_master/U997                                | A v -> Y ^            | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.944 | 
     | axi_master/U998                                | C ^ -> Y v            | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.066 | 
     | axi_master/U1170                               | B v -> Y ^            | AOI21X1 | 0.288 | 0.279 |   7.689 |    2.345 | 
     | axi_master/U1171                               | B ^ -> Y v            | NAND2X1 | 0.118 | 0.104 |   7.793 |    2.449 | 
     |                                                | \m_r_ach.ARADDR [4] v |         | 0.118 | 0.001 |   7.794 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.792
= Slack Time                   -5.342
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.342 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^            | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.159 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.919 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^            | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.668 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.399 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^            | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.142 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.747 | 
     | axi_master/U920                                | A ^ -> Y v            | INVX2   | 0.103 | 0.104 |   1.699 |   -3.643 | 
     | axi_master/U921                                | B v -> Y ^            | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.495 | 
     | axi_master/U922                                | A ^ -> Y v            | INVX2   | 0.086 | 0.089 |   1.936 |   -3.406 | 
     | axi_master/U997                                | A v -> Y ^            | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.942 | 
     | axi_master/U998                                | C ^ -> Y v            | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.068 | 
     | axi_master/U1152                               | B v -> Y ^            | AOI21X1 | 0.290 | 0.282 |   7.692 |    2.350 | 
     | axi_master/U1153                               | B ^ -> Y v            | NAND2X1 | 0.115 | 0.099 |   7.791 |    2.449 | 
     |                                                | \m_r_ach.ARADDR [7] v |         | 0.115 | 0.001 |   7.792 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.782
= Slack Time                   -5.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.332 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.148 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.909 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.658 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.388 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.132 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.737 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.633 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.484 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.395 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.931 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.078 | 
     | axi_master/U1020                               | B v -> Y ^             | AOI21X1 | 0.290 | 0.276 |   7.686 |    2.355 | 
     | axi_master/U1021                               | B ^ -> Y v             | NAND2X1 | 0.111 | 0.094 |   7.781 |    2.449 | 
     |                                                | \m_r_ach.ARADDR [29] v |         | 0.111 | 0.001 |   7.782 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.775
= Slack Time                   -5.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.325 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^            | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.142 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.902 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^            | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.651 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.382 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^            | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.125 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.730 | 
     | axi_master/U920                                | A ^ -> Y v            | INVX2   | 0.103 | 0.104 |   1.699 |   -3.626 | 
     | axi_master/U921                                | B v -> Y ^            | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.478 | 
     | axi_master/U922                                | A ^ -> Y v            | INVX2   | 0.086 | 0.089 |   1.936 |   -3.389 | 
     | axi_master/U997                                | A v -> Y ^            | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.925 | 
     | axi_master/U998                                | C ^ -> Y v            | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.085 | 
     | axi_master/U1188                               | B v -> Y ^            | AOI21X1 | 0.288 | 0.264 |   7.675 |    2.350 | 
     | axi_master/U1189                               | B ^ -> Y v            | NAND2X1 | 0.115 | 0.099 |   7.774 |    2.449 | 
     |                                                | \m_r_ach.ARADDR [1] v |         | 0.115 | 0.001 |   7.775 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                              (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.775
= Slack Time                   -5.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.325 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^             | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -5.142 | 
     | FECTS_clks_clk___L2_I1                         | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -4.902 | 
     | FECTS_clks_clk___L3_I5                         | A ^ -> Y ^             | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -4.651 | 
     | FECTS_clks_clk___L4_I25                        | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.269 |   0.943 |   -4.382 | 
     | FECTS_clks_clk___L5_I131                       | A ^ -> Y ^             | CLKBUF1 | 0.161 | 0.257 |   1.200 |   -4.125 | 
     | axi_master/\link_addr_0_fifo/depth_left_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.227 | 0.395 |   1.595 |   -3.730 | 
     | axi_master/U920                                | A ^ -> Y v             | INVX2   | 0.103 | 0.104 |   1.699 |   -3.626 | 
     | axi_master/U921                                | B v -> Y ^             | NAND2X1 | 0.162 | 0.148 |   1.847 |   -3.478 | 
     | axi_master/U922                                | A ^ -> Y v             | INVX2   | 0.086 | 0.089 |   1.936 |   -3.389 | 
     | axi_master/U997                                | A v -> Y ^             | NAND2X1 | 3.617 | 2.464 |   4.400 |   -0.925 | 
     | axi_master/U998                                | C ^ -> Y v             | NAND3X1 | 2.346 | 3.010 |   7.410 |    2.085 | 
     | axi_master/U1068                               | B v -> Y ^             | AOI21X1 | 0.290 | 0.267 |   7.677 |    2.352 | 
     | axi_master/U1069                               | B ^ -> Y v             | NAND2X1 | 0.113 | 0.097 |   7.774 |    2.449 | 
     |                                                | \m_r_ach.ARADDR [21] v |         | 0.113 | 0.001 |   7.775 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [2]                (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.950
= Slack Time                   -3.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                               |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -3.500 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.317 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                    | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -3.077 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                    | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.826 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.566 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.317 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q v                  | DFFSR   | 0.199 | 0.406 |   1.589 |   -1.911 | 
     | axi_master/U192                         | B v -> Y v                    | OR2X1   | 0.056 | 0.118 |   1.708 |   -1.793 | 
     | axi_master/U17                          | B v -> Y v                    | OR2X1   | 0.073 | 0.122 |   1.830 |   -1.670 | 
     | axi_master/U436                         | A v -> Y ^                    | INVX1   | 0.055 | 0.061 |   1.891 |   -1.610 | 
     | axi_master/U435                         | B ^ -> Y v                    | NAND2X1 | 0.083 | 0.078 |   1.969 |   -1.531 | 
     | axi_master/U434                         | A v -> Y ^                    | NOR2X1  | 0.100 | 0.103 |   2.072 |   -1.428 | 
     | axi_master/U412                         | B ^ -> Y ^                    | OR2X2   | 0.592 | 0.445 |   2.517 |   -0.983 | 
     | axi_master/U400                         | A ^ -> Y v                    | INVX1   | 2.422 | 2.496 |   5.013 |    1.513 | 
     | axi_master/U555                         | B v -> Y ^                    | NAND2X1 | 0.285 | 0.459 |   5.472 |    1.972 | 
     | axi_master/U554                         | C ^ -> Y v                    | OAI21X1 | 0.169 | 0.127 |   5.599 |    2.099 | 
     | axi_master/U424                         | B v -> Y ^                    | NOR2X1  | 0.401 | 0.337 |   5.936 |    2.435 | 
     |                                         | \memif_pcfifo1.f0_wdata [2] ^ |         | 0.401 | 0.015 |   5.950 |    2.450 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [15]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.739
= Slack Time                   -3.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.289 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.106 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.866 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.615 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.355 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.106 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.691 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.545 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.419 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.367 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.264 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.152 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.745 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.711 | 
     | axi_master/U445                         | S ^ -> Y v                     | MUX2X1  | 0.199 | 0.733 |   5.733 |    2.444 | 
     |                                         | \memif_pcfifo1.f0_wdata [15] v |         | 0.199 | 0.006 |   5.739 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [45]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.720
= Slack Time                   -3.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.270 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.086 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.847 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.596 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.336 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.086 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.672 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.526 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.400 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.348 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.245 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.133 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.726 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.730 | 
     | axi_master/U2900                        | S ^ -> Y v                     | MUX2X1  | 0.191 | 0.717 |   5.717 |    2.447 | 
     |                                         | \memif_pdfifo1.f0_wdata [45] v |         | 0.191 | 0.003 |   5.720 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [50]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.716
= Slack Time                   -3.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.266 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.082 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.843 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.592 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.332 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.082 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.668 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.522 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.396 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.344 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.241 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.129 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.722 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.734 | 
     | axi_master/U2910                        | S ^ -> Y v                     | MUX2X1  | 0.191 | 0.712 |   5.712 |    2.447 | 
     |                                         | \memif_pdfifo1.f0_wdata [50] v |         | 0.191 | 0.003 |   5.716 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [62]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.715
= Slack Time                   -3.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.265 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.081 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.842 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.591 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.331 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.081 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.667 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.521 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.395 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.343 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.240 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.128 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.721 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.736 | 
     | axi_master/U2934                        | S ^ -> Y v                     | MUX2X1  | 0.183 | 0.711 |   5.711 |    2.446 | 
     |                                         | \memif_pdfifo1.f0_wdata [62] v |         | 0.183 | 0.004 |   5.715 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [60]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.715
= Slack Time                   -3.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.265 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.081 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.842 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.590 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.331 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.081 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.667 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.521 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.395 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.343 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.240 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.127 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.721 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.736 | 
     | axi_master/U2930                        | S ^ -> Y v                     | MUX2X1  | 0.200 | 0.710 |   5.710 |    2.446 | 
     |                                         | \memif_pdfifo1.f0_wdata [60] v |         | 0.200 | 0.004 |   5.715 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [44]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.712
= Slack Time                   -3.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.262 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.079 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.839 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.588 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.328 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.078 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.664 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.518 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.392 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.340 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.237 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.125 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.718 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.738 | 
     | axi_master/U2898                        | S ^ -> Y v                     | MUX2X1  | 0.188 | 0.708 |   5.708 |    2.446 | 
     |                                         | \memif_pdfifo1.f0_wdata [44] v |         | 0.188 | 0.004 |   5.712 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [59]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.711
= Slack Time                   -3.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.261 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.077 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.838 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.586 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.327 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.077 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.663 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.517 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.390 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.339 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.236 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.123 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.717 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.740 | 
     | axi_master/U2928                        | S ^ -> Y v                     | MUX2X1  | 0.219 | 0.703 |   5.704 |    2.443 | 
     |                                         | \memif_pdfifo1.f0_wdata [59] v |         | 0.219 | 0.007 |   5.711 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [53]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.709
= Slack Time                   -3.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.259 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.076 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.836 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.585 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.325 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.076 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.661 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.516 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.389 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.337 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.235 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.122 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.715 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.741 | 
     | axi_master/U2916                        | S ^ -> Y v                     | MUX2X1  | 0.192 | 0.706 |   5.706 |    2.447 | 
     |                                         | \memif_pdfifo1.f0_wdata [53] v |         | 0.192 | 0.003 |   5.709 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [25]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.707
= Slack Time                   -3.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.257 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.074 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.834 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.583 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.323 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.073 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.659 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.513 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.387 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.335 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.232 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.120 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.713 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.743 | 
     | axi_master/U2860                        | S ^ -> Y v                     | MUX2X1  | 0.248 | 0.699 |   5.700 |    2.442 | 
     |                                         | \memif_pdfifo1.f0_wdata [25] v |         | 0.248 | 0.008 |   5.707 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [55]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.707
= Slack Time                   -3.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.257 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.073 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.834 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.583 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.323 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.073 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.659 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.513 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.387 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.335 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.232 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.119 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.713 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.744 | 
     | axi_master/U2920                        | S ^ -> Y v                     | MUX2X1  | 0.212 | 0.699 |   5.699 |    2.442 | 
     |                                         | \memif_pdfifo1.f0_wdata [55] v |         | 0.212 | 0.008 |   5.707 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [40]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.706
= Slack Time                   -3.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.256 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.073 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.833 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.582 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.322 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.073 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.658 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.513 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.386 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.334 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.232 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.119 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.712 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.744 | 
     | axi_master/U2890                        | S ^ -> Y v                     | MUX2X1  | 0.190 | 0.704 |   5.704 |    2.448 | 
     |                                         | \memif_pdfifo1.f0_wdata [40] v |         | 0.190 | 0.002 |   5.706 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [49]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.706
= Slack Time                   -3.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.256 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.073 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.833 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.582 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.322 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.072 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.658 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.512 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.386 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.334 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.231 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.119 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.712 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.744 | 
     | axi_master/U2908                        | S ^ -> Y v                     | MUX2X1  | 0.185 | 0.704 |   5.704 |    2.448 | 
     |                                         | \memif_pdfifo1.f0_wdata [49] v |         | 0.185 | 0.002 |   5.706 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [61]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.706
= Slack Time                   -3.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.256 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.073 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.833 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.582 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.322 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.072 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.658 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.512 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.386 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.334 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.231 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.119 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.712 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.744 | 
     | axi_master/U2932                        | S ^ -> Y v                     | MUX2X1  | 0.205 | 0.703 |   5.703 |    2.447 | 
     |                                         | \memif_pdfifo1.f0_wdata [61] v |         | 0.205 | 0.003 |   5.706 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [43]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.705
= Slack Time                   -3.255
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.255 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.072 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.832 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.581 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.321 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.071 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.657 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.511 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.385 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.333 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.230 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.118 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.711 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.745 | 
     | axi_master/U2896                        | S ^ -> Y v                     | MUX2X1  | 0.185 | 0.702 |   5.702 |    2.447 | 
     |                                         | \memif_pdfifo1.f0_wdata [43] v |         | 0.185 | 0.003 |   5.705 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [47]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.704
= Slack Time                   -3.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.254 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.070 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.831 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.580 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.320 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.070 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.656 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.510 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.384 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.332 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.229 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.117 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.710 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.746 | 
     | axi_master/U2904                        | S ^ -> Y v                     | MUX2X1  | 0.189 | 0.701 |   5.701 |    2.447 | 
     |                                         | \memif_pdfifo1.f0_wdata [47] v |         | 0.189 | 0.003 |   5.704 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [48]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.703
= Slack Time                   -3.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.253 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.069 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.830 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.579 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.319 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.069 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.655 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.509 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.383 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.331 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.228 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.115 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.709 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.748 | 
     | axi_master/U2906                        | S ^ -> Y v                     | MUX2X1  | 0.179 | 0.701 |   5.701 |    2.448 | 
     |                                         | \memif_pdfifo1.f0_wdata [48] v |         | 0.179 | 0.002 |   5.703 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [58]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  5.702
= Slack Time                   -3.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -3.252 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.183 |   0.183 |   -3.069 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.240 |   0.423 |   -2.829 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.193 | 0.251 |   0.674 |   -2.578 | 
     | FECTS_clks_clk___L4_I29                 | A ^ -> Y ^                     | CLKBUF1 | 0.175 | 0.260 |   0.934 |   -2.319 | 
     | FECTS_clks_clk___L5_I154                | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.250 |   1.184 |   -2.069 | 
     | axi_master/\pkt1_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.249 | 0.414 |   1.598 |   -1.655 | 
     | axi_master/U192                         | B ^ -> Y ^                     | OR2X1   | 0.054 | 0.146 |   1.744 |   -1.509 | 
     | axi_master/U17                          | B ^ -> Y ^                     | OR2X1   | 0.082 | 0.126 |   1.870 |   -1.382 | 
     | axi_master/U436                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.052 |   1.922 |   -1.330 | 
     | axi_master/U435                         | B v -> Y ^                     | NAND2X1 | 0.124 | 0.103 |   2.025 |   -1.228 | 
     | axi_master/U434                         | A ^ -> Y v                     | NOR2X1  | 0.097 | 0.112 |   2.137 |   -1.115 | 
     | axi_master/U412                         | B v -> Y v                     | OR2X2   | 0.485 | 0.407 |   2.544 |   -0.709 | 
     | axi_master/U400                         | A v -> Y ^                     | INVX1   | 2.757 | 2.456 |   5.000 |    1.748 | 
     | axi_master/U2926                        | S ^ -> Y v                     | MUX2X1  | 0.226 | 0.694 |   5.694 |    2.442 | 
     |                                         | \memif_pdfifo1.f0_wdata [58] v |         | 0.226 | 0.008 |   5.702 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

