# 2:1 and 4:1 Multiplexer - Structural Verilog

This project implements 2:1 and 4:1 multiplexers using structural modeling only, composed using basic logic gates (AND, OR, NOT).

## ➕ Files

- `src/Mux_struct.v` – Structural Verilog modules
- `tb/Mux_struct_tb.v` – Testbench
- `output/README.md` – Sample output
