library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Sequence_Gen_RA is
	port(
		CLK : in STD_LOGIC;
		Q : out STD_LOGIC_VECTOR(3 downto 0);
	);
end entity;

architecture func of Sequence_Gen_RA is
	TYPE STATE_NUM IS (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15);
	signal state : STATE_NUM := s0;
	
	begin
		process(CLK) begin
			
		end process;
		
		process(state) begin
			case state is
				when s0  => Q <= "0010";
				when s1  => Q <= "0011";
				when s2  => Q <= "0101";
				when s3  => Q <= "1000";
				when s4  => Q <= "0000";
				when s5  => Q <= "0100";
				when s6  => Q <= "1001";
				when s7  => Q <= "0110";
				when s8  => Q <= "1010";
				when s9  => Q <= "1100";
				when s10 => Q <= "1110";
				when s11 => Q <= "0001";
				when s12 => Q <= "0111";
				when s13 => Q <= "1011";
				when s14 => Q <= "1101";
				when s15 => Q <= "1111";
			end case;
		end process;
end architecture;