// Seed: 3065459838
module module_0 (
    module_0,
    id_1,
    id_2
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      .id_0(1'b0)
  );
  wire id_5;
  assign id_3 = 1'd0 - 1 ? 1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge 1 & id_3) id_3 <= 1;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7
  );
  wire id_8;
  wire id_9;
  assign id_4 = 1;
  wire id_10;
endmodule
