
MIDI-DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009314  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  080094d0  080094d0  0000a4d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009614  08009614  0000b024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009614  08009614  0000a614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800961c  0800961c  0000b024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800961c  0800961c  0000a61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009620  08009620  0000a620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20040000  08009624  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000fc80  20040024  08009648  0000b024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2004fca4  08009648  0000bca4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a4f5  00000000  00000000  0000b054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035b0  00000000  00000000  00025549  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e8  00000000  00000000  00028b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011dc  00000000  00000000  0002a1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ce27  00000000  00000000  0002b3c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cdf4  00000000  00000000  000581eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010dd8f  00000000  00000000  00074fdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182d6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060e0  00000000  00000000  00182db4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00188e94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040024 	.word	0x20040024
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080094b8 	.word	0x080094b8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040028 	.word	0x20040028
 80001f8:	080094b8 	.word	0x080094b8

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <HAL_DAC_ConvCpltCallbackCh1>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//Read 30 bytes from "test.txt" on the SD card
uint8_t readBuf[CHUNK_SIZE] = {0};

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
	memset(readBuf, 0, sizeof(readBuf));
 8000530:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 8000534:	2100      	movs	r1, #0
 8000536:	4803      	ldr	r0, [pc, #12]	@ (8000544 <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
 8000538:	f008 ff91 	bl	800945e <memset>
}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	20040258 	.word	0x20040258

08000548 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 800054e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000550:	f000 fec9 	bl	80012e6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000554:	f000 f89a 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000558:	f000 fa28 	bl	80009ac <MX_GPIO_Init>
  MX_DMA_Init();
 800055c:	f000 f9f4 	bl	8000948 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000560:	f000 f91a 	bl	8000798 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 8000564:	f000 f8e4 	bl	8000730 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000568:	f000 f9a0 	bl	80008ac <MX_TIM2_Init>
  MX_SPI2_Init();
 800056c:	f000 f960 	bl	8000830 <MX_SPI2_Init>
  MX_FATFS_Init();
 8000570:	f005 fff6 	bl	8006560 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(1000); //a short delay is important to let the SD card settle
 8000574:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000578:	f000 ff2a 	bl	80013d0 <HAL_Delay>
  FATFS FatFs; 	//Fatfs handle
  FIL fil; 		//File handle
  FRESULT fres; //Result after operations

  //Open the file system
  fres = f_mount(&FatFs, "", 1); //1=mount now
 800057c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000580:	2201      	movs	r2, #1
 8000582:	493d      	ldr	r1, [pc, #244]	@ (8000678 <main+0x130>)
 8000584:	4618      	mov	r0, r3
 8000586:	f008 fa73 	bl	8008a70 <f_mount>
 800058a:	4603      	mov	r3, r0
 800058c:	f887 347f 	strb.w	r3, [r7, #1151]	@ 0x47f
  if (fres != FR_OK) {
 8000590:	f897 347f 	ldrb.w	r3, [r7, #1151]	@ 0x47f
 8000594:	2b00      	cmp	r3, #0
 8000596:	d001      	beq.n	800059c <main+0x54>
	while(1);
 8000598:	bf00      	nop
 800059a:	e7fd      	b.n	8000598 <main+0x50>
  //Let's get some statistics from the SD card
  DWORD free_clusters, free_sectors, total_sectors;

  FATFS* getFreeFs;

  fres = f_getfree("", &free_clusters, &getFreeFs);
 800059c:	f107 0208 	add.w	r2, r7, #8
 80005a0:	f107 030c 	add.w	r3, r7, #12
 80005a4:	4619      	mov	r1, r3
 80005a6:	4834      	ldr	r0, [pc, #208]	@ (8000678 <main+0x130>)
 80005a8:	f008 fe49 	bl	800923e <f_getfree>
 80005ac:	4603      	mov	r3, r0
 80005ae:	f887 347f 	strb.w	r3, [r7, #1151]	@ 0x47f
  if (fres != FR_OK) {
 80005b2:	f897 347f 	ldrb.w	r3, [r7, #1151]	@ 0x47f
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <main+0x76>
	while(1);
 80005ba:	bf00      	nop
 80005bc:	e7fd      	b.n	80005ba <main+0x72>
  }

  //Formula comes from ChaN's documentation
  total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 80005be:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80005c2:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	3b02      	subs	r3, #2
 80005cc:	f507 6290 	add.w	r2, r7, #1152	@ 0x480
 80005d0:	f5a2 628f 	sub.w	r2, r2, #1144	@ 0x478
 80005d4:	6812      	ldr	r2, [r2, #0]
 80005d6:	8952      	ldrh	r2, [r2, #10]
 80005d8:	fb02 f303 	mul.w	r3, r2, r3
 80005dc:	f8c7 3478 	str.w	r3, [r7, #1144]	@ 0x478
  free_sectors = free_clusters * getFreeFs->csize;
 80005e0:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80005e4:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	895b      	ldrh	r3, [r3, #10]
 80005ec:	461a      	mov	r2, r3
 80005ee:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80005f2:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	fb02 f303 	mul.w	r3, r2, r3
 80005fc:	f8c7 3474 	str.w	r3, [r7, #1140]	@ 0x474

  //Now let's try to open file "test.txt"
  fres = f_open(&fil, "clap.raw", FA_READ);
 8000600:	f107 0310 	add.w	r3, r7, #16
 8000604:	2201      	movs	r2, #1
 8000606:	491d      	ldr	r1, [pc, #116]	@ (800067c <main+0x134>)
 8000608:	4618      	mov	r0, r3
 800060a:	f008 fa77 	bl	8008afc <f_open>
 800060e:	4603      	mov	r3, r0
 8000610:	f887 347f 	strb.w	r3, [r7, #1151]	@ 0x47f
  if (fres != FR_OK) {
 8000614:	f897 347f 	ldrb.w	r3, [r7, #1151]	@ 0x47f
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <main+0xd8>
	while(1);
 800061c:	bf00      	nop
 800061e:	e7fd      	b.n	800061c <main+0xd4>
  }

  //We can either use f_read OR f_gets to get data out of files
  //f_gets is a wrapper on f_read that does some string formatting for us
  UINT bytesRead = 0;
 8000620:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8000624:	f2a3 437c 	subw	r3, r3, #1148	@ 0x47c
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
  FRESULT rres = f_read(&fil, readBuf, CHUNK_SIZE, &bytesRead);
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	f107 0010 	add.w	r0, r7, #16
 8000632:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 8000636:	4912      	ldr	r1, [pc, #72]	@ (8000680 <main+0x138>)
 8000638:	f008 fc1a 	bl	8008e70 <f_read>
 800063c:	4603      	mov	r3, r0
 800063e:	f887 3473 	strb.w	r3, [r7, #1139]	@ 0x473
  if(rres != 0) {
 8000642:	f897 3473 	ldrb.w	r3, [r7, #1139]	@ 0x473
 8000646:	2b00      	cmp	r3, #0
 8000648:	d002      	beq.n	8000650 <main+0x108>
	HAL_Delay(100);
 800064a:	2064      	movs	r0, #100	@ 0x64
 800064c:	f000 fec0 	bl	80013d0 <HAL_Delay>
  }

  //Be a tidy kiwi - don't forget to close your file!
  f_close(&fil);
 8000650:	f107 0310 	add.w	r3, r7, #16
 8000654:	4618      	mov	r0, r3
 8000656:	f008 fdc8 	bl	80091ea <f_close>

  // fill the entire buffer to start
//  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)readBuf, CHUNK_SIZE, DAC_ALIGN_8B_R);
 800065a:	2308      	movs	r3, #8
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	f44f 437a 	mov.w	r3, #64000	@ 0xfa00
 8000662:	4a07      	ldr	r2, [pc, #28]	@ (8000680 <main+0x138>)
 8000664:	2100      	movs	r1, #0
 8000666:	4807      	ldr	r0, [pc, #28]	@ (8000684 <main+0x13c>)
 8000668:	f001 f80a 	bl	8001680 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 800066c:	4806      	ldr	r0, [pc, #24]	@ (8000688 <main+0x140>)
 800066e:	f004 fa4d 	bl	8004b0c <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000672:	bf00      	nop
 8000674:	e7fd      	b.n	8000672 <main+0x12a>
 8000676:	bf00      	nop
 8000678:	080094d0 	.word	0x080094d0
 800067c:	080094d4 	.word	0x080094d4
 8000680:	20040258 	.word	0x20040258
 8000684:	20040040 	.word	0x20040040
 8000688:	2004020c 	.word	0x2004020c

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b096      	sub	sp, #88	@ 0x58
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 0314 	add.w	r3, r7, #20
 8000696:	2244      	movs	r2, #68	@ 0x44
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f008 fedf 	bl	800945e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	463b      	mov	r3, r7
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	605a      	str	r2, [r3, #4]
 80006a8:	609a      	str	r2, [r3, #8]
 80006aa:	60da      	str	r2, [r3, #12]
 80006ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80006ae:	2000      	movs	r0, #0
 80006b0:	f001 ff94 	bl	80025dc <HAL_PWREx_ControlVoltageScaling>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x32>
  {
    Error_Handler();
 80006ba:	f000 fb9d 	bl	8000df8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006be:	2310      	movs	r3, #16
 80006c0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006c2:	2301      	movs	r3, #1
 80006c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006c6:	2300      	movs	r3, #0
 80006c8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006ca:	2360      	movs	r3, #96	@ 0x60
 80006cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ce:	2302      	movs	r3, #2
 80006d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006d2:	2301      	movs	r3, #1
 80006d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006d6:	2301      	movs	r3, #1
 80006d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80006da:	233c      	movs	r3, #60	@ 0x3c
 80006dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006de:	2302      	movs	r3, #2
 80006e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006e2:	2302      	movs	r3, #2
 80006e4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006e6:	2302      	movs	r3, #2
 80006e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ea:	f107 0314 	add.w	r3, r7, #20
 80006ee:	4618      	mov	r0, r3
 80006f0:	f002 f828 	bl	8002744 <HAL_RCC_OscConfig>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006fa:	f000 fb7d 	bl	8000df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fe:	230f      	movs	r3, #15
 8000700:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000702:	2303      	movs	r3, #3
 8000704:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070e:	2300      	movs	r3, #0
 8000710:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000712:	463b      	mov	r3, r7
 8000714:	2105      	movs	r1, #5
 8000716:	4618      	mov	r0, r3
 8000718:	f002 fc2e 	bl	8002f78 <HAL_RCC_ClockConfig>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000722:	f000 fb69 	bl	8000df8 <Error_Handler>
  }
}
 8000726:	bf00      	nop
 8000728:	3758      	adds	r7, #88	@ 0x58
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
	...

08000730 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b08a      	sub	sp, #40	@ 0x28
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000736:	463b      	mov	r3, r7
 8000738:	2228      	movs	r2, #40	@ 0x28
 800073a:	2100      	movs	r1, #0
 800073c:	4618      	mov	r0, r3
 800073e:	f008 fe8e 	bl	800945e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000742:	4b13      	ldr	r3, [pc, #76]	@ (8000790 <MX_DAC1_Init+0x60>)
 8000744:	4a13      	ldr	r2, [pc, #76]	@ (8000794 <MX_DAC1_Init+0x64>)
 8000746:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000748:	4811      	ldr	r0, [pc, #68]	@ (8000790 <MX_DAC1_Init+0x60>)
 800074a:	f000 ff76 	bl	800163a <HAL_DAC_Init>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000754:	f000 fb50 	bl	8000df8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000758:	2300      	movs	r3, #0
 800075a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800075c:	230a      	movs	r3, #10
 800075e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000760:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000764:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000766:	2300      	movs	r3, #0
 8000768:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800076e:	2300      	movs	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000772:	463b      	mov	r3, r7
 8000774:	2200      	movs	r2, #0
 8000776:	4619      	mov	r1, r3
 8000778:	4805      	ldr	r0, [pc, #20]	@ (8000790 <MX_DAC1_Init+0x60>)
 800077a:	f001 f861 	bl	8001840 <HAL_DAC_ConfigChannel>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000784:	f000 fb38 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000788:	bf00      	nop
 800078a:	3728      	adds	r7, #40	@ 0x28
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20040040 	.word	0x20040040
 8000794:	40007400 	.word	0x40007400

08000798 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800079c:	4b22      	ldr	r3, [pc, #136]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 800079e:	4a23      	ldr	r2, [pc, #140]	@ (800082c <MX_LPUART1_UART_Init+0x94>)
 80007a0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 460800;
 80007a2:	4b21      	ldr	r3, [pc, #132]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007a4:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 80007a8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80007b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80007b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80007bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007be:	220c      	movs	r2, #12
 80007c0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007c2:	4b19      	ldr	r3, [pc, #100]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007c8:	4b17      	ldr	r3, [pc, #92]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007ce:	4b16      	ldr	r3, [pc, #88]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007d4:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80007da:	4b13      	ldr	r3, [pc, #76]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007dc:	2200      	movs	r2, #0
 80007de:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80007e0:	4811      	ldr	r0, [pc, #68]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007e2:	f004 fc8d 	bl	8005100 <HAL_UART_Init>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80007ec:	f000 fb04 	bl	8000df8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007f0:	2100      	movs	r1, #0
 80007f2:	480d      	ldr	r0, [pc, #52]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 80007f4:	f005 fde9 	bl	80063ca <HAL_UARTEx_SetTxFifoThreshold>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80007fe:	f000 fafb 	bl	8000df8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000802:	2100      	movs	r1, #0
 8000804:	4808      	ldr	r0, [pc, #32]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 8000806:	f005 fe1e 	bl	8006446 <HAL_UARTEx_SetRxFifoThreshold>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000810:	f000 faf2 	bl	8000df8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000814:	4804      	ldr	r0, [pc, #16]	@ (8000828 <MX_LPUART1_UART_Init+0x90>)
 8000816:	f005 fd9f 	bl	8006358 <HAL_UARTEx_DisableFifoMode>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000820:	f000 faea 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000824:	bf00      	nop
 8000826:	bd80      	pop	{r7, pc}
 8000828:	200400b4 	.word	0x200400b4
 800082c:	40008000 	.word	0x40008000

08000830 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000834:	4b1b      	ldr	r3, [pc, #108]	@ (80008a4 <MX_SPI2_Init+0x74>)
 8000836:	4a1c      	ldr	r2, [pc, #112]	@ (80008a8 <MX_SPI2_Init+0x78>)
 8000838:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800083a:	4b1a      	ldr	r3, [pc, #104]	@ (80008a4 <MX_SPI2_Init+0x74>)
 800083c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000840:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000842:	4b18      	ldr	r3, [pc, #96]	@ (80008a4 <MX_SPI2_Init+0x74>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000848:	4b16      	ldr	r3, [pc, #88]	@ (80008a4 <MX_SPI2_Init+0x74>)
 800084a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800084e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000850:	4b14      	ldr	r3, [pc, #80]	@ (80008a4 <MX_SPI2_Init+0x74>)
 8000852:	2200      	movs	r2, #0
 8000854:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000856:	4b13      	ldr	r3, [pc, #76]	@ (80008a4 <MX_SPI2_Init+0x74>)
 8000858:	2200      	movs	r2, #0
 800085a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800085c:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <MX_SPI2_Init+0x74>)
 800085e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000862:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000864:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <MX_SPI2_Init+0x74>)
 8000866:	2218      	movs	r2, #24
 8000868:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <MX_SPI2_Init+0x74>)
 800086c:	2200      	movs	r2, #0
 800086e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000870:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <MX_SPI2_Init+0x74>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000876:	4b0b      	ldr	r3, [pc, #44]	@ (80008a4 <MX_SPI2_Init+0x74>)
 8000878:	2200      	movs	r2, #0
 800087a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800087c:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <MX_SPI2_Init+0x74>)
 800087e:	2207      	movs	r2, #7
 8000880:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000882:	4b08      	ldr	r3, [pc, #32]	@ (80008a4 <MX_SPI2_Init+0x74>)
 8000884:	2200      	movs	r2, #0
 8000886:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <MX_SPI2_Init+0x74>)
 800088a:	2208      	movs	r2, #8
 800088c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800088e:	4805      	ldr	r0, [pc, #20]	@ (80008a4 <MX_SPI2_Init+0x74>)
 8000890:	f003 fb48 	bl	8003f24 <HAL_SPI_Init>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800089a:	f000 faad 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800089e:	bf00      	nop
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	200401a8 	.word	0x200401a8
 80008a8:	40003800 	.word	0x40003800

080008ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b088      	sub	sp, #32
 80008b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008b2:	f107 0310 	add.w	r3, r7, #16
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]
 80008bc:	609a      	str	r2, [r3, #8]
 80008be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008ca:	4b1e      	ldr	r3, [pc, #120]	@ (8000944 <MX_TIM2_Init+0x98>)
 80008cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000944 <MX_TIM2_Init+0x98>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000944 <MX_TIM2_Init+0x98>)
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2499;
 80008de:	4b19      	ldr	r3, [pc, #100]	@ (8000944 <MX_TIM2_Init+0x98>)
 80008e0:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80008e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008e6:	4b17      	ldr	r3, [pc, #92]	@ (8000944 <MX_TIM2_Init+0x98>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ec:	4b15      	ldr	r3, [pc, #84]	@ (8000944 <MX_TIM2_Init+0x98>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008f2:	4814      	ldr	r0, [pc, #80]	@ (8000944 <MX_TIM2_Init+0x98>)
 80008f4:	f004 f8b2 	bl	8004a5c <HAL_TIM_Base_Init>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80008fe:	f000 fa7b 	bl	8000df8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000902:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000906:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000908:	f107 0310 	add.w	r3, r7, #16
 800090c:	4619      	mov	r1, r3
 800090e:	480d      	ldr	r0, [pc, #52]	@ (8000944 <MX_TIM2_Init+0x98>)
 8000910:	f004 f964 	bl	8004bdc <HAL_TIM_ConfigClockSource>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800091a:	f000 fa6d 	bl	8000df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800091e:	2320      	movs	r3, #32
 8000920:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000922:	2300      	movs	r3, #0
 8000924:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	4619      	mov	r1, r3
 800092a:	4806      	ldr	r0, [pc, #24]	@ (8000944 <MX_TIM2_Init+0x98>)
 800092c:	f004 fb60 	bl	8004ff0 <HAL_TIMEx_MasterConfigSynchronization>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000936:	f000 fa5f 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	3720      	adds	r7, #32
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	2004020c 	.word	0x2004020c

08000948 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800094e:	4b16      	ldr	r3, [pc, #88]	@ (80009a8 <MX_DMA_Init+0x60>)
 8000950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000952:	4a15      	ldr	r2, [pc, #84]	@ (80009a8 <MX_DMA_Init+0x60>)
 8000954:	f043 0304 	orr.w	r3, r3, #4
 8000958:	6493      	str	r3, [r2, #72]	@ 0x48
 800095a:	4b13      	ldr	r3, [pc, #76]	@ (80009a8 <MX_DMA_Init+0x60>)
 800095c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800095e:	f003 0304 	and.w	r3, r3, #4
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000966:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <MX_DMA_Init+0x60>)
 8000968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800096a:	4a0f      	ldr	r2, [pc, #60]	@ (80009a8 <MX_DMA_Init+0x60>)
 800096c:	f043 0301 	orr.w	r3, r3, #1
 8000970:	6493      	str	r3, [r2, #72]	@ 0x48
 8000972:	4b0d      	ldr	r3, [pc, #52]	@ (80009a8 <MX_DMA_Init+0x60>)
 8000974:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800097e:	2200      	movs	r2, #0
 8000980:	2100      	movs	r1, #0
 8000982:	200b      	movs	r0, #11
 8000984:	f000 fe23 	bl	80015ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000988:	200b      	movs	r0, #11
 800098a:	f000 fe3c 	bl	8001606 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800098e:	2200      	movs	r2, #0
 8000990:	2100      	movs	r1, #0
 8000992:	200c      	movs	r0, #12
 8000994:	f000 fe1b 	bl	80015ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000998:	200c      	movs	r0, #12
 800099a:	f000 fe34 	bl	8001606 <HAL_NVIC_EnableIRQ>

}
 800099e:	bf00      	nop
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40021000 	.word	0x40021000

080009ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b08e      	sub	sp, #56	@ 0x38
 80009b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	605a      	str	r2, [r3, #4]
 80009bc:	609a      	str	r2, [r3, #8]
 80009be:	60da      	str	r2, [r3, #12]
 80009c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009c2:	4bb2      	ldr	r3, [pc, #712]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 80009c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c6:	4ab1      	ldr	r2, [pc, #708]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 80009c8:	f043 0310 	orr.w	r3, r3, #16
 80009cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ce:	4baf      	ldr	r3, [pc, #700]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 80009d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d2:	f003 0310 	and.w	r3, r3, #16
 80009d6:	623b      	str	r3, [r7, #32]
 80009d8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009da:	4bac      	ldr	r3, [pc, #688]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009de:	4aab      	ldr	r2, [pc, #684]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 80009e0:	f043 0304 	orr.w	r3, r3, #4
 80009e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009e6:	4ba9      	ldr	r3, [pc, #676]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 80009e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ea:	f003 0304 	and.w	r3, r3, #4
 80009ee:	61fb      	str	r3, [r7, #28]
 80009f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009f2:	4ba6      	ldr	r3, [pc, #664]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 80009f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f6:	4aa5      	ldr	r2, [pc, #660]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 80009f8:	f043 0320 	orr.w	r3, r3, #32
 80009fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009fe:	4ba3      	ldr	r3, [pc, #652]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a02:	f003 0320 	and.w	r3, r3, #32
 8000a06:	61bb      	str	r3, [r7, #24]
 8000a08:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a0a:	4ba0      	ldr	r3, [pc, #640]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0e:	4a9f      	ldr	r2, [pc, #636]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a16:	4b9d      	ldr	r3, [pc, #628]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a1e:	617b      	str	r3, [r7, #20]
 8000a20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a22:	4b9a      	ldr	r3, [pc, #616]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a26:	4a99      	ldr	r2, [pc, #612]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a2e:	4b97      	ldr	r3, [pc, #604]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a3a:	4b94      	ldr	r3, [pc, #592]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3e:	4a93      	ldr	r2, [pc, #588]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a40:	f043 0302 	orr.w	r3, r3, #2
 8000a44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a46:	4b91      	ldr	r3, [pc, #580]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	f003 0302 	and.w	r3, r3, #2
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a52:	4b8e      	ldr	r3, [pc, #568]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4a8d      	ldr	r2, [pc, #564]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a58:	f043 0308 	orr.w	r3, r3, #8
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5e:	4b8b      	ldr	r3, [pc, #556]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	f003 0308 	and.w	r3, r3, #8
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a6a:	4b88      	ldr	r3, [pc, #544]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	4a87      	ldr	r2, [pc, #540]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a76:	4b85      	ldr	r3, [pc, #532]	@ (8000c8c <MX_GPIO_Init+0x2e0>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a7e:	607b      	str	r3, [r7, #4]
 8000a80:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000a82:	f001 fe4f 	bl	8002724 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000a86:	2200      	movs	r2, #0
 8000a88:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a8c:	4880      	ldr	r0, [pc, #512]	@ (8000c90 <MX_GPIO_Init+0x2e4>)
 8000a8e:	f001 fd6d 	bl	800256c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a92:	230c      	movs	r3, #12
 8000a94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a96:	2302      	movs	r3, #2
 8000a98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000aa2:	230d      	movs	r3, #13
 8000aa4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000aa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4879      	ldr	r0, [pc, #484]	@ (8000c94 <MX_GPIO_Init+0x2e8>)
 8000aae:	f001 fbcb 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000ab2:	2307      	movs	r3, #7
 8000ab4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ab6:	2312      	movs	r3, #18
 8000ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000abe:	2303      	movs	r3, #3
 8000ac0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ac2:	2304      	movs	r3, #4
 8000ac4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ac6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aca:	4619      	mov	r1, r3
 8000acc:	4872      	ldr	r0, [pc, #456]	@ (8000c98 <MX_GPIO_Init+0x2ec>)
 8000ace:	f001 fbbb 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ad2:	2380      	movs	r3, #128	@ 0x80
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000ae2:	230d      	movs	r3, #13
 8000ae4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ae6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aea:	4619      	mov	r1, r3
 8000aec:	486a      	ldr	r0, [pc, #424]	@ (8000c98 <MX_GPIO_Init+0x2ec>)
 8000aee:	f001 fbab 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8000af2:	233b      	movs	r3, #59	@ 0x3b
 8000af4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000af6:	230b      	movs	r3, #11
 8000af8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b02:	4619      	mov	r1, r3
 8000b04:	4865      	ldr	r0, [pc, #404]	@ (8000c9c <MX_GPIO_Init+0x2f0>)
 8000b06:	f001 fb9f 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000b0a:	230a      	movs	r3, #10
 8000b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b0e:	230b      	movs	r3, #11
 8000b10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b12:	2300      	movs	r3, #0
 8000b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b20:	f001 fb92 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b24:	23e0      	movs	r3, #224	@ 0xe0
 8000b26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b30:	2303      	movs	r3, #3
 8000b32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b34:	2305      	movs	r3, #5
 8000b36:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b42:	f001 fb81 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b46:	2301      	movs	r3, #1
 8000b48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2300      	movs	r3, #0
 8000b54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000b56:	2302      	movs	r3, #2
 8000b58:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b5e:	4619      	mov	r1, r3
 8000b60:	484b      	ldr	r0, [pc, #300]	@ (8000c90 <MX_GPIO_Init+0x2e4>)
 8000b62:	f001 fb71 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000b66:	2302      	movs	r3, #2
 8000b68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b6a:	230b      	movs	r3, #11
 8000b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b76:	4619      	mov	r1, r3
 8000b78:	4845      	ldr	r0, [pc, #276]	@ (8000c90 <MX_GPIO_Init+0x2e4>)
 8000b7a:	f001 fb65 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000b7e:	2344      	movs	r3, #68	@ 0x44
 8000b80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b82:	2303      	movs	r3, #3
 8000b84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b8e:	4619      	mov	r1, r3
 8000b90:	483f      	ldr	r0, [pc, #252]	@ (8000c90 <MX_GPIO_Init+0x2e4>)
 8000b92:	f001 fb59 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000b96:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000b9a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4838      	ldr	r0, [pc, #224]	@ (8000c94 <MX_GPIO_Init+0x2e8>)
 8000bb4:	f001 fb48 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000bb8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	482f      	ldr	r0, [pc, #188]	@ (8000c94 <MX_GPIO_Init+0x2e8>)
 8000bd6:	f001 fb37 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000bda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be0:	2301      	movs	r3, #1
 8000be2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000bec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4827      	ldr	r0, [pc, #156]	@ (8000c90 <MX_GPIO_Init+0x2e4>)
 8000bf4:	f001 fb28 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000bf8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000bfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2300      	movs	r3, #0
 8000c08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000c0a:	230e      	movs	r3, #14
 8000c0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c12:	4619      	mov	r1, r3
 8000c14:	481e      	ldr	r0, [pc, #120]	@ (8000c90 <MX_GPIO_Init+0x2e4>)
 8000c16:	f001 fb17 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c20:	2302      	movs	r3, #2
 8000c22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c2c:	2307      	movs	r3, #7
 8000c2e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c34:	4619      	mov	r1, r3
 8000c36:	481a      	ldr	r0, [pc, #104]	@ (8000ca0 <MX_GPIO_Init+0x2f4>)
 8000c38:	f001 fb06 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c3c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c56:	4619      	mov	r1, r3
 8000c58:	4811      	ldr	r0, [pc, #68]	@ (8000ca0 <MX_GPIO_Init+0x2f4>)
 8000c5a:	f001 faf5 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000c5e:	2340      	movs	r3, #64	@ 0x40
 8000c60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c62:	2302      	movs	r3, #2
 8000c64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c66:	2300      	movs	r3, #0
 8000c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000c6e:	230d      	movs	r3, #13
 8000c70:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c76:	4619      	mov	r1, r3
 8000c78:	4808      	ldr	r0, [pc, #32]	@ (8000c9c <MX_GPIO_Init+0x2f0>)
 8000c7a:	f001 fae5 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c7e:	2380      	movs	r3, #128	@ 0x80
 8000c80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c82:	2302      	movs	r3, #2
 8000c84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	e00c      	b.n	8000ca4 <MX_GPIO_Init+0x2f8>
 8000c8a:	bf00      	nop
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	48000400 	.word	0x48000400
 8000c94:	48001000 	.word	0x48001000
 8000c98:	48001400 	.word	0x48001400
 8000c9c:	48000800 	.word	0x48000800
 8000ca0:	48000c00 	.word	0x48000c00
 8000ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000caa:	2302      	movs	r3, #2
 8000cac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	484c      	ldr	r0, [pc, #304]	@ (8000de8 <MX_GPIO_Init+0x43c>)
 8000cb6:	f001 fac7 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000cba:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000cbe:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc8:	2303      	movs	r3, #3
 8000cca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000ccc:	230c      	movs	r3, #12
 8000cce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4844      	ldr	r0, [pc, #272]	@ (8000de8 <MX_GPIO_Init+0x43c>)
 8000cd8:	f001 fab6 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000cdc:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000ce0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cea:	2303      	movs	r3, #3
 8000cec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000cee:	230a      	movs	r3, #10
 8000cf0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cfc:	f001 faa4 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d06:	2300      	movs	r3, #0
 8000d08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d12:	4619      	mov	r1, r3
 8000d14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d18:	f001 fa96 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d20:	2302      	movs	r3, #2
 8000d22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d2c:	2309      	movs	r3, #9
 8000d2e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d34:	4619      	mov	r1, r3
 8000d36:	482d      	ldr	r0, [pc, #180]	@ (8000dec <MX_GPIO_Init+0x440>)
 8000d38:	f001 fa86 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d3c:	2304      	movs	r3, #4
 8000d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d40:	2302      	movs	r3, #2
 8000d42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000d4c:	230c      	movs	r3, #12
 8000d4e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d54:	4619      	mov	r1, r3
 8000d56:	4825      	ldr	r0, [pc, #148]	@ (8000dec <MX_GPIO_Init+0x440>)
 8000d58:	f001 fa76 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000d5c:	2378      	movs	r3, #120	@ 0x78
 8000d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d60:	2302      	movs	r3, #2
 8000d62:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d6c:	2307      	movs	r3, #7
 8000d6e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d74:	4619      	mov	r1, r3
 8000d76:	481d      	ldr	r0, [pc, #116]	@ (8000dec <MX_GPIO_Init+0x440>)
 8000d78:	f001 fa66 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000d7c:	2338      	movs	r3, #56	@ 0x38
 8000d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d80:	2302      	movs	r3, #2
 8000d82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d88:	2303      	movs	r3, #3
 8000d8a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d8c:	2306      	movs	r3, #6
 8000d8e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d94:	4619      	mov	r1, r3
 8000d96:	4816      	ldr	r0, [pc, #88]	@ (8000df0 <MX_GPIO_Init+0x444>)
 8000d98:	f001 fa56 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d9c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000da0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000da2:	2312      	movs	r3, #18
 8000da4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da6:	2300      	movs	r3, #0
 8000da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000daa:	2303      	movs	r3, #3
 8000dac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000dae:	2304      	movs	r3, #4
 8000db0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db6:	4619      	mov	r1, r3
 8000db8:	480d      	ldr	r0, [pc, #52]	@ (8000df0 <MX_GPIO_Init+0x444>)
 8000dba:	f001 fa45 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4806      	ldr	r0, [pc, #24]	@ (8000df4 <MX_GPIO_Init+0x448>)
 8000dda:	f001 fa35 	bl	8002248 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dde:	bf00      	nop
 8000de0:	3738      	adds	r7, #56	@ 0x38
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	48000800 	.word	0x48000800
 8000dec:	48000c00 	.word	0x48000c00
 8000df0:	48000400 	.word	0x48000400
 8000df4:	48001000 	.word	0x48001000

08000df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dfc:	b672      	cpsid	i
}
 8000dfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <Error_Handler+0x8>

08000e04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <HAL_MspInit+0x44>)
 8000e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e0e:	4a0e      	ldr	r2, [pc, #56]	@ (8000e48 <HAL_MspInit+0x44>)
 8000e10:	f043 0301 	orr.w	r3, r3, #1
 8000e14:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e16:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <HAL_MspInit+0x44>)
 8000e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	607b      	str	r3, [r7, #4]
 8000e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e22:	4b09      	ldr	r3, [pc, #36]	@ (8000e48 <HAL_MspInit+0x44>)
 8000e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e26:	4a08      	ldr	r2, [pc, #32]	@ (8000e48 <HAL_MspInit+0x44>)
 8000e28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e2e:	4b06      	ldr	r3, [pc, #24]	@ (8000e48 <HAL_MspInit+0x44>)
 8000e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e36:	603b      	str	r3, [r7, #0]
 8000e38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	40021000 	.word	0x40021000

08000e4c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08a      	sub	sp, #40	@ 0x28
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e54:	f107 0314 	add.w	r3, r7, #20
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	605a      	str	r2, [r3, #4]
 8000e5e:	609a      	str	r2, [r3, #8]
 8000e60:	60da      	str	r2, [r3, #12]
 8000e62:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a2a      	ldr	r2, [pc, #168]	@ (8000f14 <HAL_DAC_MspInit+0xc8>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d14e      	bne.n	8000f0c <HAL_DAC_MspInit+0xc0>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000e6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000f18 <HAL_DAC_MspInit+0xcc>)
 8000e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e72:	4a29      	ldr	r2, [pc, #164]	@ (8000f18 <HAL_DAC_MspInit+0xcc>)
 8000e74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000e78:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e7a:	4b27      	ldr	r3, [pc, #156]	@ (8000f18 <HAL_DAC_MspInit+0xcc>)
 8000e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000e82:	613b      	str	r3, [r7, #16]
 8000e84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e86:	4b24      	ldr	r3, [pc, #144]	@ (8000f18 <HAL_DAC_MspInit+0xcc>)
 8000e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8a:	4a23      	ldr	r2, [pc, #140]	@ (8000f18 <HAL_DAC_MspInit+0xcc>)
 8000e8c:	f043 0301 	orr.w	r3, r3, #1
 8000e90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e92:	4b21      	ldr	r3, [pc, #132]	@ (8000f18 <HAL_DAC_MspInit+0xcc>)
 8000e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e9e:	2310      	movs	r3, #16
 8000ea0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eaa:	f107 0314 	add.w	r3, r7, #20
 8000eae:	4619      	mov	r1, r3
 8000eb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eb4:	f001 f9c8 	bl	8002248 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8000eb8:	4b18      	ldr	r3, [pc, #96]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000eba:	4a19      	ldr	r2, [pc, #100]	@ (8000f20 <HAL_DAC_MspInit+0xd4>)
 8000ebc:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8000ebe:	4b17      	ldr	r3, [pc, #92]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000ec0:	2206      	movs	r2, #6
 8000ec2:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ec4:	4b15      	ldr	r3, [pc, #84]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000ec6:	2210      	movs	r2, #16
 8000ec8:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eca:	4b14      	ldr	r3, [pc, #80]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000ed0:	4b12      	ldr	r3, [pc, #72]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000ed2:	2280      	movs	r2, #128	@ 0x80
 8000ed4:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ed6:	4b11      	ldr	r3, [pc, #68]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000ed8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000edc:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ede:	4b0f      	ldr	r3, [pc, #60]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000ee6:	2220      	movs	r2, #32
 8000ee8:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000eea:	4b0c      	ldr	r3, [pc, #48]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000ef0:	480a      	ldr	r0, [pc, #40]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000ef2:	f000 fe7b 	bl	8001bec <HAL_DMA_Init>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <HAL_DAC_MspInit+0xb4>
    {
      Error_Handler();
 8000efc:	f7ff ff7c 	bl	8000df8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4a06      	ldr	r2, [pc, #24]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	4a05      	ldr	r2, [pc, #20]	@ (8000f1c <HAL_DAC_MspInit+0xd0>)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000f0c:	bf00      	nop
 8000f0e:	3728      	adds	r7, #40	@ 0x28
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40007400 	.word	0x40007400
 8000f18:	40021000 	.word	0x40021000
 8000f1c:	20040054 	.word	0x20040054
 8000f20:	4002001c 	.word	0x4002001c

08000f24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b0ae      	sub	sp, #184	@ 0xb8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	2294      	movs	r2, #148	@ 0x94
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f008 fa8a 	bl	800945e <memset>
  if(huart->Instance==LPUART1)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a3b      	ldr	r2, [pc, #236]	@ (800103c <HAL_UART_MspInit+0x118>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d16f      	bne.n	8001034 <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000f54:	2320      	movs	r3, #32
 8000f56:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f5c:	f107 0310 	add.w	r3, r7, #16
 8000f60:	4618      	mov	r0, r3
 8000f62:	f002 fac7 	bl	80034f4 <HAL_RCCEx_PeriphCLKConfig>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f6c:	f7ff ff44 	bl	8000df8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000f70:	4b33      	ldr	r3, [pc, #204]	@ (8001040 <HAL_UART_MspInit+0x11c>)
 8000f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f74:	4a32      	ldr	r2, [pc, #200]	@ (8001040 <HAL_UART_MspInit+0x11c>)
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000f7c:	4b30      	ldr	r3, [pc, #192]	@ (8001040 <HAL_UART_MspInit+0x11c>)
 8000f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f80:	f003 0301 	and.w	r3, r3, #1
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f88:	4b2d      	ldr	r3, [pc, #180]	@ (8001040 <HAL_UART_MspInit+0x11c>)
 8000f8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8c:	4a2c      	ldr	r2, [pc, #176]	@ (8001040 <HAL_UART_MspInit+0x11c>)
 8000f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f94:	4b2a      	ldr	r3, [pc, #168]	@ (8001040 <HAL_UART_MspInit+0x11c>)
 8000f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f9c:	60bb      	str	r3, [r7, #8]
 8000f9e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000fa0:	f001 fbc0 	bl	8002724 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000fa4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000fa8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fac:	2302      	movs	r3, #2
 8000fae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000fbe:	2308      	movs	r3, #8
 8000fc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fc4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fc8:	4619      	mov	r1, r3
 8000fca:	481e      	ldr	r0, [pc, #120]	@ (8001044 <HAL_UART_MspInit+0x120>)
 8000fcc:	f001 f93c 	bl	8002248 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8000fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8000fd2:	4a1e      	ldr	r2, [pc, #120]	@ (800104c <HAL_UART_MspInit+0x128>)
 8000fd4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8000fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8000fd8:	2222      	movs	r2, #34	@ 0x22
 8000fda:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fe2:	4b19      	ldr	r3, [pc, #100]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000fe8:	4b17      	ldr	r3, [pc, #92]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8000fea:	2280      	movs	r2, #128	@ 0x80
 8000fec:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fee:	4b16      	ldr	r3, [pc, #88]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ff4:	4b14      	ldr	r3, [pc, #80]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8000ffa:	4b13      	ldr	r3, [pc, #76]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001000:	4b11      	ldr	r3, [pc, #68]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8001002:	2200      	movs	r2, #0
 8001004:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8001006:	4810      	ldr	r0, [pc, #64]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8001008:	f000 fdf0 	bl	8001bec <HAL_DMA_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8001012:	f7ff fef1 	bl	8000df8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4a0b      	ldr	r2, [pc, #44]	@ (8001048 <HAL_UART_MspInit+0x124>)
 800101a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800101e:	4a0a      	ldr	r2, [pc, #40]	@ (8001048 <HAL_UART_MspInit+0x124>)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001024:	2200      	movs	r2, #0
 8001026:	2100      	movs	r1, #0
 8001028:	2046      	movs	r0, #70	@ 0x46
 800102a:	f000 fad0 	bl	80015ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800102e:	2046      	movs	r0, #70	@ 0x46
 8001030:	f000 fae9 	bl	8001606 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001034:	bf00      	nop
 8001036:	37b8      	adds	r7, #184	@ 0xb8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40008000 	.word	0x40008000
 8001040:	40021000 	.word	0x40021000
 8001044:	48001800 	.word	0x48001800
 8001048:	20040148 	.word	0x20040148
 800104c:	40020008 	.word	0x40020008

08001050 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	@ 0x28
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001058:	f107 0314 	add.w	r3, r7, #20
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a25      	ldr	r2, [pc, #148]	@ (8001104 <HAL_SPI_MspInit+0xb4>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d144      	bne.n	80010fc <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001072:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <HAL_SPI_MspInit+0xb8>)
 8001074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001076:	4a24      	ldr	r2, [pc, #144]	@ (8001108 <HAL_SPI_MspInit+0xb8>)
 8001078:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800107c:	6593      	str	r3, [r2, #88]	@ 0x58
 800107e:	4b22      	ldr	r3, [pc, #136]	@ (8001108 <HAL_SPI_MspInit+0xb8>)
 8001080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001082:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800108a:	4b1f      	ldr	r3, [pc, #124]	@ (8001108 <HAL_SPI_MspInit+0xb8>)
 800108c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108e:	4a1e      	ldr	r2, [pc, #120]	@ (8001108 <HAL_SPI_MspInit+0xb8>)
 8001090:	f043 0304 	orr.w	r3, r3, #4
 8001094:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001096:	4b1c      	ldr	r3, [pc, #112]	@ (8001108 <HAL_SPI_MspInit+0xb8>)
 8001098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800109a:	f003 0304 	and.w	r3, r3, #4
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a2:	4b19      	ldr	r3, [pc, #100]	@ (8001108 <HAL_SPI_MspInit+0xb8>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a6:	4a18      	ldr	r2, [pc, #96]	@ (8001108 <HAL_SPI_MspInit+0xb8>)
 80010a8:	f043 0302 	orr.w	r3, r3, #2
 80010ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ae:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <HAL_SPI_MspInit+0xb8>)
 80010b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b2:	f003 0302 	and.w	r3, r3, #2
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010ba:	2304      	movs	r3, #4
 80010bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010be:	2302      	movs	r3, #2
 80010c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c6:	2303      	movs	r3, #3
 80010c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010ca:	2305      	movs	r3, #5
 80010cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	4619      	mov	r1, r3
 80010d4:	480d      	ldr	r0, [pc, #52]	@ (800110c <HAL_SPI_MspInit+0xbc>)
 80010d6:	f001 f8b7 	bl	8002248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80010da:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80010de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e0:	2302      	movs	r3, #2
 80010e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e8:	2303      	movs	r3, #3
 80010ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010ec:	2305      	movs	r3, #5
 80010ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4619      	mov	r1, r3
 80010f6:	4806      	ldr	r0, [pc, #24]	@ (8001110 <HAL_SPI_MspInit+0xc0>)
 80010f8:	f001 f8a6 	bl	8002248 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80010fc:	bf00      	nop
 80010fe:	3728      	adds	r7, #40	@ 0x28
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40003800 	.word	0x40003800
 8001108:	40021000 	.word	0x40021000
 800110c:	48000800 	.word	0x48000800
 8001110:	48000400 	.word	0x48000400

08001114 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b08a      	sub	sp, #40	@ 0x28
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001134:	d145      	bne.n	80011c2 <HAL_TIM_Base_MspInit+0xae>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001136:	4b25      	ldr	r3, [pc, #148]	@ (80011cc <HAL_TIM_Base_MspInit+0xb8>)
 8001138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800113a:	4a24      	ldr	r2, [pc, #144]	@ (80011cc <HAL_TIM_Base_MspInit+0xb8>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6593      	str	r3, [r2, #88]	@ 0x58
 8001142:	4b22      	ldr	r3, [pc, #136]	@ (80011cc <HAL_TIM_Base_MspInit+0xb8>)
 8001144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	613b      	str	r3, [r7, #16]
 800114c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114e:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <HAL_TIM_Base_MspInit+0xb8>)
 8001150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001152:	4a1e      	ldr	r2, [pc, #120]	@ (80011cc <HAL_TIM_Base_MspInit+0xb8>)
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800115a:	4b1c      	ldr	r3, [pc, #112]	@ (80011cc <HAL_TIM_Base_MspInit+0xb8>)
 800115c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001166:	4b19      	ldr	r3, [pc, #100]	@ (80011cc <HAL_TIM_Base_MspInit+0xb8>)
 8001168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116a:	4a18      	ldr	r2, [pc, #96]	@ (80011cc <HAL_TIM_Base_MspInit+0xb8>)
 800116c:	f043 0302 	orr.w	r3, r3, #2
 8001170:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001172:	4b16      	ldr	r3, [pc, #88]	@ (80011cc <HAL_TIM_Base_MspInit+0xb8>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	60bb      	str	r3, [r7, #8]
 800117c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800117e:	2301      	movs	r3, #1
 8001180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001182:	2302      	movs	r3, #2
 8001184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	2300      	movs	r3, #0
 8001188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118a:	2300      	movs	r3, #0
 800118c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800118e:	2301      	movs	r3, #1
 8001190:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	4619      	mov	r1, r3
 8001198:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800119c:	f001 f854 	bl	8002248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a6:	2302      	movs	r3, #2
 80011a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80011b2:	2301      	movs	r3, #1
 80011b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4619      	mov	r1, r3
 80011bc:	4804      	ldr	r0, [pc, #16]	@ (80011d0 <HAL_TIM_Base_MspInit+0xbc>)
 80011be:	f001 f843 	bl	8002248 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80011c2:	bf00      	nop
 80011c4:	3728      	adds	r7, #40	@ 0x28
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40021000 	.word	0x40021000
 80011d0:	48000400 	.word	0x48000400

080011d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <NMI_Handler+0x4>

080011dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <HardFault_Handler+0x4>

080011e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e8:	bf00      	nop
 80011ea:	e7fd      	b.n	80011e8 <MemManage_Handler+0x4>

080011ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <BusFault_Handler+0x4>

080011f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f8:	bf00      	nop
 80011fa:	e7fd      	b.n	80011f8 <UsageFault_Handler+0x4>

080011fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800120a:	b480      	push	{r7}
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800122a:	f000 f8b1 	bl	8001390 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8001238:	4802      	ldr	r0, [pc, #8]	@ (8001244 <DMA1_Channel1_IRQHandler+0x10>)
 800123a:	f000 feb5 	bl	8001fa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20040148 	.word	0x20040148

08001248 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800124c:	4802      	ldr	r0, [pc, #8]	@ (8001258 <DMA1_Channel2_IRQHandler+0x10>)
 800124e:	f000 feab 	bl	8001fa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20040054 	.word	0x20040054

0800125c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001260:	4802      	ldr	r0, [pc, #8]	@ (800126c <LPUART1_IRQHandler+0x10>)
 8001262:	f003 ff9d 	bl	80051a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	200400b4 	.word	0x200400b4

08001270 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001274:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <SystemInit+0x20>)
 8001276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800127a:	4a05      	ldr	r2, [pc, #20]	@ (8001290 <SystemInit+0x20>)
 800127c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001280:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001294:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012cc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001298:	f7ff ffea 	bl	8001270 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800129c:	480c      	ldr	r0, [pc, #48]	@ (80012d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800129e:	490d      	ldr	r1, [pc, #52]	@ (80012d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012a0:	4a0d      	ldr	r2, [pc, #52]	@ (80012d8 <LoopForever+0xe>)
  movs r3, #0
 80012a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a4:	e002      	b.n	80012ac <LoopCopyDataInit>

080012a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012aa:	3304      	adds	r3, #4

080012ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b0:	d3f9      	bcc.n	80012a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012b2:	4a0a      	ldr	r2, [pc, #40]	@ (80012dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80012b4:	4c0a      	ldr	r4, [pc, #40]	@ (80012e0 <LoopForever+0x16>)
  movs r3, #0
 80012b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b8:	e001      	b.n	80012be <LoopFillZerobss>

080012ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012bc:	3204      	adds	r2, #4

080012be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c0:	d3fb      	bcc.n	80012ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012c2:	f008 f8d5 	bl	8009470 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012c6:	f7ff f93f 	bl	8000548 <main>

080012ca <LoopForever>:

LoopForever:
    b LoopForever
 80012ca:	e7fe      	b.n	80012ca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012cc:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80012d0:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80012d4:	20040024 	.word	0x20040024
  ldr r2, =_sidata
 80012d8:	08009624 	.word	0x08009624
  ldr r2, =_sbss
 80012dc:	20040024 	.word	0x20040024
  ldr r4, =_ebss
 80012e0:	2004fca4 	.word	0x2004fca4

080012e4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012e4:	e7fe      	b.n	80012e4 <ADC1_IRQHandler>

080012e6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012ec:	2300      	movs	r3, #0
 80012ee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012f0:	2003      	movs	r0, #3
 80012f2:	f000 f961 	bl	80015b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012f6:	2000      	movs	r0, #0
 80012f8:	f000 f80e 	bl	8001318 <HAL_InitTick>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d002      	beq.n	8001308 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001302:	2301      	movs	r3, #1
 8001304:	71fb      	strb	r3, [r7, #7]
 8001306:	e001      	b.n	800130c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001308:	f7ff fd7c 	bl	8000e04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800130c:	79fb      	ldrb	r3, [r7, #7]
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001320:	2300      	movs	r3, #0
 8001322:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001324:	4b17      	ldr	r3, [pc, #92]	@ (8001384 <HAL_InitTick+0x6c>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d023      	beq.n	8001374 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800132c:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <HAL_InitTick+0x70>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	4b14      	ldr	r3, [pc, #80]	@ (8001384 <HAL_InitTick+0x6c>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	4619      	mov	r1, r3
 8001336:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800133a:	fbb3 f3f1 	udiv	r3, r3, r1
 800133e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001342:	4618      	mov	r0, r3
 8001344:	f000 f96d 	bl	8001622 <HAL_SYSTICK_Config>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d10f      	bne.n	800136e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b0f      	cmp	r3, #15
 8001352:	d809      	bhi.n	8001368 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001354:	2200      	movs	r2, #0
 8001356:	6879      	ldr	r1, [r7, #4]
 8001358:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800135c:	f000 f937 	bl	80015ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001360:	4a0a      	ldr	r2, [pc, #40]	@ (800138c <HAL_InitTick+0x74>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6013      	str	r3, [r2, #0]
 8001366:	e007      	b.n	8001378 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	73fb      	strb	r3, [r7, #15]
 800136c:	e004      	b.n	8001378 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	73fb      	strb	r3, [r7, #15]
 8001372:	e001      	b.n	8001378 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001378:	7bfb      	ldrb	r3, [r7, #15]
}
 800137a:	4618      	mov	r0, r3
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20040008 	.word	0x20040008
 8001388:	20040000 	.word	0x20040000
 800138c:	20040004 	.word	0x20040004

08001390 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <HAL_IncTick+0x20>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	461a      	mov	r2, r3
 800139a:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <HAL_IncTick+0x24>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4413      	add	r3, r2
 80013a0:	4a04      	ldr	r2, [pc, #16]	@ (80013b4 <HAL_IncTick+0x24>)
 80013a2:	6013      	str	r3, [r2, #0]
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	20040008 	.word	0x20040008
 80013b4:	2004fc58 	.word	0x2004fc58

080013b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  return uwTick;
 80013bc:	4b03      	ldr	r3, [pc, #12]	@ (80013cc <HAL_GetTick+0x14>)
 80013be:	681b      	ldr	r3, [r3, #0]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	2004fc58 	.word	0x2004fc58

080013d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013d8:	f7ff ffee 	bl	80013b8 <HAL_GetTick>
 80013dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013e8:	d005      	beq.n	80013f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80013ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001414 <HAL_Delay+0x44>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	461a      	mov	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	4413      	add	r3, r2
 80013f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013f6:	bf00      	nop
 80013f8:	f7ff ffde 	bl	80013b8 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	68fa      	ldr	r2, [r7, #12]
 8001404:	429a      	cmp	r2, r3
 8001406:	d8f7      	bhi.n	80013f8 <HAL_Delay+0x28>
  {
  }
}
 8001408:	bf00      	nop
 800140a:	bf00      	nop
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20040008 	.word	0x20040008

08001418 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f003 0307 	and.w	r3, r3, #7
 8001426:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001428:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <__NVIC_SetPriorityGrouping+0x44>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800142e:	68ba      	ldr	r2, [r7, #8]
 8001430:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001434:	4013      	ands	r3, r2
 8001436:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001440:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001444:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001448:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800144a:	4a04      	ldr	r2, [pc, #16]	@ (800145c <__NVIC_SetPriorityGrouping+0x44>)
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	60d3      	str	r3, [r2, #12]
}
 8001450:	bf00      	nop
 8001452:	3714      	adds	r7, #20
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	e000ed00 	.word	0xe000ed00

08001460 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001464:	4b04      	ldr	r3, [pc, #16]	@ (8001478 <__NVIC_GetPriorityGrouping+0x18>)
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	0a1b      	lsrs	r3, r3, #8
 800146a:	f003 0307 	and.w	r3, r3, #7
}
 800146e:	4618      	mov	r0, r3
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	e000ed00 	.word	0xe000ed00

0800147c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	2b00      	cmp	r3, #0
 800148c:	db0b      	blt.n	80014a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	f003 021f 	and.w	r2, r3, #31
 8001494:	4907      	ldr	r1, [pc, #28]	@ (80014b4 <__NVIC_EnableIRQ+0x38>)
 8001496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149a:	095b      	lsrs	r3, r3, #5
 800149c:	2001      	movs	r0, #1
 800149e:	fa00 f202 	lsl.w	r2, r0, r2
 80014a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014a6:	bf00      	nop
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	e000e100 	.word	0xe000e100

080014b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	6039      	str	r1, [r7, #0]
 80014c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	db0a      	blt.n	80014e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	b2da      	uxtb	r2, r3
 80014d0:	490c      	ldr	r1, [pc, #48]	@ (8001504 <__NVIC_SetPriority+0x4c>)
 80014d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d6:	0112      	lsls	r2, r2, #4
 80014d8:	b2d2      	uxtb	r2, r2
 80014da:	440b      	add	r3, r1
 80014dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014e0:	e00a      	b.n	80014f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	b2da      	uxtb	r2, r3
 80014e6:	4908      	ldr	r1, [pc, #32]	@ (8001508 <__NVIC_SetPriority+0x50>)
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	f003 030f 	and.w	r3, r3, #15
 80014ee:	3b04      	subs	r3, #4
 80014f0:	0112      	lsls	r2, r2, #4
 80014f2:	b2d2      	uxtb	r2, r2
 80014f4:	440b      	add	r3, r1
 80014f6:	761a      	strb	r2, [r3, #24]
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	e000e100 	.word	0xe000e100
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800150c:	b480      	push	{r7}
 800150e:	b089      	sub	sp, #36	@ 0x24
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	f1c3 0307 	rsb	r3, r3, #7
 8001526:	2b04      	cmp	r3, #4
 8001528:	bf28      	it	cs
 800152a:	2304      	movcs	r3, #4
 800152c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	3304      	adds	r3, #4
 8001532:	2b06      	cmp	r3, #6
 8001534:	d902      	bls.n	800153c <NVIC_EncodePriority+0x30>
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	3b03      	subs	r3, #3
 800153a:	e000      	b.n	800153e <NVIC_EncodePriority+0x32>
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001540:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	fa02 f303 	lsl.w	r3, r2, r3
 800154a:	43da      	mvns	r2, r3
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	401a      	ands	r2, r3
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001554:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	fa01 f303 	lsl.w	r3, r1, r3
 800155e:	43d9      	mvns	r1, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001564:	4313      	orrs	r3, r2
         );
}
 8001566:	4618      	mov	r0, r3
 8001568:	3724      	adds	r7, #36	@ 0x24
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
	...

08001574 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3b01      	subs	r3, #1
 8001580:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001584:	d301      	bcc.n	800158a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001586:	2301      	movs	r3, #1
 8001588:	e00f      	b.n	80015aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800158a:	4a0a      	ldr	r2, [pc, #40]	@ (80015b4 <SysTick_Config+0x40>)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	3b01      	subs	r3, #1
 8001590:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001592:	210f      	movs	r1, #15
 8001594:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001598:	f7ff ff8e 	bl	80014b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800159c:	4b05      	ldr	r3, [pc, #20]	@ (80015b4 <SysTick_Config+0x40>)
 800159e:	2200      	movs	r2, #0
 80015a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015a2:	4b04      	ldr	r3, [pc, #16]	@ (80015b4 <SysTick_Config+0x40>)
 80015a4:	2207      	movs	r2, #7
 80015a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	e000e010 	.word	0xe000e010

080015b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7ff ff29 	bl	8001418 <__NVIC_SetPriorityGrouping>
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b086      	sub	sp, #24
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	4603      	mov	r3, r0
 80015d6:	60b9      	str	r1, [r7, #8]
 80015d8:	607a      	str	r2, [r7, #4]
 80015da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015e0:	f7ff ff3e 	bl	8001460 <__NVIC_GetPriorityGrouping>
 80015e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	68b9      	ldr	r1, [r7, #8]
 80015ea:	6978      	ldr	r0, [r7, #20]
 80015ec:	f7ff ff8e 	bl	800150c <NVIC_EncodePriority>
 80015f0:	4602      	mov	r2, r0
 80015f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f6:	4611      	mov	r1, r2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff ff5d 	bl	80014b8 <__NVIC_SetPriority>
}
 80015fe:	bf00      	nop
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
 800160c:	4603      	mov	r3, r0
 800160e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff ff31 	bl	800147c <__NVIC_EnableIRQ>
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b082      	sub	sp, #8
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff ffa2 	bl	8001574 <SysTick_Config>
 8001630:	4603      	mov	r3, r0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}

0800163a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b082      	sub	sp, #8
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d101      	bne.n	800164c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e014      	b.n	8001676 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	791b      	ldrb	r3, [r3, #4]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d105      	bne.n	8001662 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f7ff fbf5 	bl	8000e4c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2202      	movs	r2, #2
 8001666:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2201      	movs	r2, #1
 8001672:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
	...

08001680 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
 800168c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	795b      	ldrb	r3, [r3, #5]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d101      	bne.n	800169e <HAL_DAC_Start_DMA+0x1e>
 800169a:	2302      	movs	r3, #2
 800169c:	e0ab      	b.n	80017f6 <HAL_DAC_Start_DMA+0x176>
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2201      	movs	r2, #1
 80016a2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2202      	movs	r2, #2
 80016a8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d12f      	bne.n	8001710 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4a52      	ldr	r2, [pc, #328]	@ (8001800 <HAL_DAC_Start_DMA+0x180>)
 80016b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	4a51      	ldr	r2, [pc, #324]	@ (8001804 <HAL_DAC_Start_DMA+0x184>)
 80016be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	4a50      	ldr	r2, [pc, #320]	@ (8001808 <HAL_DAC_Start_DMA+0x188>)
 80016c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80016d6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80016d8:	6a3b      	ldr	r3, [r7, #32]
 80016da:	2b08      	cmp	r3, #8
 80016dc:	d013      	beq.n	8001706 <HAL_DAC_Start_DMA+0x86>
 80016de:	6a3b      	ldr	r3, [r7, #32]
 80016e0:	2b08      	cmp	r3, #8
 80016e2:	d845      	bhi.n	8001770 <HAL_DAC_Start_DMA+0xf0>
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d003      	beq.n	80016f2 <HAL_DAC_Start_DMA+0x72>
 80016ea:	6a3b      	ldr	r3, [r7, #32]
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d005      	beq.n	80016fc <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80016f0:	e03e      	b.n	8001770 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	3308      	adds	r3, #8
 80016f8:	613b      	str	r3, [r7, #16]
        break;
 80016fa:	e03c      	b.n	8001776 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	330c      	adds	r3, #12
 8001702:	613b      	str	r3, [r7, #16]
        break;
 8001704:	e037      	b.n	8001776 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	3310      	adds	r3, #16
 800170c:	613b      	str	r3, [r7, #16]
        break;
 800170e:	e032      	b.n	8001776 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	4a3d      	ldr	r2, [pc, #244]	@ (800180c <HAL_DAC_Start_DMA+0x18c>)
 8001716:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	4a3c      	ldr	r2, [pc, #240]	@ (8001810 <HAL_DAC_Start_DMA+0x190>)
 800171e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	4a3b      	ldr	r2, [pc, #236]	@ (8001814 <HAL_DAC_Start_DMA+0x194>)
 8001726:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001736:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8001738:	6a3b      	ldr	r3, [r7, #32]
 800173a:	2b08      	cmp	r3, #8
 800173c:	d013      	beq.n	8001766 <HAL_DAC_Start_DMA+0xe6>
 800173e:	6a3b      	ldr	r3, [r7, #32]
 8001740:	2b08      	cmp	r3, #8
 8001742:	d817      	bhi.n	8001774 <HAL_DAC_Start_DMA+0xf4>
 8001744:	6a3b      	ldr	r3, [r7, #32]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <HAL_DAC_Start_DMA+0xd2>
 800174a:	6a3b      	ldr	r3, [r7, #32]
 800174c:	2b04      	cmp	r3, #4
 800174e:	d005      	beq.n	800175c <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8001750:	e010      	b.n	8001774 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	3314      	adds	r3, #20
 8001758:	613b      	str	r3, [r7, #16]
        break;
 800175a:	e00c      	b.n	8001776 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	3318      	adds	r3, #24
 8001762:	613b      	str	r3, [r7, #16]
        break;
 8001764:	e007      	b.n	8001776 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	331c      	adds	r3, #28
 800176c:	613b      	str	r3, [r7, #16]
        break;
 800176e:	e002      	b.n	8001776 <HAL_DAC_Start_DMA+0xf6>
        break;
 8001770:	bf00      	nop
 8001772:	e000      	b.n	8001776 <HAL_DAC_Start_DMA+0xf6>
        break;
 8001774:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d111      	bne.n	80017a0 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800178a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	6898      	ldr	r0, [r3, #8]
 8001790:	6879      	ldr	r1, [r7, #4]
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	693a      	ldr	r2, [r7, #16]
 8001796:	f000 fad1 	bl	8001d3c <HAL_DMA_Start_IT>
 800179a:	4603      	mov	r3, r0
 800179c:	75fb      	strb	r3, [r7, #23]
 800179e:	e010      	b.n	80017c2 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80017ae:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	68d8      	ldr	r0, [r3, #12]
 80017b4:	6879      	ldr	r1, [r7, #4]
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	f000 fabf 	bl	8001d3c <HAL_DMA_Start_IT>
 80017be:	4603      	mov	r3, r0
 80017c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	2200      	movs	r2, #0
 80017c6:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80017c8:	7dfb      	ldrb	r3, [r7, #23]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d10c      	bne.n	80017e8 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	6819      	ldr	r1, [r3, #0]
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	f003 0310 	and.w	r3, r3, #16
 80017da:	2201      	movs	r2, #1
 80017dc:	409a      	lsls	r2, r3
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	430a      	orrs	r2, r1
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	e005      	b.n	80017f4 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	691b      	ldr	r3, [r3, #16]
 80017ec:	f043 0204 	orr.w	r2, r3, #4
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80017f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	08001ad9 	.word	0x08001ad9
 8001804:	08001afb 	.word	0x08001afb
 8001808:	08001b17 	.word	0x08001b17
 800180c:	08001b81 	.word	0x08001b81
 8001810:	08001ba3 	.word	0x08001ba3
 8001814:	08001bbf 	.word	0x08001bbf

08001818 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b088      	sub	sp, #32
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800184c:	2300      	movs	r3, #0
 800184e:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	795b      	ldrb	r3, [r3, #5]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d101      	bne.n	800185c <HAL_DAC_ConfigChannel+0x1c>
 8001858:	2302      	movs	r3, #2
 800185a:	e137      	b.n	8001acc <HAL_DAC_ConfigChannel+0x28c>
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2201      	movs	r2, #1
 8001860:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2202      	movs	r2, #2
 8001866:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	2b04      	cmp	r3, #4
 800186e:	f040 8081 	bne.w	8001974 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001872:	f7ff fda1 	bl	80013b8 <HAL_GetTick>
 8001876:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d140      	bne.n	8001900 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800187e:	e018      	b.n	80018b2 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001880:	f7ff fd9a 	bl	80013b8 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b01      	cmp	r3, #1
 800188c:	d911      	bls.n	80018b2 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001894:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d00a      	beq.n	80018b2 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	691b      	ldr	r3, [r3, #16]
 80018a0:	f043 0208 	orr.w	r2, r3, #8
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2203      	movs	r2, #3
 80018ac:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e10c      	b.n	8001acc <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d1df      	bne.n	8001880 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80018c0:	2001      	movs	r0, #1
 80018c2:	f7ff fd85 	bl	80013d0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	68ba      	ldr	r2, [r7, #8]
 80018cc:	69d2      	ldr	r2, [r2, #28]
 80018ce:	641a      	str	r2, [r3, #64]	@ 0x40
 80018d0:	e023      	b.n	800191a <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80018d2:	f7ff fd71 	bl	80013b8 <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d90f      	bls.n	8001900 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	da0a      	bge.n	8001900 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	f043 0208 	orr.w	r2, r3, #8
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	2203      	movs	r2, #3
 80018fa:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e0e5      	b.n	8001acc <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001906:	2b00      	cmp	r3, #0
 8001908:	dbe3      	blt.n	80018d2 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800190a:	2001      	movs	r0, #1
 800190c:	f7ff fd60 	bl	80013d0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	68ba      	ldr	r2, [r7, #8]
 8001916:	69d2      	ldr	r2, [r2, #28]
 8001918:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f003 0310 	and.w	r3, r3, #16
 8001926:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800192a:	fa01 f303 	lsl.w	r3, r1, r3
 800192e:	43db      	mvns	r3, r3
 8001930:	ea02 0103 	and.w	r1, r2, r3
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	6a1a      	ldr	r2, [r3, #32]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f003 0310 	and.w	r3, r3, #16
 800193e:	409a      	lsls	r2, r3
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	430a      	orrs	r2, r1
 8001946:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f003 0310 	and.w	r3, r3, #16
 8001954:	21ff      	movs	r1, #255	@ 0xff
 8001956:	fa01 f303 	lsl.w	r3, r1, r3
 800195a:	43db      	mvns	r3, r3
 800195c:	ea02 0103 	and.w	r1, r2, r3
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f003 0310 	and.w	r3, r3, #16
 800196a:	409a      	lsls	r2, r3
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	430a      	orrs	r2, r1
 8001972:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	695b      	ldr	r3, [r3, #20]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d11d      	bne.n	80019b8 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001982:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f003 0310 	and.w	r3, r3, #16
 800198a:	221f      	movs	r2, #31
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	43db      	mvns	r3, r3
 8001992:	69fa      	ldr	r2, [r7, #28]
 8001994:	4013      	ands	r3, r2
 8001996:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f003 0310 	and.w	r3, r3, #16
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	69fa      	ldr	r2, [r7, #28]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	69fa      	ldr	r2, [r7, #28]
 80019b6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019be:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f003 0310 	and.w	r3, r3, #16
 80019c6:	2207      	movs	r2, #7
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	43db      	mvns	r3, r3
 80019ce:	69fa      	ldr	r2, [r7, #28]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	685a      	ldr	r2, [r3, #4]
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	431a      	orrs	r2, r3
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f003 0310 	and.w	r3, r3, #16
 80019ec:	697a      	ldr	r2, [r7, #20]
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	69fa      	ldr	r2, [r7, #28]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	69fa      	ldr	r2, [r7, #28]
 80019fe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	6819      	ldr	r1, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f003 0310 	and.w	r3, r3, #16
 8001a0c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a10:	fa02 f303 	lsl.w	r3, r2, r3
 8001a14:	43da      	mvns	r2, r3
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	400a      	ands	r2, r1
 8001a1c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f003 0310 	and.w	r3, r3, #16
 8001a2c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	43db      	mvns	r3, r3
 8001a36:	69fa      	ldr	r2, [r7, #28]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f003 0310 	and.w	r3, r3, #16
 8001a48:	697a      	ldr	r2, [r7, #20]
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	69fa      	ldr	r2, [r7, #28]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001a5c:	d104      	bne.n	8001a68 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a64:	61fb      	str	r3, [r7, #28]
 8001a66:	e018      	b.n	8001a9a <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d104      	bne.n	8001a7a <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001a76:	61fb      	str	r3, [r7, #28]
 8001a78:	e00f      	b.n	8001a9a <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8001a7a:	f001 fc43 	bl	8003304 <HAL_RCC_GetHCLKFreq>
 8001a7e:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	4a14      	ldr	r2, [pc, #80]	@ (8001ad4 <HAL_DAC_ConfigChannel+0x294>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d904      	bls.n	8001a92 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a8e:	61fb      	str	r3, [r7, #28]
 8001a90:	e003      	b.n	8001a9a <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001a98:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	69fa      	ldr	r2, [r7, #28]
 8001aa0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6819      	ldr	r1, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f003 0310 	and.w	r3, r3, #16
 8001aae:	22c0      	movs	r2, #192	@ 0xc0
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	43da      	mvns	r2, r3
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	400a      	ands	r2, r1
 8001abc:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3720      	adds	r7, #32
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	04c4b400 	.word	0x04c4b400

08001ad8 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	f7fe fd1e 	bl	8000528 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2201      	movs	r2, #1
 8001af0:	711a      	strb	r2, [r3, #4]
}
 8001af2:	bf00      	nop
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b084      	sub	sp, #16
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b06:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001b08:	68f8      	ldr	r0, [r7, #12]
 8001b0a:	f7ff fe85 	bl	8001818 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001b0e:	bf00      	nop
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b084      	sub	sp, #16
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b22:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	f043 0204 	orr.w	r2, r3, #4
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001b30:	68f8      	ldr	r0, [r7, #12]
 8001b32:	f7ff fe7b 	bl	800182c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	711a      	strb	r2, [r3, #4]
}
 8001b3c:	bf00      	nop
 8001b3e:	3710      	adds	r7, #16
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	f7ff ffd8 	bl	8001b44 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2201      	movs	r2, #1
 8001b98:	711a      	strb	r2, [r3, #4]
}
 8001b9a:	bf00      	nop
 8001b9c:	3710      	adds	r7, #16
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b084      	sub	sp, #16
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bae:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001bb0:	68f8      	ldr	r0, [r7, #12]
 8001bb2:	f7ff ffd1 	bl	8001b58 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001bb6:	bf00      	nop
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b084      	sub	sp, #16
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bca:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	f043 0204 	orr.w	r2, r3, #4
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001bd8:	68f8      	ldr	r0, [r7, #12]
 8001bda:	f7ff ffc7 	bl	8001b6c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2201      	movs	r2, #1
 8001be2:	711a      	strb	r2, [r3, #4]
}
 8001be4:	bf00      	nop
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e08d      	b.n	8001d1a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	4b47      	ldr	r3, [pc, #284]	@ (8001d24 <HAL_DMA_Init+0x138>)
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d80f      	bhi.n	8001c2a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4b45      	ldr	r3, [pc, #276]	@ (8001d28 <HAL_DMA_Init+0x13c>)
 8001c12:	4413      	add	r3, r2
 8001c14:	4a45      	ldr	r2, [pc, #276]	@ (8001d2c <HAL_DMA_Init+0x140>)
 8001c16:	fba2 2303 	umull	r2, r3, r2, r3
 8001c1a:	091b      	lsrs	r3, r3, #4
 8001c1c:	009a      	lsls	r2, r3, #2
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a42      	ldr	r2, [pc, #264]	@ (8001d30 <HAL_DMA_Init+0x144>)
 8001c26:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c28:	e00e      	b.n	8001c48 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	4b40      	ldr	r3, [pc, #256]	@ (8001d34 <HAL_DMA_Init+0x148>)
 8001c32:	4413      	add	r3, r2
 8001c34:	4a3d      	ldr	r2, [pc, #244]	@ (8001d2c <HAL_DMA_Init+0x140>)
 8001c36:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3a:	091b      	lsrs	r3, r3, #4
 8001c3c:	009a      	lsls	r2, r3, #2
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a3c      	ldr	r2, [pc, #240]	@ (8001d38 <HAL_DMA_Init+0x14c>)
 8001c46:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c62:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001c6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	691b      	ldr	r3, [r3, #16]
 8001c72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 fa72 	bl	8002184 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ca8:	d102      	bne.n	8001cb0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cb8:	b2d2      	uxtb	r2, r2
 8001cba:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cc4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d010      	beq.n	8001cf0 <HAL_DMA_Init+0x104>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b04      	cmp	r3, #4
 8001cd4:	d80c      	bhi.n	8001cf0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f000 fa92 	bl	8002200 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	e008      	b.n	8001d02 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40020407 	.word	0x40020407
 8001d28:	bffdfff8 	.word	0xbffdfff8
 8001d2c:	cccccccd 	.word	0xcccccccd
 8001d30:	40020000 	.word	0x40020000
 8001d34:	bffdfbf8 	.word	0xbffdfbf8
 8001d38:	40020400 	.word	0x40020400

08001d3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
 8001d48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d101      	bne.n	8001d5c <HAL_DMA_Start_IT+0x20>
 8001d58:	2302      	movs	r3, #2
 8001d5a:	e066      	b.n	8001e2a <HAL_DMA_Start_IT+0xee>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d155      	bne.n	8001e1c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	2202      	movs	r2, #2
 8001d74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f022 0201 	bic.w	r2, r2, #1
 8001d8c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	68b9      	ldr	r1, [r7, #8]
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f000 f9b6 	bl	8002106 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d008      	beq.n	8001db4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f042 020e 	orr.w	r2, r2, #14
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	e00f      	b.n	8001dd4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f022 0204 	bic.w	r2, r2, #4
 8001dc2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f042 020a 	orr.w	r2, r2, #10
 8001dd2:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d007      	beq.n	8001df2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001df0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d007      	beq.n	8001e0a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e08:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f042 0201 	orr.w	r2, r2, #1
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	e005      	b.n	8001e28 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001e24:	2302      	movs	r3, #2
 8001e26:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001e28:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b085      	sub	sp, #20
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d008      	beq.n	8001e5c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2204      	movs	r2, #4
 8001e4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e040      	b.n	8001ede <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f022 020e 	bic.w	r2, r2, #14
 8001e6a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e76:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e7a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f022 0201 	bic.w	r2, r2, #1
 8001e8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e90:	f003 021c 	and.w	r2, r3, #28
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e98:	2101      	movs	r1, #1
 8001e9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9e:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ea8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d00c      	beq.n	8001ecc <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ebc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ec0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001eca:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3714      	adds	r7, #20
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr

08001eea <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b084      	sub	sp, #16
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d005      	beq.n	8001f0e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2204      	movs	r2, #4
 8001f06:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	73fb      	strb	r3, [r7, #15]
 8001f0c:	e047      	b.n	8001f9e <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f022 020e 	bic.w	r2, r2, #14
 8001f1c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f022 0201 	bic.w	r2, r2, #1
 8001f2c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f3c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f42:	f003 021c 	and.w	r2, r3, #28
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f50:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f5a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d00c      	beq.n	8001f7e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f6e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f72:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f7c:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2201      	movs	r2, #1
 8001f82:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	4798      	blx	r3
    }
  }
  return status;
 8001f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc4:	f003 031c 	and.w	r3, r3, #28
 8001fc8:	2204      	movs	r2, #4
 8001fca:	409a      	lsls	r2, r3
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d026      	beq.n	8002022 <HAL_DMA_IRQHandler+0x7a>
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	f003 0304 	and.w	r3, r3, #4
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d021      	beq.n	8002022 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0320 	and.w	r3, r3, #32
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d107      	bne.n	8001ffc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f022 0204 	bic.w	r2, r2, #4
 8001ffa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002000:	f003 021c 	and.w	r2, r3, #28
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002008:	2104      	movs	r1, #4
 800200a:	fa01 f202 	lsl.w	r2, r1, r2
 800200e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002014:	2b00      	cmp	r3, #0
 8002016:	d071      	beq.n	80020fc <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002020:	e06c      	b.n	80020fc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002026:	f003 031c 	and.w	r3, r3, #28
 800202a:	2202      	movs	r2, #2
 800202c:	409a      	lsls	r2, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	4013      	ands	r3, r2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d02e      	beq.n	8002094 <HAL_DMA_IRQHandler+0xec>
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b00      	cmp	r3, #0
 800203e:	d029      	beq.n	8002094 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0320 	and.w	r3, r3, #32
 800204a:	2b00      	cmp	r3, #0
 800204c:	d10b      	bne.n	8002066 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f022 020a 	bic.w	r2, r2, #10
 800205c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2201      	movs	r2, #1
 8002062:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206a:	f003 021c 	and.w	r2, r3, #28
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	2102      	movs	r1, #2
 8002074:	fa01 f202 	lsl.w	r2, r1, r2
 8002078:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002086:	2b00      	cmp	r3, #0
 8002088:	d038      	beq.n	80020fc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002092:	e033      	b.n	80020fc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002098:	f003 031c 	and.w	r3, r3, #28
 800209c:	2208      	movs	r2, #8
 800209e:	409a      	lsls	r2, r3
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	4013      	ands	r3, r2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d02a      	beq.n	80020fe <HAL_DMA_IRQHandler+0x156>
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f003 0308 	and.w	r3, r3, #8
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d025      	beq.n	80020fe <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 020e 	bic.w	r2, r2, #14
 80020c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c6:	f003 021c 	and.w	r2, r3, #28
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ce:	2101      	movs	r1, #1
 80020d0:	fa01 f202 	lsl.w	r2, r1, r2
 80020d4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2201      	movs	r2, #1
 80020da:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d004      	beq.n	80020fe <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80020fc:	bf00      	nop
 80020fe:	bf00      	nop
}
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002106:	b480      	push	{r7}
 8002108:	b085      	sub	sp, #20
 800210a:	af00      	add	r7, sp, #0
 800210c:	60f8      	str	r0, [r7, #12]
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	607a      	str	r2, [r7, #4]
 8002112:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800211c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002122:	2b00      	cmp	r3, #0
 8002124:	d004      	beq.n	8002130 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800212e:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002134:	f003 021c 	and.w	r2, r3, #28
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213c:	2101      	movs	r1, #1
 800213e:	fa01 f202 	lsl.w	r2, r1, r2
 8002142:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	2b10      	cmp	r3, #16
 8002152:	d108      	bne.n	8002166 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	68ba      	ldr	r2, [r7, #8]
 8002162:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002164:	e007      	b.n	8002176 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68ba      	ldr	r2, [r7, #8]
 800216c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	60da      	str	r2, [r3, #12]
}
 8002176:	bf00      	nop
 8002178:	3714      	adds	r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
	...

08002184 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	461a      	mov	r2, r3
 8002192:	4b17      	ldr	r3, [pc, #92]	@ (80021f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002194:	429a      	cmp	r2, r3
 8002196:	d80a      	bhi.n	80021ae <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219c:	089b      	lsrs	r3, r3, #2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80021a4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	6493      	str	r3, [r2, #72]	@ 0x48
 80021ac:	e007      	b.n	80021be <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b2:	089b      	lsrs	r3, r3, #2
 80021b4:	009a      	lsls	r2, r3, #2
 80021b6:	4b0f      	ldr	r3, [pc, #60]	@ (80021f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80021b8:	4413      	add	r3, r2
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	3b08      	subs	r3, #8
 80021c6:	4a0c      	ldr	r2, [pc, #48]	@ (80021f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80021c8:	fba2 2303 	umull	r2, r3, r2, r3
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a0a      	ldr	r2, [pc, #40]	@ (80021fc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80021d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f003 031f 	and.w	r3, r3, #31
 80021dc:	2201      	movs	r2, #1
 80021de:	409a      	lsls	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80021e4:	bf00      	nop
 80021e6:	3714      	adds	r7, #20
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	40020407 	.word	0x40020407
 80021f4:	4002081c 	.word	0x4002081c
 80021f8:	cccccccd 	.word	0xcccccccd
 80021fc:	40020880 	.word	0x40020880

08002200 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	b2db      	uxtb	r3, r3
 800220e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002210:	68fa      	ldr	r2, [r7, #12]
 8002212:	4b0b      	ldr	r3, [pc, #44]	@ (8002240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002214:	4413      	add	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	461a      	mov	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a08      	ldr	r2, [pc, #32]	@ (8002244 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002222:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	3b01      	subs	r3, #1
 8002228:	f003 0303 	and.w	r3, r3, #3
 800222c:	2201      	movs	r2, #1
 800222e:	409a      	lsls	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002234:	bf00      	nop
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	1000823f 	.word	0x1000823f
 8002244:	40020940 	.word	0x40020940

08002248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002248:	b480      	push	{r7}
 800224a:	b087      	sub	sp, #28
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002256:	e166      	b.n	8002526 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	2101      	movs	r1, #1
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	fa01 f303 	lsl.w	r3, r1, r3
 8002264:	4013      	ands	r3, r2
 8002266:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2b00      	cmp	r3, #0
 800226c:	f000 8158 	beq.w	8002520 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	2b01      	cmp	r3, #1
 800227a:	d005      	beq.n	8002288 <HAL_GPIO_Init+0x40>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 0303 	and.w	r3, r3, #3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d130      	bne.n	80022ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	2203      	movs	r2, #3
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4013      	ands	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	68da      	ldr	r2, [r3, #12]
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	693a      	ldr	r2, [r7, #16]
 80022b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022be:	2201      	movs	r2, #1
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43db      	mvns	r3, r3
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	4013      	ands	r3, r2
 80022cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	091b      	lsrs	r3, r3, #4
 80022d4:	f003 0201 	and.w	r2, r3, #1
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f003 0303 	and.w	r3, r3, #3
 80022f2:	2b03      	cmp	r3, #3
 80022f4:	d017      	beq.n	8002326 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	2203      	movs	r2, #3
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43db      	mvns	r3, r3
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	4013      	ands	r3, r2
 800230c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	4313      	orrs	r3, r2
 800231e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 0303 	and.w	r3, r3, #3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d123      	bne.n	800237a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	08da      	lsrs	r2, r3, #3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	3208      	adds	r2, #8
 800233a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800233e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	220f      	movs	r2, #15
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43db      	mvns	r3, r3
 8002350:	693a      	ldr	r2, [r7, #16]
 8002352:	4013      	ands	r3, r2
 8002354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	691a      	ldr	r2, [r3, #16]
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	4313      	orrs	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	08da      	lsrs	r2, r3, #3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3208      	adds	r2, #8
 8002374:	6939      	ldr	r1, [r7, #16]
 8002376:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	2203      	movs	r2, #3
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	43db      	mvns	r3, r3
 800238c:	693a      	ldr	r2, [r7, #16]
 800238e:	4013      	ands	r3, r2
 8002390:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f003 0203 	and.w	r2, r3, #3
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	f000 80b2 	beq.w	8002520 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023bc:	4b61      	ldr	r3, [pc, #388]	@ (8002544 <HAL_GPIO_Init+0x2fc>)
 80023be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c0:	4a60      	ldr	r2, [pc, #384]	@ (8002544 <HAL_GPIO_Init+0x2fc>)
 80023c2:	f043 0301 	orr.w	r3, r3, #1
 80023c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80023c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002544 <HAL_GPIO_Init+0x2fc>)
 80023ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	60bb      	str	r3, [r7, #8]
 80023d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023d4:	4a5c      	ldr	r2, [pc, #368]	@ (8002548 <HAL_GPIO_Init+0x300>)
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	089b      	lsrs	r3, r3, #2
 80023da:	3302      	adds	r3, #2
 80023dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	f003 0303 	and.w	r3, r3, #3
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	220f      	movs	r2, #15
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	4013      	ands	r3, r2
 80023f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80023fe:	d02b      	beq.n	8002458 <HAL_GPIO_Init+0x210>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a52      	ldr	r2, [pc, #328]	@ (800254c <HAL_GPIO_Init+0x304>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d025      	beq.n	8002454 <HAL_GPIO_Init+0x20c>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4a51      	ldr	r2, [pc, #324]	@ (8002550 <HAL_GPIO_Init+0x308>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d01f      	beq.n	8002450 <HAL_GPIO_Init+0x208>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a50      	ldr	r2, [pc, #320]	@ (8002554 <HAL_GPIO_Init+0x30c>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d019      	beq.n	800244c <HAL_GPIO_Init+0x204>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4a4f      	ldr	r2, [pc, #316]	@ (8002558 <HAL_GPIO_Init+0x310>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d013      	beq.n	8002448 <HAL_GPIO_Init+0x200>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4a4e      	ldr	r2, [pc, #312]	@ (800255c <HAL_GPIO_Init+0x314>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d00d      	beq.n	8002444 <HAL_GPIO_Init+0x1fc>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a4d      	ldr	r2, [pc, #308]	@ (8002560 <HAL_GPIO_Init+0x318>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d007      	beq.n	8002440 <HAL_GPIO_Init+0x1f8>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4a4c      	ldr	r2, [pc, #304]	@ (8002564 <HAL_GPIO_Init+0x31c>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d101      	bne.n	800243c <HAL_GPIO_Init+0x1f4>
 8002438:	2307      	movs	r3, #7
 800243a:	e00e      	b.n	800245a <HAL_GPIO_Init+0x212>
 800243c:	2308      	movs	r3, #8
 800243e:	e00c      	b.n	800245a <HAL_GPIO_Init+0x212>
 8002440:	2306      	movs	r3, #6
 8002442:	e00a      	b.n	800245a <HAL_GPIO_Init+0x212>
 8002444:	2305      	movs	r3, #5
 8002446:	e008      	b.n	800245a <HAL_GPIO_Init+0x212>
 8002448:	2304      	movs	r3, #4
 800244a:	e006      	b.n	800245a <HAL_GPIO_Init+0x212>
 800244c:	2303      	movs	r3, #3
 800244e:	e004      	b.n	800245a <HAL_GPIO_Init+0x212>
 8002450:	2302      	movs	r3, #2
 8002452:	e002      	b.n	800245a <HAL_GPIO_Init+0x212>
 8002454:	2301      	movs	r3, #1
 8002456:	e000      	b.n	800245a <HAL_GPIO_Init+0x212>
 8002458:	2300      	movs	r3, #0
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	f002 0203 	and.w	r2, r2, #3
 8002460:	0092      	lsls	r2, r2, #2
 8002462:	4093      	lsls	r3, r2
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	4313      	orrs	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800246a:	4937      	ldr	r1, [pc, #220]	@ (8002548 <HAL_GPIO_Init+0x300>)
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	089b      	lsrs	r3, r3, #2
 8002470:	3302      	adds	r3, #2
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002478:	4b3b      	ldr	r3, [pc, #236]	@ (8002568 <HAL_GPIO_Init+0x320>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	43db      	mvns	r3, r3
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	4013      	ands	r3, r2
 8002486:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d003      	beq.n	800249c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	4313      	orrs	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800249c:	4a32      	ldr	r2, [pc, #200]	@ (8002568 <HAL_GPIO_Init+0x320>)
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80024a2:	4b31      	ldr	r3, [pc, #196]	@ (8002568 <HAL_GPIO_Init+0x320>)
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	43db      	mvns	r3, r3
 80024ac:	693a      	ldr	r2, [r7, #16]
 80024ae:	4013      	ands	r3, r2
 80024b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d003      	beq.n	80024c6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024c6:	4a28      	ldr	r2, [pc, #160]	@ (8002568 <HAL_GPIO_Init+0x320>)
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80024cc:	4b26      	ldr	r3, [pc, #152]	@ (8002568 <HAL_GPIO_Init+0x320>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	43db      	mvns	r3, r3
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	4013      	ands	r3, r2
 80024da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d003      	beq.n	80024f0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024f0:	4a1d      	ldr	r2, [pc, #116]	@ (8002568 <HAL_GPIO_Init+0x320>)
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80024f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002568 <HAL_GPIO_Init+0x320>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	43db      	mvns	r3, r3
 8002500:	693a      	ldr	r2, [r7, #16]
 8002502:	4013      	ands	r3, r2
 8002504:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d003      	beq.n	800251a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	4313      	orrs	r3, r2
 8002518:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800251a:	4a13      	ldr	r2, [pc, #76]	@ (8002568 <HAL_GPIO_Init+0x320>)
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	3301      	adds	r3, #1
 8002524:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	fa22 f303 	lsr.w	r3, r2, r3
 8002530:	2b00      	cmp	r3, #0
 8002532:	f47f ae91 	bne.w	8002258 <HAL_GPIO_Init+0x10>
  }
}
 8002536:	bf00      	nop
 8002538:	bf00      	nop
 800253a:	371c      	adds	r7, #28
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	40021000 	.word	0x40021000
 8002548:	40010000 	.word	0x40010000
 800254c:	48000400 	.word	0x48000400
 8002550:	48000800 	.word	0x48000800
 8002554:	48000c00 	.word	0x48000c00
 8002558:	48001000 	.word	0x48001000
 800255c:	48001400 	.word	0x48001400
 8002560:	48001800 	.word	0x48001800
 8002564:	48001c00 	.word	0x48001c00
 8002568:	40010400 	.word	0x40010400

0800256c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	807b      	strh	r3, [r7, #2]
 8002578:	4613      	mov	r3, r2
 800257a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800257c:	787b      	ldrb	r3, [r7, #1]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002582:	887a      	ldrh	r2, [r7, #2]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002588:	e002      	b.n	8002590 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800258a:	887a      	ldrh	r2, [r7, #2]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025a0:	4b0d      	ldr	r3, [pc, #52]	@ (80025d8 <HAL_PWREx_GetVoltageRange+0x3c>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025ac:	d102      	bne.n	80025b4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80025ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025b2:	e00b      	b.n	80025cc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80025b4:	4b08      	ldr	r3, [pc, #32]	@ (80025d8 <HAL_PWREx_GetVoltageRange+0x3c>)
 80025b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025c2:	d102      	bne.n	80025ca <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80025c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80025c8:	e000      	b.n	80025cc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80025ca:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	40007000 	.word	0x40007000

080025dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d141      	bne.n	800266e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025ea:	4b4b      	ldr	r3, [pc, #300]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025f6:	d131      	bne.n	800265c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025f8:	4b47      	ldr	r3, [pc, #284]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025fe:	4a46      	ldr	r2, [pc, #280]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002600:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002604:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002608:	4b43      	ldr	r3, [pc, #268]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002610:	4a41      	ldr	r2, [pc, #260]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002612:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002616:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002618:	4b40      	ldr	r3, [pc, #256]	@ (800271c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2232      	movs	r2, #50	@ 0x32
 800261e:	fb02 f303 	mul.w	r3, r2, r3
 8002622:	4a3f      	ldr	r2, [pc, #252]	@ (8002720 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002624:	fba2 2303 	umull	r2, r3, r2, r3
 8002628:	0c9b      	lsrs	r3, r3, #18
 800262a:	3301      	adds	r3, #1
 800262c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800262e:	e002      	b.n	8002636 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	3b01      	subs	r3, #1
 8002634:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002636:	4b38      	ldr	r3, [pc, #224]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800263e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002642:	d102      	bne.n	800264a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f2      	bne.n	8002630 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800264a:	4b33      	ldr	r3, [pc, #204]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800264c:	695b      	ldr	r3, [r3, #20]
 800264e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002656:	d158      	bne.n	800270a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e057      	b.n	800270c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800265c:	4b2e      	ldr	r3, [pc, #184]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800265e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002662:	4a2d      	ldr	r2, [pc, #180]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002668:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800266c:	e04d      	b.n	800270a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002674:	d141      	bne.n	80026fa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002676:	4b28      	ldr	r3, [pc, #160]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800267e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002682:	d131      	bne.n	80026e8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002684:	4b24      	ldr	r3, [pc, #144]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800268a:	4a23      	ldr	r2, [pc, #140]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800268c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002690:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002694:	4b20      	ldr	r3, [pc, #128]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800269c:	4a1e      	ldr	r2, [pc, #120]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800269e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80026a4:	4b1d      	ldr	r3, [pc, #116]	@ (800271c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2232      	movs	r2, #50	@ 0x32
 80026aa:	fb02 f303 	mul.w	r3, r2, r3
 80026ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002720 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80026b0:	fba2 2303 	umull	r2, r3, r2, r3
 80026b4:	0c9b      	lsrs	r3, r3, #18
 80026b6:	3301      	adds	r3, #1
 80026b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026ba:	e002      	b.n	80026c2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	3b01      	subs	r3, #1
 80026c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026c2:	4b15      	ldr	r3, [pc, #84]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ce:	d102      	bne.n	80026d6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1f2      	bne.n	80026bc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026d6:	4b10      	ldr	r3, [pc, #64]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026d8:	695b      	ldr	r3, [r3, #20]
 80026da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026e2:	d112      	bne.n	800270a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e011      	b.n	800270c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80026f8:	e007      	b.n	800270a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026fa:	4b07      	ldr	r3, [pc, #28]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002702:	4a05      	ldr	r2, [pc, #20]	@ (8002718 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002704:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002708:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	40007000 	.word	0x40007000
 800271c:	20040000 	.word	0x20040000
 8002720:	431bde83 	.word	0x431bde83

08002724 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002728:	4b05      	ldr	r3, [pc, #20]	@ (8002740 <HAL_PWREx_EnableVddIO2+0x1c>)
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	4a04      	ldr	r2, [pc, #16]	@ (8002740 <HAL_PWREx_EnableVddIO2+0x1c>)
 800272e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002732:	6053      	str	r3, [r2, #4]
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	40007000 	.word	0x40007000

08002744 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d102      	bne.n	8002758 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	f000 bc08 	b.w	8002f68 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002758:	4b96      	ldr	r3, [pc, #600]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f003 030c 	and.w	r3, r3, #12
 8002760:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002762:	4b94      	ldr	r3, [pc, #592]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	f003 0303 	and.w	r3, r3, #3
 800276a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0310 	and.w	r3, r3, #16
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 80e4 	beq.w	8002942 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d007      	beq.n	8002790 <HAL_RCC_OscConfig+0x4c>
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	2b0c      	cmp	r3, #12
 8002784:	f040 808b 	bne.w	800289e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	2b01      	cmp	r3, #1
 800278c:	f040 8087 	bne.w	800289e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002790:	4b88      	ldr	r3, [pc, #544]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_RCC_OscConfig+0x64>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e3df      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a1a      	ldr	r2, [r3, #32]
 80027ac:	4b81      	ldr	r3, [pc, #516]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0308 	and.w	r3, r3, #8
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d004      	beq.n	80027c2 <HAL_RCC_OscConfig+0x7e>
 80027b8:	4b7e      	ldr	r3, [pc, #504]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027c0:	e005      	b.n	80027ce <HAL_RCC_OscConfig+0x8a>
 80027c2:	4b7c      	ldr	r3, [pc, #496]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027c8:	091b      	lsrs	r3, r3, #4
 80027ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d223      	bcs.n	800281a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f000 fdcc 	bl	8003374 <RCC_SetFlashLatencyFromMSIRange>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e3c0      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027e6:	4b73      	ldr	r3, [pc, #460]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a72      	ldr	r2, [pc, #456]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027ec:	f043 0308 	orr.w	r3, r3, #8
 80027f0:	6013      	str	r3, [r2, #0]
 80027f2:	4b70      	ldr	r3, [pc, #448]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a1b      	ldr	r3, [r3, #32]
 80027fe:	496d      	ldr	r1, [pc, #436]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002800:	4313      	orrs	r3, r2
 8002802:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002804:	4b6b      	ldr	r3, [pc, #428]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	69db      	ldr	r3, [r3, #28]
 8002810:	021b      	lsls	r3, r3, #8
 8002812:	4968      	ldr	r1, [pc, #416]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002814:	4313      	orrs	r3, r2
 8002816:	604b      	str	r3, [r1, #4]
 8002818:	e025      	b.n	8002866 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800281a:	4b66      	ldr	r3, [pc, #408]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a65      	ldr	r2, [pc, #404]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002820:	f043 0308 	orr.w	r3, r3, #8
 8002824:	6013      	str	r3, [r2, #0]
 8002826:	4b63      	ldr	r3, [pc, #396]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	4960      	ldr	r1, [pc, #384]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002834:	4313      	orrs	r3, r2
 8002836:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002838:	4b5e      	ldr	r3, [pc, #376]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69db      	ldr	r3, [r3, #28]
 8002844:	021b      	lsls	r3, r3, #8
 8002846:	495b      	ldr	r1, [pc, #364]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002848:	4313      	orrs	r3, r2
 800284a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d109      	bne.n	8002866 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a1b      	ldr	r3, [r3, #32]
 8002856:	4618      	mov	r0, r3
 8002858:	f000 fd8c 	bl	8003374 <RCC_SetFlashLatencyFromMSIRange>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e380      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002866:	f000 fcc1 	bl	80031ec <HAL_RCC_GetSysClockFreq>
 800286a:	4602      	mov	r2, r0
 800286c:	4b51      	ldr	r3, [pc, #324]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	091b      	lsrs	r3, r3, #4
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	4950      	ldr	r1, [pc, #320]	@ (80029b8 <HAL_RCC_OscConfig+0x274>)
 8002878:	5ccb      	ldrb	r3, [r1, r3]
 800287a:	f003 031f 	and.w	r3, r3, #31
 800287e:	fa22 f303 	lsr.w	r3, r2, r3
 8002882:	4a4e      	ldr	r2, [pc, #312]	@ (80029bc <HAL_RCC_OscConfig+0x278>)
 8002884:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002886:	4b4e      	ldr	r3, [pc, #312]	@ (80029c0 <HAL_RCC_OscConfig+0x27c>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4618      	mov	r0, r3
 800288c:	f7fe fd44 	bl	8001318 <HAL_InitTick>
 8002890:	4603      	mov	r3, r0
 8002892:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002894:	7bfb      	ldrb	r3, [r7, #15]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d052      	beq.n	8002940 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800289a:	7bfb      	ldrb	r3, [r7, #15]
 800289c:	e364      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d032      	beq.n	800290c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028a6:	4b43      	ldr	r3, [pc, #268]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a42      	ldr	r2, [pc, #264]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028b2:	f7fe fd81 	bl	80013b8 <HAL_GetTick>
 80028b6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028b8:	e008      	b.n	80028cc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028ba:	f7fe fd7d 	bl	80013b8 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e34d      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028cc:	4b39      	ldr	r3, [pc, #228]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0302 	and.w	r3, r3, #2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d0f0      	beq.n	80028ba <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028d8:	4b36      	ldr	r3, [pc, #216]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a35      	ldr	r2, [pc, #212]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028de:	f043 0308 	orr.w	r3, r3, #8
 80028e2:	6013      	str	r3, [r2, #0]
 80028e4:	4b33      	ldr	r3, [pc, #204]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	4930      	ldr	r1, [pc, #192]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028f6:	4b2f      	ldr	r3, [pc, #188]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	021b      	lsls	r3, r3, #8
 8002904:	492b      	ldr	r1, [pc, #172]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002906:	4313      	orrs	r3, r2
 8002908:	604b      	str	r3, [r1, #4]
 800290a:	e01a      	b.n	8002942 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800290c:	4b29      	ldr	r3, [pc, #164]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a28      	ldr	r2, [pc, #160]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002912:	f023 0301 	bic.w	r3, r3, #1
 8002916:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002918:	f7fe fd4e 	bl	80013b8 <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002920:	f7fe fd4a 	bl	80013b8 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e31a      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002932:	4b20      	ldr	r3, [pc, #128]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f0      	bne.n	8002920 <HAL_RCC_OscConfig+0x1dc>
 800293e:	e000      	b.n	8002942 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002940:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b00      	cmp	r3, #0
 800294c:	d073      	beq.n	8002a36 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	2b08      	cmp	r3, #8
 8002952:	d005      	beq.n	8002960 <HAL_RCC_OscConfig+0x21c>
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	2b0c      	cmp	r3, #12
 8002958:	d10e      	bne.n	8002978 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2b03      	cmp	r3, #3
 800295e:	d10b      	bne.n	8002978 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002960:	4b14      	ldr	r3, [pc, #80]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d063      	beq.n	8002a34 <HAL_RCC_OscConfig+0x2f0>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d15f      	bne.n	8002a34 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e2f7      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002980:	d106      	bne.n	8002990 <HAL_RCC_OscConfig+0x24c>
 8002982:	4b0c      	ldr	r3, [pc, #48]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a0b      	ldr	r2, [pc, #44]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002988:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	e025      	b.n	80029dc <HAL_RCC_OscConfig+0x298>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002998:	d114      	bne.n	80029c4 <HAL_RCC_OscConfig+0x280>
 800299a:	4b06      	ldr	r3, [pc, #24]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a05      	ldr	r2, [pc, #20]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80029a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	4b03      	ldr	r3, [pc, #12]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a02      	ldr	r2, [pc, #8]	@ (80029b4 <HAL_RCC_OscConfig+0x270>)
 80029ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029b0:	6013      	str	r3, [r2, #0]
 80029b2:	e013      	b.n	80029dc <HAL_RCC_OscConfig+0x298>
 80029b4:	40021000 	.word	0x40021000
 80029b8:	08009524 	.word	0x08009524
 80029bc:	20040000 	.word	0x20040000
 80029c0:	20040004 	.word	0x20040004
 80029c4:	4ba0      	ldr	r3, [pc, #640]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a9f      	ldr	r2, [pc, #636]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 80029ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029ce:	6013      	str	r3, [r2, #0]
 80029d0:	4b9d      	ldr	r3, [pc, #628]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a9c      	ldr	r2, [pc, #624]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 80029d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d013      	beq.n	8002a0c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e4:	f7fe fce8 	bl	80013b8 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029ec:	f7fe fce4 	bl	80013b8 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b64      	cmp	r3, #100	@ 0x64
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e2b4      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029fe:	4b92      	ldr	r3, [pc, #584]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0f0      	beq.n	80029ec <HAL_RCC_OscConfig+0x2a8>
 8002a0a:	e014      	b.n	8002a36 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0c:	f7fe fcd4 	bl	80013b8 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a14:	f7fe fcd0 	bl	80013b8 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b64      	cmp	r3, #100	@ 0x64
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e2a0      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a26:	4b88      	ldr	r3, [pc, #544]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f0      	bne.n	8002a14 <HAL_RCC_OscConfig+0x2d0>
 8002a32:	e000      	b.n	8002a36 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d060      	beq.n	8002b04 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d005      	beq.n	8002a54 <HAL_RCC_OscConfig+0x310>
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	2b0c      	cmp	r3, #12
 8002a4c:	d119      	bne.n	8002a82 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d116      	bne.n	8002a82 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a54:	4b7c      	ldr	r3, [pc, #496]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d005      	beq.n	8002a6c <HAL_RCC_OscConfig+0x328>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e27d      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a6c:	4b76      	ldr	r3, [pc, #472]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	061b      	lsls	r3, r3, #24
 8002a7a:	4973      	ldr	r1, [pc, #460]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a80:	e040      	b.n	8002b04 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d023      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a8a:	4b6f      	ldr	r3, [pc, #444]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a6e      	ldr	r2, [pc, #440]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a96:	f7fe fc8f 	bl	80013b8 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a9c:	e008      	b.n	8002ab0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a9e:	f7fe fc8b 	bl	80013b8 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e25b      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ab0:	4b65      	ldr	r3, [pc, #404]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d0f0      	beq.n	8002a9e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002abc:	4b62      	ldr	r3, [pc, #392]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	691b      	ldr	r3, [r3, #16]
 8002ac8:	061b      	lsls	r3, r3, #24
 8002aca:	495f      	ldr	r1, [pc, #380]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	604b      	str	r3, [r1, #4]
 8002ad0:	e018      	b.n	8002b04 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ad2:	4b5d      	ldr	r3, [pc, #372]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a5c      	ldr	r2, [pc, #368]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002adc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ade:	f7fe fc6b 	bl	80013b8 <HAL_GetTick>
 8002ae2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ae4:	e008      	b.n	8002af8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ae6:	f7fe fc67 	bl	80013b8 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e237      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002af8:	4b53      	ldr	r3, [pc, #332]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1f0      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0308 	and.w	r3, r3, #8
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d03c      	beq.n	8002b8a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d01c      	beq.n	8002b52 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b18:	4b4b      	ldr	r3, [pc, #300]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b1e:	4a4a      	ldr	r2, [pc, #296]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b20:	f043 0301 	orr.w	r3, r3, #1
 8002b24:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b28:	f7fe fc46 	bl	80013b8 <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b30:	f7fe fc42 	bl	80013b8 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e212      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b42:	4b41      	ldr	r3, [pc, #260]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d0ef      	beq.n	8002b30 <HAL_RCC_OscConfig+0x3ec>
 8002b50:	e01b      	b.n	8002b8a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b52:	4b3d      	ldr	r3, [pc, #244]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b58:	4a3b      	ldr	r2, [pc, #236]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b5a:	f023 0301 	bic.w	r3, r3, #1
 8002b5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b62:	f7fe fc29 	bl	80013b8 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b68:	e008      	b.n	8002b7c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b6a:	f7fe fc25 	bl	80013b8 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e1f5      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b7c:	4b32      	ldr	r3, [pc, #200]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1ef      	bne.n	8002b6a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f000 80a6 	beq.w	8002ce4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10d      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ba8:	4b27      	ldr	r3, [pc, #156]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bac:	4a26      	ldr	r2, [pc, #152]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002bae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bb4:	4b24      	ldr	r3, [pc, #144]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002bb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bc4:	4b21      	ldr	r3, [pc, #132]	@ (8002c4c <HAL_RCC_OscConfig+0x508>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d118      	bne.n	8002c02 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bd0:	4b1e      	ldr	r3, [pc, #120]	@ (8002c4c <HAL_RCC_OscConfig+0x508>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002c4c <HAL_RCC_OscConfig+0x508>)
 8002bd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bda:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bdc:	f7fe fbec 	bl	80013b8 <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002be4:	f7fe fbe8 	bl	80013b8 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e1b8      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bf6:	4b15      	ldr	r3, [pc, #84]	@ (8002c4c <HAL_RCC_OscConfig+0x508>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d108      	bne.n	8002c1c <HAL_RCC_OscConfig+0x4d8>
 8002c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c10:	4a0d      	ldr	r2, [pc, #52]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c12:	f043 0301 	orr.w	r3, r3, #1
 8002c16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c1a:	e029      	b.n	8002c70 <HAL_RCC_OscConfig+0x52c>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	2b05      	cmp	r3, #5
 8002c22:	d115      	bne.n	8002c50 <HAL_RCC_OscConfig+0x50c>
 8002c24:	4b08      	ldr	r3, [pc, #32]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c2a:	4a07      	ldr	r2, [pc, #28]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c2c:	f043 0304 	orr.w	r3, r3, #4
 8002c30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c34:	4b04      	ldr	r3, [pc, #16]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c3a:	4a03      	ldr	r2, [pc, #12]	@ (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c3c:	f043 0301 	orr.w	r3, r3, #1
 8002c40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c44:	e014      	b.n	8002c70 <HAL_RCC_OscConfig+0x52c>
 8002c46:	bf00      	nop
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	40007000 	.word	0x40007000
 8002c50:	4b9d      	ldr	r3, [pc, #628]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c56:	4a9c      	ldr	r2, [pc, #624]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002c58:	f023 0301 	bic.w	r3, r3, #1
 8002c5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c60:	4b99      	ldr	r3, [pc, #612]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c66:	4a98      	ldr	r2, [pc, #608]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002c68:	f023 0304 	bic.w	r3, r3, #4
 8002c6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d016      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c78:	f7fe fb9e 	bl	80013b8 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c7e:	e00a      	b.n	8002c96 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c80:	f7fe fb9a 	bl	80013b8 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e168      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c96:	4b8c      	ldr	r3, [pc, #560]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0ed      	beq.n	8002c80 <HAL_RCC_OscConfig+0x53c>
 8002ca4:	e015      	b.n	8002cd2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca6:	f7fe fb87 	bl	80013b8 <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cac:	e00a      	b.n	8002cc4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cae:	f7fe fb83 	bl	80013b8 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e151      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cc4:	4b80      	ldr	r3, [pc, #512]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1ed      	bne.n	8002cae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cd2:	7ffb      	ldrb	r3, [r7, #31]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d105      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cd8:	4b7b      	ldr	r3, [pc, #492]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cdc:	4a7a      	ldr	r2, [pc, #488]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002cde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ce2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0320 	and.w	r3, r3, #32
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d03c      	beq.n	8002d6a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d01c      	beq.n	8002d32 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002cf8:	4b73      	ldr	r3, [pc, #460]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002cfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002cfe:	4a72      	ldr	r2, [pc, #456]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002d00:	f043 0301 	orr.w	r3, r3, #1
 8002d04:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d08:	f7fe fb56 	bl	80013b8 <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d10:	f7fe fb52 	bl	80013b8 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e122      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d22:	4b69      	ldr	r3, [pc, #420]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002d24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d0ef      	beq.n	8002d10 <HAL_RCC_OscConfig+0x5cc>
 8002d30:	e01b      	b.n	8002d6a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d32:	4b65      	ldr	r3, [pc, #404]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002d34:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d38:	4a63      	ldr	r2, [pc, #396]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002d3a:	f023 0301 	bic.w	r3, r3, #1
 8002d3e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d42:	f7fe fb39 	bl	80013b8 <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d48:	e008      	b.n	8002d5c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d4a:	f7fe fb35 	bl	80013b8 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e105      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d5c:	4b5a      	ldr	r3, [pc, #360]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002d5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1ef      	bne.n	8002d4a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f000 80f9 	beq.w	8002f66 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	f040 80cf 	bne.w	8002f1c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d7e:	4b52      	ldr	r3, [pc, #328]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	f003 0203 	and.w	r2, r3, #3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d12c      	bne.n	8002dec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d123      	bne.n	8002dec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dae:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d11b      	bne.n	8002dec <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dbe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d113      	bne.n	8002dec <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dce:	085b      	lsrs	r3, r3, #1
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d109      	bne.n	8002dec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	085b      	lsrs	r3, r3, #1
 8002de4:	3b01      	subs	r3, #1
 8002de6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d071      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	2b0c      	cmp	r3, #12
 8002df0:	d068      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002df2:	4b35      	ldr	r3, [pc, #212]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d105      	bne.n	8002e0a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002dfe:	4b32      	ldr	r3, [pc, #200]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e0ac      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a2d      	ldr	r2, [pc, #180]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002e14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e18:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e1a:	f7fe facd 	bl	80013b8 <HAL_GetTick>
 8002e1e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e22:	f7fe fac9 	bl	80013b8 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e099      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e34:	4b24      	ldr	r3, [pc, #144]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1f0      	bne.n	8002e22 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e40:	4b21      	ldr	r3, [pc, #132]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002e42:	68da      	ldr	r2, [r3, #12]
 8002e44:	4b21      	ldr	r3, [pc, #132]	@ (8002ecc <HAL_RCC_OscConfig+0x788>)
 8002e46:	4013      	ands	r3, r2
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e50:	3a01      	subs	r2, #1
 8002e52:	0112      	lsls	r2, r2, #4
 8002e54:	4311      	orrs	r1, r2
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e5a:	0212      	lsls	r2, r2, #8
 8002e5c:	4311      	orrs	r1, r2
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e62:	0852      	lsrs	r2, r2, #1
 8002e64:	3a01      	subs	r2, #1
 8002e66:	0552      	lsls	r2, r2, #21
 8002e68:	4311      	orrs	r1, r2
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e6e:	0852      	lsrs	r2, r2, #1
 8002e70:	3a01      	subs	r2, #1
 8002e72:	0652      	lsls	r2, r2, #25
 8002e74:	4311      	orrs	r1, r2
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e7a:	06d2      	lsls	r2, r2, #27
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	4912      	ldr	r1, [pc, #72]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e84:	4b10      	ldr	r3, [pc, #64]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a0f      	ldr	r2, [pc, #60]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002e8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e8e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e90:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	4a0c      	ldr	r2, [pc, #48]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002e96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e9a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e9c:	f7fe fa8c 	bl	80013b8 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea4:	f7fe fa88 	bl	80013b8 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e058      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eb6:	4b04      	ldr	r3, [pc, #16]	@ (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0f0      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ec2:	e050      	b.n	8002f66 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e04f      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ed0:	4b27      	ldr	r3, [pc, #156]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d144      	bne.n	8002f66 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002edc:	4b24      	ldr	r3, [pc, #144]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a23      	ldr	r2, [pc, #140]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002ee2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ee6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ee8:	4b21      	ldr	r3, [pc, #132]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	4a20      	ldr	r2, [pc, #128]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002eee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ef2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ef4:	f7fe fa60 	bl	80013b8 <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efc:	f7fe fa5c 	bl	80013b8 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e02c      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f0e:	4b18      	ldr	r3, [pc, #96]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0f0      	beq.n	8002efc <HAL_RCC_OscConfig+0x7b8>
 8002f1a:	e024      	b.n	8002f66 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	2b0c      	cmp	r3, #12
 8002f20:	d01f      	beq.n	8002f62 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f22:	4b13      	ldr	r3, [pc, #76]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a12      	ldr	r2, [pc, #72]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002f28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2e:	f7fe fa43 	bl	80013b8 <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f36:	f7fe fa3f 	bl	80013b8 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e00f      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f48:	4b09      	ldr	r3, [pc, #36]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d1f0      	bne.n	8002f36 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002f54:	4b06      	ldr	r3, [pc, #24]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002f56:	68da      	ldr	r2, [r3, #12]
 8002f58:	4905      	ldr	r1, [pc, #20]	@ (8002f70 <HAL_RCC_OscConfig+0x82c>)
 8002f5a:	4b06      	ldr	r3, [pc, #24]	@ (8002f74 <HAL_RCC_OscConfig+0x830>)
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	60cb      	str	r3, [r1, #12]
 8002f60:	e001      	b.n	8002f66 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3720      	adds	r7, #32
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	40021000 	.word	0x40021000
 8002f74:	feeefffc 	.word	0xfeeefffc

08002f78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002f82:	2300      	movs	r3, #0
 8002f84:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d101      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e11d      	b.n	80031cc <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f90:	4b90      	ldr	r3, [pc, #576]	@ (80031d4 <HAL_RCC_ClockConfig+0x25c>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 030f 	and.w	r3, r3, #15
 8002f98:	683a      	ldr	r2, [r7, #0]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d910      	bls.n	8002fc0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f9e:	4b8d      	ldr	r3, [pc, #564]	@ (80031d4 <HAL_RCC_ClockConfig+0x25c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f023 020f 	bic.w	r2, r3, #15
 8002fa6:	498b      	ldr	r1, [pc, #556]	@ (80031d4 <HAL_RCC_ClockConfig+0x25c>)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fae:	4b89      	ldr	r3, [pc, #548]	@ (80031d4 <HAL_RCC_ClockConfig+0x25c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	683a      	ldr	r2, [r7, #0]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d001      	beq.n	8002fc0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e105      	b.n	80031cc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d010      	beq.n	8002fee <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	4b81      	ldr	r3, [pc, #516]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d908      	bls.n	8002fee <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fdc:	4b7e      	ldr	r3, [pc, #504]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	497b      	ldr	r1, [pc, #492]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d079      	beq.n	80030ee <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	d11e      	bne.n	8003040 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003002:	4b75      	ldr	r3, [pc, #468]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e0dc      	b.n	80031cc <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003012:	f000 fa09 	bl	8003428 <RCC_GetSysClockFreqFromPLLSource>
 8003016:	4603      	mov	r3, r0
 8003018:	4a70      	ldr	r2, [pc, #448]	@ (80031dc <HAL_RCC_ClockConfig+0x264>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d946      	bls.n	80030ac <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800301e:	4b6e      	ldr	r3, [pc, #440]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d140      	bne.n	80030ac <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800302a:	4b6b      	ldr	r3, [pc, #428]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003032:	4a69      	ldr	r2, [pc, #420]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8003034:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003038:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800303a:	2380      	movs	r3, #128	@ 0x80
 800303c:	617b      	str	r3, [r7, #20]
 800303e:	e035      	b.n	80030ac <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	2b02      	cmp	r3, #2
 8003046:	d107      	bne.n	8003058 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003048:	4b63      	ldr	r3, [pc, #396]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d115      	bne.n	8003080 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e0b9      	b.n	80031cc <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d107      	bne.n	8003070 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003060:	4b5d      	ldr	r3, [pc, #372]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d109      	bne.n	8003080 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e0ad      	b.n	80031cc <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003070:	4b59      	ldr	r3, [pc, #356]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003078:	2b00      	cmp	r3, #0
 800307a:	d101      	bne.n	8003080 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e0a5      	b.n	80031cc <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003080:	f000 f8b4 	bl	80031ec <HAL_RCC_GetSysClockFreq>
 8003084:	4603      	mov	r3, r0
 8003086:	4a55      	ldr	r2, [pc, #340]	@ (80031dc <HAL_RCC_ClockConfig+0x264>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d90f      	bls.n	80030ac <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800308c:	4b52      	ldr	r3, [pc, #328]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d109      	bne.n	80030ac <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003098:	4b4f      	ldr	r3, [pc, #316]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030a0:	4a4d      	ldr	r2, [pc, #308]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 80030a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030a6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80030a8:	2380      	movs	r3, #128	@ 0x80
 80030aa:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030ac:	4b4a      	ldr	r3, [pc, #296]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f023 0203 	bic.w	r2, r3, #3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	4947      	ldr	r1, [pc, #284]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030be:	f7fe f97b 	bl	80013b8 <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c4:	e00a      	b.n	80030dc <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c6:	f7fe f977 	bl	80013b8 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d901      	bls.n	80030dc <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e077      	b.n	80031cc <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030dc:	4b3e      	ldr	r3, [pc, #248]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 020c 	and.w	r2, r3, #12
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d1eb      	bne.n	80030c6 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2b80      	cmp	r3, #128	@ 0x80
 80030f2:	d105      	bne.n	8003100 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80030f4:	4b38      	ldr	r3, [pc, #224]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	4a37      	ldr	r2, [pc, #220]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 80030fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030fe:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d010      	beq.n	800312e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	4b31      	ldr	r3, [pc, #196]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003118:	429a      	cmp	r2, r3
 800311a:	d208      	bcs.n	800312e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800311c:	4b2e      	ldr	r3, [pc, #184]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	492b      	ldr	r1, [pc, #172]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 800312a:	4313      	orrs	r3, r2
 800312c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800312e:	4b29      	ldr	r3, [pc, #164]	@ (80031d4 <HAL_RCC_ClockConfig+0x25c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 030f 	and.w	r3, r3, #15
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	429a      	cmp	r2, r3
 800313a:	d210      	bcs.n	800315e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800313c:	4b25      	ldr	r3, [pc, #148]	@ (80031d4 <HAL_RCC_ClockConfig+0x25c>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f023 020f 	bic.w	r2, r3, #15
 8003144:	4923      	ldr	r1, [pc, #140]	@ (80031d4 <HAL_RCC_ClockConfig+0x25c>)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	4313      	orrs	r3, r2
 800314a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800314c:	4b21      	ldr	r3, [pc, #132]	@ (80031d4 <HAL_RCC_ClockConfig+0x25c>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 030f 	and.w	r3, r3, #15
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	429a      	cmp	r2, r3
 8003158:	d001      	beq.n	800315e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e036      	b.n	80031cc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0304 	and.w	r3, r3, #4
 8003166:	2b00      	cmp	r3, #0
 8003168:	d008      	beq.n	800317c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800316a:	4b1b      	ldr	r3, [pc, #108]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	4918      	ldr	r1, [pc, #96]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8003178:	4313      	orrs	r3, r2
 800317a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0308 	and.w	r3, r3, #8
 8003184:	2b00      	cmp	r3, #0
 8003186:	d009      	beq.n	800319c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003188:	4b13      	ldr	r3, [pc, #76]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	00db      	lsls	r3, r3, #3
 8003196:	4910      	ldr	r1, [pc, #64]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 8003198:	4313      	orrs	r3, r2
 800319a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800319c:	f000 f826 	bl	80031ec <HAL_RCC_GetSysClockFreq>
 80031a0:	4602      	mov	r2, r0
 80031a2:	4b0d      	ldr	r3, [pc, #52]	@ (80031d8 <HAL_RCC_ClockConfig+0x260>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	091b      	lsrs	r3, r3, #4
 80031a8:	f003 030f 	and.w	r3, r3, #15
 80031ac:	490c      	ldr	r1, [pc, #48]	@ (80031e0 <HAL_RCC_ClockConfig+0x268>)
 80031ae:	5ccb      	ldrb	r3, [r1, r3]
 80031b0:	f003 031f 	and.w	r3, r3, #31
 80031b4:	fa22 f303 	lsr.w	r3, r2, r3
 80031b8:	4a0a      	ldr	r2, [pc, #40]	@ (80031e4 <HAL_RCC_ClockConfig+0x26c>)
 80031ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031bc:	4b0a      	ldr	r3, [pc, #40]	@ (80031e8 <HAL_RCC_ClockConfig+0x270>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7fe f8a9 	bl	8001318 <HAL_InitTick>
 80031c6:	4603      	mov	r3, r0
 80031c8:	73fb      	strb	r3, [r7, #15]

  return status;
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3718      	adds	r7, #24
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	40022000 	.word	0x40022000
 80031d8:	40021000 	.word	0x40021000
 80031dc:	04c4b400 	.word	0x04c4b400
 80031e0:	08009524 	.word	0x08009524
 80031e4:	20040000 	.word	0x20040000
 80031e8:	20040004 	.word	0x20040004

080031ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b089      	sub	sp, #36	@ 0x24
 80031f0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80031f2:	2300      	movs	r3, #0
 80031f4:	61fb      	str	r3, [r7, #28]
 80031f6:	2300      	movs	r3, #0
 80031f8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031fa:	4b3e      	ldr	r3, [pc, #248]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 030c 	and.w	r3, r3, #12
 8003202:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003204:	4b3b      	ldr	r3, [pc, #236]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d005      	beq.n	8003220 <HAL_RCC_GetSysClockFreq+0x34>
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	2b0c      	cmp	r3, #12
 8003218:	d121      	bne.n	800325e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d11e      	bne.n	800325e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003220:	4b34      	ldr	r3, [pc, #208]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0308 	and.w	r3, r3, #8
 8003228:	2b00      	cmp	r3, #0
 800322a:	d107      	bne.n	800323c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800322c:	4b31      	ldr	r3, [pc, #196]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800322e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003232:	0a1b      	lsrs	r3, r3, #8
 8003234:	f003 030f 	and.w	r3, r3, #15
 8003238:	61fb      	str	r3, [r7, #28]
 800323a:	e005      	b.n	8003248 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800323c:	4b2d      	ldr	r3, [pc, #180]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	091b      	lsrs	r3, r3, #4
 8003242:	f003 030f 	and.w	r3, r3, #15
 8003246:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003248:	4a2b      	ldr	r2, [pc, #172]	@ (80032f8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003250:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10d      	bne.n	8003274 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800325c:	e00a      	b.n	8003274 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	2b04      	cmp	r3, #4
 8003262:	d102      	bne.n	800326a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003264:	4b25      	ldr	r3, [pc, #148]	@ (80032fc <HAL_RCC_GetSysClockFreq+0x110>)
 8003266:	61bb      	str	r3, [r7, #24]
 8003268:	e004      	b.n	8003274 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	2b08      	cmp	r3, #8
 800326e:	d101      	bne.n	8003274 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003270:	4b23      	ldr	r3, [pc, #140]	@ (8003300 <HAL_RCC_GetSysClockFreq+0x114>)
 8003272:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	2b0c      	cmp	r3, #12
 8003278:	d134      	bne.n	80032e4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800327a:	4b1e      	ldr	r3, [pc, #120]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	f003 0303 	and.w	r3, r3, #3
 8003282:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2b02      	cmp	r3, #2
 8003288:	d003      	beq.n	8003292 <HAL_RCC_GetSysClockFreq+0xa6>
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	2b03      	cmp	r3, #3
 800328e:	d003      	beq.n	8003298 <HAL_RCC_GetSysClockFreq+0xac>
 8003290:	e005      	b.n	800329e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003292:	4b1a      	ldr	r3, [pc, #104]	@ (80032fc <HAL_RCC_GetSysClockFreq+0x110>)
 8003294:	617b      	str	r3, [r7, #20]
      break;
 8003296:	e005      	b.n	80032a4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003298:	4b19      	ldr	r3, [pc, #100]	@ (8003300 <HAL_RCC_GetSysClockFreq+0x114>)
 800329a:	617b      	str	r3, [r7, #20]
      break;
 800329c:	e002      	b.n	80032a4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	617b      	str	r3, [r7, #20]
      break;
 80032a2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032a4:	4b13      	ldr	r3, [pc, #76]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	091b      	lsrs	r3, r3, #4
 80032aa:	f003 030f 	and.w	r3, r3, #15
 80032ae:	3301      	adds	r3, #1
 80032b0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032b2:	4b10      	ldr	r3, [pc, #64]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	fb03 f202 	mul.w	r2, r3, r2
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032ca:	4b0a      	ldr	r3, [pc, #40]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	0e5b      	lsrs	r3, r3, #25
 80032d0:	f003 0303 	and.w	r3, r3, #3
 80032d4:	3301      	adds	r3, #1
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80032da:	697a      	ldr	r2, [r7, #20]
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80032e4:	69bb      	ldr	r3, [r7, #24]
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3724      	adds	r7, #36	@ 0x24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	40021000 	.word	0x40021000
 80032f8:	0800953c 	.word	0x0800953c
 80032fc:	00f42400 	.word	0x00f42400
 8003300:	007a1200 	.word	0x007a1200

08003304 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003308:	4b03      	ldr	r3, [pc, #12]	@ (8003318 <HAL_RCC_GetHCLKFreq+0x14>)
 800330a:	681b      	ldr	r3, [r3, #0]
}
 800330c:	4618      	mov	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	20040000 	.word	0x20040000

0800331c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003320:	f7ff fff0 	bl	8003304 <HAL_RCC_GetHCLKFreq>
 8003324:	4602      	mov	r2, r0
 8003326:	4b06      	ldr	r3, [pc, #24]	@ (8003340 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	0a1b      	lsrs	r3, r3, #8
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	4904      	ldr	r1, [pc, #16]	@ (8003344 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003332:	5ccb      	ldrb	r3, [r1, r3]
 8003334:	f003 031f 	and.w	r3, r3, #31
 8003338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800333c:	4618      	mov	r0, r3
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40021000 	.word	0x40021000
 8003344:	08009534 	.word	0x08009534

08003348 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800334c:	f7ff ffda 	bl	8003304 <HAL_RCC_GetHCLKFreq>
 8003350:	4602      	mov	r2, r0
 8003352:	4b06      	ldr	r3, [pc, #24]	@ (800336c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	0adb      	lsrs	r3, r3, #11
 8003358:	f003 0307 	and.w	r3, r3, #7
 800335c:	4904      	ldr	r1, [pc, #16]	@ (8003370 <HAL_RCC_GetPCLK2Freq+0x28>)
 800335e:	5ccb      	ldrb	r3, [r1, r3]
 8003360:	f003 031f 	and.w	r3, r3, #31
 8003364:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003368:	4618      	mov	r0, r3
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40021000 	.word	0x40021000
 8003370:	08009534 	.word	0x08009534

08003374 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800337c:	2300      	movs	r3, #0
 800337e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003380:	4b27      	ldr	r3, [pc, #156]	@ (8003420 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003384:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d003      	beq.n	8003394 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800338c:	f7ff f906 	bl	800259c <HAL_PWREx_GetVoltageRange>
 8003390:	6178      	str	r0, [r7, #20]
 8003392:	e014      	b.n	80033be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003394:	4b22      	ldr	r3, [pc, #136]	@ (8003420 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003398:	4a21      	ldr	r2, [pc, #132]	@ (8003420 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800339a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800339e:	6593      	str	r3, [r2, #88]	@ 0x58
 80033a0:	4b1f      	ldr	r3, [pc, #124]	@ (8003420 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80033a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a8:	60fb      	str	r3, [r7, #12]
 80033aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80033ac:	f7ff f8f6 	bl	800259c <HAL_PWREx_GetVoltageRange>
 80033b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80033b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003420 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80033b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b6:	4a1a      	ldr	r2, [pc, #104]	@ (8003420 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80033b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033bc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033c4:	d10b      	bne.n	80033de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b80      	cmp	r3, #128	@ 0x80
 80033ca:	d913      	bls.n	80033f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2ba0      	cmp	r3, #160	@ 0xa0
 80033d0:	d902      	bls.n	80033d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033d2:	2302      	movs	r3, #2
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	e00d      	b.n	80033f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033d8:	2301      	movs	r3, #1
 80033da:	613b      	str	r3, [r7, #16]
 80033dc:	e00a      	b.n	80033f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80033e2:	d902      	bls.n	80033ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80033e4:	2302      	movs	r3, #2
 80033e6:	613b      	str	r3, [r7, #16]
 80033e8:	e004      	b.n	80033f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b70      	cmp	r3, #112	@ 0x70
 80033ee:	d101      	bne.n	80033f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033f0:	2301      	movs	r3, #1
 80033f2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003424 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f023 020f 	bic.w	r2, r3, #15
 80033fc:	4909      	ldr	r1, [pc, #36]	@ (8003424 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	4313      	orrs	r3, r2
 8003402:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003404:	4b07      	ldr	r3, [pc, #28]	@ (8003424 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 030f 	and.w	r3, r3, #15
 800340c:	693a      	ldr	r2, [r7, #16]
 800340e:	429a      	cmp	r2, r3
 8003410:	d001      	beq.n	8003416 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e000      	b.n	8003418 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3718      	adds	r7, #24
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	40021000 	.word	0x40021000
 8003424:	40022000 	.word	0x40022000

08003428 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003428:	b480      	push	{r7}
 800342a:	b087      	sub	sp, #28
 800342c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800342e:	4b2d      	ldr	r3, [pc, #180]	@ (80034e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2b03      	cmp	r3, #3
 800343c:	d00b      	beq.n	8003456 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2b03      	cmp	r3, #3
 8003442:	d825      	bhi.n	8003490 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d008      	beq.n	800345c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2b02      	cmp	r3, #2
 800344e:	d11f      	bne.n	8003490 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003450:	4b25      	ldr	r3, [pc, #148]	@ (80034e8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003452:	613b      	str	r3, [r7, #16]
    break;
 8003454:	e01f      	b.n	8003496 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003456:	4b25      	ldr	r3, [pc, #148]	@ (80034ec <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003458:	613b      	str	r3, [r7, #16]
    break;
 800345a:	e01c      	b.n	8003496 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800345c:	4b21      	ldr	r3, [pc, #132]	@ (80034e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0308 	and.w	r3, r3, #8
 8003464:	2b00      	cmp	r3, #0
 8003466:	d107      	bne.n	8003478 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003468:	4b1e      	ldr	r3, [pc, #120]	@ (80034e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800346a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800346e:	0a1b      	lsrs	r3, r3, #8
 8003470:	f003 030f 	and.w	r3, r3, #15
 8003474:	617b      	str	r3, [r7, #20]
 8003476:	e005      	b.n	8003484 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003478:	4b1a      	ldr	r3, [pc, #104]	@ (80034e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	091b      	lsrs	r3, r3, #4
 800347e:	f003 030f 	and.w	r3, r3, #15
 8003482:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003484:	4a1a      	ldr	r2, [pc, #104]	@ (80034f0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800348c:	613b      	str	r3, [r7, #16]
    break;
 800348e:	e002      	b.n	8003496 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003490:	2300      	movs	r3, #0
 8003492:	613b      	str	r3, [r7, #16]
    break;
 8003494:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003496:	4b13      	ldr	r3, [pc, #76]	@ (80034e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	091b      	lsrs	r3, r3, #4
 800349c:	f003 030f 	and.w	r3, r3, #15
 80034a0:	3301      	adds	r3, #1
 80034a2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80034a4:	4b0f      	ldr	r3, [pc, #60]	@ (80034e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	0a1b      	lsrs	r3, r3, #8
 80034aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	fb03 f202 	mul.w	r2, r3, r2
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ba:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034bc:	4b09      	ldr	r3, [pc, #36]	@ (80034e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	0e5b      	lsrs	r3, r3, #25
 80034c2:	f003 0303 	and.w	r3, r3, #3
 80034c6:	3301      	adds	r3, #1
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80034d6:	683b      	ldr	r3, [r7, #0]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	371c      	adds	r7, #28
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	40021000 	.word	0x40021000
 80034e8:	00f42400 	.word	0x00f42400
 80034ec:	007a1200 	.word	0x007a1200
 80034f0:	0800953c 	.word	0x0800953c

080034f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034fc:	2300      	movs	r3, #0
 80034fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003500:	2300      	movs	r3, #0
 8003502:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800350c:	2b00      	cmp	r3, #0
 800350e:	d040      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003514:	2b80      	cmp	r3, #128	@ 0x80
 8003516:	d02a      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003518:	2b80      	cmp	r3, #128	@ 0x80
 800351a:	d825      	bhi.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800351c:	2b60      	cmp	r3, #96	@ 0x60
 800351e:	d026      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003520:	2b60      	cmp	r3, #96	@ 0x60
 8003522:	d821      	bhi.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003524:	2b40      	cmp	r3, #64	@ 0x40
 8003526:	d006      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003528:	2b40      	cmp	r3, #64	@ 0x40
 800352a:	d81d      	bhi.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800352c:	2b00      	cmp	r3, #0
 800352e:	d009      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003530:	2b20      	cmp	r3, #32
 8003532:	d010      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003534:	e018      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003536:	4b89      	ldr	r3, [pc, #548]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	4a88      	ldr	r2, [pc, #544]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800353c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003540:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003542:	e015      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3304      	adds	r3, #4
 8003548:	2100      	movs	r1, #0
 800354a:	4618      	mov	r0, r3
 800354c:	f000 fb02 	bl	8003b54 <RCCEx_PLLSAI1_Config>
 8003550:	4603      	mov	r3, r0
 8003552:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003554:	e00c      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3320      	adds	r3, #32
 800355a:	2100      	movs	r1, #0
 800355c:	4618      	mov	r0, r3
 800355e:	f000 fbed 	bl	8003d3c <RCCEx_PLLSAI2_Config>
 8003562:	4603      	mov	r3, r0
 8003564:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003566:	e003      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	74fb      	strb	r3, [r7, #19]
      break;
 800356c:	e000      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800356e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003570:	7cfb      	ldrb	r3, [r7, #19]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10b      	bne.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003576:	4b79      	ldr	r3, [pc, #484]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003578:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800357c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003584:	4975      	ldr	r1, [pc, #468]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003586:	4313      	orrs	r3, r2
 8003588:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800358c:	e001      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800358e:	7cfb      	ldrb	r3, [r7, #19]
 8003590:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d047      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035a6:	d030      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80035a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ac:	d82a      	bhi.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80035ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035b2:	d02a      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80035b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035b8:	d824      	bhi.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80035ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035be:	d008      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80035c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035c4:	d81e      	bhi.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00a      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80035ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035ce:	d010      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80035d0:	e018      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035d2:	4b62      	ldr	r3, [pc, #392]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	4a61      	ldr	r2, [pc, #388]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035dc:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035de:	e015      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3304      	adds	r3, #4
 80035e4:	2100      	movs	r1, #0
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 fab4 	bl	8003b54 <RCCEx_PLLSAI1_Config>
 80035ec:	4603      	mov	r3, r0
 80035ee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035f0:	e00c      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	3320      	adds	r3, #32
 80035f6:	2100      	movs	r1, #0
 80035f8:	4618      	mov	r0, r3
 80035fa:	f000 fb9f 	bl	8003d3c <RCCEx_PLLSAI2_Config>
 80035fe:	4603      	mov	r3, r0
 8003600:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003602:	e003      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	74fb      	strb	r3, [r7, #19]
      break;
 8003608:	e000      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800360a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800360c:	7cfb      	ldrb	r3, [r7, #19]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10b      	bne.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003612:	4b52      	ldr	r3, [pc, #328]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003614:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003618:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003620:	494e      	ldr	r1, [pc, #312]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003622:	4313      	orrs	r3, r2
 8003624:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003628:	e001      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800362a:	7cfb      	ldrb	r3, [r7, #19]
 800362c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 809f 	beq.w	800377a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800363c:	2300      	movs	r3, #0
 800363e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003640:	4b46      	ldr	r3, [pc, #280]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d101      	bne.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800364c:	2301      	movs	r3, #1
 800364e:	e000      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003650:	2300      	movs	r3, #0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00d      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003656:	4b41      	ldr	r3, [pc, #260]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365a:	4a40      	ldr	r2, [pc, #256]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800365c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003660:	6593      	str	r3, [r2, #88]	@ 0x58
 8003662:	4b3e      	ldr	r3, [pc, #248]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800366a:	60bb      	str	r3, [r7, #8]
 800366c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800366e:	2301      	movs	r3, #1
 8003670:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003672:	4b3b      	ldr	r3, [pc, #236]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a3a      	ldr	r2, [pc, #232]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800367c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800367e:	f7fd fe9b 	bl	80013b8 <HAL_GetTick>
 8003682:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003684:	e009      	b.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003686:	f7fd fe97 	bl	80013b8 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b02      	cmp	r3, #2
 8003692:	d902      	bls.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	74fb      	strb	r3, [r7, #19]
        break;
 8003698:	e005      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800369a:	4b31      	ldr	r3, [pc, #196]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d0ef      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80036a6:	7cfb      	ldrb	r3, [r7, #19]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d15b      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036ac:	4b2b      	ldr	r3, [pc, #172]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036b6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d01f      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d019      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036ca:	4b24      	ldr	r3, [pc, #144]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036d4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036d6:	4b21      	ldr	r3, [pc, #132]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036dc:	4a1f      	ldr	r2, [pc, #124]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036e6:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ec:	4a1b      	ldr	r2, [pc, #108]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036f6:	4a19      	ldr	r2, [pc, #100]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b00      	cmp	r3, #0
 8003706:	d016      	beq.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003708:	f7fd fe56 	bl	80013b8 <HAL_GetTick>
 800370c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800370e:	e00b      	b.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003710:	f7fd fe52 	bl	80013b8 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800371e:	4293      	cmp	r3, r2
 8003720:	d902      	bls.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	74fb      	strb	r3, [r7, #19]
            break;
 8003726:	e006      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003728:	4b0c      	ldr	r3, [pc, #48]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800372a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b00      	cmp	r3, #0
 8003734:	d0ec      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003736:	7cfb      	ldrb	r3, [r7, #19]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10c      	bne.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800373c:	4b07      	ldr	r3, [pc, #28]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800373e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003742:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800374c:	4903      	ldr	r1, [pc, #12]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800374e:	4313      	orrs	r3, r2
 8003750:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003754:	e008      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003756:	7cfb      	ldrb	r3, [r7, #19]
 8003758:	74bb      	strb	r3, [r7, #18]
 800375a:	e005      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800375c:	40021000 	.word	0x40021000
 8003760:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003764:	7cfb      	ldrb	r3, [r7, #19]
 8003766:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003768:	7c7b      	ldrb	r3, [r7, #17]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d105      	bne.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800376e:	4ba0      	ldr	r3, [pc, #640]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003772:	4a9f      	ldr	r2, [pc, #636]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003774:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003778:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003786:	4b9a      	ldr	r3, [pc, #616]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800378c:	f023 0203 	bic.w	r2, r3, #3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003794:	4996      	ldr	r1, [pc, #600]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003796:	4313      	orrs	r3, r2
 8003798:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0302 	and.w	r3, r3, #2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00a      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037a8:	4b91      	ldr	r3, [pc, #580]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ae:	f023 020c 	bic.w	r2, r3, #12
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b6:	498e      	ldr	r1, [pc, #568]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0304 	and.w	r3, r3, #4
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00a      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037ca:	4b89      	ldr	r3, [pc, #548]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d8:	4985      	ldr	r1, [pc, #532]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0308 	and.w	r3, r3, #8
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d00a      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037ec:	4b80      	ldr	r3, [pc, #512]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037fa:	497d      	ldr	r1, [pc, #500]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037fc:	4313      	orrs	r3, r2
 80037fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0310 	and.w	r3, r3, #16
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00a      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800380e:	4b78      	ldr	r3, [pc, #480]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003814:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800381c:	4974      	ldr	r1, [pc, #464]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800381e:	4313      	orrs	r3, r2
 8003820:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0320 	and.w	r3, r3, #32
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00a      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003830:	4b6f      	ldr	r3, [pc, #444]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003836:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800383e:	496c      	ldr	r1, [pc, #432]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003840:	4313      	orrs	r3, r2
 8003842:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00a      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003852:	4b67      	ldr	r3, [pc, #412]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003858:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003860:	4963      	ldr	r1, [pc, #396]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003862:	4313      	orrs	r3, r2
 8003864:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00a      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003874:	4b5e      	ldr	r3, [pc, #376]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800387a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003882:	495b      	ldr	r1, [pc, #364]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003884:	4313      	orrs	r3, r2
 8003886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00a      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003896:	4b56      	ldr	r3, [pc, #344]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800389c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a4:	4952      	ldr	r1, [pc, #328]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00a      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038b8:	4b4d      	ldr	r3, [pc, #308]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c6:	494a      	ldr	r1, [pc, #296]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00a      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038da:	4b45      	ldr	r3, [pc, #276]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038e8:	4941      	ldr	r1, [pc, #260]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00a      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80038fc:	4b3c      	ldr	r3, [pc, #240]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003902:	f023 0203 	bic.w	r2, r3, #3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800390a:	4939      	ldr	r1, [pc, #228]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800390c:	4313      	orrs	r3, r2
 800390e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d028      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800391e:	4b34      	ldr	r3, [pc, #208]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003924:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800392c:	4930      	ldr	r1, [pc, #192]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800392e:	4313      	orrs	r3, r2
 8003930:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003938:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800393c:	d106      	bne.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800393e:	4b2c      	ldr	r3, [pc, #176]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	4a2b      	ldr	r2, [pc, #172]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003944:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003948:	60d3      	str	r3, [r2, #12]
 800394a:	e011      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003950:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003954:	d10c      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	3304      	adds	r3, #4
 800395a:	2101      	movs	r1, #1
 800395c:	4618      	mov	r0, r3
 800395e:	f000 f8f9 	bl	8003b54 <RCCEx_PLLSAI1_Config>
 8003962:	4603      	mov	r3, r0
 8003964:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003966:	7cfb      	ldrb	r3, [r7, #19]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800396c:	7cfb      	ldrb	r3, [r7, #19]
 800396e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d04d      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003980:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003984:	d108      	bne.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003986:	4b1a      	ldr	r3, [pc, #104]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003988:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800398c:	4a18      	ldr	r2, [pc, #96]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800398e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003992:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003996:	e012      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003998:	4b15      	ldr	r3, [pc, #84]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800399a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800399e:	4a14      	ldr	r2, [pc, #80]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80039a4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80039a8:	4b11      	ldr	r3, [pc, #68]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039b6:	490e      	ldr	r1, [pc, #56]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039c6:	d106      	bne.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039c8:	4b09      	ldr	r3, [pc, #36]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	4a08      	ldr	r2, [pc, #32]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039d2:	60d3      	str	r3, [r2, #12]
 80039d4:	e020      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039de:	d109      	bne.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039e0:	4b03      	ldr	r3, [pc, #12]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	4a02      	ldr	r2, [pc, #8]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ea:	60d3      	str	r3, [r2, #12]
 80039ec:	e014      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80039ee:	bf00      	nop
 80039f0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80039fc:	d10c      	bne.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3304      	adds	r3, #4
 8003a02:	2101      	movs	r1, #1
 8003a04:	4618      	mov	r0, r3
 8003a06:	f000 f8a5 	bl	8003b54 <RCCEx_PLLSAI1_Config>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a0e:	7cfb      	ldrb	r3, [r7, #19]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d001      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003a14:	7cfb      	ldrb	r3, [r7, #19]
 8003a16:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d028      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a24:	4b4a      	ldr	r3, [pc, #296]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a2a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a32:	4947      	ldr	r1, [pc, #284]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a42:	d106      	bne.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a44:	4b42      	ldr	r3, [pc, #264]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	4a41      	ldr	r2, [pc, #260]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a4e:	60d3      	str	r3, [r2, #12]
 8003a50:	e011      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a56:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a5a:	d10c      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	3304      	adds	r3, #4
 8003a60:	2101      	movs	r1, #1
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 f876 	bl	8003b54 <RCCEx_PLLSAI1_Config>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a6c:	7cfb      	ldrb	r3, [r7, #19]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003a72:	7cfb      	ldrb	r3, [r7, #19]
 8003a74:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d01e      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a82:	4b33      	ldr	r3, [pc, #204]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a88:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a92:	492f      	ldr	r1, [pc, #188]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aa0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003aa4:	d10c      	bne.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	2102      	movs	r1, #2
 8003aac:	4618      	mov	r0, r3
 8003aae:	f000 f851 	bl	8003b54 <RCCEx_PLLSAI1_Config>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ab6:	7cfb      	ldrb	r3, [r7, #19]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003abc:	7cfb      	ldrb	r3, [r7, #19]
 8003abe:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00b      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003acc:	4b20      	ldr	r3, [pc, #128]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ace:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ad2:	f023 0204 	bic.w	r2, r3, #4
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003adc:	491c      	ldr	r1, [pc, #112]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00b      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003af0:	4b17      	ldr	r3, [pc, #92]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003af2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003af6:	f023 0218 	bic.w	r2, r3, #24
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b00:	4913      	ldr	r1, [pc, #76]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d017      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003b14:	4b0e      	ldr	r3, [pc, #56]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b24:	490a      	ldr	r1, [pc, #40]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b36:	d105      	bne.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b38:	4b05      	ldr	r3, [pc, #20]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	4a04      	ldr	r2, [pc, #16]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b42:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003b44:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3718      	adds	r7, #24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40021000 	.word	0x40021000

08003b54 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b62:	4b72      	ldr	r3, [pc, #456]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	f003 0303 	and.w	r3, r3, #3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00e      	beq.n	8003b8c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b6e:	4b6f      	ldr	r3, [pc, #444]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	f003 0203 	and.w	r2, r3, #3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d103      	bne.n	8003b86 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
       ||
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d142      	bne.n	8003c0c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	73fb      	strb	r3, [r7, #15]
 8003b8a:	e03f      	b.n	8003c0c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2b03      	cmp	r3, #3
 8003b92:	d018      	beq.n	8003bc6 <RCCEx_PLLSAI1_Config+0x72>
 8003b94:	2b03      	cmp	r3, #3
 8003b96:	d825      	bhi.n	8003be4 <RCCEx_PLLSAI1_Config+0x90>
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d002      	beq.n	8003ba2 <RCCEx_PLLSAI1_Config+0x4e>
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d009      	beq.n	8003bb4 <RCCEx_PLLSAI1_Config+0x60>
 8003ba0:	e020      	b.n	8003be4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ba2:	4b62      	ldr	r3, [pc, #392]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d11d      	bne.n	8003bea <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bb2:	e01a      	b.n	8003bea <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003bb4:	4b5d      	ldr	r3, [pc, #372]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d116      	bne.n	8003bee <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bc4:	e013      	b.n	8003bee <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003bc6:	4b59      	ldr	r3, [pc, #356]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10f      	bne.n	8003bf2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bd2:	4b56      	ldr	r3, [pc, #344]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d109      	bne.n	8003bf2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003be2:	e006      	b.n	8003bf2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	73fb      	strb	r3, [r7, #15]
      break;
 8003be8:	e004      	b.n	8003bf4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003bea:	bf00      	nop
 8003bec:	e002      	b.n	8003bf4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003bee:	bf00      	nop
 8003bf0:	e000      	b.n	8003bf4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003bf2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d108      	bne.n	8003c0c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003bfa:	4b4c      	ldr	r3, [pc, #304]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	f023 0203 	bic.w	r2, r3, #3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4949      	ldr	r1, [pc, #292]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003c0c:	7bfb      	ldrb	r3, [r7, #15]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f040 8086 	bne.w	8003d20 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c14:	4b45      	ldr	r3, [pc, #276]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a44      	ldr	r2, [pc, #272]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c20:	f7fd fbca 	bl	80013b8 <HAL_GetTick>
 8003c24:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c26:	e009      	b.n	8003c3c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c28:	f7fd fbc6 	bl	80013b8 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d902      	bls.n	8003c3c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	73fb      	strb	r3, [r7, #15]
        break;
 8003c3a:	e005      	b.n	8003c48 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c3c:	4b3b      	ldr	r3, [pc, #236]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1ef      	bne.n	8003c28 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003c48:	7bfb      	ldrb	r3, [r7, #15]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d168      	bne.n	8003d20 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d113      	bne.n	8003c7c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c54:	4b35      	ldr	r3, [pc, #212]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c56:	691a      	ldr	r2, [r3, #16]
 8003c58:	4b35      	ldr	r3, [pc, #212]	@ (8003d30 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6892      	ldr	r2, [r2, #8]
 8003c60:	0211      	lsls	r1, r2, #8
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	68d2      	ldr	r2, [r2, #12]
 8003c66:	06d2      	lsls	r2, r2, #27
 8003c68:	4311      	orrs	r1, r2
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	6852      	ldr	r2, [r2, #4]
 8003c6e:	3a01      	subs	r2, #1
 8003c70:	0112      	lsls	r2, r2, #4
 8003c72:	430a      	orrs	r2, r1
 8003c74:	492d      	ldr	r1, [pc, #180]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	610b      	str	r3, [r1, #16]
 8003c7a:	e02d      	b.n	8003cd8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d115      	bne.n	8003cae <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c82:	4b2a      	ldr	r3, [pc, #168]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c84:	691a      	ldr	r2, [r3, #16]
 8003c86:	4b2b      	ldr	r3, [pc, #172]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6892      	ldr	r2, [r2, #8]
 8003c8e:	0211      	lsls	r1, r2, #8
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	6912      	ldr	r2, [r2, #16]
 8003c94:	0852      	lsrs	r2, r2, #1
 8003c96:	3a01      	subs	r2, #1
 8003c98:	0552      	lsls	r2, r2, #21
 8003c9a:	4311      	orrs	r1, r2
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6852      	ldr	r2, [r2, #4]
 8003ca0:	3a01      	subs	r2, #1
 8003ca2:	0112      	lsls	r2, r2, #4
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	4921      	ldr	r1, [pc, #132]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	610b      	str	r3, [r1, #16]
 8003cac:	e014      	b.n	8003cd8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cae:	4b1f      	ldr	r3, [pc, #124]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cb0:	691a      	ldr	r2, [r3, #16]
 8003cb2:	4b21      	ldr	r3, [pc, #132]	@ (8003d38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	6892      	ldr	r2, [r2, #8]
 8003cba:	0211      	lsls	r1, r2, #8
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	6952      	ldr	r2, [r2, #20]
 8003cc0:	0852      	lsrs	r2, r2, #1
 8003cc2:	3a01      	subs	r2, #1
 8003cc4:	0652      	lsls	r2, r2, #25
 8003cc6:	4311      	orrs	r1, r2
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	6852      	ldr	r2, [r2, #4]
 8003ccc:	3a01      	subs	r2, #1
 8003cce:	0112      	lsls	r2, r2, #4
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	4916      	ldr	r1, [pc, #88]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003cd8:	4b14      	ldr	r3, [pc, #80]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a13      	ldr	r2, [pc, #76]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cde:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003ce2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce4:	f7fd fb68 	bl	80013b8 <HAL_GetTick>
 8003ce8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cea:	e009      	b.n	8003d00 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cec:	f7fd fb64 	bl	80013b8 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d902      	bls.n	8003d00 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	73fb      	strb	r3, [r7, #15]
          break;
 8003cfe:	e005      	b.n	8003d0c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d00:	4b0a      	ldr	r3, [pc, #40]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0ef      	beq.n	8003cec <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003d0c:	7bfb      	ldrb	r3, [r7, #15]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d106      	bne.n	8003d20 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d12:	4b06      	ldr	r3, [pc, #24]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d14:	691a      	ldr	r2, [r3, #16]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	699b      	ldr	r3, [r3, #24]
 8003d1a:	4904      	ldr	r1, [pc, #16]	@ (8003d2c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	40021000 	.word	0x40021000
 8003d30:	07ff800f 	.word	0x07ff800f
 8003d34:	ff9f800f 	.word	0xff9f800f
 8003d38:	f9ff800f 	.word	0xf9ff800f

08003d3c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d46:	2300      	movs	r3, #0
 8003d48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d4a:	4b72      	ldr	r3, [pc, #456]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	f003 0303 	and.w	r3, r3, #3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00e      	beq.n	8003d74 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003d56:	4b6f      	ldr	r3, [pc, #444]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	f003 0203 	and.w	r2, r3, #3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d103      	bne.n	8003d6e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
       ||
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d142      	bne.n	8003df4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	73fb      	strb	r3, [r7, #15]
 8003d72:	e03f      	b.n	8003df4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2b03      	cmp	r3, #3
 8003d7a:	d018      	beq.n	8003dae <RCCEx_PLLSAI2_Config+0x72>
 8003d7c:	2b03      	cmp	r3, #3
 8003d7e:	d825      	bhi.n	8003dcc <RCCEx_PLLSAI2_Config+0x90>
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d002      	beq.n	8003d8a <RCCEx_PLLSAI2_Config+0x4e>
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d009      	beq.n	8003d9c <RCCEx_PLLSAI2_Config+0x60>
 8003d88:	e020      	b.n	8003dcc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d8a:	4b62      	ldr	r3, [pc, #392]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d11d      	bne.n	8003dd2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d9a:	e01a      	b.n	8003dd2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d9c:	4b5d      	ldr	r3, [pc, #372]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d116      	bne.n	8003dd6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dac:	e013      	b.n	8003dd6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003dae:	4b59      	ldr	r3, [pc, #356]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10f      	bne.n	8003dda <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003dba:	4b56      	ldr	r3, [pc, #344]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d109      	bne.n	8003dda <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003dca:	e006      	b.n	8003dda <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	73fb      	strb	r3, [r7, #15]
      break;
 8003dd0:	e004      	b.n	8003ddc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003dd2:	bf00      	nop
 8003dd4:	e002      	b.n	8003ddc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003dd6:	bf00      	nop
 8003dd8:	e000      	b.n	8003ddc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003dda:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d108      	bne.n	8003df4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003de2:	4b4c      	ldr	r3, [pc, #304]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	f023 0203 	bic.w	r2, r3, #3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4949      	ldr	r1, [pc, #292]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003df4:	7bfb      	ldrb	r3, [r7, #15]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f040 8086 	bne.w	8003f08 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003dfc:	4b45      	ldr	r3, [pc, #276]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a44      	ldr	r2, [pc, #272]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e08:	f7fd fad6 	bl	80013b8 <HAL_GetTick>
 8003e0c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e0e:	e009      	b.n	8003e24 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e10:	f7fd fad2 	bl	80013b8 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d902      	bls.n	8003e24 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	73fb      	strb	r3, [r7, #15]
        break;
 8003e22:	e005      	b.n	8003e30 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e24:	4b3b      	ldr	r3, [pc, #236]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d1ef      	bne.n	8003e10 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d168      	bne.n	8003f08 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d113      	bne.n	8003e64 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e3c:	4b35      	ldr	r3, [pc, #212]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e3e:	695a      	ldr	r2, [r3, #20]
 8003e40:	4b35      	ldr	r3, [pc, #212]	@ (8003f18 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003e42:	4013      	ands	r3, r2
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	6892      	ldr	r2, [r2, #8]
 8003e48:	0211      	lsls	r1, r2, #8
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	68d2      	ldr	r2, [r2, #12]
 8003e4e:	06d2      	lsls	r2, r2, #27
 8003e50:	4311      	orrs	r1, r2
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	6852      	ldr	r2, [r2, #4]
 8003e56:	3a01      	subs	r2, #1
 8003e58:	0112      	lsls	r2, r2, #4
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	492d      	ldr	r1, [pc, #180]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	614b      	str	r3, [r1, #20]
 8003e62:	e02d      	b.n	8003ec0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d115      	bne.n	8003e96 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e6c:	695a      	ldr	r2, [r3, #20]
 8003e6e:	4b2b      	ldr	r3, [pc, #172]	@ (8003f1c <RCCEx_PLLSAI2_Config+0x1e0>)
 8003e70:	4013      	ands	r3, r2
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	6892      	ldr	r2, [r2, #8]
 8003e76:	0211      	lsls	r1, r2, #8
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6912      	ldr	r2, [r2, #16]
 8003e7c:	0852      	lsrs	r2, r2, #1
 8003e7e:	3a01      	subs	r2, #1
 8003e80:	0552      	lsls	r2, r2, #21
 8003e82:	4311      	orrs	r1, r2
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	6852      	ldr	r2, [r2, #4]
 8003e88:	3a01      	subs	r2, #1
 8003e8a:	0112      	lsls	r2, r2, #4
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	4921      	ldr	r1, [pc, #132]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	614b      	str	r3, [r1, #20]
 8003e94:	e014      	b.n	8003ec0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e96:	4b1f      	ldr	r3, [pc, #124]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e98:	695a      	ldr	r2, [r3, #20]
 8003e9a:	4b21      	ldr	r3, [pc, #132]	@ (8003f20 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	6892      	ldr	r2, [r2, #8]
 8003ea2:	0211      	lsls	r1, r2, #8
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	6952      	ldr	r2, [r2, #20]
 8003ea8:	0852      	lsrs	r2, r2, #1
 8003eaa:	3a01      	subs	r2, #1
 8003eac:	0652      	lsls	r2, r2, #25
 8003eae:	4311      	orrs	r1, r2
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6852      	ldr	r2, [r2, #4]
 8003eb4:	3a01      	subs	r2, #1
 8003eb6:	0112      	lsls	r2, r2, #4
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	4916      	ldr	r1, [pc, #88]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003ec0:	4b14      	ldr	r3, [pc, #80]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a13      	ldr	r2, [pc, #76]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ec6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003eca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ecc:	f7fd fa74 	bl	80013b8 <HAL_GetTick>
 8003ed0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ed2:	e009      	b.n	8003ee8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ed4:	f7fd fa70 	bl	80013b8 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d902      	bls.n	8003ee8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	73fb      	strb	r3, [r7, #15]
          break;
 8003ee6:	e005      	b.n	8003ef4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d0ef      	beq.n	8003ed4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003ef4:	7bfb      	ldrb	r3, [r7, #15]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d106      	bne.n	8003f08 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003efa:	4b06      	ldr	r3, [pc, #24]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003efc:	695a      	ldr	r2, [r3, #20]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	4904      	ldr	r1, [pc, #16]	@ (8003f14 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	40021000 	.word	0x40021000
 8003f18:	07ff800f 	.word	0x07ff800f
 8003f1c:	ff9f800f 	.word	0xff9f800f
 8003f20:	f9ff800f 	.word	0xf9ff800f

08003f24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e095      	b.n	8004062 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d108      	bne.n	8003f50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f46:	d009      	beq.n	8003f5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	61da      	str	r2, [r3, #28]
 8003f4e:	e005      	b.n	8003f5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d106      	bne.n	8003f7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f7fd f86a 	bl	8001050 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2202      	movs	r2, #2
 8003f80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f92:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f9c:	d902      	bls.n	8003fa4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	60fb      	str	r3, [r7, #12]
 8003fa2:	e002      	b.n	8003faa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003fa4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fa8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003fb2:	d007      	beq.n	8003fc4 <HAL_SPI_Init+0xa0>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fbc:	d002      	beq.n	8003fc4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fd4:	431a      	orrs	r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	695b      	ldr	r3, [r3, #20]
 8003fe4:	f003 0301 	and.w	r3, r3, #1
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	699b      	ldr	r3, [r3, #24]
 8003fee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ff2:	431a      	orrs	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	69db      	ldr	r3, [r3, #28]
 8003ff8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a1b      	ldr	r3, [r3, #32]
 8004002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004006:	ea42 0103 	orr.w	r1, r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800400e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	0c1b      	lsrs	r3, r3, #16
 8004020:	f003 0204 	and.w	r2, r3, #4
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004028:	f003 0310 	and.w	r3, r3, #16
 800402c:	431a      	orrs	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004032:	f003 0308 	and.w	r3, r3, #8
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004040:	ea42 0103 	orr.w	r1, r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	430a      	orrs	r2, r1
 8004050:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b088      	sub	sp, #32
 800406e:	af00      	add	r7, sp, #0
 8004070:	60f8      	str	r0, [r7, #12]
 8004072:	60b9      	str	r1, [r7, #8]
 8004074:	603b      	str	r3, [r7, #0]
 8004076:	4613      	mov	r3, r2
 8004078:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800407a:	f7fd f99d 	bl	80013b8 <HAL_GetTick>
 800407e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004080:	88fb      	ldrh	r3, [r7, #6]
 8004082:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b01      	cmp	r3, #1
 800408e:	d001      	beq.n	8004094 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004090:	2302      	movs	r3, #2
 8004092:	e15c      	b.n	800434e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d002      	beq.n	80040a0 <HAL_SPI_Transmit+0x36>
 800409a:	88fb      	ldrh	r3, [r7, #6]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e154      	b.n	800434e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d101      	bne.n	80040b2 <HAL_SPI_Transmit+0x48>
 80040ae:	2302      	movs	r3, #2
 80040b0:	e14d      	b.n	800434e <HAL_SPI_Transmit+0x2e4>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2203      	movs	r2, #3
 80040be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	68ba      	ldr	r2, [r7, #8]
 80040cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	88fa      	ldrh	r2, [r7, #6]
 80040d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	88fa      	ldrh	r2, [r7, #6]
 80040d8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2200      	movs	r2, #0
 80040f4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004104:	d10f      	bne.n	8004126 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004114:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004124:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004130:	2b40      	cmp	r3, #64	@ 0x40
 8004132:	d007      	beq.n	8004144 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004142:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800414c:	d952      	bls.n	80041f4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d002      	beq.n	800415c <HAL_SPI_Transmit+0xf2>
 8004156:	8b7b      	ldrh	r3, [r7, #26]
 8004158:	2b01      	cmp	r3, #1
 800415a:	d145      	bne.n	80041e8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004160:	881a      	ldrh	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800416c:	1c9a      	adds	r2, r3, #2
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004176:	b29b      	uxth	r3, r3
 8004178:	3b01      	subs	r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004180:	e032      	b.n	80041e8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b02      	cmp	r3, #2
 800418e:	d112      	bne.n	80041b6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004194:	881a      	ldrh	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a0:	1c9a      	adds	r2, r3, #2
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041b4:	e018      	b.n	80041e8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041b6:	f7fd f8ff 	bl	80013b8 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d803      	bhi.n	80041ce <HAL_SPI_Transmit+0x164>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041cc:	d102      	bne.n	80041d4 <HAL_SPI_Transmit+0x16a>
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d109      	bne.n	80041e8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e0b2      	b.n	800434e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1c7      	bne.n	8004182 <HAL_SPI_Transmit+0x118>
 80041f2:	e083      	b.n	80042fc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d002      	beq.n	8004202 <HAL_SPI_Transmit+0x198>
 80041fc:	8b7b      	ldrh	r3, [r7, #26]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d177      	bne.n	80042f2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004206:	b29b      	uxth	r3, r3
 8004208:	2b01      	cmp	r3, #1
 800420a:	d912      	bls.n	8004232 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004210:	881a      	ldrh	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421c:	1c9a      	adds	r2, r3, #2
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004226:	b29b      	uxth	r3, r3
 8004228:	3b02      	subs	r3, #2
 800422a:	b29a      	uxth	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004230:	e05f      	b.n	80042f2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	330c      	adds	r3, #12
 800423c:	7812      	ldrb	r2, [r2, #0]
 800423e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800424e:	b29b      	uxth	r3, r3
 8004250:	3b01      	subs	r3, #1
 8004252:	b29a      	uxth	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004258:	e04b      	b.n	80042f2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b02      	cmp	r3, #2
 8004266:	d12b      	bne.n	80042c0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b01      	cmp	r3, #1
 8004270:	d912      	bls.n	8004298 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004276:	881a      	ldrh	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004282:	1c9a      	adds	r2, r3, #2
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800428c:	b29b      	uxth	r3, r3
 800428e:	3b02      	subs	r3, #2
 8004290:	b29a      	uxth	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004296:	e02c      	b.n	80042f2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	330c      	adds	r3, #12
 80042a2:	7812      	ldrb	r2, [r2, #0]
 80042a4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042aa:	1c5a      	adds	r2, r3, #1
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	3b01      	subs	r3, #1
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042be:	e018      	b.n	80042f2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042c0:	f7fd f87a 	bl	80013b8 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	683a      	ldr	r2, [r7, #0]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d803      	bhi.n	80042d8 <HAL_SPI_Transmit+0x26e>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042d6:	d102      	bne.n	80042de <HAL_SPI_Transmit+0x274>
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d109      	bne.n	80042f2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e02d      	b.n	800434e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1ae      	bne.n	800425a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042fc:	69fa      	ldr	r2, [r7, #28]
 80042fe:	6839      	ldr	r1, [r7, #0]
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 fb65 	bl	80049d0 <SPI_EndRxTxTransaction>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d002      	beq.n	8004312 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2220      	movs	r2, #32
 8004310:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10a      	bne.n	8004330 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800431a:	2300      	movs	r3, #0
 800431c:	617b      	str	r3, [r7, #20]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	617b      	str	r3, [r7, #20]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	617b      	str	r3, [r7, #20]
 800432e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004344:	2b00      	cmp	r3, #0
 8004346:	d001      	beq.n	800434c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e000      	b.n	800434e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800434c:	2300      	movs	r3, #0
  }
}
 800434e:	4618      	mov	r0, r3
 8004350:	3720      	adds	r7, #32
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b08a      	sub	sp, #40	@ 0x28
 800435a:	af00      	add	r7, sp, #0
 800435c:	60f8      	str	r0, [r7, #12]
 800435e:	60b9      	str	r1, [r7, #8]
 8004360:	607a      	str	r2, [r7, #4]
 8004362:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004364:	2301      	movs	r3, #1
 8004366:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004368:	f7fd f826 	bl	80013b8 <HAL_GetTick>
 800436c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004374:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800437c:	887b      	ldrh	r3, [r7, #2]
 800437e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004380:	887b      	ldrh	r3, [r7, #2]
 8004382:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004384:	7ffb      	ldrb	r3, [r7, #31]
 8004386:	2b01      	cmp	r3, #1
 8004388:	d00c      	beq.n	80043a4 <HAL_SPI_TransmitReceive+0x4e>
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004390:	d106      	bne.n	80043a0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d102      	bne.n	80043a0 <HAL_SPI_TransmitReceive+0x4a>
 800439a:	7ffb      	ldrb	r3, [r7, #31]
 800439c:	2b04      	cmp	r3, #4
 800439e:	d001      	beq.n	80043a4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80043a0:	2302      	movs	r3, #2
 80043a2:	e1f3      	b.n	800478c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d005      	beq.n	80043b6 <HAL_SPI_TransmitReceive+0x60>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d002      	beq.n	80043b6 <HAL_SPI_TransmitReceive+0x60>
 80043b0:	887b      	ldrh	r3, [r7, #2]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e1e8      	b.n	800478c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d101      	bne.n	80043c8 <HAL_SPI_TransmitReceive+0x72>
 80043c4:	2302      	movs	r3, #2
 80043c6:	e1e1      	b.n	800478c <HAL_SPI_TransmitReceive+0x436>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	2b04      	cmp	r3, #4
 80043da:	d003      	beq.n	80043e4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2205      	movs	r2, #5
 80043e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	887a      	ldrh	r2, [r7, #2]
 80043f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	887a      	ldrh	r2, [r7, #2]
 80043fc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	68ba      	ldr	r2, [r7, #8]
 8004404:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	887a      	ldrh	r2, [r7, #2]
 800440a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	887a      	ldrh	r2, [r7, #2]
 8004410:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2200      	movs	r2, #0
 8004416:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004426:	d802      	bhi.n	800442e <HAL_SPI_TransmitReceive+0xd8>
 8004428:	8abb      	ldrh	r3, [r7, #20]
 800442a:	2b01      	cmp	r3, #1
 800442c:	d908      	bls.n	8004440 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800443c:	605a      	str	r2, [r3, #4]
 800443e:	e007      	b.n	8004450 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	685a      	ldr	r2, [r3, #4]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800444e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800445a:	2b40      	cmp	r3, #64	@ 0x40
 800445c:	d007      	beq.n	800446e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800446c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004476:	f240 8083 	bls.w	8004580 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d002      	beq.n	8004488 <HAL_SPI_TransmitReceive+0x132>
 8004482:	8afb      	ldrh	r3, [r7, #22]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d16f      	bne.n	8004568 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800448c:	881a      	ldrh	r2, [r3, #0]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004498:	1c9a      	adds	r2, r3, #2
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044ac:	e05c      	b.n	8004568 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f003 0302 	and.w	r3, r3, #2
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d11b      	bne.n	80044f4 <HAL_SPI_TransmitReceive+0x19e>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d016      	beq.n	80044f4 <HAL_SPI_TransmitReceive+0x19e>
 80044c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d113      	bne.n	80044f4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d0:	881a      	ldrh	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044dc:	1c9a      	adds	r2, r3, #2
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044f0:	2300      	movs	r3, #0
 80044f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d11c      	bne.n	800453c <HAL_SPI_TransmitReceive+0x1e6>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004508:	b29b      	uxth	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d016      	beq.n	800453c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68da      	ldr	r2, [r3, #12]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004518:	b292      	uxth	r2, r2
 800451a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004520:	1c9a      	adds	r2, r3, #2
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800452c:	b29b      	uxth	r3, r3
 800452e:	3b01      	subs	r3, #1
 8004530:	b29a      	uxth	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004538:	2301      	movs	r3, #1
 800453a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800453c:	f7fc ff3c 	bl	80013b8 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	6a3b      	ldr	r3, [r7, #32]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004548:	429a      	cmp	r2, r3
 800454a:	d80d      	bhi.n	8004568 <HAL_SPI_TransmitReceive+0x212>
 800454c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004552:	d009      	beq.n	8004568 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e111      	b.n	800478c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800456c:	b29b      	uxth	r3, r3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d19d      	bne.n	80044ae <HAL_SPI_TransmitReceive+0x158>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004578:	b29b      	uxth	r3, r3
 800457a:	2b00      	cmp	r3, #0
 800457c:	d197      	bne.n	80044ae <HAL_SPI_TransmitReceive+0x158>
 800457e:	e0e5      	b.n	800474c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d003      	beq.n	8004590 <HAL_SPI_TransmitReceive+0x23a>
 8004588:	8afb      	ldrh	r3, [r7, #22]
 800458a:	2b01      	cmp	r3, #1
 800458c:	f040 80d1 	bne.w	8004732 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004594:	b29b      	uxth	r3, r3
 8004596:	2b01      	cmp	r3, #1
 8004598:	d912      	bls.n	80045c0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800459e:	881a      	ldrh	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045aa:	1c9a      	adds	r2, r3, #2
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b02      	subs	r3, #2
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045be:	e0b8      	b.n	8004732 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	330c      	adds	r3, #12
 80045ca:	7812      	ldrb	r2, [r2, #0]
 80045cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d2:	1c5a      	adds	r2, r3, #1
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045dc:	b29b      	uxth	r3, r3
 80045de:	3b01      	subs	r3, #1
 80045e0:	b29a      	uxth	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045e6:	e0a4      	b.n	8004732 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d134      	bne.n	8004660 <HAL_SPI_TransmitReceive+0x30a>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d02f      	beq.n	8004660 <HAL_SPI_TransmitReceive+0x30a>
 8004600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004602:	2b01      	cmp	r3, #1
 8004604:	d12c      	bne.n	8004660 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800460a:	b29b      	uxth	r3, r3
 800460c:	2b01      	cmp	r3, #1
 800460e:	d912      	bls.n	8004636 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004614:	881a      	ldrh	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004620:	1c9a      	adds	r2, r3, #2
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800462a:	b29b      	uxth	r3, r3
 800462c:	3b02      	subs	r3, #2
 800462e:	b29a      	uxth	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004634:	e012      	b.n	800465c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	330c      	adds	r3, #12
 8004640:	7812      	ldrb	r2, [r2, #0]
 8004642:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004648:	1c5a      	adds	r2, r3, #1
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004652:	b29b      	uxth	r3, r3
 8004654:	3b01      	subs	r3, #1
 8004656:	b29a      	uxth	r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800465c:	2300      	movs	r3, #0
 800465e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	2b01      	cmp	r3, #1
 800466c:	d148      	bne.n	8004700 <HAL_SPI_TransmitReceive+0x3aa>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004674:	b29b      	uxth	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d042      	beq.n	8004700 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004680:	b29b      	uxth	r3, r3
 8004682:	2b01      	cmp	r3, #1
 8004684:	d923      	bls.n	80046ce <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68da      	ldr	r2, [r3, #12]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004690:	b292      	uxth	r2, r2
 8004692:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004698:	1c9a      	adds	r2, r3, #2
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3b02      	subs	r3, #2
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d81f      	bhi.n	80046fc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	685a      	ldr	r2, [r3, #4]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046ca:	605a      	str	r2, [r3, #4]
 80046cc:	e016      	b.n	80046fc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f103 020c 	add.w	r2, r3, #12
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046da:	7812      	ldrb	r2, [r2, #0]
 80046dc:	b2d2      	uxtb	r2, r2
 80046de:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e4:	1c5a      	adds	r2, r3, #1
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b29a      	uxth	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046fc:	2301      	movs	r3, #1
 80046fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004700:	f7fc fe5a 	bl	80013b8 <HAL_GetTick>
 8004704:	4602      	mov	r2, r0
 8004706:	6a3b      	ldr	r3, [r7, #32]
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800470c:	429a      	cmp	r2, r3
 800470e:	d803      	bhi.n	8004718 <HAL_SPI_TransmitReceive+0x3c2>
 8004710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004712:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004716:	d102      	bne.n	800471e <HAL_SPI_TransmitReceive+0x3c8>
 8004718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471a:	2b00      	cmp	r3, #0
 800471c:	d109      	bne.n	8004732 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e02c      	b.n	800478c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004736:	b29b      	uxth	r3, r3
 8004738:	2b00      	cmp	r3, #0
 800473a:	f47f af55 	bne.w	80045e8 <HAL_SPI_TransmitReceive+0x292>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004744:	b29b      	uxth	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	f47f af4e 	bne.w	80045e8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800474c:	6a3a      	ldr	r2, [r7, #32]
 800474e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f000 f93d 	bl	80049d0 <SPI_EndRxTxTransaction>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d008      	beq.n	800476e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2220      	movs	r2, #32
 8004760:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e00e      	b.n	800478c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004782:	2b00      	cmp	r3, #0
 8004784:	d001      	beq.n	800478a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800478a:	2300      	movs	r3, #0
  }
}
 800478c:	4618      	mov	r0, r3
 800478e:	3728      	adds	r7, #40	@ 0x28
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b088      	sub	sp, #32
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	603b      	str	r3, [r7, #0]
 80047a0:	4613      	mov	r3, r2
 80047a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047a4:	f7fc fe08 	bl	80013b8 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ac:	1a9b      	subs	r3, r3, r2
 80047ae:	683a      	ldr	r2, [r7, #0]
 80047b0:	4413      	add	r3, r2
 80047b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047b4:	f7fc fe00 	bl	80013b8 <HAL_GetTick>
 80047b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047ba:	4b39      	ldr	r3, [pc, #228]	@ (80048a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	015b      	lsls	r3, r3, #5
 80047c0:	0d1b      	lsrs	r3, r3, #20
 80047c2:	69fa      	ldr	r2, [r7, #28]
 80047c4:	fb02 f303 	mul.w	r3, r2, r3
 80047c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047ca:	e054      	b.n	8004876 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047d2:	d050      	beq.n	8004876 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047d4:	f7fc fdf0 	bl	80013b8 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	69fa      	ldr	r2, [r7, #28]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d902      	bls.n	80047ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d13d      	bne.n	8004866 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	685a      	ldr	r2, [r3, #4]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80047f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004802:	d111      	bne.n	8004828 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800480c:	d004      	beq.n	8004818 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004816:	d107      	bne.n	8004828 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004826:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800482c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004830:	d10f      	bne.n	8004852 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004840:	601a      	str	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004850:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e017      	b.n	8004896 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d101      	bne.n	8004870 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800486c:	2300      	movs	r3, #0
 800486e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	3b01      	subs	r3, #1
 8004874:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	689a      	ldr	r2, [r3, #8]
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	4013      	ands	r3, r2
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	429a      	cmp	r2, r3
 8004884:	bf0c      	ite	eq
 8004886:	2301      	moveq	r3, #1
 8004888:	2300      	movne	r3, #0
 800488a:	b2db      	uxtb	r3, r3
 800488c:	461a      	mov	r2, r3
 800488e:	79fb      	ldrb	r3, [r7, #7]
 8004890:	429a      	cmp	r2, r3
 8004892:	d19b      	bne.n	80047cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3720      	adds	r7, #32
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	20040000 	.word	0x20040000

080048a4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b08a      	sub	sp, #40	@ 0x28
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]
 80048b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80048b2:	2300      	movs	r3, #0
 80048b4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80048b6:	f7fc fd7f 	bl	80013b8 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048be:	1a9b      	subs	r3, r3, r2
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	4413      	add	r3, r2
 80048c4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80048c6:	f7fc fd77 	bl	80013b8 <HAL_GetTick>
 80048ca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	330c      	adds	r3, #12
 80048d2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80048d4:	4b3d      	ldr	r3, [pc, #244]	@ (80049cc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	4613      	mov	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	4413      	add	r3, r2
 80048de:	00da      	lsls	r2, r3, #3
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	0d1b      	lsrs	r3, r3, #20
 80048e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048e6:	fb02 f303 	mul.w	r3, r2, r3
 80048ea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80048ec:	e060      	b.n	80049b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80048f4:	d107      	bne.n	8004906 <SPI_WaitFifoStateUntilTimeout+0x62>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d104      	bne.n	8004906 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	b2db      	uxtb	r3, r3
 8004902:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004904:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800490c:	d050      	beq.n	80049b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800490e:	f7fc fd53 	bl	80013b8 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	6a3b      	ldr	r3, [r7, #32]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800491a:	429a      	cmp	r2, r3
 800491c:	d902      	bls.n	8004924 <SPI_WaitFifoStateUntilTimeout+0x80>
 800491e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004920:	2b00      	cmp	r3, #0
 8004922:	d13d      	bne.n	80049a0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004932:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800493c:	d111      	bne.n	8004962 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004946:	d004      	beq.n	8004952 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004950:	d107      	bne.n	8004962 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004960:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004966:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800496a:	d10f      	bne.n	800498c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800497a:	601a      	str	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800498a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800499c:	2303      	movs	r3, #3
 800499e:	e010      	b.n	80049c2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80049a6:	2300      	movs	r3, #0
 80049a8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	3b01      	subs	r3, #1
 80049ae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689a      	ldr	r2, [r3, #8]
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	4013      	ands	r3, r2
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d196      	bne.n	80048ee <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3728      	adds	r7, #40	@ 0x28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	20040000 	.word	0x20040000

080049d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af02      	add	r7, sp, #8
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	9300      	str	r3, [sp, #0]
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f7ff ff5b 	bl	80048a4 <SPI_WaitFifoStateUntilTimeout>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d007      	beq.n	8004a04 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049f8:	f043 0220 	orr.w	r2, r3, #32
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e027      	b.n	8004a54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	9300      	str	r3, [sp, #0]
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	2180      	movs	r1, #128	@ 0x80
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f7ff fec0 	bl	8004794 <SPI_WaitFlagStateUntilTimeout>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d007      	beq.n	8004a2a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a1e:	f043 0220 	orr.w	r2, r3, #32
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e014      	b.n	8004a54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	9300      	str	r3, [sp, #0]
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f7ff ff34 	bl	80048a4 <SPI_WaitFifoStateUntilTimeout>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d007      	beq.n	8004a52 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a46:	f043 0220 	orr.w	r2, r3, #32
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e000      	b.n	8004a54 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3710      	adds	r7, #16
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e049      	b.n	8004b02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d106      	bne.n	8004a88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7fc fb46 	bl	8001114 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	3304      	adds	r3, #4
 8004a98:	4619      	mov	r1, r3
 8004a9a:	4610      	mov	r0, r2
 8004a9c:	f000 f968 	bl	8004d70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3708      	adds	r7, #8
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
	...

08004b0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d001      	beq.n	8004b24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e047      	b.n	8004bb4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a23      	ldr	r2, [pc, #140]	@ (8004bc0 <HAL_TIM_Base_Start+0xb4>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d01d      	beq.n	8004b72 <HAL_TIM_Base_Start+0x66>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b3e:	d018      	beq.n	8004b72 <HAL_TIM_Base_Start+0x66>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a1f      	ldr	r2, [pc, #124]	@ (8004bc4 <HAL_TIM_Base_Start+0xb8>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d013      	beq.n	8004b72 <HAL_TIM_Base_Start+0x66>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8004bc8 <HAL_TIM_Base_Start+0xbc>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d00e      	beq.n	8004b72 <HAL_TIM_Base_Start+0x66>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a1c      	ldr	r2, [pc, #112]	@ (8004bcc <HAL_TIM_Base_Start+0xc0>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d009      	beq.n	8004b72 <HAL_TIM_Base_Start+0x66>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a1b      	ldr	r2, [pc, #108]	@ (8004bd0 <HAL_TIM_Base_Start+0xc4>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d004      	beq.n	8004b72 <HAL_TIM_Base_Start+0x66>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a19      	ldr	r2, [pc, #100]	@ (8004bd4 <HAL_TIM_Base_Start+0xc8>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d115      	bne.n	8004b9e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	689a      	ldr	r2, [r3, #8]
 8004b78:	4b17      	ldr	r3, [pc, #92]	@ (8004bd8 <HAL_TIM_Base_Start+0xcc>)
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2b06      	cmp	r3, #6
 8004b82:	d015      	beq.n	8004bb0 <HAL_TIM_Base_Start+0xa4>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b8a:	d011      	beq.n	8004bb0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f042 0201 	orr.w	r2, r2, #1
 8004b9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b9c:	e008      	b.n	8004bb0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f042 0201 	orr.w	r2, r2, #1
 8004bac:	601a      	str	r2, [r3, #0]
 8004bae:	e000      	b.n	8004bb2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3714      	adds	r7, #20
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr
 8004bc0:	40012c00 	.word	0x40012c00
 8004bc4:	40000400 	.word	0x40000400
 8004bc8:	40000800 	.word	0x40000800
 8004bcc:	40000c00 	.word	0x40000c00
 8004bd0:	40013400 	.word	0x40013400
 8004bd4:	40014000 	.word	0x40014000
 8004bd8:	00010007 	.word	0x00010007

08004bdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004be6:	2300      	movs	r3, #0
 8004be8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d101      	bne.n	8004bf8 <HAL_TIM_ConfigClockSource+0x1c>
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	e0b6      	b.n	8004d66 <HAL_TIM_ConfigClockSource+0x18a>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c16:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c34:	d03e      	beq.n	8004cb4 <HAL_TIM_ConfigClockSource+0xd8>
 8004c36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c3a:	f200 8087 	bhi.w	8004d4c <HAL_TIM_ConfigClockSource+0x170>
 8004c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c42:	f000 8086 	beq.w	8004d52 <HAL_TIM_ConfigClockSource+0x176>
 8004c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c4a:	d87f      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x170>
 8004c4c:	2b70      	cmp	r3, #112	@ 0x70
 8004c4e:	d01a      	beq.n	8004c86 <HAL_TIM_ConfigClockSource+0xaa>
 8004c50:	2b70      	cmp	r3, #112	@ 0x70
 8004c52:	d87b      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x170>
 8004c54:	2b60      	cmp	r3, #96	@ 0x60
 8004c56:	d050      	beq.n	8004cfa <HAL_TIM_ConfigClockSource+0x11e>
 8004c58:	2b60      	cmp	r3, #96	@ 0x60
 8004c5a:	d877      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x170>
 8004c5c:	2b50      	cmp	r3, #80	@ 0x50
 8004c5e:	d03c      	beq.n	8004cda <HAL_TIM_ConfigClockSource+0xfe>
 8004c60:	2b50      	cmp	r3, #80	@ 0x50
 8004c62:	d873      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x170>
 8004c64:	2b40      	cmp	r3, #64	@ 0x40
 8004c66:	d058      	beq.n	8004d1a <HAL_TIM_ConfigClockSource+0x13e>
 8004c68:	2b40      	cmp	r3, #64	@ 0x40
 8004c6a:	d86f      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x170>
 8004c6c:	2b30      	cmp	r3, #48	@ 0x30
 8004c6e:	d064      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x15e>
 8004c70:	2b30      	cmp	r3, #48	@ 0x30
 8004c72:	d86b      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x170>
 8004c74:	2b20      	cmp	r3, #32
 8004c76:	d060      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x15e>
 8004c78:	2b20      	cmp	r3, #32
 8004c7a:	d867      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x170>
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d05c      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x15e>
 8004c80:	2b10      	cmp	r3, #16
 8004c82:	d05a      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x15e>
 8004c84:	e062      	b.n	8004d4c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c96:	f000 f98b 	bl	8004fb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ca8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	609a      	str	r2, [r3, #8]
      break;
 8004cb2:	e04f      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cc4:	f000 f974 	bl	8004fb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	689a      	ldr	r2, [r3, #8]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cd6:	609a      	str	r2, [r3, #8]
      break;
 8004cd8:	e03c      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	f000 f8e8 	bl	8004ebc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2150      	movs	r1, #80	@ 0x50
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 f941 	bl	8004f7a <TIM_ITRx_SetConfig>
      break;
 8004cf8:	e02c      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d06:	461a      	mov	r2, r3
 8004d08:	f000 f907 	bl	8004f1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2160      	movs	r1, #96	@ 0x60
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 f931 	bl	8004f7a <TIM_ITRx_SetConfig>
      break;
 8004d18:	e01c      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d26:	461a      	mov	r2, r3
 8004d28:	f000 f8c8 	bl	8004ebc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2140      	movs	r1, #64	@ 0x40
 8004d32:	4618      	mov	r0, r3
 8004d34:	f000 f921 	bl	8004f7a <TIM_ITRx_SetConfig>
      break;
 8004d38:	e00c      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4619      	mov	r1, r3
 8004d44:	4610      	mov	r0, r2
 8004d46:	f000 f918 	bl	8004f7a <TIM_ITRx_SetConfig>
      break;
 8004d4a:	e003      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d50:	e000      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004d52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
	...

08004d70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4a46      	ldr	r2, [pc, #280]	@ (8004e9c <TIM_Base_SetConfig+0x12c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d013      	beq.n	8004db0 <TIM_Base_SetConfig+0x40>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d8e:	d00f      	beq.n	8004db0 <TIM_Base_SetConfig+0x40>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a43      	ldr	r2, [pc, #268]	@ (8004ea0 <TIM_Base_SetConfig+0x130>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d00b      	beq.n	8004db0 <TIM_Base_SetConfig+0x40>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a42      	ldr	r2, [pc, #264]	@ (8004ea4 <TIM_Base_SetConfig+0x134>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d007      	beq.n	8004db0 <TIM_Base_SetConfig+0x40>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a41      	ldr	r2, [pc, #260]	@ (8004ea8 <TIM_Base_SetConfig+0x138>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d003      	beq.n	8004db0 <TIM_Base_SetConfig+0x40>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a40      	ldr	r2, [pc, #256]	@ (8004eac <TIM_Base_SetConfig+0x13c>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d108      	bne.n	8004dc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004db6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a35      	ldr	r2, [pc, #212]	@ (8004e9c <TIM_Base_SetConfig+0x12c>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d01f      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dd0:	d01b      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a32      	ldr	r2, [pc, #200]	@ (8004ea0 <TIM_Base_SetConfig+0x130>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d017      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a31      	ldr	r2, [pc, #196]	@ (8004ea4 <TIM_Base_SetConfig+0x134>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d013      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a30      	ldr	r2, [pc, #192]	@ (8004ea8 <TIM_Base_SetConfig+0x138>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d00f      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a2f      	ldr	r2, [pc, #188]	@ (8004eac <TIM_Base_SetConfig+0x13c>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d00b      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a2e      	ldr	r2, [pc, #184]	@ (8004eb0 <TIM_Base_SetConfig+0x140>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d007      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a2d      	ldr	r2, [pc, #180]	@ (8004eb4 <TIM_Base_SetConfig+0x144>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d003      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a2c      	ldr	r2, [pc, #176]	@ (8004eb8 <TIM_Base_SetConfig+0x148>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d108      	bne.n	8004e1c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	689a      	ldr	r2, [r3, #8]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a16      	ldr	r2, [pc, #88]	@ (8004e9c <TIM_Base_SetConfig+0x12c>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d00f      	beq.n	8004e68 <TIM_Base_SetConfig+0xf8>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a18      	ldr	r2, [pc, #96]	@ (8004eac <TIM_Base_SetConfig+0x13c>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d00b      	beq.n	8004e68 <TIM_Base_SetConfig+0xf8>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a17      	ldr	r2, [pc, #92]	@ (8004eb0 <TIM_Base_SetConfig+0x140>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d007      	beq.n	8004e68 <TIM_Base_SetConfig+0xf8>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a16      	ldr	r2, [pc, #88]	@ (8004eb4 <TIM_Base_SetConfig+0x144>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d003      	beq.n	8004e68 <TIM_Base_SetConfig+0xf8>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a15      	ldr	r2, [pc, #84]	@ (8004eb8 <TIM_Base_SetConfig+0x148>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d103      	bne.n	8004e70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	691a      	ldr	r2, [r3, #16]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d105      	bne.n	8004e8e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	f023 0201 	bic.w	r2, r3, #1
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	611a      	str	r2, [r3, #16]
  }
}
 8004e8e:	bf00      	nop
 8004e90:	3714      	adds	r7, #20
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	40012c00 	.word	0x40012c00
 8004ea0:	40000400 	.word	0x40000400
 8004ea4:	40000800 	.word	0x40000800
 8004ea8:	40000c00 	.word	0x40000c00
 8004eac:	40013400 	.word	0x40013400
 8004eb0:	40014000 	.word	0x40014000
 8004eb4:	40014400 	.word	0x40014400
 8004eb8:	40014800 	.word	0x40014800

08004ebc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	f023 0201 	bic.w	r2, r3, #1
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ee6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f023 030a 	bic.w	r3, r3, #10
 8004ef8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	621a      	str	r2, [r3, #32]
}
 8004f0e:	bf00      	nop
 8004f10:	371c      	adds	r7, #28
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr

08004f1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b087      	sub	sp, #28
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	f023 0210 	bic.w	r2, r3, #16
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	031b      	lsls	r3, r3, #12
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	011b      	lsls	r3, r3, #4
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	697a      	ldr	r2, [r7, #20]
 8004f6c:	621a      	str	r2, [r3, #32]
}
 8004f6e:	bf00      	nop
 8004f70:	371c      	adds	r7, #28
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b085      	sub	sp, #20
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
 8004f82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f92:	683a      	ldr	r2, [r7, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	f043 0307 	orr.w	r3, r3, #7
 8004f9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	609a      	str	r2, [r3, #8]
}
 8004fa4:	bf00      	nop
 8004fa6:	3714      	adds	r7, #20
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b087      	sub	sp, #28
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
 8004fbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	021a      	lsls	r2, r3, #8
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	697a      	ldr	r2, [r7, #20]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	697a      	ldr	r2, [r7, #20]
 8004fe2:	609a      	str	r2, [r3, #8]
}
 8004fe4:	bf00      	nop
 8004fe6:	371c      	adds	r7, #28
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005000:	2b01      	cmp	r3, #1
 8005002:	d101      	bne.n	8005008 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005004:	2302      	movs	r3, #2
 8005006:	e068      	b.n	80050da <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2202      	movs	r2, #2
 8005014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a2e      	ldr	r2, [pc, #184]	@ (80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d004      	beq.n	800503c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a2d      	ldr	r2, [pc, #180]	@ (80050ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d108      	bne.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005042:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005054:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	4313      	orrs	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a1e      	ldr	r2, [pc, #120]	@ (80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d01d      	beq.n	80050ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800507a:	d018      	beq.n	80050ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a1b      	ldr	r2, [pc, #108]	@ (80050f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d013      	beq.n	80050ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a1a      	ldr	r2, [pc, #104]	@ (80050f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d00e      	beq.n	80050ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a18      	ldr	r2, [pc, #96]	@ (80050f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d009      	beq.n	80050ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a13      	ldr	r2, [pc, #76]	@ (80050ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d004      	beq.n	80050ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a14      	ldr	r2, [pc, #80]	@ (80050fc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d10c      	bne.n	80050c8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	4313      	orrs	r3, r2
 80050be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68ba      	ldr	r2, [r7, #8]
 80050c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr
 80050e6:	bf00      	nop
 80050e8:	40012c00 	.word	0x40012c00
 80050ec:	40013400 	.word	0x40013400
 80050f0:	40000400 	.word	0x40000400
 80050f4:	40000800 	.word	0x40000800
 80050f8:	40000c00 	.word	0x40000c00
 80050fc:	40014000 	.word	0x40014000

08005100 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b082      	sub	sp, #8
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e042      	b.n	8005198 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005118:	2b00      	cmp	r3, #0
 800511a:	d106      	bne.n	800512a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f7fb fefd 	bl	8000f24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2224      	movs	r2, #36	@ 0x24
 800512e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f022 0201 	bic.w	r2, r2, #1
 8005140:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005146:	2b00      	cmp	r3, #0
 8005148:	d002      	beq.n	8005150 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 fe86 	bl	8005e5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f000 fb87 	bl	8005864 <UART_SetConfig>
 8005156:	4603      	mov	r3, r0
 8005158:	2b01      	cmp	r3, #1
 800515a:	d101      	bne.n	8005160 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e01b      	b.n	8005198 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	685a      	ldr	r2, [r3, #4]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800516e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689a      	ldr	r2, [r3, #8]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800517e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0201 	orr.w	r2, r2, #1
 800518e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f000 ff05 	bl	8005fa0 <UART_CheckIdleState>
 8005196:	4603      	mov	r3, r0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b0ba      	sub	sp, #232	@ 0xe8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	69db      	ldr	r3, [r3, #28]
 80051ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80051c6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80051ca:	f640 030f 	movw	r3, #2063	@ 0x80f
 80051ce:	4013      	ands	r3, r2
 80051d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80051d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d11b      	bne.n	8005214 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80051dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051e0:	f003 0320 	and.w	r3, r3, #32
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d015      	beq.n	8005214 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80051e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051ec:	f003 0320 	and.w	r3, r3, #32
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d105      	bne.n	8005200 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80051f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d009      	beq.n	8005214 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005204:	2b00      	cmp	r3, #0
 8005206:	f000 8300 	beq.w	800580a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	4798      	blx	r3
      }
      return;
 8005212:	e2fa      	b.n	800580a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8005214:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 8123 	beq.w	8005464 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800521e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005222:	4b8d      	ldr	r3, [pc, #564]	@ (8005458 <HAL_UART_IRQHandler+0x2b8>)
 8005224:	4013      	ands	r3, r2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d106      	bne.n	8005238 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800522a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800522e:	4b8b      	ldr	r3, [pc, #556]	@ (800545c <HAL_UART_IRQHandler+0x2bc>)
 8005230:	4013      	ands	r3, r2
 8005232:	2b00      	cmp	r3, #0
 8005234:	f000 8116 	beq.w	8005464 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800523c:	f003 0301 	and.w	r3, r3, #1
 8005240:	2b00      	cmp	r3, #0
 8005242:	d011      	beq.n	8005268 <HAL_UART_IRQHandler+0xc8>
 8005244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00b      	beq.n	8005268 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2201      	movs	r2, #1
 8005256:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800525e:	f043 0201 	orr.w	r2, r3, #1
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d011      	beq.n	8005298 <HAL_UART_IRQHandler+0xf8>
 8005274:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005278:	f003 0301 	and.w	r3, r3, #1
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00b      	beq.n	8005298 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2202      	movs	r2, #2
 8005286:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800528e:	f043 0204 	orr.w	r2, r3, #4
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800529c:	f003 0304 	and.w	r3, r3, #4
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d011      	beq.n	80052c8 <HAL_UART_IRQHandler+0x128>
 80052a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052a8:	f003 0301 	and.w	r3, r3, #1
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d00b      	beq.n	80052c8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2204      	movs	r2, #4
 80052b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052be:	f043 0202 	orr.w	r2, r3, #2
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80052c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052cc:	f003 0308 	and.w	r3, r3, #8
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d017      	beq.n	8005304 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80052d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052d8:	f003 0320 	and.w	r3, r3, #32
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d105      	bne.n	80052ec <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80052e0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80052e4:	4b5c      	ldr	r3, [pc, #368]	@ (8005458 <HAL_UART_IRQHandler+0x2b8>)
 80052e6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00b      	beq.n	8005304 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2208      	movs	r2, #8
 80052f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052fa:	f043 0208 	orr.w	r2, r3, #8
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005308:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800530c:	2b00      	cmp	r3, #0
 800530e:	d012      	beq.n	8005336 <HAL_UART_IRQHandler+0x196>
 8005310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005314:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d00c      	beq.n	8005336 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005324:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800532c:	f043 0220 	orr.w	r2, r3, #32
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 8266 	beq.w	800580e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005346:	f003 0320 	and.w	r3, r3, #32
 800534a:	2b00      	cmp	r3, #0
 800534c:	d013      	beq.n	8005376 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800534e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005352:	f003 0320 	and.w	r3, r3, #32
 8005356:	2b00      	cmp	r3, #0
 8005358:	d105      	bne.n	8005366 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800535a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800535e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d007      	beq.n	8005376 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800536a:	2b00      	cmp	r3, #0
 800536c:	d003      	beq.n	8005376 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800537c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800538a:	2b40      	cmp	r3, #64	@ 0x40
 800538c:	d005      	beq.n	800539a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800538e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005392:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005396:	2b00      	cmp	r3, #0
 8005398:	d054      	beq.n	8005444 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 ff17 	bl	80061ce <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053aa:	2b40      	cmp	r3, #64	@ 0x40
 80053ac:	d146      	bne.n	800543c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3308      	adds	r3, #8
 80053b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053bc:	e853 3f00 	ldrex	r3, [r3]
 80053c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80053c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	3308      	adds	r3, #8
 80053d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80053da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80053de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80053e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80053ea:	e841 2300 	strex	r3, r2, [r1]
 80053ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80053f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1d9      	bne.n	80053ae <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005400:	2b00      	cmp	r3, #0
 8005402:	d017      	beq.n	8005434 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800540a:	4a15      	ldr	r2, [pc, #84]	@ (8005460 <HAL_UART_IRQHandler+0x2c0>)
 800540c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005414:	4618      	mov	r0, r3
 8005416:	f7fc fd68 	bl	8001eea <HAL_DMA_Abort_IT>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d019      	beq.n	8005454 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800542e:	4610      	mov	r0, r2
 8005430:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005432:	e00f      	b.n	8005454 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f000 f9ff 	bl	8005838 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800543a:	e00b      	b.n	8005454 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f9fb 	bl	8005838 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005442:	e007      	b.n	8005454 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f000 f9f7 	bl	8005838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005452:	e1dc      	b.n	800580e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005454:	bf00      	nop
    return;
 8005456:	e1da      	b.n	800580e <HAL_UART_IRQHandler+0x66e>
 8005458:	10000001 	.word	0x10000001
 800545c:	04000120 	.word	0x04000120
 8005460:	0800629b 	.word	0x0800629b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005468:	2b01      	cmp	r3, #1
 800546a:	f040 8170 	bne.w	800574e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800546e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005472:	f003 0310 	and.w	r3, r3, #16
 8005476:	2b00      	cmp	r3, #0
 8005478:	f000 8169 	beq.w	800574e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800547c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005480:	f003 0310 	and.w	r3, r3, #16
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 8162 	beq.w	800574e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2210      	movs	r2, #16
 8005490:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549c:	2b40      	cmp	r3, #64	@ 0x40
 800549e:	f040 80d8 	bne.w	8005652 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f000 80af 	beq.w	8005618 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80054c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054c4:	429a      	cmp	r2, r3
 80054c6:	f080 80a7 	bcs.w	8005618 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0320 	and.w	r3, r3, #32
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f040 8087 	bne.w	80055f6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054f4:	e853 3f00 	ldrex	r3, [r3]
 80054f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80054fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005500:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005504:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	461a      	mov	r2, r3
 800550e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005512:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005516:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800551e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005522:	e841 2300 	strex	r3, r2, [r1]
 8005526:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800552a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1da      	bne.n	80054e8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	3308      	adds	r3, #8
 8005538:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800553c:	e853 3f00 	ldrex	r3, [r3]
 8005540:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005542:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005544:	f023 0301 	bic.w	r3, r3, #1
 8005548:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	3308      	adds	r3, #8
 8005552:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005556:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800555a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800555e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005562:	e841 2300 	strex	r3, r2, [r1]
 8005566:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005568:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1e1      	bne.n	8005532 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	3308      	adds	r3, #8
 8005574:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005576:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005578:	e853 3f00 	ldrex	r3, [r3]
 800557c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800557e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005580:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005584:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	3308      	adds	r3, #8
 800558e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005592:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005594:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005596:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005598:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800559a:	e841 2300 	strex	r3, r2, [r1]
 800559e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80055a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1e3      	bne.n	800556e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2220      	movs	r2, #32
 80055aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055bc:	e853 3f00 	ldrex	r3, [r3]
 80055c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80055c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055c4:	f023 0310 	bic.w	r3, r3, #16
 80055c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	461a      	mov	r2, r3
 80055d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80055d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055de:	e841 2300 	strex	r3, r2, [r1]
 80055e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1e4      	bne.n	80055b4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7fc fc1e 	bl	8001e32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2202      	movs	r2, #2
 80055fa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005608:	b29b      	uxth	r3, r3
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	b29b      	uxth	r3, r3
 800560e:	4619      	mov	r1, r3
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 f91b 	bl	800584c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005616:	e0fc      	b.n	8005812 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800561e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005622:	429a      	cmp	r2, r3
 8005624:	f040 80f5 	bne.w	8005812 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0320 	and.w	r3, r3, #32
 8005636:	2b20      	cmp	r3, #32
 8005638:	f040 80eb 	bne.w	8005812 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2202      	movs	r2, #2
 8005640:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005648:	4619      	mov	r1, r3
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f8fe 	bl	800584c <HAL_UARTEx_RxEventCallback>
      return;
 8005650:	e0df      	b.n	8005812 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800565e:	b29b      	uxth	r3, r3
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800566c:	b29b      	uxth	r3, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	f000 80d1 	beq.w	8005816 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8005674:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005678:	2b00      	cmp	r3, #0
 800567a:	f000 80cc 	beq.w	8005816 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005686:	e853 3f00 	ldrex	r3, [r3]
 800568a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800568c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800568e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005692:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	461a      	mov	r2, r3
 800569c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80056a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80056a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056a8:	e841 2300 	strex	r3, r2, [r1]
 80056ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1e4      	bne.n	800567e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	3308      	adds	r3, #8
 80056ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056be:	e853 3f00 	ldrex	r3, [r3]
 80056c2:	623b      	str	r3, [r7, #32]
   return(result);
 80056c4:	6a3b      	ldr	r3, [r7, #32]
 80056c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056ca:	f023 0301 	bic.w	r3, r3, #1
 80056ce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	3308      	adds	r3, #8
 80056d8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056dc:	633a      	str	r2, [r7, #48]	@ 0x30
 80056de:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056e4:	e841 2300 	strex	r3, r2, [r1]
 80056e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1e1      	bne.n	80056b4 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2220      	movs	r2, #32
 80056f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	e853 3f00 	ldrex	r3, [r3]
 8005710:	60fb      	str	r3, [r7, #12]
   return(result);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f023 0310 	bic.w	r3, r3, #16
 8005718:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	461a      	mov	r2, r3
 8005722:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005726:	61fb      	str	r3, [r7, #28]
 8005728:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572a:	69b9      	ldr	r1, [r7, #24]
 800572c:	69fa      	ldr	r2, [r7, #28]
 800572e:	e841 2300 	strex	r3, r2, [r1]
 8005732:	617b      	str	r3, [r7, #20]
   return(result);
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1e4      	bne.n	8005704 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2202      	movs	r2, #2
 800573e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005740:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005744:	4619      	mov	r1, r3
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f880 	bl	800584c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800574c:	e063      	b.n	8005816 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800574e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005752:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00e      	beq.n	8005778 <HAL_UART_IRQHandler+0x5d8>
 800575a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800575e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d008      	beq.n	8005778 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800576e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 fdd3 	bl	800631c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005776:	e051      	b.n	800581c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800577c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005780:	2b00      	cmp	r3, #0
 8005782:	d014      	beq.n	80057ae <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800578c:	2b00      	cmp	r3, #0
 800578e:	d105      	bne.n	800579c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005790:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005794:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d008      	beq.n	80057ae <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d03a      	beq.n	800581a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	4798      	blx	r3
    }
    return;
 80057ac:	e035      	b.n	800581a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80057ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d009      	beq.n	80057ce <HAL_UART_IRQHandler+0x62e>
 80057ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d003      	beq.n	80057ce <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 fd7d 	bl	80062c6 <UART_EndTransmit_IT>
    return;
 80057cc:	e026      	b.n	800581c <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80057ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d009      	beq.n	80057ee <HAL_UART_IRQHandler+0x64e>
 80057da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057de:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 fdac 	bl	8006344 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80057ec:	e016      	b.n	800581c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80057ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d010      	beq.n	800581c <HAL_UART_IRQHandler+0x67c>
 80057fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	da0c      	bge.n	800581c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 fd94 	bl	8006330 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005808:	e008      	b.n	800581c <HAL_UART_IRQHandler+0x67c>
      return;
 800580a:	bf00      	nop
 800580c:	e006      	b.n	800581c <HAL_UART_IRQHandler+0x67c>
    return;
 800580e:	bf00      	nop
 8005810:	e004      	b.n	800581c <HAL_UART_IRQHandler+0x67c>
      return;
 8005812:	bf00      	nop
 8005814:	e002      	b.n	800581c <HAL_UART_IRQHandler+0x67c>
      return;
 8005816:	bf00      	nop
 8005818:	e000      	b.n	800581c <HAL_UART_IRQHandler+0x67c>
    return;
 800581a:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800581c:	37e8      	adds	r7, #232	@ 0xe8
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop

08005824 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800582c:	bf00      	nop
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005840:	bf00      	nop
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr

0800584c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800584c:	b480      	push	{r7}
 800584e:	b083      	sub	sp, #12
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	460b      	mov	r3, r1
 8005856:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005864:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005868:	b08c      	sub	sp, #48	@ 0x30
 800586a:	af00      	add	r7, sp, #0
 800586c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800586e:	2300      	movs	r3, #0
 8005870:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	689a      	ldr	r2, [r3, #8]
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	691b      	ldr	r3, [r3, #16]
 800587c:	431a      	orrs	r2, r3
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	431a      	orrs	r2, r3
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	69db      	ldr	r3, [r3, #28]
 8005888:	4313      	orrs	r3, r2
 800588a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	4baa      	ldr	r3, [pc, #680]	@ (8005b3c <UART_SetConfig+0x2d8>)
 8005894:	4013      	ands	r3, r2
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	6812      	ldr	r2, [r2, #0]
 800589a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800589c:	430b      	orrs	r3, r1
 800589e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a9f      	ldr	r2, [pc, #636]	@ (8005b40 <UART_SetConfig+0x2dc>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d004      	beq.n	80058d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058cc:	4313      	orrs	r3, r2
 80058ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80058da:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	6812      	ldr	r2, [r2, #0]
 80058e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058e4:	430b      	orrs	r3, r1
 80058e6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ee:	f023 010f 	bic.w	r1, r3, #15
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	430a      	orrs	r2, r1
 80058fc:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a90      	ldr	r2, [pc, #576]	@ (8005b44 <UART_SetConfig+0x2e0>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d125      	bne.n	8005954 <UART_SetConfig+0xf0>
 8005908:	4b8f      	ldr	r3, [pc, #572]	@ (8005b48 <UART_SetConfig+0x2e4>)
 800590a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800590e:	f003 0303 	and.w	r3, r3, #3
 8005912:	2b03      	cmp	r3, #3
 8005914:	d81a      	bhi.n	800594c <UART_SetConfig+0xe8>
 8005916:	a201      	add	r2, pc, #4	@ (adr r2, 800591c <UART_SetConfig+0xb8>)
 8005918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800591c:	0800592d 	.word	0x0800592d
 8005920:	0800593d 	.word	0x0800593d
 8005924:	08005935 	.word	0x08005935
 8005928:	08005945 	.word	0x08005945
 800592c:	2301      	movs	r3, #1
 800592e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005932:	e116      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005934:	2302      	movs	r3, #2
 8005936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800593a:	e112      	b.n	8005b62 <UART_SetConfig+0x2fe>
 800593c:	2304      	movs	r3, #4
 800593e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005942:	e10e      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005944:	2308      	movs	r3, #8
 8005946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800594a:	e10a      	b.n	8005b62 <UART_SetConfig+0x2fe>
 800594c:	2310      	movs	r3, #16
 800594e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005952:	e106      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a7c      	ldr	r2, [pc, #496]	@ (8005b4c <UART_SetConfig+0x2e8>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d138      	bne.n	80059d0 <UART_SetConfig+0x16c>
 800595e:	4b7a      	ldr	r3, [pc, #488]	@ (8005b48 <UART_SetConfig+0x2e4>)
 8005960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005964:	f003 030c 	and.w	r3, r3, #12
 8005968:	2b0c      	cmp	r3, #12
 800596a:	d82d      	bhi.n	80059c8 <UART_SetConfig+0x164>
 800596c:	a201      	add	r2, pc, #4	@ (adr r2, 8005974 <UART_SetConfig+0x110>)
 800596e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005972:	bf00      	nop
 8005974:	080059a9 	.word	0x080059a9
 8005978:	080059c9 	.word	0x080059c9
 800597c:	080059c9 	.word	0x080059c9
 8005980:	080059c9 	.word	0x080059c9
 8005984:	080059b9 	.word	0x080059b9
 8005988:	080059c9 	.word	0x080059c9
 800598c:	080059c9 	.word	0x080059c9
 8005990:	080059c9 	.word	0x080059c9
 8005994:	080059b1 	.word	0x080059b1
 8005998:	080059c9 	.word	0x080059c9
 800599c:	080059c9 	.word	0x080059c9
 80059a0:	080059c9 	.word	0x080059c9
 80059a4:	080059c1 	.word	0x080059c1
 80059a8:	2300      	movs	r3, #0
 80059aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059ae:	e0d8      	b.n	8005b62 <UART_SetConfig+0x2fe>
 80059b0:	2302      	movs	r3, #2
 80059b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059b6:	e0d4      	b.n	8005b62 <UART_SetConfig+0x2fe>
 80059b8:	2304      	movs	r3, #4
 80059ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059be:	e0d0      	b.n	8005b62 <UART_SetConfig+0x2fe>
 80059c0:	2308      	movs	r3, #8
 80059c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059c6:	e0cc      	b.n	8005b62 <UART_SetConfig+0x2fe>
 80059c8:	2310      	movs	r3, #16
 80059ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059ce:	e0c8      	b.n	8005b62 <UART_SetConfig+0x2fe>
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a5e      	ldr	r2, [pc, #376]	@ (8005b50 <UART_SetConfig+0x2ec>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d125      	bne.n	8005a26 <UART_SetConfig+0x1c2>
 80059da:	4b5b      	ldr	r3, [pc, #364]	@ (8005b48 <UART_SetConfig+0x2e4>)
 80059dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80059e4:	2b30      	cmp	r3, #48	@ 0x30
 80059e6:	d016      	beq.n	8005a16 <UART_SetConfig+0x1b2>
 80059e8:	2b30      	cmp	r3, #48	@ 0x30
 80059ea:	d818      	bhi.n	8005a1e <UART_SetConfig+0x1ba>
 80059ec:	2b20      	cmp	r3, #32
 80059ee:	d00a      	beq.n	8005a06 <UART_SetConfig+0x1a2>
 80059f0:	2b20      	cmp	r3, #32
 80059f2:	d814      	bhi.n	8005a1e <UART_SetConfig+0x1ba>
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d002      	beq.n	80059fe <UART_SetConfig+0x19a>
 80059f8:	2b10      	cmp	r3, #16
 80059fa:	d008      	beq.n	8005a0e <UART_SetConfig+0x1aa>
 80059fc:	e00f      	b.n	8005a1e <UART_SetConfig+0x1ba>
 80059fe:	2300      	movs	r3, #0
 8005a00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a04:	e0ad      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005a06:	2302      	movs	r3, #2
 8005a08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a0c:	e0a9      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005a0e:	2304      	movs	r3, #4
 8005a10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a14:	e0a5      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005a16:	2308      	movs	r3, #8
 8005a18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a1c:	e0a1      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005a1e:	2310      	movs	r3, #16
 8005a20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a24:	e09d      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a4a      	ldr	r2, [pc, #296]	@ (8005b54 <UART_SetConfig+0x2f0>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d125      	bne.n	8005a7c <UART_SetConfig+0x218>
 8005a30:	4b45      	ldr	r3, [pc, #276]	@ (8005b48 <UART_SetConfig+0x2e4>)
 8005a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a36:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005a3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a3c:	d016      	beq.n	8005a6c <UART_SetConfig+0x208>
 8005a3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a40:	d818      	bhi.n	8005a74 <UART_SetConfig+0x210>
 8005a42:	2b80      	cmp	r3, #128	@ 0x80
 8005a44:	d00a      	beq.n	8005a5c <UART_SetConfig+0x1f8>
 8005a46:	2b80      	cmp	r3, #128	@ 0x80
 8005a48:	d814      	bhi.n	8005a74 <UART_SetConfig+0x210>
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d002      	beq.n	8005a54 <UART_SetConfig+0x1f0>
 8005a4e:	2b40      	cmp	r3, #64	@ 0x40
 8005a50:	d008      	beq.n	8005a64 <UART_SetConfig+0x200>
 8005a52:	e00f      	b.n	8005a74 <UART_SetConfig+0x210>
 8005a54:	2300      	movs	r3, #0
 8005a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a5a:	e082      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a62:	e07e      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005a64:	2304      	movs	r3, #4
 8005a66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a6a:	e07a      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005a6c:	2308      	movs	r3, #8
 8005a6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a72:	e076      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005a74:	2310      	movs	r3, #16
 8005a76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a7a:	e072      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a35      	ldr	r2, [pc, #212]	@ (8005b58 <UART_SetConfig+0x2f4>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d12a      	bne.n	8005adc <UART_SetConfig+0x278>
 8005a86:	4b30      	ldr	r3, [pc, #192]	@ (8005b48 <UART_SetConfig+0x2e4>)
 8005a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a94:	d01a      	beq.n	8005acc <UART_SetConfig+0x268>
 8005a96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a9a:	d81b      	bhi.n	8005ad4 <UART_SetConfig+0x270>
 8005a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aa0:	d00c      	beq.n	8005abc <UART_SetConfig+0x258>
 8005aa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aa6:	d815      	bhi.n	8005ad4 <UART_SetConfig+0x270>
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <UART_SetConfig+0x250>
 8005aac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ab0:	d008      	beq.n	8005ac4 <UART_SetConfig+0x260>
 8005ab2:	e00f      	b.n	8005ad4 <UART_SetConfig+0x270>
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005aba:	e052      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005abc:	2302      	movs	r3, #2
 8005abe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ac2:	e04e      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005ac4:	2304      	movs	r3, #4
 8005ac6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005aca:	e04a      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005acc:	2308      	movs	r3, #8
 8005ace:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ad2:	e046      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005ad4:	2310      	movs	r3, #16
 8005ad6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ada:	e042      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a17      	ldr	r2, [pc, #92]	@ (8005b40 <UART_SetConfig+0x2dc>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d13a      	bne.n	8005b5c <UART_SetConfig+0x2f8>
 8005ae6:	4b18      	ldr	r3, [pc, #96]	@ (8005b48 <UART_SetConfig+0x2e4>)
 8005ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005af0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005af4:	d01a      	beq.n	8005b2c <UART_SetConfig+0x2c8>
 8005af6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005afa:	d81b      	bhi.n	8005b34 <UART_SetConfig+0x2d0>
 8005afc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b00:	d00c      	beq.n	8005b1c <UART_SetConfig+0x2b8>
 8005b02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b06:	d815      	bhi.n	8005b34 <UART_SetConfig+0x2d0>
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d003      	beq.n	8005b14 <UART_SetConfig+0x2b0>
 8005b0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b10:	d008      	beq.n	8005b24 <UART_SetConfig+0x2c0>
 8005b12:	e00f      	b.n	8005b34 <UART_SetConfig+0x2d0>
 8005b14:	2300      	movs	r3, #0
 8005b16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b1a:	e022      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b22:	e01e      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005b24:	2304      	movs	r3, #4
 8005b26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b2a:	e01a      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005b2c:	2308      	movs	r3, #8
 8005b2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b32:	e016      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005b34:	2310      	movs	r3, #16
 8005b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b3a:	e012      	b.n	8005b62 <UART_SetConfig+0x2fe>
 8005b3c:	cfff69f3 	.word	0xcfff69f3
 8005b40:	40008000 	.word	0x40008000
 8005b44:	40013800 	.word	0x40013800
 8005b48:	40021000 	.word	0x40021000
 8005b4c:	40004400 	.word	0x40004400
 8005b50:	40004800 	.word	0x40004800
 8005b54:	40004c00 	.word	0x40004c00
 8005b58:	40005000 	.word	0x40005000
 8005b5c:	2310      	movs	r3, #16
 8005b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4aae      	ldr	r2, [pc, #696]	@ (8005e20 <UART_SetConfig+0x5bc>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	f040 8097 	bne.w	8005c9c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005b6e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005b72:	2b08      	cmp	r3, #8
 8005b74:	d823      	bhi.n	8005bbe <UART_SetConfig+0x35a>
 8005b76:	a201      	add	r2, pc, #4	@ (adr r2, 8005b7c <UART_SetConfig+0x318>)
 8005b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b7c:	08005ba1 	.word	0x08005ba1
 8005b80:	08005bbf 	.word	0x08005bbf
 8005b84:	08005ba9 	.word	0x08005ba9
 8005b88:	08005bbf 	.word	0x08005bbf
 8005b8c:	08005baf 	.word	0x08005baf
 8005b90:	08005bbf 	.word	0x08005bbf
 8005b94:	08005bbf 	.word	0x08005bbf
 8005b98:	08005bbf 	.word	0x08005bbf
 8005b9c:	08005bb7 	.word	0x08005bb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ba0:	f7fd fbbc 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 8005ba4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ba6:	e010      	b.n	8005bca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ba8:	4b9e      	ldr	r3, [pc, #632]	@ (8005e24 <UART_SetConfig+0x5c0>)
 8005baa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005bac:	e00d      	b.n	8005bca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bae:	f7fd fb1d 	bl	80031ec <HAL_RCC_GetSysClockFreq>
 8005bb2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005bb4:	e009      	b.n	8005bca <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005bbc:	e005      	b.n	8005bca <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005bc8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 8130 	beq.w	8005e32 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd6:	4a94      	ldr	r2, [pc, #592]	@ (8005e28 <UART_SetConfig+0x5c4>)
 8005bd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bdc:	461a      	mov	r2, r3
 8005bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005be4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	685a      	ldr	r2, [r3, #4]
 8005bea:	4613      	mov	r3, r2
 8005bec:	005b      	lsls	r3, r3, #1
 8005bee:	4413      	add	r3, r2
 8005bf0:	69ba      	ldr	r2, [r7, #24]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d305      	bcc.n	8005c02 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d903      	bls.n	8005c0a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005c08:	e113      	b.n	8005e32 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	60bb      	str	r3, [r7, #8]
 8005c10:	60fa      	str	r2, [r7, #12]
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c16:	4a84      	ldr	r2, [pc, #528]	@ (8005e28 <UART_SetConfig+0x5c4>)
 8005c18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	2200      	movs	r2, #0
 8005c20:	603b      	str	r3, [r7, #0]
 8005c22:	607a      	str	r2, [r7, #4]
 8005c24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c28:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c2c:	f7fa fae6 	bl	80001fc <__aeabi_uldivmod>
 8005c30:	4602      	mov	r2, r0
 8005c32:	460b      	mov	r3, r1
 8005c34:	4610      	mov	r0, r2
 8005c36:	4619      	mov	r1, r3
 8005c38:	f04f 0200 	mov.w	r2, #0
 8005c3c:	f04f 0300 	mov.w	r3, #0
 8005c40:	020b      	lsls	r3, r1, #8
 8005c42:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005c46:	0202      	lsls	r2, r0, #8
 8005c48:	6979      	ldr	r1, [r7, #20]
 8005c4a:	6849      	ldr	r1, [r1, #4]
 8005c4c:	0849      	lsrs	r1, r1, #1
 8005c4e:	2000      	movs	r0, #0
 8005c50:	460c      	mov	r4, r1
 8005c52:	4605      	mov	r5, r0
 8005c54:	eb12 0804 	adds.w	r8, r2, r4
 8005c58:	eb43 0905 	adc.w	r9, r3, r5
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	469a      	mov	sl, r3
 8005c64:	4693      	mov	fp, r2
 8005c66:	4652      	mov	r2, sl
 8005c68:	465b      	mov	r3, fp
 8005c6a:	4640      	mov	r0, r8
 8005c6c:	4649      	mov	r1, r9
 8005c6e:	f7fa fac5 	bl	80001fc <__aeabi_uldivmod>
 8005c72:	4602      	mov	r2, r0
 8005c74:	460b      	mov	r3, r1
 8005c76:	4613      	mov	r3, r2
 8005c78:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c7a:	6a3b      	ldr	r3, [r7, #32]
 8005c7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c80:	d308      	bcc.n	8005c94 <UART_SetConfig+0x430>
 8005c82:	6a3b      	ldr	r3, [r7, #32]
 8005c84:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c88:	d204      	bcs.n	8005c94 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	6a3a      	ldr	r2, [r7, #32]
 8005c90:	60da      	str	r2, [r3, #12]
 8005c92:	e0ce      	b.n	8005e32 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005c9a:	e0ca      	b.n	8005e32 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	69db      	ldr	r3, [r3, #28]
 8005ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ca4:	d166      	bne.n	8005d74 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005ca6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005caa:	2b08      	cmp	r3, #8
 8005cac:	d827      	bhi.n	8005cfe <UART_SetConfig+0x49a>
 8005cae:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb4 <UART_SetConfig+0x450>)
 8005cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb4:	08005cd9 	.word	0x08005cd9
 8005cb8:	08005ce1 	.word	0x08005ce1
 8005cbc:	08005ce9 	.word	0x08005ce9
 8005cc0:	08005cff 	.word	0x08005cff
 8005cc4:	08005cef 	.word	0x08005cef
 8005cc8:	08005cff 	.word	0x08005cff
 8005ccc:	08005cff 	.word	0x08005cff
 8005cd0:	08005cff 	.word	0x08005cff
 8005cd4:	08005cf7 	.word	0x08005cf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cd8:	f7fd fb20 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 8005cdc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cde:	e014      	b.n	8005d0a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ce0:	f7fd fb32 	bl	8003348 <HAL_RCC_GetPCLK2Freq>
 8005ce4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ce6:	e010      	b.n	8005d0a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ce8:	4b4e      	ldr	r3, [pc, #312]	@ (8005e24 <UART_SetConfig+0x5c0>)
 8005cea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005cec:	e00d      	b.n	8005d0a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cee:	f7fd fa7d 	bl	80031ec <HAL_RCC_GetSysClockFreq>
 8005cf2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cf4:	e009      	b.n	8005d0a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cfa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005cfc:	e005      	b.n	8005d0a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005d08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f000 8090 	beq.w	8005e32 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d16:	4a44      	ldr	r2, [pc, #272]	@ (8005e28 <UART_SetConfig+0x5c4>)
 8005d18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d20:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d24:	005a      	lsls	r2, r3, #1
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	085b      	lsrs	r3, r3, #1
 8005d2c:	441a      	add	r2, r3
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d36:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d38:	6a3b      	ldr	r3, [r7, #32]
 8005d3a:	2b0f      	cmp	r3, #15
 8005d3c:	d916      	bls.n	8005d6c <UART_SetConfig+0x508>
 8005d3e:	6a3b      	ldr	r3, [r7, #32]
 8005d40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d44:	d212      	bcs.n	8005d6c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d46:	6a3b      	ldr	r3, [r7, #32]
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	f023 030f 	bic.w	r3, r3, #15
 8005d4e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d50:	6a3b      	ldr	r3, [r7, #32]
 8005d52:	085b      	lsrs	r3, r3, #1
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	f003 0307 	and.w	r3, r3, #7
 8005d5a:	b29a      	uxth	r2, r3
 8005d5c:	8bfb      	ldrh	r3, [r7, #30]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	8bfa      	ldrh	r2, [r7, #30]
 8005d68:	60da      	str	r2, [r3, #12]
 8005d6a:	e062      	b.n	8005e32 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005d72:	e05e      	b.n	8005e32 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d74:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005d78:	2b08      	cmp	r3, #8
 8005d7a:	d828      	bhi.n	8005dce <UART_SetConfig+0x56a>
 8005d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005d84 <UART_SetConfig+0x520>)
 8005d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d82:	bf00      	nop
 8005d84:	08005da9 	.word	0x08005da9
 8005d88:	08005db1 	.word	0x08005db1
 8005d8c:	08005db9 	.word	0x08005db9
 8005d90:	08005dcf 	.word	0x08005dcf
 8005d94:	08005dbf 	.word	0x08005dbf
 8005d98:	08005dcf 	.word	0x08005dcf
 8005d9c:	08005dcf 	.word	0x08005dcf
 8005da0:	08005dcf 	.word	0x08005dcf
 8005da4:	08005dc7 	.word	0x08005dc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005da8:	f7fd fab8 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 8005dac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dae:	e014      	b.n	8005dda <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005db0:	f7fd faca 	bl	8003348 <HAL_RCC_GetPCLK2Freq>
 8005db4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005db6:	e010      	b.n	8005dda <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005db8:	4b1a      	ldr	r3, [pc, #104]	@ (8005e24 <UART_SetConfig+0x5c0>)
 8005dba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005dbc:	e00d      	b.n	8005dda <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dbe:	f7fd fa15 	bl	80031ec <HAL_RCC_GetSysClockFreq>
 8005dc2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dc4:	e009      	b.n	8005dda <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005dcc:	e005      	b.n	8005dda <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005dd8:	bf00      	nop
    }

    if (pclk != 0U)
 8005dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d028      	beq.n	8005e32 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de4:	4a10      	ldr	r2, [pc, #64]	@ (8005e28 <UART_SetConfig+0x5c4>)
 8005de6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005dea:	461a      	mov	r2, r3
 8005dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dee:	fbb3 f2f2 	udiv	r2, r3, r2
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	085b      	lsrs	r3, r3, #1
 8005df8:	441a      	add	r2, r3
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e02:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e04:	6a3b      	ldr	r3, [r7, #32]
 8005e06:	2b0f      	cmp	r3, #15
 8005e08:	d910      	bls.n	8005e2c <UART_SetConfig+0x5c8>
 8005e0a:	6a3b      	ldr	r3, [r7, #32]
 8005e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e10:	d20c      	bcs.n	8005e2c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e12:	6a3b      	ldr	r3, [r7, #32]
 8005e14:	b29a      	uxth	r2, r3
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	60da      	str	r2, [r3, #12]
 8005e1c:	e009      	b.n	8005e32 <UART_SetConfig+0x5ce>
 8005e1e:	bf00      	nop
 8005e20:	40008000 	.word	0x40008000
 8005e24:	00f42400 	.word	0x00f42400
 8005e28:	0800956c 	.word	0x0800956c
      }
      else
      {
        ret = HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	2200      	movs	r2, #0
 8005e46:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005e4e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3730      	adds	r7, #48	@ 0x30
 8005e56:	46bd      	mov	sp, r7
 8005e58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005e5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e68:	f003 0308 	and.w	r3, r3, #8
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00a      	beq.n	8005e86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	430a      	orrs	r2, r1
 8005e84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e8a:	f003 0301 	and.w	r3, r3, #1
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00a      	beq.n	8005ea8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	430a      	orrs	r2, r1
 8005ea6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eac:	f003 0302 	and.w	r3, r3, #2
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00a      	beq.n	8005eca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ece:	f003 0304 	and.w	r3, r3, #4
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00a      	beq.n	8005eec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	430a      	orrs	r2, r1
 8005eea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef0:	f003 0310 	and.w	r3, r3, #16
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00a      	beq.n	8005f0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	430a      	orrs	r2, r1
 8005f0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f12:	f003 0320 	and.w	r3, r3, #32
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00a      	beq.n	8005f30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	430a      	orrs	r2, r1
 8005f2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d01a      	beq.n	8005f72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	430a      	orrs	r2, r1
 8005f50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f5a:	d10a      	bne.n	8005f72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	430a      	orrs	r2, r1
 8005f70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00a      	beq.n	8005f94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	430a      	orrs	r2, r1
 8005f92:	605a      	str	r2, [r3, #4]
  }
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b098      	sub	sp, #96	@ 0x60
 8005fa4:	af02      	add	r7, sp, #8
 8005fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fb0:	f7fb fa02 	bl	80013b8 <HAL_GetTick>
 8005fb4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0308 	and.w	r3, r3, #8
 8005fc0:	2b08      	cmp	r3, #8
 8005fc2:	d12f      	bne.n	8006024 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fc4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 f88e 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d022      	beq.n	8006024 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe6:	e853 3f00 	ldrex	r3, [r3]
 8005fea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ff2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ffc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ffe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006000:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006002:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006004:	e841 2300 	strex	r3, r2, [r1]
 8006008:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800600a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1e6      	bne.n	8005fde <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2220      	movs	r2, #32
 8006014:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006020:	2303      	movs	r3, #3
 8006022:	e063      	b.n	80060ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0304 	and.w	r3, r3, #4
 800602e:	2b04      	cmp	r3, #4
 8006030:	d149      	bne.n	80060c6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006032:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800603a:	2200      	movs	r2, #0
 800603c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f000 f857 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 8006046:	4603      	mov	r3, r0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d03c      	beq.n	80060c6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006054:	e853 3f00 	ldrex	r3, [r3]
 8006058:	623b      	str	r3, [r7, #32]
   return(result);
 800605a:	6a3b      	ldr	r3, [r7, #32]
 800605c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006060:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	461a      	mov	r2, r3
 8006068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800606a:	633b      	str	r3, [r7, #48]	@ 0x30
 800606c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006070:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006072:	e841 2300 	strex	r3, r2, [r1]
 8006076:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1e6      	bne.n	800604c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	3308      	adds	r3, #8
 8006084:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	e853 3f00 	ldrex	r3, [r3]
 800608c:	60fb      	str	r3, [r7, #12]
   return(result);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f023 0301 	bic.w	r3, r3, #1
 8006094:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	3308      	adds	r3, #8
 800609c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800609e:	61fa      	str	r2, [r7, #28]
 80060a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a2:	69b9      	ldr	r1, [r7, #24]
 80060a4:	69fa      	ldr	r2, [r7, #28]
 80060a6:	e841 2300 	strex	r3, r2, [r1]
 80060aa:	617b      	str	r3, [r7, #20]
   return(result);
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1e5      	bne.n	800607e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2220      	movs	r2, #32
 80060b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e012      	b.n	80060ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2220      	movs	r2, #32
 80060ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3758      	adds	r7, #88	@ 0x58
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	603b      	str	r3, [r7, #0]
 8006100:	4613      	mov	r3, r2
 8006102:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006104:	e04f      	b.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800610c:	d04b      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800610e:	f7fb f953 	bl	80013b8 <HAL_GetTick>
 8006112:	4602      	mov	r2, r0
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	429a      	cmp	r2, r3
 800611c:	d302      	bcc.n	8006124 <UART_WaitOnFlagUntilTimeout+0x30>
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d101      	bne.n	8006128 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e04e      	b.n	80061c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0304 	and.w	r3, r3, #4
 8006132:	2b00      	cmp	r3, #0
 8006134:	d037      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	2b80      	cmp	r3, #128	@ 0x80
 800613a:	d034      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	2b40      	cmp	r3, #64	@ 0x40
 8006140:	d031      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	69db      	ldr	r3, [r3, #28]
 8006148:	f003 0308 	and.w	r3, r3, #8
 800614c:	2b08      	cmp	r3, #8
 800614e:	d110      	bne.n	8006172 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2208      	movs	r2, #8
 8006156:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006158:	68f8      	ldr	r0, [r7, #12]
 800615a:	f000 f838 	bl	80061ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2208      	movs	r2, #8
 8006162:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e029      	b.n	80061c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800617c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006180:	d111      	bne.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800618a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f000 f81e 	bl	80061ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2220      	movs	r2, #32
 8006196:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e00f      	b.n	80061c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	69da      	ldr	r2, [r3, #28]
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4013      	ands	r3, r2
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	bf0c      	ite	eq
 80061b6:	2301      	moveq	r3, #1
 80061b8:	2300      	movne	r3, #0
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	461a      	mov	r2, r3
 80061be:	79fb      	ldrb	r3, [r7, #7]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d0a0      	beq.n	8006106 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}

080061ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061ce:	b480      	push	{r7}
 80061d0:	b095      	sub	sp, #84	@ 0x54
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061de:	e853 3f00 	ldrex	r3, [r3]
 80061e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80061e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	461a      	mov	r2, r3
 80061f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80061f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061fc:	e841 2300 	strex	r3, r2, [r1]
 8006200:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006204:	2b00      	cmp	r3, #0
 8006206:	d1e6      	bne.n	80061d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	3308      	adds	r3, #8
 800620e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	e853 3f00 	ldrex	r3, [r3]
 8006216:	61fb      	str	r3, [r7, #28]
   return(result);
 8006218:	69fb      	ldr	r3, [r7, #28]
 800621a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800621e:	f023 0301 	bic.w	r3, r3, #1
 8006222:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	3308      	adds	r3, #8
 800622a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800622c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800622e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006230:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006232:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006234:	e841 2300 	strex	r3, r2, [r1]
 8006238:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800623a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623c:	2b00      	cmp	r3, #0
 800623e:	d1e3      	bne.n	8006208 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006244:	2b01      	cmp	r3, #1
 8006246:	d118      	bne.n	800627a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	e853 3f00 	ldrex	r3, [r3]
 8006254:	60bb      	str	r3, [r7, #8]
   return(result);
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	f023 0310 	bic.w	r3, r3, #16
 800625c:	647b      	str	r3, [r7, #68]	@ 0x44
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	461a      	mov	r2, r3
 8006264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006266:	61bb      	str	r3, [r7, #24]
 8006268:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626a:	6979      	ldr	r1, [r7, #20]
 800626c:	69ba      	ldr	r2, [r7, #24]
 800626e:	e841 2300 	strex	r3, r2, [r1]
 8006272:	613b      	str	r3, [r7, #16]
   return(result);
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d1e6      	bne.n	8006248 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2220      	movs	r2, #32
 800627e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800628e:	bf00      	nop
 8006290:	3754      	adds	r7, #84	@ 0x54
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr

0800629a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800629a:	b580      	push	{r7, lr}
 800629c:	b084      	sub	sp, #16
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f7ff fabd 	bl	8005838 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062be:	bf00      	nop
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80062c6:	b580      	push	{r7, lr}
 80062c8:	b088      	sub	sp, #32
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	e853 3f00 	ldrex	r3, [r3]
 80062da:	60bb      	str	r3, [r7, #8]
   return(result);
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062e2:	61fb      	str	r3, [r7, #28]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	461a      	mov	r2, r3
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	61bb      	str	r3, [r7, #24]
 80062ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f0:	6979      	ldr	r1, [r7, #20]
 80062f2:	69ba      	ldr	r2, [r7, #24]
 80062f4:	e841 2300 	strex	r3, r2, [r1]
 80062f8:	613b      	str	r3, [r7, #16]
   return(result);
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d1e6      	bne.n	80062ce <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2220      	movs	r2, #32
 8006304:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f7ff fa88 	bl	8005824 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006314:	bf00      	nop
 8006316:	3720      	adds	r7, #32
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006324:	bf00      	nop
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800634c:	bf00      	nop
 800634e:	370c      	adds	r7, #12
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006366:	2b01      	cmp	r3, #1
 8006368:	d101      	bne.n	800636e <HAL_UARTEx_DisableFifoMode+0x16>
 800636a:	2302      	movs	r3, #2
 800636c:	e027      	b.n	80063be <HAL_UARTEx_DisableFifoMode+0x66>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2224      	movs	r2, #36	@ 0x24
 800637a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f022 0201 	bic.w	r2, r2, #1
 8006394:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800639c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	68fa      	ldr	r2, [r7, #12]
 80063aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2220      	movs	r2, #32
 80063b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80063bc:	2300      	movs	r3, #0
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3714      	adds	r7, #20
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b084      	sub	sp, #16
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
 80063d2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d101      	bne.n	80063e2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80063de:	2302      	movs	r3, #2
 80063e0:	e02d      	b.n	800643e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2201      	movs	r2, #1
 80063e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2224      	movs	r2, #36	@ 0x24
 80063ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f022 0201 	bic.w	r2, r2, #1
 8006408:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	683a      	ldr	r2, [r7, #0]
 800641a:	430a      	orrs	r2, r1
 800641c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f850 	bl	80064c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2220      	movs	r2, #32
 8006430:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b084      	sub	sp, #16
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
 800644e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006456:	2b01      	cmp	r3, #1
 8006458:	d101      	bne.n	800645e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800645a:	2302      	movs	r3, #2
 800645c:	e02d      	b.n	80064ba <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2224      	movs	r2, #36	@ 0x24
 800646a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 0201 	bic.w	r2, r2, #1
 8006484:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	683a      	ldr	r2, [r7, #0]
 8006496:	430a      	orrs	r2, r1
 8006498:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 f812 	bl	80064c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2220      	movs	r2, #32
 80064ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3710      	adds	r7, #16
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
	...

080064c4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b085      	sub	sp, #20
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d108      	bne.n	80064e6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80064e4:	e031      	b.n	800654a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80064e6:	2308      	movs	r3, #8
 80064e8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80064ea:	2308      	movs	r3, #8
 80064ec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	0e5b      	lsrs	r3, r3, #25
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	f003 0307 	and.w	r3, r3, #7
 80064fc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	0f5b      	lsrs	r3, r3, #29
 8006506:	b2db      	uxtb	r3, r3
 8006508:	f003 0307 	and.w	r3, r3, #7
 800650c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800650e:	7bbb      	ldrb	r3, [r7, #14]
 8006510:	7b3a      	ldrb	r2, [r7, #12]
 8006512:	4911      	ldr	r1, [pc, #68]	@ (8006558 <UARTEx_SetNbDataToProcess+0x94>)
 8006514:	5c8a      	ldrb	r2, [r1, r2]
 8006516:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800651a:	7b3a      	ldrb	r2, [r7, #12]
 800651c:	490f      	ldr	r1, [pc, #60]	@ (800655c <UARTEx_SetNbDataToProcess+0x98>)
 800651e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006520:	fb93 f3f2 	sdiv	r3, r3, r2
 8006524:	b29a      	uxth	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800652c:	7bfb      	ldrb	r3, [r7, #15]
 800652e:	7b7a      	ldrb	r2, [r7, #13]
 8006530:	4909      	ldr	r1, [pc, #36]	@ (8006558 <UARTEx_SetNbDataToProcess+0x94>)
 8006532:	5c8a      	ldrb	r2, [r1, r2]
 8006534:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006538:	7b7a      	ldrb	r2, [r7, #13]
 800653a:	4908      	ldr	r1, [pc, #32]	@ (800655c <UARTEx_SetNbDataToProcess+0x98>)
 800653c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800653e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006542:	b29a      	uxth	r2, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800654a:	bf00      	nop
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	08009584 	.word	0x08009584
 800655c:	0800958c 	.word	0x0800958c

08006560 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006564:	4904      	ldr	r1, [pc, #16]	@ (8006578 <MX_FATFS_Init+0x18>)
 8006566:	4805      	ldr	r0, [pc, #20]	@ (800657c <MX_FATFS_Init+0x1c>)
 8006568:	f002 ff6a 	bl	8009440 <FATFS_LinkDriver>
 800656c:	4603      	mov	r3, r0
 800656e:	461a      	mov	r2, r3
 8006570:	4b03      	ldr	r3, [pc, #12]	@ (8006580 <MX_FATFS_Init+0x20>)
 8006572:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006574:	bf00      	nop
 8006576:	bd80      	pop	{r7, pc}
 8006578:	2004fc60 	.word	0x2004fc60
 800657c:	2004000c 	.word	0x2004000c
 8006580:	2004fc5c 	.word	0x2004fc5c

08006584 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006584:	b480      	push	{r7}
 8006586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006588:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800658a:	4618      	mov	r0, r3
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
 800659a:	4603      	mov	r3, r0
 800659c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800659e:	79fb      	ldrb	r3, [r7, #7]
 80065a0:	4618      	mov	r0, r3
 80065a2:	f000 f9d7 	bl	8006954 <USER_SPI_initialize>
 80065a6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3708      	adds	r7, #8
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	4603      	mov	r3, r0
 80065b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 80065ba:	79fb      	ldrb	r3, [r7, #7]
 80065bc:	4618      	mov	r0, r3
 80065be:	f000 fab3 	bl	8006b28 <USER_SPI_status>
 80065c2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3708      	adds	r7, #8
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60b9      	str	r1, [r7, #8]
 80065d4:	607a      	str	r2, [r7, #4]
 80065d6:	603b      	str	r3, [r7, #0]
 80065d8:	4603      	mov	r3, r0
 80065da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 80065dc:	7bf8      	ldrb	r0, [r7, #15]
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	68b9      	ldr	r1, [r7, #8]
 80065e4:	f000 fab6 	bl	8006b54 <USER_SPI_read>
 80065e8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3710      	adds	r7, #16
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}

080065f2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80065f2:	b580      	push	{r7, lr}
 80065f4:	b084      	sub	sp, #16
 80065f6:	af00      	add	r7, sp, #0
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
 80065fc:	603b      	str	r3, [r7, #0]
 80065fe:	4603      	mov	r3, r0
 8006600:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8006602:	7bf8      	ldrb	r0, [r7, #15]
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	68b9      	ldr	r1, [r7, #8]
 800660a:	f000 fb09 	bl	8006c20 <USER_SPI_write>
 800660e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006610:	4618      	mov	r0, r3
 8006612:	3710      	adds	r7, #16
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b082      	sub	sp, #8
 800661c:	af00      	add	r7, sp, #0
 800661e:	4603      	mov	r3, r0
 8006620:	603a      	str	r2, [r7, #0]
 8006622:	71fb      	strb	r3, [r7, #7]
 8006624:	460b      	mov	r3, r1
 8006626:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8006628:	79b9      	ldrb	r1, [r7, #6]
 800662a:	79fb      	ldrb	r3, [r7, #7]
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	4618      	mov	r0, r3
 8006630:	f000 fb72 	bl	8006d18 <USER_SPI_ioctl>
 8006634:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006636:	4618      	mov	r0, r3
 8006638:	3708      	adds	r7, #8
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
	...

08006640 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006648:	f7fa feb6 	bl	80013b8 <HAL_GetTick>
 800664c:	4603      	mov	r3, r0
 800664e:	4a04      	ldr	r2, [pc, #16]	@ (8006660 <SPI_Timer_On+0x20>)
 8006650:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8006652:	4a04      	ldr	r2, [pc, #16]	@ (8006664 <SPI_Timer_On+0x24>)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6013      	str	r3, [r2, #0]
}
 8006658:	bf00      	nop
 800665a:	3708      	adds	r7, #8
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}
 8006660:	2004fc68 	.word	0x2004fc68
 8006664:	2004fc6c 	.word	0x2004fc6c

08006668 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006668:	b580      	push	{r7, lr}
 800666a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800666c:	f7fa fea4 	bl	80013b8 <HAL_GetTick>
 8006670:	4602      	mov	r2, r0
 8006672:	4b06      	ldr	r3, [pc, #24]	@ (800668c <SPI_Timer_Status+0x24>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	1ad2      	subs	r2, r2, r3
 8006678:	4b05      	ldr	r3, [pc, #20]	@ (8006690 <SPI_Timer_Status+0x28>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	429a      	cmp	r2, r3
 800667e:	bf34      	ite	cc
 8006680:	2301      	movcc	r3, #1
 8006682:	2300      	movcs	r3, #0
 8006684:	b2db      	uxtb	r3, r3
}
 8006686:	4618      	mov	r0, r3
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	2004fc68 	.word	0x2004fc68
 8006690:	2004fc6c 	.word	0x2004fc6c

08006694 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af02      	add	r7, sp, #8
 800669a:	4603      	mov	r3, r0
 800669c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800669e:	f107 020f 	add.w	r2, r7, #15
 80066a2:	1df9      	adds	r1, r7, #7
 80066a4:	2332      	movs	r3, #50	@ 0x32
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	2301      	movs	r3, #1
 80066aa:	4804      	ldr	r0, [pc, #16]	@ (80066bc <xchg_spi+0x28>)
 80066ac:	f7fd fe53 	bl	8004356 <HAL_SPI_TransmitReceive>
    return rxDat;
 80066b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3710      	adds	r7, #16
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	200401a8 	.word	0x200401a8

080066c0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80066c0:	b590      	push	{r4, r7, lr}
 80066c2:	b085      	sub	sp, #20
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80066ca:	2300      	movs	r3, #0
 80066cc:	60fb      	str	r3, [r7, #12]
 80066ce:	e00a      	b.n	80066e6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	18d4      	adds	r4, r2, r3
 80066d6:	20ff      	movs	r0, #255	@ 0xff
 80066d8:	f7ff ffdc 	bl	8006694 <xchg_spi>
 80066dc:	4603      	mov	r3, r0
 80066de:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	3301      	adds	r3, #1
 80066e4:	60fb      	str	r3, [r7, #12]
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d3f0      	bcc.n	80066d0 <rcvr_spi_multi+0x10>
	}
}
 80066ee:	bf00      	nop
 80066f0:	bf00      	nop
 80066f2:	3714      	adds	r7, #20
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd90      	pop	{r4, r7, pc}

080066f8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	b29a      	uxth	r2, r3
 8006706:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800670a:	6879      	ldr	r1, [r7, #4]
 800670c:	4803      	ldr	r0, [pc, #12]	@ (800671c <xmit_spi_multi+0x24>)
 800670e:	f7fd fcac 	bl	800406a <HAL_SPI_Transmit>
}
 8006712:	bf00      	nop
 8006714:	3708      	adds	r7, #8
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	200401a8 	.word	0x200401a8

08006720 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006728:	f7fa fe46 	bl	80013b8 <HAL_GetTick>
 800672c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8006732:	20ff      	movs	r0, #255	@ 0xff
 8006734:	f7ff ffae 	bl	8006694 <xchg_spi>
 8006738:	4603      	mov	r3, r0
 800673a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800673c:	7bfb      	ldrb	r3, [r7, #15]
 800673e:	2bff      	cmp	r3, #255	@ 0xff
 8006740:	d007      	beq.n	8006752 <wait_ready+0x32>
 8006742:	f7fa fe39 	bl	80013b8 <HAL_GetTick>
 8006746:	4602      	mov	r2, r0
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	1ad3      	subs	r3, r2, r3
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	429a      	cmp	r2, r3
 8006750:	d8ef      	bhi.n	8006732 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8006752:	7bfb      	ldrb	r3, [r7, #15]
 8006754:	2bff      	cmp	r3, #255	@ 0xff
 8006756:	bf0c      	ite	eq
 8006758:	2301      	moveq	r3, #1
 800675a:	2300      	movne	r3, #0
 800675c:	b2db      	uxtb	r3, r3
}
 800675e:	4618      	mov	r0, r3
 8006760:	3718      	adds	r7, #24
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
	...

08006768 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800676c:	2201      	movs	r2, #1
 800676e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006772:	4804      	ldr	r0, [pc, #16]	@ (8006784 <despiselect+0x1c>)
 8006774:	f7fb fefa 	bl	800256c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006778:	20ff      	movs	r0, #255	@ 0xff
 800677a:	f7ff ff8b 	bl	8006694 <xchg_spi>

}
 800677e:	bf00      	nop
 8006780:	bd80      	pop	{r7, pc}
 8006782:	bf00      	nop
 8006784:	48000400 	.word	0x48000400

08006788 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006788:	b580      	push	{r7, lr}
 800678a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800678c:	2200      	movs	r2, #0
 800678e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006792:	480a      	ldr	r0, [pc, #40]	@ (80067bc <spiselect+0x34>)
 8006794:	f7fb feea 	bl	800256c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006798:	20ff      	movs	r0, #255	@ 0xff
 800679a:	f7ff ff7b 	bl	8006694 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800679e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80067a2:	f7ff ffbd 	bl	8006720 <wait_ready>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d001      	beq.n	80067b0 <spiselect+0x28>
 80067ac:	2301      	movs	r3, #1
 80067ae:	e002      	b.n	80067b6 <spiselect+0x2e>

	despiselect();
 80067b0:	f7ff ffda 	bl	8006768 <despiselect>
	return 0;	/* Timeout */
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	48000400 	.word	0x48000400

080067c0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80067ca:	20c8      	movs	r0, #200	@ 0xc8
 80067cc:	f7ff ff38 	bl	8006640 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80067d0:	20ff      	movs	r0, #255	@ 0xff
 80067d2:	f7ff ff5f 	bl	8006694 <xchg_spi>
 80067d6:	4603      	mov	r3, r0
 80067d8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80067da:	7bfb      	ldrb	r3, [r7, #15]
 80067dc:	2bff      	cmp	r3, #255	@ 0xff
 80067de:	d104      	bne.n	80067ea <rcvr_datablock+0x2a>
 80067e0:	f7ff ff42 	bl	8006668 <SPI_Timer_Status>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d1f2      	bne.n	80067d0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80067ea:	7bfb      	ldrb	r3, [r7, #15]
 80067ec:	2bfe      	cmp	r3, #254	@ 0xfe
 80067ee:	d001      	beq.n	80067f4 <rcvr_datablock+0x34>
 80067f0:	2300      	movs	r3, #0
 80067f2:	e00a      	b.n	800680a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80067f4:	6839      	ldr	r1, [r7, #0]
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f7ff ff62 	bl	80066c0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80067fc:	20ff      	movs	r0, #255	@ 0xff
 80067fe:	f7ff ff49 	bl	8006694 <xchg_spi>
 8006802:	20ff      	movs	r0, #255	@ 0xff
 8006804:	f7ff ff46 	bl	8006694 <xchg_spi>

	return 1;						/* Function succeeded */
 8006808:	2301      	movs	r3, #1
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006812:	b580      	push	{r7, lr}
 8006814:	b084      	sub	sp, #16
 8006816:	af00      	add	r7, sp, #0
 8006818:	6078      	str	r0, [r7, #4]
 800681a:	460b      	mov	r3, r1
 800681c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800681e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006822:	f7ff ff7d 	bl	8006720 <wait_ready>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d101      	bne.n	8006830 <xmit_datablock+0x1e>
 800682c:	2300      	movs	r3, #0
 800682e:	e01e      	b.n	800686e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006830:	78fb      	ldrb	r3, [r7, #3]
 8006832:	4618      	mov	r0, r3
 8006834:	f7ff ff2e 	bl	8006694 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006838:	78fb      	ldrb	r3, [r7, #3]
 800683a:	2bfd      	cmp	r3, #253	@ 0xfd
 800683c:	d016      	beq.n	800686c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800683e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f7ff ff58 	bl	80066f8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006848:	20ff      	movs	r0, #255	@ 0xff
 800684a:	f7ff ff23 	bl	8006694 <xchg_spi>
 800684e:	20ff      	movs	r0, #255	@ 0xff
 8006850:	f7ff ff20 	bl	8006694 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006854:	20ff      	movs	r0, #255	@ 0xff
 8006856:	f7ff ff1d 	bl	8006694 <xchg_spi>
 800685a:	4603      	mov	r3, r0
 800685c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800685e:	7bfb      	ldrb	r3, [r7, #15]
 8006860:	f003 031f 	and.w	r3, r3, #31
 8006864:	2b05      	cmp	r3, #5
 8006866:	d001      	beq.n	800686c <xmit_datablock+0x5a>
 8006868:	2300      	movs	r3, #0
 800686a:	e000      	b.n	800686e <xmit_datablock+0x5c>
	}
	return 1;
 800686c:	2301      	movs	r3, #1
}
 800686e:	4618      	mov	r0, r3
 8006870:	3710      	adds	r7, #16
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}

08006876 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006876:	b580      	push	{r7, lr}
 8006878:	b084      	sub	sp, #16
 800687a:	af00      	add	r7, sp, #0
 800687c:	4603      	mov	r3, r0
 800687e:	6039      	str	r1, [r7, #0]
 8006880:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006886:	2b00      	cmp	r3, #0
 8006888:	da0e      	bge.n	80068a8 <send_cmd+0x32>
		cmd &= 0x7F;
 800688a:	79fb      	ldrb	r3, [r7, #7]
 800688c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006890:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006892:	2100      	movs	r1, #0
 8006894:	2037      	movs	r0, #55	@ 0x37
 8006896:	f7ff ffee 	bl	8006876 <send_cmd>
 800689a:	4603      	mov	r3, r0
 800689c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800689e:	7bbb      	ldrb	r3, [r7, #14]
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d901      	bls.n	80068a8 <send_cmd+0x32>
 80068a4:	7bbb      	ldrb	r3, [r7, #14]
 80068a6:	e051      	b.n	800694c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80068a8:	79fb      	ldrb	r3, [r7, #7]
 80068aa:	2b0c      	cmp	r3, #12
 80068ac:	d008      	beq.n	80068c0 <send_cmd+0x4a>
		despiselect();
 80068ae:	f7ff ff5b 	bl	8006768 <despiselect>
		if (!spiselect()) return 0xFF;
 80068b2:	f7ff ff69 	bl	8006788 <spiselect>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d101      	bne.n	80068c0 <send_cmd+0x4a>
 80068bc:	23ff      	movs	r3, #255	@ 0xff
 80068be:	e045      	b.n	800694c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80068c0:	79fb      	ldrb	r3, [r7, #7]
 80068c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	4618      	mov	r0, r3
 80068ca:	f7ff fee3 	bl	8006694 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	0e1b      	lsrs	r3, r3, #24
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7ff fedd 	bl	8006694 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	0c1b      	lsrs	r3, r3, #16
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7ff fed7 	bl	8006694 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	0a1b      	lsrs	r3, r3, #8
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7ff fed1 	bl	8006694 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	4618      	mov	r0, r3
 80068f8:	f7ff fecc 	bl	8006694 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80068fc:	2301      	movs	r3, #1
 80068fe:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006900:	79fb      	ldrb	r3, [r7, #7]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d101      	bne.n	800690a <send_cmd+0x94>
 8006906:	2395      	movs	r3, #149	@ 0x95
 8006908:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800690a:	79fb      	ldrb	r3, [r7, #7]
 800690c:	2b08      	cmp	r3, #8
 800690e:	d101      	bne.n	8006914 <send_cmd+0x9e>
 8006910:	2387      	movs	r3, #135	@ 0x87
 8006912:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006914:	7bfb      	ldrb	r3, [r7, #15]
 8006916:	4618      	mov	r0, r3
 8006918:	f7ff febc 	bl	8006694 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800691c:	79fb      	ldrb	r3, [r7, #7]
 800691e:	2b0c      	cmp	r3, #12
 8006920:	d102      	bne.n	8006928 <send_cmd+0xb2>
 8006922:	20ff      	movs	r0, #255	@ 0xff
 8006924:	f7ff feb6 	bl	8006694 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006928:	230a      	movs	r3, #10
 800692a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800692c:	20ff      	movs	r0, #255	@ 0xff
 800692e:	f7ff feb1 	bl	8006694 <xchg_spi>
 8006932:	4603      	mov	r3, r0
 8006934:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006936:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800693a:	2b00      	cmp	r3, #0
 800693c:	da05      	bge.n	800694a <send_cmd+0xd4>
 800693e:	7bfb      	ldrb	r3, [r7, #15]
 8006940:	3b01      	subs	r3, #1
 8006942:	73fb      	strb	r3, [r7, #15]
 8006944:	7bfb      	ldrb	r3, [r7, #15]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d1f0      	bne.n	800692c <send_cmd+0xb6>

	return res;							/* Return received response */
 800694a:	7bbb      	ldrb	r3, [r7, #14]
}
 800694c:	4618      	mov	r0, r3
 800694e:	3710      	adds	r7, #16
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006954:	b590      	push	{r4, r7, lr}
 8006956:	b085      	sub	sp, #20
 8006958:	af00      	add	r7, sp, #0
 800695a:	4603      	mov	r3, r0
 800695c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800695e:	79fb      	ldrb	r3, [r7, #7]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d001      	beq.n	8006968 <USER_SPI_initialize+0x14>
 8006964:	2301      	movs	r3, #1
 8006966:	e0d4      	b.n	8006b12 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006968:	4b6c      	ldr	r3, [pc, #432]	@ (8006b1c <USER_SPI_initialize+0x1c8>)
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	b2db      	uxtb	r3, r3
 800696e:	f003 0302 	and.w	r3, r3, #2
 8006972:	2b00      	cmp	r3, #0
 8006974:	d003      	beq.n	800697e <USER_SPI_initialize+0x2a>
 8006976:	4b69      	ldr	r3, [pc, #420]	@ (8006b1c <USER_SPI_initialize+0x1c8>)
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	b2db      	uxtb	r3, r3
 800697c:	e0c9      	b.n	8006b12 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800697e:	4b68      	ldr	r3, [pc, #416]	@ (8006b20 <USER_SPI_initialize+0x1cc>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	4b66      	ldr	r3, [pc, #408]	@ (8006b20 <USER_SPI_initialize+0x1cc>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 800698c:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800698e:	230a      	movs	r3, #10
 8006990:	73fb      	strb	r3, [r7, #15]
 8006992:	e005      	b.n	80069a0 <USER_SPI_initialize+0x4c>
 8006994:	20ff      	movs	r0, #255	@ 0xff
 8006996:	f7ff fe7d 	bl	8006694 <xchg_spi>
 800699a:	7bfb      	ldrb	r3, [r7, #15]
 800699c:	3b01      	subs	r3, #1
 800699e:	73fb      	strb	r3, [r7, #15]
 80069a0:	7bfb      	ldrb	r3, [r7, #15]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1f6      	bne.n	8006994 <USER_SPI_initialize+0x40>

	ty = 0;
 80069a6:	2300      	movs	r3, #0
 80069a8:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80069aa:	2100      	movs	r1, #0
 80069ac:	2000      	movs	r0, #0
 80069ae:	f7ff ff62 	bl	8006876 <send_cmd>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	f040 808b 	bne.w	8006ad0 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80069ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80069be:	f7ff fe3f 	bl	8006640 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80069c2:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80069c6:	2008      	movs	r0, #8
 80069c8:	f7ff ff55 	bl	8006876 <send_cmd>
 80069cc:	4603      	mov	r3, r0
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d151      	bne.n	8006a76 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80069d2:	2300      	movs	r3, #0
 80069d4:	73fb      	strb	r3, [r7, #15]
 80069d6:	e00d      	b.n	80069f4 <USER_SPI_initialize+0xa0>
 80069d8:	7bfc      	ldrb	r4, [r7, #15]
 80069da:	20ff      	movs	r0, #255	@ 0xff
 80069dc:	f7ff fe5a 	bl	8006694 <xchg_spi>
 80069e0:	4603      	mov	r3, r0
 80069e2:	461a      	mov	r2, r3
 80069e4:	f104 0310 	add.w	r3, r4, #16
 80069e8:	443b      	add	r3, r7
 80069ea:	f803 2c08 	strb.w	r2, [r3, #-8]
 80069ee:	7bfb      	ldrb	r3, [r7, #15]
 80069f0:	3301      	adds	r3, #1
 80069f2:	73fb      	strb	r3, [r7, #15]
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
 80069f6:	2b03      	cmp	r3, #3
 80069f8:	d9ee      	bls.n	80069d8 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80069fa:	7abb      	ldrb	r3, [r7, #10]
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d167      	bne.n	8006ad0 <USER_SPI_initialize+0x17c>
 8006a00:	7afb      	ldrb	r3, [r7, #11]
 8006a02:	2baa      	cmp	r3, #170	@ 0xaa
 8006a04:	d164      	bne.n	8006ad0 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006a06:	bf00      	nop
 8006a08:	f7ff fe2e 	bl	8006668 <SPI_Timer_Status>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d007      	beq.n	8006a22 <USER_SPI_initialize+0xce>
 8006a12:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006a16:	20a9      	movs	r0, #169	@ 0xa9
 8006a18:	f7ff ff2d 	bl	8006876 <send_cmd>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d1f2      	bne.n	8006a08 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8006a22:	f7ff fe21 	bl	8006668 <SPI_Timer_Status>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d051      	beq.n	8006ad0 <USER_SPI_initialize+0x17c>
 8006a2c:	2100      	movs	r1, #0
 8006a2e:	203a      	movs	r0, #58	@ 0x3a
 8006a30:	f7ff ff21 	bl	8006876 <send_cmd>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d14a      	bne.n	8006ad0 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	73fb      	strb	r3, [r7, #15]
 8006a3e:	e00d      	b.n	8006a5c <USER_SPI_initialize+0x108>
 8006a40:	7bfc      	ldrb	r4, [r7, #15]
 8006a42:	20ff      	movs	r0, #255	@ 0xff
 8006a44:	f7ff fe26 	bl	8006694 <xchg_spi>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	f104 0310 	add.w	r3, r4, #16
 8006a50:	443b      	add	r3, r7
 8006a52:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006a56:	7bfb      	ldrb	r3, [r7, #15]
 8006a58:	3301      	adds	r3, #1
 8006a5a:	73fb      	strb	r3, [r7, #15]
 8006a5c:	7bfb      	ldrb	r3, [r7, #15]
 8006a5e:	2b03      	cmp	r3, #3
 8006a60:	d9ee      	bls.n	8006a40 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8006a62:	7a3b      	ldrb	r3, [r7, #8]
 8006a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d001      	beq.n	8006a70 <USER_SPI_initialize+0x11c>
 8006a6c:	230c      	movs	r3, #12
 8006a6e:	e000      	b.n	8006a72 <USER_SPI_initialize+0x11e>
 8006a70:	2304      	movs	r3, #4
 8006a72:	737b      	strb	r3, [r7, #13]
 8006a74:	e02c      	b.n	8006ad0 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006a76:	2100      	movs	r1, #0
 8006a78:	20a9      	movs	r0, #169	@ 0xa9
 8006a7a:	f7ff fefc 	bl	8006876 <send_cmd>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d804      	bhi.n	8006a8e <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8006a84:	2302      	movs	r3, #2
 8006a86:	737b      	strb	r3, [r7, #13]
 8006a88:	23a9      	movs	r3, #169	@ 0xa9
 8006a8a:	73bb      	strb	r3, [r7, #14]
 8006a8c:	e003      	b.n	8006a96 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8006a8e:	2301      	movs	r3, #1
 8006a90:	737b      	strb	r3, [r7, #13]
 8006a92:	2301      	movs	r3, #1
 8006a94:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8006a96:	bf00      	nop
 8006a98:	f7ff fde6 	bl	8006668 <SPI_Timer_Status>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d007      	beq.n	8006ab2 <USER_SPI_initialize+0x15e>
 8006aa2:	7bbb      	ldrb	r3, [r7, #14]
 8006aa4:	2100      	movs	r1, #0
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7ff fee5 	bl	8006876 <send_cmd>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1f2      	bne.n	8006a98 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006ab2:	f7ff fdd9 	bl	8006668 <SPI_Timer_Status>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d007      	beq.n	8006acc <USER_SPI_initialize+0x178>
 8006abc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006ac0:	2010      	movs	r0, #16
 8006ac2:	f7ff fed8 	bl	8006876 <send_cmd>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d001      	beq.n	8006ad0 <USER_SPI_initialize+0x17c>
				ty = 0;
 8006acc:	2300      	movs	r3, #0
 8006ace:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006ad0:	4a14      	ldr	r2, [pc, #80]	@ (8006b24 <USER_SPI_initialize+0x1d0>)
 8006ad2:	7b7b      	ldrb	r3, [r7, #13]
 8006ad4:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006ad6:	f7ff fe47 	bl	8006768 <despiselect>

	if (ty) {			/* OK */
 8006ada:	7b7b      	ldrb	r3, [r7, #13]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d012      	beq.n	8006b06 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8006ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8006b20 <USER_SPI_initialize+0x1cc>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006aea:	4b0d      	ldr	r3, [pc, #52]	@ (8006b20 <USER_SPI_initialize+0x1cc>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f042 0218 	orr.w	r2, r2, #24
 8006af2:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006af4:	4b09      	ldr	r3, [pc, #36]	@ (8006b1c <USER_SPI_initialize+0x1c8>)
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	f023 0301 	bic.w	r3, r3, #1
 8006afe:	b2da      	uxtb	r2, r3
 8006b00:	4b06      	ldr	r3, [pc, #24]	@ (8006b1c <USER_SPI_initialize+0x1c8>)
 8006b02:	701a      	strb	r2, [r3, #0]
 8006b04:	e002      	b.n	8006b0c <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006b06:	4b05      	ldr	r3, [pc, #20]	@ (8006b1c <USER_SPI_initialize+0x1c8>)
 8006b08:	2201      	movs	r2, #1
 8006b0a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006b0c:	4b03      	ldr	r3, [pc, #12]	@ (8006b1c <USER_SPI_initialize+0x1c8>)
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	b2db      	uxtb	r3, r3
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3714      	adds	r7, #20
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd90      	pop	{r4, r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	20040020 	.word	0x20040020
 8006b20:	200401a8 	.word	0x200401a8
 8006b24:	2004fc64 	.word	0x2004fc64

08006b28 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	4603      	mov	r3, r0
 8006b30:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006b32:	79fb      	ldrb	r3, [r7, #7]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d001      	beq.n	8006b3c <USER_SPI_status+0x14>
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e002      	b.n	8006b42 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006b3c:	4b04      	ldr	r3, [pc, #16]	@ (8006b50 <USER_SPI_status+0x28>)
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	b2db      	uxtb	r3, r3
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	370c      	adds	r7, #12
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	20040020 	.word	0x20040020

08006b54 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b084      	sub	sp, #16
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60b9      	str	r1, [r7, #8]
 8006b5c:	607a      	str	r2, [r7, #4]
 8006b5e:	603b      	str	r3, [r7, #0]
 8006b60:	4603      	mov	r3, r0
 8006b62:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006b64:	7bfb      	ldrb	r3, [r7, #15]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d102      	bne.n	8006b70 <USER_SPI_read+0x1c>
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d101      	bne.n	8006b74 <USER_SPI_read+0x20>
 8006b70:	2304      	movs	r3, #4
 8006b72:	e04d      	b.n	8006c10 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006b74:	4b28      	ldr	r3, [pc, #160]	@ (8006c18 <USER_SPI_read+0xc4>)
 8006b76:	781b      	ldrb	r3, [r3, #0]
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	f003 0301 	and.w	r3, r3, #1
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d001      	beq.n	8006b86 <USER_SPI_read+0x32>
 8006b82:	2303      	movs	r3, #3
 8006b84:	e044      	b.n	8006c10 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8006b86:	4b25      	ldr	r3, [pc, #148]	@ (8006c1c <USER_SPI_read+0xc8>)
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	f003 0308 	and.w	r3, r3, #8
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d102      	bne.n	8006b98 <USER_SPI_read+0x44>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	025b      	lsls	r3, r3, #9
 8006b96:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d111      	bne.n	8006bc2 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8006b9e:	6879      	ldr	r1, [r7, #4]
 8006ba0:	2011      	movs	r0, #17
 8006ba2:	f7ff fe68 	bl	8006876 <send_cmd>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d129      	bne.n	8006c00 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8006bac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006bb0:	68b8      	ldr	r0, [r7, #8]
 8006bb2:	f7ff fe05 	bl	80067c0 <rcvr_datablock>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d021      	beq.n	8006c00 <USER_SPI_read+0xac>
			count = 0;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	603b      	str	r3, [r7, #0]
 8006bc0:	e01e      	b.n	8006c00 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006bc2:	6879      	ldr	r1, [r7, #4]
 8006bc4:	2012      	movs	r0, #18
 8006bc6:	f7ff fe56 	bl	8006876 <send_cmd>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d117      	bne.n	8006c00 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006bd0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006bd4:	68b8      	ldr	r0, [r7, #8]
 8006bd6:	f7ff fdf3 	bl	80067c0 <rcvr_datablock>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d00a      	beq.n	8006bf6 <USER_SPI_read+0xa2>
				buff += 512;
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006be6:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	3b01      	subs	r3, #1
 8006bec:	603b      	str	r3, [r7, #0]
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1ed      	bne.n	8006bd0 <USER_SPI_read+0x7c>
 8006bf4:	e000      	b.n	8006bf8 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006bf6:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006bf8:	2100      	movs	r1, #0
 8006bfa:	200c      	movs	r0, #12
 8006bfc:	f7ff fe3b 	bl	8006876 <send_cmd>
		}
	}
	despiselect();
 8006c00:	f7ff fdb2 	bl	8006768 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	bf14      	ite	ne
 8006c0a:	2301      	movne	r3, #1
 8006c0c:	2300      	moveq	r3, #0
 8006c0e:	b2db      	uxtb	r3, r3
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3710      	adds	r7, #16
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	20040020 	.word	0x20040020
 8006c1c:	2004fc64 	.word	0x2004fc64

08006c20 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60b9      	str	r1, [r7, #8]
 8006c28:	607a      	str	r2, [r7, #4]
 8006c2a:	603b      	str	r3, [r7, #0]
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006c30:	7bfb      	ldrb	r3, [r7, #15]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d102      	bne.n	8006c3c <USER_SPI_write+0x1c>
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d101      	bne.n	8006c40 <USER_SPI_write+0x20>
 8006c3c:	2304      	movs	r3, #4
 8006c3e:	e063      	b.n	8006d08 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8006c40:	4b33      	ldr	r3, [pc, #204]	@ (8006d10 <USER_SPI_write+0xf0>)
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d001      	beq.n	8006c52 <USER_SPI_write+0x32>
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e05a      	b.n	8006d08 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8006c52:	4b2f      	ldr	r3, [pc, #188]	@ (8006d10 <USER_SPI_write+0xf0>)
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	f003 0304 	and.w	r3, r3, #4
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d001      	beq.n	8006c64 <USER_SPI_write+0x44>
 8006c60:	2302      	movs	r3, #2
 8006c62:	e051      	b.n	8006d08 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8006c64:	4b2b      	ldr	r3, [pc, #172]	@ (8006d14 <USER_SPI_write+0xf4>)
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	f003 0308 	and.w	r3, r3, #8
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d102      	bne.n	8006c76 <USER_SPI_write+0x56>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	025b      	lsls	r3, r3, #9
 8006c74:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d110      	bne.n	8006c9e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8006c7c:	6879      	ldr	r1, [r7, #4]
 8006c7e:	2018      	movs	r0, #24
 8006c80:	f7ff fdf9 	bl	8006876 <send_cmd>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d136      	bne.n	8006cf8 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8006c8a:	21fe      	movs	r1, #254	@ 0xfe
 8006c8c:	68b8      	ldr	r0, [r7, #8]
 8006c8e:	f7ff fdc0 	bl	8006812 <xmit_datablock>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d02f      	beq.n	8006cf8 <USER_SPI_write+0xd8>
			count = 0;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	603b      	str	r3, [r7, #0]
 8006c9c:	e02c      	b.n	8006cf8 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8006c9e:	4b1d      	ldr	r3, [pc, #116]	@ (8006d14 <USER_SPI_write+0xf4>)
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	f003 0306 	and.w	r3, r3, #6
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d003      	beq.n	8006cb2 <USER_SPI_write+0x92>
 8006caa:	6839      	ldr	r1, [r7, #0]
 8006cac:	2097      	movs	r0, #151	@ 0x97
 8006cae:	f7ff fde2 	bl	8006876 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006cb2:	6879      	ldr	r1, [r7, #4]
 8006cb4:	2019      	movs	r0, #25
 8006cb6:	f7ff fdde 	bl	8006876 <send_cmd>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d11b      	bne.n	8006cf8 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006cc0:	21fc      	movs	r1, #252	@ 0xfc
 8006cc2:	68b8      	ldr	r0, [r7, #8]
 8006cc4:	f7ff fda5 	bl	8006812 <xmit_datablock>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d00a      	beq.n	8006ce4 <USER_SPI_write+0xc4>
				buff += 512;
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006cd4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	3b01      	subs	r3, #1
 8006cda:	603b      	str	r3, [r7, #0]
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1ee      	bne.n	8006cc0 <USER_SPI_write+0xa0>
 8006ce2:	e000      	b.n	8006ce6 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006ce4:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006ce6:	21fd      	movs	r1, #253	@ 0xfd
 8006ce8:	2000      	movs	r0, #0
 8006cea:	f7ff fd92 	bl	8006812 <xmit_datablock>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d101      	bne.n	8006cf8 <USER_SPI_write+0xd8>
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006cf8:	f7ff fd36 	bl	8006768 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	bf14      	ite	ne
 8006d02:	2301      	movne	r3, #1
 8006d04:	2300      	moveq	r3, #0
 8006d06:	b2db      	uxtb	r3, r3
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3710      	adds	r7, #16
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}
 8006d10:	20040020 	.word	0x20040020
 8006d14:	2004fc64 	.word	0x2004fc64

08006d18 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b08c      	sub	sp, #48	@ 0x30
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	4603      	mov	r3, r0
 8006d20:	603a      	str	r2, [r7, #0]
 8006d22:	71fb      	strb	r3, [r7, #7]
 8006d24:	460b      	mov	r3, r1
 8006d26:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8006d28:	79fb      	ldrb	r3, [r7, #7]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d001      	beq.n	8006d32 <USER_SPI_ioctl+0x1a>
 8006d2e:	2304      	movs	r3, #4
 8006d30:	e15a      	b.n	8006fe8 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006d32:	4baf      	ldr	r3, [pc, #700]	@ (8006ff0 <USER_SPI_ioctl+0x2d8>)
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	f003 0301 	and.w	r3, r3, #1
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <USER_SPI_ioctl+0x2c>
 8006d40:	2303      	movs	r3, #3
 8006d42:	e151      	b.n	8006fe8 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8006d4a:	79bb      	ldrb	r3, [r7, #6]
 8006d4c:	2b04      	cmp	r3, #4
 8006d4e:	f200 8136 	bhi.w	8006fbe <USER_SPI_ioctl+0x2a6>
 8006d52:	a201      	add	r2, pc, #4	@ (adr r2, 8006d58 <USER_SPI_ioctl+0x40>)
 8006d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d58:	08006d6d 	.word	0x08006d6d
 8006d5c:	08006d81 	.word	0x08006d81
 8006d60:	08006fbf 	.word	0x08006fbf
 8006d64:	08006e2d 	.word	0x08006e2d
 8006d68:	08006f23 	.word	0x08006f23
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8006d6c:	f7ff fd0c 	bl	8006788 <spiselect>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	f000 8127 	beq.w	8006fc6 <USER_SPI_ioctl+0x2ae>
 8006d78:	2300      	movs	r3, #0
 8006d7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8006d7e:	e122      	b.n	8006fc6 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8006d80:	2100      	movs	r1, #0
 8006d82:	2009      	movs	r0, #9
 8006d84:	f7ff fd77 	bl	8006876 <send_cmd>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	f040 811d 	bne.w	8006fca <USER_SPI_ioctl+0x2b2>
 8006d90:	f107 030c 	add.w	r3, r7, #12
 8006d94:	2110      	movs	r1, #16
 8006d96:	4618      	mov	r0, r3
 8006d98:	f7ff fd12 	bl	80067c0 <rcvr_datablock>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	f000 8113 	beq.w	8006fca <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8006da4:	7b3b      	ldrb	r3, [r7, #12]
 8006da6:	099b      	lsrs	r3, r3, #6
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d111      	bne.n	8006dd2 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8006dae:	7d7b      	ldrb	r3, [r7, #21]
 8006db0:	461a      	mov	r2, r3
 8006db2:	7d3b      	ldrb	r3, [r7, #20]
 8006db4:	021b      	lsls	r3, r3, #8
 8006db6:	4413      	add	r3, r2
 8006db8:	461a      	mov	r2, r3
 8006dba:	7cfb      	ldrb	r3, [r7, #19]
 8006dbc:	041b      	lsls	r3, r3, #16
 8006dbe:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8006dc2:	4413      	add	r3, r2
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	029a      	lsls	r2, r3, #10
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	601a      	str	r2, [r3, #0]
 8006dd0:	e028      	b.n	8006e24 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8006dd2:	7c7b      	ldrb	r3, [r7, #17]
 8006dd4:	f003 030f 	and.w	r3, r3, #15
 8006dd8:	b2da      	uxtb	r2, r3
 8006dda:	7dbb      	ldrb	r3, [r7, #22]
 8006ddc:	09db      	lsrs	r3, r3, #7
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	4413      	add	r3, r2
 8006de2:	b2da      	uxtb	r2, r3
 8006de4:	7d7b      	ldrb	r3, [r7, #21]
 8006de6:	005b      	lsls	r3, r3, #1
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	f003 0306 	and.w	r3, r3, #6
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	4413      	add	r3, r2
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	3302      	adds	r3, #2
 8006df6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8006dfa:	7d3b      	ldrb	r3, [r7, #20]
 8006dfc:	099b      	lsrs	r3, r3, #6
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	461a      	mov	r2, r3
 8006e02:	7cfb      	ldrb	r3, [r7, #19]
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	441a      	add	r2, r3
 8006e08:	7cbb      	ldrb	r3, [r7, #18]
 8006e0a:	029b      	lsls	r3, r3, #10
 8006e0c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e10:	4413      	add	r3, r2
 8006e12:	3301      	adds	r3, #1
 8006e14:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8006e16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e1a:	3b09      	subs	r3, #9
 8006e1c:	69fa      	ldr	r2, [r7, #28]
 8006e1e:	409a      	lsls	r2, r3
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8006e24:	2300      	movs	r3, #0
 8006e26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8006e2a:	e0ce      	b.n	8006fca <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8006e2c:	4b71      	ldr	r3, [pc, #452]	@ (8006ff4 <USER_SPI_ioctl+0x2dc>)
 8006e2e:	781b      	ldrb	r3, [r3, #0]
 8006e30:	f003 0304 	and.w	r3, r3, #4
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d031      	beq.n	8006e9c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8006e38:	2100      	movs	r1, #0
 8006e3a:	208d      	movs	r0, #141	@ 0x8d
 8006e3c:	f7ff fd1b 	bl	8006876 <send_cmd>
 8006e40:	4603      	mov	r3, r0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f040 80c3 	bne.w	8006fce <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8006e48:	20ff      	movs	r0, #255	@ 0xff
 8006e4a:	f7ff fc23 	bl	8006694 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8006e4e:	f107 030c 	add.w	r3, r7, #12
 8006e52:	2110      	movs	r1, #16
 8006e54:	4618      	mov	r0, r3
 8006e56:	f7ff fcb3 	bl	80067c0 <rcvr_datablock>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f000 80b6 	beq.w	8006fce <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8006e62:	2330      	movs	r3, #48	@ 0x30
 8006e64:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8006e68:	e007      	b.n	8006e7a <USER_SPI_ioctl+0x162>
 8006e6a:	20ff      	movs	r0, #255	@ 0xff
 8006e6c:	f7ff fc12 	bl	8006694 <xchg_spi>
 8006e70:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e74:	3b01      	subs	r3, #1
 8006e76:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8006e7a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1f3      	bne.n	8006e6a <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8006e82:	7dbb      	ldrb	r3, [r7, #22]
 8006e84:	091b      	lsrs	r3, r3, #4
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	461a      	mov	r2, r3
 8006e8a:	2310      	movs	r3, #16
 8006e8c:	fa03 f202 	lsl.w	r2, r3, r2
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8006e94:	2300      	movs	r3, #0
 8006e96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8006e9a:	e098      	b.n	8006fce <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8006e9c:	2100      	movs	r1, #0
 8006e9e:	2009      	movs	r0, #9
 8006ea0:	f7ff fce9 	bl	8006876 <send_cmd>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f040 8091 	bne.w	8006fce <USER_SPI_ioctl+0x2b6>
 8006eac:	f107 030c 	add.w	r3, r7, #12
 8006eb0:	2110      	movs	r1, #16
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f7ff fc84 	bl	80067c0 <rcvr_datablock>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f000 8087 	beq.w	8006fce <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006ec0:	4b4c      	ldr	r3, [pc, #304]	@ (8006ff4 <USER_SPI_ioctl+0x2dc>)
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	f003 0302 	and.w	r3, r3, #2
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d012      	beq.n	8006ef2 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8006ecc:	7dbb      	ldrb	r3, [r7, #22]
 8006ece:	005b      	lsls	r3, r3, #1
 8006ed0:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8006ed4:	7dfa      	ldrb	r2, [r7, #23]
 8006ed6:	09d2      	lsrs	r2, r2, #7
 8006ed8:	b2d2      	uxtb	r2, r2
 8006eda:	4413      	add	r3, r2
 8006edc:	1c5a      	adds	r2, r3, #1
 8006ede:	7e7b      	ldrb	r3, [r7, #25]
 8006ee0:	099b      	lsrs	r3, r3, #6
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eea:	461a      	mov	r2, r3
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	601a      	str	r2, [r3, #0]
 8006ef0:	e013      	b.n	8006f1a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8006ef2:	7dbb      	ldrb	r3, [r7, #22]
 8006ef4:	109b      	asrs	r3, r3, #2
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	f003 031f 	and.w	r3, r3, #31
 8006efc:	3301      	adds	r3, #1
 8006efe:	7dfa      	ldrb	r2, [r7, #23]
 8006f00:	00d2      	lsls	r2, r2, #3
 8006f02:	f002 0218 	and.w	r2, r2, #24
 8006f06:	7df9      	ldrb	r1, [r7, #23]
 8006f08:	0949      	lsrs	r1, r1, #5
 8006f0a:	b2c9      	uxtb	r1, r1
 8006f0c:	440a      	add	r2, r1
 8006f0e:	3201      	adds	r2, #1
 8006f10:	fb02 f303 	mul.w	r3, r2, r3
 8006f14:	461a      	mov	r2, r3
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8006f20:	e055      	b.n	8006fce <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006f22:	4b34      	ldr	r3, [pc, #208]	@ (8006ff4 <USER_SPI_ioctl+0x2dc>)
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	f003 0306 	and.w	r3, r3, #6
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d051      	beq.n	8006fd2 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006f2e:	f107 020c 	add.w	r2, r7, #12
 8006f32:	79fb      	ldrb	r3, [r7, #7]
 8006f34:	210b      	movs	r1, #11
 8006f36:	4618      	mov	r0, r3
 8006f38:	f7ff feee 	bl	8006d18 <USER_SPI_ioctl>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d149      	bne.n	8006fd6 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006f42:	7b3b      	ldrb	r3, [r7, #12]
 8006f44:	099b      	lsrs	r3, r3, #6
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d104      	bne.n	8006f56 <USER_SPI_ioctl+0x23e>
 8006f4c:	7dbb      	ldrb	r3, [r7, #22]
 8006f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d041      	beq.n	8006fda <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	623b      	str	r3, [r7, #32]
 8006f5a:	6a3b      	ldr	r3, [r7, #32]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f60:	6a3b      	ldr	r3, [r7, #32]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8006f66:	4b23      	ldr	r3, [pc, #140]	@ (8006ff4 <USER_SPI_ioctl+0x2dc>)
 8006f68:	781b      	ldrb	r3, [r3, #0]
 8006f6a:	f003 0308 	and.w	r3, r3, #8
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d105      	bne.n	8006f7e <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8006f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f74:	025b      	lsls	r3, r3, #9
 8006f76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f7a:	025b      	lsls	r3, r3, #9
 8006f7c:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8006f7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f80:	2020      	movs	r0, #32
 8006f82:	f7ff fc78 	bl	8006876 <send_cmd>
 8006f86:	4603      	mov	r3, r0
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d128      	bne.n	8006fde <USER_SPI_ioctl+0x2c6>
 8006f8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f8e:	2021      	movs	r0, #33	@ 0x21
 8006f90:	f7ff fc71 	bl	8006876 <send_cmd>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d121      	bne.n	8006fde <USER_SPI_ioctl+0x2c6>
 8006f9a:	2100      	movs	r1, #0
 8006f9c:	2026      	movs	r0, #38	@ 0x26
 8006f9e:	f7ff fc6a 	bl	8006876 <send_cmd>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d11a      	bne.n	8006fde <USER_SPI_ioctl+0x2c6>
 8006fa8:	f247 5030 	movw	r0, #30000	@ 0x7530
 8006fac:	f7ff fbb8 	bl	8006720 <wait_ready>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d013      	beq.n	8006fde <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8006fbc:	e00f      	b.n	8006fde <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8006fbe:	2304      	movs	r3, #4
 8006fc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006fc4:	e00c      	b.n	8006fe0 <USER_SPI_ioctl+0x2c8>
		break;
 8006fc6:	bf00      	nop
 8006fc8:	e00a      	b.n	8006fe0 <USER_SPI_ioctl+0x2c8>
		break;
 8006fca:	bf00      	nop
 8006fcc:	e008      	b.n	8006fe0 <USER_SPI_ioctl+0x2c8>
		break;
 8006fce:	bf00      	nop
 8006fd0:	e006      	b.n	8006fe0 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006fd2:	bf00      	nop
 8006fd4:	e004      	b.n	8006fe0 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006fd6:	bf00      	nop
 8006fd8:	e002      	b.n	8006fe0 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006fda:	bf00      	nop
 8006fdc:	e000      	b.n	8006fe0 <USER_SPI_ioctl+0x2c8>
		break;
 8006fde:	bf00      	nop
	}

	despiselect();
 8006fe0:	f7ff fbc2 	bl	8006768 <despiselect>

	return res;
 8006fe4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3730      	adds	r7, #48	@ 0x30
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	20040020 	.word	0x20040020
 8006ff4:	2004fc64 	.word	0x2004fc64

08006ff8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	4603      	mov	r3, r0
 8007000:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007002:	79fb      	ldrb	r3, [r7, #7]
 8007004:	4a08      	ldr	r2, [pc, #32]	@ (8007028 <disk_status+0x30>)
 8007006:	009b      	lsls	r3, r3, #2
 8007008:	4413      	add	r3, r2
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	79fa      	ldrb	r2, [r7, #7]
 8007010:	4905      	ldr	r1, [pc, #20]	@ (8007028 <disk_status+0x30>)
 8007012:	440a      	add	r2, r1
 8007014:	7a12      	ldrb	r2, [r2, #8]
 8007016:	4610      	mov	r0, r2
 8007018:	4798      	blx	r3
 800701a:	4603      	mov	r3, r0
 800701c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800701e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007020:	4618      	mov	r0, r3
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	2004fc98 	.word	0x2004fc98

0800702c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
 8007032:	4603      	mov	r3, r0
 8007034:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007036:	2300      	movs	r3, #0
 8007038:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800703a:	79fb      	ldrb	r3, [r7, #7]
 800703c:	4a0d      	ldr	r2, [pc, #52]	@ (8007074 <disk_initialize+0x48>)
 800703e:	5cd3      	ldrb	r3, [r2, r3]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d111      	bne.n	8007068 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007044:	79fb      	ldrb	r3, [r7, #7]
 8007046:	4a0b      	ldr	r2, [pc, #44]	@ (8007074 <disk_initialize+0x48>)
 8007048:	2101      	movs	r1, #1
 800704a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800704c:	79fb      	ldrb	r3, [r7, #7]
 800704e:	4a09      	ldr	r2, [pc, #36]	@ (8007074 <disk_initialize+0x48>)
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	4413      	add	r3, r2
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	79fa      	ldrb	r2, [r7, #7]
 800705a:	4906      	ldr	r1, [pc, #24]	@ (8007074 <disk_initialize+0x48>)
 800705c:	440a      	add	r2, r1
 800705e:	7a12      	ldrb	r2, [r2, #8]
 8007060:	4610      	mov	r0, r2
 8007062:	4798      	blx	r3
 8007064:	4603      	mov	r3, r0
 8007066:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007068:	7bfb      	ldrb	r3, [r7, #15]
}
 800706a:	4618      	mov	r0, r3
 800706c:	3710      	adds	r7, #16
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	2004fc98 	.word	0x2004fc98

08007078 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007078:	b590      	push	{r4, r7, lr}
 800707a:	b087      	sub	sp, #28
 800707c:	af00      	add	r7, sp, #0
 800707e:	60b9      	str	r1, [r7, #8]
 8007080:	607a      	str	r2, [r7, #4]
 8007082:	603b      	str	r3, [r7, #0]
 8007084:	4603      	mov	r3, r0
 8007086:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007088:	7bfb      	ldrb	r3, [r7, #15]
 800708a:	4a0a      	ldr	r2, [pc, #40]	@ (80070b4 <disk_read+0x3c>)
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	4413      	add	r3, r2
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	689c      	ldr	r4, [r3, #8]
 8007094:	7bfb      	ldrb	r3, [r7, #15]
 8007096:	4a07      	ldr	r2, [pc, #28]	@ (80070b4 <disk_read+0x3c>)
 8007098:	4413      	add	r3, r2
 800709a:	7a18      	ldrb	r0, [r3, #8]
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	68b9      	ldr	r1, [r7, #8]
 80070a2:	47a0      	blx	r4
 80070a4:	4603      	mov	r3, r0
 80070a6:	75fb      	strb	r3, [r7, #23]
  return res;
 80070a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	371c      	adds	r7, #28
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd90      	pop	{r4, r7, pc}
 80070b2:	bf00      	nop
 80070b4:	2004fc98 	.word	0x2004fc98

080070b8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80070b8:	b590      	push	{r4, r7, lr}
 80070ba:	b087      	sub	sp, #28
 80070bc:	af00      	add	r7, sp, #0
 80070be:	60b9      	str	r1, [r7, #8]
 80070c0:	607a      	str	r2, [r7, #4]
 80070c2:	603b      	str	r3, [r7, #0]
 80070c4:	4603      	mov	r3, r0
 80070c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80070c8:	7bfb      	ldrb	r3, [r7, #15]
 80070ca:	4a0a      	ldr	r2, [pc, #40]	@ (80070f4 <disk_write+0x3c>)
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	4413      	add	r3, r2
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	68dc      	ldr	r4, [r3, #12]
 80070d4:	7bfb      	ldrb	r3, [r7, #15]
 80070d6:	4a07      	ldr	r2, [pc, #28]	@ (80070f4 <disk_write+0x3c>)
 80070d8:	4413      	add	r3, r2
 80070da:	7a18      	ldrb	r0, [r3, #8]
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	68b9      	ldr	r1, [r7, #8]
 80070e2:	47a0      	blx	r4
 80070e4:	4603      	mov	r3, r0
 80070e6:	75fb      	strb	r3, [r7, #23]
  return res;
 80070e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	371c      	adds	r7, #28
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd90      	pop	{r4, r7, pc}
 80070f2:	bf00      	nop
 80070f4:	2004fc98 	.word	0x2004fc98

080070f8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	4603      	mov	r3, r0
 8007100:	603a      	str	r2, [r7, #0]
 8007102:	71fb      	strb	r3, [r7, #7]
 8007104:	460b      	mov	r3, r1
 8007106:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007108:	79fb      	ldrb	r3, [r7, #7]
 800710a:	4a09      	ldr	r2, [pc, #36]	@ (8007130 <disk_ioctl+0x38>)
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	4413      	add	r3, r2
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	79fa      	ldrb	r2, [r7, #7]
 8007116:	4906      	ldr	r1, [pc, #24]	@ (8007130 <disk_ioctl+0x38>)
 8007118:	440a      	add	r2, r1
 800711a:	7a10      	ldrb	r0, [r2, #8]
 800711c:	79b9      	ldrb	r1, [r7, #6]
 800711e:	683a      	ldr	r2, [r7, #0]
 8007120:	4798      	blx	r3
 8007122:	4603      	mov	r3, r0
 8007124:	73fb      	strb	r3, [r7, #15]
  return res;
 8007126:	7bfb      	ldrb	r3, [r7, #15]
}
 8007128:	4618      	mov	r0, r3
 800712a:	3710      	adds	r7, #16
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}
 8007130:	2004fc98 	.word	0x2004fc98

08007134 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	3301      	adds	r3, #1
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007144:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007148:	021b      	lsls	r3, r3, #8
 800714a:	b21a      	sxth	r2, r3
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	b21b      	sxth	r3, r3
 8007152:	4313      	orrs	r3, r2
 8007154:	b21b      	sxth	r3, r3
 8007156:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007158:	89fb      	ldrh	r3, [r7, #14]
}
 800715a:	4618      	mov	r0, r3
 800715c:	3714      	adds	r7, #20
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr

08007166 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007166:	b480      	push	{r7}
 8007168:	b085      	sub	sp, #20
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	3303      	adds	r3, #3
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	021b      	lsls	r3, r3, #8
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	3202      	adds	r2, #2
 800717e:	7812      	ldrb	r2, [r2, #0]
 8007180:	4313      	orrs	r3, r2
 8007182:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	021b      	lsls	r3, r3, #8
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	3201      	adds	r2, #1
 800718c:	7812      	ldrb	r2, [r2, #0]
 800718e:	4313      	orrs	r3, r2
 8007190:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	021b      	lsls	r3, r3, #8
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	7812      	ldrb	r2, [r2, #0]
 800719a:	4313      	orrs	r3, r2
 800719c:	60fb      	str	r3, [r7, #12]
	return rv;
 800719e:	68fb      	ldr	r3, [r7, #12]
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3714      	adds	r7, #20
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	460b      	mov	r3, r1
 80071b6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	1c5a      	adds	r2, r3, #1
 80071bc:	607a      	str	r2, [r7, #4]
 80071be:	887a      	ldrh	r2, [r7, #2]
 80071c0:	b2d2      	uxtb	r2, r2
 80071c2:	701a      	strb	r2, [r3, #0]
 80071c4:	887b      	ldrh	r3, [r7, #2]
 80071c6:	0a1b      	lsrs	r3, r3, #8
 80071c8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	1c5a      	adds	r2, r3, #1
 80071ce:	607a      	str	r2, [r7, #4]
 80071d0:	887a      	ldrh	r2, [r7, #2]
 80071d2:	b2d2      	uxtb	r2, r2
 80071d4:	701a      	strb	r2, [r3, #0]
}
 80071d6:	bf00      	nop
 80071d8:	370c      	adds	r7, #12
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr

080071e2 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80071e2:	b480      	push	{r7}
 80071e4:	b083      	sub	sp, #12
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
 80071ea:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	1c5a      	adds	r2, r3, #1
 80071f0:	607a      	str	r2, [r7, #4]
 80071f2:	683a      	ldr	r2, [r7, #0]
 80071f4:	b2d2      	uxtb	r2, r2
 80071f6:	701a      	strb	r2, [r3, #0]
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	0a1b      	lsrs	r3, r3, #8
 80071fc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	1c5a      	adds	r2, r3, #1
 8007202:	607a      	str	r2, [r7, #4]
 8007204:	683a      	ldr	r2, [r7, #0]
 8007206:	b2d2      	uxtb	r2, r2
 8007208:	701a      	strb	r2, [r3, #0]
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	0a1b      	lsrs	r3, r3, #8
 800720e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	607a      	str	r2, [r7, #4]
 8007216:	683a      	ldr	r2, [r7, #0]
 8007218:	b2d2      	uxtb	r2, r2
 800721a:	701a      	strb	r2, [r3, #0]
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	0a1b      	lsrs	r3, r3, #8
 8007220:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	1c5a      	adds	r2, r3, #1
 8007226:	607a      	str	r2, [r7, #4]
 8007228:	683a      	ldr	r2, [r7, #0]
 800722a:	b2d2      	uxtb	r2, r2
 800722c:	701a      	strb	r2, [r3, #0]
}
 800722e:	bf00      	nop
 8007230:	370c      	adds	r7, #12
 8007232:	46bd      	mov	sp, r7
 8007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007238:	4770      	bx	lr

0800723a <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800723a:	b480      	push	{r7}
 800723c:	b087      	sub	sp, #28
 800723e:	af00      	add	r7, sp, #0
 8007240:	60f8      	str	r0, [r7, #12]
 8007242:	60b9      	str	r1, [r7, #8]
 8007244:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00d      	beq.n	8007270 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007254:	693a      	ldr	r2, [r7, #16]
 8007256:	1c53      	adds	r3, r2, #1
 8007258:	613b      	str	r3, [r7, #16]
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	1c59      	adds	r1, r3, #1
 800725e:	6179      	str	r1, [r7, #20]
 8007260:	7812      	ldrb	r2, [r2, #0]
 8007262:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	3b01      	subs	r3, #1
 8007268:	607b      	str	r3, [r7, #4]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1f1      	bne.n	8007254 <mem_cpy+0x1a>
	}
}
 8007270:	bf00      	nop
 8007272:	371c      	adds	r7, #28
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800727c:	b480      	push	{r7}
 800727e:	b087      	sub	sp, #28
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	1c5a      	adds	r2, r3, #1
 8007290:	617a      	str	r2, [r7, #20]
 8007292:	68ba      	ldr	r2, [r7, #8]
 8007294:	b2d2      	uxtb	r2, r2
 8007296:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	3b01      	subs	r3, #1
 800729c:	607b      	str	r3, [r7, #4]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d1f3      	bne.n	800728c <mem_set+0x10>
}
 80072a4:	bf00      	nop
 80072a6:	bf00      	nop
 80072a8:	371c      	adds	r7, #28
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr

080072b2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80072b2:	b480      	push	{r7}
 80072b4:	b089      	sub	sp, #36	@ 0x24
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	60f8      	str	r0, [r7, #12]
 80072ba:	60b9      	str	r1, [r7, #8]
 80072bc:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	61fb      	str	r3, [r7, #28]
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80072c6:	2300      	movs	r3, #0
 80072c8:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	1c5a      	adds	r2, r3, #1
 80072ce:	61fa      	str	r2, [r7, #28]
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	4619      	mov	r1, r3
 80072d4:	69bb      	ldr	r3, [r7, #24]
 80072d6:	1c5a      	adds	r2, r3, #1
 80072d8:	61ba      	str	r2, [r7, #24]
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	1acb      	subs	r3, r1, r3
 80072de:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	3b01      	subs	r3, #1
 80072e4:	607b      	str	r3, [r7, #4]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d002      	beq.n	80072f2 <mem_cmp+0x40>
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d0eb      	beq.n	80072ca <mem_cmp+0x18>

	return r;
 80072f2:	697b      	ldr	r3, [r7, #20]
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3724      	adds	r7, #36	@ 0x24
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800730a:	e002      	b.n	8007312 <chk_chr+0x12>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	3301      	adds	r3, #1
 8007310:	607b      	str	r3, [r7, #4]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d005      	beq.n	8007326 <chk_chr+0x26>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	461a      	mov	r2, r3
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	4293      	cmp	r3, r2
 8007324:	d1f2      	bne.n	800730c <chk_chr+0xc>
	return *str;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	781b      	ldrb	r3, [r3, #0]
}
 800732a:	4618      	mov	r0, r3
 800732c:	370c      	adds	r7, #12
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
	...

08007338 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007342:	2300      	movs	r3, #0
 8007344:	60bb      	str	r3, [r7, #8]
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	60fb      	str	r3, [r7, #12]
 800734a:	e029      	b.n	80073a0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800734c:	4a27      	ldr	r2, [pc, #156]	@ (80073ec <chk_lock+0xb4>)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	011b      	lsls	r3, r3, #4
 8007352:	4413      	add	r3, r2
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d01d      	beq.n	8007396 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800735a:	4a24      	ldr	r2, [pc, #144]	@ (80073ec <chk_lock+0xb4>)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	011b      	lsls	r3, r3, #4
 8007360:	4413      	add	r3, r2
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	429a      	cmp	r2, r3
 800736a:	d116      	bne.n	800739a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800736c:	4a1f      	ldr	r2, [pc, #124]	@ (80073ec <chk_lock+0xb4>)
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	011b      	lsls	r3, r3, #4
 8007372:	4413      	add	r3, r2
 8007374:	3304      	adds	r3, #4
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800737c:	429a      	cmp	r2, r3
 800737e:	d10c      	bne.n	800739a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007380:	4a1a      	ldr	r2, [pc, #104]	@ (80073ec <chk_lock+0xb4>)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	011b      	lsls	r3, r3, #4
 8007386:	4413      	add	r3, r2
 8007388:	3308      	adds	r3, #8
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007390:	429a      	cmp	r2, r3
 8007392:	d102      	bne.n	800739a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007394:	e007      	b.n	80073a6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007396:	2301      	movs	r3, #1
 8007398:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	3301      	adds	r3, #1
 800739e:	60fb      	str	r3, [r7, #12]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d9d2      	bls.n	800734c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2b02      	cmp	r3, #2
 80073aa:	d109      	bne.n	80073c0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d102      	bne.n	80073b8 <chk_lock+0x80>
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	2b02      	cmp	r3, #2
 80073b6:	d101      	bne.n	80073bc <chk_lock+0x84>
 80073b8:	2300      	movs	r3, #0
 80073ba:	e010      	b.n	80073de <chk_lock+0xa6>
 80073bc:	2312      	movs	r3, #18
 80073be:	e00e      	b.n	80073de <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d108      	bne.n	80073d8 <chk_lock+0xa0>
 80073c6:	4a09      	ldr	r2, [pc, #36]	@ (80073ec <chk_lock+0xb4>)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	011b      	lsls	r3, r3, #4
 80073cc:	4413      	add	r3, r2
 80073ce:	330c      	adds	r3, #12
 80073d0:	881b      	ldrh	r3, [r3, #0]
 80073d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073d6:	d101      	bne.n	80073dc <chk_lock+0xa4>
 80073d8:	2310      	movs	r3, #16
 80073da:	e000      	b.n	80073de <chk_lock+0xa6>
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3714      	adds	r7, #20
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr
 80073ea:	bf00      	nop
 80073ec:	2004fc78 	.word	0x2004fc78

080073f0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80073f6:	2300      	movs	r3, #0
 80073f8:	607b      	str	r3, [r7, #4]
 80073fa:	e002      	b.n	8007402 <enq_lock+0x12>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	3301      	adds	r3, #1
 8007400:	607b      	str	r3, [r7, #4]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2b01      	cmp	r3, #1
 8007406:	d806      	bhi.n	8007416 <enq_lock+0x26>
 8007408:	4a09      	ldr	r2, [pc, #36]	@ (8007430 <enq_lock+0x40>)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	011b      	lsls	r3, r3, #4
 800740e:	4413      	add	r3, r2
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d1f2      	bne.n	80073fc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2b02      	cmp	r3, #2
 800741a:	bf14      	ite	ne
 800741c:	2301      	movne	r3, #1
 800741e:	2300      	moveq	r3, #0
 8007420:	b2db      	uxtb	r3, r3
}
 8007422:	4618      	mov	r0, r3
 8007424:	370c      	adds	r7, #12
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop
 8007430:	2004fc78 	.word	0x2004fc78

08007434 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007434:	b480      	push	{r7}
 8007436:	b085      	sub	sp, #20
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800743e:	2300      	movs	r3, #0
 8007440:	60fb      	str	r3, [r7, #12]
 8007442:	e01f      	b.n	8007484 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007444:	4a41      	ldr	r2, [pc, #260]	@ (800754c <inc_lock+0x118>)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	011b      	lsls	r3, r3, #4
 800744a:	4413      	add	r3, r2
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	429a      	cmp	r2, r3
 8007454:	d113      	bne.n	800747e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007456:	4a3d      	ldr	r2, [pc, #244]	@ (800754c <inc_lock+0x118>)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	011b      	lsls	r3, r3, #4
 800745c:	4413      	add	r3, r2
 800745e:	3304      	adds	r3, #4
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007466:	429a      	cmp	r2, r3
 8007468:	d109      	bne.n	800747e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800746a:	4a38      	ldr	r2, [pc, #224]	@ (800754c <inc_lock+0x118>)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	011b      	lsls	r3, r3, #4
 8007470:	4413      	add	r3, r2
 8007472:	3308      	adds	r3, #8
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800747a:	429a      	cmp	r2, r3
 800747c:	d006      	beq.n	800748c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	3301      	adds	r3, #1
 8007482:	60fb      	str	r3, [r7, #12]
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2b01      	cmp	r3, #1
 8007488:	d9dc      	bls.n	8007444 <inc_lock+0x10>
 800748a:	e000      	b.n	800748e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800748c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2b02      	cmp	r3, #2
 8007492:	d132      	bne.n	80074fa <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007494:	2300      	movs	r3, #0
 8007496:	60fb      	str	r3, [r7, #12]
 8007498:	e002      	b.n	80074a0 <inc_lock+0x6c>
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	3301      	adds	r3, #1
 800749e:	60fb      	str	r3, [r7, #12]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d806      	bhi.n	80074b4 <inc_lock+0x80>
 80074a6:	4a29      	ldr	r2, [pc, #164]	@ (800754c <inc_lock+0x118>)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	011b      	lsls	r3, r3, #4
 80074ac:	4413      	add	r3, r2
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d1f2      	bne.n	800749a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	d101      	bne.n	80074be <inc_lock+0x8a>
 80074ba:	2300      	movs	r3, #0
 80074bc:	e040      	b.n	8007540 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	4922      	ldr	r1, [pc, #136]	@ (800754c <inc_lock+0x118>)
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	011b      	lsls	r3, r3, #4
 80074c8:	440b      	add	r3, r1
 80074ca:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	689a      	ldr	r2, [r3, #8]
 80074d0:	491e      	ldr	r1, [pc, #120]	@ (800754c <inc_lock+0x118>)
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	011b      	lsls	r3, r3, #4
 80074d6:	440b      	add	r3, r1
 80074d8:	3304      	adds	r3, #4
 80074da:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	695a      	ldr	r2, [r3, #20]
 80074e0:	491a      	ldr	r1, [pc, #104]	@ (800754c <inc_lock+0x118>)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	011b      	lsls	r3, r3, #4
 80074e6:	440b      	add	r3, r1
 80074e8:	3308      	adds	r3, #8
 80074ea:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80074ec:	4a17      	ldr	r2, [pc, #92]	@ (800754c <inc_lock+0x118>)
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	011b      	lsls	r3, r3, #4
 80074f2:	4413      	add	r3, r2
 80074f4:	330c      	adds	r3, #12
 80074f6:	2200      	movs	r2, #0
 80074f8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d009      	beq.n	8007514 <inc_lock+0xe0>
 8007500:	4a12      	ldr	r2, [pc, #72]	@ (800754c <inc_lock+0x118>)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	011b      	lsls	r3, r3, #4
 8007506:	4413      	add	r3, r2
 8007508:	330c      	adds	r3, #12
 800750a:	881b      	ldrh	r3, [r3, #0]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d001      	beq.n	8007514 <inc_lock+0xe0>
 8007510:	2300      	movs	r3, #0
 8007512:	e015      	b.n	8007540 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d108      	bne.n	800752c <inc_lock+0xf8>
 800751a:	4a0c      	ldr	r2, [pc, #48]	@ (800754c <inc_lock+0x118>)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	011b      	lsls	r3, r3, #4
 8007520:	4413      	add	r3, r2
 8007522:	330c      	adds	r3, #12
 8007524:	881b      	ldrh	r3, [r3, #0]
 8007526:	3301      	adds	r3, #1
 8007528:	b29a      	uxth	r2, r3
 800752a:	e001      	b.n	8007530 <inc_lock+0xfc>
 800752c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007530:	4906      	ldr	r1, [pc, #24]	@ (800754c <inc_lock+0x118>)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	011b      	lsls	r3, r3, #4
 8007536:	440b      	add	r3, r1
 8007538:	330c      	adds	r3, #12
 800753a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	3301      	adds	r3, #1
}
 8007540:	4618      	mov	r0, r3
 8007542:	3714      	adds	r7, #20
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	2004fc78 	.word	0x2004fc78

08007550 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	3b01      	subs	r3, #1
 800755c:	607b      	str	r3, [r7, #4]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2b01      	cmp	r3, #1
 8007562:	d825      	bhi.n	80075b0 <dec_lock+0x60>
		n = Files[i].ctr;
 8007564:	4a17      	ldr	r2, [pc, #92]	@ (80075c4 <dec_lock+0x74>)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	011b      	lsls	r3, r3, #4
 800756a:	4413      	add	r3, r2
 800756c:	330c      	adds	r3, #12
 800756e:	881b      	ldrh	r3, [r3, #0]
 8007570:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007572:	89fb      	ldrh	r3, [r7, #14]
 8007574:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007578:	d101      	bne.n	800757e <dec_lock+0x2e>
 800757a:	2300      	movs	r3, #0
 800757c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800757e:	89fb      	ldrh	r3, [r7, #14]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d002      	beq.n	800758a <dec_lock+0x3a>
 8007584:	89fb      	ldrh	r3, [r7, #14]
 8007586:	3b01      	subs	r3, #1
 8007588:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800758a:	4a0e      	ldr	r2, [pc, #56]	@ (80075c4 <dec_lock+0x74>)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	011b      	lsls	r3, r3, #4
 8007590:	4413      	add	r3, r2
 8007592:	330c      	adds	r3, #12
 8007594:	89fa      	ldrh	r2, [r7, #14]
 8007596:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007598:	89fb      	ldrh	r3, [r7, #14]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d105      	bne.n	80075aa <dec_lock+0x5a>
 800759e:	4a09      	ldr	r2, [pc, #36]	@ (80075c4 <dec_lock+0x74>)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	011b      	lsls	r3, r3, #4
 80075a4:	4413      	add	r3, r2
 80075a6:	2200      	movs	r2, #0
 80075a8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80075aa:	2300      	movs	r3, #0
 80075ac:	737b      	strb	r3, [r7, #13]
 80075ae:	e001      	b.n	80075b4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80075b0:	2302      	movs	r3, #2
 80075b2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80075b4:	7b7b      	ldrb	r3, [r7, #13]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3714      	adds	r7, #20
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	2004fc78 	.word	0x2004fc78

080075c8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80075d0:	2300      	movs	r3, #0
 80075d2:	60fb      	str	r3, [r7, #12]
 80075d4:	e010      	b.n	80075f8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80075d6:	4a0d      	ldr	r2, [pc, #52]	@ (800760c <clear_lock+0x44>)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	011b      	lsls	r3, r3, #4
 80075dc:	4413      	add	r3, r2
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d105      	bne.n	80075f2 <clear_lock+0x2a>
 80075e6:	4a09      	ldr	r2, [pc, #36]	@ (800760c <clear_lock+0x44>)
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	011b      	lsls	r3, r3, #4
 80075ec:	4413      	add	r3, r2
 80075ee:	2200      	movs	r2, #0
 80075f0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	3301      	adds	r3, #1
 80075f6:	60fb      	str	r3, [r7, #12]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d9eb      	bls.n	80075d6 <clear_lock+0xe>
	}
}
 80075fe:	bf00      	nop
 8007600:	bf00      	nop
 8007602:	3714      	adds	r7, #20
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr
 800760c:	2004fc78 	.word	0x2004fc78

08007610 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007618:	2300      	movs	r3, #0
 800761a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	78db      	ldrb	r3, [r3, #3]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d034      	beq.n	800768e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007628:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	7858      	ldrb	r0, [r3, #1]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007634:	2301      	movs	r3, #1
 8007636:	697a      	ldr	r2, [r7, #20]
 8007638:	f7ff fd3e 	bl	80070b8 <disk_write>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d002      	beq.n	8007648 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007642:	2301      	movs	r3, #1
 8007644:	73fb      	strb	r3, [r7, #15]
 8007646:	e022      	b.n	800768e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6a1b      	ldr	r3, [r3, #32]
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	1ad2      	subs	r2, r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	699b      	ldr	r3, [r3, #24]
 800765a:	429a      	cmp	r2, r3
 800765c:	d217      	bcs.n	800768e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	789b      	ldrb	r3, [r3, #2]
 8007662:	613b      	str	r3, [r7, #16]
 8007664:	e010      	b.n	8007688 <sync_window+0x78>
					wsect += fs->fsize;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	699b      	ldr	r3, [r3, #24]
 800766a:	697a      	ldr	r2, [r7, #20]
 800766c:	4413      	add	r3, r2
 800766e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	7858      	ldrb	r0, [r3, #1]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800767a:	2301      	movs	r3, #1
 800767c:	697a      	ldr	r2, [r7, #20]
 800767e:	f7ff fd1b 	bl	80070b8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	3b01      	subs	r3, #1
 8007686:	613b      	str	r3, [r7, #16]
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	2b01      	cmp	r3, #1
 800768c:	d8eb      	bhi.n	8007666 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800768e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007690:	4618      	mov	r0, r3
 8007692:	3718      	adds	r7, #24
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80076a2:	2300      	movs	r3, #0
 80076a4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076aa:	683a      	ldr	r2, [r7, #0]
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d01b      	beq.n	80076e8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f7ff ffad 	bl	8007610 <sync_window>
 80076b6:	4603      	mov	r3, r0
 80076b8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80076ba:	7bfb      	ldrb	r3, [r7, #15]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d113      	bne.n	80076e8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	7858      	ldrb	r0, [r3, #1]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80076ca:	2301      	movs	r3, #1
 80076cc:	683a      	ldr	r2, [r7, #0]
 80076ce:	f7ff fcd3 	bl	8007078 <disk_read>
 80076d2:	4603      	mov	r3, r0
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d004      	beq.n	80076e2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80076d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80076dc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80076de:	2301      	movs	r3, #1
 80076e0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	683a      	ldr	r2, [r7, #0]
 80076e6:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 80076e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
	...

080076f4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f7ff ff87 	bl	8007610 <sync_window>
 8007702:	4603      	mov	r3, r0
 8007704:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007706:	7bfb      	ldrb	r3, [r7, #15]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d158      	bne.n	80077be <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	2b03      	cmp	r3, #3
 8007712:	d148      	bne.n	80077a6 <sync_fs+0xb2>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	791b      	ldrb	r3, [r3, #4]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d144      	bne.n	80077a6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	3330      	adds	r3, #48	@ 0x30
 8007720:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007724:	2100      	movs	r1, #0
 8007726:	4618      	mov	r0, r3
 8007728:	f7ff fda8 	bl	800727c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	3330      	adds	r3, #48	@ 0x30
 8007730:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007734:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8007738:	4618      	mov	r0, r3
 800773a:	f7ff fd37 	bl	80071ac <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	3330      	adds	r3, #48	@ 0x30
 8007742:	4921      	ldr	r1, [pc, #132]	@ (80077c8 <sync_fs+0xd4>)
 8007744:	4618      	mov	r0, r3
 8007746:	f7ff fd4c 	bl	80071e2 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	3330      	adds	r3, #48	@ 0x30
 800774e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007752:	491e      	ldr	r1, [pc, #120]	@ (80077cc <sync_fs+0xd8>)
 8007754:	4618      	mov	r0, r3
 8007756:	f7ff fd44 	bl	80071e2 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	3330      	adds	r3, #48	@ 0x30
 800775e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	4619      	mov	r1, r3
 8007768:	4610      	mov	r0, r2
 800776a:	f7ff fd3a 	bl	80071e2 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	3330      	adds	r3, #48	@ 0x30
 8007772:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	4619      	mov	r1, r3
 800777c:	4610      	mov	r0, r2
 800777e:	f7ff fd30 	bl	80071e2 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	1c5a      	adds	r2, r3, #1
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	7858      	ldrb	r0, [r3, #1]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800779a:	2301      	movs	r3, #1
 800779c:	f7ff fc8c 	bl	80070b8 <disk_write>
			fs->fsi_flag = 0;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	785b      	ldrb	r3, [r3, #1]
 80077aa:	2200      	movs	r2, #0
 80077ac:	2100      	movs	r1, #0
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7ff fca2 	bl	80070f8 <disk_ioctl>
 80077b4:	4603      	mov	r3, r0
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d001      	beq.n	80077be <sync_fs+0xca>
 80077ba:	2301      	movs	r3, #1
 80077bc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80077be:	7bfb      	ldrb	r3, [r7, #15]
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3710      	adds	r7, #16
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	41615252 	.word	0x41615252
 80077cc:	61417272 	.word	0x61417272

080077d0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b083      	sub	sp, #12
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	3b02      	subs	r3, #2
 80077de:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	695b      	ldr	r3, [r3, #20]
 80077e4:	3b02      	subs	r3, #2
 80077e6:	683a      	ldr	r2, [r7, #0]
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d301      	bcc.n	80077f0 <clust2sect+0x20>
 80077ec:	2300      	movs	r3, #0
 80077ee:	e008      	b.n	8007802 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	895b      	ldrh	r3, [r3, #10]
 80077f4:	461a      	mov	r2, r3
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	fb03 f202 	mul.w	r2, r3, r2
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007800:	4413      	add	r3, r2
}
 8007802:	4618      	mov	r0, r3
 8007804:	370c      	adds	r7, #12
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr

0800780e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b086      	sub	sp, #24
 8007812:	af00      	add	r7, sp, #0
 8007814:	6078      	str	r0, [r7, #4]
 8007816:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	2b01      	cmp	r3, #1
 8007822:	d904      	bls.n	800782e <get_fat+0x20>
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	695b      	ldr	r3, [r3, #20]
 8007828:	683a      	ldr	r2, [r7, #0]
 800782a:	429a      	cmp	r2, r3
 800782c:	d302      	bcc.n	8007834 <get_fat+0x26>
		val = 1;	/* Internal error */
 800782e:	2301      	movs	r3, #1
 8007830:	617b      	str	r3, [r7, #20]
 8007832:	e08e      	b.n	8007952 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007834:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007838:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	781b      	ldrb	r3, [r3, #0]
 800783e:	2b03      	cmp	r3, #3
 8007840:	d061      	beq.n	8007906 <get_fat+0xf8>
 8007842:	2b03      	cmp	r3, #3
 8007844:	dc7b      	bgt.n	800793e <get_fat+0x130>
 8007846:	2b01      	cmp	r3, #1
 8007848:	d002      	beq.n	8007850 <get_fat+0x42>
 800784a:	2b02      	cmp	r3, #2
 800784c:	d041      	beq.n	80078d2 <get_fat+0xc4>
 800784e:	e076      	b.n	800793e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	60fb      	str	r3, [r7, #12]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	085b      	lsrs	r3, r3, #1
 8007858:	68fa      	ldr	r2, [r7, #12]
 800785a:	4413      	add	r3, r2
 800785c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	6a1a      	ldr	r2, [r3, #32]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	0a5b      	lsrs	r3, r3, #9
 8007866:	4413      	add	r3, r2
 8007868:	4619      	mov	r1, r3
 800786a:	6938      	ldr	r0, [r7, #16]
 800786c:	f7ff ff14 	bl	8007698 <move_window>
 8007870:	4603      	mov	r3, r0
 8007872:	2b00      	cmp	r3, #0
 8007874:	d166      	bne.n	8007944 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	1c5a      	adds	r2, r3, #1
 800787a:	60fa      	str	r2, [r7, #12]
 800787c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007880:	693a      	ldr	r2, [r7, #16]
 8007882:	4413      	add	r3, r2
 8007884:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007888:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	6a1a      	ldr	r2, [r3, #32]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	0a5b      	lsrs	r3, r3, #9
 8007892:	4413      	add	r3, r2
 8007894:	4619      	mov	r1, r3
 8007896:	6938      	ldr	r0, [r7, #16]
 8007898:	f7ff fefe 	bl	8007698 <move_window>
 800789c:	4603      	mov	r3, r0
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d152      	bne.n	8007948 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	4413      	add	r3, r2
 80078ac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80078b0:	021b      	lsls	r3, r3, #8
 80078b2:	68ba      	ldr	r2, [r7, #8]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	f003 0301 	and.w	r3, r3, #1
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d002      	beq.n	80078c8 <get_fat+0xba>
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	091b      	lsrs	r3, r3, #4
 80078c6:	e002      	b.n	80078ce <get_fat+0xc0>
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078ce:	617b      	str	r3, [r7, #20]
			break;
 80078d0:	e03f      	b.n	8007952 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	6a1a      	ldr	r2, [r3, #32]
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	0a1b      	lsrs	r3, r3, #8
 80078da:	4413      	add	r3, r2
 80078dc:	4619      	mov	r1, r3
 80078de:	6938      	ldr	r0, [r7, #16]
 80078e0:	f7ff feda 	bl	8007698 <move_window>
 80078e4:	4603      	mov	r3, r0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d130      	bne.n	800794c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	005b      	lsls	r3, r3, #1
 80078f4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80078f8:	4413      	add	r3, r2
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7ff fc1a 	bl	8007134 <ld_word>
 8007900:	4603      	mov	r3, r0
 8007902:	617b      	str	r3, [r7, #20]
			break;
 8007904:	e025      	b.n	8007952 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	6a1a      	ldr	r2, [r3, #32]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	09db      	lsrs	r3, r3, #7
 800790e:	4413      	add	r3, r2
 8007910:	4619      	mov	r1, r3
 8007912:	6938      	ldr	r0, [r7, #16]
 8007914:	f7ff fec0 	bl	8007698 <move_window>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d118      	bne.n	8007950 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800792c:	4413      	add	r3, r2
 800792e:	4618      	mov	r0, r3
 8007930:	f7ff fc19 	bl	8007166 <ld_dword>
 8007934:	4603      	mov	r3, r0
 8007936:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800793a:	617b      	str	r3, [r7, #20]
			break;
 800793c:	e009      	b.n	8007952 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800793e:	2301      	movs	r3, #1
 8007940:	617b      	str	r3, [r7, #20]
 8007942:	e006      	b.n	8007952 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007944:	bf00      	nop
 8007946:	e004      	b.n	8007952 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007948:	bf00      	nop
 800794a:	e002      	b.n	8007952 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800794c:	bf00      	nop
 800794e:	e000      	b.n	8007952 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007950:	bf00      	nop
		}
	}

	return val;
 8007952:	697b      	ldr	r3, [r7, #20]
}
 8007954:	4618      	mov	r0, r3
 8007956:	3718      	adds	r7, #24
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800795c:	b590      	push	{r4, r7, lr}
 800795e:	b089      	sub	sp, #36	@ 0x24
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007968:	2302      	movs	r3, #2
 800796a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	2b01      	cmp	r3, #1
 8007970:	f240 80d9 	bls.w	8007b26 <put_fat+0x1ca>
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	695b      	ldr	r3, [r3, #20]
 8007978:	68ba      	ldr	r2, [r7, #8]
 800797a:	429a      	cmp	r2, r3
 800797c:	f080 80d3 	bcs.w	8007b26 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	2b03      	cmp	r3, #3
 8007986:	f000 8096 	beq.w	8007ab6 <put_fat+0x15a>
 800798a:	2b03      	cmp	r3, #3
 800798c:	f300 80cb 	bgt.w	8007b26 <put_fat+0x1ca>
 8007990:	2b01      	cmp	r3, #1
 8007992:	d002      	beq.n	800799a <put_fat+0x3e>
 8007994:	2b02      	cmp	r3, #2
 8007996:	d06e      	beq.n	8007a76 <put_fat+0x11a>
 8007998:	e0c5      	b.n	8007b26 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	61bb      	str	r3, [r7, #24]
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	085b      	lsrs	r3, r3, #1
 80079a2:	69ba      	ldr	r2, [r7, #24]
 80079a4:	4413      	add	r3, r2
 80079a6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6a1a      	ldr	r2, [r3, #32]
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	0a5b      	lsrs	r3, r3, #9
 80079b0:	4413      	add	r3, r2
 80079b2:	4619      	mov	r1, r3
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f7ff fe6f 	bl	8007698 <move_window>
 80079ba:	4603      	mov	r3, r0
 80079bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80079be:	7ffb      	ldrb	r3, [r7, #31]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f040 80a9 	bne.w	8007b18 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80079cc:	69bb      	ldr	r3, [r7, #24]
 80079ce:	1c59      	adds	r1, r3, #1
 80079d0:	61b9      	str	r1, [r7, #24]
 80079d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079d6:	4413      	add	r3, r2
 80079d8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	f003 0301 	and.w	r3, r3, #1
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00d      	beq.n	8007a00 <put_fat+0xa4>
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	b25b      	sxtb	r3, r3
 80079ea:	f003 030f 	and.w	r3, r3, #15
 80079ee:	b25a      	sxtb	r2, r3
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	b25b      	sxtb	r3, r3
 80079f4:	011b      	lsls	r3, r3, #4
 80079f6:	b25b      	sxtb	r3, r3
 80079f8:	4313      	orrs	r3, r2
 80079fa:	b25b      	sxtb	r3, r3
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	e001      	b.n	8007a04 <put_fat+0xa8>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6a1a      	ldr	r2, [r3, #32]
 8007a12:	69bb      	ldr	r3, [r7, #24]
 8007a14:	0a5b      	lsrs	r3, r3, #9
 8007a16:	4413      	add	r3, r2
 8007a18:	4619      	mov	r1, r3
 8007a1a:	68f8      	ldr	r0, [r7, #12]
 8007a1c:	f7ff fe3c 	bl	8007698 <move_window>
 8007a20:	4603      	mov	r3, r0
 8007a22:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007a24:	7ffb      	ldrb	r3, [r7, #31]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d178      	bne.n	8007b1c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007a30:	69bb      	ldr	r3, [r7, #24]
 8007a32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a36:	4413      	add	r3, r2
 8007a38:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	f003 0301 	and.w	r3, r3, #1
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d003      	beq.n	8007a4c <put_fat+0xf0>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	091b      	lsrs	r3, r3, #4
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	e00e      	b.n	8007a6a <put_fat+0x10e>
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	781b      	ldrb	r3, [r3, #0]
 8007a50:	b25b      	sxtb	r3, r3
 8007a52:	f023 030f 	bic.w	r3, r3, #15
 8007a56:	b25a      	sxtb	r2, r3
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	0a1b      	lsrs	r3, r3, #8
 8007a5c:	b25b      	sxtb	r3, r3
 8007a5e:	f003 030f 	and.w	r3, r3, #15
 8007a62:	b25b      	sxtb	r3, r3
 8007a64:	4313      	orrs	r3, r2
 8007a66:	b25b      	sxtb	r3, r3
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	697a      	ldr	r2, [r7, #20]
 8007a6c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2201      	movs	r2, #1
 8007a72:	70da      	strb	r2, [r3, #3]
			break;
 8007a74:	e057      	b.n	8007b26 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6a1a      	ldr	r2, [r3, #32]
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	0a1b      	lsrs	r3, r3, #8
 8007a7e:	4413      	add	r3, r2
 8007a80:	4619      	mov	r1, r3
 8007a82:	68f8      	ldr	r0, [r7, #12]
 8007a84:	f7ff fe08 	bl	8007698 <move_window>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007a8c:	7ffb      	ldrb	r3, [r7, #31]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d146      	bne.n	8007b20 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	005b      	lsls	r3, r3, #1
 8007a9c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007aa0:	4413      	add	r3, r2
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	b292      	uxth	r2, r2
 8007aa6:	4611      	mov	r1, r2
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f7ff fb7f 	bl	80071ac <st_word>
			fs->wflag = 1;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	70da      	strb	r2, [r3, #3]
			break;
 8007ab4:	e037      	b.n	8007b26 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6a1a      	ldr	r2, [r3, #32]
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	09db      	lsrs	r3, r3, #7
 8007abe:	4413      	add	r3, r2
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f7ff fde8 	bl	8007698 <move_window>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007acc:	7ffb      	ldrb	r3, [r7, #31]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d128      	bne.n	8007b24 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	009b      	lsls	r3, r3, #2
 8007ae2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007ae6:	4413      	add	r3, r2
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7ff fb3c 	bl	8007166 <ld_dword>
 8007aee:	4603      	mov	r3, r0
 8007af0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007af4:	4323      	orrs	r3, r4
 8007af6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	009b      	lsls	r3, r3, #2
 8007b02:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007b06:	4413      	add	r3, r2
 8007b08:	6879      	ldr	r1, [r7, #4]
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f7ff fb69 	bl	80071e2 <st_dword>
			fs->wflag = 1;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2201      	movs	r2, #1
 8007b14:	70da      	strb	r2, [r3, #3]
			break;
 8007b16:	e006      	b.n	8007b26 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007b18:	bf00      	nop
 8007b1a:	e004      	b.n	8007b26 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007b1c:	bf00      	nop
 8007b1e:	e002      	b.n	8007b26 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007b20:	bf00      	nop
 8007b22:	e000      	b.n	8007b26 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007b24:	bf00      	nop
		}
	}
	return res;
 8007b26:	7ffb      	ldrb	r3, [r7, #31]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3724      	adds	r7, #36	@ 0x24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd90      	pop	{r4, r7, pc}

08007b30 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b088      	sub	sp, #32
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d904      	bls.n	8007b56 <remove_chain+0x26>
 8007b4c:	69bb      	ldr	r3, [r7, #24]
 8007b4e:	695b      	ldr	r3, [r3, #20]
 8007b50:	68ba      	ldr	r2, [r7, #8]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d301      	bcc.n	8007b5a <remove_chain+0x2a>
 8007b56:	2302      	movs	r3, #2
 8007b58:	e04b      	b.n	8007bf2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00c      	beq.n	8007b7a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007b60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007b64:	6879      	ldr	r1, [r7, #4]
 8007b66:	69b8      	ldr	r0, [r7, #24]
 8007b68:	f7ff fef8 	bl	800795c <put_fat>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007b70:	7ffb      	ldrb	r3, [r7, #31]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d001      	beq.n	8007b7a <remove_chain+0x4a>
 8007b76:	7ffb      	ldrb	r3, [r7, #31]
 8007b78:	e03b      	b.n	8007bf2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007b7a:	68b9      	ldr	r1, [r7, #8]
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	f7ff fe46 	bl	800780e <get_fat>
 8007b82:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d031      	beq.n	8007bee <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d101      	bne.n	8007b94 <remove_chain+0x64>
 8007b90:	2302      	movs	r3, #2
 8007b92:	e02e      	b.n	8007bf2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b9a:	d101      	bne.n	8007ba0 <remove_chain+0x70>
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e028      	b.n	8007bf2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	68b9      	ldr	r1, [r7, #8]
 8007ba4:	69b8      	ldr	r0, [r7, #24]
 8007ba6:	f7ff fed9 	bl	800795c <put_fat>
 8007baa:	4603      	mov	r3, r0
 8007bac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007bae:	7ffb      	ldrb	r3, [r7, #31]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d001      	beq.n	8007bb8 <remove_chain+0x88>
 8007bb4:	7ffb      	ldrb	r3, [r7, #31]
 8007bb6:	e01c      	b.n	8007bf2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007bb8:	69bb      	ldr	r3, [r7, #24]
 8007bba:	691a      	ldr	r2, [r3, #16]
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	695b      	ldr	r3, [r3, #20]
 8007bc0:	3b02      	subs	r3, #2
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d20b      	bcs.n	8007bde <remove_chain+0xae>
			fs->free_clst++;
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	691b      	ldr	r3, [r3, #16]
 8007bca:	1c5a      	adds	r2, r3, #1
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	791b      	ldrb	r3, [r3, #4]
 8007bd4:	f043 0301 	orr.w	r3, r3, #1
 8007bd8:	b2da      	uxtb	r2, r3
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	695b      	ldr	r3, [r3, #20]
 8007be6:	68ba      	ldr	r2, [r7, #8]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d3c6      	bcc.n	8007b7a <remove_chain+0x4a>
 8007bec:	e000      	b.n	8007bf0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007bee:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3720      	adds	r7, #32
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b088      	sub	sp, #32
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
 8007c02:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d10d      	bne.n	8007c2c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	68db      	ldr	r3, [r3, #12]
 8007c14:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d004      	beq.n	8007c26 <create_chain+0x2c>
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	695b      	ldr	r3, [r3, #20]
 8007c20:	69ba      	ldr	r2, [r7, #24]
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d31b      	bcc.n	8007c5e <create_chain+0x64>
 8007c26:	2301      	movs	r3, #1
 8007c28:	61bb      	str	r3, [r7, #24]
 8007c2a:	e018      	b.n	8007c5e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007c2c:	6839      	ldr	r1, [r7, #0]
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f7ff fded 	bl	800780e <get_fat>
 8007c34:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d801      	bhi.n	8007c40 <create_chain+0x46>
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e070      	b.n	8007d22 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c46:	d101      	bne.n	8007c4c <create_chain+0x52>
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	e06a      	b.n	8007d22 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	695b      	ldr	r3, [r3, #20]
 8007c50:	68fa      	ldr	r2, [r7, #12]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d201      	bcs.n	8007c5a <create_chain+0x60>
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	e063      	b.n	8007d22 <create_chain+0x128>
		scl = clst;
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007c62:	69fb      	ldr	r3, [r7, #28]
 8007c64:	3301      	adds	r3, #1
 8007c66:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	695b      	ldr	r3, [r3, #20]
 8007c6c:	69fa      	ldr	r2, [r7, #28]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d307      	bcc.n	8007c82 <create_chain+0x88>
				ncl = 2;
 8007c72:	2302      	movs	r3, #2
 8007c74:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007c76:	69fa      	ldr	r2, [r7, #28]
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d901      	bls.n	8007c82 <create_chain+0x88>
 8007c7e:	2300      	movs	r3, #0
 8007c80:	e04f      	b.n	8007d22 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007c82:	69f9      	ldr	r1, [r7, #28]
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f7ff fdc2 	bl	800780e <get_fat>
 8007c8a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00e      	beq.n	8007cb0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d003      	beq.n	8007ca0 <create_chain+0xa6>
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c9e:	d101      	bne.n	8007ca4 <create_chain+0xaa>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	e03e      	b.n	8007d22 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007ca4:	69fa      	ldr	r2, [r7, #28]
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d1da      	bne.n	8007c62 <create_chain+0x68>
 8007cac:	2300      	movs	r3, #0
 8007cae:	e038      	b.n	8007d22 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007cb0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007cb2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007cb6:	69f9      	ldr	r1, [r7, #28]
 8007cb8:	6938      	ldr	r0, [r7, #16]
 8007cba:	f7ff fe4f 	bl	800795c <put_fat>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007cc2:	7dfb      	ldrb	r3, [r7, #23]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d109      	bne.n	8007cdc <create_chain+0xe2>
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d006      	beq.n	8007cdc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007cce:	69fa      	ldr	r2, [r7, #28]
 8007cd0:	6839      	ldr	r1, [r7, #0]
 8007cd2:	6938      	ldr	r0, [r7, #16]
 8007cd4:	f7ff fe42 	bl	800795c <put_fat>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007cdc:	7dfb      	ldrb	r3, [r7, #23]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d116      	bne.n	8007d10 <create_chain+0x116>
		fs->last_clst = ncl;
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	69fa      	ldr	r2, [r7, #28]
 8007ce6:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	691a      	ldr	r2, [r3, #16]
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	695b      	ldr	r3, [r3, #20]
 8007cf0:	3b02      	subs	r3, #2
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d804      	bhi.n	8007d00 <create_chain+0x106>
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	691b      	ldr	r3, [r3, #16]
 8007cfa:	1e5a      	subs	r2, r3, #1
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	791b      	ldrb	r3, [r3, #4]
 8007d04:	f043 0301 	orr.w	r3, r3, #1
 8007d08:	b2da      	uxtb	r2, r3
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	711a      	strb	r2, [r3, #4]
 8007d0e:	e007      	b.n	8007d20 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007d10:	7dfb      	ldrb	r3, [r7, #23]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d102      	bne.n	8007d1c <create_chain+0x122>
 8007d16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007d1a:	e000      	b.n	8007d1e <create_chain+0x124>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007d20:	69fb      	ldr	r3, [r7, #28]
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3720      	adds	r7, #32
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}

08007d2a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007d2a:	b480      	push	{r7}
 8007d2c:	b087      	sub	sp, #28
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	6078      	str	r0, [r7, #4]
 8007d32:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d3e:	3304      	adds	r3, #4
 8007d40:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	0a5b      	lsrs	r3, r3, #9
 8007d46:	68fa      	ldr	r2, [r7, #12]
 8007d48:	8952      	ldrh	r2, [r2, #10]
 8007d4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d4e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	1d1a      	adds	r2, r3, #4
 8007d54:	613a      	str	r2, [r7, #16]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d101      	bne.n	8007d64 <clmt_clust+0x3a>
 8007d60:	2300      	movs	r3, #0
 8007d62:	e010      	b.n	8007d86 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8007d64:	697a      	ldr	r2, [r7, #20]
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d307      	bcc.n	8007d7c <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8007d6c:	697a      	ldr	r2, [r7, #20]
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	1ad3      	subs	r3, r2, r3
 8007d72:	617b      	str	r3, [r7, #20]
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	3304      	adds	r3, #4
 8007d78:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007d7a:	e7e9      	b.n	8007d50 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8007d7c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	4413      	add	r3, r2
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	371c      	adds	r7, #28
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr

08007d92 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007d92:	b580      	push	{r7, lr}
 8007d94:	b086      	sub	sp, #24
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
 8007d9a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007da8:	d204      	bcs.n	8007db4 <dir_sdi+0x22>
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	f003 031f 	and.w	r3, r3, #31
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d001      	beq.n	8007db8 <dir_sdi+0x26>
		return FR_INT_ERR;
 8007db4:	2302      	movs	r3, #2
 8007db6:	e063      	b.n	8007e80 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	683a      	ldr	r2, [r7, #0]
 8007dbc:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d106      	bne.n	8007dd8 <dir_sdi+0x46>
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	d902      	bls.n	8007dd8 <dir_sdi+0x46>
		clst = fs->dirbase;
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d10c      	bne.n	8007df8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	095b      	lsrs	r3, r3, #5
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	8912      	ldrh	r2, [r2, #8]
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d301      	bcc.n	8007dee <dir_sdi+0x5c>
 8007dea:	2302      	movs	r3, #2
 8007dec:	e048      	b.n	8007e80 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	61da      	str	r2, [r3, #28]
 8007df6:	e029      	b.n	8007e4c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	895b      	ldrh	r3, [r3, #10]
 8007dfc:	025b      	lsls	r3, r3, #9
 8007dfe:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007e00:	e019      	b.n	8007e36 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6979      	ldr	r1, [r7, #20]
 8007e06:	4618      	mov	r0, r3
 8007e08:	f7ff fd01 	bl	800780e <get_fat>
 8007e0c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e14:	d101      	bne.n	8007e1a <dir_sdi+0x88>
 8007e16:	2301      	movs	r3, #1
 8007e18:	e032      	b.n	8007e80 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d904      	bls.n	8007e2a <dir_sdi+0x98>
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	695b      	ldr	r3, [r3, #20]
 8007e24:	697a      	ldr	r2, [r7, #20]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d301      	bcc.n	8007e2e <dir_sdi+0x9c>
 8007e2a:	2302      	movs	r3, #2
 8007e2c:	e028      	b.n	8007e80 <dir_sdi+0xee>
			ofs -= csz;
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007e36:	683a      	ldr	r2, [r7, #0]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d2e1      	bcs.n	8007e02 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007e3e:	6979      	ldr	r1, [r7, #20]
 8007e40:	6938      	ldr	r0, [r7, #16]
 8007e42:	f7ff fcc5 	bl	80077d0 <clust2sect>
 8007e46:	4602      	mov	r2, r0
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	69db      	ldr	r3, [r3, #28]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d101      	bne.n	8007e5e <dir_sdi+0xcc>
 8007e5a:	2302      	movs	r3, #2
 8007e5c:	e010      	b.n	8007e80 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	69da      	ldr	r2, [r3, #28]
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	0a5b      	lsrs	r3, r3, #9
 8007e66:	441a      	add	r2, r3
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e78:	441a      	add	r2, r3
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007e7e:	2300      	movs	r3, #0
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3718      	adds	r7, #24
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b086      	sub	sp, #24
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	695b      	ldr	r3, [r3, #20]
 8007e9c:	3320      	adds	r3, #32
 8007e9e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	69db      	ldr	r3, [r3, #28]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d003      	beq.n	8007eb0 <dir_next+0x28>
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007eae:	d301      	bcc.n	8007eb4 <dir_next+0x2c>
 8007eb0:	2304      	movs	r3, #4
 8007eb2:	e0aa      	b.n	800800a <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	f040 8098 	bne.w	8007ff0 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	69db      	ldr	r3, [r3, #28]
 8007ec4:	1c5a      	adds	r2, r3, #1
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	699b      	ldr	r3, [r3, #24]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d10b      	bne.n	8007eea <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	095b      	lsrs	r3, r3, #5
 8007ed6:	68fa      	ldr	r2, [r7, #12]
 8007ed8:	8912      	ldrh	r2, [r2, #8]
 8007eda:	4293      	cmp	r3, r2
 8007edc:	f0c0 8088 	bcc.w	8007ff0 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	61da      	str	r2, [r3, #28]
 8007ee6:	2304      	movs	r3, #4
 8007ee8:	e08f      	b.n	800800a <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	0a5b      	lsrs	r3, r3, #9
 8007eee:	68fa      	ldr	r2, [r7, #12]
 8007ef0:	8952      	ldrh	r2, [r2, #10]
 8007ef2:	3a01      	subs	r2, #1
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d17a      	bne.n	8007ff0 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007efa:	687a      	ldr	r2, [r7, #4]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	699b      	ldr	r3, [r3, #24]
 8007f00:	4619      	mov	r1, r3
 8007f02:	4610      	mov	r0, r2
 8007f04:	f7ff fc83 	bl	800780e <get_fat>
 8007f08:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d801      	bhi.n	8007f14 <dir_next+0x8c>
 8007f10:	2302      	movs	r3, #2
 8007f12:	e07a      	b.n	800800a <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f1a:	d101      	bne.n	8007f20 <dir_next+0x98>
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	e074      	b.n	800800a <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	695b      	ldr	r3, [r3, #20]
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	429a      	cmp	r2, r3
 8007f28:	d358      	bcc.n	8007fdc <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d104      	bne.n	8007f3a <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	61da      	str	r2, [r3, #28]
 8007f36:	2304      	movs	r3, #4
 8007f38:	e067      	b.n	800800a <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007f3a:	687a      	ldr	r2, [r7, #4]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	699b      	ldr	r3, [r3, #24]
 8007f40:	4619      	mov	r1, r3
 8007f42:	4610      	mov	r0, r2
 8007f44:	f7ff fe59 	bl	8007bfa <create_chain>
 8007f48:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <dir_next+0xcc>
 8007f50:	2307      	movs	r3, #7
 8007f52:	e05a      	b.n	800800a <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	d101      	bne.n	8007f5e <dir_next+0xd6>
 8007f5a:	2302      	movs	r3, #2
 8007f5c:	e055      	b.n	800800a <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f64:	d101      	bne.n	8007f6a <dir_next+0xe2>
 8007f66:	2301      	movs	r3, #1
 8007f68:	e04f      	b.n	800800a <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f7ff fb50 	bl	8007610 <sync_window>
 8007f70:	4603      	mov	r3, r0
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d001      	beq.n	8007f7a <dir_next+0xf2>
 8007f76:	2301      	movs	r3, #1
 8007f78:	e047      	b.n	800800a <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	3330      	adds	r3, #48	@ 0x30
 8007f7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f82:	2100      	movs	r1, #0
 8007f84:	4618      	mov	r0, r3
 8007f86:	f7ff f979 	bl	800727c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	613b      	str	r3, [r7, #16]
 8007f8e:	6979      	ldr	r1, [r7, #20]
 8007f90:	68f8      	ldr	r0, [r7, #12]
 8007f92:	f7ff fc1d 	bl	80077d0 <clust2sect>
 8007f96:	4602      	mov	r2, r0
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007f9c:	e012      	b.n	8007fc4 <dir_next+0x13c>
						fs->wflag = 1;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007fa4:	68f8      	ldr	r0, [r7, #12]
 8007fa6:	f7ff fb33 	bl	8007610 <sync_window>
 8007faa:	4603      	mov	r3, r0
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d001      	beq.n	8007fb4 <dir_next+0x12c>
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	e02a      	b.n	800800a <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	613b      	str	r3, [r7, #16]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fbe:	1c5a      	adds	r2, r3, #1
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	895b      	ldrh	r3, [r3, #10]
 8007fc8:	461a      	mov	r2, r3
 8007fca:	693b      	ldr	r3, [r7, #16]
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d3e6      	bcc.n	8007f9e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	1ad2      	subs	r2, r2, r3
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	697a      	ldr	r2, [r7, #20]
 8007fe0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007fe2:	6979      	ldr	r1, [r7, #20]
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f7ff fbf3 	bl	80077d0 <clust2sect>
 8007fea:	4602      	mov	r2, r0
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	68ba      	ldr	r2, [r7, #8]
 8007ff4:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008002:	441a      	add	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008008:	2300      	movs	r3, #0
}
 800800a:	4618      	mov	r0, r3
 800800c:	3718      	adds	r7, #24
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}

08008012 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b086      	sub	sp, #24
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
 800801a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008022:	2100      	movs	r1, #0
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f7ff feb4 	bl	8007d92 <dir_sdi>
 800802a:	4603      	mov	r3, r0
 800802c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800802e:	7dfb      	ldrb	r3, [r7, #23]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d12b      	bne.n	800808c <dir_alloc+0x7a>
		n = 0;
 8008034:	2300      	movs	r3, #0
 8008036:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	69db      	ldr	r3, [r3, #28]
 800803c:	4619      	mov	r1, r3
 800803e:	68f8      	ldr	r0, [r7, #12]
 8008040:	f7ff fb2a 	bl	8007698 <move_window>
 8008044:	4603      	mov	r3, r0
 8008046:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008048:	7dfb      	ldrb	r3, [r7, #23]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d11d      	bne.n	800808a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6a1b      	ldr	r3, [r3, #32]
 8008052:	781b      	ldrb	r3, [r3, #0]
 8008054:	2be5      	cmp	r3, #229	@ 0xe5
 8008056:	d004      	beq.n	8008062 <dir_alloc+0x50>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6a1b      	ldr	r3, [r3, #32]
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d107      	bne.n	8008072 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	3301      	adds	r3, #1
 8008066:	613b      	str	r3, [r7, #16]
 8008068:	693a      	ldr	r2, [r7, #16]
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	429a      	cmp	r2, r3
 800806e:	d102      	bne.n	8008076 <dir_alloc+0x64>
 8008070:	e00c      	b.n	800808c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008072:	2300      	movs	r3, #0
 8008074:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008076:	2101      	movs	r1, #1
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7ff ff05 	bl	8007e88 <dir_next>
 800807e:	4603      	mov	r3, r0
 8008080:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008082:	7dfb      	ldrb	r3, [r7, #23]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d0d7      	beq.n	8008038 <dir_alloc+0x26>
 8008088:	e000      	b.n	800808c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800808a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800808c:	7dfb      	ldrb	r3, [r7, #23]
 800808e:	2b04      	cmp	r3, #4
 8008090:	d101      	bne.n	8008096 <dir_alloc+0x84>
 8008092:	2307      	movs	r3, #7
 8008094:	75fb      	strb	r3, [r7, #23]
	return res;
 8008096:	7dfb      	ldrb	r3, [r7, #23]
}
 8008098:	4618      	mov	r0, r3
 800809a:	3718      	adds	r7, #24
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	331a      	adds	r3, #26
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7ff f840 	bl	8007134 <ld_word>
 80080b4:	4603      	mov	r3, r0
 80080b6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	781b      	ldrb	r3, [r3, #0]
 80080bc:	2b03      	cmp	r3, #3
 80080be:	d109      	bne.n	80080d4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	3314      	adds	r3, #20
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7ff f835 	bl	8007134 <ld_word>
 80080ca:	4603      	mov	r3, r0
 80080cc:	041b      	lsls	r3, r3, #16
 80080ce:	68fa      	ldr	r2, [r7, #12]
 80080d0:	4313      	orrs	r3, r2
 80080d2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80080d4:	68fb      	ldr	r3, [r7, #12]
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}

080080de <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80080de:	b580      	push	{r7, lr}
 80080e0:	b084      	sub	sp, #16
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	60f8      	str	r0, [r7, #12]
 80080e6:	60b9      	str	r1, [r7, #8]
 80080e8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	331a      	adds	r3, #26
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	b292      	uxth	r2, r2
 80080f2:	4611      	mov	r1, r2
 80080f4:	4618      	mov	r0, r3
 80080f6:	f7ff f859 	bl	80071ac <st_word>
	if (fs->fs_type == FS_FAT32) {
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	781b      	ldrb	r3, [r3, #0]
 80080fe:	2b03      	cmp	r3, #3
 8008100:	d109      	bne.n	8008116 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	f103 0214 	add.w	r2, r3, #20
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	0c1b      	lsrs	r3, r3, #16
 800810c:	b29b      	uxth	r3, r3
 800810e:	4619      	mov	r1, r3
 8008110:	4610      	mov	r0, r2
 8008112:	f7ff f84b 	bl	80071ac <st_word>
	}
}
 8008116:	bf00      	nop
 8008118:	3710      	adds	r7, #16
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}

0800811e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800811e:	b580      	push	{r7, lr}
 8008120:	b086      	sub	sp, #24
 8008122:	af00      	add	r7, sp, #0
 8008124:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800812c:	2100      	movs	r1, #0
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f7ff fe2f 	bl	8007d92 <dir_sdi>
 8008134:	4603      	mov	r3, r0
 8008136:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008138:	7dfb      	ldrb	r3, [r7, #23]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d001      	beq.n	8008142 <dir_find+0x24>
 800813e:	7dfb      	ldrb	r3, [r7, #23]
 8008140:	e03e      	b.n	80081c0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	69db      	ldr	r3, [r3, #28]
 8008146:	4619      	mov	r1, r3
 8008148:	6938      	ldr	r0, [r7, #16]
 800814a:	f7ff faa5 	bl	8007698 <move_window>
 800814e:	4603      	mov	r3, r0
 8008150:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008152:	7dfb      	ldrb	r3, [r7, #23]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d12f      	bne.n	80081b8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6a1b      	ldr	r3, [r3, #32]
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008160:	7bfb      	ldrb	r3, [r7, #15]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d102      	bne.n	800816c <dir_find+0x4e>
 8008166:	2304      	movs	r3, #4
 8008168:	75fb      	strb	r3, [r7, #23]
 800816a:	e028      	b.n	80081be <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6a1b      	ldr	r3, [r3, #32]
 8008170:	330b      	adds	r3, #11
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008178:	b2da      	uxtb	r2, r3
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a1b      	ldr	r3, [r3, #32]
 8008182:	330b      	adds	r3, #11
 8008184:	781b      	ldrb	r3, [r3, #0]
 8008186:	f003 0308 	and.w	r3, r3, #8
 800818a:	2b00      	cmp	r3, #0
 800818c:	d10a      	bne.n	80081a4 <dir_find+0x86>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6a18      	ldr	r0, [r3, #32]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	3324      	adds	r3, #36	@ 0x24
 8008196:	220b      	movs	r2, #11
 8008198:	4619      	mov	r1, r3
 800819a:	f7ff f88a 	bl	80072b2 <mem_cmp>
 800819e:	4603      	mov	r3, r0
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d00b      	beq.n	80081bc <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80081a4:	2100      	movs	r1, #0
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f7ff fe6e 	bl	8007e88 <dir_next>
 80081ac:	4603      	mov	r3, r0
 80081ae:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80081b0:	7dfb      	ldrb	r3, [r7, #23]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d0c5      	beq.n	8008142 <dir_find+0x24>
 80081b6:	e002      	b.n	80081be <dir_find+0xa0>
		if (res != FR_OK) break;
 80081b8:	bf00      	nop
 80081ba:	e000      	b.n	80081be <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80081bc:	bf00      	nop

	return res;
 80081be:	7dfb      	ldrb	r3, [r7, #23]
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3718      	adds	r7, #24
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b084      	sub	sp, #16
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80081d6:	2101      	movs	r1, #1
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f7ff ff1a 	bl	8008012 <dir_alloc>
 80081de:	4603      	mov	r3, r0
 80081e0:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80081e2:	7bfb      	ldrb	r3, [r7, #15]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d11c      	bne.n	8008222 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	69db      	ldr	r3, [r3, #28]
 80081ec:	4619      	mov	r1, r3
 80081ee:	68b8      	ldr	r0, [r7, #8]
 80081f0:	f7ff fa52 	bl	8007698 <move_window>
 80081f4:	4603      	mov	r3, r0
 80081f6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80081f8:	7bfb      	ldrb	r3, [r7, #15]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d111      	bne.n	8008222 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6a1b      	ldr	r3, [r3, #32]
 8008202:	2220      	movs	r2, #32
 8008204:	2100      	movs	r1, #0
 8008206:	4618      	mov	r0, r3
 8008208:	f7ff f838 	bl	800727c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6a18      	ldr	r0, [r3, #32]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	3324      	adds	r3, #36	@ 0x24
 8008214:	220b      	movs	r2, #11
 8008216:	4619      	mov	r1, r3
 8008218:	f7ff f80f 	bl	800723a <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	2201      	movs	r2, #1
 8008220:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008222:	7bfb      	ldrb	r3, [r7, #15]
}
 8008224:	4618      	mov	r0, r3
 8008226:	3710      	adds	r7, #16
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b088      	sub	sp, #32
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	60fb      	str	r3, [r7, #12]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	3324      	adds	r3, #36	@ 0x24
 8008240:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008242:	220b      	movs	r2, #11
 8008244:	2120      	movs	r1, #32
 8008246:	68b8      	ldr	r0, [r7, #8]
 8008248:	f7ff f818 	bl	800727c <mem_set>
	si = i = 0; ni = 8;
 800824c:	2300      	movs	r3, #0
 800824e:	613b      	str	r3, [r7, #16]
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	61fb      	str	r3, [r7, #28]
 8008254:	2308      	movs	r3, #8
 8008256:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	1c5a      	adds	r2, r3, #1
 800825c:	61fa      	str	r2, [r7, #28]
 800825e:	68fa      	ldr	r2, [r7, #12]
 8008260:	4413      	add	r3, r2
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008266:	7efb      	ldrb	r3, [r7, #27]
 8008268:	2b20      	cmp	r3, #32
 800826a:	d94e      	bls.n	800830a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800826c:	7efb      	ldrb	r3, [r7, #27]
 800826e:	2b2f      	cmp	r3, #47	@ 0x2f
 8008270:	d006      	beq.n	8008280 <create_name+0x54>
 8008272:	7efb      	ldrb	r3, [r7, #27]
 8008274:	2b5c      	cmp	r3, #92	@ 0x5c
 8008276:	d110      	bne.n	800829a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008278:	e002      	b.n	8008280 <create_name+0x54>
 800827a:	69fb      	ldr	r3, [r7, #28]
 800827c:	3301      	adds	r3, #1
 800827e:	61fb      	str	r3, [r7, #28]
 8008280:	68fa      	ldr	r2, [r7, #12]
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	4413      	add	r3, r2
 8008286:	781b      	ldrb	r3, [r3, #0]
 8008288:	2b2f      	cmp	r3, #47	@ 0x2f
 800828a:	d0f6      	beq.n	800827a <create_name+0x4e>
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	69fb      	ldr	r3, [r7, #28]
 8008290:	4413      	add	r3, r2
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	2b5c      	cmp	r3, #92	@ 0x5c
 8008296:	d0f0      	beq.n	800827a <create_name+0x4e>
			break;
 8008298:	e038      	b.n	800830c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800829a:	7efb      	ldrb	r3, [r7, #27]
 800829c:	2b2e      	cmp	r3, #46	@ 0x2e
 800829e:	d003      	beq.n	80082a8 <create_name+0x7c>
 80082a0:	693a      	ldr	r2, [r7, #16]
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	429a      	cmp	r2, r3
 80082a6:	d30c      	bcc.n	80082c2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	2b0b      	cmp	r3, #11
 80082ac:	d002      	beq.n	80082b4 <create_name+0x88>
 80082ae:	7efb      	ldrb	r3, [r7, #27]
 80082b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80082b2:	d001      	beq.n	80082b8 <create_name+0x8c>
 80082b4:	2306      	movs	r3, #6
 80082b6:	e044      	b.n	8008342 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80082b8:	2308      	movs	r3, #8
 80082ba:	613b      	str	r3, [r7, #16]
 80082bc:	230b      	movs	r3, #11
 80082be:	617b      	str	r3, [r7, #20]
			continue;
 80082c0:	e022      	b.n	8008308 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80082c2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	da04      	bge.n	80082d4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80082ca:	7efb      	ldrb	r3, [r7, #27]
 80082cc:	3b80      	subs	r3, #128	@ 0x80
 80082ce:	4a1f      	ldr	r2, [pc, #124]	@ (800834c <create_name+0x120>)
 80082d0:	5cd3      	ldrb	r3, [r2, r3]
 80082d2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80082d4:	7efb      	ldrb	r3, [r7, #27]
 80082d6:	4619      	mov	r1, r3
 80082d8:	481d      	ldr	r0, [pc, #116]	@ (8008350 <create_name+0x124>)
 80082da:	f7ff f811 	bl	8007300 <chk_chr>
 80082de:	4603      	mov	r3, r0
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d001      	beq.n	80082e8 <create_name+0xbc>
 80082e4:	2306      	movs	r3, #6
 80082e6:	e02c      	b.n	8008342 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80082e8:	7efb      	ldrb	r3, [r7, #27]
 80082ea:	2b60      	cmp	r3, #96	@ 0x60
 80082ec:	d905      	bls.n	80082fa <create_name+0xce>
 80082ee:	7efb      	ldrb	r3, [r7, #27]
 80082f0:	2b7a      	cmp	r3, #122	@ 0x7a
 80082f2:	d802      	bhi.n	80082fa <create_name+0xce>
 80082f4:	7efb      	ldrb	r3, [r7, #27]
 80082f6:	3b20      	subs	r3, #32
 80082f8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	1c5a      	adds	r2, r3, #1
 80082fe:	613a      	str	r2, [r7, #16]
 8008300:	68ba      	ldr	r2, [r7, #8]
 8008302:	4413      	add	r3, r2
 8008304:	7efa      	ldrb	r2, [r7, #27]
 8008306:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008308:	e7a6      	b.n	8008258 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800830a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	69fb      	ldr	r3, [r7, #28]
 8008310:	441a      	add	r2, r3
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d101      	bne.n	8008320 <create_name+0xf4>
 800831c:	2306      	movs	r3, #6
 800831e:	e010      	b.n	8008342 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	781b      	ldrb	r3, [r3, #0]
 8008324:	2be5      	cmp	r3, #229	@ 0xe5
 8008326:	d102      	bne.n	800832e <create_name+0x102>
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	2205      	movs	r2, #5
 800832c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800832e:	7efb      	ldrb	r3, [r7, #27]
 8008330:	2b20      	cmp	r3, #32
 8008332:	d801      	bhi.n	8008338 <create_name+0x10c>
 8008334:	2204      	movs	r2, #4
 8008336:	e000      	b.n	800833a <create_name+0x10e>
 8008338:	2200      	movs	r2, #0
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	330b      	adds	r3, #11
 800833e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008340:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8008342:	4618      	mov	r0, r3
 8008344:	3720      	adds	r7, #32
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	08009594 	.word	0x08009594
 8008350:	080094e0 	.word	0x080094e0

08008354 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b086      	sub	sp, #24
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008362:	693b      	ldr	r3, [r7, #16]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008368:	e002      	b.n	8008370 <follow_path+0x1c>
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	3301      	adds	r3, #1
 800836e:	603b      	str	r3, [r7, #0]
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	781b      	ldrb	r3, [r3, #0]
 8008374:	2b2f      	cmp	r3, #47	@ 0x2f
 8008376:	d0f8      	beq.n	800836a <follow_path+0x16>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	2b5c      	cmp	r3, #92	@ 0x5c
 800837e:	d0f4      	beq.n	800836a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	2200      	movs	r2, #0
 8008384:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	2b1f      	cmp	r3, #31
 800838c:	d80a      	bhi.n	80083a4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2280      	movs	r2, #128	@ 0x80
 8008392:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8008396:	2100      	movs	r1, #0
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f7ff fcfa 	bl	8007d92 <dir_sdi>
 800839e:	4603      	mov	r3, r0
 80083a0:	75fb      	strb	r3, [r7, #23]
 80083a2:	e043      	b.n	800842c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80083a4:	463b      	mov	r3, r7
 80083a6:	4619      	mov	r1, r3
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f7ff ff3f 	bl	800822c <create_name>
 80083ae:	4603      	mov	r3, r0
 80083b0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80083b2:	7dfb      	ldrb	r3, [r7, #23]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d134      	bne.n	8008422 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f7ff feb0 	bl	800811e <dir_find>
 80083be:	4603      	mov	r3, r0
 80083c0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80083c8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80083ca:	7dfb      	ldrb	r3, [r7, #23]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d00a      	beq.n	80083e6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80083d0:	7dfb      	ldrb	r3, [r7, #23]
 80083d2:	2b04      	cmp	r3, #4
 80083d4:	d127      	bne.n	8008426 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80083d6:	7afb      	ldrb	r3, [r7, #11]
 80083d8:	f003 0304 	and.w	r3, r3, #4
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d122      	bne.n	8008426 <follow_path+0xd2>
 80083e0:	2305      	movs	r3, #5
 80083e2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80083e4:	e01f      	b.n	8008426 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80083e6:	7afb      	ldrb	r3, [r7, #11]
 80083e8:	f003 0304 	and.w	r3, r3, #4
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d11c      	bne.n	800842a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	799b      	ldrb	r3, [r3, #6]
 80083f4:	f003 0310 	and.w	r3, r3, #16
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d102      	bne.n	8008402 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80083fc:	2305      	movs	r3, #5
 80083fe:	75fb      	strb	r3, [r7, #23]
 8008400:	e014      	b.n	800842c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	695b      	ldr	r3, [r3, #20]
 800840c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008410:	4413      	add	r3, r2
 8008412:	4619      	mov	r1, r3
 8008414:	68f8      	ldr	r0, [r7, #12]
 8008416:	f7ff fe43 	bl	80080a0 <ld_clust>
 800841a:	4602      	mov	r2, r0
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008420:	e7c0      	b.n	80083a4 <follow_path+0x50>
			if (res != FR_OK) break;
 8008422:	bf00      	nop
 8008424:	e002      	b.n	800842c <follow_path+0xd8>
				break;
 8008426:	bf00      	nop
 8008428:	e000      	b.n	800842c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800842a:	bf00      	nop
			}
		}
	}

	return res;
 800842c:	7dfb      	ldrb	r3, [r7, #23]
}
 800842e:	4618      	mov	r0, r3
 8008430:	3718      	adds	r7, #24
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}

08008436 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008436:	b480      	push	{r7}
 8008438:	b087      	sub	sp, #28
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800843e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008442:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d031      	beq.n	80084b0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	617b      	str	r3, [r7, #20]
 8008452:	e002      	b.n	800845a <get_ldnumber+0x24>
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	3301      	adds	r3, #1
 8008458:	617b      	str	r3, [r7, #20]
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	781b      	ldrb	r3, [r3, #0]
 800845e:	2b20      	cmp	r3, #32
 8008460:	d903      	bls.n	800846a <get_ldnumber+0x34>
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	2b3a      	cmp	r3, #58	@ 0x3a
 8008468:	d1f4      	bne.n	8008454 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	2b3a      	cmp	r3, #58	@ 0x3a
 8008470:	d11c      	bne.n	80084ac <get_ldnumber+0x76>
			tp = *path;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	1c5a      	adds	r2, r3, #1
 800847c:	60fa      	str	r2, [r7, #12]
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	3b30      	subs	r3, #48	@ 0x30
 8008482:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	2b09      	cmp	r3, #9
 8008488:	d80e      	bhi.n	80084a8 <get_ldnumber+0x72>
 800848a:	68fa      	ldr	r2, [r7, #12]
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	429a      	cmp	r2, r3
 8008490:	d10a      	bne.n	80084a8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d107      	bne.n	80084a8 <get_ldnumber+0x72>
					vol = (int)i;
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	3301      	adds	r3, #1
 80084a0:	617b      	str	r3, [r7, #20]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	697a      	ldr	r2, [r7, #20]
 80084a6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	e002      	b.n	80084b2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80084ac:	2300      	movs	r3, #0
 80084ae:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80084b0:	693b      	ldr	r3, [r7, #16]
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	371c      	adds	r7, #28
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr
	...

080084c0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2200      	movs	r2, #0
 80084ce:	70da      	strb	r2, [r3, #3]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80084d6:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80084d8:	6839      	ldr	r1, [r7, #0]
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f7ff f8dc 	bl	8007698 <move_window>
 80084e0:	4603      	mov	r3, r0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d001      	beq.n	80084ea <check_fs+0x2a>
 80084e6:	2304      	movs	r3, #4
 80084e8:	e038      	b.n	800855c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	3330      	adds	r3, #48	@ 0x30
 80084ee:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80084f2:	4618      	mov	r0, r3
 80084f4:	f7fe fe1e 	bl	8007134 <ld_word>
 80084f8:	4603      	mov	r3, r0
 80084fa:	461a      	mov	r2, r3
 80084fc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008500:	429a      	cmp	r2, r3
 8008502:	d001      	beq.n	8008508 <check_fs+0x48>
 8008504:	2303      	movs	r3, #3
 8008506:	e029      	b.n	800855c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800850e:	2be9      	cmp	r3, #233	@ 0xe9
 8008510:	d009      	beq.n	8008526 <check_fs+0x66>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008518:	2beb      	cmp	r3, #235	@ 0xeb
 800851a:	d11e      	bne.n	800855a <check_fs+0x9a>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008522:	2b90      	cmp	r3, #144	@ 0x90
 8008524:	d119      	bne.n	800855a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	3330      	adds	r3, #48	@ 0x30
 800852a:	3336      	adds	r3, #54	@ 0x36
 800852c:	4618      	mov	r0, r3
 800852e:	f7fe fe1a 	bl	8007166 <ld_dword>
 8008532:	4603      	mov	r3, r0
 8008534:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008538:	4a0a      	ldr	r2, [pc, #40]	@ (8008564 <check_fs+0xa4>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d101      	bne.n	8008542 <check_fs+0x82>
 800853e:	2300      	movs	r3, #0
 8008540:	e00c      	b.n	800855c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	3330      	adds	r3, #48	@ 0x30
 8008546:	3352      	adds	r3, #82	@ 0x52
 8008548:	4618      	mov	r0, r3
 800854a:	f7fe fe0c 	bl	8007166 <ld_dword>
 800854e:	4603      	mov	r3, r0
 8008550:	4a05      	ldr	r2, [pc, #20]	@ (8008568 <check_fs+0xa8>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d101      	bne.n	800855a <check_fs+0x9a>
 8008556:	2300      	movs	r3, #0
 8008558:	e000      	b.n	800855c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800855a:	2302      	movs	r3, #2
}
 800855c:	4618      	mov	r0, r3
 800855e:	3708      	adds	r7, #8
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	00544146 	.word	0x00544146
 8008568:	33544146 	.word	0x33544146

0800856c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b096      	sub	sp, #88	@ 0x58
 8008570:	af00      	add	r7, sp, #0
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	4613      	mov	r3, r2
 8008578:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	2200      	movs	r2, #0
 800857e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f7ff ff58 	bl	8008436 <get_ldnumber>
 8008586:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800858a:	2b00      	cmp	r3, #0
 800858c:	da01      	bge.n	8008592 <find_volume+0x26>
 800858e:	230b      	movs	r3, #11
 8008590:	e22d      	b.n	80089ee <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008592:	4aa1      	ldr	r2, [pc, #644]	@ (8008818 <find_volume+0x2ac>)
 8008594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800859a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800859c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d101      	bne.n	80085a6 <find_volume+0x3a>
 80085a2:	230c      	movs	r3, #12
 80085a4:	e223      	b.n	80089ee <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80085aa:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80085ac:	79fb      	ldrb	r3, [r7, #7]
 80085ae:	f023 0301 	bic.w	r3, r3, #1
 80085b2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80085b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d01a      	beq.n	80085f2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80085bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085be:	785b      	ldrb	r3, [r3, #1]
 80085c0:	4618      	mov	r0, r3
 80085c2:	f7fe fd19 	bl	8006ff8 <disk_status>
 80085c6:	4603      	mov	r3, r0
 80085c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80085cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80085d0:	f003 0301 	and.w	r3, r3, #1
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d10c      	bne.n	80085f2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80085d8:	79fb      	ldrb	r3, [r7, #7]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d007      	beq.n	80085ee <find_volume+0x82>
 80085de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80085e2:	f003 0304 	and.w	r3, r3, #4
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d001      	beq.n	80085ee <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80085ea:	230a      	movs	r3, #10
 80085ec:	e1ff      	b.n	80089ee <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 80085ee:	2300      	movs	r3, #0
 80085f0:	e1fd      	b.n	80089ee <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80085f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f4:	2200      	movs	r2, #0
 80085f6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80085f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085fa:	b2da      	uxtb	r2, r3
 80085fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085fe:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008602:	785b      	ldrb	r3, [r3, #1]
 8008604:	4618      	mov	r0, r3
 8008606:	f7fe fd11 	bl	800702c <disk_initialize>
 800860a:	4603      	mov	r3, r0
 800860c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008610:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008614:	f003 0301 	and.w	r3, r3, #1
 8008618:	2b00      	cmp	r3, #0
 800861a:	d001      	beq.n	8008620 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800861c:	2303      	movs	r3, #3
 800861e:	e1e6      	b.n	80089ee <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008620:	79fb      	ldrb	r3, [r7, #7]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d007      	beq.n	8008636 <find_volume+0xca>
 8008626:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800862a:	f003 0304 	and.w	r3, r3, #4
 800862e:	2b00      	cmp	r3, #0
 8008630:	d001      	beq.n	8008636 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008632:	230a      	movs	r3, #10
 8008634:	e1db      	b.n	80089ee <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008636:	2300      	movs	r3, #0
 8008638:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800863a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800863c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800863e:	f7ff ff3f 	bl	80084c0 <check_fs>
 8008642:	4603      	mov	r3, r0
 8008644:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008648:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800864c:	2b02      	cmp	r3, #2
 800864e:	d149      	bne.n	80086e4 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008650:	2300      	movs	r3, #0
 8008652:	643b      	str	r3, [r7, #64]	@ 0x40
 8008654:	e01e      	b.n	8008694 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008658:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800865c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800865e:	011b      	lsls	r3, r3, #4
 8008660:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8008664:	4413      	add	r3, r2
 8008666:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866a:	3304      	adds	r3, #4
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d006      	beq.n	8008680 <find_volume+0x114>
 8008672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008674:	3308      	adds	r3, #8
 8008676:	4618      	mov	r0, r3
 8008678:	f7fe fd75 	bl	8007166 <ld_dword>
 800867c:	4602      	mov	r2, r0
 800867e:	e000      	b.n	8008682 <find_volume+0x116>
 8008680:	2200      	movs	r2, #0
 8008682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008684:	009b      	lsls	r3, r3, #2
 8008686:	3358      	adds	r3, #88	@ 0x58
 8008688:	443b      	add	r3, r7
 800868a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800868e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008690:	3301      	adds	r3, #1
 8008692:	643b      	str	r3, [r7, #64]	@ 0x40
 8008694:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008696:	2b03      	cmp	r3, #3
 8008698:	d9dd      	bls.n	8008656 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800869a:	2300      	movs	r3, #0
 800869c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800869e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d002      	beq.n	80086aa <find_volume+0x13e>
 80086a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086a6:	3b01      	subs	r3, #1
 80086a8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80086aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	3358      	adds	r3, #88	@ 0x58
 80086b0:	443b      	add	r3, r7
 80086b2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80086b6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80086b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d005      	beq.n	80086ca <find_volume+0x15e>
 80086be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80086c0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80086c2:	f7ff fefd 	bl	80084c0 <check_fs>
 80086c6:	4603      	mov	r3, r0
 80086c8:	e000      	b.n	80086cc <find_volume+0x160>
 80086ca:	2303      	movs	r3, #3
 80086cc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80086d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d905      	bls.n	80086e4 <find_volume+0x178>
 80086d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086da:	3301      	adds	r3, #1
 80086dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80086de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086e0:	2b03      	cmp	r3, #3
 80086e2:	d9e2      	bls.n	80086aa <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80086e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80086e8:	2b04      	cmp	r3, #4
 80086ea:	d101      	bne.n	80086f0 <find_volume+0x184>
 80086ec:	2301      	movs	r3, #1
 80086ee:	e17e      	b.n	80089ee <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80086f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d901      	bls.n	80086fc <find_volume+0x190>
 80086f8:	230d      	movs	r3, #13
 80086fa:	e178      	b.n	80089ee <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80086fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086fe:	3330      	adds	r3, #48	@ 0x30
 8008700:	330b      	adds	r3, #11
 8008702:	4618      	mov	r0, r3
 8008704:	f7fe fd16 	bl	8007134 <ld_word>
 8008708:	4603      	mov	r3, r0
 800870a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800870e:	d001      	beq.n	8008714 <find_volume+0x1a8>
 8008710:	230d      	movs	r3, #13
 8008712:	e16c      	b.n	80089ee <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008716:	3330      	adds	r3, #48	@ 0x30
 8008718:	3316      	adds	r3, #22
 800871a:	4618      	mov	r0, r3
 800871c:	f7fe fd0a 	bl	8007134 <ld_word>
 8008720:	4603      	mov	r3, r0
 8008722:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008724:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008726:	2b00      	cmp	r3, #0
 8008728:	d106      	bne.n	8008738 <find_volume+0x1cc>
 800872a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800872c:	3330      	adds	r3, #48	@ 0x30
 800872e:	3324      	adds	r3, #36	@ 0x24
 8008730:	4618      	mov	r0, r3
 8008732:	f7fe fd18 	bl	8007166 <ld_dword>
 8008736:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800873a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800873c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800873e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008740:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8008744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008746:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800874a:	789b      	ldrb	r3, [r3, #2]
 800874c:	2b01      	cmp	r3, #1
 800874e:	d005      	beq.n	800875c <find_volume+0x1f0>
 8008750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008752:	789b      	ldrb	r3, [r3, #2]
 8008754:	2b02      	cmp	r3, #2
 8008756:	d001      	beq.n	800875c <find_volume+0x1f0>
 8008758:	230d      	movs	r3, #13
 800875a:	e148      	b.n	80089ee <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800875c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800875e:	789b      	ldrb	r3, [r3, #2]
 8008760:	461a      	mov	r2, r3
 8008762:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008764:	fb02 f303 	mul.w	r3, r2, r3
 8008768:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800876a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800876c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008770:	461a      	mov	r2, r3
 8008772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008774:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008778:	895b      	ldrh	r3, [r3, #10]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d008      	beq.n	8008790 <find_volume+0x224>
 800877e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008780:	895b      	ldrh	r3, [r3, #10]
 8008782:	461a      	mov	r2, r3
 8008784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008786:	895b      	ldrh	r3, [r3, #10]
 8008788:	3b01      	subs	r3, #1
 800878a:	4013      	ands	r3, r2
 800878c:	2b00      	cmp	r3, #0
 800878e:	d001      	beq.n	8008794 <find_volume+0x228>
 8008790:	230d      	movs	r3, #13
 8008792:	e12c      	b.n	80089ee <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008796:	3330      	adds	r3, #48	@ 0x30
 8008798:	3311      	adds	r3, #17
 800879a:	4618      	mov	r0, r3
 800879c:	f7fe fcca 	bl	8007134 <ld_word>
 80087a0:	4603      	mov	r3, r0
 80087a2:	461a      	mov	r2, r3
 80087a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80087a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087aa:	891b      	ldrh	r3, [r3, #8]
 80087ac:	f003 030f 	and.w	r3, r3, #15
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d001      	beq.n	80087ba <find_volume+0x24e>
 80087b6:	230d      	movs	r3, #13
 80087b8:	e119      	b.n	80089ee <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80087ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087bc:	3330      	adds	r3, #48	@ 0x30
 80087be:	3313      	adds	r3, #19
 80087c0:	4618      	mov	r0, r3
 80087c2:	f7fe fcb7 	bl	8007134 <ld_word>
 80087c6:	4603      	mov	r3, r0
 80087c8:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80087ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d106      	bne.n	80087de <find_volume+0x272>
 80087d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087d2:	3330      	adds	r3, #48	@ 0x30
 80087d4:	3320      	adds	r3, #32
 80087d6:	4618      	mov	r0, r3
 80087d8:	f7fe fcc5 	bl	8007166 <ld_dword>
 80087dc:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80087de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087e0:	3330      	adds	r3, #48	@ 0x30
 80087e2:	330e      	adds	r3, #14
 80087e4:	4618      	mov	r0, r3
 80087e6:	f7fe fca5 	bl	8007134 <ld_word>
 80087ea:	4603      	mov	r3, r0
 80087ec:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80087ee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d101      	bne.n	80087f8 <find_volume+0x28c>
 80087f4:	230d      	movs	r3, #13
 80087f6:	e0fa      	b.n	80089ee <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80087f8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80087fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087fc:	4413      	add	r3, r2
 80087fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008800:	8912      	ldrh	r2, [r2, #8]
 8008802:	0912      	lsrs	r2, r2, #4
 8008804:	b292      	uxth	r2, r2
 8008806:	4413      	add	r3, r2
 8008808:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800880a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800880c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800880e:	429a      	cmp	r2, r3
 8008810:	d204      	bcs.n	800881c <find_volume+0x2b0>
 8008812:	230d      	movs	r3, #13
 8008814:	e0eb      	b.n	80089ee <find_volume+0x482>
 8008816:	bf00      	nop
 8008818:	2004fc70 	.word	0x2004fc70
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800881c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800881e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008824:	8952      	ldrh	r2, [r2, #10]
 8008826:	fbb3 f3f2 	udiv	r3, r3, r2
 800882a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800882c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800882e:	2b00      	cmp	r3, #0
 8008830:	d101      	bne.n	8008836 <find_volume+0x2ca>
 8008832:	230d      	movs	r3, #13
 8008834:	e0db      	b.n	80089ee <find_volume+0x482>
		fmt = FS_FAT32;
 8008836:	2303      	movs	r3, #3
 8008838:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800883c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800883e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008842:	4293      	cmp	r3, r2
 8008844:	d802      	bhi.n	800884c <find_volume+0x2e0>
 8008846:	2302      	movs	r3, #2
 8008848:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800884c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008852:	4293      	cmp	r3, r2
 8008854:	d802      	bhi.n	800885c <find_volume+0x2f0>
 8008856:	2301      	movs	r3, #1
 8008858:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800885c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800885e:	1c9a      	adds	r2, r3, #2
 8008860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008862:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008866:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008868:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800886a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800886c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800886e:	441a      	add	r2, r3
 8008870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008872:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008874:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008878:	441a      	add	r2, r3
 800887a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800887c:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800887e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008882:	2b03      	cmp	r3, #3
 8008884:	d11e      	bne.n	80088c4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008888:	3330      	adds	r3, #48	@ 0x30
 800888a:	332a      	adds	r3, #42	@ 0x2a
 800888c:	4618      	mov	r0, r3
 800888e:	f7fe fc51 	bl	8007134 <ld_word>
 8008892:	4603      	mov	r3, r0
 8008894:	2b00      	cmp	r3, #0
 8008896:	d001      	beq.n	800889c <find_volume+0x330>
 8008898:	230d      	movs	r3, #13
 800889a:	e0a8      	b.n	80089ee <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800889c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889e:	891b      	ldrh	r3, [r3, #8]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d001      	beq.n	80088a8 <find_volume+0x33c>
 80088a4:	230d      	movs	r3, #13
 80088a6:	e0a2      	b.n	80089ee <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80088a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088aa:	3330      	adds	r3, #48	@ 0x30
 80088ac:	332c      	adds	r3, #44	@ 0x2c
 80088ae:	4618      	mov	r0, r3
 80088b0:	f7fe fc59 	bl	8007166 <ld_dword>
 80088b4:	4602      	mov	r2, r0
 80088b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b8:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80088ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088bc:	695b      	ldr	r3, [r3, #20]
 80088be:	009b      	lsls	r3, r3, #2
 80088c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80088c2:	e01f      	b.n	8008904 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80088c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c6:	891b      	ldrh	r3, [r3, #8]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d101      	bne.n	80088d0 <find_volume+0x364>
 80088cc:	230d      	movs	r3, #13
 80088ce:	e08e      	b.n	80089ee <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80088d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d2:	6a1a      	ldr	r2, [r3, #32]
 80088d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088d6:	441a      	add	r2, r3
 80088d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088da:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80088dc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80088e0:	2b02      	cmp	r3, #2
 80088e2:	d103      	bne.n	80088ec <find_volume+0x380>
 80088e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088e6:	695b      	ldr	r3, [r3, #20]
 80088e8:	005b      	lsls	r3, r3, #1
 80088ea:	e00a      	b.n	8008902 <find_volume+0x396>
 80088ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ee:	695a      	ldr	r2, [r3, #20]
 80088f0:	4613      	mov	r3, r2
 80088f2:	005b      	lsls	r3, r3, #1
 80088f4:	4413      	add	r3, r2
 80088f6:	085a      	lsrs	r2, r3, #1
 80088f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fa:	695b      	ldr	r3, [r3, #20]
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008902:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008906:	699a      	ldr	r2, [r3, #24]
 8008908:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800890a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800890e:	0a5b      	lsrs	r3, r3, #9
 8008910:	429a      	cmp	r2, r3
 8008912:	d201      	bcs.n	8008918 <find_volume+0x3ac>
 8008914:	230d      	movs	r3, #13
 8008916:	e06a      	b.n	80089ee <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800891a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800891e:	611a      	str	r2, [r3, #16]
 8008920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008922:	691a      	ldr	r2, [r3, #16]
 8008924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008926:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800892a:	2280      	movs	r2, #128	@ 0x80
 800892c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800892e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008932:	2b03      	cmp	r3, #3
 8008934:	d149      	bne.n	80089ca <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008938:	3330      	adds	r3, #48	@ 0x30
 800893a:	3330      	adds	r3, #48	@ 0x30
 800893c:	4618      	mov	r0, r3
 800893e:	f7fe fbf9 	bl	8007134 <ld_word>
 8008942:	4603      	mov	r3, r0
 8008944:	2b01      	cmp	r3, #1
 8008946:	d140      	bne.n	80089ca <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008948:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800894a:	3301      	adds	r3, #1
 800894c:	4619      	mov	r1, r3
 800894e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008950:	f7fe fea2 	bl	8007698 <move_window>
 8008954:	4603      	mov	r3, r0
 8008956:	2b00      	cmp	r3, #0
 8008958:	d137      	bne.n	80089ca <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800895a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800895c:	2200      	movs	r2, #0
 800895e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008962:	3330      	adds	r3, #48	@ 0x30
 8008964:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008968:	4618      	mov	r0, r3
 800896a:	f7fe fbe3 	bl	8007134 <ld_word>
 800896e:	4603      	mov	r3, r0
 8008970:	461a      	mov	r2, r3
 8008972:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008976:	429a      	cmp	r2, r3
 8008978:	d127      	bne.n	80089ca <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800897a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800897c:	3330      	adds	r3, #48	@ 0x30
 800897e:	4618      	mov	r0, r3
 8008980:	f7fe fbf1 	bl	8007166 <ld_dword>
 8008984:	4603      	mov	r3, r0
 8008986:	4a1c      	ldr	r2, [pc, #112]	@ (80089f8 <find_volume+0x48c>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d11e      	bne.n	80089ca <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800898c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800898e:	3330      	adds	r3, #48	@ 0x30
 8008990:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008994:	4618      	mov	r0, r3
 8008996:	f7fe fbe6 	bl	8007166 <ld_dword>
 800899a:	4603      	mov	r3, r0
 800899c:	4a17      	ldr	r2, [pc, #92]	@ (80089fc <find_volume+0x490>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d113      	bne.n	80089ca <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80089a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a4:	3330      	adds	r3, #48	@ 0x30
 80089a6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80089aa:	4618      	mov	r0, r3
 80089ac:	f7fe fbdb 	bl	8007166 <ld_dword>
 80089b0:	4602      	mov	r2, r0
 80089b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b4:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80089b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b8:	3330      	adds	r3, #48	@ 0x30
 80089ba:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80089be:	4618      	mov	r0, r3
 80089c0:	f7fe fbd1 	bl	8007166 <ld_dword>
 80089c4:	4602      	mov	r2, r0
 80089c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c8:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80089ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089cc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80089d0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80089d2:	4b0b      	ldr	r3, [pc, #44]	@ (8008a00 <find_volume+0x494>)
 80089d4:	881b      	ldrh	r3, [r3, #0]
 80089d6:	3301      	adds	r3, #1
 80089d8:	b29a      	uxth	r2, r3
 80089da:	4b09      	ldr	r3, [pc, #36]	@ (8008a00 <find_volume+0x494>)
 80089dc:	801a      	strh	r2, [r3, #0]
 80089de:	4b08      	ldr	r3, [pc, #32]	@ (8008a00 <find_volume+0x494>)
 80089e0:	881a      	ldrh	r2, [r3, #0]
 80089e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80089e6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80089e8:	f7fe fdee 	bl	80075c8 <clear_lock>
#endif
	return FR_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3758      	adds	r7, #88	@ 0x58
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	41615252 	.word	0x41615252
 80089fc:	61417272 	.word	0x61417272
 8008a00:	2004fc74 	.word	0x2004fc74

08008a04 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008a0e:	2309      	movs	r3, #9
 8008a10:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d01c      	beq.n	8008a52 <validate+0x4e>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d018      	beq.n	8008a52 <validate+0x4e>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d013      	beq.n	8008a52 <validate+0x4e>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	889a      	ldrh	r2, [r3, #4]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	88db      	ldrh	r3, [r3, #6]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d10c      	bne.n	8008a52 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	785b      	ldrb	r3, [r3, #1]
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f7fe fada 	bl	8006ff8 <disk_status>
 8008a44:	4603      	mov	r3, r0
 8008a46:	f003 0301 	and.w	r3, r3, #1
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d101      	bne.n	8008a52 <validate+0x4e>
			res = FR_OK;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008a52:	7bfb      	ldrb	r3, [r7, #15]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d102      	bne.n	8008a5e <validate+0x5a>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	e000      	b.n	8008a60 <validate+0x5c>
 8008a5e:	2300      	movs	r3, #0
 8008a60:	683a      	ldr	r2, [r7, #0]
 8008a62:	6013      	str	r3, [r2, #0]
	return res;
 8008a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3710      	adds	r7, #16
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b088      	sub	sp, #32
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	4613      	mov	r3, r2
 8008a7c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008a82:	f107 0310 	add.w	r3, r7, #16
 8008a86:	4618      	mov	r0, r3
 8008a88:	f7ff fcd5 	bl	8008436 <get_ldnumber>
 8008a8c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	da01      	bge.n	8008a98 <f_mount+0x28>
 8008a94:	230b      	movs	r3, #11
 8008a96:	e02b      	b.n	8008af0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008a98:	4a17      	ldr	r2, [pc, #92]	@ (8008af8 <f_mount+0x88>)
 8008a9a:	69fb      	ldr	r3, [r7, #28]
 8008a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008aa0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d005      	beq.n	8008ab4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008aa8:	69b8      	ldr	r0, [r7, #24]
 8008aaa:	f7fe fd8d 	bl	80075c8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008aae:	69bb      	ldr	r3, [r7, #24]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d002      	beq.n	8008ac0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2200      	movs	r2, #0
 8008abe:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008ac0:	68fa      	ldr	r2, [r7, #12]
 8008ac2:	490d      	ldr	r1, [pc, #52]	@ (8008af8 <f_mount+0x88>)
 8008ac4:	69fb      	ldr	r3, [r7, #28]
 8008ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d002      	beq.n	8008ad6 <f_mount+0x66>
 8008ad0:	79fb      	ldrb	r3, [r7, #7]
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d001      	beq.n	8008ada <f_mount+0x6a>
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	e00a      	b.n	8008af0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008ada:	f107 010c 	add.w	r1, r7, #12
 8008ade:	f107 0308 	add.w	r3, r7, #8
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7ff fd41 	bl	800856c <find_volume>
 8008aea:	4603      	mov	r3, r0
 8008aec:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	3720      	adds	r7, #32
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}
 8008af8:	2004fc70 	.word	0x2004fc70

08008afc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b098      	sub	sp, #96	@ 0x60
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	60f8      	str	r0, [r7, #12]
 8008b04:	60b9      	str	r1, [r7, #8]
 8008b06:	4613      	mov	r3, r2
 8008b08:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d101      	bne.n	8008b14 <f_open+0x18>
 8008b10:	2309      	movs	r3, #9
 8008b12:	e1a9      	b.n	8008e68 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008b14:	79fb      	ldrb	r3, [r7, #7]
 8008b16:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b1a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008b1c:	79fa      	ldrb	r2, [r7, #7]
 8008b1e:	f107 0110 	add.w	r1, r7, #16
 8008b22:	f107 0308 	add.w	r3, r7, #8
 8008b26:	4618      	mov	r0, r3
 8008b28:	f7ff fd20 	bl	800856c <find_volume>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8008b32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	f040 818d 	bne.w	8008e56 <f_open+0x35a>
		dj.obj.fs = fs;
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008b40:	68ba      	ldr	r2, [r7, #8]
 8008b42:	f107 0314 	add.w	r3, r7, #20
 8008b46:	4611      	mov	r1, r2
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f7ff fc03 	bl	8008354 <follow_path>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008b54:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d118      	bne.n	8008b8e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008b5c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008b60:	b25b      	sxtb	r3, r3
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	da03      	bge.n	8008b6e <f_open+0x72>
				res = FR_INVALID_NAME;
 8008b66:	2306      	movs	r3, #6
 8008b68:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008b6c:	e00f      	b.n	8008b8e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008b6e:	79fb      	ldrb	r3, [r7, #7]
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	bf8c      	ite	hi
 8008b74:	2301      	movhi	r3, #1
 8008b76:	2300      	movls	r3, #0
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	f107 0314 	add.w	r3, r7, #20
 8008b80:	4611      	mov	r1, r2
 8008b82:	4618      	mov	r0, r3
 8008b84:	f7fe fbd8 	bl	8007338 <chk_lock>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008b8e:	79fb      	ldrb	r3, [r7, #7]
 8008b90:	f003 031c 	and.w	r3, r3, #28
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d07f      	beq.n	8008c98 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8008b98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d017      	beq.n	8008bd0 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008ba0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008ba4:	2b04      	cmp	r3, #4
 8008ba6:	d10e      	bne.n	8008bc6 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008ba8:	f7fe fc22 	bl	80073f0 <enq_lock>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d006      	beq.n	8008bc0 <f_open+0xc4>
 8008bb2:	f107 0314 	add.w	r3, r7, #20
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f7ff fb06 	bl	80081c8 <dir_register>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	e000      	b.n	8008bc2 <f_open+0xc6>
 8008bc0:	2312      	movs	r3, #18
 8008bc2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008bc6:	79fb      	ldrb	r3, [r7, #7]
 8008bc8:	f043 0308 	orr.w	r3, r3, #8
 8008bcc:	71fb      	strb	r3, [r7, #7]
 8008bce:	e010      	b.n	8008bf2 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008bd0:	7ebb      	ldrb	r3, [r7, #26]
 8008bd2:	f003 0311 	and.w	r3, r3, #17
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d003      	beq.n	8008be2 <f_open+0xe6>
					res = FR_DENIED;
 8008bda:	2307      	movs	r3, #7
 8008bdc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008be0:	e007      	b.n	8008bf2 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008be2:	79fb      	ldrb	r3, [r7, #7]
 8008be4:	f003 0304 	and.w	r3, r3, #4
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d002      	beq.n	8008bf2 <f_open+0xf6>
 8008bec:	2308      	movs	r3, #8
 8008bee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008bf2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d168      	bne.n	8008ccc <f_open+0x1d0>
 8008bfa:	79fb      	ldrb	r3, [r7, #7]
 8008bfc:	f003 0308 	and.w	r3, r3, #8
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d063      	beq.n	8008ccc <f_open+0x1d0>
				dw = GET_FATTIME();
 8008c04:	f7fd fcbe 	bl	8006584 <get_fattime>
 8008c08:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c0c:	330e      	adds	r3, #14
 8008c0e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008c10:	4618      	mov	r0, r3
 8008c12:	f7fe fae6 	bl	80071e2 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c18:	3316      	adds	r3, #22
 8008c1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f7fe fae0 	bl	80071e2 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008c22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c24:	330b      	adds	r3, #11
 8008c26:	2220      	movs	r2, #32
 8008c28:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c2e:	4611      	mov	r1, r2
 8008c30:	4618      	mov	r0, r3
 8008c32:	f7ff fa35 	bl	80080a0 <ld_clust>
 8008c36:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f7ff fa4d 	bl	80080de <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c46:	331c      	adds	r3, #28
 8008c48:	2100      	movs	r1, #0
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f7fe fac9 	bl	80071e2 <st_dword>
					fs->wflag = 1;
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	2201      	movs	r2, #1
 8008c54:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008c56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d037      	beq.n	8008ccc <f_open+0x1d0>
						dw = fs->winsect;
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c60:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008c62:	f107 0314 	add.w	r3, r7, #20
 8008c66:	2200      	movs	r2, #0
 8008c68:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f7fe ff60 	bl	8007b30 <remove_chain>
 8008c70:	4603      	mov	r3, r0
 8008c72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8008c76:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d126      	bne.n	8008ccc <f_open+0x1d0>
							res = move_window(fs, dw);
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7fe fd08 	bl	8007698 <move_window>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c92:	3a01      	subs	r2, #1
 8008c94:	60da      	str	r2, [r3, #12]
 8008c96:	e019      	b.n	8008ccc <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008c98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d115      	bne.n	8008ccc <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008ca0:	7ebb      	ldrb	r3, [r7, #26]
 8008ca2:	f003 0310 	and.w	r3, r3, #16
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d003      	beq.n	8008cb2 <f_open+0x1b6>
					res = FR_NO_FILE;
 8008caa:	2304      	movs	r3, #4
 8008cac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008cb0:	e00c      	b.n	8008ccc <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008cb2:	79fb      	ldrb	r3, [r7, #7]
 8008cb4:	f003 0302 	and.w	r3, r3, #2
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d007      	beq.n	8008ccc <f_open+0x1d0>
 8008cbc:	7ebb      	ldrb	r3, [r7, #26]
 8008cbe:	f003 0301 	and.w	r3, r3, #1
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d002      	beq.n	8008ccc <f_open+0x1d0>
						res = FR_DENIED;
 8008cc6:	2307      	movs	r3, #7
 8008cc8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008ccc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d126      	bne.n	8008d22 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008cd4:	79fb      	ldrb	r3, [r7, #7]
 8008cd6:	f003 0308 	and.w	r3, r3, #8
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d003      	beq.n	8008ce6 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8008cde:	79fb      	ldrb	r3, [r7, #7]
 8008ce0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ce4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8008cee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008cf4:	79fb      	ldrb	r3, [r7, #7]
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	bf8c      	ite	hi
 8008cfa:	2301      	movhi	r3, #1
 8008cfc:	2300      	movls	r3, #0
 8008cfe:	b2db      	uxtb	r3, r3
 8008d00:	461a      	mov	r2, r3
 8008d02:	f107 0314 	add.w	r3, r7, #20
 8008d06:	4611      	mov	r1, r2
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f7fe fb93 	bl	8007434 <inc_lock>
 8008d0e:	4602      	mov	r2, r0
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	691b      	ldr	r3, [r3, #16]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d102      	bne.n	8008d22 <f_open+0x226>
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008d22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	f040 8095 	bne.w	8008e56 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d30:	4611      	mov	r1, r2
 8008d32:	4618      	mov	r0, r3
 8008d34:	f7ff f9b4 	bl	80080a0 <ld_clust>
 8008d38:	4602      	mov	r2, r0
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d40:	331c      	adds	r3, #28
 8008d42:	4618      	mov	r0, r3
 8008d44:	f7fe fa0f 	bl	8007166 <ld_dword>
 8008d48:	4602      	mov	r2, r0
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	2200      	movs	r2, #0
 8008d52:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008d54:	693a      	ldr	r2, [r7, #16]
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	88da      	ldrh	r2, [r3, #6]
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	79fa      	ldrb	r2, [r7, #7]
 8008d66:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2200      	movs	r2, #0
 8008d72:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2200      	movs	r2, #0
 8008d78:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	3330      	adds	r3, #48	@ 0x30
 8008d7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d82:	2100      	movs	r1, #0
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7fe fa79 	bl	800727c <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008d8a:	79fb      	ldrb	r3, [r7, #7]
 8008d8c:	f003 0320 	and.w	r3, r3, #32
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d060      	beq.n	8008e56 <f_open+0x35a>
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	68db      	ldr	r3, [r3, #12]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d05c      	beq.n	8008e56 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	68da      	ldr	r2, [r3, #12]
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	895b      	ldrh	r3, [r3, #10]
 8008da8:	025b      	lsls	r3, r3, #9
 8008daa:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	68db      	ldr	r3, [r3, #12]
 8008db6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008db8:	e016      	b.n	8008de8 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f7fe fd25 	bl	800780e <get_fat>
 8008dc4:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8008dc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d802      	bhi.n	8008dd2 <f_open+0x2d6>
 8008dcc:	2302      	movs	r3, #2
 8008dce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008dd2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008dd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008dd8:	d102      	bne.n	8008de0 <f_open+0x2e4>
 8008dda:	2301      	movs	r3, #1
 8008ddc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008de0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008de2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008de4:	1ad3      	subs	r3, r2, r3
 8008de6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008de8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d103      	bne.n	8008df8 <f_open+0x2fc>
 8008df0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008df2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d8e0      	bhi.n	8008dba <f_open+0x2be>
				}
				fp->clust = clst;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008dfc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008dfe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d127      	bne.n	8008e56 <f_open+0x35a>
 8008e06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d022      	beq.n	8008e56 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008e14:	4618      	mov	r0, r3
 8008e16:	f7fe fcdb 	bl	80077d0 <clust2sect>
 8008e1a:	6478      	str	r0, [r7, #68]	@ 0x44
 8008e1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d103      	bne.n	8008e2a <f_open+0x32e>
						res = FR_INT_ERR;
 8008e22:	2302      	movs	r3, #2
 8008e24:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008e28:	e015      	b.n	8008e56 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008e2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e2c:	0a5a      	lsrs	r2, r3, #9
 8008e2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e30:	441a      	add	r2, r3
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	7858      	ldrb	r0, [r3, #1]
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	6a1a      	ldr	r2, [r3, #32]
 8008e44:	2301      	movs	r3, #1
 8008e46:	f7fe f917 	bl	8007078 <disk_read>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d002      	beq.n	8008e56 <f_open+0x35a>
 8008e50:	2301      	movs	r3, #1
 8008e52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008e56:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d002      	beq.n	8008e64 <f_open+0x368>
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2200      	movs	r2, #0
 8008e62:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008e64:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3760      	adds	r7, #96	@ 0x60
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b08e      	sub	sp, #56	@ 0x38
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	60f8      	str	r0, [r7, #12]
 8008e78:	60b9      	str	r1, [r7, #8]
 8008e7a:	607a      	str	r2, [r7, #4]
 8008e7c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	2200      	movs	r2, #0
 8008e86:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f107 0214 	add.w	r2, r7, #20
 8008e8e:	4611      	mov	r1, r2
 8008e90:	4618      	mov	r0, r3
 8008e92:	f7ff fdb7 	bl	8008a04 <validate>
 8008e96:	4603      	mov	r3, r0
 8008e98:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008e9c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d107      	bne.n	8008eb4 <f_read+0x44>
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	7d5b      	ldrb	r3, [r3, #21]
 8008ea8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8008eac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d002      	beq.n	8008eba <f_read+0x4a>
 8008eb4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008eb8:	e115      	b.n	80090e6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	7d1b      	ldrb	r3, [r3, #20]
 8008ebe:	f003 0301 	and.w	r3, r3, #1
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d101      	bne.n	8008eca <f_read+0x5a>
 8008ec6:	2307      	movs	r3, #7
 8008ec8:	e10d      	b.n	80090e6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	68da      	ldr	r2, [r3, #12]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	699b      	ldr	r3, [r3, #24]
 8008ed2:	1ad3      	subs	r3, r2, r3
 8008ed4:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	6a3b      	ldr	r3, [r7, #32]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	f240 80fe 	bls.w	80090dc <f_read+0x26c>
 8008ee0:	6a3b      	ldr	r3, [r7, #32]
 8008ee2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8008ee4:	e0fa      	b.n	80090dc <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	699b      	ldr	r3, [r3, #24]
 8008eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	f040 80c6 	bne.w	8009080 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	699b      	ldr	r3, [r3, #24]
 8008ef8:	0a5b      	lsrs	r3, r3, #9
 8008efa:	697a      	ldr	r2, [r7, #20]
 8008efc:	8952      	ldrh	r2, [r2, #10]
 8008efe:	3a01      	subs	r2, #1
 8008f00:	4013      	ands	r3, r2
 8008f02:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8008f04:	69fb      	ldr	r3, [r7, #28]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d12f      	bne.n	8008f6a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	699b      	ldr	r3, [r3, #24]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d103      	bne.n	8008f1a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	689b      	ldr	r3, [r3, #8]
 8008f16:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f18:	e013      	b.n	8008f42 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d007      	beq.n	8008f32 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	699b      	ldr	r3, [r3, #24]
 8008f26:	4619      	mov	r1, r3
 8008f28:	68f8      	ldr	r0, [r7, #12]
 8008f2a:	f7fe fefe 	bl	8007d2a <clmt_clust>
 8008f2e:	6338      	str	r0, [r7, #48]	@ 0x30
 8008f30:	e007      	b.n	8008f42 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8008f32:	68fa      	ldr	r2, [r7, #12]
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	69db      	ldr	r3, [r3, #28]
 8008f38:	4619      	mov	r1, r3
 8008f3a:	4610      	mov	r0, r2
 8008f3c:	f7fe fc67 	bl	800780e <get_fat>
 8008f40:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d804      	bhi.n	8008f52 <f_read+0xe2>
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2202      	movs	r2, #2
 8008f4c:	755a      	strb	r2, [r3, #21]
 8008f4e:	2302      	movs	r3, #2
 8008f50:	e0c9      	b.n	80090e6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f58:	d104      	bne.n	8008f64 <f_read+0xf4>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	755a      	strb	r2, [r3, #21]
 8008f60:	2301      	movs	r3, #1
 8008f62:	e0c0      	b.n	80090e6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f68:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008f6a:	697a      	ldr	r2, [r7, #20]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	69db      	ldr	r3, [r3, #28]
 8008f70:	4619      	mov	r1, r3
 8008f72:	4610      	mov	r0, r2
 8008f74:	f7fe fc2c 	bl	80077d0 <clust2sect>
 8008f78:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008f7a:	69bb      	ldr	r3, [r7, #24]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d104      	bne.n	8008f8a <f_read+0x11a>
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2202      	movs	r2, #2
 8008f84:	755a      	strb	r2, [r3, #21]
 8008f86:	2302      	movs	r3, #2
 8008f88:	e0ad      	b.n	80090e6 <f_read+0x276>
			sect += csect;
 8008f8a:	69ba      	ldr	r2, [r7, #24]
 8008f8c:	69fb      	ldr	r3, [r7, #28]
 8008f8e:	4413      	add	r3, r2
 8008f90:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	0a5b      	lsrs	r3, r3, #9
 8008f96:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8008f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d039      	beq.n	8009012 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008f9e:	69fa      	ldr	r2, [r7, #28]
 8008fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fa2:	4413      	add	r3, r2
 8008fa4:	697a      	ldr	r2, [r7, #20]
 8008fa6:	8952      	ldrh	r2, [r2, #10]
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d905      	bls.n	8008fb8 <f_read+0x148>
					cc = fs->csize - csect;
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	895b      	ldrh	r3, [r3, #10]
 8008fb0:	461a      	mov	r2, r3
 8008fb2:	69fb      	ldr	r3, [r7, #28]
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	7858      	ldrb	r0, [r3, #1]
 8008fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fbe:	69ba      	ldr	r2, [r7, #24]
 8008fc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008fc2:	f7fe f859 	bl	8007078 <disk_read>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d004      	beq.n	8008fd6 <f_read+0x166>
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	755a      	strb	r2, [r3, #21]
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	e087      	b.n	80090e6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	7d1b      	ldrb	r3, [r3, #20]
 8008fda:	b25b      	sxtb	r3, r3
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	da14      	bge.n	800900a <f_read+0x19a>
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	6a1a      	ldr	r2, [r3, #32]
 8008fe4:	69bb      	ldr	r3, [r7, #24]
 8008fe6:	1ad3      	subs	r3, r2, r3
 8008fe8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d90d      	bls.n	800900a <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	6a1a      	ldr	r2, [r3, #32]
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	1ad3      	subs	r3, r2, r3
 8008ff6:	025b      	lsls	r3, r3, #9
 8008ff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ffa:	18d0      	adds	r0, r2, r3
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	3330      	adds	r3, #48	@ 0x30
 8009000:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009004:	4619      	mov	r1, r3
 8009006:	f7fe f918 	bl	800723a <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800900a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800900c:	025b      	lsls	r3, r3, #9
 800900e:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8009010:	e050      	b.n	80090b4 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6a1b      	ldr	r3, [r3, #32]
 8009016:	69ba      	ldr	r2, [r7, #24]
 8009018:	429a      	cmp	r2, r3
 800901a:	d02e      	beq.n	800907a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	7d1b      	ldrb	r3, [r3, #20]
 8009020:	b25b      	sxtb	r3, r3
 8009022:	2b00      	cmp	r3, #0
 8009024:	da18      	bge.n	8009058 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	7858      	ldrb	r0, [r3, #1]
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6a1a      	ldr	r2, [r3, #32]
 8009034:	2301      	movs	r3, #1
 8009036:	f7fe f83f 	bl	80070b8 <disk_write>
 800903a:	4603      	mov	r3, r0
 800903c:	2b00      	cmp	r3, #0
 800903e:	d004      	beq.n	800904a <f_read+0x1da>
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2201      	movs	r2, #1
 8009044:	755a      	strb	r2, [r3, #21]
 8009046:	2301      	movs	r3, #1
 8009048:	e04d      	b.n	80090e6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	7d1b      	ldrb	r3, [r3, #20]
 800904e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009052:	b2da      	uxtb	r2, r3
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	7858      	ldrb	r0, [r3, #1]
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009062:	2301      	movs	r3, #1
 8009064:	69ba      	ldr	r2, [r7, #24]
 8009066:	f7fe f807 	bl	8007078 <disk_read>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d004      	beq.n	800907a <f_read+0x20a>
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2201      	movs	r2, #1
 8009074:	755a      	strb	r2, [r3, #21]
 8009076:	2301      	movs	r3, #1
 8009078:	e035      	b.n	80090e6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	69ba      	ldr	r2, [r7, #24]
 800907e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	699b      	ldr	r3, [r3, #24]
 8009084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009088:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800908c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800908e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	429a      	cmp	r2, r3
 8009094:	d901      	bls.n	800909a <f_read+0x22a>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	699b      	ldr	r3, [r3, #24]
 80090a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090a8:	4413      	add	r3, r2
 80090aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090ac:	4619      	mov	r1, r3
 80090ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80090b0:	f7fe f8c3 	bl	800723a <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80090b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090b8:	4413      	add	r3, r2
 80090ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	699a      	ldr	r2, [r3, #24]
 80090c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090c2:	441a      	add	r2, r3
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	619a      	str	r2, [r3, #24]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090ce:	441a      	add	r2, r3
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	601a      	str	r2, [r3, #0]
 80090d4:	687a      	ldr	r2, [r7, #4]
 80090d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090d8:	1ad3      	subs	r3, r2, r3
 80090da:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	f47f af01 	bne.w	8008ee6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80090e4:	2300      	movs	r3, #0
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3738      	adds	r7, #56	@ 0x38
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}

080090ee <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80090ee:	b580      	push	{r7, lr}
 80090f0:	b086      	sub	sp, #24
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f107 0208 	add.w	r2, r7, #8
 80090fc:	4611      	mov	r1, r2
 80090fe:	4618      	mov	r0, r3
 8009100:	f7ff fc80 	bl	8008a04 <validate>
 8009104:	4603      	mov	r3, r0
 8009106:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009108:	7dfb      	ldrb	r3, [r7, #23]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d168      	bne.n	80091e0 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	7d1b      	ldrb	r3, [r3, #20]
 8009112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009116:	2b00      	cmp	r3, #0
 8009118:	d062      	beq.n	80091e0 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	7d1b      	ldrb	r3, [r3, #20]
 800911e:	b25b      	sxtb	r3, r3
 8009120:	2b00      	cmp	r3, #0
 8009122:	da15      	bge.n	8009150 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	7858      	ldrb	r0, [r3, #1]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6a1a      	ldr	r2, [r3, #32]
 8009132:	2301      	movs	r3, #1
 8009134:	f7fd ffc0 	bl	80070b8 <disk_write>
 8009138:	4603      	mov	r3, r0
 800913a:	2b00      	cmp	r3, #0
 800913c:	d001      	beq.n	8009142 <f_sync+0x54>
 800913e:	2301      	movs	r3, #1
 8009140:	e04f      	b.n	80091e2 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	7d1b      	ldrb	r3, [r3, #20]
 8009146:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800914a:	b2da      	uxtb	r2, r3
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009150:	f7fd fa18 	bl	8006584 <get_fattime>
 8009154:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009156:	68ba      	ldr	r2, [r7, #8]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800915c:	4619      	mov	r1, r3
 800915e:	4610      	mov	r0, r2
 8009160:	f7fe fa9a 	bl	8007698 <move_window>
 8009164:	4603      	mov	r3, r0
 8009166:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009168:	7dfb      	ldrb	r3, [r7, #23]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d138      	bne.n	80091e0 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009172:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	330b      	adds	r3, #11
 8009178:	781a      	ldrb	r2, [r3, #0]
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	330b      	adds	r3, #11
 800917e:	f042 0220 	orr.w	r2, r2, #32
 8009182:	b2d2      	uxtb	r2, r2
 8009184:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6818      	ldr	r0, [r3, #0]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	461a      	mov	r2, r3
 8009190:	68f9      	ldr	r1, [r7, #12]
 8009192:	f7fe ffa4 	bl	80080de <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	f103 021c 	add.w	r2, r3, #28
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	68db      	ldr	r3, [r3, #12]
 80091a0:	4619      	mov	r1, r3
 80091a2:	4610      	mov	r0, r2
 80091a4:	f7fe f81d 	bl	80071e2 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	3316      	adds	r3, #22
 80091ac:	6939      	ldr	r1, [r7, #16]
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7fe f817 	bl	80071e2 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	3312      	adds	r3, #18
 80091b8:	2100      	movs	r1, #0
 80091ba:	4618      	mov	r0, r3
 80091bc:	f7fd fff6 	bl	80071ac <st_word>
					fs->wflag = 1;
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	2201      	movs	r2, #1
 80091c4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	4618      	mov	r0, r3
 80091ca:	f7fe fa93 	bl	80076f4 <sync_fs>
 80091ce:	4603      	mov	r3, r0
 80091d0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	7d1b      	ldrb	r3, [r3, #20]
 80091d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091da:	b2da      	uxtb	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80091e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3718      	adds	r7, #24
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}

080091ea <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b084      	sub	sp, #16
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f7ff ff7b 	bl	80090ee <f_sync>
 80091f8:	4603      	mov	r3, r0
 80091fa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80091fc:	7bfb      	ldrb	r3, [r7, #15]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d118      	bne.n	8009234 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f107 0208 	add.w	r2, r7, #8
 8009208:	4611      	mov	r1, r2
 800920a:	4618      	mov	r0, r3
 800920c:	f7ff fbfa 	bl	8008a04 <validate>
 8009210:	4603      	mov	r3, r0
 8009212:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009214:	7bfb      	ldrb	r3, [r7, #15]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d10c      	bne.n	8009234 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	691b      	ldr	r3, [r3, #16]
 800921e:	4618      	mov	r0, r3
 8009220:	f7fe f996 	bl	8007550 <dec_lock>
 8009224:	4603      	mov	r3, r0
 8009226:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009228:	7bfb      	ldrb	r3, [r7, #15]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d102      	bne.n	8009234 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2200      	movs	r2, #0
 8009232:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009234:	7bfb      	ldrb	r3, [r7, #15]
}
 8009236:	4618      	mov	r0, r3
 8009238:	3710      	adds	r7, #16
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800923e:	b580      	push	{r7, lr}
 8009240:	b092      	sub	sp, #72	@ 0x48
 8009242:	af00      	add	r7, sp, #0
 8009244:	60f8      	str	r0, [r7, #12]
 8009246:	60b9      	str	r1, [r7, #8]
 8009248:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800924a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800924e:	f107 030c 	add.w	r3, r7, #12
 8009252:	2200      	movs	r2, #0
 8009254:	4618      	mov	r0, r3
 8009256:	f7ff f989 	bl	800856c <find_volume>
 800925a:	4603      	mov	r3, r0
 800925c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8009260:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009264:	2b00      	cmp	r3, #0
 8009266:	f040 8099 	bne.w	800939c <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800926a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8009270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009272:	691a      	ldr	r2, [r3, #16]
 8009274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009276:	695b      	ldr	r3, [r3, #20]
 8009278:	3b02      	subs	r3, #2
 800927a:	429a      	cmp	r2, r3
 800927c:	d804      	bhi.n	8009288 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800927e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009280:	691a      	ldr	r2, [r3, #16]
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	601a      	str	r2, [r3, #0]
 8009286:	e089      	b.n	800939c <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8009288:	2300      	movs	r3, #0
 800928a:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800928c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	2b01      	cmp	r3, #1
 8009292:	d128      	bne.n	80092e6 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8009294:	2302      	movs	r3, #2
 8009296:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800929a:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800929c:	f107 0314 	add.w	r3, r7, #20
 80092a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7fe fab3 	bl	800780e <get_fat>
 80092a8:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80092aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092b0:	d103      	bne.n	80092ba <f_getfree+0x7c>
 80092b2:	2301      	movs	r3, #1
 80092b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80092b8:	e063      	b.n	8009382 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80092ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d103      	bne.n	80092c8 <f_getfree+0x8a>
 80092c0:	2302      	movs	r3, #2
 80092c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80092c6:	e05c      	b.n	8009382 <f_getfree+0x144>
					if (stat == 0) nfree++;
 80092c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d102      	bne.n	80092d4 <f_getfree+0x96>
 80092ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092d0:	3301      	adds	r3, #1
 80092d2:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 80092d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092d6:	3301      	adds	r3, #1
 80092d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092dc:	695b      	ldr	r3, [r3, #20]
 80092de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d3db      	bcc.n	800929c <f_getfree+0x5e>
 80092e4:	e04d      	b.n	8009382 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 80092e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e8:	695b      	ldr	r3, [r3, #20]
 80092ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ee:	6a1b      	ldr	r3, [r3, #32]
 80092f0:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 80092f2:	2300      	movs	r3, #0
 80092f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80092f6:	2300      	movs	r3, #0
 80092f8:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 80092fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d113      	bne.n	8009328 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8009300:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009304:	1c5a      	adds	r2, r3, #1
 8009306:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009308:	4619      	mov	r1, r3
 800930a:	f7fe f9c5 	bl	8007698 <move_window>
 800930e:	4603      	mov	r3, r0
 8009310:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8009314:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009318:	2b00      	cmp	r3, #0
 800931a:	d131      	bne.n	8009380 <f_getfree+0x142>
							p = fs->win;
 800931c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800931e:	3330      	adds	r3, #48	@ 0x30
 8009320:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8009322:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009326:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8009328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	2b02      	cmp	r3, #2
 800932e:	d10f      	bne.n	8009350 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8009330:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009332:	f7fd feff 	bl	8007134 <ld_word>
 8009336:	4603      	mov	r3, r0
 8009338:	2b00      	cmp	r3, #0
 800933a:	d102      	bne.n	8009342 <f_getfree+0x104>
 800933c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800933e:	3301      	adds	r3, #1
 8009340:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8009342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009344:	3302      	adds	r3, #2
 8009346:	633b      	str	r3, [r7, #48]	@ 0x30
 8009348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800934a:	3b02      	subs	r3, #2
 800934c:	637b      	str	r3, [r7, #52]	@ 0x34
 800934e:	e010      	b.n	8009372 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8009350:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009352:	f7fd ff08 	bl	8007166 <ld_dword>
 8009356:	4603      	mov	r3, r0
 8009358:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800935c:	2b00      	cmp	r3, #0
 800935e:	d102      	bne.n	8009366 <f_getfree+0x128>
 8009360:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009362:	3301      	adds	r3, #1
 8009364:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8009366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009368:	3304      	adds	r3, #4
 800936a:	633b      	str	r3, [r7, #48]	@ 0x30
 800936c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800936e:	3b04      	subs	r3, #4
 8009370:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8009372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009374:	3b01      	subs	r3, #1
 8009376:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800937a:	2b00      	cmp	r3, #0
 800937c:	d1bd      	bne.n	80092fa <f_getfree+0xbc>
 800937e:	e000      	b.n	8009382 <f_getfree+0x144>
							if (res != FR_OK) break;
 8009380:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009386:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8009388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800938a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800938c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800938e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009390:	791a      	ldrb	r2, [r3, #4]
 8009392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009394:	f042 0201 	orr.w	r2, r2, #1
 8009398:	b2d2      	uxtb	r2, r2
 800939a:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800939c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3748      	adds	r7, #72	@ 0x48
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b087      	sub	sp, #28
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	60f8      	str	r0, [r7, #12]
 80093b0:	60b9      	str	r1, [r7, #8]
 80093b2:	4613      	mov	r3, r2
 80093b4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80093b6:	2301      	movs	r3, #1
 80093b8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80093ba:	2300      	movs	r3, #0
 80093bc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80093be:	4b1f      	ldr	r3, [pc, #124]	@ (800943c <FATFS_LinkDriverEx+0x94>)
 80093c0:	7a5b      	ldrb	r3, [r3, #9]
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d131      	bne.n	800942c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80093c8:	4b1c      	ldr	r3, [pc, #112]	@ (800943c <FATFS_LinkDriverEx+0x94>)
 80093ca:	7a5b      	ldrb	r3, [r3, #9]
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	461a      	mov	r2, r3
 80093d0:	4b1a      	ldr	r3, [pc, #104]	@ (800943c <FATFS_LinkDriverEx+0x94>)
 80093d2:	2100      	movs	r1, #0
 80093d4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80093d6:	4b19      	ldr	r3, [pc, #100]	@ (800943c <FATFS_LinkDriverEx+0x94>)
 80093d8:	7a5b      	ldrb	r3, [r3, #9]
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	4a17      	ldr	r2, [pc, #92]	@ (800943c <FATFS_LinkDriverEx+0x94>)
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	4413      	add	r3, r2
 80093e2:	68fa      	ldr	r2, [r7, #12]
 80093e4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80093e6:	4b15      	ldr	r3, [pc, #84]	@ (800943c <FATFS_LinkDriverEx+0x94>)
 80093e8:	7a5b      	ldrb	r3, [r3, #9]
 80093ea:	b2db      	uxtb	r3, r3
 80093ec:	461a      	mov	r2, r3
 80093ee:	4b13      	ldr	r3, [pc, #76]	@ (800943c <FATFS_LinkDriverEx+0x94>)
 80093f0:	4413      	add	r3, r2
 80093f2:	79fa      	ldrb	r2, [r7, #7]
 80093f4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80093f6:	4b11      	ldr	r3, [pc, #68]	@ (800943c <FATFS_LinkDriverEx+0x94>)
 80093f8:	7a5b      	ldrb	r3, [r3, #9]
 80093fa:	b2db      	uxtb	r3, r3
 80093fc:	1c5a      	adds	r2, r3, #1
 80093fe:	b2d1      	uxtb	r1, r2
 8009400:	4a0e      	ldr	r2, [pc, #56]	@ (800943c <FATFS_LinkDriverEx+0x94>)
 8009402:	7251      	strb	r1, [r2, #9]
 8009404:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009406:	7dbb      	ldrb	r3, [r7, #22]
 8009408:	3330      	adds	r3, #48	@ 0x30
 800940a:	b2da      	uxtb	r2, r3
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	3301      	adds	r3, #1
 8009414:	223a      	movs	r2, #58	@ 0x3a
 8009416:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	3302      	adds	r3, #2
 800941c:	222f      	movs	r2, #47	@ 0x2f
 800941e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	3303      	adds	r3, #3
 8009424:	2200      	movs	r2, #0
 8009426:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009428:	2300      	movs	r3, #0
 800942a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800942c:	7dfb      	ldrb	r3, [r7, #23]
}
 800942e:	4618      	mov	r0, r3
 8009430:	371c      	adds	r7, #28
 8009432:	46bd      	mov	sp, r7
 8009434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop
 800943c:	2004fc98 	.word	0x2004fc98

08009440 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b082      	sub	sp, #8
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
 8009448:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800944a:	2200      	movs	r2, #0
 800944c:	6839      	ldr	r1, [r7, #0]
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f7ff ffaa 	bl	80093a8 <FATFS_LinkDriverEx>
 8009454:	4603      	mov	r3, r0
}
 8009456:	4618      	mov	r0, r3
 8009458:	3708      	adds	r7, #8
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <memset>:
 800945e:	4402      	add	r2, r0
 8009460:	4603      	mov	r3, r0
 8009462:	4293      	cmp	r3, r2
 8009464:	d100      	bne.n	8009468 <memset+0xa>
 8009466:	4770      	bx	lr
 8009468:	f803 1b01 	strb.w	r1, [r3], #1
 800946c:	e7f9      	b.n	8009462 <memset+0x4>
	...

08009470 <__libc_init_array>:
 8009470:	b570      	push	{r4, r5, r6, lr}
 8009472:	4d0d      	ldr	r5, [pc, #52]	@ (80094a8 <__libc_init_array+0x38>)
 8009474:	4c0d      	ldr	r4, [pc, #52]	@ (80094ac <__libc_init_array+0x3c>)
 8009476:	1b64      	subs	r4, r4, r5
 8009478:	10a4      	asrs	r4, r4, #2
 800947a:	2600      	movs	r6, #0
 800947c:	42a6      	cmp	r6, r4
 800947e:	d109      	bne.n	8009494 <__libc_init_array+0x24>
 8009480:	4d0b      	ldr	r5, [pc, #44]	@ (80094b0 <__libc_init_array+0x40>)
 8009482:	4c0c      	ldr	r4, [pc, #48]	@ (80094b4 <__libc_init_array+0x44>)
 8009484:	f000 f818 	bl	80094b8 <_init>
 8009488:	1b64      	subs	r4, r4, r5
 800948a:	10a4      	asrs	r4, r4, #2
 800948c:	2600      	movs	r6, #0
 800948e:	42a6      	cmp	r6, r4
 8009490:	d105      	bne.n	800949e <__libc_init_array+0x2e>
 8009492:	bd70      	pop	{r4, r5, r6, pc}
 8009494:	f855 3b04 	ldr.w	r3, [r5], #4
 8009498:	4798      	blx	r3
 800949a:	3601      	adds	r6, #1
 800949c:	e7ee      	b.n	800947c <__libc_init_array+0xc>
 800949e:	f855 3b04 	ldr.w	r3, [r5], #4
 80094a2:	4798      	blx	r3
 80094a4:	3601      	adds	r6, #1
 80094a6:	e7f2      	b.n	800948e <__libc_init_array+0x1e>
 80094a8:	0800961c 	.word	0x0800961c
 80094ac:	0800961c 	.word	0x0800961c
 80094b0:	0800961c 	.word	0x0800961c
 80094b4:	08009620 	.word	0x08009620

080094b8 <_init>:
 80094b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ba:	bf00      	nop
 80094bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094be:	bc08      	pop	{r3}
 80094c0:	469e      	mov	lr, r3
 80094c2:	4770      	bx	lr

080094c4 <_fini>:
 80094c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094c6:	bf00      	nop
 80094c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094ca:	bc08      	pop	{r3}
 80094cc:	469e      	mov	lr, r3
 80094ce:	4770      	bx	lr
