/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [8:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_5z & celloutsig_1_9z[2]);
  assign celloutsig_1_5z = !(celloutsig_1_3z ? celloutsig_1_0z : in_data[133]);
  assign celloutsig_0_13z = !(celloutsig_0_3z ? celloutsig_0_8z : celloutsig_0_0z[0]);
  assign celloutsig_0_3z = !(celloutsig_0_2z ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_1_7z = ~((_00_ | in_data[143]) & celloutsig_1_2z);
  assign celloutsig_0_16z = ~((celloutsig_0_11z | celloutsig_0_8z) & (celloutsig_0_2z | celloutsig_0_0z[3]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (in_data[123] | celloutsig_1_0z));
  assign celloutsig_1_8z = celloutsig_1_2z | celloutsig_1_1z;
  assign celloutsig_0_0z = in_data[17:13] + in_data[11:7];
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z } + { celloutsig_0_4z[3:1], celloutsig_0_14z, celloutsig_0_3z };
  reg [6:0] _13_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _13_ <= 7'h00;
    else _13_ <= { in_data[190:186], celloutsig_1_1z, celloutsig_1_2z };
  assign { _01_[6:1], _00_ } = _13_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_1_9z[2], celloutsig_1_8z, _01_[6:1], _00_ };
  reg [13:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _15_ <= 14'h0000;
    else _15_ <= { celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_1z };
  assign out_data[45:32] = _15_;
  assign celloutsig_0_20z = celloutsig_0_0z[4:1] > { celloutsig_0_4z[3:1], celloutsig_0_16z };
  assign celloutsig_1_16z = { _02_[5:3], celloutsig_1_7z, celloutsig_1_7z } <= { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_1_18z = { in_data[189], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_16z } <= { celloutsig_1_9z[10:3], celloutsig_1_15z };
  assign celloutsig_0_12z = in_data[39:33] <= { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[27:25] <= in_data[87:85];
  assign celloutsig_1_2z = in_data[151:149] <= { in_data[119:118], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z[6], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z } && { celloutsig_0_7z[1:0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_5z = { in_data[43:33], celloutsig_0_1z } || { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_1z & ~(celloutsig_1_2z);
  assign celloutsig_0_6z = in_data[2] & ~(celloutsig_0_2z);
  assign celloutsig_0_4z = { celloutsig_0_0z[4:2], celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, in_data[19:16] };
  assign celloutsig_0_19z = celloutsig_0_0z[3:0] % { 1'h1, celloutsig_0_4z[3], celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_9z = { in_data[184], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } * { in_data[122:119], _01_[6:1], _00_ };
  assign celloutsig_1_13z = { _02_[3], celloutsig_1_12z, celloutsig_1_5z } * { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_7z = in_data[65:59] * { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_11z = & { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_15z = | { _02_[8:6], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = | _01_[5:3];
  assign celloutsig_0_23z = | { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_9z = celloutsig_0_4z[4] & celloutsig_0_6z;
  assign celloutsig_0_10z = celloutsig_0_4z[0] & celloutsig_0_3z;
  assign celloutsig_0_14z = ~^ { in_data[81:79], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_1z = ^ { in_data[51:42], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } - { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_1_0z = ~((in_data[131] & in_data[154]) | in_data[111]);
  assign celloutsig_0_26z = ~((celloutsig_0_13z & celloutsig_0_20z) | (celloutsig_0_15z[2] & celloutsig_0_7z[0]));
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[99:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z };
endmodule
