

================================================================
== Vivado HLS Report for 'subconv_1x1_16p_p'
================================================================
* Date:           Sat Dec 15 03:40:11 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4191841|  4191841|  4191841|  4191841|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  4191840|  4191840|     87330|          -|          -|    48|    no    |
        | + Loop 1.1          |    87328|    87328|      5458|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     5456|     5456|       341|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      336|      336|         7|          -|          -|    48|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / (!exitcond)
	12  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	5  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_15 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:246
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_11, %.loopexit.loopexit ]

ST_2: exitcond1 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:246
.loopexit:1  %exitcond1 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_11 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:246
.loopexit:3  %co_11 = add i6 %co, 1

ST_2: StgValue_20 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:246
.loopexit:4  br i1 %exitcond1, label %3, label %.preheader61.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
.preheader61.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:246
.preheader61.preheader:1  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %co, i6 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:246
.preheader61.preheader:2  %p_shl2_cast = zext i12 %tmp_s to i13

ST_2: tmp_200 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:246
.preheader61.preheader:3  %tmp_200 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl3_cast1 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
.preheader61.preheader:4  %p_shl3_cast1 = zext i10 %tmp_200 to i11

ST_2: p_shl3_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
.preheader61.preheader:5  %p_shl3_cast = zext i10 %tmp_200 to i13

ST_2: tmp_201 (19)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:251
.preheader61.preheader:6  %tmp_201 = sub i13 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_202 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:246
.preheader61.preheader:7  %tmp_202 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader61.preheader:8  %p_shl1_cast = zext i7 %tmp_202 to i11

ST_2: tmp_203 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader61.preheader:9  %tmp_203 = add i11 %p_shl1_cast, %p_shl3_cast1

ST_2: bias_V_addr (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
.preheader61.preheader:10  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_32 (24)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:247
.preheader61.preheader:11  br label %.preheader61

ST_2: StgValue_33 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:258
:0  ret void


 <State 3>: 4.68ns
ST_3: h (26)  [1/1] 0.00ns
.preheader61:0  %h = phi i5 [ %h_11, %2 ], [ 1, %.preheader61.preheader ]

ST_3: exitcond2 (27)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:247
.preheader61:1  %exitcond2 = icmp eq i5 %h, -15

ST_3: empty_64 (28)  [1/1] 0.00ns
.preheader61:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_37 (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:247
.preheader61:3  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:0  %tmp_cast = zext i5 %h to i11

ST_3: tmp_204 (32)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:1  %tmp_204 = add i11 %tmp_cast, %tmp_203

ST_3: p_shl4_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:2  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_204, i4 0)

ST_3: tmp_205 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:3  %tmp_205 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_204, i1 false)

ST_3: p_shl5_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:4  %p_shl5_cast = zext i12 %tmp_205 to i15

ST_3: tmp_206 (36)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:5  %tmp_206 = add i15 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_44 (37)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:248
.preheader.preheader:6  br label %.preheader

ST_3: StgValue_45 (142)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (39)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_11, %_ifconv1 ], [ 1, %.preheader.preheader ]

ST_4: exitcond3 (40)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:248
.preheader:1  %exitcond3 = icmp eq i5 %w, -15

ST_4: empty_65 (41)  [1/1] 0.00ns
.preheader:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_49 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248
.preheader:3  br i1 %exitcond3, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78

ST_4: tmp_152_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:0  %tmp_152_cast = zext i5 %w to i15

ST_4: tmp_207 (45)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:254
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:1  %tmp_207 = add i15 %tmp_206, %tmp_152_cast

ST_4: tmp_232_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:2  %tmp_232_cast = zext i15 %tmp_207 to i64

ST_4: ShuffleConvs_1_Downs (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:3  %ShuffleConvs_1_Downs = getelementptr [15552 x i8]* @ShuffleConvs_1_Downs, i64 0, i64 %tmp_232_cast

ST_4: StgValue_54 (48)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:250
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:4  br label %1

ST_4: h_11 (139)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:247
:0  %h_11 = add i5 %h, 1

ST_4: StgValue_56 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:247
:1  br label %.preheader61


 <State 5>: 7.63ns
ST_5: p_Val2_s (50)  [1/1] 0.00ns
:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %sum_V, %_ifconv ]

ST_5: ci (51)  [1/1] 0.00ns
:1  %ci = phi i6 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %ci_5, %_ifconv ]

ST_5: exitcond (52)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:250
:2  %exitcond = icmp eq i6 %ci, -16

ST_5: empty_66 (53)  [1/1] 0.00ns
:3  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_5: ci_5 (54)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:250
:4  %ci_5 = add i6 %ci, 1

ST_5: StgValue_62 (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:250
:5  br i1 %exitcond, label %_ifconv1, label %_ifconv

ST_5: tmp_157_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:0  %tmp_157_cast = zext i6 %ci to i13

ST_5: tmp_208 (58)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:1  %tmp_208 = add i13 %tmp_157_cast, %tmp_201

ST_5: tmp_233_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:2  %tmp_233_cast = sext i13 %tmp_208 to i64

ST_5: weight_V_addr (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:3  %weight_V_addr = getelementptr [2304 x i8]* %weight_V, i64 0, i64 %tmp_233_cast

ST_5: tmp_209 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:250
_ifconv:4  %tmp_209 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci, i4 0)

ST_5: p_shl8_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:250
_ifconv:5  %p_shl8_cast = zext i10 %tmp_209 to i11

ST_5: tmp_211 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:250
_ifconv:6  %tmp_211 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci, i1 false)

ST_5: p_shl9_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:7  %p_shl9_cast = zext i7 %tmp_211 to i11

ST_5: tmp_212 (65)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:8  %tmp_212 = add i11 %p_shl8_cast, %p_shl9_cast

ST_5: tmp_213 (66)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:9  %tmp_213 = add i11 %tmp_cast, %tmp_212

ST_5: p_shl6_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:10  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_213, i4 0)

ST_5: tmp_214 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:11  %tmp_214 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_213, i1 false)

ST_5: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:12  %p_shl7_cast = zext i12 %tmp_214 to i15

ST_5: tmp_215 (70)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:13  %tmp_215 = add i15 %p_shl6_cast, %p_shl7_cast

ST_5: tmp_216 (71)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:14  %tmp_216 = add i15 %tmp_152_cast, %tmp_215

ST_5: weight_V_load (74)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

ST_5: p_Val2_72 (117)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:1  %p_Val2_72 = load i8* %bias_V_addr, align 1

ST_5: w_11 (136)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:20  %w_11 = add i5 1, %w


 <State 6>: 3.25ns
ST_6: tmp_241_cast (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:15  %tmp_241_cast = zext i15 %tmp_216 to i64

ST_6: shuffleunit0_2_outpu (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:16  %shuffleunit0_2_outpu = getelementptr [15552 x i8]* @shuffleunit0_2_outpu, i64 0, i64 %tmp_241_cast

ST_6: weight_V_load (74)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: shuffleunit0_2_outpu_1 (76)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:19  %shuffleunit0_2_outpu_1 = load i8* %shuffleunit0_2_outpu, align 1


 <State 7>: 3.25ns
ST_7: shuffleunit0_2_outpu_1 (76)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:19  %shuffleunit0_2_outpu_1 = load i8* %shuffleunit0_2_outpu, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:18  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:20  %OP2_V = sext i8 %shuffleunit0_2_outpu_1 to i16

ST_8: p_Val2_75 (78)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:21  %p_Val2_75 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_218 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:27  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_75, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_158 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:22  %tmp_158 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_s, i6 0)

ST_9: tmp_208_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:23  %tmp_208_cast = sext i14 %tmp_158 to i16

ST_9: p_Val2_76 (81)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:24  %p_Val2_76 = add i16 %tmp_208_cast, %p_Val2_75

ST_9: signbit (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:25  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_76, i32 15)

ST_9: p_Val2_77 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:26  %p_Val2_77 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_76, i32 6, i32 13)

ST_9: tmp_159 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:28  %tmp_159 = zext i1 %tmp_218 to i8

ST_9: tmp_219 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node carry)
_ifconv:29  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_76, i32 13)

ST_9: p_Val2_78 (87)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:30  %p_Val2_78 = add i8 %p_Val2_77, %tmp_159

ST_9: newsignbit (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:31  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_78, i32 7)

ST_9: tmp_160 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node carry)
_ifconv:32  %tmp_160 = xor i1 %newsignbit, true

ST_9: carry (90)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:33  %carry = and i1 %tmp_219, %tmp_160

ST_9: tmp_162 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:35  %tmp_162 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_76, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_221 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_76, i32 14)

ST_10: Range1_all_ones (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:36  %Range1_all_ones = icmp eq i2 %tmp_162, -1

ST_10: Range1_all_zeros (94)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:37  %Range1_all_zeros = icmp eq i2 %tmp_162, 0

ST_10: deleted_zeros (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_161 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:39  %tmp_161 = xor i1 %tmp_221, true

ST_10: p_41_i_i (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:40  %p_41_i_i = and i1 %signbit, %tmp_161

ST_10: deleted_ones (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:41  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (99)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:42  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:43  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i2 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:44  %brmerge_i_i2 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_163 (102)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:45  %tmp_163 = xor i1 %signbit, true

ST_10: overflow (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:46  %overflow = and i1 %brmerge_i_i2, %tmp_163

ST_10: brmerge40_demorgan_i (104)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:47  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp2_demorgan (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node underflow)
_ifconv:48  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp2 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node underflow)
_ifconv:49  %tmp2 = xor i1 %tmp2_demorgan, true

ST_10: underflow (107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:50  %underflow = and i1 %signbit, %tmp2

ST_10: brmerge_i_i_i (108)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:51  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp3 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node sum_V)
_ifconv:52  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_163

ST_11: underflow_not (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node sum_V)
_ifconv:53  %underflow_not = or i1 %tmp3, %p_38_i_i

ST_11: p_Val2_83_mux (111)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:54  %p_Val2_83_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_78

ST_11: p_Val2_s_67 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node sum_V)
_ifconv:55  %p_Val2_s_67 = select i1 %underflow, i8 -128, i8 %p_Val2_78

ST_11: sum_V (113)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:56  %sum_V = select i1 %underflow_not, i8 %p_Val2_83_mux, i8 %p_Val2_s_67

ST_11: StgValue_124 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:250
_ifconv:57  br label %1


 <State 12>: 4.64ns
ST_12: tmp_153 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:0  %tmp_153 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_72 (117)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:1  %p_Val2_72 = load i8* %bias_V_addr, align 1

ST_12: tmp_154 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:2  %tmp_154 = sext i8 %p_Val2_72 to i9

ST_12: p_Val2_73 (119)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:3  %p_Val2_73 = add i9 %tmp_154, %tmp_153

ST_12: isneg (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_73, i32 8)

ST_12: result_V (121)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:5  %result_V = add i8 %p_Val2_72, %p_Val2_s

ST_12: newsignbit_11 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:6  %newsignbit_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.05ns
ST_13: tmp_155 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_155 = xor i1 %newsignbit_11, true

ST_13: underflow_11 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_11 = and i1 %isneg, %tmp_155

ST_13: brmerge_i_i (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_11

ST_13: isneg_not (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_11, %isneg_not

ST_13: result_V_mux (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (129)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:253 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_11, i8 -128, i8 %result_V

ST_13: result_1 (130)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:253 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_210 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
_ifconv1:15  %tmp_210 = trunc i8 %result_1 to i7

ST_13: tmp_156 (132)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:254
_ifconv1:16  %tmp_156 = icmp sgt i8 %result_1, 0


 <State 14>: 5.32ns
ST_14: p_s (133)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:254
_ifconv1:17  %p_s = select i1 %tmp_156, i7 %tmp_210, i7 0

ST_14: p_cast (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
_ifconv1:18  %p_cast = zext i7 %p_s to i8

ST_14: StgValue_144 (135)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:254
_ifconv1:19  store i8 %p_cast, i8* %ShuffleConvs_1_Downs, align 1

ST_14: StgValue_145 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:21  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ shuffleunit0_2_outpu]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15            (br               ) [ 011111111111111]
co                     (phi              ) [ 001000000000000]
exitcond1              (icmp             ) [ 001111111111111]
empty                  (speclooptripcount) [ 000000000000000]
co_11                  (add              ) [ 011111111111111]
StgValue_20            (br               ) [ 000000000000000]
tmp                    (zext             ) [ 000000000000000]
tmp_s                  (bitconcatenate   ) [ 000000000000000]
p_shl2_cast            (zext             ) [ 000000000000000]
tmp_200                (bitconcatenate   ) [ 000000000000000]
p_shl3_cast1           (zext             ) [ 000000000000000]
p_shl3_cast            (zext             ) [ 000000000000000]
tmp_201                (sub              ) [ 000111111111111]
tmp_202                (bitconcatenate   ) [ 000000000000000]
p_shl1_cast            (zext             ) [ 000000000000000]
tmp_203                (add              ) [ 000111111111111]
bias_V_addr            (getelementptr    ) [ 000111111111111]
StgValue_32            (br               ) [ 001111111111111]
StgValue_33            (ret              ) [ 000000000000000]
h                      (phi              ) [ 000111111111111]
exitcond2              (icmp             ) [ 001111111111111]
empty_64               (speclooptripcount) [ 000000000000000]
StgValue_37            (br               ) [ 000000000000000]
tmp_cast               (zext             ) [ 000011111111111]
tmp_204                (add              ) [ 000000000000000]
p_shl4_cast            (bitconcatenate   ) [ 000000000000000]
tmp_205                (bitconcatenate   ) [ 000000000000000]
p_shl5_cast            (zext             ) [ 000000000000000]
tmp_206                (add              ) [ 000011111111111]
StgValue_44            (br               ) [ 001111111111111]
StgValue_45            (br               ) [ 011111111111111]
w                      (phi              ) [ 000011111111000]
exitcond3              (icmp             ) [ 001111111111111]
empty_65               (speclooptripcount) [ 000000000000000]
StgValue_49            (br               ) [ 000000000000000]
tmp_152_cast           (zext             ) [ 000001111111000]
tmp_207                (add              ) [ 000000000000000]
tmp_232_cast           (zext             ) [ 000000000000000]
ShuffleConvs_1_Downs   (getelementptr    ) [ 000001111111111]
StgValue_54            (br               ) [ 001111111111111]
h_11                   (add              ) [ 001111111111111]
StgValue_56            (br               ) [ 001111111111111]
p_Val2_s               (phi              ) [ 000001111100100]
ci                     (phi              ) [ 000001000000000]
exitcond               (icmp             ) [ 001111111111111]
empty_66               (speclooptripcount) [ 000000000000000]
ci_5                   (add              ) [ 001111111111111]
StgValue_62            (br               ) [ 000000000000000]
tmp_157_cast           (zext             ) [ 000000000000000]
tmp_208                (add              ) [ 000000000000000]
tmp_233_cast           (sext             ) [ 000000000000000]
weight_V_addr          (getelementptr    ) [ 000000100000000]
tmp_209                (bitconcatenate   ) [ 000000000000000]
p_shl8_cast            (zext             ) [ 000000000000000]
tmp_211                (bitconcatenate   ) [ 000000000000000]
p_shl9_cast            (zext             ) [ 000000000000000]
tmp_212                (add              ) [ 000000000000000]
tmp_213                (add              ) [ 000000000000000]
p_shl6_cast            (bitconcatenate   ) [ 000000000000000]
tmp_214                (bitconcatenate   ) [ 000000000000000]
p_shl7_cast            (zext             ) [ 000000000000000]
tmp_215                (add              ) [ 000000000000000]
tmp_216                (add              ) [ 000000100000000]
w_11                   (add              ) [ 001110000000111]
tmp_241_cast           (zext             ) [ 000000000000000]
shuffleunit0_2_outpu   (getelementptr    ) [ 000000010000000]
weight_V_load          (load             ) [ 000000011000000]
shuffleunit0_2_outpu_1 (load             ) [ 000000001000000]
OP1_V                  (sext             ) [ 000000000000000]
OP2_V                  (sext             ) [ 000000000000000]
p_Val2_75              (mul              ) [ 000000000100000]
tmp_218                (bitselect        ) [ 000000000100000]
tmp_158                (bitconcatenate   ) [ 000000000000000]
tmp_208_cast           (sext             ) [ 000000000000000]
p_Val2_76              (add              ) [ 000000000010000]
signbit                (bitselect        ) [ 000000000010000]
p_Val2_77              (partselect       ) [ 000000000000000]
tmp_159                (zext             ) [ 000000000000000]
tmp_219                (bitselect        ) [ 000000000000000]
p_Val2_78              (add              ) [ 000000000011000]
newsignbit             (bitselect        ) [ 000000000010000]
tmp_160                (xor              ) [ 000000000000000]
carry                  (and              ) [ 000000000010000]
tmp_162                (partselect       ) [ 000000000010000]
tmp_221                (bitselect        ) [ 000000000000000]
Range1_all_ones        (icmp             ) [ 000000000000000]
Range1_all_zeros       (icmp             ) [ 000000000000000]
deleted_zeros          (select           ) [ 000000000000000]
tmp_161                (xor              ) [ 000000000000000]
p_41_i_i               (and              ) [ 000000000000000]
deleted_ones           (select           ) [ 000000000000000]
p_38_i_i               (and              ) [ 000000000001000]
p_not_i_i              (xor              ) [ 000000000000000]
brmerge_i_i2           (or               ) [ 000000000000000]
tmp_163                (xor              ) [ 000000000001000]
overflow               (and              ) [ 000000000000000]
brmerge40_demorgan_i   (and              ) [ 000000000001000]
tmp2_demorgan          (or               ) [ 000000000000000]
tmp2                   (xor              ) [ 000000000000000]
underflow              (and              ) [ 000000000001000]
brmerge_i_i_i          (or               ) [ 000000000001000]
tmp3                   (or               ) [ 000000000000000]
underflow_not          (or               ) [ 000000000000000]
p_Val2_83_mux          (select           ) [ 000000000000000]
p_Val2_s_67            (select           ) [ 000000000000000]
sum_V                  (select           ) [ 001111111111111]
StgValue_124           (br               ) [ 001111111111111]
tmp_153                (sext             ) [ 000000000000000]
p_Val2_72              (load             ) [ 000000000000000]
tmp_154                (sext             ) [ 000000000000000]
p_Val2_73              (add              ) [ 000000000000000]
isneg                  (bitselect        ) [ 000000000000010]
result_V               (add              ) [ 000000000000010]
newsignbit_11          (bitselect        ) [ 000000000000010]
tmp_155                (xor              ) [ 000000000000000]
underflow_11           (and              ) [ 000000000000000]
brmerge_i_i            (xor              ) [ 000000000000000]
isneg_not              (xor              ) [ 000000000000000]
brmerge9               (or               ) [ 000000000000000]
result_V_mux           (select           ) [ 000000000000000]
p_result_V             (select           ) [ 000000000000000]
result_1               (select           ) [ 000000000000000]
tmp_210                (trunc            ) [ 000000000000001]
tmp_156                (icmp             ) [ 000000000000001]
p_s                    (select           ) [ 000000000000000]
p_cast                 (zext             ) [ 000000000000000]
StgValue_144           (store            ) [ 000000000000000]
StgValue_145           (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shuffleunit0_2_outpu">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shuffleunit0_2_outpu"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ShuffleConvs_1_Downs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="bias_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="ShuffleConvs_1_Downs_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="15" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="weight_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="13" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="3"/>
<pin id="108" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_72/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="shuffleunit0_2_outpu_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="15" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shuffleunit0_2_outpu/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shuffleunit0_2_outpu_1/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="StgValue_144_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="4"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/14 "/>
</bind>
</comp>

<comp id="126" class="1005" name="co_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="1"/>
<pin id="128" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="co_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="h_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="h_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="w_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="1"/>
<pin id="151" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="w_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_Val2_s_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_Val2_s_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="8" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="ci_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="1"/>
<pin id="175" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="ci_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="exitcond1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="co_11_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_11/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_s_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_shl2_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_200_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_200/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_shl3_cast1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_shl3_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_201_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_201/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_202_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_202/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl1_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_203_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="10" slack="0"/>
<pin id="250" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_203/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="exitcond2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_204_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="1"/>
<pin id="266" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_204/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_shl4_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="15" slack="0"/>
<pin id="270" dir="0" index="1" bw="11" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_205_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="11" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_205/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_shl5_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_206_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="15" slack="0"/>
<pin id="290" dir="0" index="1" bw="12" slack="0"/>
<pin id="291" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_206/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="exitcond3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_152_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_152_cast/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_207_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="1"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_207/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_232_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="15" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_232_cast/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="h_11_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="1"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_11/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exitcond_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="ci_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_5/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_157_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_157_cast/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_208_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="13" slack="3"/>
<pin id="339" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_208/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_233_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_233_cast/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_209_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_209/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_shl8_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_211_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="0" index="1" bw="6" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_211/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_shl9_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_212_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="7" slack="0"/>
<pin id="373" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_212/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_213_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="2"/>
<pin id="378" dir="0" index="1" bw="11" slack="0"/>
<pin id="379" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_213/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_shl6_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="15" slack="0"/>
<pin id="383" dir="0" index="1" bw="11" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_214_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="11" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_214/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_shl7_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_215_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="15" slack="0"/>
<pin id="403" dir="0" index="1" bw="12" slack="0"/>
<pin id="404" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_215/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_216_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="1"/>
<pin id="409" dir="0" index="1" bw="15" slack="0"/>
<pin id="410" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_216/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="w_11_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="5" slack="1"/>
<pin id="415" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_11/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_241_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="15" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_241_cast/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="OP1_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="2"/>
<pin id="424" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="OP2_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_Val2_75_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_75/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_218_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="0" index="2" bw="4" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_218/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_158_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="14" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="4"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_158/9 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_208_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="14" slack="0"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_208_cast/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_Val2_76_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="1"/>
<pin id="457" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_76/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="signbit_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="0"/>
<pin id="462" dir="0" index="2" bw="5" slack="0"/>
<pin id="463" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_Val2_77_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="16" slack="0"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="0" index="3" bw="5" slack="0"/>
<pin id="472" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_77/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_159_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_159/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_219_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_219/9 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_Val2_78_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_78/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="newsignbit_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="0" index="2" bw="4" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_160_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_160/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="carry_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_162_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="16" slack="0"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="0" index="3" bw="5" slack="0"/>
<pin id="519" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_162/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_221_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="1"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_221/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="Range1_all_ones_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="1"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="Range1_all_zeros_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="541" class="1004" name="deleted_zeros_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_161_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_161/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_41_i_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="deleted_ones_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_38_i_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_not_i_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="brmerge_i_i2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i2/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_163_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_163/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="overflow_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="brmerge40_demorgan_i_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp2_demorgan_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2_demorgan/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="underflow_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="615" class="1004" name="brmerge_i_i_i_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="0" index="1" bw="1" slack="1"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/11 "/>
</bind>
</comp>

<comp id="625" class="1004" name="underflow_not_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="1"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_Val2_83_mux_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="0" index="2" bw="8" slack="2"/>
<pin id="634" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_83_mux/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Val2_s_67_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="0" index="1" bw="8" slack="0"/>
<pin id="639" dir="0" index="2" bw="8" slack="2"/>
<pin id="640" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_67/11 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sum_V_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="0" index="2" bw="8" slack="0"/>
<pin id="646" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_153_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="1"/>
<pin id="652" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_153/12 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_154_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_154/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_Val2_73_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_73/12 "/>
</bind>
</comp>

<comp id="664" class="1004" name="isneg_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="9" slack="0"/>
<pin id="667" dir="0" index="2" bw="5" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="result_V_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="1"/>
<pin id="675" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="678" class="1004" name="newsignbit_11_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="0" index="2" bw="4" slack="0"/>
<pin id="682" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_11/12 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_155_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_155/13 "/>
</bind>
</comp>

<comp id="691" class="1004" name="underflow_11_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_11/13 "/>
</bind>
</comp>

<comp id="696" class="1004" name="brmerge_i_i_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="0" index="1" bw="1" slack="1"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="700" class="1004" name="isneg_not_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="brmerge9_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/13 "/>
</bind>
</comp>

<comp id="710" class="1004" name="result_V_mux_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="0" index="2" bw="8" slack="1"/>
<pin id="714" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_result_V_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="0" index="2" bw="8" slack="1"/>
<pin id="721" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/13 "/>
</bind>
</comp>

<comp id="724" class="1004" name="result_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="0"/>
<pin id="727" dir="0" index="2" bw="8" slack="0"/>
<pin id="728" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_210_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_210/13 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_156_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_156/13 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_s_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="0" index="1" bw="7" slack="1"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/14 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/14 "/>
</bind>
</comp>

<comp id="756" class="1005" name="co_11_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="6" slack="0"/>
<pin id="758" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_11 "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_201_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="13" slack="3"/>
<pin id="763" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="tmp_201 "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_203_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="1"/>
<pin id="768" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203 "/>
</bind>
</comp>

<comp id="771" class="1005" name="bias_V_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="3"/>
<pin id="773" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_cast_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="11" slack="2"/>
<pin id="781" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_206_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="15" slack="1"/>
<pin id="786" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_206 "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_152_cast_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="15" slack="1"/>
<pin id="794" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_152_cast "/>
</bind>
</comp>

<comp id="797" class="1005" name="ShuffleConvs_1_Downs_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="14" slack="4"/>
<pin id="799" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs "/>
</bind>
</comp>

<comp id="802" class="1005" name="h_11_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="1"/>
<pin id="804" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_11 "/>
</bind>
</comp>

<comp id="810" class="1005" name="ci_5_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="6" slack="0"/>
<pin id="812" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ci_5 "/>
</bind>
</comp>

<comp id="815" class="1005" name="weight_V_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="12" slack="1"/>
<pin id="817" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_216_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="15" slack="1"/>
<pin id="822" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_216 "/>
</bind>
</comp>

<comp id="825" class="1005" name="w_11_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="1"/>
<pin id="827" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_11 "/>
</bind>
</comp>

<comp id="830" class="1005" name="shuffleunit0_2_outpu_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="14" slack="1"/>
<pin id="832" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="shuffleunit0_2_outpu "/>
</bind>
</comp>

<comp id="835" class="1005" name="weight_V_load_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="2"/>
<pin id="837" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="840" class="1005" name="shuffleunit0_2_outpu_1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="1"/>
<pin id="842" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shuffleunit0_2_outpu_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="p_Val2_75_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="1"/>
<pin id="847" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75 "/>
</bind>
</comp>

<comp id="850" class="1005" name="tmp_218_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_218 "/>
</bind>
</comp>

<comp id="855" class="1005" name="p_Val2_76_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_76 "/>
</bind>
</comp>

<comp id="860" class="1005" name="signbit_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="867" class="1005" name="p_Val2_78_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="2"/>
<pin id="869" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_78 "/>
</bind>
</comp>

<comp id="873" class="1005" name="newsignbit_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="879" class="1005" name="carry_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="886" class="1005" name="tmp_162_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="2" slack="1"/>
<pin id="888" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_162 "/>
</bind>
</comp>

<comp id="892" class="1005" name="p_38_i_i_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_163_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_163 "/>
</bind>
</comp>

<comp id="902" class="1005" name="brmerge40_demorgan_i_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="907" class="1005" name="underflow_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="912" class="1005" name="brmerge_i_i_i_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="917" class="1005" name="sum_V_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="1"/>
<pin id="919" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="922" class="1005" name="isneg_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="929" class="1005" name="result_V_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="1"/>
<pin id="931" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="935" class="1005" name="newsignbit_11_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_11 "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_210_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="7" slack="1"/>
<pin id="944" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_210 "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_156_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_156 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="130" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="130" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="130" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="130" pin="4"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="130" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="213" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="209" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="130" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="221" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="141" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="141" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="263" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="268" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="153" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="153" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="318"><net_src comp="137" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="177" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="177" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="177" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="351"><net_src comp="20" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="177" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="177" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="26" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="354" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="376" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="381" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="30" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="149" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="161" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="8" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="454" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="48" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="454" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="52" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="54" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="485"><net_src comp="42" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="454" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="54" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="467" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="477" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="60" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="480" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="62" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="454" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="64" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="48" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="64" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="66" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="68" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="531" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="524" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="60" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="531" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="531" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="541" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="60" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="60" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="577" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="559" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="566" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="60" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="587" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="72" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="625" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="630" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="636" pin="3"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="161" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="106" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="650" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="74" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="76" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="106" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="161" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="56" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="58" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="60" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="704"><net_src comp="60" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="696" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="70" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="722"><net_src comp="691" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="72" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="729"><net_src comp="705" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="710" pin="3"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="717" pin="3"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="724" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="724" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="40" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="78" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="742" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="759"><net_src comp="190" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="764"><net_src comp="229" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="769"><net_src comp="247" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="774"><net_src comp="80" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="782"><net_src comp="259" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="787"><net_src comp="288" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="795"><net_src comp="300" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="800"><net_src comp="87" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="805"><net_src comp="314" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="813"><net_src comp="326" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="818"><net_src comp="94" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="823"><net_src comp="407" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="828"><net_src comp="412" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="833"><net_src comp="110" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="838"><net_src comp="101" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="843"><net_src comp="117" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="848"><net_src comp="428" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="853"><net_src comp="434" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="858"><net_src comp="454" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="863"><net_src comp="459" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="870"><net_src comp="488" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="876"><net_src comp="494" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="882"><net_src comp="508" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="889"><net_src comp="514" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="895"><net_src comp="566" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="900"><net_src comp="582" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="905"><net_src comp="593" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="910"><net_src comp="610" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="915"><net_src comp="615" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="920"><net_src comp="642" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="925"><net_src comp="664" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="928"><net_src comp="922" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="932"><net_src comp="672" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="938"><net_src comp="678" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="941"><net_src comp="935" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="945"><net_src comp="732" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="950"><net_src comp="736" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="742" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ShuffleConvs_1_Downs | {14 }
 - Input state : 
	Port: subconv_1x1_16p_p : weight_V | {5 6 }
	Port: subconv_1x1_16p_p : bias_V | {5 12 }
	Port: subconv_1x1_16p_p : shuffleunit0_2_outpu | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		co_11 : 1
		StgValue_20 : 2
		tmp : 1
		tmp_s : 1
		p_shl2_cast : 2
		tmp_200 : 1
		p_shl3_cast1 : 2
		p_shl3_cast : 2
		tmp_201 : 3
		tmp_202 : 1
		p_shl1_cast : 2
		tmp_203 : 3
		bias_V_addr : 2
	State 3
		exitcond2 : 1
		StgValue_37 : 2
		tmp_cast : 1
		tmp_204 : 2
		p_shl4_cast : 3
		tmp_205 : 3
		p_shl5_cast : 4
		tmp_206 : 5
	State 4
		exitcond3 : 1
		StgValue_49 : 2
		tmp_152_cast : 1
		tmp_207 : 2
		tmp_232_cast : 3
		ShuffleConvs_1_Downs : 4
	State 5
		exitcond : 1
		ci_5 : 1
		StgValue_62 : 2
		tmp_157_cast : 1
		tmp_208 : 2
		tmp_233_cast : 3
		weight_V_addr : 4
		tmp_209 : 1
		p_shl8_cast : 2
		tmp_211 : 1
		p_shl9_cast : 2
		tmp_212 : 3
		tmp_213 : 4
		p_shl6_cast : 5
		tmp_214 : 5
		p_shl7_cast : 6
		tmp_215 : 7
		tmp_216 : 8
		weight_V_load : 5
	State 6
		shuffleunit0_2_outpu : 1
		shuffleunit0_2_outpu_1 : 2
	State 7
	State 8
		p_Val2_75 : 1
		tmp_218 : 2
	State 9
		tmp_208_cast : 1
		p_Val2_76 : 2
		signbit : 3
		p_Val2_77 : 3
		tmp_219 : 3
		p_Val2_78 : 4
		newsignbit : 5
		tmp_160 : 6
		carry : 6
		tmp_162 : 3
	State 10
		deleted_zeros : 1
		tmp_161 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i2 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp2_demorgan : 2
		tmp2 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 11
	State 12
		tmp_154 : 1
		p_Val2_73 : 2
		isneg : 3
		result_V : 1
		newsignbit_11 : 2
	State 13
		result_1 : 1
		tmp_210 : 2
		tmp_156 : 2
	State 14
		p_cast : 1
		StgValue_144 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         co_11_fu_190        |    0    |    23   |    11   |
|          |        tmp_203_fu_247       |    0    |    35   |    15   |
|          |        tmp_204_fu_263       |    0    |    38   |    16   |
|          |        tmp_206_fu_288       |    0    |    50   |    20   |
|          |        tmp_207_fu_304       |    0    |    50   |    20   |
|          |         h_11_fu_314         |    0    |    20   |    10   |
|          |         ci_5_fu_326         |    0    |    23   |    11   |
|          |        tmp_208_fu_336       |    0    |    44   |    18   |
|    add   |        tmp_212_fu_370       |    0    |    0    |    15   |
|          |        tmp_213_fu_376       |    0    |    0    |    15   |
|          |        tmp_215_fu_401       |    0    |    0    |    15   |
|          |        tmp_216_fu_407       |    0    |    0    |    15   |
|          |         w_11_fu_412         |    0    |    20   |    10   |
|          |       p_Val2_76_fu_454      |    0    |    53   |    21   |
|          |       p_Val2_78_fu_488      |    0    |    29   |    13   |
|          |       p_Val2_73_fu_658      |    0    |    29   |    13   |
|          |       result_V_fu_672       |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_75_fu_428      |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_541    |    0    |    0    |    2    |
|          |     deleted_ones_fu_559     |    0    |    0    |    2    |
|          |     p_Val2_83_mux_fu_630    |    0    |    0    |    8    |
|          |      p_Val2_s_67_fu_636     |    0    |    0    |    8    |
|  select  |         sum_V_fu_642        |    0    |    0    |    8    |
|          |     result_V_mux_fu_710     |    0    |    0    |    8    |
|          |      p_result_V_fu_717      |    0    |    0    |    8    |
|          |       result_1_fu_724       |    0    |    0    |    8    |
|          |          p_s_fu_742         |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_201_fu_229       |    0    |    41   |    17   |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond1_fu_184      |    0    |    0    |    3    |
|          |       exitcond2_fu_253      |    0    |    0    |    2    |
|          |       exitcond3_fu_294      |    0    |    0    |    2    |
|   icmp   |       exitcond_fu_320       |    0    |    0    |    3    |
|          |    Range1_all_ones_fu_531   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_536   |    0    |    0    |    1    |
|          |        tmp_156_fu_736       |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_160_fu_502       |    0    |    0    |    2    |
|          |        tmp_161_fu_548       |    0    |    0    |    2    |
|          |       p_not_i_i_fu_571      |    0    |    0    |    2    |
|    xor   |        tmp_163_fu_582       |    0    |    0    |    2    |
|          |         tmp2_fu_604         |    0    |    0    |    2    |
|          |        tmp_155_fu_686       |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_696     |    0    |    0    |    2    |
|          |       isneg_not_fu_700      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_508        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_554       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_566       |    0    |    0    |    2    |
|    and   |       overflow_fu_587       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_593 |    0    |    0    |    2    |
|          |       underflow_fu_610      |    0    |    0    |    2    |
|          |     underflow_11_fu_691     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i2_fu_577     |    0    |    0    |    2    |
|          |     tmp2_demorgan_fu_598    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_615    |    0    |    0    |    2    |
|          |         tmp3_fu_621         |    0    |    0    |    2    |
|          |     underflow_not_fu_625    |    0    |    0    |    2    |
|          |       brmerge9_fu_705       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_196         |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_209     |    0    |    0    |    0    |
|          |     p_shl3_cast1_fu_221     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_225     |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_243     |    0    |    0    |    0    |
|          |       tmp_cast_fu_259       |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_284     |    0    |    0    |    0    |
|   zext   |     tmp_152_cast_fu_300     |    0    |    0    |    0    |
|          |     tmp_232_cast_fu_309     |    0    |    0    |    0    |
|          |     tmp_157_cast_fu_332     |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_354     |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_366     |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_397     |    0    |    0    |    0    |
|          |     tmp_241_cast_fu_418     |    0    |    0    |    0    |
|          |        tmp_159_fu_477       |    0    |    0    |    0    |
|          |        p_cast_fu_748        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_201        |    0    |    0    |    0    |
|          |        tmp_200_fu_213       |    0    |    0    |    0    |
|          |        tmp_202_fu_235       |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_268     |    0    |    0    |    0    |
|bitconcatenate|        tmp_205_fu_276       |    0    |    0    |    0    |
|          |        tmp_209_fu_346       |    0    |    0    |    0    |
|          |        tmp_211_fu_358       |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_381     |    0    |    0    |    0    |
|          |        tmp_214_fu_389       |    0    |    0    |    0    |
|          |        tmp_158_fu_442       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_233_cast_fu_341     |    0    |    0    |    0    |
|          |         OP1_V_fu_422        |    0    |    0    |    0    |
|   sext   |         OP2_V_fu_425        |    0    |    0    |    0    |
|          |     tmp_208_cast_fu_450     |    0    |    0    |    0    |
|          |        tmp_153_fu_650       |    0    |    0    |    0    |
|          |        tmp_154_fu_654       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_218_fu_434       |    0    |    0    |    0    |
|          |        signbit_fu_459       |    0    |    0    |    0    |
|          |        tmp_219_fu_480       |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_494      |    0    |    0    |    0    |
|          |        tmp_221_fu_524       |    0    |    0    |    0    |
|          |         isneg_fu_664        |    0    |    0    |    0    |
|          |     newsignbit_11_fu_678    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_77_fu_467      |    0    |    0    |    0    |
|          |        tmp_162_fu_514       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_210_fu_732       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   484   |   447   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| ShuffleConvs_1_Downs_reg_797 |   14   |
|      bias_V_addr_reg_771     |    6   |
| brmerge40_demorgan_i_reg_902 |    1   |
|     brmerge_i_i_i_reg_912    |    1   |
|         carry_reg_879        |    1   |
|         ci_5_reg_810         |    6   |
|          ci_reg_173          |    6   |
|         co_11_reg_756        |    6   |
|          co_reg_126          |    6   |
|         h_11_reg_802         |    5   |
|           h_reg_137          |    5   |
|         isneg_reg_922        |    1   |
|     newsignbit_11_reg_935    |    1   |
|      newsignbit_reg_873      |    1   |
|       p_38_i_i_reg_892       |    1   |
|       p_Val2_75_reg_845      |   16   |
|       p_Val2_76_reg_855      |   16   |
|       p_Val2_78_reg_867      |    8   |
|       p_Val2_s_reg_161       |    8   |
|       result_V_reg_929       |    8   |
|shuffleunit0_2_outpu_1_reg_840|    8   |
| shuffleunit0_2_outpu_reg_830 |   14   |
|        signbit_reg_860       |    1   |
|         sum_V_reg_917        |    8   |
|     tmp_152_cast_reg_792     |   15   |
|        tmp_156_reg_947       |    1   |
|        tmp_162_reg_886       |    2   |
|        tmp_163_reg_897       |    1   |
|        tmp_201_reg_761       |   13   |
|        tmp_203_reg_766       |   11   |
|        tmp_206_reg_784       |   15   |
|        tmp_210_reg_942       |    7   |
|        tmp_216_reg_820       |   15   |
|        tmp_218_reg_850       |    1   |
|       tmp_cast_reg_779       |   11   |
|       underflow_reg_907      |    1   |
|         w_11_reg_825         |    5   |
|           w_reg_149          |    5   |
|     weight_V_addr_reg_815    |   12   |
|     weight_V_load_reg_835    |    8   |
+------------------------------+--------+
|             Total            |   271  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_117 |  p0  |   2  |  14  |   28   ||    9    |
|     h_reg_137     |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_149     |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_161 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   484  |   447  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   271  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   755  |   492  |
+-----------+--------+--------+--------+--------+
