// Seed: 4179147077
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_3;
  assign id_2 = 1 ? id_3 : id_3;
  logic id_4;
  logic id_5 = 1;
  assign id_2 = 1 - id_1;
  assign id_3 = 1;
  assign id_3 = 1'b0 - id_1;
endmodule
