
steer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000404c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08004158  08004158  00005158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043d0  080043d0  0000609c  2**0
                  CONTENTS
  4 .ARM          00000000  080043d0  080043d0  0000609c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080043d0  080043d0  0000609c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043d0  080043d0  000053d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080043d4  080043d4  000053d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  080043d8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006bc  2000009c  08004474  0000609c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000758  08004474  00006758  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c987  00000000  00000000  000060c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023d3  00000000  00000000  00012a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d10  00000000  00000000  00014e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a21  00000000  00000000  00015b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017be9  00000000  00000000  00016551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f15e  00000000  00000000  0002e13a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a5db  00000000  00000000  0003d298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7873  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a44  00000000  00000000  000c78b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000cb2fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004140 	.word	0x08004140

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	08004140 	.word	0x08004140

0800014c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000152:	4b0c      	ldr	r3, [pc, #48]	@ (8000184 <MX_DMA_Init+0x38>)
 8000154:	695b      	ldr	r3, [r3, #20]
 8000156:	4a0b      	ldr	r2, [pc, #44]	@ (8000184 <MX_DMA_Init+0x38>)
 8000158:	f043 0301 	orr.w	r3, r3, #1
 800015c:	6153      	str	r3, [r2, #20]
 800015e:	4b09      	ldr	r3, [pc, #36]	@ (8000184 <MX_DMA_Init+0x38>)
 8000160:	695b      	ldr	r3, [r3, #20]
 8000162:	f003 0301 	and.w	r3, r3, #1
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800016a:	2200      	movs	r2, #0
 800016c:	2100      	movs	r1, #0
 800016e:	200f      	movs	r0, #15
 8000170:	f000 ff99 	bl	80010a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000174:	200f      	movs	r0, #15
 8000176:	f000 ffb2 	bl	80010de <HAL_NVIC_EnableIRQ>

}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40021000 	.word	0x40021000

08000188 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b088      	sub	sp, #32
 800018c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800018e:	f107 0310 	add.w	r3, r7, #16
 8000192:	2200      	movs	r2, #0
 8000194:	601a      	str	r2, [r3, #0]
 8000196:	605a      	str	r2, [r3, #4]
 8000198:	609a      	str	r2, [r3, #8]
 800019a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800019c:	4b2c      	ldr	r3, [pc, #176]	@ (8000250 <MX_GPIO_Init+0xc8>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	4a2b      	ldr	r2, [pc, #172]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001a2:	f043 0310 	orr.w	r3, r3, #16
 80001a6:	6193      	str	r3, [r2, #24]
 80001a8:	4b29      	ldr	r3, [pc, #164]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	f003 0310 	and.w	r3, r3, #16
 80001b0:	60fb      	str	r3, [r7, #12]
 80001b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80001b4:	4b26      	ldr	r3, [pc, #152]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	4a25      	ldr	r2, [pc, #148]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001ba:	f043 0320 	orr.w	r3, r3, #32
 80001be:	6193      	str	r3, [r2, #24]
 80001c0:	4b23      	ldr	r3, [pc, #140]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001c2:	699b      	ldr	r3, [r3, #24]
 80001c4:	f003 0320 	and.w	r3, r3, #32
 80001c8:	60bb      	str	r3, [r7, #8]
 80001ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001cc:	4b20      	ldr	r3, [pc, #128]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001ce:	699b      	ldr	r3, [r3, #24]
 80001d0:	4a1f      	ldr	r2, [pc, #124]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001d2:	f043 0304 	orr.w	r3, r3, #4
 80001d6:	6193      	str	r3, [r2, #24]
 80001d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001da:	699b      	ldr	r3, [r3, #24]
 80001dc:	f003 0304 	and.w	r3, r3, #4
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001e6:	699b      	ldr	r3, [r3, #24]
 80001e8:	4a19      	ldr	r2, [pc, #100]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001ea:	f043 0308 	orr.w	r3, r3, #8
 80001ee:	6193      	str	r3, [r2, #24]
 80001f0:	4b17      	ldr	r3, [pc, #92]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001f2:	699b      	ldr	r3, [r3, #24]
 80001f4:	f003 0308 	and.w	r3, r3, #8
 80001f8:	603b      	str	r3, [r7, #0]
 80001fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 80001fc:	2200      	movs	r2, #0
 80001fe:	2102      	movs	r1, #2
 8000200:	4814      	ldr	r0, [pc, #80]	@ (8000254 <MX_GPIO_Init+0xcc>)
 8000202:	f001 fbad 	bl	8001960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 8000206:	2200      	movs	r2, #0
 8000208:	2110      	movs	r1, #16
 800020a:	4813      	ldr	r0, [pc, #76]	@ (8000258 <MX_GPIO_Init+0xd0>)
 800020c:	f001 fba8 	bl	8001960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIR1_Pin */
  GPIO_InitStruct.Pin = DIR1_Pin;
 8000210:	2302      	movs	r3, #2
 8000212:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000214:	2301      	movs	r3, #1
 8000216:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000218:	2300      	movs	r3, #0
 800021a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800021c:	2302      	movs	r3, #2
 800021e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 8000220:	f107 0310 	add.w	r3, r7, #16
 8000224:	4619      	mov	r1, r3
 8000226:	480b      	ldr	r0, [pc, #44]	@ (8000254 <MX_GPIO_Init+0xcc>)
 8000228:	f001 fa16 	bl	8001658 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR2_Pin */
  GPIO_InitStruct.Pin = DIR2_Pin;
 800022c:	2310      	movs	r3, #16
 800022e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000230:	2301      	movs	r3, #1
 8000232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000234:	2300      	movs	r3, #0
 8000236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000238:	2302      	movs	r3, #2
 800023a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR2_GPIO_Port, &GPIO_InitStruct);
 800023c:	f107 0310 	add.w	r3, r7, #16
 8000240:	4619      	mov	r1, r3
 8000242:	4805      	ldr	r0, [pc, #20]	@ (8000258 <MX_GPIO_Init+0xd0>)
 8000244:	f001 fa08 	bl	8001658 <HAL_GPIO_Init>

}
 8000248:	bf00      	nop
 800024a:	3720      	adds	r7, #32
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	40021000 	.word	0x40021000
 8000254:	40010800 	.word	0x40010800
 8000258:	40010c00 	.word	0x40010c00

0800025c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b08e      	sub	sp, #56	@ 0x38
 8000260:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000262:	f000 fdc3 	bl	8000dec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000266:	f000 f82a 	bl	80002be <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800026a:	f7ff ff8d 	bl	8000188 <MX_GPIO_Init>
  MX_DMA_Init();
 800026e:	f7ff ff6d 	bl	800014c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000272:	f000 fbfd 	bl	8000a70 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000276:	f000 fadd 	bl	8000834 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800027a:	f000 fc33 	bl	8000ae4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800027e:	f000 fc5b 	bl	8000b38 <MX_USART3_UART_Init>
//  HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer, 1);
//  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE); // 使能空闲中断
//  HAL_UART_Receive_DMA(&huart1, RxBuf1, RX_MAX_BUF); // 启动DMA接收
  /* USER CODE END WHILE */
  //TestAccuracy(1,50);
  xlSeriesStart();
 8000282:	f000 f861 	bl	8000348 <xlSeriesStart>
  uint8_t tested_id = 1;
 8000286:	2301      	movs	r3, #1
 8000288:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  char *token;
char tx_buffer[50];
uint8_t id;
uint16_t position;
//  xlSeriesTorque(2, 0x01, XL320Torque);
  xl320SendPosition(tested_id, 500);
 800028c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000290:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000294:	4618      	mov	r0, r3
 8000296:	f000 f94f 	bl	8000538 <xl320SendPosition>
  HAL_Delay(1000);
 800029a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800029e:	f000 fe07 	bl	8000eb0 <HAL_Delay>
//  xl320CheckMovingStatus(tested_id);
//  ReadPositionAndSendToPC(tested_id);
  xlSeriesLed(tested_id, LED_GREEN, XL320Led);
 80002a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80002a6:	2219      	movs	r2, #25
 80002a8:	2102      	movs	r1, #2
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 f8e0 	bl	8000470 <xlSeriesLed>
  HAL_Delay(100);
 80002b0:	2064      	movs	r0, #100	@ 0x64
 80002b2:	f000 fdfd 	bl	8000eb0 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uart_protocol_decode();
 80002b6:	f000 fbc3 	bl	8000a40 <uart_protocol_decode>
  {
 80002ba:	bf00      	nop
 80002bc:	e7fb      	b.n	80002b6 <main+0x5a>

080002be <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002be:	b580      	push	{r7, lr}
 80002c0:	b090      	sub	sp, #64	@ 0x40
 80002c2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c4:	f107 0318 	add.w	r3, r7, #24
 80002c8:	2228      	movs	r2, #40	@ 0x28
 80002ca:	2100      	movs	r1, #0
 80002cc:	4618      	mov	r0, r3
 80002ce:	f003 faa9 	bl	8003824 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	2200      	movs	r2, #0
 80002d6:	601a      	str	r2, [r3, #0]
 80002d8:	605a      	str	r2, [r3, #4]
 80002da:	609a      	str	r2, [r3, #8]
 80002dc:	60da      	str	r2, [r3, #12]
 80002de:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002e0:	2301      	movs	r3, #1
 80002e2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002e8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002ea:	2300      	movs	r3, #0
 80002ec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ee:	2301      	movs	r3, #1
 80002f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002f2:	2302      	movs	r3, #2
 80002f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002fc:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000300:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000302:	f107 0318 	add.w	r3, r7, #24
 8000306:	4618      	mov	r0, r3
 8000308:	f001 fb42 	bl	8001990 <HAL_RCC_OscConfig>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000312:	f000 f97d 	bl	8000610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000316:	230f      	movs	r3, #15
 8000318:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800031a:	2302      	movs	r3, #2
 800031c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800031e:	2300      	movs	r3, #0
 8000320:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000322:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000326:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000328:	2300      	movs	r3, #0
 800032a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800032c:	1d3b      	adds	r3, r7, #4
 800032e:	2102      	movs	r1, #2
 8000330:	4618      	mov	r0, r3
 8000332:	f001 fdaf 	bl	8001e94 <HAL_RCC_ClockConfig>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800033c:	f000 f968 	bl	8000610 <Error_Handler>
  }
}
 8000340:	bf00      	nop
 8000342:	3740      	adds	r7, #64	@ 0x40
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}

08000348 <xlSeriesStart>:
/**
  * @brief  初始化舵机系统
  * @retval None
  */
void xlSeriesStart(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
    // 初始化LED和扭矩

    for(uint8_t id=1; id <= 9;id++){
 800034e:	2301      	movs	r3, #1
 8000350:	71fb      	strb	r3, [r7, #7]
 8000352:	e01b      	b.n	800038c <xlSeriesStart+0x44>
    	xlSeriesControlMode(id, 2);
 8000354:	79fb      	ldrb	r3, [r7, #7]
 8000356:	2102      	movs	r1, #2
 8000358:	4618      	mov	r0, r3
 800035a:	f000 f8bd 	bl	80004d8 <xlSeriesControlMode>
    	HAL_Delay(100);
 800035e:	2064      	movs	r0, #100	@ 0x64
 8000360:	f000 fda6 	bl	8000eb0 <HAL_Delay>
    	xl320SendMovingSpeed(id, 30);
 8000364:	79fb      	ldrb	r3, [r7, #7]
 8000366:	211e      	movs	r1, #30
 8000368:	4618      	mov	r0, r3
 800036a:	f000 f91b 	bl	80005a4 <xl320SendMovingSpeed>
    	HAL_Delay(100);
 800036e:	2064      	movs	r0, #100	@ 0x64
 8000370:	f000 fd9e 	bl	8000eb0 <HAL_Delay>
    	xlSeriesLed(id, LED_PURPLE, XL320Led);
 8000374:	79fb      	ldrb	r3, [r7, #7]
 8000376:	2219      	movs	r2, #25
 8000378:	2105      	movs	r1, #5
 800037a:	4618      	mov	r0, r3
 800037c:	f000 f878 	bl	8000470 <xlSeriesLed>
    	HAL_Delay(200);
 8000380:	20c8      	movs	r0, #200	@ 0xc8
 8000382:	f000 fd95 	bl	8000eb0 <HAL_Delay>
    for(uint8_t id=1; id <= 9;id++){
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	3301      	adds	r3, #1
 800038a:	71fb      	strb	r3, [r7, #7]
 800038c:	79fb      	ldrb	r3, [r7, #7]
 800038e:	2b09      	cmp	r3, #9
 8000390:	d9e0      	bls.n	8000354 <xlSeriesStart+0xc>
    }

}
 8000392:	bf00      	nop
 8000394:	bf00      	nop
 8000396:	3708      	adds	r7, #8
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}

0800039c <xlSeriesSetDirection>:
  * @brief  设置通信方向
  * @param  tx_mode: 1=发送模式, 0=接收模式
  * @retval None
  */
void xlSeriesSetDirection(uint8_t tx_mode)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	4603      	mov	r3, r0
 80003a4:	71fb      	strb	r3, [r7, #7]
    if (tx_mode) {
 80003a6:	79fb      	ldrb	r3, [r7, #7]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d005      	beq.n	80003b8 <xlSeriesSetDirection+0x1c>
        HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_SET);
 80003ac:	2201      	movs	r2, #1
 80003ae:	2102      	movs	r1, #2
 80003b0:	4806      	ldr	r0, [pc, #24]	@ (80003cc <xlSeriesSetDirection+0x30>)
 80003b2:	f001 fad5 	bl	8001960 <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
    }
}
 80003b6:	e004      	b.n	80003c2 <xlSeriesSetDirection+0x26>
        HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 80003b8:	2200      	movs	r2, #0
 80003ba:	2102      	movs	r1, #2
 80003bc:	4803      	ldr	r0, [pc, #12]	@ (80003cc <xlSeriesSetDirection+0x30>)
 80003be:	f001 facf 	bl	8001960 <HAL_GPIO_WritePin>
}
 80003c2:	bf00      	nop
 80003c4:	3708      	adds	r7, #8
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	40010800 	.word	0x40010800

080003d0 <xlSeriesSendFrame>:
  * @param  frame: 数据帧指针
  * @param  length: 数据长度
  * @retval None
  */
void xlSeriesSendFrame(UART_HandleTypeDef *huart, uint8_t *frame, uint16_t length)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b084      	sub	sp, #16
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	60f8      	str	r0, [r7, #12]
 80003d8:	60b9      	str	r1, [r7, #8]
 80003da:	4613      	mov	r3, r2
 80003dc:	80fb      	strh	r3, [r7, #6]
    xlSeriesSetDirection(1); // 设置为发送模式
 80003de:	2001      	movs	r0, #1
 80003e0:	f7ff ffdc 	bl	800039c <xlSeriesSetDirection>

    HAL_UART_Transmit(huart, frame, length, 100);
 80003e4:	88fa      	ldrh	r2, [r7, #6]
 80003e6:	2364      	movs	r3, #100	@ 0x64
 80003e8:	68b9      	ldr	r1, [r7, #8]
 80003ea:	68f8      	ldr	r0, [r7, #12]
 80003ec:	f002 f9a8 	bl	8002740 <HAL_UART_Transmit>

    // 等待发送完成
    while (HAL_UART_GetState(huart) != HAL_UART_STATE_READY);
 80003f0:	bf00      	nop
 80003f2:	68f8      	ldr	r0, [r7, #12]
 80003f4:	f002 fd95 	bl	8002f22 <HAL_UART_GetState>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b20      	cmp	r3, #32
 80003fc:	d1f9      	bne.n	80003f2 <xlSeriesSendFrame+0x22>

    xlSeriesSetDirection(0); // 切换回接收模式
 80003fe:	2000      	movs	r0, #0
 8000400:	f7ff ffcc 	bl	800039c <xlSeriesSetDirection>
}
 8000404:	bf00      	nop
 8000406:	3710      	adds	r7, #16
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}

0800040c <updateCRC>:
  * @param  data_blk_ptr: 数据指针
  * @param  data_blk_size: 数据长度
  * @retval 计算后的CRC值
  */
uint16_t updateCRC(uint16_t crc_accum, uint8_t *data_blk_ptr, uint16_t data_blk_size)
{
 800040c:	b480      	push	{r7}
 800040e:	b085      	sub	sp, #20
 8000410:	af00      	add	r7, sp, #0
 8000412:	4603      	mov	r3, r0
 8000414:	6039      	str	r1, [r7, #0]
 8000416:	80fb      	strh	r3, [r7, #6]
 8000418:	4613      	mov	r3, r2
 800041a:	80bb      	strh	r3, [r7, #4]
	    0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264,
	    0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E,
	    0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208,
	    0x820D, 0x8207, 0x0202 };

	  for (j = 0; j < data_blk_size; j++)
 800041c:	2300      	movs	r3, #0
 800041e:	81fb      	strh	r3, [r7, #14]
 8000420:	e019      	b.n	8000456 <updateCRC+0x4a>
	  {
	    i = ((uint16_t)(crc_accum >> 8) ^ *data_blk_ptr++) & 0xFF;
 8000422:	88fb      	ldrh	r3, [r7, #6]
 8000424:	0a1b      	lsrs	r3, r3, #8
 8000426:	b29a      	uxth	r2, r3
 8000428:	683b      	ldr	r3, [r7, #0]
 800042a:	1c59      	adds	r1, r3, #1
 800042c:	6039      	str	r1, [r7, #0]
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	4053      	eors	r3, r2
 8000432:	b29b      	uxth	r3, r3
 8000434:	b2db      	uxtb	r3, r3
 8000436:	81bb      	strh	r3, [r7, #12]
	    crc_accum = (crc_accum << 8) ^ crc_table[i];
 8000438:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800043c:	021b      	lsls	r3, r3, #8
 800043e:	b21a      	sxth	r2, r3
 8000440:	89bb      	ldrh	r3, [r7, #12]
 8000442:	490a      	ldr	r1, [pc, #40]	@ (800046c <updateCRC+0x60>)
 8000444:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000448:	b21b      	sxth	r3, r3
 800044a:	4053      	eors	r3, r2
 800044c:	b21b      	sxth	r3, r3
 800044e:	80fb      	strh	r3, [r7, #6]
	  for (j = 0; j < data_blk_size; j++)
 8000450:	89fb      	ldrh	r3, [r7, #14]
 8000452:	3301      	adds	r3, #1
 8000454:	81fb      	strh	r3, [r7, #14]
 8000456:	89fa      	ldrh	r2, [r7, #14]
 8000458:	88bb      	ldrh	r3, [r7, #4]
 800045a:	429a      	cmp	r2, r3
 800045c:	d3e1      	bcc.n	8000422 <updateCRC+0x16>
	  }

	  return crc_accum;
 800045e:	88fb      	ldrh	r3, [r7, #6]
}
 8000460:	4618      	mov	r0, r3
 8000462:	3714      	adds	r7, #20
 8000464:	46bd      	mov	sp, r7
 8000466:	bc80      	pop	{r7}
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop
 800046c:	08004170 	.word	0x08004170

08000470 <xlSeriesLed>:
  * @param  on: LED状态
  * @param  address: LED地址
  * @retval None
  */
void xlSeriesLed(uint8_t id, uint8_t on, uint8_t address)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b084      	sub	sp, #16
 8000474:	af00      	add	r7, sp, #0
 8000476:	4603      	mov	r3, r0
 8000478:	71fb      	strb	r3, [r7, #7]
 800047a:	460b      	mov	r3, r1
 800047c:	71bb      	strb	r3, [r7, #6]
 800047e:	4613      	mov	r3, r2
 8000480:	717b      	strb	r3, [r7, #5]
    uint16_t crc;

    ledFrame[4] = id;
 8000482:	4a13      	ldr	r2, [pc, #76]	@ (80004d0 <xlSeriesLed+0x60>)
 8000484:	79fb      	ldrb	r3, [r7, #7]
 8000486:	7113      	strb	r3, [r2, #4]
    ledFrame[8] = address;
 8000488:	4a11      	ldr	r2, [pc, #68]	@ (80004d0 <xlSeriesLed+0x60>)
 800048a:	797b      	ldrb	r3, [r7, #5]
 800048c:	7213      	strb	r3, [r2, #8]
    ledFrame[10] = on;
 800048e:	4a10      	ldr	r2, [pc, #64]	@ (80004d0 <xlSeriesLed+0x60>)
 8000490:	79bb      	ldrb	r3, [r7, #6]
 8000492:	7293      	strb	r3, [r2, #10]

    crc = updateCRC(0, ledFrame, 11);
 8000494:	220b      	movs	r2, #11
 8000496:	490e      	ldr	r1, [pc, #56]	@ (80004d0 <xlSeriesLed+0x60>)
 8000498:	2000      	movs	r0, #0
 800049a:	f7ff ffb7 	bl	800040c <updateCRC>
 800049e:	4603      	mov	r3, r0
 80004a0:	81fb      	strh	r3, [r7, #14]
    ledFrame[11] = (uint8_t)(crc & 0xff);
 80004a2:	89fb      	ldrh	r3, [r7, #14]
 80004a4:	b2da      	uxtb	r2, r3
 80004a6:	4b0a      	ldr	r3, [pc, #40]	@ (80004d0 <xlSeriesLed+0x60>)
 80004a8:	72da      	strb	r2, [r3, #11]
    ledFrame[12] = (uint8_t)((crc >> 8) & 0xff);
 80004aa:	89fb      	ldrh	r3, [r7, #14]
 80004ac:	0a1b      	lsrs	r3, r3, #8
 80004ae:	b29b      	uxth	r3, r3
 80004b0:	b2da      	uxtb	r2, r3
 80004b2:	4b07      	ldr	r3, [pc, #28]	@ (80004d0 <xlSeriesLed+0x60>)
 80004b4:	731a      	strb	r2, [r3, #12]

    xlSeriesSendFrame(&huart2, ledFrame, 13);
 80004b6:	220d      	movs	r2, #13
 80004b8:	4905      	ldr	r1, [pc, #20]	@ (80004d0 <xlSeriesLed+0x60>)
 80004ba:	4806      	ldr	r0, [pc, #24]	@ (80004d4 <xlSeriesLed+0x64>)
 80004bc:	f7ff ff88 	bl	80003d0 <xlSeriesSendFrame>
    HAL_Delay(1);
 80004c0:	2001      	movs	r0, #1
 80004c2:	f000 fcf5 	bl	8000eb0 <HAL_Delay>
}
 80004c6:	bf00      	nop
 80004c8:	3710      	adds	r7, #16
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	20000000 	.word	0x20000000
 80004d4:	20000538 	.word	0x20000538

080004d8 <xlSeriesControlMode>:
  * @param  id: 舵机ID
  * @param  mode: 控制模式：1、滚动模式 2、关节模式
  * @retval None
  */
void xlSeriesControlMode(uint8_t id, uint8_t mode)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b084      	sub	sp, #16
 80004dc:	af00      	add	r7, sp, #0
 80004de:	4603      	mov	r3, r0
 80004e0:	460a      	mov	r2, r1
 80004e2:	71fb      	strb	r3, [r7, #7]
 80004e4:	4613      	mov	r3, r2
 80004e6:	71bb      	strb	r3, [r7, #6]
    uint16_t crc;

    ctrlModeFrame[4] = id;
 80004e8:	4a11      	ldr	r2, [pc, #68]	@ (8000530 <xlSeriesControlMode+0x58>)
 80004ea:	79fb      	ldrb	r3, [r7, #7]
 80004ec:	7113      	strb	r3, [r2, #4]
    ctrlModeFrame[10] = mode;
 80004ee:	4a10      	ldr	r2, [pc, #64]	@ (8000530 <xlSeriesControlMode+0x58>)
 80004f0:	79bb      	ldrb	r3, [r7, #6]
 80004f2:	7293      	strb	r3, [r2, #10]

    crc = updateCRC(0, ctrlModeFrame, 11);
 80004f4:	220b      	movs	r2, #11
 80004f6:	490e      	ldr	r1, [pc, #56]	@ (8000530 <xlSeriesControlMode+0x58>)
 80004f8:	2000      	movs	r0, #0
 80004fa:	f7ff ff87 	bl	800040c <updateCRC>
 80004fe:	4603      	mov	r3, r0
 8000500:	81fb      	strh	r3, [r7, #14]
    ctrlModeFrame[11] = (uint8_t)(crc & 0xff);
 8000502:	89fb      	ldrh	r3, [r7, #14]
 8000504:	b2da      	uxtb	r2, r3
 8000506:	4b0a      	ldr	r3, [pc, #40]	@ (8000530 <xlSeriesControlMode+0x58>)
 8000508:	72da      	strb	r2, [r3, #11]
    ctrlModeFrame[12] = (uint8_t)((crc >> 8) & 0xff);
 800050a:	89fb      	ldrh	r3, [r7, #14]
 800050c:	0a1b      	lsrs	r3, r3, #8
 800050e:	b29b      	uxth	r3, r3
 8000510:	b2da      	uxtb	r2, r3
 8000512:	4b07      	ldr	r3, [pc, #28]	@ (8000530 <xlSeriesControlMode+0x58>)
 8000514:	731a      	strb	r2, [r3, #12]

    xlSeriesSendFrame(&huart2, ctrlModeFrame, 13);
 8000516:	220d      	movs	r2, #13
 8000518:	4905      	ldr	r1, [pc, #20]	@ (8000530 <xlSeriesControlMode+0x58>)
 800051a:	4806      	ldr	r0, [pc, #24]	@ (8000534 <xlSeriesControlMode+0x5c>)
 800051c:	f7ff ff58 	bl	80003d0 <xlSeriesSendFrame>
    HAL_Delay(1);
 8000520:	2001      	movs	r0, #1
 8000522:	f000 fcc5 	bl	8000eb0 <HAL_Delay>
}
 8000526:	bf00      	nop
 8000528:	3710      	adds	r7, #16
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	20000010 	.word	0x20000010
 8000534:	20000538 	.word	0x20000538

08000538 <xl320SendPosition>:
  * @param  id: 舵机ID
  * @param  position: 目标位置
  * @retval None
  */
void xl320SendPosition(uint8_t id, uint16_t position)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b084      	sub	sp, #16
 800053c:	af00      	add	r7, sp, #0
 800053e:	4603      	mov	r3, r0
 8000540:	460a      	mov	r2, r1
 8000542:	71fb      	strb	r3, [r7, #7]
 8000544:	4613      	mov	r3, r2
 8000546:	80bb      	strh	r3, [r7, #4]
    uint16_t crc;

    xl320PFrame[4] = id;
 8000548:	4a14      	ldr	r2, [pc, #80]	@ (800059c <xl320SendPosition+0x64>)
 800054a:	79fb      	ldrb	r3, [r7, #7]
 800054c:	7113      	strb	r3, [r2, #4]
    xl320PFrame[10] = (uint8_t)(position & 0xFF);
 800054e:	88bb      	ldrh	r3, [r7, #4]
 8000550:	b2da      	uxtb	r2, r3
 8000552:	4b12      	ldr	r3, [pc, #72]	@ (800059c <xl320SendPosition+0x64>)
 8000554:	729a      	strb	r2, [r3, #10]
    xl320PFrame[11] = (uint8_t)((position >> 8) & 0xFF);
 8000556:	88bb      	ldrh	r3, [r7, #4]
 8000558:	0a1b      	lsrs	r3, r3, #8
 800055a:	b29b      	uxth	r3, r3
 800055c:	b2da      	uxtb	r2, r3
 800055e:	4b0f      	ldr	r3, [pc, #60]	@ (800059c <xl320SendPosition+0x64>)
 8000560:	72da      	strb	r2, [r3, #11]

    crc = updateCRC(0, xl320PFrame, 12);
 8000562:	220c      	movs	r2, #12
 8000564:	490d      	ldr	r1, [pc, #52]	@ (800059c <xl320SendPosition+0x64>)
 8000566:	2000      	movs	r0, #0
 8000568:	f7ff ff50 	bl	800040c <updateCRC>
 800056c:	4603      	mov	r3, r0
 800056e:	81fb      	strh	r3, [r7, #14]
    xl320PFrame[12] = (uint8_t)(crc & 0xff);
 8000570:	89fb      	ldrh	r3, [r7, #14]
 8000572:	b2da      	uxtb	r2, r3
 8000574:	4b09      	ldr	r3, [pc, #36]	@ (800059c <xl320SendPosition+0x64>)
 8000576:	731a      	strb	r2, [r3, #12]
    xl320PFrame[13] = (uint8_t)((crc >> 8) & 0xff);
 8000578:	89fb      	ldrh	r3, [r7, #14]
 800057a:	0a1b      	lsrs	r3, r3, #8
 800057c:	b29b      	uxth	r3, r3
 800057e:	b2da      	uxtb	r2, r3
 8000580:	4b06      	ldr	r3, [pc, #24]	@ (800059c <xl320SendPosition+0x64>)
 8000582:	735a      	strb	r2, [r3, #13]

    xlSeriesSendFrame(&huart2, xl320PFrame, 14);
 8000584:	220e      	movs	r2, #14
 8000586:	4905      	ldr	r1, [pc, #20]	@ (800059c <xl320SendPosition+0x64>)
 8000588:	4805      	ldr	r0, [pc, #20]	@ (80005a0 <xl320SendPosition+0x68>)
 800058a:	f7ff ff21 	bl	80003d0 <xlSeriesSendFrame>
    HAL_Delay(1);
 800058e:	2001      	movs	r0, #1
 8000590:	f000 fc8e 	bl	8000eb0 <HAL_Delay>
}
 8000594:	bf00      	nop
 8000596:	3710      	adds	r7, #16
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20000020 	.word	0x20000020
 80005a0:	20000538 	.word	0x20000538

080005a4 <xl320SendMovingSpeed>:
  * @param  id: 舵机ID
  * @param  movingSpeed: 目标位置
  * @retval None
  */
void xl320SendMovingSpeed(uint8_t id, uint16_t movingSpeed)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	460a      	mov	r2, r1
 80005ae:	71fb      	strb	r3, [r7, #7]
 80005b0:	4613      	mov	r3, r2
 80005b2:	80bb      	strh	r3, [r7, #4]
    uint16_t crc;

    xl320MSFrame[4] = id;
 80005b4:	4a14      	ldr	r2, [pc, #80]	@ (8000608 <xl320SendMovingSpeed+0x64>)
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	7113      	strb	r3, [r2, #4]
    xl320MSFrame[10] = (uint8_t)(movingSpeed & 0xFF);
 80005ba:	88bb      	ldrh	r3, [r7, #4]
 80005bc:	b2da      	uxtb	r2, r3
 80005be:	4b12      	ldr	r3, [pc, #72]	@ (8000608 <xl320SendMovingSpeed+0x64>)
 80005c0:	729a      	strb	r2, [r3, #10]
    xl320MSFrame[11] = (uint8_t)((movingSpeed >> 8) & 0xFF);
 80005c2:	88bb      	ldrh	r3, [r7, #4]
 80005c4:	0a1b      	lsrs	r3, r3, #8
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	b2da      	uxtb	r2, r3
 80005ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000608 <xl320SendMovingSpeed+0x64>)
 80005cc:	72da      	strb	r2, [r3, #11]

    crc = updateCRC(0, xl320MSFrame, 12);
 80005ce:	220c      	movs	r2, #12
 80005d0:	490d      	ldr	r1, [pc, #52]	@ (8000608 <xl320SendMovingSpeed+0x64>)
 80005d2:	2000      	movs	r0, #0
 80005d4:	f7ff ff1a 	bl	800040c <updateCRC>
 80005d8:	4603      	mov	r3, r0
 80005da:	81fb      	strh	r3, [r7, #14]
    xl320MSFrame[12] = (uint8_t)(crc & 0xff);
 80005dc:	89fb      	ldrh	r3, [r7, #14]
 80005de:	b2da      	uxtb	r2, r3
 80005e0:	4b09      	ldr	r3, [pc, #36]	@ (8000608 <xl320SendMovingSpeed+0x64>)
 80005e2:	731a      	strb	r2, [r3, #12]
    xl320MSFrame[13] = (uint8_t)((crc >> 8) & 0xff);
 80005e4:	89fb      	ldrh	r3, [r7, #14]
 80005e6:	0a1b      	lsrs	r3, r3, #8
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	b2da      	uxtb	r2, r3
 80005ec:	4b06      	ldr	r3, [pc, #24]	@ (8000608 <xl320SendMovingSpeed+0x64>)
 80005ee:	735a      	strb	r2, [r3, #13]

    xlSeriesSendFrame(&huart2, xl320MSFrame, 14);
 80005f0:	220e      	movs	r2, #14
 80005f2:	4905      	ldr	r1, [pc, #20]	@ (8000608 <xl320SendMovingSpeed+0x64>)
 80005f4:	4805      	ldr	r0, [pc, #20]	@ (800060c <xl320SendMovingSpeed+0x68>)
 80005f6:	f7ff feeb 	bl	80003d0 <xlSeriesSendFrame>
    HAL_Delay(1);
 80005fa:	2001      	movs	r0, #1
 80005fc:	f000 fc58 	bl	8000eb0 <HAL_Delay>
}
 8000600:	bf00      	nop
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000030 	.word	0x20000030
 800060c:	20000538 	.word	0x20000538

08000610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000614:	b672      	cpsid	i
}
 8000616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000618:	bf00      	nop
 800061a:	e7fd      	b.n	8000618 <Error_Handler+0x8>

0800061c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800061c:	b480      	push	{r7}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000622:	4b15      	ldr	r3, [pc, #84]	@ (8000678 <HAL_MspInit+0x5c>)
 8000624:	699b      	ldr	r3, [r3, #24]
 8000626:	4a14      	ldr	r2, [pc, #80]	@ (8000678 <HAL_MspInit+0x5c>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6193      	str	r3, [r2, #24]
 800062e:	4b12      	ldr	r3, [pc, #72]	@ (8000678 <HAL_MspInit+0x5c>)
 8000630:	699b      	ldr	r3, [r3, #24]
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	60bb      	str	r3, [r7, #8]
 8000638:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800063a:	4b0f      	ldr	r3, [pc, #60]	@ (8000678 <HAL_MspInit+0x5c>)
 800063c:	69db      	ldr	r3, [r3, #28]
 800063e:	4a0e      	ldr	r2, [pc, #56]	@ (8000678 <HAL_MspInit+0x5c>)
 8000640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000644:	61d3      	str	r3, [r2, #28]
 8000646:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <HAL_MspInit+0x5c>)
 8000648:	69db      	ldr	r3, [r3, #28]
 800064a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000652:	4b0a      	ldr	r3, [pc, #40]	@ (800067c <HAL_MspInit+0x60>)
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	60fb      	str	r3, [r7, #12]
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	4a04      	ldr	r2, [pc, #16]	@ (800067c <HAL_MspInit+0x60>)
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066e:	bf00      	nop
 8000670:	3714      	adds	r7, #20
 8000672:	46bd      	mov	sp, r7
 8000674:	bc80      	pop	{r7}
 8000676:	4770      	bx	lr
 8000678:	40021000 	.word	0x40021000
 800067c:	40010000 	.word	0x40010000

08000680 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000684:	bf00      	nop
 8000686:	e7fd      	b.n	8000684 <NMI_Handler+0x4>

08000688 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800068c:	bf00      	nop
 800068e:	e7fd      	b.n	800068c <HardFault_Handler+0x4>

08000690 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <MemManage_Handler+0x4>

08000698 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800069c:	bf00      	nop
 800069e:	e7fd      	b.n	800069c <BusFault_Handler+0x4>

080006a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006a4:	bf00      	nop
 80006a6:	e7fd      	b.n	80006a4 <UsageFault_Handler+0x4>

080006a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006ac:	bf00      	nop
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bc80      	pop	{r7}
 80006b2:	4770      	bx	lr

080006b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr

080006c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr

080006cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006d0:	f000 fbd2 	bl	8000e78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80006dc:	4802      	ldr	r0, [pc, #8]	@ (80006e8 <DMA1_Channel5_IRQHandler+0x10>)
 80006de:	f000 fe87 	bl	80013f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	200005c8 	.word	0x200005c8

080006ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08a      	sub	sp, #40	@ 0x28
 80006f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)==SET)
 80006f2:	4b23      	ldr	r3, [pc, #140]	@ (8000780 <USART1_IRQHandler+0x94>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f003 0310 	and.w	r3, r3, #16
 80006fc:	2b10      	cmp	r3, #16
 80006fe:	d137      	bne.n	8000770 <USART1_IRQHandler+0x84>
		{
			__HAL_UART_CLEAR_IDLEFLAG(&huart1);                 // 清除空闲中断标志
 8000700:	2300      	movs	r3, #0
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	4b1e      	ldr	r3, [pc, #120]	@ (8000780 <USART1_IRQHandler+0x94>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	4b1c      	ldr	r3, [pc, #112]	@ (8000780 <USART1_IRQHandler+0x94>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	685b      	ldr	r3, [r3, #4]
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
			HAL_UART_DMAStop(&huart1);                          // 停止DMA传输
 8000716:	481a      	ldr	r0, [pc, #104]	@ (8000780 <USART1_IRQHandler+0x94>)
 8000718:	f002 f8c2 	bl	80028a0 <HAL_UART_DMAStop>
			rx1_num = RX_MAX_BUF - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 800071c:	4b19      	ldr	r3, [pc, #100]	@ (8000784 <USART1_IRQHandler+0x98>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	b29b      	uxth	r3, r3
 8000724:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8000728:	b29a      	uxth	r2, r3
 800072a:	4b17      	ldr	r3, [pc, #92]	@ (8000788 <USART1_IRQHandler+0x9c>)
 800072c:	801a      	strh	r2, [r3, #0]
			char header[30];
			uint8_t len = sprintf(header, "\r\n[DMA Recv %d Bytes]: ", sizeof(RxBuf1));
 800072e:	f107 0308 	add.w	r3, r7, #8
 8000732:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000736:	4915      	ldr	r1, [pc, #84]	@ (800078c <USART1_IRQHandler+0xa0>)
 8000738:	4618      	mov	r0, r3
 800073a:	f003 f851 	bl	80037e0 <siprintf>
 800073e:	4603      	mov	r3, r0
 8000740:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			// 发送头部信息 (阻塞式发送即可，测试用)
			HAL_UART_Transmit(&huart1, (uint8_t*)header, len, 100);
 8000744:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000748:	b29a      	uxth	r2, r3
 800074a:	f107 0108 	add.w	r1, r7, #8
 800074e:	2364      	movs	r3, #100	@ 0x64
 8000750:	480b      	ldr	r0, [pc, #44]	@ (8000780 <USART1_IRQHandler+0x94>)
 8000752:	f001 fff5 	bl	8002740 <HAL_UART_Transmit>

			// 2. 发送刚才 DMA 接收到的实际数据
			HAL_UART_Transmit(&huart1, RxBuf1, sizeof(RxBuf1), 100);
 8000756:	2364      	movs	r3, #100	@ 0x64
 8000758:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800075c:	490c      	ldr	r1, [pc, #48]	@ (8000790 <USART1_IRQHandler+0xa4>)
 800075e:	4808      	ldr	r0, [pc, #32]	@ (8000780 <USART1_IRQHandler+0x94>)
 8000760:	f001 ffee 	bl	8002740 <HAL_UART_Transmit>
			HAL_UART_Receive_DMA(&huart1, RxBuf1, RX_MAX_BUF);     // 重新打开DMA接收
 8000764:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000768:	4909      	ldr	r1, [pc, #36]	@ (8000790 <USART1_IRQHandler+0xa4>)
 800076a:	4805      	ldr	r0, [pc, #20]	@ (8000780 <USART1_IRQHandler+0x94>)
 800076c:	f002 f873 	bl	8002856 <HAL_UART_Receive_DMA>
		}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000770:	4803      	ldr	r0, [pc, #12]	@ (8000780 <USART1_IRQHandler+0x94>)
 8000772:	f002 f915 	bl	80029a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000776:	bf00      	nop
 8000778:	3728      	adds	r7, #40	@ 0x28
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	200004f0 	.word	0x200004f0
 8000784:	200005c8 	.word	0x200005c8
 8000788:	200004ec 	.word	0x200004ec
 800078c:	08004158 	.word	0x08004158
 8000790:	20000104 	.word	0x20000104

08000794 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000798:	4802      	ldr	r0, [pc, #8]	@ (80007a4 <USART2_IRQHandler+0x10>)
 800079a:	f002 f901 	bl	80029a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000538 	.word	0x20000538

080007a8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80007ac:	4802      	ldr	r0, [pc, #8]	@ (80007b8 <USART3_IRQHandler+0x10>)
 80007ae:	f002 f8f7 	bl	80029a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20000580 	.word	0x20000580

080007bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b086      	sub	sp, #24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007c4:	4a14      	ldr	r2, [pc, #80]	@ (8000818 <_sbrk+0x5c>)
 80007c6:	4b15      	ldr	r3, [pc, #84]	@ (800081c <_sbrk+0x60>)
 80007c8:	1ad3      	subs	r3, r2, r3
 80007ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007d0:	4b13      	ldr	r3, [pc, #76]	@ (8000820 <_sbrk+0x64>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d102      	bne.n	80007de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007d8:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <_sbrk+0x64>)
 80007da:	4a12      	ldr	r2, [pc, #72]	@ (8000824 <_sbrk+0x68>)
 80007dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007de:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <_sbrk+0x64>)
 80007e0:	681a      	ldr	r2, [r3, #0]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4413      	add	r3, r2
 80007e6:	693a      	ldr	r2, [r7, #16]
 80007e8:	429a      	cmp	r2, r3
 80007ea:	d207      	bcs.n	80007fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007ec:	f003 f822 	bl	8003834 <__errno>
 80007f0:	4603      	mov	r3, r0
 80007f2:	220c      	movs	r2, #12
 80007f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007fa:	e009      	b.n	8000810 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007fc:	4b08      	ldr	r3, [pc, #32]	@ (8000820 <_sbrk+0x64>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000802:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <_sbrk+0x64>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4413      	add	r3, r2
 800080a:	4a05      	ldr	r2, [pc, #20]	@ (8000820 <_sbrk+0x64>)
 800080c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800080e:	68fb      	ldr	r3, [r7, #12]
}
 8000810:	4618      	mov	r0, r3
 8000812:	3718      	adds	r7, #24
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20005000 	.word	0x20005000
 800081c:	00000400 	.word	0x00000400
 8000820:	200000b8 	.word	0x200000b8
 8000824:	20000758 	.word	0x20000758

08000828 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800082c:	bf00      	nop
 800082e:	46bd      	mov	sp, r7
 8000830:	bc80      	pop	{r7}
 8000832:	4770      	bx	lr

08000834 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800083a:	f107 0308 	add.w	r3, r7, #8
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000848:	463b      	mov	r3, r7
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000850:	4b1e      	ldr	r3, [pc, #120]	@ (80008cc <MX_TIM1_Init+0x98>)
 8000852:	4a1f      	ldr	r2, [pc, #124]	@ (80008d0 <MX_TIM1_Init+0x9c>)
 8000854:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000856:	4b1d      	ldr	r3, [pc, #116]	@ (80008cc <MX_TIM1_Init+0x98>)
 8000858:	2200      	movs	r2, #0
 800085a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800085c:	4b1b      	ldr	r3, [pc, #108]	@ (80008cc <MX_TIM1_Init+0x98>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000862:	4b1a      	ldr	r3, [pc, #104]	@ (80008cc <MX_TIM1_Init+0x98>)
 8000864:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000868:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800086a:	4b18      	ldr	r3, [pc, #96]	@ (80008cc <MX_TIM1_Init+0x98>)
 800086c:	2200      	movs	r2, #0
 800086e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000870:	4b16      	ldr	r3, [pc, #88]	@ (80008cc <MX_TIM1_Init+0x98>)
 8000872:	2200      	movs	r2, #0
 8000874:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000876:	4b15      	ldr	r3, [pc, #84]	@ (80008cc <MX_TIM1_Init+0x98>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800087c:	4813      	ldr	r0, [pc, #76]	@ (80008cc <MX_TIM1_Init+0x98>)
 800087e:	f001 fc97 	bl	80021b0 <HAL_TIM_Base_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000888:	f7ff fec2 	bl	8000610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800088c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000890:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000892:	f107 0308 	add.w	r3, r7, #8
 8000896:	4619      	mov	r1, r3
 8000898:	480c      	ldr	r0, [pc, #48]	@ (80008cc <MX_TIM1_Init+0x98>)
 800089a:	f001 fcd8 	bl	800224e <HAL_TIM_ConfigClockSource>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80008a4:	f7ff feb4 	bl	8000610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008a8:	2300      	movs	r3, #0
 80008aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ac:	2300      	movs	r3, #0
 80008ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008b0:	463b      	mov	r3, r7
 80008b2:	4619      	mov	r1, r3
 80008b4:	4805      	ldr	r0, [pc, #20]	@ (80008cc <MX_TIM1_Init+0x98>)
 80008b6:	f001 fe95 	bl	80025e4 <HAL_TIMEx_MasterConfigSynchronization>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80008c0:	f7ff fea6 	bl	8000610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80008c4:	bf00      	nop
 80008c6:	3718      	adds	r7, #24
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	200000bc 	.word	0x200000bc
 80008d0:	40012c00 	.word	0x40012c00

080008d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b085      	sub	sp, #20
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a09      	ldr	r2, [pc, #36]	@ (8000908 <HAL_TIM_Base_MspInit+0x34>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d10b      	bne.n	80008fe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80008e6:	4b09      	ldr	r3, [pc, #36]	@ (800090c <HAL_TIM_Base_MspInit+0x38>)
 80008e8:	699b      	ldr	r3, [r3, #24]
 80008ea:	4a08      	ldr	r2, [pc, #32]	@ (800090c <HAL_TIM_Base_MspInit+0x38>)
 80008ec:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80008f0:	6193      	str	r3, [r2, #24]
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <HAL_TIM_Base_MspInit+0x38>)
 80008f4:	699b      	ldr	r3, [r3, #24]
 80008f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80008fe:	bf00      	nop
 8000900:	3714      	adds	r7, #20
 8000902:	46bd      	mov	sp, r7
 8000904:	bc80      	pop	{r7}
 8000906:	4770      	bx	lr
 8000908:	40012c00 	.word	0x40012c00
 800090c:	40021000 	.word	0x40021000

08000910 <data_decode_v2>:
 *
 * @param buf 接收数据缓存
 * @param num 接收到的数据数量
 */
void data_decode_v2(uint8_t* buf, int16_t num)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b088      	sub	sp, #32
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	460b      	mov	r3, r1
 800091a:	807b      	strh	r3, [r7, #2]
	uint8_t sum;
	uint8_t* data_start = 0;    // data start pointer
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]
	uint16_t data_length = 0;
 8000920:	2300      	movs	r3, #0
 8000922:	827b      	strh	r3, [r7, #18]
	uint8_t func = 0;
 8000924:	2300      	movs	r3, #0
 8000926:	747b      	strb	r3, [r7, #17]
//	float data = 0;

	while(num > 0)
 8000928:	e07e      	b.n	8000a28 <data_decode_v2+0x118>
	{
		if(buf[0] == FRAME_HEAD)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	2ba8      	cmp	r3, #168	@ 0xa8
 8000930:	d171      	bne.n	8000a16 <data_decode_v2+0x106>
		{
			data_length = buf[2] + (buf[3] << 8);//小端模式
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	3302      	adds	r3, #2
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	461a      	mov	r2, r3
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3303      	adds	r3, #3
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	021b      	lsls	r3, r3, #8
 8000942:	b29b      	uxth	r3, r3
 8000944:	4413      	add	r3, r2
 8000946:	827b      	strh	r3, [r7, #18]
			if(num < FRAME_OVERHEAD_LENGTH + data_length)
 8000948:	8a7b      	ldrh	r3, [r7, #18]
 800094a:	1d1a      	adds	r2, r3, #4
 800094c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000950:	429a      	cmp	r2, r3
 8000952:	da6f      	bge.n	8000a34 <data_decode_v2+0x124>
				break;
			// check sum
			sum = 0;
 8000954:	2300      	movs	r3, #0
 8000956:	77fb      	strb	r3, [r7, #31]
			for(uint16_t i = 0; i < FRAME_OVERHEAD_LENGTH + data_length - 1; i++)
 8000958:	2300      	movs	r3, #0
 800095a:	83bb      	strh	r3, [r7, #28]
 800095c:	e009      	b.n	8000972 <data_decode_v2+0x62>
			{
				sum += buf[i];
 800095e:	8bbb      	ldrh	r3, [r7, #28]
 8000960:	687a      	ldr	r2, [r7, #4]
 8000962:	4413      	add	r3, r2
 8000964:	781a      	ldrb	r2, [r3, #0]
 8000966:	7ffb      	ldrb	r3, [r7, #31]
 8000968:	4413      	add	r3, r2
 800096a:	77fb      	strb	r3, [r7, #31]
			for(uint16_t i = 0; i < FRAME_OVERHEAD_LENGTH + data_length - 1; i++)
 800096c:	8bbb      	ldrh	r3, [r7, #28]
 800096e:	3301      	adds	r3, #1
 8000970:	83bb      	strh	r3, [r7, #28]
 8000972:	8a7b      	ldrh	r3, [r7, #18]
 8000974:	1cda      	adds	r2, r3, #3
 8000976:	8bbb      	ldrh	r3, [r7, #28]
 8000978:	429a      	cmp	r2, r3
 800097a:	daf0      	bge.n	800095e <data_decode_v2+0x4e>
			}
			sum &= 0xff;
			 //循环累加从帧头到数据部分最后一个字节的所有字节,最后一个字节是接收到的校验和，不参与计算
			if(sum == buf[FRAME_OVERHEAD_LENGTH + data_length - 1])
 800097c:	8a7b      	ldrh	r3, [r7, #18]
 800097e:	3304      	adds	r3, #4
 8000980:	687a      	ldr	r2, [r7, #4]
 8000982:	4413      	add	r3, r2
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	7ffa      	ldrb	r2, [r7, #31]
 8000988:	429a      	cmp	r2, r3
 800098a:	d136      	bne.n	80009fa <data_decode_v2+0xea>
			{
				func = buf[1];
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	785b      	ldrb	r3, [r3, #1]
 8000990:	747b      	strb	r3, [r7, #17]
				data_start = &buf[4];
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	3304      	adds	r3, #4
 8000996:	617b      	str	r3, [r7, #20]

				if(data_length == 0)
 8000998:	8a7b      	ldrh	r3, [r7, #18]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d02d      	beq.n	80009fa <data_decode_v2+0xea>
				}
				else
				{
					// 带有数据部分，通常是设置或配置指令
					  // 1. 判断功能码是否匹配
					if(func == SETPOSITION)
 800099e:	7c7b      	ldrb	r3, [r7, #17]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d12a      	bne.n	80009fa <data_decode_v2+0xea>
					{
						// 2. 确认数据长度是否符合预期
						// 9个舵机 * (1字节ID + 2字节位置) = 27字节
						if(data_length == 27)
 80009a4:	8a7b      	ldrh	r3, [r7, #18]
 80009a6:	2b1b      	cmp	r3, #27
 80009a8:	d127      	bne.n	80009fa <data_decode_v2+0xea>
						{
							uint8_t servo_id;
							uint16_t servo_pos;

							// 循环解析9组数据
							for(int i = 0; i < 9; i++)
 80009aa:	2300      	movs	r3, #0
 80009ac:	61bb      	str	r3, [r7, #24]
 80009ae:	e021      	b.n	80009f4 <data_decode_v2+0xe4>
							{
								// 计算当前舵机数据的偏移量: 0, 3, 6, 9...
								int offset = i * 3;
 80009b0:	69ba      	ldr	r2, [r7, #24]
 80009b2:	4613      	mov	r3, r2
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	4413      	add	r3, r2
 80009b8:	60fb      	str	r3, [r7, #12]

								// 提取ID (1字节)
								servo_id = data_start[offset];
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	697a      	ldr	r2, [r7, #20]
 80009be:	4413      	add	r3, r2
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	72fb      	strb	r3, [r7, #11]

								// 提取位置 (2字节，小端模式)
								// Low Byte 在前 (offset+1), High Byte 在后 (offset+2)
								servo_pos = data_start[offset + 1] + (data_start[offset + 2] << 8);
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	3301      	adds	r3, #1
 80009c8:	697a      	ldr	r2, [r7, #20]
 80009ca:	4413      	add	r3, r2
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	4619      	mov	r1, r3
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	3302      	adds	r3, #2
 80009d4:	697a      	ldr	r2, [r7, #20]
 80009d6:	4413      	add	r3, r2
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	021b      	lsls	r3, r3, #8
 80009dc:	b29b      	uxth	r3, r3
 80009de:	440b      	add	r3, r1
 80009e0:	813b      	strh	r3, [r7, #8]

								// 3. 执行控制：调用驱动函数驱动物理舵机
								xl320SendPosition(servo_id, servo_pos);
 80009e2:	893a      	ldrh	r2, [r7, #8]
 80009e4:	7afb      	ldrb	r3, [r7, #11]
 80009e6:	4611      	mov	r1, r2
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff fda5 	bl	8000538 <xl320SendPosition>
							for(int i = 0; i < 9; i++)
 80009ee:	69bb      	ldr	r3, [r7, #24]
 80009f0:	3301      	adds	r3, #1
 80009f2:	61bb      	str	r3, [r7, #24]
 80009f4:	69bb      	ldr	r3, [r7, #24]
 80009f6:	2b08      	cmp	r3, #8
 80009f8:	ddda      	ble.n	80009b0 <data_decode_v2+0xa0>
					}

				}
			}
			// 将buf指针向后移动整个已处理过的帧的长度
			buf += FRAME_OVERHEAD_LENGTH + data_length;
 80009fa:	8a7b      	ldrh	r3, [r7, #18]
 80009fc:	3305      	adds	r3, #5
 80009fe:	461a      	mov	r2, r3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4413      	add	r3, r2
 8000a04:	607b      	str	r3, [r7, #4]
			num -= FRAME_OVERHEAD_LENGTH + data_length;
 8000a06:	887a      	ldrh	r2, [r7, #2]
 8000a08:	8a7b      	ldrh	r3, [r7, #18]
 8000a0a:	1ad3      	subs	r3, r2, r3
 8000a0c:	b29b      	uxth	r3, r3
 8000a0e:	3b05      	subs	r3, #5
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	807b      	strh	r3, [r7, #2]
 8000a14:	e008      	b.n	8000a28 <data_decode_v2+0x118>
		}
		else
		{
			buf++;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	607b      	str	r3, [r7, #4]
			num--;
 8000a1c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	3b01      	subs	r3, #1
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	807b      	strh	r3, [r7, #2]
	while(num > 0)
 8000a28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	f73f af7c 	bgt.w	800092a <data_decode_v2+0x1a>
		}
	}
}
 8000a32:	e000      	b.n	8000a36 <data_decode_v2+0x126>
				break;
 8000a34:	bf00      	nop
}
 8000a36:	bf00      	nop
 8000a38:	3720      	adds	r7, #32
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
	...

08000a40 <uart_protocol_decode>:

void uart_protocol_decode()
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
	if(rx1_num != 0)
 8000a44:	4b08      	ldr	r3, [pc, #32]	@ (8000a68 <uart_protocol_decode+0x28>)
 8000a46:	881b      	ldrh	r3, [r3, #0]
 8000a48:	b29b      	uxth	r3, r3
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d00a      	beq.n	8000a64 <uart_protocol_decode+0x24>
	{
		data_decode_v2(RxBuf1, rx1_num);
 8000a4e:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <uart_protocol_decode+0x28>)
 8000a50:	881b      	ldrh	r3, [r3, #0]
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	b21b      	sxth	r3, r3
 8000a56:	4619      	mov	r1, r3
 8000a58:	4804      	ldr	r0, [pc, #16]	@ (8000a6c <uart_protocol_decode+0x2c>)
 8000a5a:	f7ff ff59 	bl	8000910 <data_decode_v2>
		rx1_num = 0;
 8000a5e:	4b02      	ldr	r3, [pc, #8]	@ (8000a68 <uart_protocol_decode+0x28>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	801a      	strh	r2, [r3, #0]
	}
}
 8000a64:	bf00      	nop
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	200004ec 	.word	0x200004ec
 8000a6c:	20000104 	.word	0x20000104

08000a70 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a74:	4b18      	ldr	r3, [pc, #96]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000a76:	4a19      	ldr	r2, [pc, #100]	@ (8000adc <MX_USART1_UART_Init+0x6c>)
 8000a78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a7a:	4b17      	ldr	r3, [pc, #92]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000a7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a82:	4b15      	ldr	r3, [pc, #84]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a88:	4b13      	ldr	r3, [pc, #76]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a8e:	4b12      	ldr	r3, [pc, #72]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a94:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000a96:	220c      	movs	r2, #12
 8000a98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aa6:	480c      	ldr	r0, [pc, #48]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000aa8:	f001 fdfa 	bl	80026a0 <HAL_UART_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ab2:	f7ff fdad 	bl	8000610 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8000ab6:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	68da      	ldr	r2, [r3, #12]
 8000abc:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f042 0210 	orr.w	r2, r2, #16
 8000ac4:	60da      	str	r2, [r3, #12]
  	HAL_UART_Receive_DMA(&huart1, RxBuf1, RX_MAX_BUF);
 8000ac6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000aca:	4905      	ldr	r1, [pc, #20]	@ (8000ae0 <MX_USART1_UART_Init+0x70>)
 8000acc:	4802      	ldr	r0, [pc, #8]	@ (8000ad8 <MX_USART1_UART_Init+0x68>)
 8000ace:	f001 fec2 	bl	8002856 <HAL_UART_Receive_DMA>
  /* USER CODE END USART1_Init 2 */

}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	200004f0 	.word	0x200004f0
 8000adc:	40013800 	.word	0x40013800
 8000ae0:	20000104 	.word	0x20000104

08000ae4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ae8:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000aea:	4a12      	ldr	r2, [pc, #72]	@ (8000b34 <MX_USART2_UART_Init+0x50>)
 8000aec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aee:	4b10      	ldr	r3, [pc, #64]	@ (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000af0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000af4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000af6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	@ (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b08:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000b0a:	220c      	movs	r2, #12
 8000b0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b1a:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000b1c:	f001 fdc0 	bl	80026a0 <HAL_UART_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b26:	f7ff fd73 	bl	8000610 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000538 	.word	0x20000538
 8000b34:	40004400 	.word	0x40004400

08000b38 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b3c:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b3e:	4a12      	ldr	r2, [pc, #72]	@ (8000b88 <MX_USART3_UART_Init+0x50>)
 8000b40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b42:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b0c      	ldr	r3, [pc, #48]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b0b      	ldr	r3, [pc, #44]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b5c:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b08      	ldr	r3, [pc, #32]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b6e:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b70:	f001 fd96 	bl	80026a0 <HAL_UART_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000b7a:	f7ff fd49 	bl	8000610 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000580 	.word	0x20000580
 8000b88:	40004800 	.word	0x40004800

08000b8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b08c      	sub	sp, #48	@ 0x30
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b94:	f107 0320 	add.w	r3, r7, #32
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]
 8000ba0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a76      	ldr	r2, [pc, #472]	@ (8000d80 <HAL_UART_MspInit+0x1f4>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d160      	bne.n	8000c6e <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bac:	4b75      	ldr	r3, [pc, #468]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	4a74      	ldr	r2, [pc, #464]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000bb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bb6:	6193      	str	r3, [r2, #24]
 8000bb8:	4b72      	ldr	r3, [pc, #456]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bc0:	61fb      	str	r3, [r7, #28]
 8000bc2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc4:	4b6f      	ldr	r3, [pc, #444]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	4a6e      	ldr	r2, [pc, #440]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000bca:	f043 0304 	orr.w	r3, r3, #4
 8000bce:	6193      	str	r3, [r2, #24]
 8000bd0:	4b6c      	ldr	r3, [pc, #432]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	f003 0304 	and.w	r3, r3, #4
 8000bd8:	61bb      	str	r3, [r7, #24]
 8000bda:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000bdc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be2:	2302      	movs	r3, #2
 8000be4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000be6:	2303      	movs	r3, #3
 8000be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bea:	f107 0320 	add.w	r3, r7, #32
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4865      	ldr	r0, [pc, #404]	@ (8000d88 <HAL_UART_MspInit+0x1fc>)
 8000bf2:	f000 fd31 	bl	8001658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bf6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c04:	f107 0320 	add.w	r3, r7, #32
 8000c08:	4619      	mov	r1, r3
 8000c0a:	485f      	ldr	r0, [pc, #380]	@ (8000d88 <HAL_UART_MspInit+0x1fc>)
 8000c0c:	f000 fd24 	bl	8001658 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000c10:	4b5e      	ldr	r3, [pc, #376]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c12:	4a5f      	ldr	r2, [pc, #380]	@ (8000d90 <HAL_UART_MspInit+0x204>)
 8000c14:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c16:	4b5d      	ldr	r3, [pc, #372]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c1c:	4b5b      	ldr	r3, [pc, #364]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c22:	4b5a      	ldr	r3, [pc, #360]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c24:	2280      	movs	r2, #128	@ 0x80
 8000c26:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c28:	4b58      	ldr	r3, [pc, #352]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c2e:	4b57      	ldr	r3, [pc, #348]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000c34:	4b55      	ldr	r3, [pc, #340]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c36:	2220      	movs	r2, #32
 8000c38:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000c3a:	4b54      	ldr	r3, [pc, #336]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000c40:	4852      	ldr	r0, [pc, #328]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c42:	f000 fa67 	bl	8001114 <HAL_DMA_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000c4c:	f7ff fce0 	bl	8000610 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4a4e      	ldr	r2, [pc, #312]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c54:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c56:	4a4d      	ldr	r2, [pc, #308]	@ (8000d8c <HAL_UART_MspInit+0x200>)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	2100      	movs	r1, #0
 8000c60:	2025      	movs	r0, #37	@ 0x25
 8000c62:	f000 fa20 	bl	80010a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c66:	2025      	movs	r0, #37	@ 0x25
 8000c68:	f000 fa39 	bl	80010de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000c6c:	e084      	b.n	8000d78 <HAL_UART_MspInit+0x1ec>
  else if(uartHandle->Instance==USART2)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a48      	ldr	r2, [pc, #288]	@ (8000d94 <HAL_UART_MspInit+0x208>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d138      	bne.n	8000cea <HAL_UART_MspInit+0x15e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c78:	4b42      	ldr	r3, [pc, #264]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000c7a:	69db      	ldr	r3, [r3, #28]
 8000c7c:	4a41      	ldr	r2, [pc, #260]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000c7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c82:	61d3      	str	r3, [r2, #28]
 8000c84:	4b3f      	ldr	r3, [pc, #252]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000c86:	69db      	ldr	r3, [r3, #28]
 8000c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c8c:	617b      	str	r3, [r7, #20]
 8000c8e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c90:	4b3c      	ldr	r3, [pc, #240]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000c92:	699b      	ldr	r3, [r3, #24]
 8000c94:	4a3b      	ldr	r2, [pc, #236]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000c96:	f043 0304 	orr.w	r3, r3, #4
 8000c9a:	6193      	str	r3, [r2, #24]
 8000c9c:	4b39      	ldr	r3, [pc, #228]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	f003 0304 	and.w	r3, r3, #4
 8000ca4:	613b      	str	r3, [r7, #16]
 8000ca6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ca8:	2304      	movs	r3, #4
 8000caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cac:	2302      	movs	r3, #2
 8000cae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb4:	f107 0320 	add.w	r3, r7, #32
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4833      	ldr	r0, [pc, #204]	@ (8000d88 <HAL_UART_MspInit+0x1fc>)
 8000cbc:	f000 fccc 	bl	8001658 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000cc0:	2308      	movs	r3, #8
 8000cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ccc:	f107 0320 	add.w	r3, r7, #32
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	482d      	ldr	r0, [pc, #180]	@ (8000d88 <HAL_UART_MspInit+0x1fc>)
 8000cd4:	f000 fcc0 	bl	8001658 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2100      	movs	r1, #0
 8000cdc:	2026      	movs	r0, #38	@ 0x26
 8000cde:	f000 f9e2 	bl	80010a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ce2:	2026      	movs	r0, #38	@ 0x26
 8000ce4:	f000 f9fb 	bl	80010de <HAL_NVIC_EnableIRQ>
}
 8000ce8:	e046      	b.n	8000d78 <HAL_UART_MspInit+0x1ec>
  else if(uartHandle->Instance==USART3)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a2a      	ldr	r2, [pc, #168]	@ (8000d98 <HAL_UART_MspInit+0x20c>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d141      	bne.n	8000d78 <HAL_UART_MspInit+0x1ec>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cf4:	4b23      	ldr	r3, [pc, #140]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000cf6:	69db      	ldr	r3, [r3, #28]
 8000cf8:	4a22      	ldr	r2, [pc, #136]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000cfa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cfe:	61d3      	str	r3, [r2, #28]
 8000d00:	4b20      	ldr	r3, [pc, #128]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000d02:	69db      	ldr	r3, [r3, #28]
 8000d04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d08:	60fb      	str	r3, [r7, #12]
 8000d0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	4a1c      	ldr	r2, [pc, #112]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000d12:	f043 0308 	orr.w	r3, r3, #8
 8000d16:	6193      	str	r3, [r2, #24]
 8000d18:	4b1a      	ldr	r3, [pc, #104]	@ (8000d84 <HAL_UART_MspInit+0x1f8>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	f003 0308 	and.w	r3, r3, #8
 8000d20:	60bb      	str	r3, [r7, #8]
 8000d22:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d32:	f107 0320 	add.w	r3, r7, #32
 8000d36:	4619      	mov	r1, r3
 8000d38:	4818      	ldr	r0, [pc, #96]	@ (8000d9c <HAL_UART_MspInit+0x210>)
 8000d3a:	f000 fc8d 	bl	8001658 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000d3e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d44:	2300      	movs	r3, #0
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4c:	f107 0320 	add.w	r3, r7, #32
 8000d50:	4619      	mov	r1, r3
 8000d52:	4812      	ldr	r0, [pc, #72]	@ (8000d9c <HAL_UART_MspInit+0x210>)
 8000d54:	f000 fc80 	bl	8001658 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	2027      	movs	r0, #39	@ 0x27
 8000d5e:	f000 f9a2 	bl	80010a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000d62:	2027      	movs	r0, #39	@ 0x27
 8000d64:	f000 f9bb 	bl	80010de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	2027      	movs	r0, #39	@ 0x27
 8000d6e:	f000 f99a 	bl	80010a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000d72:	2027      	movs	r0, #39	@ 0x27
 8000d74:	f000 f9b3 	bl	80010de <HAL_NVIC_EnableIRQ>
}
 8000d78:	bf00      	nop
 8000d7a:	3730      	adds	r7, #48	@ 0x30
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40013800 	.word	0x40013800
 8000d84:	40021000 	.word	0x40021000
 8000d88:	40010800 	.word	0x40010800
 8000d8c:	200005c8 	.word	0x200005c8
 8000d90:	40020058 	.word	0x40020058
 8000d94:	40004400 	.word	0x40004400
 8000d98:	40004800 	.word	0x40004800
 8000d9c:	40010c00 	.word	0x40010c00

08000da0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000da0:	f7ff fd42 	bl	8000828 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000da4:	480b      	ldr	r0, [pc, #44]	@ (8000dd4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000da6:	490c      	ldr	r1, [pc, #48]	@ (8000dd8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000da8:	4a0c      	ldr	r2, [pc, #48]	@ (8000ddc <LoopFillZerobss+0x16>)
  movs r3, #0
 8000daa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dac:	e002      	b.n	8000db4 <LoopCopyDataInit>

08000dae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000db2:	3304      	adds	r3, #4

08000db4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000db6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000db8:	d3f9      	bcc.n	8000dae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dba:	4a09      	ldr	r2, [pc, #36]	@ (8000de0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000dbc:	4c09      	ldr	r4, [pc, #36]	@ (8000de4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc0:	e001      	b.n	8000dc6 <LoopFillZerobss>

08000dc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc4:	3204      	adds	r2, #4

08000dc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dc8:	d3fb      	bcc.n	8000dc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dca:	f002 fd39 	bl	8003840 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dce:	f7ff fa45 	bl	800025c <main>
  bx lr
 8000dd2:	4770      	bx	lr
  ldr r0, =_sdata
 8000dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd8:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8000ddc:	080043d8 	.word	0x080043d8
  ldr r2, =_sbss
 8000de0:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8000de4:	20000758 	.word	0x20000758

08000de8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000de8:	e7fe      	b.n	8000de8 <ADC1_2_IRQHandler>
	...

08000dec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000df0:	4b08      	ldr	r3, [pc, #32]	@ (8000e14 <HAL_Init+0x28>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a07      	ldr	r2, [pc, #28]	@ (8000e14 <HAL_Init+0x28>)
 8000df6:	f043 0310 	orr.w	r3, r3, #16
 8000dfa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dfc:	2003      	movs	r0, #3
 8000dfe:	f000 f947 	bl	8001090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e02:	200f      	movs	r0, #15
 8000e04:	f000 f808 	bl	8000e18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e08:	f7ff fc08 	bl	800061c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40022000 	.word	0x40022000

08000e18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e20:	4b12      	ldr	r3, [pc, #72]	@ (8000e6c <HAL_InitTick+0x54>)
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <HAL_InitTick+0x58>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e36:	4618      	mov	r0, r3
 8000e38:	f000 f95f 	bl	80010fa <HAL_SYSTICK_Config>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	e00e      	b.n	8000e64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2b0f      	cmp	r3, #15
 8000e4a:	d80a      	bhi.n	8000e62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	6879      	ldr	r1, [r7, #4]
 8000e50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e54:	f000 f927 	bl	80010a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e58:	4a06      	ldr	r2, [pc, #24]	@ (8000e74 <HAL_InitTick+0x5c>)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	e000      	b.n	8000e64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3708      	adds	r7, #8
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000040 	.word	0x20000040
 8000e70:	20000048 	.word	0x20000048
 8000e74:	20000044 	.word	0x20000044

08000e78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e7c:	4b05      	ldr	r3, [pc, #20]	@ (8000e94 <HAL_IncTick+0x1c>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	461a      	mov	r2, r3
 8000e82:	4b05      	ldr	r3, [pc, #20]	@ (8000e98 <HAL_IncTick+0x20>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4413      	add	r3, r2
 8000e88:	4a03      	ldr	r2, [pc, #12]	@ (8000e98 <HAL_IncTick+0x20>)
 8000e8a:	6013      	str	r3, [r2, #0]
}
 8000e8c:	bf00      	nop
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bc80      	pop	{r7}
 8000e92:	4770      	bx	lr
 8000e94:	20000048 	.word	0x20000048
 8000e98:	2000060c 	.word	0x2000060c

08000e9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000ea0:	4b02      	ldr	r3, [pc, #8]	@ (8000eac <HAL_GetTick+0x10>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr
 8000eac:	2000060c 	.word	0x2000060c

08000eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eb8:	f7ff fff0 	bl	8000e9c <HAL_GetTick>
 8000ebc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ec8:	d005      	beq.n	8000ed6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eca:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef4 <HAL_Delay+0x44>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ed6:	bf00      	nop
 8000ed8:	f7ff ffe0 	bl	8000e9c <HAL_GetTick>
 8000edc:	4602      	mov	r2, r0
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	1ad3      	subs	r3, r2, r3
 8000ee2:	68fa      	ldr	r2, [r7, #12]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d8f7      	bhi.n	8000ed8 <HAL_Delay+0x28>
  {
  }
}
 8000ee8:	bf00      	nop
 8000eea:	bf00      	nop
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	20000048 	.word	0x20000048

08000ef8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f003 0307 	and.w	r3, r3, #7
 8000f06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f08:	4b0c      	ldr	r3, [pc, #48]	@ (8000f3c <__NVIC_SetPriorityGrouping+0x44>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f0e:	68ba      	ldr	r2, [r7, #8]
 8000f10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f14:	4013      	ands	r3, r2
 8000f16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f2a:	4a04      	ldr	r2, [pc, #16]	@ (8000f3c <__NVIC_SetPriorityGrouping+0x44>)
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	60d3      	str	r3, [r2, #12]
}
 8000f30:	bf00      	nop
 8000f32:	3714      	adds	r7, #20
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc80      	pop	{r7}
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f44:	4b04      	ldr	r3, [pc, #16]	@ (8000f58 <__NVIC_GetPriorityGrouping+0x18>)
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	0a1b      	lsrs	r3, r3, #8
 8000f4a:	f003 0307 	and.w	r3, r3, #7
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	db0b      	blt.n	8000f86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	f003 021f 	and.w	r2, r3, #31
 8000f74:	4906      	ldr	r1, [pc, #24]	@ (8000f90 <__NVIC_EnableIRQ+0x34>)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	095b      	lsrs	r3, r3, #5
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr
 8000f90:	e000e100 	.word	0xe000e100

08000f94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	6039      	str	r1, [r7, #0]
 8000f9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	db0a      	blt.n	8000fbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	490c      	ldr	r1, [pc, #48]	@ (8000fe0 <__NVIC_SetPriority+0x4c>)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	0112      	lsls	r2, r2, #4
 8000fb4:	b2d2      	uxtb	r2, r2
 8000fb6:	440b      	add	r3, r1
 8000fb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fbc:	e00a      	b.n	8000fd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	4908      	ldr	r1, [pc, #32]	@ (8000fe4 <__NVIC_SetPriority+0x50>)
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	f003 030f 	and.w	r3, r3, #15
 8000fca:	3b04      	subs	r3, #4
 8000fcc:	0112      	lsls	r2, r2, #4
 8000fce:	b2d2      	uxtb	r2, r2
 8000fd0:	440b      	add	r3, r1
 8000fd2:	761a      	strb	r2, [r3, #24]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	e000e100 	.word	0xe000e100
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b089      	sub	sp, #36	@ 0x24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	f1c3 0307 	rsb	r3, r3, #7
 8001002:	2b04      	cmp	r3, #4
 8001004:	bf28      	it	cs
 8001006:	2304      	movcs	r3, #4
 8001008:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	3304      	adds	r3, #4
 800100e:	2b06      	cmp	r3, #6
 8001010:	d902      	bls.n	8001018 <NVIC_EncodePriority+0x30>
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	3b03      	subs	r3, #3
 8001016:	e000      	b.n	800101a <NVIC_EncodePriority+0x32>
 8001018:	2300      	movs	r3, #0
 800101a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800101c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	43da      	mvns	r2, r3
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	401a      	ands	r2, r3
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001030:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	fa01 f303 	lsl.w	r3, r1, r3
 800103a:	43d9      	mvns	r1, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001040:	4313      	orrs	r3, r2
         );
}
 8001042:	4618      	mov	r0, r3
 8001044:	3724      	adds	r7, #36	@ 0x24
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800105c:	d301      	bcc.n	8001062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800105e:	2301      	movs	r3, #1
 8001060:	e00f      	b.n	8001082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001062:	4a0a      	ldr	r2, [pc, #40]	@ (800108c <SysTick_Config+0x40>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800106a:	210f      	movs	r1, #15
 800106c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001070:	f7ff ff90 	bl	8000f94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001074:	4b05      	ldr	r3, [pc, #20]	@ (800108c <SysTick_Config+0x40>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107a:	4b04      	ldr	r3, [pc, #16]	@ (800108c <SysTick_Config+0x40>)
 800107c:	2207      	movs	r2, #7
 800107e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	e000e010 	.word	0xe000e010

08001090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff2d 	bl	8000ef8 <__NVIC_SetPriorityGrouping>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b086      	sub	sp, #24
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	60b9      	str	r1, [r7, #8]
 80010b0:	607a      	str	r2, [r7, #4]
 80010b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010b8:	f7ff ff42 	bl	8000f40 <__NVIC_GetPriorityGrouping>
 80010bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	68b9      	ldr	r1, [r7, #8]
 80010c2:	6978      	ldr	r0, [r7, #20]
 80010c4:	f7ff ff90 	bl	8000fe8 <NVIC_EncodePriority>
 80010c8:	4602      	mov	r2, r0
 80010ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ce:	4611      	mov	r1, r2
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff5f 	bl	8000f94 <__NVIC_SetPriority>
}
 80010d6:	bf00      	nop
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	4603      	mov	r3, r0
 80010e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff35 	bl	8000f5c <__NVIC_EnableIRQ>
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ffa2 	bl	800104c <SysTick_Config>
 8001108:	4603      	mov	r3, r0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800111c:	2300      	movs	r3, #0
 800111e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d101      	bne.n	800112a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e043      	b.n	80011b2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	461a      	mov	r2, r3
 8001130:	4b22      	ldr	r3, [pc, #136]	@ (80011bc <HAL_DMA_Init+0xa8>)
 8001132:	4413      	add	r3, r2
 8001134:	4a22      	ldr	r2, [pc, #136]	@ (80011c0 <HAL_DMA_Init+0xac>)
 8001136:	fba2 2303 	umull	r2, r3, r2, r3
 800113a:	091b      	lsrs	r3, r3, #4
 800113c:	009a      	lsls	r2, r3, #2
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a1f      	ldr	r2, [pc, #124]	@ (80011c4 <HAL_DMA_Init+0xb0>)
 8001146:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2202      	movs	r2, #2
 800114c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800115e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001162:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800116c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001178:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001184:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	69db      	ldr	r3, [r3, #28]
 800118a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	4313      	orrs	r3, r2
 8001190:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2200      	movs	r2, #0
 800119e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2201      	movs	r2, #1
 80011a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2200      	movs	r2, #0
 80011ac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3714      	adds	r7, #20
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr
 80011bc:	bffdfff8 	.word	0xbffdfff8
 80011c0:	cccccccd 	.word	0xcccccccd
 80011c4:	40020000 	.word	0x40020000

080011c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
 80011d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80011d6:	2300      	movs	r3, #0
 80011d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d101      	bne.n	80011e8 <HAL_DMA_Start_IT+0x20>
 80011e4:	2302      	movs	r3, #2
 80011e6:	e04b      	b.n	8001280 <HAL_DMA_Start_IT+0xb8>
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	2201      	movs	r2, #1
 80011ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d13a      	bne.n	8001272 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2202      	movs	r2, #2
 8001200:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2200      	movs	r2, #0
 8001208:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f022 0201 	bic.w	r2, r2, #1
 8001218:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	68b9      	ldr	r1, [r7, #8]
 8001220:	68f8      	ldr	r0, [r7, #12]
 8001222:	f000 f9eb 	bl	80015fc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800122a:	2b00      	cmp	r3, #0
 800122c:	d008      	beq.n	8001240 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f042 020e 	orr.w	r2, r2, #14
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	e00f      	b.n	8001260 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f022 0204 	bic.w	r2, r2, #4
 800124e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f042 020a 	orr.w	r2, r2, #10
 800125e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f042 0201 	orr.w	r2, r2, #1
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	e005      	b.n	800127e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	2200      	movs	r2, #0
 8001276:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800127a:	2302      	movs	r3, #2
 800127c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800127e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3718      	adds	r7, #24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001290:	2300      	movs	r3, #0
 8001292:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800129a:	b2db      	uxtb	r3, r3
 800129c:	2b02      	cmp	r3, #2
 800129e:	d008      	beq.n	80012b2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2204      	movs	r2, #4
 80012a4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e020      	b.n	80012f4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f022 020e 	bic.w	r2, r2, #14
 80012c0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f022 0201 	bic.w	r2, r2, #1
 80012d0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012da:	2101      	movs	r1, #1
 80012dc:	fa01 f202 	lsl.w	r2, r1, r2
 80012e0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2201      	movs	r2, #1
 80012e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2200      	movs	r2, #0
 80012ee:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3714      	adds	r7, #20
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr
	...

08001300 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001308:	2300      	movs	r3, #0
 800130a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2b02      	cmp	r3, #2
 8001316:	d005      	beq.n	8001324 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2204      	movs	r2, #4
 800131c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	73fb      	strb	r3, [r7, #15]
 8001322:	e051      	b.n	80013c8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f022 020e 	bic.w	r2, r2, #14
 8001332:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f022 0201 	bic.w	r2, r2, #1
 8001342:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a22      	ldr	r2, [pc, #136]	@ (80013d4 <HAL_DMA_Abort_IT+0xd4>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d029      	beq.n	80013a2 <HAL_DMA_Abort_IT+0xa2>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a21      	ldr	r2, [pc, #132]	@ (80013d8 <HAL_DMA_Abort_IT+0xd8>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d022      	beq.n	800139e <HAL_DMA_Abort_IT+0x9e>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a1f      	ldr	r2, [pc, #124]	@ (80013dc <HAL_DMA_Abort_IT+0xdc>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d01a      	beq.n	8001398 <HAL_DMA_Abort_IT+0x98>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a1e      	ldr	r2, [pc, #120]	@ (80013e0 <HAL_DMA_Abort_IT+0xe0>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d012      	beq.n	8001392 <HAL_DMA_Abort_IT+0x92>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a1c      	ldr	r2, [pc, #112]	@ (80013e4 <HAL_DMA_Abort_IT+0xe4>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d00a      	beq.n	800138c <HAL_DMA_Abort_IT+0x8c>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a1b      	ldr	r2, [pc, #108]	@ (80013e8 <HAL_DMA_Abort_IT+0xe8>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d102      	bne.n	8001386 <HAL_DMA_Abort_IT+0x86>
 8001380:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001384:	e00e      	b.n	80013a4 <HAL_DMA_Abort_IT+0xa4>
 8001386:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800138a:	e00b      	b.n	80013a4 <HAL_DMA_Abort_IT+0xa4>
 800138c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001390:	e008      	b.n	80013a4 <HAL_DMA_Abort_IT+0xa4>
 8001392:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001396:	e005      	b.n	80013a4 <HAL_DMA_Abort_IT+0xa4>
 8001398:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800139c:	e002      	b.n	80013a4 <HAL_DMA_Abort_IT+0xa4>
 800139e:	2310      	movs	r3, #16
 80013a0:	e000      	b.n	80013a4 <HAL_DMA_Abort_IT+0xa4>
 80013a2:	2301      	movs	r3, #1
 80013a4:	4a11      	ldr	r2, [pc, #68]	@ (80013ec <HAL_DMA_Abort_IT+0xec>)
 80013a6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2201      	movs	r2, #1
 80013ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d003      	beq.n	80013c8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	4798      	blx	r3
    } 
  }
  return status;
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40020008 	.word	0x40020008
 80013d8:	4002001c 	.word	0x4002001c
 80013dc:	40020030 	.word	0x40020030
 80013e0:	40020044 	.word	0x40020044
 80013e4:	40020058 	.word	0x40020058
 80013e8:	4002006c 	.word	0x4002006c
 80013ec:	40020000 	.word	0x40020000

080013f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140c:	2204      	movs	r2, #4
 800140e:	409a      	lsls	r2, r3
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	4013      	ands	r3, r2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d04f      	beq.n	80014b8 <HAL_DMA_IRQHandler+0xc8>
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	f003 0304 	and.w	r3, r3, #4
 800141e:	2b00      	cmp	r3, #0
 8001420:	d04a      	beq.n	80014b8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0320 	and.w	r3, r3, #32
 800142c:	2b00      	cmp	r3, #0
 800142e:	d107      	bne.n	8001440 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f022 0204 	bic.w	r2, r2, #4
 800143e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a66      	ldr	r2, [pc, #408]	@ (80015e0 <HAL_DMA_IRQHandler+0x1f0>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d029      	beq.n	800149e <HAL_DMA_IRQHandler+0xae>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a65      	ldr	r2, [pc, #404]	@ (80015e4 <HAL_DMA_IRQHandler+0x1f4>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d022      	beq.n	800149a <HAL_DMA_IRQHandler+0xaa>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a63      	ldr	r2, [pc, #396]	@ (80015e8 <HAL_DMA_IRQHandler+0x1f8>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d01a      	beq.n	8001494 <HAL_DMA_IRQHandler+0xa4>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a62      	ldr	r2, [pc, #392]	@ (80015ec <HAL_DMA_IRQHandler+0x1fc>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d012      	beq.n	800148e <HAL_DMA_IRQHandler+0x9e>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a60      	ldr	r2, [pc, #384]	@ (80015f0 <HAL_DMA_IRQHandler+0x200>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d00a      	beq.n	8001488 <HAL_DMA_IRQHandler+0x98>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a5f      	ldr	r2, [pc, #380]	@ (80015f4 <HAL_DMA_IRQHandler+0x204>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d102      	bne.n	8001482 <HAL_DMA_IRQHandler+0x92>
 800147c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001480:	e00e      	b.n	80014a0 <HAL_DMA_IRQHandler+0xb0>
 8001482:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001486:	e00b      	b.n	80014a0 <HAL_DMA_IRQHandler+0xb0>
 8001488:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800148c:	e008      	b.n	80014a0 <HAL_DMA_IRQHandler+0xb0>
 800148e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001492:	e005      	b.n	80014a0 <HAL_DMA_IRQHandler+0xb0>
 8001494:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001498:	e002      	b.n	80014a0 <HAL_DMA_IRQHandler+0xb0>
 800149a:	2340      	movs	r3, #64	@ 0x40
 800149c:	e000      	b.n	80014a0 <HAL_DMA_IRQHandler+0xb0>
 800149e:	2304      	movs	r3, #4
 80014a0:	4a55      	ldr	r2, [pc, #340]	@ (80015f8 <HAL_DMA_IRQHandler+0x208>)
 80014a2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	f000 8094 	beq.w	80015d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80014b6:	e08e      	b.n	80015d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014bc:	2202      	movs	r2, #2
 80014be:	409a      	lsls	r2, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	4013      	ands	r3, r2
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d056      	beq.n	8001576 <HAL_DMA_IRQHandler+0x186>
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d051      	beq.n	8001576 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 0320 	and.w	r3, r3, #32
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d10b      	bne.n	80014f8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f022 020a 	bic.w	r2, r2, #10
 80014ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2201      	movs	r2, #1
 80014f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a38      	ldr	r2, [pc, #224]	@ (80015e0 <HAL_DMA_IRQHandler+0x1f0>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d029      	beq.n	8001556 <HAL_DMA_IRQHandler+0x166>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a37      	ldr	r2, [pc, #220]	@ (80015e4 <HAL_DMA_IRQHandler+0x1f4>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d022      	beq.n	8001552 <HAL_DMA_IRQHandler+0x162>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a35      	ldr	r2, [pc, #212]	@ (80015e8 <HAL_DMA_IRQHandler+0x1f8>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d01a      	beq.n	800154c <HAL_DMA_IRQHandler+0x15c>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a34      	ldr	r2, [pc, #208]	@ (80015ec <HAL_DMA_IRQHandler+0x1fc>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d012      	beq.n	8001546 <HAL_DMA_IRQHandler+0x156>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a32      	ldr	r2, [pc, #200]	@ (80015f0 <HAL_DMA_IRQHandler+0x200>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00a      	beq.n	8001540 <HAL_DMA_IRQHandler+0x150>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a31      	ldr	r2, [pc, #196]	@ (80015f4 <HAL_DMA_IRQHandler+0x204>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d102      	bne.n	800153a <HAL_DMA_IRQHandler+0x14a>
 8001534:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001538:	e00e      	b.n	8001558 <HAL_DMA_IRQHandler+0x168>
 800153a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800153e:	e00b      	b.n	8001558 <HAL_DMA_IRQHandler+0x168>
 8001540:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001544:	e008      	b.n	8001558 <HAL_DMA_IRQHandler+0x168>
 8001546:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800154a:	e005      	b.n	8001558 <HAL_DMA_IRQHandler+0x168>
 800154c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001550:	e002      	b.n	8001558 <HAL_DMA_IRQHandler+0x168>
 8001552:	2320      	movs	r3, #32
 8001554:	e000      	b.n	8001558 <HAL_DMA_IRQHandler+0x168>
 8001556:	2302      	movs	r3, #2
 8001558:	4a27      	ldr	r2, [pc, #156]	@ (80015f8 <HAL_DMA_IRQHandler+0x208>)
 800155a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2200      	movs	r2, #0
 8001560:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001568:	2b00      	cmp	r3, #0
 800156a:	d034      	beq.n	80015d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001574:	e02f      	b.n	80015d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157a:	2208      	movs	r2, #8
 800157c:	409a      	lsls	r2, r3
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	4013      	ands	r3, r2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d028      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x1e8>
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	f003 0308 	and.w	r3, r3, #8
 800158c:	2b00      	cmp	r3, #0
 800158e:	d023      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f022 020e 	bic.w	r2, r2, #14
 800159e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015a8:	2101      	movs	r1, #1
 80015aa:	fa01 f202 	lsl.w	r2, r1, r2
 80015ae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2201      	movs	r2, #1
 80015b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2201      	movs	r2, #1
 80015ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d004      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	4798      	blx	r3
    }
  }
  return;
 80015d6:	bf00      	nop
 80015d8:	bf00      	nop
}
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40020008 	.word	0x40020008
 80015e4:	4002001c 	.word	0x4002001c
 80015e8:	40020030 	.word	0x40020030
 80015ec:	40020044 	.word	0x40020044
 80015f0:	40020058 	.word	0x40020058
 80015f4:	4002006c 	.word	0x4002006c
 80015f8:	40020000 	.word	0x40020000

080015fc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
 8001608:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001612:	2101      	movs	r1, #1
 8001614:	fa01 f202 	lsl.w	r2, r1, r2
 8001618:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	683a      	ldr	r2, [r7, #0]
 8001620:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	2b10      	cmp	r3, #16
 8001628:	d108      	bne.n	800163c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800163a:	e007      	b.n	800164c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	68ba      	ldr	r2, [r7, #8]
 8001642:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	60da      	str	r2, [r3, #12]
}
 800164c:	bf00      	nop
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr
	...

08001658 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001658:	b480      	push	{r7}
 800165a:	b08b      	sub	sp, #44	@ 0x2c
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001662:	2300      	movs	r3, #0
 8001664:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001666:	2300      	movs	r3, #0
 8001668:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800166a:	e169      	b.n	8001940 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800166c:	2201      	movs	r2, #1
 800166e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	69fa      	ldr	r2, [r7, #28]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	429a      	cmp	r2, r3
 8001686:	f040 8158 	bne.w	800193a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	4a9a      	ldr	r2, [pc, #616]	@ (80018f8 <HAL_GPIO_Init+0x2a0>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d05e      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 8001694:	4a98      	ldr	r2, [pc, #608]	@ (80018f8 <HAL_GPIO_Init+0x2a0>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d875      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 800169a:	4a98      	ldr	r2, [pc, #608]	@ (80018fc <HAL_GPIO_Init+0x2a4>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d058      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016a0:	4a96      	ldr	r2, [pc, #600]	@ (80018fc <HAL_GPIO_Init+0x2a4>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d86f      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016a6:	4a96      	ldr	r2, [pc, #600]	@ (8001900 <HAL_GPIO_Init+0x2a8>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d052      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016ac:	4a94      	ldr	r2, [pc, #592]	@ (8001900 <HAL_GPIO_Init+0x2a8>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d869      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016b2:	4a94      	ldr	r2, [pc, #592]	@ (8001904 <HAL_GPIO_Init+0x2ac>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d04c      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016b8:	4a92      	ldr	r2, [pc, #584]	@ (8001904 <HAL_GPIO_Init+0x2ac>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d863      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016be:	4a92      	ldr	r2, [pc, #584]	@ (8001908 <HAL_GPIO_Init+0x2b0>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d046      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016c4:	4a90      	ldr	r2, [pc, #576]	@ (8001908 <HAL_GPIO_Init+0x2b0>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d85d      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016ca:	2b12      	cmp	r3, #18
 80016cc:	d82a      	bhi.n	8001724 <HAL_GPIO_Init+0xcc>
 80016ce:	2b12      	cmp	r3, #18
 80016d0:	d859      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016d2:	a201      	add	r2, pc, #4	@ (adr r2, 80016d8 <HAL_GPIO_Init+0x80>)
 80016d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d8:	08001753 	.word	0x08001753
 80016dc:	0800172d 	.word	0x0800172d
 80016e0:	0800173f 	.word	0x0800173f
 80016e4:	08001781 	.word	0x08001781
 80016e8:	08001787 	.word	0x08001787
 80016ec:	08001787 	.word	0x08001787
 80016f0:	08001787 	.word	0x08001787
 80016f4:	08001787 	.word	0x08001787
 80016f8:	08001787 	.word	0x08001787
 80016fc:	08001787 	.word	0x08001787
 8001700:	08001787 	.word	0x08001787
 8001704:	08001787 	.word	0x08001787
 8001708:	08001787 	.word	0x08001787
 800170c:	08001787 	.word	0x08001787
 8001710:	08001787 	.word	0x08001787
 8001714:	08001787 	.word	0x08001787
 8001718:	08001787 	.word	0x08001787
 800171c:	08001735 	.word	0x08001735
 8001720:	08001749 	.word	0x08001749
 8001724:	4a79      	ldr	r2, [pc, #484]	@ (800190c <HAL_GPIO_Init+0x2b4>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d013      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800172a:	e02c      	b.n	8001786 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	623b      	str	r3, [r7, #32]
          break;
 8001732:	e029      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	3304      	adds	r3, #4
 800173a:	623b      	str	r3, [r7, #32]
          break;
 800173c:	e024      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	3308      	adds	r3, #8
 8001744:	623b      	str	r3, [r7, #32]
          break;
 8001746:	e01f      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	330c      	adds	r3, #12
 800174e:	623b      	str	r3, [r7, #32]
          break;
 8001750:	e01a      	b.n	8001788 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800175a:	2304      	movs	r3, #4
 800175c:	623b      	str	r3, [r7, #32]
          break;
 800175e:	e013      	b.n	8001788 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d105      	bne.n	8001774 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001768:	2308      	movs	r3, #8
 800176a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69fa      	ldr	r2, [r7, #28]
 8001770:	611a      	str	r2, [r3, #16]
          break;
 8001772:	e009      	b.n	8001788 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001774:	2308      	movs	r3, #8
 8001776:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	69fa      	ldr	r2, [r7, #28]
 800177c:	615a      	str	r2, [r3, #20]
          break;
 800177e:	e003      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]
          break;
 8001784:	e000      	b.n	8001788 <HAL_GPIO_Init+0x130>
          break;
 8001786:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	2bff      	cmp	r3, #255	@ 0xff
 800178c:	d801      	bhi.n	8001792 <HAL_GPIO_Init+0x13a>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	e001      	b.n	8001796 <HAL_GPIO_Init+0x13e>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3304      	adds	r3, #4
 8001796:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	2bff      	cmp	r3, #255	@ 0xff
 800179c:	d802      	bhi.n	80017a4 <HAL_GPIO_Init+0x14c>
 800179e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	e002      	b.n	80017aa <HAL_GPIO_Init+0x152>
 80017a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a6:	3b08      	subs	r3, #8
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	210f      	movs	r1, #15
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	fa01 f303 	lsl.w	r3, r1, r3
 80017b8:	43db      	mvns	r3, r3
 80017ba:	401a      	ands	r2, r3
 80017bc:	6a39      	ldr	r1, [r7, #32]
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	fa01 f303 	lsl.w	r3, r1, r3
 80017c4:	431a      	orrs	r2, r3
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	f000 80b1 	beq.w	800193a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017d8:	4b4d      	ldr	r3, [pc, #308]	@ (8001910 <HAL_GPIO_Init+0x2b8>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	4a4c      	ldr	r2, [pc, #304]	@ (8001910 <HAL_GPIO_Init+0x2b8>)
 80017de:	f043 0301 	orr.w	r3, r3, #1
 80017e2:	6193      	str	r3, [r2, #24]
 80017e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001910 <HAL_GPIO_Init+0x2b8>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	f003 0301 	and.w	r3, r3, #1
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017f0:	4a48      	ldr	r2, [pc, #288]	@ (8001914 <HAL_GPIO_Init+0x2bc>)
 80017f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f4:	089b      	lsrs	r3, r3, #2
 80017f6:	3302      	adds	r3, #2
 80017f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	220f      	movs	r2, #15
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	4013      	ands	r3, r2
 8001812:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a40      	ldr	r2, [pc, #256]	@ (8001918 <HAL_GPIO_Init+0x2c0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d013      	beq.n	8001844 <HAL_GPIO_Init+0x1ec>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a3f      	ldr	r2, [pc, #252]	@ (800191c <HAL_GPIO_Init+0x2c4>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d00d      	beq.n	8001840 <HAL_GPIO_Init+0x1e8>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a3e      	ldr	r2, [pc, #248]	@ (8001920 <HAL_GPIO_Init+0x2c8>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d007      	beq.n	800183c <HAL_GPIO_Init+0x1e4>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a3d      	ldr	r2, [pc, #244]	@ (8001924 <HAL_GPIO_Init+0x2cc>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d101      	bne.n	8001838 <HAL_GPIO_Init+0x1e0>
 8001834:	2303      	movs	r3, #3
 8001836:	e006      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 8001838:	2304      	movs	r3, #4
 800183a:	e004      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 800183c:	2302      	movs	r3, #2
 800183e:	e002      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 8001840:	2301      	movs	r3, #1
 8001842:	e000      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 8001844:	2300      	movs	r3, #0
 8001846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001848:	f002 0203 	and.w	r2, r2, #3
 800184c:	0092      	lsls	r2, r2, #2
 800184e:	4093      	lsls	r3, r2
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	4313      	orrs	r3, r2
 8001854:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001856:	492f      	ldr	r1, [pc, #188]	@ (8001914 <HAL_GPIO_Init+0x2bc>)
 8001858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185a:	089b      	lsrs	r3, r3, #2
 800185c:	3302      	adds	r3, #2
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d006      	beq.n	800187e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001870:	4b2d      	ldr	r3, [pc, #180]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	492c      	ldr	r1, [pc, #176]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	4313      	orrs	r3, r2
 800187a:	608b      	str	r3, [r1, #8]
 800187c:	e006      	b.n	800188c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800187e:	4b2a      	ldr	r3, [pc, #168]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001880:	689a      	ldr	r2, [r3, #8]
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	43db      	mvns	r3, r3
 8001886:	4928      	ldr	r1, [pc, #160]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001888:	4013      	ands	r3, r2
 800188a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d006      	beq.n	80018a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001898:	4b23      	ldr	r3, [pc, #140]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 800189a:	68da      	ldr	r2, [r3, #12]
 800189c:	4922      	ldr	r1, [pc, #136]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	60cb      	str	r3, [r1, #12]
 80018a4:	e006      	b.n	80018b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018a6:	4b20      	ldr	r3, [pc, #128]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018a8:	68da      	ldr	r2, [r3, #12]
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	491e      	ldr	r1, [pc, #120]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d006      	beq.n	80018ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018c0:	4b19      	ldr	r3, [pc, #100]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018c2:	685a      	ldr	r2, [r3, #4]
 80018c4:	4918      	ldr	r1, [pc, #96]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	604b      	str	r3, [r1, #4]
 80018cc:	e006      	b.n	80018dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018ce:	4b16      	ldr	r3, [pc, #88]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018d0:	685a      	ldr	r2, [r3, #4]
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	43db      	mvns	r3, r3
 80018d6:	4914      	ldr	r1, [pc, #80]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018d8:	4013      	ands	r3, r2
 80018da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d021      	beq.n	800192c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	490e      	ldr	r1, [pc, #56]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	600b      	str	r3, [r1, #0]
 80018f4:	e021      	b.n	800193a <HAL_GPIO_Init+0x2e2>
 80018f6:	bf00      	nop
 80018f8:	10320000 	.word	0x10320000
 80018fc:	10310000 	.word	0x10310000
 8001900:	10220000 	.word	0x10220000
 8001904:	10210000 	.word	0x10210000
 8001908:	10120000 	.word	0x10120000
 800190c:	10110000 	.word	0x10110000
 8001910:	40021000 	.word	0x40021000
 8001914:	40010000 	.word	0x40010000
 8001918:	40010800 	.word	0x40010800
 800191c:	40010c00 	.word	0x40010c00
 8001920:	40011000 	.word	0x40011000
 8001924:	40011400 	.word	0x40011400
 8001928:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800192c:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <HAL_GPIO_Init+0x304>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	43db      	mvns	r3, r3
 8001934:	4909      	ldr	r1, [pc, #36]	@ (800195c <HAL_GPIO_Init+0x304>)
 8001936:	4013      	ands	r3, r2
 8001938:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800193a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193c:	3301      	adds	r3, #1
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001946:	fa22 f303 	lsr.w	r3, r2, r3
 800194a:	2b00      	cmp	r3, #0
 800194c:	f47f ae8e 	bne.w	800166c <HAL_GPIO_Init+0x14>
  }
}
 8001950:	bf00      	nop
 8001952:	bf00      	nop
 8001954:	372c      	adds	r7, #44	@ 0x2c
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr
 800195c:	40010400 	.word	0x40010400

08001960 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	460b      	mov	r3, r1
 800196a:	807b      	strh	r3, [r7, #2]
 800196c:	4613      	mov	r3, r2
 800196e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001970:	787b      	ldrb	r3, [r7, #1]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001976:	887a      	ldrh	r2, [r7, #2]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800197c:	e003      	b.n	8001986 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800197e:	887b      	ldrh	r3, [r7, #2]
 8001980:	041a      	lsls	r2, r3, #16
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	611a      	str	r2, [r3, #16]
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr

08001990 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d101      	bne.n	80019a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e272      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f000 8087 	beq.w	8001abe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019b0:	4b92      	ldr	r3, [pc, #584]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f003 030c 	and.w	r3, r3, #12
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d00c      	beq.n	80019d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019bc:	4b8f      	ldr	r3, [pc, #572]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f003 030c 	and.w	r3, r3, #12
 80019c4:	2b08      	cmp	r3, #8
 80019c6:	d112      	bne.n	80019ee <HAL_RCC_OscConfig+0x5e>
 80019c8:	4b8c      	ldr	r3, [pc, #560]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019d4:	d10b      	bne.n	80019ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019d6:	4b89      	ldr	r3, [pc, #548]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d06c      	beq.n	8001abc <HAL_RCC_OscConfig+0x12c>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d168      	bne.n	8001abc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e24c      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019f6:	d106      	bne.n	8001a06 <HAL_RCC_OscConfig+0x76>
 80019f8:	4b80      	ldr	r3, [pc, #512]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a7f      	ldr	r2, [pc, #508]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 80019fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a02:	6013      	str	r3, [r2, #0]
 8001a04:	e02e      	b.n	8001a64 <HAL_RCC_OscConfig+0xd4>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d10c      	bne.n	8001a28 <HAL_RCC_OscConfig+0x98>
 8001a0e:	4b7b      	ldr	r3, [pc, #492]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a7a      	ldr	r2, [pc, #488]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a18:	6013      	str	r3, [r2, #0]
 8001a1a:	4b78      	ldr	r3, [pc, #480]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a77      	ldr	r2, [pc, #476]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a20:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a24:	6013      	str	r3, [r2, #0]
 8001a26:	e01d      	b.n	8001a64 <HAL_RCC_OscConfig+0xd4>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a30:	d10c      	bne.n	8001a4c <HAL_RCC_OscConfig+0xbc>
 8001a32:	4b72      	ldr	r3, [pc, #456]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a71      	ldr	r2, [pc, #452]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a3c:	6013      	str	r3, [r2, #0]
 8001a3e:	4b6f      	ldr	r3, [pc, #444]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a6e      	ldr	r2, [pc, #440]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a48:	6013      	str	r3, [r2, #0]
 8001a4a:	e00b      	b.n	8001a64 <HAL_RCC_OscConfig+0xd4>
 8001a4c:	4b6b      	ldr	r3, [pc, #428]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a6a      	ldr	r2, [pc, #424]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a56:	6013      	str	r3, [r2, #0]
 8001a58:	4b68      	ldr	r3, [pc, #416]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a67      	ldr	r2, [pc, #412]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a62:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d013      	beq.n	8001a94 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a6c:	f7ff fa16 	bl	8000e9c <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a72:	e008      	b.n	8001a86 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a74:	f7ff fa12 	bl	8000e9c <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b64      	cmp	r3, #100	@ 0x64
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e200      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a86:	4b5d      	ldr	r3, [pc, #372]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d0f0      	beq.n	8001a74 <HAL_RCC_OscConfig+0xe4>
 8001a92:	e014      	b.n	8001abe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a94:	f7ff fa02 	bl	8000e9c <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a9c:	f7ff f9fe 	bl	8000e9c <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b64      	cmp	r3, #100	@ 0x64
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e1ec      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aae:	4b53      	ldr	r3, [pc, #332]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1f0      	bne.n	8001a9c <HAL_RCC_OscConfig+0x10c>
 8001aba:	e000      	b.n	8001abe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001abc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d063      	beq.n	8001b92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aca:	4b4c      	ldr	r3, [pc, #304]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f003 030c 	and.w	r3, r3, #12
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d00b      	beq.n	8001aee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ad6:	4b49      	ldr	r3, [pc, #292]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f003 030c 	and.w	r3, r3, #12
 8001ade:	2b08      	cmp	r3, #8
 8001ae0:	d11c      	bne.n	8001b1c <HAL_RCC_OscConfig+0x18c>
 8001ae2:	4b46      	ldr	r3, [pc, #280]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d116      	bne.n	8001b1c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aee:	4b43      	ldr	r3, [pc, #268]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d005      	beq.n	8001b06 <HAL_RCC_OscConfig+0x176>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d001      	beq.n	8001b06 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e1c0      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b06:	4b3d      	ldr	r3, [pc, #244]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	695b      	ldr	r3, [r3, #20]
 8001b12:	00db      	lsls	r3, r3, #3
 8001b14:	4939      	ldr	r1, [pc, #228]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001b16:	4313      	orrs	r3, r2
 8001b18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b1a:	e03a      	b.n	8001b92 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	691b      	ldr	r3, [r3, #16]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d020      	beq.n	8001b66 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b24:	4b36      	ldr	r3, [pc, #216]	@ (8001c00 <HAL_RCC_OscConfig+0x270>)
 8001b26:	2201      	movs	r2, #1
 8001b28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b2a:	f7ff f9b7 	bl	8000e9c <HAL_GetTick>
 8001b2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b30:	e008      	b.n	8001b44 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b32:	f7ff f9b3 	bl	8000e9c <HAL_GetTick>
 8001b36:	4602      	mov	r2, r0
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d901      	bls.n	8001b44 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e1a1      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b44:	4b2d      	ldr	r3, [pc, #180]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d0f0      	beq.n	8001b32 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b50:	4b2a      	ldr	r3, [pc, #168]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	695b      	ldr	r3, [r3, #20]
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	4927      	ldr	r1, [pc, #156]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001b60:	4313      	orrs	r3, r2
 8001b62:	600b      	str	r3, [r1, #0]
 8001b64:	e015      	b.n	8001b92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b66:	4b26      	ldr	r3, [pc, #152]	@ (8001c00 <HAL_RCC_OscConfig+0x270>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b6c:	f7ff f996 	bl	8000e9c <HAL_GetTick>
 8001b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b72:	e008      	b.n	8001b86 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b74:	f7ff f992 	bl	8000e9c <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e180      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b86:	4b1d      	ldr	r3, [pc, #116]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d1f0      	bne.n	8001b74 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0308 	and.w	r3, r3, #8
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d03a      	beq.n	8001c14 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	699b      	ldr	r3, [r3, #24]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d019      	beq.n	8001bda <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ba6:	4b17      	ldr	r3, [pc, #92]	@ (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001ba8:	2201      	movs	r2, #1
 8001baa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bac:	f7ff f976 	bl	8000e9c <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bb4:	f7ff f972 	bl	8000e9c <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e160      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001bfc <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d0f0      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001bd2:	2001      	movs	r0, #1
 8001bd4:	f000 face 	bl	8002174 <RCC_Delay>
 8001bd8:	e01c      	b.n	8001c14 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bda:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be0:	f7ff f95c 	bl	8000e9c <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001be6:	e00f      	b.n	8001c08 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001be8:	f7ff f958 	bl	8000e9c <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d908      	bls.n	8001c08 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e146      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
 8001bfa:	bf00      	nop
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	42420000 	.word	0x42420000
 8001c04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c08:	4b92      	ldr	r3, [pc, #584]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1e9      	bne.n	8001be8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 80a6 	beq.w	8001d6e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c22:	2300      	movs	r3, #0
 8001c24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c26:	4b8b      	ldr	r3, [pc, #556]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d10d      	bne.n	8001c4e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c32:	4b88      	ldr	r3, [pc, #544]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001c34:	69db      	ldr	r3, [r3, #28]
 8001c36:	4a87      	ldr	r2, [pc, #540]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001c38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c3c:	61d3      	str	r3, [r2, #28]
 8001c3e:	4b85      	ldr	r3, [pc, #532]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c4e:	4b82      	ldr	r3, [pc, #520]	@ (8001e58 <HAL_RCC_OscConfig+0x4c8>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d118      	bne.n	8001c8c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c5a:	4b7f      	ldr	r3, [pc, #508]	@ (8001e58 <HAL_RCC_OscConfig+0x4c8>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a7e      	ldr	r2, [pc, #504]	@ (8001e58 <HAL_RCC_OscConfig+0x4c8>)
 8001c60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c66:	f7ff f919 	bl	8000e9c <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c6c:	e008      	b.n	8001c80 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c6e:	f7ff f915 	bl	8000e9c <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b64      	cmp	r3, #100	@ 0x64
 8001c7a:	d901      	bls.n	8001c80 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e103      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c80:	4b75      	ldr	r3, [pc, #468]	@ (8001e58 <HAL_RCC_OscConfig+0x4c8>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0f0      	beq.n	8001c6e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d106      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x312>
 8001c94:	4b6f      	ldr	r3, [pc, #444]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	4a6e      	ldr	r2, [pc, #440]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001c9a:	f043 0301 	orr.w	r3, r3, #1
 8001c9e:	6213      	str	r3, [r2, #32]
 8001ca0:	e02d      	b.n	8001cfe <HAL_RCC_OscConfig+0x36e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d10c      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x334>
 8001caa:	4b6a      	ldr	r3, [pc, #424]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cac:	6a1b      	ldr	r3, [r3, #32]
 8001cae:	4a69      	ldr	r2, [pc, #420]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cb0:	f023 0301 	bic.w	r3, r3, #1
 8001cb4:	6213      	str	r3, [r2, #32]
 8001cb6:	4b67      	ldr	r3, [pc, #412]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cb8:	6a1b      	ldr	r3, [r3, #32]
 8001cba:	4a66      	ldr	r2, [pc, #408]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cbc:	f023 0304 	bic.w	r3, r3, #4
 8001cc0:	6213      	str	r3, [r2, #32]
 8001cc2:	e01c      	b.n	8001cfe <HAL_RCC_OscConfig+0x36e>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	2b05      	cmp	r3, #5
 8001cca:	d10c      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x356>
 8001ccc:	4b61      	ldr	r3, [pc, #388]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cce:	6a1b      	ldr	r3, [r3, #32]
 8001cd0:	4a60      	ldr	r2, [pc, #384]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cd2:	f043 0304 	orr.w	r3, r3, #4
 8001cd6:	6213      	str	r3, [r2, #32]
 8001cd8:	4b5e      	ldr	r3, [pc, #376]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cda:	6a1b      	ldr	r3, [r3, #32]
 8001cdc:	4a5d      	ldr	r2, [pc, #372]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cde:	f043 0301 	orr.w	r3, r3, #1
 8001ce2:	6213      	str	r3, [r2, #32]
 8001ce4:	e00b      	b.n	8001cfe <HAL_RCC_OscConfig+0x36e>
 8001ce6:	4b5b      	ldr	r3, [pc, #364]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001ce8:	6a1b      	ldr	r3, [r3, #32]
 8001cea:	4a5a      	ldr	r2, [pc, #360]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cec:	f023 0301 	bic.w	r3, r3, #1
 8001cf0:	6213      	str	r3, [r2, #32]
 8001cf2:	4b58      	ldr	r3, [pc, #352]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cf4:	6a1b      	ldr	r3, [r3, #32]
 8001cf6:	4a57      	ldr	r2, [pc, #348]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001cf8:	f023 0304 	bic.w	r3, r3, #4
 8001cfc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d015      	beq.n	8001d32 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d06:	f7ff f8c9 	bl	8000e9c <HAL_GetTick>
 8001d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d0c:	e00a      	b.n	8001d24 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d0e:	f7ff f8c5 	bl	8000e9c <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e0b1      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d24:	4b4b      	ldr	r3, [pc, #300]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001d26:	6a1b      	ldr	r3, [r3, #32]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0ee      	beq.n	8001d0e <HAL_RCC_OscConfig+0x37e>
 8001d30:	e014      	b.n	8001d5c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d32:	f7ff f8b3 	bl	8000e9c <HAL_GetTick>
 8001d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d38:	e00a      	b.n	8001d50 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d3a:	f7ff f8af 	bl	8000e9c <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e09b      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d50:	4b40      	ldr	r3, [pc, #256]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001d52:	6a1b      	ldr	r3, [r3, #32]
 8001d54:	f003 0302 	and.w	r3, r3, #2
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d1ee      	bne.n	8001d3a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d5c:	7dfb      	ldrb	r3, [r7, #23]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d105      	bne.n	8001d6e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d62:	4b3c      	ldr	r3, [pc, #240]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	4a3b      	ldr	r2, [pc, #236]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001d68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d6c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 8087 	beq.w	8001e86 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d78:	4b36      	ldr	r3, [pc, #216]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f003 030c 	and.w	r3, r3, #12
 8001d80:	2b08      	cmp	r3, #8
 8001d82:	d061      	beq.n	8001e48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69db      	ldr	r3, [r3, #28]
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d146      	bne.n	8001e1a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d8c:	4b33      	ldr	r3, [pc, #204]	@ (8001e5c <HAL_RCC_OscConfig+0x4cc>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d92:	f7ff f883 	bl	8000e9c <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d9a:	f7ff f87f 	bl	8000e9c <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e06d      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dac:	4b29      	ldr	r3, [pc, #164]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d1f0      	bne.n	8001d9a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a1b      	ldr	r3, [r3, #32]
 8001dbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dc0:	d108      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001dc2:	4b24      	ldr	r3, [pc, #144]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	4921      	ldr	r1, [pc, #132]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a19      	ldr	r1, [r3, #32]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de4:	430b      	orrs	r3, r1
 8001de6:	491b      	ldr	r1, [pc, #108]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dec:	4b1b      	ldr	r3, [pc, #108]	@ (8001e5c <HAL_RCC_OscConfig+0x4cc>)
 8001dee:	2201      	movs	r2, #1
 8001df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df2:	f7ff f853 	bl	8000e9c <HAL_GetTick>
 8001df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dfa:	f7ff f84f 	bl	8000e9c <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e03d      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e0c:	4b11      	ldr	r3, [pc, #68]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d0f0      	beq.n	8001dfa <HAL_RCC_OscConfig+0x46a>
 8001e18:	e035      	b.n	8001e86 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e1a:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <HAL_RCC_OscConfig+0x4cc>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e20:	f7ff f83c 	bl	8000e9c <HAL_GetTick>
 8001e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e26:	e008      	b.n	8001e3a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e28:	f7ff f838 	bl	8000e9c <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e026      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e3a:	4b06      	ldr	r3, [pc, #24]	@ (8001e54 <HAL_RCC_OscConfig+0x4c4>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1f0      	bne.n	8001e28 <HAL_RCC_OscConfig+0x498>
 8001e46:	e01e      	b.n	8001e86 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69db      	ldr	r3, [r3, #28]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d107      	bne.n	8001e60 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e019      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40007000 	.word	0x40007000
 8001e5c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e60:	4b0b      	ldr	r3, [pc, #44]	@ (8001e90 <HAL_RCC_OscConfig+0x500>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d106      	bne.n	8001e82 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d001      	beq.n	8001e86 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e000      	b.n	8001e88 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3718      	adds	r7, #24
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40021000 	.word	0x40021000

08001e94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d101      	bne.n	8001ea8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e0d0      	b.n	800204a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ea8:	4b6a      	ldr	r3, [pc, #424]	@ (8002054 <HAL_RCC_ClockConfig+0x1c0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0307 	and.w	r3, r3, #7
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d910      	bls.n	8001ed8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb6:	4b67      	ldr	r3, [pc, #412]	@ (8002054 <HAL_RCC_ClockConfig+0x1c0>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f023 0207 	bic.w	r2, r3, #7
 8001ebe:	4965      	ldr	r1, [pc, #404]	@ (8002054 <HAL_RCC_ClockConfig+0x1c0>)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec6:	4b63      	ldr	r3, [pc, #396]	@ (8002054 <HAL_RCC_ClockConfig+0x1c0>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0307 	and.w	r3, r3, #7
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d001      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e0b8      	b.n	800204a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d020      	beq.n	8001f26 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0304 	and.w	r3, r3, #4
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d005      	beq.n	8001efc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ef0:	4b59      	ldr	r3, [pc, #356]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	4a58      	ldr	r2, [pc, #352]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001efa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0308 	and.w	r3, r3, #8
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d005      	beq.n	8001f14 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f08:	4b53      	ldr	r3, [pc, #332]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	4a52      	ldr	r2, [pc, #328]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001f12:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f14:	4b50      	ldr	r3, [pc, #320]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	494d      	ldr	r1, [pc, #308]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001f22:	4313      	orrs	r3, r2
 8001f24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d040      	beq.n	8001fb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d107      	bne.n	8001f4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3a:	4b47      	ldr	r3, [pc, #284]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d115      	bne.n	8001f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e07f      	b.n	800204a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d107      	bne.n	8001f62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f52:	4b41      	ldr	r3, [pc, #260]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d109      	bne.n	8001f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e073      	b.n	800204a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f62:	4b3d      	ldr	r3, [pc, #244]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e06b      	b.n	800204a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f72:	4b39      	ldr	r3, [pc, #228]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f023 0203 	bic.w	r2, r3, #3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	4936      	ldr	r1, [pc, #216]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f84:	f7fe ff8a 	bl	8000e9c <HAL_GetTick>
 8001f88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f8a:	e00a      	b.n	8001fa2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f8c:	f7fe ff86 	bl	8000e9c <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e053      	b.n	800204a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fa2:	4b2d      	ldr	r3, [pc, #180]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f003 020c 	and.w	r2, r3, #12
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d1eb      	bne.n	8001f8c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fb4:	4b27      	ldr	r3, [pc, #156]	@ (8002054 <HAL_RCC_ClockConfig+0x1c0>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0307 	and.w	r3, r3, #7
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d210      	bcs.n	8001fe4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fc2:	4b24      	ldr	r3, [pc, #144]	@ (8002054 <HAL_RCC_ClockConfig+0x1c0>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f023 0207 	bic.w	r2, r3, #7
 8001fca:	4922      	ldr	r1, [pc, #136]	@ (8002054 <HAL_RCC_ClockConfig+0x1c0>)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fd2:	4b20      	ldr	r3, [pc, #128]	@ (8002054 <HAL_RCC_ClockConfig+0x1c0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	683a      	ldr	r2, [r7, #0]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d001      	beq.n	8001fe4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e032      	b.n	800204a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d008      	beq.n	8002002 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ff0:	4b19      	ldr	r3, [pc, #100]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	4916      	ldr	r1, [pc, #88]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffe:	4313      	orrs	r3, r2
 8002000:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0308 	and.w	r3, r3, #8
 800200a:	2b00      	cmp	r3, #0
 800200c:	d009      	beq.n	8002022 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800200e:	4b12      	ldr	r3, [pc, #72]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	490e      	ldr	r1, [pc, #56]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 800201e:	4313      	orrs	r3, r2
 8002020:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002022:	f000 f821 	bl	8002068 <HAL_RCC_GetSysClockFreq>
 8002026:	4602      	mov	r2, r0
 8002028:	4b0b      	ldr	r3, [pc, #44]	@ (8002058 <HAL_RCC_ClockConfig+0x1c4>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	091b      	lsrs	r3, r3, #4
 800202e:	f003 030f 	and.w	r3, r3, #15
 8002032:	490a      	ldr	r1, [pc, #40]	@ (800205c <HAL_RCC_ClockConfig+0x1c8>)
 8002034:	5ccb      	ldrb	r3, [r1, r3]
 8002036:	fa22 f303 	lsr.w	r3, r2, r3
 800203a:	4a09      	ldr	r2, [pc, #36]	@ (8002060 <HAL_RCC_ClockConfig+0x1cc>)
 800203c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800203e:	4b09      	ldr	r3, [pc, #36]	@ (8002064 <HAL_RCC_ClockConfig+0x1d0>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f7fe fee8 	bl	8000e18 <HAL_InitTick>

  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40022000 	.word	0x40022000
 8002058:	40021000 	.word	0x40021000
 800205c:	08004370 	.word	0x08004370
 8002060:	20000040 	.word	0x20000040
 8002064:	20000044 	.word	0x20000044

08002068 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002068:	b480      	push	{r7}
 800206a:	b087      	sub	sp, #28
 800206c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800206e:	2300      	movs	r3, #0
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	2300      	movs	r3, #0
 8002074:	60bb      	str	r3, [r7, #8]
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
 800207a:	2300      	movs	r3, #0
 800207c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002082:	4b1e      	ldr	r3, [pc, #120]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x94>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f003 030c 	and.w	r3, r3, #12
 800208e:	2b04      	cmp	r3, #4
 8002090:	d002      	beq.n	8002098 <HAL_RCC_GetSysClockFreq+0x30>
 8002092:	2b08      	cmp	r3, #8
 8002094:	d003      	beq.n	800209e <HAL_RCC_GetSysClockFreq+0x36>
 8002096:	e027      	b.n	80020e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002098:	4b19      	ldr	r3, [pc, #100]	@ (8002100 <HAL_RCC_GetSysClockFreq+0x98>)
 800209a:	613b      	str	r3, [r7, #16]
      break;
 800209c:	e027      	b.n	80020ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	0c9b      	lsrs	r3, r3, #18
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	4a17      	ldr	r2, [pc, #92]	@ (8002104 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020a8:	5cd3      	ldrb	r3, [r2, r3]
 80020aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d010      	beq.n	80020d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80020b6:	4b11      	ldr	r3, [pc, #68]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x94>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	0c5b      	lsrs	r3, r3, #17
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	4a11      	ldr	r2, [pc, #68]	@ (8002108 <HAL_RCC_GetSysClockFreq+0xa0>)
 80020c2:	5cd3      	ldrb	r3, [r2, r3]
 80020c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002100 <HAL_RCC_GetSysClockFreq+0x98>)
 80020ca:	fb03 f202 	mul.w	r2, r3, r2
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d4:	617b      	str	r3, [r7, #20]
 80020d6:	e004      	b.n	80020e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a0c      	ldr	r2, [pc, #48]	@ (800210c <HAL_RCC_GetSysClockFreq+0xa4>)
 80020dc:	fb02 f303 	mul.w	r3, r2, r3
 80020e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	613b      	str	r3, [r7, #16]
      break;
 80020e6:	e002      	b.n	80020ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020e8:	4b05      	ldr	r3, [pc, #20]	@ (8002100 <HAL_RCC_GetSysClockFreq+0x98>)
 80020ea:	613b      	str	r3, [r7, #16]
      break;
 80020ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ee:	693b      	ldr	r3, [r7, #16]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	371c      	adds	r7, #28
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	40021000 	.word	0x40021000
 8002100:	007a1200 	.word	0x007a1200
 8002104:	08004388 	.word	0x08004388
 8002108:	08004398 	.word	0x08004398
 800210c:	003d0900 	.word	0x003d0900

08002110 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002114:	4b02      	ldr	r3, [pc, #8]	@ (8002120 <HAL_RCC_GetHCLKFreq+0x10>)
 8002116:	681b      	ldr	r3, [r3, #0]
}
 8002118:	4618      	mov	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr
 8002120:	20000040 	.word	0x20000040

08002124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002128:	f7ff fff2 	bl	8002110 <HAL_RCC_GetHCLKFreq>
 800212c:	4602      	mov	r2, r0
 800212e:	4b05      	ldr	r3, [pc, #20]	@ (8002144 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	0a1b      	lsrs	r3, r3, #8
 8002134:	f003 0307 	and.w	r3, r3, #7
 8002138:	4903      	ldr	r1, [pc, #12]	@ (8002148 <HAL_RCC_GetPCLK1Freq+0x24>)
 800213a:	5ccb      	ldrb	r3, [r1, r3]
 800213c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002140:	4618      	mov	r0, r3
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40021000 	.word	0x40021000
 8002148:	08004380 	.word	0x08004380

0800214c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002150:	f7ff ffde 	bl	8002110 <HAL_RCC_GetHCLKFreq>
 8002154:	4602      	mov	r2, r0
 8002156:	4b05      	ldr	r3, [pc, #20]	@ (800216c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	0adb      	lsrs	r3, r3, #11
 800215c:	f003 0307 	and.w	r3, r3, #7
 8002160:	4903      	ldr	r1, [pc, #12]	@ (8002170 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002162:	5ccb      	ldrb	r3, [r1, r3]
 8002164:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002168:	4618      	mov	r0, r3
 800216a:	bd80      	pop	{r7, pc}
 800216c:	40021000 	.word	0x40021000
 8002170:	08004380 	.word	0x08004380

08002174 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800217c:	4b0a      	ldr	r3, [pc, #40]	@ (80021a8 <RCC_Delay+0x34>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a0a      	ldr	r2, [pc, #40]	@ (80021ac <RCC_Delay+0x38>)
 8002182:	fba2 2303 	umull	r2, r3, r2, r3
 8002186:	0a5b      	lsrs	r3, r3, #9
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	fb02 f303 	mul.w	r3, r2, r3
 800218e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002190:	bf00      	nop
  }
  while (Delay --);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	1e5a      	subs	r2, r3, #1
 8002196:	60fa      	str	r2, [r7, #12]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d1f9      	bne.n	8002190 <RCC_Delay+0x1c>
}
 800219c:	bf00      	nop
 800219e:	bf00      	nop
 80021a0:	3714      	adds	r7, #20
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bc80      	pop	{r7}
 80021a6:	4770      	bx	lr
 80021a8:	20000040 	.word	0x20000040
 80021ac:	10624dd3 	.word	0x10624dd3

080021b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d101      	bne.n	80021c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e041      	b.n	8002246 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d106      	bne.n	80021dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7fe fb7c 	bl	80008d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2202      	movs	r2, #2
 80021e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3304      	adds	r3, #4
 80021ec:	4619      	mov	r1, r3
 80021ee:	4610      	mov	r0, r2
 80021f0:	f000 f8f4 	bl	80023dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2201      	movs	r2, #1
 8002210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2201      	movs	r2, #1
 8002218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2201      	movs	r2, #1
 8002220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2201      	movs	r2, #1
 8002230:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b084      	sub	sp, #16
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
 8002256:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002258:	2300      	movs	r3, #0
 800225a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002262:	2b01      	cmp	r3, #1
 8002264:	d101      	bne.n	800226a <HAL_TIM_ConfigClockSource+0x1c>
 8002266:	2302      	movs	r3, #2
 8002268:	e0b4      	b.n	80023d4 <HAL_TIM_ConfigClockSource+0x186>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2202      	movs	r2, #2
 8002276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002288:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002290:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68ba      	ldr	r2, [r7, #8]
 8002298:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022a2:	d03e      	beq.n	8002322 <HAL_TIM_ConfigClockSource+0xd4>
 80022a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022a8:	f200 8087 	bhi.w	80023ba <HAL_TIM_ConfigClockSource+0x16c>
 80022ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022b0:	f000 8086 	beq.w	80023c0 <HAL_TIM_ConfigClockSource+0x172>
 80022b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022b8:	d87f      	bhi.n	80023ba <HAL_TIM_ConfigClockSource+0x16c>
 80022ba:	2b70      	cmp	r3, #112	@ 0x70
 80022bc:	d01a      	beq.n	80022f4 <HAL_TIM_ConfigClockSource+0xa6>
 80022be:	2b70      	cmp	r3, #112	@ 0x70
 80022c0:	d87b      	bhi.n	80023ba <HAL_TIM_ConfigClockSource+0x16c>
 80022c2:	2b60      	cmp	r3, #96	@ 0x60
 80022c4:	d050      	beq.n	8002368 <HAL_TIM_ConfigClockSource+0x11a>
 80022c6:	2b60      	cmp	r3, #96	@ 0x60
 80022c8:	d877      	bhi.n	80023ba <HAL_TIM_ConfigClockSource+0x16c>
 80022ca:	2b50      	cmp	r3, #80	@ 0x50
 80022cc:	d03c      	beq.n	8002348 <HAL_TIM_ConfigClockSource+0xfa>
 80022ce:	2b50      	cmp	r3, #80	@ 0x50
 80022d0:	d873      	bhi.n	80023ba <HAL_TIM_ConfigClockSource+0x16c>
 80022d2:	2b40      	cmp	r3, #64	@ 0x40
 80022d4:	d058      	beq.n	8002388 <HAL_TIM_ConfigClockSource+0x13a>
 80022d6:	2b40      	cmp	r3, #64	@ 0x40
 80022d8:	d86f      	bhi.n	80023ba <HAL_TIM_ConfigClockSource+0x16c>
 80022da:	2b30      	cmp	r3, #48	@ 0x30
 80022dc:	d064      	beq.n	80023a8 <HAL_TIM_ConfigClockSource+0x15a>
 80022de:	2b30      	cmp	r3, #48	@ 0x30
 80022e0:	d86b      	bhi.n	80023ba <HAL_TIM_ConfigClockSource+0x16c>
 80022e2:	2b20      	cmp	r3, #32
 80022e4:	d060      	beq.n	80023a8 <HAL_TIM_ConfigClockSource+0x15a>
 80022e6:	2b20      	cmp	r3, #32
 80022e8:	d867      	bhi.n	80023ba <HAL_TIM_ConfigClockSource+0x16c>
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d05c      	beq.n	80023a8 <HAL_TIM_ConfigClockSource+0x15a>
 80022ee:	2b10      	cmp	r3, #16
 80022f0:	d05a      	beq.n	80023a8 <HAL_TIM_ConfigClockSource+0x15a>
 80022f2:	e062      	b.n	80023ba <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002304:	f000 f94f 	bl	80025a6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002316:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	609a      	str	r2, [r3, #8]
      break;
 8002320:	e04f      	b.n	80023c2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002332:	f000 f938 	bl	80025a6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002344:	609a      	str	r2, [r3, #8]
      break;
 8002346:	e03c      	b.n	80023c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002354:	461a      	mov	r2, r3
 8002356:	f000 f8af 	bl	80024b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2150      	movs	r1, #80	@ 0x50
 8002360:	4618      	mov	r0, r3
 8002362:	f000 f906 	bl	8002572 <TIM_ITRx_SetConfig>
      break;
 8002366:	e02c      	b.n	80023c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002374:	461a      	mov	r2, r3
 8002376:	f000 f8cd 	bl	8002514 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2160      	movs	r1, #96	@ 0x60
 8002380:	4618      	mov	r0, r3
 8002382:	f000 f8f6 	bl	8002572 <TIM_ITRx_SetConfig>
      break;
 8002386:	e01c      	b.n	80023c2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002394:	461a      	mov	r2, r3
 8002396:	f000 f88f 	bl	80024b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2140      	movs	r1, #64	@ 0x40
 80023a0:	4618      	mov	r0, r3
 80023a2:	f000 f8e6 	bl	8002572 <TIM_ITRx_SetConfig>
      break;
 80023a6:	e00c      	b.n	80023c2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4619      	mov	r1, r3
 80023b2:	4610      	mov	r0, r2
 80023b4:	f000 f8dd 	bl	8002572 <TIM_ITRx_SetConfig>
      break;
 80023b8:	e003      	b.n	80023c2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	73fb      	strb	r3, [r7, #15]
      break;
 80023be:	e000      	b.n	80023c2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80023c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2201      	movs	r2, #1
 80023c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80023d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a2f      	ldr	r2, [pc, #188]	@ (80024ac <TIM_Base_SetConfig+0xd0>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d00b      	beq.n	800240c <TIM_Base_SetConfig+0x30>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023fa:	d007      	beq.n	800240c <TIM_Base_SetConfig+0x30>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a2c      	ldr	r2, [pc, #176]	@ (80024b0 <TIM_Base_SetConfig+0xd4>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d003      	beq.n	800240c <TIM_Base_SetConfig+0x30>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a2b      	ldr	r2, [pc, #172]	@ (80024b4 <TIM_Base_SetConfig+0xd8>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d108      	bne.n	800241e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002412:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	4313      	orrs	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a22      	ldr	r2, [pc, #136]	@ (80024ac <TIM_Base_SetConfig+0xd0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d00b      	beq.n	800243e <TIM_Base_SetConfig+0x62>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800242c:	d007      	beq.n	800243e <TIM_Base_SetConfig+0x62>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a1f      	ldr	r2, [pc, #124]	@ (80024b0 <TIM_Base_SetConfig+0xd4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d003      	beq.n	800243e <TIM_Base_SetConfig+0x62>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a1e      	ldr	r2, [pc, #120]	@ (80024b4 <TIM_Base_SetConfig+0xd8>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d108      	bne.n	8002450 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002444:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	4313      	orrs	r3, r2
 800244e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	4313      	orrs	r3, r2
 800245c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68fa      	ldr	r2, [r7, #12]
 8002462:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	689a      	ldr	r2, [r3, #8]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a0d      	ldr	r2, [pc, #52]	@ (80024ac <TIM_Base_SetConfig+0xd0>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d103      	bne.n	8002484 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	691a      	ldr	r2, [r3, #16]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	2b00      	cmp	r3, #0
 8002494:	d005      	beq.n	80024a2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	f023 0201 	bic.w	r2, r3, #1
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	611a      	str	r2, [r3, #16]
  }
}
 80024a2:	bf00      	nop
 80024a4:	3714      	adds	r7, #20
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bc80      	pop	{r7}
 80024aa:	4770      	bx	lr
 80024ac:	40012c00 	.word	0x40012c00
 80024b0:	40000400 	.word	0x40000400
 80024b4:	40000800 	.word	0x40000800

080024b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b087      	sub	sp, #28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6a1b      	ldr	r3, [r3, #32]
 80024c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6a1b      	ldr	r3, [r3, #32]
 80024ce:	f023 0201 	bic.w	r2, r3, #1
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	f023 030a 	bic.w	r3, r3, #10
 80024f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	693a      	ldr	r2, [r7, #16]
 8002502:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	621a      	str	r2, [r3, #32]
}
 800250a:	bf00      	nop
 800250c:	371c      	adds	r7, #28
 800250e:	46bd      	mov	sp, r7
 8002510:	bc80      	pop	{r7}
 8002512:	4770      	bx	lr

08002514 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002514:	b480      	push	{r7}
 8002516:	b087      	sub	sp, #28
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6a1b      	ldr	r3, [r3, #32]
 8002524:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a1b      	ldr	r3, [r3, #32]
 800252a:	f023 0210 	bic.w	r2, r3, #16
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800253e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	031b      	lsls	r3, r3, #12
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	4313      	orrs	r3, r2
 8002548:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002550:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	4313      	orrs	r3, r2
 800255a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	621a      	str	r2, [r3, #32]
}
 8002568:	bf00      	nop
 800256a:	371c      	adds	r7, #28
 800256c:	46bd      	mov	sp, r7
 800256e:	bc80      	pop	{r7}
 8002570:	4770      	bx	lr

08002572 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002572:	b480      	push	{r7}
 8002574:	b085      	sub	sp, #20
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
 800257a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002588:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	4313      	orrs	r3, r2
 8002590:	f043 0307 	orr.w	r3, r3, #7
 8002594:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	609a      	str	r2, [r3, #8]
}
 800259c:	bf00      	nop
 800259e:	3714      	adds	r7, #20
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr

080025a6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b087      	sub	sp, #28
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	60f8      	str	r0, [r7, #12]
 80025ae:	60b9      	str	r1, [r7, #8]
 80025b0:	607a      	str	r2, [r7, #4]
 80025b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80025c0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	021a      	lsls	r2, r3, #8
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	431a      	orrs	r2, r3
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	609a      	str	r2, [r3, #8]
}
 80025da:	bf00      	nop
 80025dc:	371c      	adds	r7, #28
 80025de:	46bd      	mov	sp, r7
 80025e0:	bc80      	pop	{r7}
 80025e2:	4770      	bx	lr

080025e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e046      	b.n	800268a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2202      	movs	r2, #2
 8002608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002622:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68fa      	ldr	r2, [r7, #12]
 800262a:	4313      	orrs	r3, r2
 800262c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68fa      	ldr	r2, [r7, #12]
 8002634:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a16      	ldr	r2, [pc, #88]	@ (8002694 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d00e      	beq.n	800265e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002648:	d009      	beq.n	800265e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a12      	ldr	r2, [pc, #72]	@ (8002698 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d004      	beq.n	800265e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a10      	ldr	r2, [pc, #64]	@ (800269c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d10c      	bne.n	8002678 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002664:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	4313      	orrs	r3, r2
 800266e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	68ba      	ldr	r2, [r7, #8]
 8002676:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	3714      	adds	r7, #20
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr
 8002694:	40012c00 	.word	0x40012c00
 8002698:	40000400 	.word	0x40000400
 800269c:	40000800 	.word	0x40000800

080026a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e042      	b.n	8002738 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d106      	bne.n	80026cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7fe fa60 	bl	8000b8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2224      	movs	r2, #36	@ 0x24
 80026d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80026e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 ffed 	bl	80036c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80026f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	695a      	ldr	r2, [r3, #20]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002708:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68da      	ldr	r2, [r3, #12]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002718:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2220      	movs	r2, #32
 8002724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2220      	movs	r2, #32
 800272c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b08a      	sub	sp, #40	@ 0x28
 8002744:	af02      	add	r7, sp, #8
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	603b      	str	r3, [r7, #0]
 800274c:	4613      	mov	r3, r2
 800274e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b20      	cmp	r3, #32
 800275e:	d175      	bne.n	800284c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d002      	beq.n	800276c <HAL_UART_Transmit+0x2c>
 8002766:	88fb      	ldrh	r3, [r7, #6]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e06e      	b.n	800284e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2221      	movs	r2, #33	@ 0x21
 800277a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800277e:	f7fe fb8d 	bl	8000e9c <HAL_GetTick>
 8002782:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	88fa      	ldrh	r2, [r7, #6]
 8002788:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	88fa      	ldrh	r2, [r7, #6]
 800278e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002798:	d108      	bne.n	80027ac <HAL_UART_Transmit+0x6c>
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d104      	bne.n	80027ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	61bb      	str	r3, [r7, #24]
 80027aa:	e003      	b.n	80027b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027b0:	2300      	movs	r3, #0
 80027b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80027b4:	e02e      	b.n	8002814 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	2200      	movs	r2, #0
 80027be:	2180      	movs	r1, #128	@ 0x80
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 fcc9 	bl	8003158 <UART_WaitOnFlagUntilTimeout>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d005      	beq.n	80027d8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2220      	movs	r2, #32
 80027d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e03a      	b.n	800284e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10b      	bne.n	80027f6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	881b      	ldrh	r3, [r3, #0]
 80027e2:	461a      	mov	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	3302      	adds	r3, #2
 80027f2:	61bb      	str	r3, [r7, #24]
 80027f4:	e007      	b.n	8002806 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	781a      	ldrb	r2, [r3, #0]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	3301      	adds	r3, #1
 8002804:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800280a:	b29b      	uxth	r3, r3
 800280c:	3b01      	subs	r3, #1
 800280e:	b29a      	uxth	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002818:	b29b      	uxth	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1cb      	bne.n	80027b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	9300      	str	r3, [sp, #0]
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	2200      	movs	r2, #0
 8002826:	2140      	movs	r1, #64	@ 0x40
 8002828:	68f8      	ldr	r0, [r7, #12]
 800282a:	f000 fc95 	bl	8003158 <UART_WaitOnFlagUntilTimeout>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d005      	beq.n	8002840 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2220      	movs	r2, #32
 8002838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e006      	b.n	800284e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2220      	movs	r2, #32
 8002844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002848:	2300      	movs	r3, #0
 800284a:	e000      	b.n	800284e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800284c:	2302      	movs	r3, #2
  }
}
 800284e:	4618      	mov	r0, r3
 8002850:	3720      	adds	r7, #32
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b084      	sub	sp, #16
 800285a:	af00      	add	r7, sp, #0
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	4613      	mov	r3, r2
 8002862:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800286a:	b2db      	uxtb	r3, r3
 800286c:	2b20      	cmp	r3, #32
 800286e:	d112      	bne.n	8002896 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d002      	beq.n	800287c <HAL_UART_Receive_DMA+0x26>
 8002876:	88fb      	ldrh	r3, [r7, #6]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e00b      	b.n	8002898 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2200      	movs	r2, #0
 8002884:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002886:	88fb      	ldrh	r3, [r7, #6]
 8002888:	461a      	mov	r2, r3
 800288a:	68b9      	ldr	r1, [r7, #8]
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f000 fcbd 	bl	800320c <UART_Start_Receive_DMA>
 8002892:	4603      	mov	r3, r0
 8002894:	e000      	b.n	8002898 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002896:	2302      	movs	r3, #2
  }
}
 8002898:	4618      	mov	r0, r3
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b090      	sub	sp, #64	@ 0x40
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	bf14      	ite	ne
 80028ba:	2301      	movne	r3, #1
 80028bc:	2300      	moveq	r3, #0
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b21      	cmp	r3, #33	@ 0x21
 80028cc:	d128      	bne.n	8002920 <HAL_UART_DMAStop+0x80>
 80028ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d025      	beq.n	8002920 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	3314      	adds	r3, #20
 80028da:	627b      	str	r3, [r7, #36]	@ 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028de:	e853 3f00 	ldrex	r3, [r3]
 80028e2:	623b      	str	r3, [r7, #32]
   return(result);
 80028e4:	6a3b      	ldr	r3, [r7, #32]
 80028e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	3314      	adds	r3, #20
 80028f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80028f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80028f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80028fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028fc:	e841 2300 	strex	r3, r2, [r1]
 8002900:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002904:	2b00      	cmp	r3, #0
 8002906:	d1e5      	bne.n	80028d4 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800290c:	2b00      	cmp	r3, #0
 800290e:	d004      	beq.n	800291a <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002914:	4618      	mov	r0, r3
 8002916:	f7fe fcb7 	bl	8001288 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 fd10 	bl	8003340 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800292a:	2b00      	cmp	r3, #0
 800292c:	bf14      	ite	ne
 800292e:	2301      	movne	r3, #1
 8002930:	2300      	moveq	r3, #0
 8002932:	b2db      	uxtb	r3, r3
 8002934:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b22      	cmp	r3, #34	@ 0x22
 8002940:	d128      	bne.n	8002994 <HAL_UART_DMAStop+0xf4>
 8002942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002944:	2b00      	cmp	r3, #0
 8002946:	d025      	beq.n	8002994 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	3314      	adds	r3, #20
 800294e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	e853 3f00 	ldrex	r3, [r3]
 8002956:	60fb      	str	r3, [r7, #12]
   return(result);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800295e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	3314      	adds	r3, #20
 8002966:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002968:	61fa      	str	r2, [r7, #28]
 800296a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800296c:	69b9      	ldr	r1, [r7, #24]
 800296e:	69fa      	ldr	r2, [r7, #28]
 8002970:	e841 2300 	strex	r3, r2, [r1]
 8002974:	617b      	str	r3, [r7, #20]
   return(result);
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1e5      	bne.n	8002948 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002980:	2b00      	cmp	r3, #0
 8002982:	d004      	beq.n	800298e <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002988:	4618      	mov	r0, r3
 800298a:	f7fe fc7d 	bl	8001288 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 fcfd 	bl	800338e <UART_EndRxTransfer>
  }

  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3740      	adds	r7, #64	@ 0x40
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b0ba      	sub	sp, #232	@ 0xe8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80029cc:	2300      	movs	r3, #0
 80029ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80029d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029d6:	f003 030f 	and.w	r3, r3, #15
 80029da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80029de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10f      	bne.n	8002a06 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029ea:	f003 0320 	and.w	r3, r3, #32
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d009      	beq.n	8002a06 <HAL_UART_IRQHandler+0x66>
 80029f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029f6:	f003 0320 	and.w	r3, r3, #32
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f000 fda2 	bl	8003548 <UART_Receive_IT>
      return;
 8002a04:	e25b      	b.n	8002ebe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002a06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f000 80de 	beq.w	8002bcc <HAL_UART_IRQHandler+0x22c>
 8002a10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d106      	bne.n	8002a2a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a20:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f000 80d1 	beq.w	8002bcc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d00b      	beq.n	8002a4e <HAL_UART_IRQHandler+0xae>
 8002a36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d005      	beq.n	8002a4e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a46:	f043 0201 	orr.w	r2, r3, #1
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a52:	f003 0304 	and.w	r3, r3, #4
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d00b      	beq.n	8002a72 <HAL_UART_IRQHandler+0xd2>
 8002a5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d005      	beq.n	8002a72 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6a:	f043 0202 	orr.w	r2, r3, #2
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00b      	beq.n	8002a96 <HAL_UART_IRQHandler+0xf6>
 8002a7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d005      	beq.n	8002a96 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8e:	f043 0204 	orr.w	r2, r3, #4
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a9a:	f003 0308 	and.w	r3, r3, #8
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d011      	beq.n	8002ac6 <HAL_UART_IRQHandler+0x126>
 8002aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002aa6:	f003 0320 	and.w	r3, r3, #32
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d105      	bne.n	8002aba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002aae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d005      	beq.n	8002ac6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002abe:	f043 0208 	orr.w	r2, r3, #8
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 81f2 	beq.w	8002eb4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ad4:	f003 0320 	and.w	r3, r3, #32
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d008      	beq.n	8002aee <HAL_UART_IRQHandler+0x14e>
 8002adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ae0:	f003 0320 	and.w	r3, r3, #32
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d002      	beq.n	8002aee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 fd2d 	bl	8003548 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	695b      	ldr	r3, [r3, #20]
 8002af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	bf14      	ite	ne
 8002afc:	2301      	movne	r3, #1
 8002afe:	2300      	moveq	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0a:	f003 0308 	and.w	r3, r3, #8
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d103      	bne.n	8002b1a <HAL_UART_IRQHandler+0x17a>
 8002b12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d04f      	beq.n	8002bba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f000 fc37 	bl	800338e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d041      	beq.n	8002bb2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	3314      	adds	r3, #20
 8002b34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b3c:	e853 3f00 	ldrex	r3, [r3]
 8002b40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002b44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	3314      	adds	r3, #20
 8002b56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002b5a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002b5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002b66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002b6a:	e841 2300 	strex	r3, r2, [r1]
 8002b6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002b72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1d9      	bne.n	8002b2e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d013      	beq.n	8002baa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b86:	4a7e      	ldr	r2, [pc, #504]	@ (8002d80 <HAL_UART_IRQHandler+0x3e0>)
 8002b88:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7fe fbb6 	bl	8001300 <HAL_DMA_Abort_IT>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d016      	beq.n	8002bc8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ba4:	4610      	mov	r0, r2
 8002ba6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ba8:	e00e      	b.n	8002bc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f9a5 	bl	8002efa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bb0:	e00a      	b.n	8002bc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f9a1 	bl	8002efa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bb8:	e006      	b.n	8002bc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 f99d 	bl	8002efa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002bc6:	e175      	b.n	8002eb4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bc8:	bf00      	nop
    return;
 8002bca:	e173      	b.n	8002eb4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	f040 814f 	bne.w	8002e74 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bda:	f003 0310 	and.w	r3, r3, #16
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 8148 	beq.w	8002e74 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002be4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002be8:	f003 0310 	and.w	r3, r3, #16
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 8141 	beq.w	8002e74 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60bb      	str	r3, [r7, #8]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	60bb      	str	r3, [r7, #8]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 80b6 	beq.w	8002d84 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002c24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	f000 8145 	beq.w	8002eb8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002c32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002c36:	429a      	cmp	r2, r3
 8002c38:	f080 813e 	bcs.w	8002eb8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002c42:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	2b20      	cmp	r3, #32
 8002c4c:	f000 8088 	beq.w	8002d60 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	330c      	adds	r3, #12
 8002c56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c5e:	e853 3f00 	ldrex	r3, [r3]
 8002c62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002c66:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c6e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	330c      	adds	r3, #12
 8002c78:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002c7c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002c80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c84:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002c88:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002c8c:	e841 2300 	strex	r3, r2, [r1]
 8002c90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002c94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1d9      	bne.n	8002c50 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	3314      	adds	r3, #20
 8002ca2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ca4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ca6:	e853 3f00 	ldrex	r3, [r3]
 8002caa:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002cac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002cae:	f023 0301 	bic.w	r3, r3, #1
 8002cb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	3314      	adds	r3, #20
 8002cbc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002cc0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002cc4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002cc8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002ccc:	e841 2300 	strex	r3, r2, [r1]
 8002cd0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002cd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1e1      	bne.n	8002c9c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	3314      	adds	r3, #20
 8002cde:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ce0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ce2:	e853 3f00 	ldrex	r3, [r3]
 8002ce6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002ce8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	3314      	adds	r3, #20
 8002cf8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002cfc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002cfe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d00:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002d02:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002d04:	e841 2300 	strex	r3, r2, [r1]
 8002d08:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002d0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d1e3      	bne.n	8002cd8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2220      	movs	r2, #32
 8002d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	330c      	adds	r3, #12
 8002d24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d28:	e853 3f00 	ldrex	r3, [r3]
 8002d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002d2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d30:	f023 0310 	bic.w	r3, r3, #16
 8002d34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	330c      	adds	r3, #12
 8002d3e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002d42:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002d44:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d4a:	e841 2300 	strex	r3, r2, [r1]
 8002d4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002d50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1e3      	bne.n	8002d1e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fe fa94 	bl	8001288 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2202      	movs	r2, #2
 8002d64:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	4619      	mov	r1, r3
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f8c8 	bl	8002f0c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d7c:	e09c      	b.n	8002eb8 <HAL_UART_IRQHandler+0x518>
 8002d7e:	bf00      	nop
 8002d80:	08003453 	.word	0x08003453
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f000 808e 	beq.w	8002ebc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002da0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 8089 	beq.w	8002ebc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	330c      	adds	r3, #12
 8002db0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002db4:	e853 3f00 	ldrex	r3, [r3]
 8002db8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002dc0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	330c      	adds	r3, #12
 8002dca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002dce:	647a      	str	r2, [r7, #68]	@ 0x44
 8002dd0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002dd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002dd6:	e841 2300 	strex	r3, r2, [r1]
 8002dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1e3      	bne.n	8002daa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	3314      	adds	r3, #20
 8002de8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dec:	e853 3f00 	ldrex	r3, [r3]
 8002df0:	623b      	str	r3, [r7, #32]
   return(result);
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	f023 0301 	bic.w	r3, r3, #1
 8002df8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	3314      	adds	r3, #20
 8002e02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002e06:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e0e:	e841 2300 	strex	r3, r2, [r1]
 8002e12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d1e3      	bne.n	8002de2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	330c      	adds	r3, #12
 8002e2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	e853 3f00 	ldrex	r3, [r3]
 8002e36:	60fb      	str	r3, [r7, #12]
   return(result);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f023 0310 	bic.w	r3, r3, #16
 8002e3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	330c      	adds	r3, #12
 8002e48:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002e4c:	61fa      	str	r2, [r7, #28]
 8002e4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e50:	69b9      	ldr	r1, [r7, #24]
 8002e52:	69fa      	ldr	r2, [r7, #28]
 8002e54:	e841 2300 	strex	r3, r2, [r1]
 8002e58:	617b      	str	r3, [r7, #20]
   return(result);
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1e3      	bne.n	8002e28 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2202      	movs	r2, #2
 8002e64:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002e66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f000 f84d 	bl	8002f0c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002e72:	e023      	b.n	8002ebc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002e74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d009      	beq.n	8002e94 <HAL_UART_IRQHandler+0x4f4>
 8002e80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d003      	beq.n	8002e94 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f000 faf4 	bl	800347a <UART_Transmit_IT>
    return;
 8002e92:	e014      	b.n	8002ebe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002e94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00e      	beq.n	8002ebe <HAL_UART_IRQHandler+0x51e>
 8002ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d008      	beq.n	8002ebe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 fb33 	bl	8003518 <UART_EndTransmit_IT>
    return;
 8002eb2:	e004      	b.n	8002ebe <HAL_UART_IRQHandler+0x51e>
    return;
 8002eb4:	bf00      	nop
 8002eb6:	e002      	b.n	8002ebe <HAL_UART_IRQHandler+0x51e>
      return;
 8002eb8:	bf00      	nop
 8002eba:	e000      	b.n	8002ebe <HAL_UART_IRQHandler+0x51e>
      return;
 8002ebc:	bf00      	nop
  }
}
 8002ebe:	37e8      	adds	r7, #232	@ 0xe8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bc80      	pop	{r7}
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b083      	sub	sp, #12
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr

08002efa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bc80      	pop	{r7}
 8002f0a:	4770      	bx	lr

08002f0c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bc80      	pop	{r7}
 8002f20:	4770      	bx	lr

08002f22 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b085      	sub	sp, #20
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	2300      	movs	r3, #0
 8002f30:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	b2db      	uxtb	r3, r3
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3714      	adds	r7, #20
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr

08002f5c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b09c      	sub	sp, #112	@ 0x70
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f68:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0320 	and.w	r3, r3, #32
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d172      	bne.n	800305e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002f78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	330c      	adds	r3, #12
 8002f84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f88:	e853 3f00 	ldrex	r3, [r3]
 8002f8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002f8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	330c      	adds	r3, #12
 8002f9c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002f9e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002fa0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002fa4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002fa6:	e841 2300 	strex	r3, r2, [r1]
 8002faa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002fac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d1e5      	bne.n	8002f7e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	3314      	adds	r3, #20
 8002fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fbc:	e853 3f00 	ldrex	r3, [r3]
 8002fc0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fc4:	f023 0301 	bic.w	r3, r3, #1
 8002fc8:	667b      	str	r3, [r7, #100]	@ 0x64
 8002fca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	3314      	adds	r3, #20
 8002fd0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002fd2:	647a      	str	r2, [r7, #68]	@ 0x44
 8002fd4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002fd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fda:	e841 2300 	strex	r3, r2, [r1]
 8002fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002fe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1e5      	bne.n	8002fb2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fe6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	3314      	adds	r3, #20
 8002fec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff0:	e853 3f00 	ldrex	r3, [r3]
 8002ff4:	623b      	str	r3, [r7, #32]
   return(result);
 8002ff6:	6a3b      	ldr	r3, [r7, #32]
 8002ff8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ffc:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ffe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	3314      	adds	r3, #20
 8003004:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003006:	633a      	str	r2, [r7, #48]	@ 0x30
 8003008:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800300a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800300c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800300e:	e841 2300 	strex	r3, r2, [r1]
 8003012:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1e5      	bne.n	8002fe6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800301a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800301c:	2220      	movs	r2, #32
 800301e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003022:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003026:	2b01      	cmp	r3, #1
 8003028:	d119      	bne.n	800305e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800302a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	330c      	adds	r3, #12
 8003030:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	e853 3f00 	ldrex	r3, [r3]
 8003038:	60fb      	str	r3, [r7, #12]
   return(result);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f023 0310 	bic.w	r3, r3, #16
 8003040:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003042:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	330c      	adds	r3, #12
 8003048:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800304a:	61fa      	str	r2, [r7, #28]
 800304c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800304e:	69b9      	ldr	r1, [r7, #24]
 8003050:	69fa      	ldr	r2, [r7, #28]
 8003052:	e841 2300 	strex	r3, r2, [r1]
 8003056:	617b      	str	r3, [r7, #20]
   return(result);
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1e5      	bne.n	800302a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800305e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003060:	2200      	movs	r2, #0
 8003062:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003064:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003068:	2b01      	cmp	r3, #1
 800306a:	d106      	bne.n	800307a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800306c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800306e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003070:	4619      	mov	r1, r3
 8003072:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003074:	f7ff ff4a 	bl	8002f0c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003078:	e002      	b.n	8003080 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800307a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800307c:	f7ff ff2b 	bl	8002ed6 <HAL_UART_RxCpltCallback>
}
 8003080:	bf00      	nop
 8003082:	3770      	adds	r7, #112	@ 0x70
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003094:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2201      	movs	r2, #1
 800309a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d108      	bne.n	80030b6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80030a8:	085b      	lsrs	r3, r3, #1
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	4619      	mov	r1, r3
 80030ae:	68f8      	ldr	r0, [r7, #12]
 80030b0:	f7ff ff2c 	bl	8002f0c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80030b4:	e002      	b.n	80030bc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f7ff ff16 	bl	8002ee8 <HAL_UART_RxHalfCpltCallback>
}
 80030bc:	bf00      	nop
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80030cc:	2300      	movs	r3, #0
 80030ce:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	695b      	ldr	r3, [r3, #20]
 80030dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	bf14      	ite	ne
 80030e4:	2301      	movne	r3, #1
 80030e6:	2300      	moveq	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b21      	cmp	r3, #33	@ 0x21
 80030f6:	d108      	bne.n	800310a <UART_DMAError+0x46>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d005      	beq.n	800310a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	2200      	movs	r2, #0
 8003102:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003104:	68b8      	ldr	r0, [r7, #8]
 8003106:	f000 f91b 	bl	8003340 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003114:	2b00      	cmp	r3, #0
 8003116:	bf14      	ite	ne
 8003118:	2301      	movne	r3, #1
 800311a:	2300      	moveq	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b22      	cmp	r3, #34	@ 0x22
 800312a:	d108      	bne.n	800313e <UART_DMAError+0x7a>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d005      	beq.n	800313e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	2200      	movs	r2, #0
 8003136:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003138:	68b8      	ldr	r0, [r7, #8]
 800313a:	f000 f928 	bl	800338e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003142:	f043 0210 	orr.w	r2, r3, #16
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800314a:	68b8      	ldr	r0, [r7, #8]
 800314c:	f7ff fed5 	bl	8002efa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003150:	bf00      	nop
 8003152:	3710      	adds	r7, #16
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}

08003158 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	603b      	str	r3, [r7, #0]
 8003164:	4613      	mov	r3, r2
 8003166:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003168:	e03b      	b.n	80031e2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800316a:	6a3b      	ldr	r3, [r7, #32]
 800316c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003170:	d037      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003172:	f7fd fe93 	bl	8000e9c <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	6a3a      	ldr	r2, [r7, #32]
 800317e:	429a      	cmp	r2, r3
 8003180:	d302      	bcc.n	8003188 <UART_WaitOnFlagUntilTimeout+0x30>
 8003182:	6a3b      	ldr	r3, [r7, #32]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e03a      	b.n	8003202 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	f003 0304 	and.w	r3, r3, #4
 8003196:	2b00      	cmp	r3, #0
 8003198:	d023      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2b80      	cmp	r3, #128	@ 0x80
 800319e:	d020      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	2b40      	cmp	r3, #64	@ 0x40
 80031a4:	d01d      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0308 	and.w	r3, r3, #8
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d116      	bne.n	80031e2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80031b4:	2300      	movs	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	617b      	str	r3, [r7, #20]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f000 f8df 	bl	800338e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2208      	movs	r2, #8
 80031d4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e00f      	b.n	8003202 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	4013      	ands	r3, r2
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	bf0c      	ite	eq
 80031f2:	2301      	moveq	r3, #1
 80031f4:	2300      	movne	r3, #0
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	461a      	mov	r2, r3
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d0b4      	beq.n	800316a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3718      	adds	r7, #24
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
	...

0800320c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b098      	sub	sp, #96	@ 0x60
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	4613      	mov	r3, r2
 8003218:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	88fa      	ldrh	r2, [r7, #6]
 8003224:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2222      	movs	r2, #34	@ 0x22
 8003230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003238:	4a3e      	ldr	r2, [pc, #248]	@ (8003334 <UART_Start_Receive_DMA+0x128>)
 800323a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003240:	4a3d      	ldr	r2, [pc, #244]	@ (8003338 <UART_Start_Receive_DMA+0x12c>)
 8003242:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003248:	4a3c      	ldr	r2, [pc, #240]	@ (800333c <UART_Start_Receive_DMA+0x130>)
 800324a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003250:	2200      	movs	r2, #0
 8003252:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003254:	f107 0308 	add.w	r3, r7, #8
 8003258:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	3304      	adds	r3, #4
 8003264:	4619      	mov	r1, r3
 8003266:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	88fb      	ldrh	r3, [r7, #6]
 800326c:	f7fd ffac 	bl	80011c8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003270:	2300      	movs	r3, #0
 8003272:	613b      	str	r3, [r7, #16]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	613b      	str	r3, [r7, #16]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	613b      	str	r3, [r7, #16]
 8003284:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d019      	beq.n	80032c2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	330c      	adds	r3, #12
 8003294:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003298:	e853 3f00 	ldrex	r3, [r3]
 800329c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800329e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	330c      	adds	r3, #12
 80032ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80032ae:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80032b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032b2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80032b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032b6:	e841 2300 	strex	r3, r2, [r1]
 80032ba:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80032bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1e5      	bne.n	800328e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	3314      	adds	r3, #20
 80032c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032cc:	e853 3f00 	ldrex	r3, [r3]
 80032d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80032d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d4:	f043 0301 	orr.w	r3, r3, #1
 80032d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	3314      	adds	r3, #20
 80032e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80032e2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80032e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80032e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032ea:	e841 2300 	strex	r3, r2, [r1]
 80032ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80032f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1e5      	bne.n	80032c2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	3314      	adds	r3, #20
 80032fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	e853 3f00 	ldrex	r3, [r3]
 8003304:	617b      	str	r3, [r7, #20]
   return(result);
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800330c:	653b      	str	r3, [r7, #80]	@ 0x50
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	3314      	adds	r3, #20
 8003314:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003316:	627a      	str	r2, [r7, #36]	@ 0x24
 8003318:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331a:	6a39      	ldr	r1, [r7, #32]
 800331c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800331e:	e841 2300 	strex	r3, r2, [r1]
 8003322:	61fb      	str	r3, [r7, #28]
   return(result);
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1e5      	bne.n	80032f6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3760      	adds	r7, #96	@ 0x60
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}
 8003334:	08002f5d 	.word	0x08002f5d
 8003338:	08003089 	.word	0x08003089
 800333c:	080030c5 	.word	0x080030c5

08003340 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003340:	b480      	push	{r7}
 8003342:	b089      	sub	sp, #36	@ 0x24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	330c      	adds	r3, #12
 800334e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	e853 3f00 	ldrex	r3, [r3]
 8003356:	60bb      	str	r3, [r7, #8]
   return(result);
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800335e:	61fb      	str	r3, [r7, #28]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	330c      	adds	r3, #12
 8003366:	69fa      	ldr	r2, [r7, #28]
 8003368:	61ba      	str	r2, [r7, #24]
 800336a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800336c:	6979      	ldr	r1, [r7, #20]
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	e841 2300 	strex	r3, r2, [r1]
 8003374:	613b      	str	r3, [r7, #16]
   return(result);
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d1e5      	bne.n	8003348 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2220      	movs	r2, #32
 8003380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8003384:	bf00      	nop
 8003386:	3724      	adds	r7, #36	@ 0x24
 8003388:	46bd      	mov	sp, r7
 800338a:	bc80      	pop	{r7}
 800338c:	4770      	bx	lr

0800338e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800338e:	b480      	push	{r7}
 8003390:	b095      	sub	sp, #84	@ 0x54
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	330c      	adds	r3, #12
 800339c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800339e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033a0:	e853 3f00 	ldrex	r3, [r3]
 80033a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	330c      	adds	r3, #12
 80033b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80033b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033be:	e841 2300 	strex	r3, r2, [r1]
 80033c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1e5      	bne.n	8003396 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	3314      	adds	r3, #20
 80033d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d2:	6a3b      	ldr	r3, [r7, #32]
 80033d4:	e853 3f00 	ldrex	r3, [r3]
 80033d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	3314      	adds	r3, #20
 80033e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033f2:	e841 2300 	strex	r3, r2, [r1]
 80033f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d1e5      	bne.n	80033ca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003402:	2b01      	cmp	r3, #1
 8003404:	d119      	bne.n	800343a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	330c      	adds	r3, #12
 800340c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	e853 3f00 	ldrex	r3, [r3]
 8003414:	60bb      	str	r3, [r7, #8]
   return(result);
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	f023 0310 	bic.w	r3, r3, #16
 800341c:	647b      	str	r3, [r7, #68]	@ 0x44
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	330c      	adds	r3, #12
 8003424:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003426:	61ba      	str	r2, [r7, #24]
 8003428:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800342a:	6979      	ldr	r1, [r7, #20]
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	e841 2300 	strex	r3, r2, [r1]
 8003432:	613b      	str	r3, [r7, #16]
   return(result);
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1e5      	bne.n	8003406 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2220      	movs	r2, #32
 800343e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003448:	bf00      	nop
 800344a:	3754      	adds	r7, #84	@ 0x54
 800344c:	46bd      	mov	sp, r7
 800344e:	bc80      	pop	{r7}
 8003450:	4770      	bx	lr

08003452 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	b084      	sub	sp, #16
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800346c:	68f8      	ldr	r0, [r7, #12]
 800346e:	f7ff fd44 	bl	8002efa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003472:	bf00      	nop
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800347a:	b480      	push	{r7}
 800347c:	b085      	sub	sp, #20
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b21      	cmp	r3, #33	@ 0x21
 800348c:	d13e      	bne.n	800350c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003496:	d114      	bne.n	80034c2 <UART_Transmit_IT+0x48>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d110      	bne.n	80034c2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	881b      	ldrh	r3, [r3, #0]
 80034aa:	461a      	mov	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034b4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	1c9a      	adds	r2, r3, #2
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	621a      	str	r2, [r3, #32]
 80034c0:	e008      	b.n	80034d4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	1c59      	adds	r1, r3, #1
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	6211      	str	r1, [r2, #32]
 80034cc:	781a      	ldrb	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034d8:	b29b      	uxth	r3, r3
 80034da:	3b01      	subs	r3, #1
 80034dc:	b29b      	uxth	r3, r3
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	4619      	mov	r1, r3
 80034e2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d10f      	bne.n	8003508 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80034f6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68da      	ldr	r2, [r3, #12]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003506:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003508:	2300      	movs	r3, #0
 800350a:	e000      	b.n	800350e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800350c:	2302      	movs	r3, #2
  }
}
 800350e:	4618      	mov	r0, r3
 8003510:	3714      	adds	r7, #20
 8003512:	46bd      	mov	sp, r7
 8003514:	bc80      	pop	{r7}
 8003516:	4770      	bx	lr

08003518 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68da      	ldr	r2, [r3, #12]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800352e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f7ff fcc3 	bl	8002ec4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800353e:	2300      	movs	r3, #0
}
 8003540:	4618      	mov	r0, r3
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}

08003548 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b08c      	sub	sp, #48	@ 0x30
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b22      	cmp	r3, #34	@ 0x22
 800355a:	f040 80ae 	bne.w	80036ba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003566:	d117      	bne.n	8003598 <UART_Receive_IT+0x50>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d113      	bne.n	8003598 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003570:	2300      	movs	r3, #0
 8003572:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003578:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	b29b      	uxth	r3, r3
 8003582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003586:	b29a      	uxth	r2, r3
 8003588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800358a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003590:	1c9a      	adds	r2, r3, #2
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	629a      	str	r2, [r3, #40]	@ 0x28
 8003596:	e026      	b.n	80035e6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800359e:	2300      	movs	r3, #0
 80035a0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035aa:	d007      	beq.n	80035bc <UART_Receive_IT+0x74>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10a      	bne.n	80035ca <UART_Receive_IT+0x82>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d106      	bne.n	80035ca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	b2da      	uxtb	r2, r3
 80035c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035c6:	701a      	strb	r2, [r3, #0]
 80035c8:	e008      	b.n	80035dc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035d6:	b2da      	uxtb	r2, r3
 80035d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035da:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e0:	1c5a      	adds	r2, r3, #1
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	4619      	mov	r1, r3
 80035f4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d15d      	bne.n	80036b6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68da      	ldr	r2, [r3, #12]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 0220 	bic.w	r2, r2, #32
 8003608:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68da      	ldr	r2, [r3, #12]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003618:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	695a      	ldr	r2, [r3, #20]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f022 0201 	bic.w	r2, r2, #1
 8003628:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2220      	movs	r2, #32
 800362e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363c:	2b01      	cmp	r3, #1
 800363e:	d135      	bne.n	80036ac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	330c      	adds	r3, #12
 800364c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	e853 3f00 	ldrex	r3, [r3]
 8003654:	613b      	str	r3, [r7, #16]
   return(result);
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	f023 0310 	bic.w	r3, r3, #16
 800365c:	627b      	str	r3, [r7, #36]	@ 0x24
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	330c      	adds	r3, #12
 8003664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003666:	623a      	str	r2, [r7, #32]
 8003668:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800366a:	69f9      	ldr	r1, [r7, #28]
 800366c:	6a3a      	ldr	r2, [r7, #32]
 800366e:	e841 2300 	strex	r3, r2, [r1]
 8003672:	61bb      	str	r3, [r7, #24]
   return(result);
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1e5      	bne.n	8003646 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0310 	and.w	r3, r3, #16
 8003684:	2b10      	cmp	r3, #16
 8003686:	d10a      	bne.n	800369e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003688:	2300      	movs	r3, #0
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	60fb      	str	r3, [r7, #12]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	60fb      	str	r3, [r7, #12]
 800369c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80036a2:	4619      	mov	r1, r3
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f7ff fc31 	bl	8002f0c <HAL_UARTEx_RxEventCallback>
 80036aa:	e002      	b.n	80036b2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7ff fc12 	bl	8002ed6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80036b2:	2300      	movs	r3, #0
 80036b4:	e002      	b.n	80036bc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80036b6:	2300      	movs	r3, #0
 80036b8:	e000      	b.n	80036bc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80036ba:	2302      	movs	r3, #2
  }
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3730      	adds	r7, #48	@ 0x30
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	689a      	ldr	r2, [r3, #8]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	431a      	orrs	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80036fe:	f023 030c 	bic.w	r3, r3, #12
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6812      	ldr	r2, [r2, #0]
 8003706:	68b9      	ldr	r1, [r7, #8]
 8003708:	430b      	orrs	r3, r1
 800370a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	699a      	ldr	r2, [r3, #24]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a2c      	ldr	r2, [pc, #176]	@ (80037d8 <UART_SetConfig+0x114>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d103      	bne.n	8003734 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800372c:	f7fe fd0e 	bl	800214c <HAL_RCC_GetPCLK2Freq>
 8003730:	60f8      	str	r0, [r7, #12]
 8003732:	e002      	b.n	800373a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003734:	f7fe fcf6 	bl	8002124 <HAL_RCC_GetPCLK1Freq>
 8003738:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	4613      	mov	r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	009a      	lsls	r2, r3, #2
 8003744:	441a      	add	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003750:	4a22      	ldr	r2, [pc, #136]	@ (80037dc <UART_SetConfig+0x118>)
 8003752:	fba2 2303 	umull	r2, r3, r2, r3
 8003756:	095b      	lsrs	r3, r3, #5
 8003758:	0119      	lsls	r1, r3, #4
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	4613      	mov	r3, r2
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	4413      	add	r3, r2
 8003762:	009a      	lsls	r2, r3, #2
 8003764:	441a      	add	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003770:	4b1a      	ldr	r3, [pc, #104]	@ (80037dc <UART_SetConfig+0x118>)
 8003772:	fba3 0302 	umull	r0, r3, r3, r2
 8003776:	095b      	lsrs	r3, r3, #5
 8003778:	2064      	movs	r0, #100	@ 0x64
 800377a:	fb00 f303 	mul.w	r3, r0, r3
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	011b      	lsls	r3, r3, #4
 8003782:	3332      	adds	r3, #50	@ 0x32
 8003784:	4a15      	ldr	r2, [pc, #84]	@ (80037dc <UART_SetConfig+0x118>)
 8003786:	fba2 2303 	umull	r2, r3, r2, r3
 800378a:	095b      	lsrs	r3, r3, #5
 800378c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003790:	4419      	add	r1, r3
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	4613      	mov	r3, r2
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	4413      	add	r3, r2
 800379a:	009a      	lsls	r2, r3, #2
 800379c:	441a      	add	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80037a8:	4b0c      	ldr	r3, [pc, #48]	@ (80037dc <UART_SetConfig+0x118>)
 80037aa:	fba3 0302 	umull	r0, r3, r3, r2
 80037ae:	095b      	lsrs	r3, r3, #5
 80037b0:	2064      	movs	r0, #100	@ 0x64
 80037b2:	fb00 f303 	mul.w	r3, r0, r3
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	3332      	adds	r3, #50	@ 0x32
 80037bc:	4a07      	ldr	r2, [pc, #28]	@ (80037dc <UART_SetConfig+0x118>)
 80037be:	fba2 2303 	umull	r2, r3, r2, r3
 80037c2:	095b      	lsrs	r3, r3, #5
 80037c4:	f003 020f 	and.w	r2, r3, #15
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	440a      	add	r2, r1
 80037ce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80037d0:	bf00      	nop
 80037d2:	3710      	adds	r7, #16
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40013800 	.word	0x40013800
 80037dc:	51eb851f 	.word	0x51eb851f

080037e0 <siprintf>:
 80037e0:	b40e      	push	{r1, r2, r3}
 80037e2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80037e6:	b510      	push	{r4, lr}
 80037e8:	2400      	movs	r4, #0
 80037ea:	b09d      	sub	sp, #116	@ 0x74
 80037ec:	ab1f      	add	r3, sp, #124	@ 0x7c
 80037ee:	9002      	str	r0, [sp, #8]
 80037f0:	9006      	str	r0, [sp, #24]
 80037f2:	9107      	str	r1, [sp, #28]
 80037f4:	9104      	str	r1, [sp, #16]
 80037f6:	4809      	ldr	r0, [pc, #36]	@ (800381c <siprintf+0x3c>)
 80037f8:	4909      	ldr	r1, [pc, #36]	@ (8003820 <siprintf+0x40>)
 80037fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80037fe:	9105      	str	r1, [sp, #20]
 8003800:	6800      	ldr	r0, [r0, #0]
 8003802:	a902      	add	r1, sp, #8
 8003804:	9301      	str	r3, [sp, #4]
 8003806:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003808:	f000 f9a0 	bl	8003b4c <_svfiprintf_r>
 800380c:	9b02      	ldr	r3, [sp, #8]
 800380e:	701c      	strb	r4, [r3, #0]
 8003810:	b01d      	add	sp, #116	@ 0x74
 8003812:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003816:	b003      	add	sp, #12
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	2000004c 	.word	0x2000004c
 8003820:	ffff0208 	.word	0xffff0208

08003824 <memset>:
 8003824:	4603      	mov	r3, r0
 8003826:	4402      	add	r2, r0
 8003828:	4293      	cmp	r3, r2
 800382a:	d100      	bne.n	800382e <memset+0xa>
 800382c:	4770      	bx	lr
 800382e:	f803 1b01 	strb.w	r1, [r3], #1
 8003832:	e7f9      	b.n	8003828 <memset+0x4>

08003834 <__errno>:
 8003834:	4b01      	ldr	r3, [pc, #4]	@ (800383c <__errno+0x8>)
 8003836:	6818      	ldr	r0, [r3, #0]
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	2000004c 	.word	0x2000004c

08003840 <__libc_init_array>:
 8003840:	b570      	push	{r4, r5, r6, lr}
 8003842:	2600      	movs	r6, #0
 8003844:	4d0c      	ldr	r5, [pc, #48]	@ (8003878 <__libc_init_array+0x38>)
 8003846:	4c0d      	ldr	r4, [pc, #52]	@ (800387c <__libc_init_array+0x3c>)
 8003848:	1b64      	subs	r4, r4, r5
 800384a:	10a4      	asrs	r4, r4, #2
 800384c:	42a6      	cmp	r6, r4
 800384e:	d109      	bne.n	8003864 <__libc_init_array+0x24>
 8003850:	f000 fc76 	bl	8004140 <_init>
 8003854:	2600      	movs	r6, #0
 8003856:	4d0a      	ldr	r5, [pc, #40]	@ (8003880 <__libc_init_array+0x40>)
 8003858:	4c0a      	ldr	r4, [pc, #40]	@ (8003884 <__libc_init_array+0x44>)
 800385a:	1b64      	subs	r4, r4, r5
 800385c:	10a4      	asrs	r4, r4, #2
 800385e:	42a6      	cmp	r6, r4
 8003860:	d105      	bne.n	800386e <__libc_init_array+0x2e>
 8003862:	bd70      	pop	{r4, r5, r6, pc}
 8003864:	f855 3b04 	ldr.w	r3, [r5], #4
 8003868:	4798      	blx	r3
 800386a:	3601      	adds	r6, #1
 800386c:	e7ee      	b.n	800384c <__libc_init_array+0xc>
 800386e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003872:	4798      	blx	r3
 8003874:	3601      	adds	r6, #1
 8003876:	e7f2      	b.n	800385e <__libc_init_array+0x1e>
 8003878:	080043d0 	.word	0x080043d0
 800387c:	080043d0 	.word	0x080043d0
 8003880:	080043d0 	.word	0x080043d0
 8003884:	080043d4 	.word	0x080043d4

08003888 <__retarget_lock_acquire_recursive>:
 8003888:	4770      	bx	lr

0800388a <__retarget_lock_release_recursive>:
 800388a:	4770      	bx	lr

0800388c <memcpy>:
 800388c:	440a      	add	r2, r1
 800388e:	4291      	cmp	r1, r2
 8003890:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003894:	d100      	bne.n	8003898 <memcpy+0xc>
 8003896:	4770      	bx	lr
 8003898:	b510      	push	{r4, lr}
 800389a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800389e:	4291      	cmp	r1, r2
 80038a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80038a4:	d1f9      	bne.n	800389a <memcpy+0xe>
 80038a6:	bd10      	pop	{r4, pc}

080038a8 <_free_r>:
 80038a8:	b538      	push	{r3, r4, r5, lr}
 80038aa:	4605      	mov	r5, r0
 80038ac:	2900      	cmp	r1, #0
 80038ae:	d040      	beq.n	8003932 <_free_r+0x8a>
 80038b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038b4:	1f0c      	subs	r4, r1, #4
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	bfb8      	it	lt
 80038ba:	18e4      	addlt	r4, r4, r3
 80038bc:	f000 f8de 	bl	8003a7c <__malloc_lock>
 80038c0:	4a1c      	ldr	r2, [pc, #112]	@ (8003934 <_free_r+0x8c>)
 80038c2:	6813      	ldr	r3, [r2, #0]
 80038c4:	b933      	cbnz	r3, 80038d4 <_free_r+0x2c>
 80038c6:	6063      	str	r3, [r4, #4]
 80038c8:	6014      	str	r4, [r2, #0]
 80038ca:	4628      	mov	r0, r5
 80038cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038d0:	f000 b8da 	b.w	8003a88 <__malloc_unlock>
 80038d4:	42a3      	cmp	r3, r4
 80038d6:	d908      	bls.n	80038ea <_free_r+0x42>
 80038d8:	6820      	ldr	r0, [r4, #0]
 80038da:	1821      	adds	r1, r4, r0
 80038dc:	428b      	cmp	r3, r1
 80038de:	bf01      	itttt	eq
 80038e0:	6819      	ldreq	r1, [r3, #0]
 80038e2:	685b      	ldreq	r3, [r3, #4]
 80038e4:	1809      	addeq	r1, r1, r0
 80038e6:	6021      	streq	r1, [r4, #0]
 80038e8:	e7ed      	b.n	80038c6 <_free_r+0x1e>
 80038ea:	461a      	mov	r2, r3
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	b10b      	cbz	r3, 80038f4 <_free_r+0x4c>
 80038f0:	42a3      	cmp	r3, r4
 80038f2:	d9fa      	bls.n	80038ea <_free_r+0x42>
 80038f4:	6811      	ldr	r1, [r2, #0]
 80038f6:	1850      	adds	r0, r2, r1
 80038f8:	42a0      	cmp	r0, r4
 80038fa:	d10b      	bne.n	8003914 <_free_r+0x6c>
 80038fc:	6820      	ldr	r0, [r4, #0]
 80038fe:	4401      	add	r1, r0
 8003900:	1850      	adds	r0, r2, r1
 8003902:	4283      	cmp	r3, r0
 8003904:	6011      	str	r1, [r2, #0]
 8003906:	d1e0      	bne.n	80038ca <_free_r+0x22>
 8003908:	6818      	ldr	r0, [r3, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	4408      	add	r0, r1
 800390e:	6010      	str	r0, [r2, #0]
 8003910:	6053      	str	r3, [r2, #4]
 8003912:	e7da      	b.n	80038ca <_free_r+0x22>
 8003914:	d902      	bls.n	800391c <_free_r+0x74>
 8003916:	230c      	movs	r3, #12
 8003918:	602b      	str	r3, [r5, #0]
 800391a:	e7d6      	b.n	80038ca <_free_r+0x22>
 800391c:	6820      	ldr	r0, [r4, #0]
 800391e:	1821      	adds	r1, r4, r0
 8003920:	428b      	cmp	r3, r1
 8003922:	bf01      	itttt	eq
 8003924:	6819      	ldreq	r1, [r3, #0]
 8003926:	685b      	ldreq	r3, [r3, #4]
 8003928:	1809      	addeq	r1, r1, r0
 800392a:	6021      	streq	r1, [r4, #0]
 800392c:	6063      	str	r3, [r4, #4]
 800392e:	6054      	str	r4, [r2, #4]
 8003930:	e7cb      	b.n	80038ca <_free_r+0x22>
 8003932:	bd38      	pop	{r3, r4, r5, pc}
 8003934:	20000754 	.word	0x20000754

08003938 <sbrk_aligned>:
 8003938:	b570      	push	{r4, r5, r6, lr}
 800393a:	4e0f      	ldr	r6, [pc, #60]	@ (8003978 <sbrk_aligned+0x40>)
 800393c:	460c      	mov	r4, r1
 800393e:	6831      	ldr	r1, [r6, #0]
 8003940:	4605      	mov	r5, r0
 8003942:	b911      	cbnz	r1, 800394a <sbrk_aligned+0x12>
 8003944:	f000 fba8 	bl	8004098 <_sbrk_r>
 8003948:	6030      	str	r0, [r6, #0]
 800394a:	4621      	mov	r1, r4
 800394c:	4628      	mov	r0, r5
 800394e:	f000 fba3 	bl	8004098 <_sbrk_r>
 8003952:	1c43      	adds	r3, r0, #1
 8003954:	d103      	bne.n	800395e <sbrk_aligned+0x26>
 8003956:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800395a:	4620      	mov	r0, r4
 800395c:	bd70      	pop	{r4, r5, r6, pc}
 800395e:	1cc4      	adds	r4, r0, #3
 8003960:	f024 0403 	bic.w	r4, r4, #3
 8003964:	42a0      	cmp	r0, r4
 8003966:	d0f8      	beq.n	800395a <sbrk_aligned+0x22>
 8003968:	1a21      	subs	r1, r4, r0
 800396a:	4628      	mov	r0, r5
 800396c:	f000 fb94 	bl	8004098 <_sbrk_r>
 8003970:	3001      	adds	r0, #1
 8003972:	d1f2      	bne.n	800395a <sbrk_aligned+0x22>
 8003974:	e7ef      	b.n	8003956 <sbrk_aligned+0x1e>
 8003976:	bf00      	nop
 8003978:	20000750 	.word	0x20000750

0800397c <_malloc_r>:
 800397c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003980:	1ccd      	adds	r5, r1, #3
 8003982:	f025 0503 	bic.w	r5, r5, #3
 8003986:	3508      	adds	r5, #8
 8003988:	2d0c      	cmp	r5, #12
 800398a:	bf38      	it	cc
 800398c:	250c      	movcc	r5, #12
 800398e:	2d00      	cmp	r5, #0
 8003990:	4606      	mov	r6, r0
 8003992:	db01      	blt.n	8003998 <_malloc_r+0x1c>
 8003994:	42a9      	cmp	r1, r5
 8003996:	d904      	bls.n	80039a2 <_malloc_r+0x26>
 8003998:	230c      	movs	r3, #12
 800399a:	6033      	str	r3, [r6, #0]
 800399c:	2000      	movs	r0, #0
 800399e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003a78 <_malloc_r+0xfc>
 80039a6:	f000 f869 	bl	8003a7c <__malloc_lock>
 80039aa:	f8d8 3000 	ldr.w	r3, [r8]
 80039ae:	461c      	mov	r4, r3
 80039b0:	bb44      	cbnz	r4, 8003a04 <_malloc_r+0x88>
 80039b2:	4629      	mov	r1, r5
 80039b4:	4630      	mov	r0, r6
 80039b6:	f7ff ffbf 	bl	8003938 <sbrk_aligned>
 80039ba:	1c43      	adds	r3, r0, #1
 80039bc:	4604      	mov	r4, r0
 80039be:	d158      	bne.n	8003a72 <_malloc_r+0xf6>
 80039c0:	f8d8 4000 	ldr.w	r4, [r8]
 80039c4:	4627      	mov	r7, r4
 80039c6:	2f00      	cmp	r7, #0
 80039c8:	d143      	bne.n	8003a52 <_malloc_r+0xd6>
 80039ca:	2c00      	cmp	r4, #0
 80039cc:	d04b      	beq.n	8003a66 <_malloc_r+0xea>
 80039ce:	6823      	ldr	r3, [r4, #0]
 80039d0:	4639      	mov	r1, r7
 80039d2:	4630      	mov	r0, r6
 80039d4:	eb04 0903 	add.w	r9, r4, r3
 80039d8:	f000 fb5e 	bl	8004098 <_sbrk_r>
 80039dc:	4581      	cmp	r9, r0
 80039de:	d142      	bne.n	8003a66 <_malloc_r+0xea>
 80039e0:	6821      	ldr	r1, [r4, #0]
 80039e2:	4630      	mov	r0, r6
 80039e4:	1a6d      	subs	r5, r5, r1
 80039e6:	4629      	mov	r1, r5
 80039e8:	f7ff ffa6 	bl	8003938 <sbrk_aligned>
 80039ec:	3001      	adds	r0, #1
 80039ee:	d03a      	beq.n	8003a66 <_malloc_r+0xea>
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	442b      	add	r3, r5
 80039f4:	6023      	str	r3, [r4, #0]
 80039f6:	f8d8 3000 	ldr.w	r3, [r8]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	bb62      	cbnz	r2, 8003a58 <_malloc_r+0xdc>
 80039fe:	f8c8 7000 	str.w	r7, [r8]
 8003a02:	e00f      	b.n	8003a24 <_malloc_r+0xa8>
 8003a04:	6822      	ldr	r2, [r4, #0]
 8003a06:	1b52      	subs	r2, r2, r5
 8003a08:	d420      	bmi.n	8003a4c <_malloc_r+0xd0>
 8003a0a:	2a0b      	cmp	r2, #11
 8003a0c:	d917      	bls.n	8003a3e <_malloc_r+0xc2>
 8003a0e:	1961      	adds	r1, r4, r5
 8003a10:	42a3      	cmp	r3, r4
 8003a12:	6025      	str	r5, [r4, #0]
 8003a14:	bf18      	it	ne
 8003a16:	6059      	strne	r1, [r3, #4]
 8003a18:	6863      	ldr	r3, [r4, #4]
 8003a1a:	bf08      	it	eq
 8003a1c:	f8c8 1000 	streq.w	r1, [r8]
 8003a20:	5162      	str	r2, [r4, r5]
 8003a22:	604b      	str	r3, [r1, #4]
 8003a24:	4630      	mov	r0, r6
 8003a26:	f000 f82f 	bl	8003a88 <__malloc_unlock>
 8003a2a:	f104 000b 	add.w	r0, r4, #11
 8003a2e:	1d23      	adds	r3, r4, #4
 8003a30:	f020 0007 	bic.w	r0, r0, #7
 8003a34:	1ac2      	subs	r2, r0, r3
 8003a36:	bf1c      	itt	ne
 8003a38:	1a1b      	subne	r3, r3, r0
 8003a3a:	50a3      	strne	r3, [r4, r2]
 8003a3c:	e7af      	b.n	800399e <_malloc_r+0x22>
 8003a3e:	6862      	ldr	r2, [r4, #4]
 8003a40:	42a3      	cmp	r3, r4
 8003a42:	bf0c      	ite	eq
 8003a44:	f8c8 2000 	streq.w	r2, [r8]
 8003a48:	605a      	strne	r2, [r3, #4]
 8003a4a:	e7eb      	b.n	8003a24 <_malloc_r+0xa8>
 8003a4c:	4623      	mov	r3, r4
 8003a4e:	6864      	ldr	r4, [r4, #4]
 8003a50:	e7ae      	b.n	80039b0 <_malloc_r+0x34>
 8003a52:	463c      	mov	r4, r7
 8003a54:	687f      	ldr	r7, [r7, #4]
 8003a56:	e7b6      	b.n	80039c6 <_malloc_r+0x4a>
 8003a58:	461a      	mov	r2, r3
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	42a3      	cmp	r3, r4
 8003a5e:	d1fb      	bne.n	8003a58 <_malloc_r+0xdc>
 8003a60:	2300      	movs	r3, #0
 8003a62:	6053      	str	r3, [r2, #4]
 8003a64:	e7de      	b.n	8003a24 <_malloc_r+0xa8>
 8003a66:	230c      	movs	r3, #12
 8003a68:	4630      	mov	r0, r6
 8003a6a:	6033      	str	r3, [r6, #0]
 8003a6c:	f000 f80c 	bl	8003a88 <__malloc_unlock>
 8003a70:	e794      	b.n	800399c <_malloc_r+0x20>
 8003a72:	6005      	str	r5, [r0, #0]
 8003a74:	e7d6      	b.n	8003a24 <_malloc_r+0xa8>
 8003a76:	bf00      	nop
 8003a78:	20000754 	.word	0x20000754

08003a7c <__malloc_lock>:
 8003a7c:	4801      	ldr	r0, [pc, #4]	@ (8003a84 <__malloc_lock+0x8>)
 8003a7e:	f7ff bf03 	b.w	8003888 <__retarget_lock_acquire_recursive>
 8003a82:	bf00      	nop
 8003a84:	2000074c 	.word	0x2000074c

08003a88 <__malloc_unlock>:
 8003a88:	4801      	ldr	r0, [pc, #4]	@ (8003a90 <__malloc_unlock+0x8>)
 8003a8a:	f7ff befe 	b.w	800388a <__retarget_lock_release_recursive>
 8003a8e:	bf00      	nop
 8003a90:	2000074c 	.word	0x2000074c

08003a94 <__ssputs_r>:
 8003a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a98:	461f      	mov	r7, r3
 8003a9a:	688e      	ldr	r6, [r1, #8]
 8003a9c:	4682      	mov	sl, r0
 8003a9e:	42be      	cmp	r6, r7
 8003aa0:	460c      	mov	r4, r1
 8003aa2:	4690      	mov	r8, r2
 8003aa4:	680b      	ldr	r3, [r1, #0]
 8003aa6:	d82d      	bhi.n	8003b04 <__ssputs_r+0x70>
 8003aa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003aac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003ab0:	d026      	beq.n	8003b00 <__ssputs_r+0x6c>
 8003ab2:	6965      	ldr	r5, [r4, #20]
 8003ab4:	6909      	ldr	r1, [r1, #16]
 8003ab6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003aba:	eba3 0901 	sub.w	r9, r3, r1
 8003abe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ac2:	1c7b      	adds	r3, r7, #1
 8003ac4:	444b      	add	r3, r9
 8003ac6:	106d      	asrs	r5, r5, #1
 8003ac8:	429d      	cmp	r5, r3
 8003aca:	bf38      	it	cc
 8003acc:	461d      	movcc	r5, r3
 8003ace:	0553      	lsls	r3, r2, #21
 8003ad0:	d527      	bpl.n	8003b22 <__ssputs_r+0x8e>
 8003ad2:	4629      	mov	r1, r5
 8003ad4:	f7ff ff52 	bl	800397c <_malloc_r>
 8003ad8:	4606      	mov	r6, r0
 8003ada:	b360      	cbz	r0, 8003b36 <__ssputs_r+0xa2>
 8003adc:	464a      	mov	r2, r9
 8003ade:	6921      	ldr	r1, [r4, #16]
 8003ae0:	f7ff fed4 	bl	800388c <memcpy>
 8003ae4:	89a3      	ldrh	r3, [r4, #12]
 8003ae6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003aea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003aee:	81a3      	strh	r3, [r4, #12]
 8003af0:	6126      	str	r6, [r4, #16]
 8003af2:	444e      	add	r6, r9
 8003af4:	6026      	str	r6, [r4, #0]
 8003af6:	463e      	mov	r6, r7
 8003af8:	6165      	str	r5, [r4, #20]
 8003afa:	eba5 0509 	sub.w	r5, r5, r9
 8003afe:	60a5      	str	r5, [r4, #8]
 8003b00:	42be      	cmp	r6, r7
 8003b02:	d900      	bls.n	8003b06 <__ssputs_r+0x72>
 8003b04:	463e      	mov	r6, r7
 8003b06:	4632      	mov	r2, r6
 8003b08:	4641      	mov	r1, r8
 8003b0a:	6820      	ldr	r0, [r4, #0]
 8003b0c:	f000 faaa 	bl	8004064 <memmove>
 8003b10:	2000      	movs	r0, #0
 8003b12:	68a3      	ldr	r3, [r4, #8]
 8003b14:	1b9b      	subs	r3, r3, r6
 8003b16:	60a3      	str	r3, [r4, #8]
 8003b18:	6823      	ldr	r3, [r4, #0]
 8003b1a:	4433      	add	r3, r6
 8003b1c:	6023      	str	r3, [r4, #0]
 8003b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b22:	462a      	mov	r2, r5
 8003b24:	f000 fad6 	bl	80040d4 <_realloc_r>
 8003b28:	4606      	mov	r6, r0
 8003b2a:	2800      	cmp	r0, #0
 8003b2c:	d1e0      	bne.n	8003af0 <__ssputs_r+0x5c>
 8003b2e:	4650      	mov	r0, sl
 8003b30:	6921      	ldr	r1, [r4, #16]
 8003b32:	f7ff feb9 	bl	80038a8 <_free_r>
 8003b36:	230c      	movs	r3, #12
 8003b38:	f8ca 3000 	str.w	r3, [sl]
 8003b3c:	89a3      	ldrh	r3, [r4, #12]
 8003b3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b46:	81a3      	strh	r3, [r4, #12]
 8003b48:	e7e9      	b.n	8003b1e <__ssputs_r+0x8a>
	...

08003b4c <_svfiprintf_r>:
 8003b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b50:	4698      	mov	r8, r3
 8003b52:	898b      	ldrh	r3, [r1, #12]
 8003b54:	4607      	mov	r7, r0
 8003b56:	061b      	lsls	r3, r3, #24
 8003b58:	460d      	mov	r5, r1
 8003b5a:	4614      	mov	r4, r2
 8003b5c:	b09d      	sub	sp, #116	@ 0x74
 8003b5e:	d510      	bpl.n	8003b82 <_svfiprintf_r+0x36>
 8003b60:	690b      	ldr	r3, [r1, #16]
 8003b62:	b973      	cbnz	r3, 8003b82 <_svfiprintf_r+0x36>
 8003b64:	2140      	movs	r1, #64	@ 0x40
 8003b66:	f7ff ff09 	bl	800397c <_malloc_r>
 8003b6a:	6028      	str	r0, [r5, #0]
 8003b6c:	6128      	str	r0, [r5, #16]
 8003b6e:	b930      	cbnz	r0, 8003b7e <_svfiprintf_r+0x32>
 8003b70:	230c      	movs	r3, #12
 8003b72:	603b      	str	r3, [r7, #0]
 8003b74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b78:	b01d      	add	sp, #116	@ 0x74
 8003b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b7e:	2340      	movs	r3, #64	@ 0x40
 8003b80:	616b      	str	r3, [r5, #20]
 8003b82:	2300      	movs	r3, #0
 8003b84:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b86:	2320      	movs	r3, #32
 8003b88:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b8c:	2330      	movs	r3, #48	@ 0x30
 8003b8e:	f04f 0901 	mov.w	r9, #1
 8003b92:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b96:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003d30 <_svfiprintf_r+0x1e4>
 8003b9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b9e:	4623      	mov	r3, r4
 8003ba0:	469a      	mov	sl, r3
 8003ba2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ba6:	b10a      	cbz	r2, 8003bac <_svfiprintf_r+0x60>
 8003ba8:	2a25      	cmp	r2, #37	@ 0x25
 8003baa:	d1f9      	bne.n	8003ba0 <_svfiprintf_r+0x54>
 8003bac:	ebba 0b04 	subs.w	fp, sl, r4
 8003bb0:	d00b      	beq.n	8003bca <_svfiprintf_r+0x7e>
 8003bb2:	465b      	mov	r3, fp
 8003bb4:	4622      	mov	r2, r4
 8003bb6:	4629      	mov	r1, r5
 8003bb8:	4638      	mov	r0, r7
 8003bba:	f7ff ff6b 	bl	8003a94 <__ssputs_r>
 8003bbe:	3001      	adds	r0, #1
 8003bc0:	f000 80a7 	beq.w	8003d12 <_svfiprintf_r+0x1c6>
 8003bc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003bc6:	445a      	add	r2, fp
 8003bc8:	9209      	str	r2, [sp, #36]	@ 0x24
 8003bca:	f89a 3000 	ldrb.w	r3, [sl]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	f000 809f 	beq.w	8003d12 <_svfiprintf_r+0x1c6>
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003bda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003bde:	f10a 0a01 	add.w	sl, sl, #1
 8003be2:	9304      	str	r3, [sp, #16]
 8003be4:	9307      	str	r3, [sp, #28]
 8003be6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003bea:	931a      	str	r3, [sp, #104]	@ 0x68
 8003bec:	4654      	mov	r4, sl
 8003bee:	2205      	movs	r2, #5
 8003bf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bf4:	484e      	ldr	r0, [pc, #312]	@ (8003d30 <_svfiprintf_r+0x1e4>)
 8003bf6:	f000 fa5f 	bl	80040b8 <memchr>
 8003bfa:	9a04      	ldr	r2, [sp, #16]
 8003bfc:	b9d8      	cbnz	r0, 8003c36 <_svfiprintf_r+0xea>
 8003bfe:	06d0      	lsls	r0, r2, #27
 8003c00:	bf44      	itt	mi
 8003c02:	2320      	movmi	r3, #32
 8003c04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c08:	0711      	lsls	r1, r2, #28
 8003c0a:	bf44      	itt	mi
 8003c0c:	232b      	movmi	r3, #43	@ 0x2b
 8003c0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c12:	f89a 3000 	ldrb.w	r3, [sl]
 8003c16:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c18:	d015      	beq.n	8003c46 <_svfiprintf_r+0xfa>
 8003c1a:	4654      	mov	r4, sl
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	f04f 0c0a 	mov.w	ip, #10
 8003c22:	9a07      	ldr	r2, [sp, #28]
 8003c24:	4621      	mov	r1, r4
 8003c26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c2a:	3b30      	subs	r3, #48	@ 0x30
 8003c2c:	2b09      	cmp	r3, #9
 8003c2e:	d94b      	bls.n	8003cc8 <_svfiprintf_r+0x17c>
 8003c30:	b1b0      	cbz	r0, 8003c60 <_svfiprintf_r+0x114>
 8003c32:	9207      	str	r2, [sp, #28]
 8003c34:	e014      	b.n	8003c60 <_svfiprintf_r+0x114>
 8003c36:	eba0 0308 	sub.w	r3, r0, r8
 8003c3a:	fa09 f303 	lsl.w	r3, r9, r3
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	46a2      	mov	sl, r4
 8003c42:	9304      	str	r3, [sp, #16]
 8003c44:	e7d2      	b.n	8003bec <_svfiprintf_r+0xa0>
 8003c46:	9b03      	ldr	r3, [sp, #12]
 8003c48:	1d19      	adds	r1, r3, #4
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	9103      	str	r1, [sp, #12]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	bfbb      	ittet	lt
 8003c52:	425b      	neglt	r3, r3
 8003c54:	f042 0202 	orrlt.w	r2, r2, #2
 8003c58:	9307      	strge	r3, [sp, #28]
 8003c5a:	9307      	strlt	r3, [sp, #28]
 8003c5c:	bfb8      	it	lt
 8003c5e:	9204      	strlt	r2, [sp, #16]
 8003c60:	7823      	ldrb	r3, [r4, #0]
 8003c62:	2b2e      	cmp	r3, #46	@ 0x2e
 8003c64:	d10a      	bne.n	8003c7c <_svfiprintf_r+0x130>
 8003c66:	7863      	ldrb	r3, [r4, #1]
 8003c68:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c6a:	d132      	bne.n	8003cd2 <_svfiprintf_r+0x186>
 8003c6c:	9b03      	ldr	r3, [sp, #12]
 8003c6e:	3402      	adds	r4, #2
 8003c70:	1d1a      	adds	r2, r3, #4
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	9203      	str	r2, [sp, #12]
 8003c76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003c7a:	9305      	str	r3, [sp, #20]
 8003c7c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003d34 <_svfiprintf_r+0x1e8>
 8003c80:	2203      	movs	r2, #3
 8003c82:	4650      	mov	r0, sl
 8003c84:	7821      	ldrb	r1, [r4, #0]
 8003c86:	f000 fa17 	bl	80040b8 <memchr>
 8003c8a:	b138      	cbz	r0, 8003c9c <_svfiprintf_r+0x150>
 8003c8c:	2240      	movs	r2, #64	@ 0x40
 8003c8e:	9b04      	ldr	r3, [sp, #16]
 8003c90:	eba0 000a 	sub.w	r0, r0, sl
 8003c94:	4082      	lsls	r2, r0
 8003c96:	4313      	orrs	r3, r2
 8003c98:	3401      	adds	r4, #1
 8003c9a:	9304      	str	r3, [sp, #16]
 8003c9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ca0:	2206      	movs	r2, #6
 8003ca2:	4825      	ldr	r0, [pc, #148]	@ (8003d38 <_svfiprintf_r+0x1ec>)
 8003ca4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003ca8:	f000 fa06 	bl	80040b8 <memchr>
 8003cac:	2800      	cmp	r0, #0
 8003cae:	d036      	beq.n	8003d1e <_svfiprintf_r+0x1d2>
 8003cb0:	4b22      	ldr	r3, [pc, #136]	@ (8003d3c <_svfiprintf_r+0x1f0>)
 8003cb2:	bb1b      	cbnz	r3, 8003cfc <_svfiprintf_r+0x1b0>
 8003cb4:	9b03      	ldr	r3, [sp, #12]
 8003cb6:	3307      	adds	r3, #7
 8003cb8:	f023 0307 	bic.w	r3, r3, #7
 8003cbc:	3308      	adds	r3, #8
 8003cbe:	9303      	str	r3, [sp, #12]
 8003cc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cc2:	4433      	add	r3, r6
 8003cc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003cc6:	e76a      	b.n	8003b9e <_svfiprintf_r+0x52>
 8003cc8:	460c      	mov	r4, r1
 8003cca:	2001      	movs	r0, #1
 8003ccc:	fb0c 3202 	mla	r2, ip, r2, r3
 8003cd0:	e7a8      	b.n	8003c24 <_svfiprintf_r+0xd8>
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	f04f 0c0a 	mov.w	ip, #10
 8003cd8:	4619      	mov	r1, r3
 8003cda:	3401      	adds	r4, #1
 8003cdc:	9305      	str	r3, [sp, #20]
 8003cde:	4620      	mov	r0, r4
 8003ce0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ce4:	3a30      	subs	r2, #48	@ 0x30
 8003ce6:	2a09      	cmp	r2, #9
 8003ce8:	d903      	bls.n	8003cf2 <_svfiprintf_r+0x1a6>
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d0c6      	beq.n	8003c7c <_svfiprintf_r+0x130>
 8003cee:	9105      	str	r1, [sp, #20]
 8003cf0:	e7c4      	b.n	8003c7c <_svfiprintf_r+0x130>
 8003cf2:	4604      	mov	r4, r0
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	fb0c 2101 	mla	r1, ip, r1, r2
 8003cfa:	e7f0      	b.n	8003cde <_svfiprintf_r+0x192>
 8003cfc:	ab03      	add	r3, sp, #12
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	462a      	mov	r2, r5
 8003d02:	4638      	mov	r0, r7
 8003d04:	4b0e      	ldr	r3, [pc, #56]	@ (8003d40 <_svfiprintf_r+0x1f4>)
 8003d06:	a904      	add	r1, sp, #16
 8003d08:	f3af 8000 	nop.w
 8003d0c:	1c42      	adds	r2, r0, #1
 8003d0e:	4606      	mov	r6, r0
 8003d10:	d1d6      	bne.n	8003cc0 <_svfiprintf_r+0x174>
 8003d12:	89ab      	ldrh	r3, [r5, #12]
 8003d14:	065b      	lsls	r3, r3, #25
 8003d16:	f53f af2d 	bmi.w	8003b74 <_svfiprintf_r+0x28>
 8003d1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d1c:	e72c      	b.n	8003b78 <_svfiprintf_r+0x2c>
 8003d1e:	ab03      	add	r3, sp, #12
 8003d20:	9300      	str	r3, [sp, #0]
 8003d22:	462a      	mov	r2, r5
 8003d24:	4638      	mov	r0, r7
 8003d26:	4b06      	ldr	r3, [pc, #24]	@ (8003d40 <_svfiprintf_r+0x1f4>)
 8003d28:	a904      	add	r1, sp, #16
 8003d2a:	f000 f87d 	bl	8003e28 <_printf_i>
 8003d2e:	e7ed      	b.n	8003d0c <_svfiprintf_r+0x1c0>
 8003d30:	0800439a 	.word	0x0800439a
 8003d34:	080043a0 	.word	0x080043a0
 8003d38:	080043a4 	.word	0x080043a4
 8003d3c:	00000000 	.word	0x00000000
 8003d40:	08003a95 	.word	0x08003a95

08003d44 <_printf_common>:
 8003d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d48:	4616      	mov	r6, r2
 8003d4a:	4698      	mov	r8, r3
 8003d4c:	688a      	ldr	r2, [r1, #8]
 8003d4e:	690b      	ldr	r3, [r1, #16]
 8003d50:	4607      	mov	r7, r0
 8003d52:	4293      	cmp	r3, r2
 8003d54:	bfb8      	it	lt
 8003d56:	4613      	movlt	r3, r2
 8003d58:	6033      	str	r3, [r6, #0]
 8003d5a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003d5e:	460c      	mov	r4, r1
 8003d60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003d64:	b10a      	cbz	r2, 8003d6a <_printf_common+0x26>
 8003d66:	3301      	adds	r3, #1
 8003d68:	6033      	str	r3, [r6, #0]
 8003d6a:	6823      	ldr	r3, [r4, #0]
 8003d6c:	0699      	lsls	r1, r3, #26
 8003d6e:	bf42      	ittt	mi
 8003d70:	6833      	ldrmi	r3, [r6, #0]
 8003d72:	3302      	addmi	r3, #2
 8003d74:	6033      	strmi	r3, [r6, #0]
 8003d76:	6825      	ldr	r5, [r4, #0]
 8003d78:	f015 0506 	ands.w	r5, r5, #6
 8003d7c:	d106      	bne.n	8003d8c <_printf_common+0x48>
 8003d7e:	f104 0a19 	add.w	sl, r4, #25
 8003d82:	68e3      	ldr	r3, [r4, #12]
 8003d84:	6832      	ldr	r2, [r6, #0]
 8003d86:	1a9b      	subs	r3, r3, r2
 8003d88:	42ab      	cmp	r3, r5
 8003d8a:	dc2b      	bgt.n	8003de4 <_printf_common+0xa0>
 8003d8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003d90:	6822      	ldr	r2, [r4, #0]
 8003d92:	3b00      	subs	r3, #0
 8003d94:	bf18      	it	ne
 8003d96:	2301      	movne	r3, #1
 8003d98:	0692      	lsls	r2, r2, #26
 8003d9a:	d430      	bmi.n	8003dfe <_printf_common+0xba>
 8003d9c:	4641      	mov	r1, r8
 8003d9e:	4638      	mov	r0, r7
 8003da0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003da4:	47c8      	blx	r9
 8003da6:	3001      	adds	r0, #1
 8003da8:	d023      	beq.n	8003df2 <_printf_common+0xae>
 8003daa:	6823      	ldr	r3, [r4, #0]
 8003dac:	6922      	ldr	r2, [r4, #16]
 8003dae:	f003 0306 	and.w	r3, r3, #6
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	bf14      	ite	ne
 8003db6:	2500      	movne	r5, #0
 8003db8:	6833      	ldreq	r3, [r6, #0]
 8003dba:	f04f 0600 	mov.w	r6, #0
 8003dbe:	bf08      	it	eq
 8003dc0:	68e5      	ldreq	r5, [r4, #12]
 8003dc2:	f104 041a 	add.w	r4, r4, #26
 8003dc6:	bf08      	it	eq
 8003dc8:	1aed      	subeq	r5, r5, r3
 8003dca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003dce:	bf08      	it	eq
 8003dd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	bfc4      	itt	gt
 8003dd8:	1a9b      	subgt	r3, r3, r2
 8003dda:	18ed      	addgt	r5, r5, r3
 8003ddc:	42b5      	cmp	r5, r6
 8003dde:	d11a      	bne.n	8003e16 <_printf_common+0xd2>
 8003de0:	2000      	movs	r0, #0
 8003de2:	e008      	b.n	8003df6 <_printf_common+0xb2>
 8003de4:	2301      	movs	r3, #1
 8003de6:	4652      	mov	r2, sl
 8003de8:	4641      	mov	r1, r8
 8003dea:	4638      	mov	r0, r7
 8003dec:	47c8      	blx	r9
 8003dee:	3001      	adds	r0, #1
 8003df0:	d103      	bne.n	8003dfa <_printf_common+0xb6>
 8003df2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dfa:	3501      	adds	r5, #1
 8003dfc:	e7c1      	b.n	8003d82 <_printf_common+0x3e>
 8003dfe:	2030      	movs	r0, #48	@ 0x30
 8003e00:	18e1      	adds	r1, r4, r3
 8003e02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003e06:	1c5a      	adds	r2, r3, #1
 8003e08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e0c:	4422      	add	r2, r4
 8003e0e:	3302      	adds	r3, #2
 8003e10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e14:	e7c2      	b.n	8003d9c <_printf_common+0x58>
 8003e16:	2301      	movs	r3, #1
 8003e18:	4622      	mov	r2, r4
 8003e1a:	4641      	mov	r1, r8
 8003e1c:	4638      	mov	r0, r7
 8003e1e:	47c8      	blx	r9
 8003e20:	3001      	adds	r0, #1
 8003e22:	d0e6      	beq.n	8003df2 <_printf_common+0xae>
 8003e24:	3601      	adds	r6, #1
 8003e26:	e7d9      	b.n	8003ddc <_printf_common+0x98>

08003e28 <_printf_i>:
 8003e28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e2c:	7e0f      	ldrb	r7, [r1, #24]
 8003e2e:	4691      	mov	r9, r2
 8003e30:	2f78      	cmp	r7, #120	@ 0x78
 8003e32:	4680      	mov	r8, r0
 8003e34:	460c      	mov	r4, r1
 8003e36:	469a      	mov	sl, r3
 8003e38:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003e3e:	d807      	bhi.n	8003e50 <_printf_i+0x28>
 8003e40:	2f62      	cmp	r7, #98	@ 0x62
 8003e42:	d80a      	bhi.n	8003e5a <_printf_i+0x32>
 8003e44:	2f00      	cmp	r7, #0
 8003e46:	f000 80d1 	beq.w	8003fec <_printf_i+0x1c4>
 8003e4a:	2f58      	cmp	r7, #88	@ 0x58
 8003e4c:	f000 80b8 	beq.w	8003fc0 <_printf_i+0x198>
 8003e50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003e58:	e03a      	b.n	8003ed0 <_printf_i+0xa8>
 8003e5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003e5e:	2b15      	cmp	r3, #21
 8003e60:	d8f6      	bhi.n	8003e50 <_printf_i+0x28>
 8003e62:	a101      	add	r1, pc, #4	@ (adr r1, 8003e68 <_printf_i+0x40>)
 8003e64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e68:	08003ec1 	.word	0x08003ec1
 8003e6c:	08003ed5 	.word	0x08003ed5
 8003e70:	08003e51 	.word	0x08003e51
 8003e74:	08003e51 	.word	0x08003e51
 8003e78:	08003e51 	.word	0x08003e51
 8003e7c:	08003e51 	.word	0x08003e51
 8003e80:	08003ed5 	.word	0x08003ed5
 8003e84:	08003e51 	.word	0x08003e51
 8003e88:	08003e51 	.word	0x08003e51
 8003e8c:	08003e51 	.word	0x08003e51
 8003e90:	08003e51 	.word	0x08003e51
 8003e94:	08003fd3 	.word	0x08003fd3
 8003e98:	08003eff 	.word	0x08003eff
 8003e9c:	08003f8d 	.word	0x08003f8d
 8003ea0:	08003e51 	.word	0x08003e51
 8003ea4:	08003e51 	.word	0x08003e51
 8003ea8:	08003ff5 	.word	0x08003ff5
 8003eac:	08003e51 	.word	0x08003e51
 8003eb0:	08003eff 	.word	0x08003eff
 8003eb4:	08003e51 	.word	0x08003e51
 8003eb8:	08003e51 	.word	0x08003e51
 8003ebc:	08003f95 	.word	0x08003f95
 8003ec0:	6833      	ldr	r3, [r6, #0]
 8003ec2:	1d1a      	adds	r2, r3, #4
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	6032      	str	r2, [r6, #0]
 8003ec8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ecc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e09c      	b.n	800400e <_printf_i+0x1e6>
 8003ed4:	6833      	ldr	r3, [r6, #0]
 8003ed6:	6820      	ldr	r0, [r4, #0]
 8003ed8:	1d19      	adds	r1, r3, #4
 8003eda:	6031      	str	r1, [r6, #0]
 8003edc:	0606      	lsls	r6, r0, #24
 8003ede:	d501      	bpl.n	8003ee4 <_printf_i+0xbc>
 8003ee0:	681d      	ldr	r5, [r3, #0]
 8003ee2:	e003      	b.n	8003eec <_printf_i+0xc4>
 8003ee4:	0645      	lsls	r5, r0, #25
 8003ee6:	d5fb      	bpl.n	8003ee0 <_printf_i+0xb8>
 8003ee8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003eec:	2d00      	cmp	r5, #0
 8003eee:	da03      	bge.n	8003ef8 <_printf_i+0xd0>
 8003ef0:	232d      	movs	r3, #45	@ 0x2d
 8003ef2:	426d      	negs	r5, r5
 8003ef4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ef8:	230a      	movs	r3, #10
 8003efa:	4858      	ldr	r0, [pc, #352]	@ (800405c <_printf_i+0x234>)
 8003efc:	e011      	b.n	8003f22 <_printf_i+0xfa>
 8003efe:	6821      	ldr	r1, [r4, #0]
 8003f00:	6833      	ldr	r3, [r6, #0]
 8003f02:	0608      	lsls	r0, r1, #24
 8003f04:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f08:	d402      	bmi.n	8003f10 <_printf_i+0xe8>
 8003f0a:	0649      	lsls	r1, r1, #25
 8003f0c:	bf48      	it	mi
 8003f0e:	b2ad      	uxthmi	r5, r5
 8003f10:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f12:	6033      	str	r3, [r6, #0]
 8003f14:	bf14      	ite	ne
 8003f16:	230a      	movne	r3, #10
 8003f18:	2308      	moveq	r3, #8
 8003f1a:	4850      	ldr	r0, [pc, #320]	@ (800405c <_printf_i+0x234>)
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f22:	6866      	ldr	r6, [r4, #4]
 8003f24:	2e00      	cmp	r6, #0
 8003f26:	60a6      	str	r6, [r4, #8]
 8003f28:	db05      	blt.n	8003f36 <_printf_i+0x10e>
 8003f2a:	6821      	ldr	r1, [r4, #0]
 8003f2c:	432e      	orrs	r6, r5
 8003f2e:	f021 0104 	bic.w	r1, r1, #4
 8003f32:	6021      	str	r1, [r4, #0]
 8003f34:	d04b      	beq.n	8003fce <_printf_i+0x1a6>
 8003f36:	4616      	mov	r6, r2
 8003f38:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f3c:	fb03 5711 	mls	r7, r3, r1, r5
 8003f40:	5dc7      	ldrb	r7, [r0, r7]
 8003f42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f46:	462f      	mov	r7, r5
 8003f48:	42bb      	cmp	r3, r7
 8003f4a:	460d      	mov	r5, r1
 8003f4c:	d9f4      	bls.n	8003f38 <_printf_i+0x110>
 8003f4e:	2b08      	cmp	r3, #8
 8003f50:	d10b      	bne.n	8003f6a <_printf_i+0x142>
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	07df      	lsls	r7, r3, #31
 8003f56:	d508      	bpl.n	8003f6a <_printf_i+0x142>
 8003f58:	6923      	ldr	r3, [r4, #16]
 8003f5a:	6861      	ldr	r1, [r4, #4]
 8003f5c:	4299      	cmp	r1, r3
 8003f5e:	bfde      	ittt	le
 8003f60:	2330      	movle	r3, #48	@ 0x30
 8003f62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f66:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003f6a:	1b92      	subs	r2, r2, r6
 8003f6c:	6122      	str	r2, [r4, #16]
 8003f6e:	464b      	mov	r3, r9
 8003f70:	4621      	mov	r1, r4
 8003f72:	4640      	mov	r0, r8
 8003f74:	f8cd a000 	str.w	sl, [sp]
 8003f78:	aa03      	add	r2, sp, #12
 8003f7a:	f7ff fee3 	bl	8003d44 <_printf_common>
 8003f7e:	3001      	adds	r0, #1
 8003f80:	d14a      	bne.n	8004018 <_printf_i+0x1f0>
 8003f82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f86:	b004      	add	sp, #16
 8003f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f8c:	6823      	ldr	r3, [r4, #0]
 8003f8e:	f043 0320 	orr.w	r3, r3, #32
 8003f92:	6023      	str	r3, [r4, #0]
 8003f94:	2778      	movs	r7, #120	@ 0x78
 8003f96:	4832      	ldr	r0, [pc, #200]	@ (8004060 <_printf_i+0x238>)
 8003f98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003f9c:	6823      	ldr	r3, [r4, #0]
 8003f9e:	6831      	ldr	r1, [r6, #0]
 8003fa0:	061f      	lsls	r7, r3, #24
 8003fa2:	f851 5b04 	ldr.w	r5, [r1], #4
 8003fa6:	d402      	bmi.n	8003fae <_printf_i+0x186>
 8003fa8:	065f      	lsls	r7, r3, #25
 8003faa:	bf48      	it	mi
 8003fac:	b2ad      	uxthmi	r5, r5
 8003fae:	6031      	str	r1, [r6, #0]
 8003fb0:	07d9      	lsls	r1, r3, #31
 8003fb2:	bf44      	itt	mi
 8003fb4:	f043 0320 	orrmi.w	r3, r3, #32
 8003fb8:	6023      	strmi	r3, [r4, #0]
 8003fba:	b11d      	cbz	r5, 8003fc4 <_printf_i+0x19c>
 8003fbc:	2310      	movs	r3, #16
 8003fbe:	e7ad      	b.n	8003f1c <_printf_i+0xf4>
 8003fc0:	4826      	ldr	r0, [pc, #152]	@ (800405c <_printf_i+0x234>)
 8003fc2:	e7e9      	b.n	8003f98 <_printf_i+0x170>
 8003fc4:	6823      	ldr	r3, [r4, #0]
 8003fc6:	f023 0320 	bic.w	r3, r3, #32
 8003fca:	6023      	str	r3, [r4, #0]
 8003fcc:	e7f6      	b.n	8003fbc <_printf_i+0x194>
 8003fce:	4616      	mov	r6, r2
 8003fd0:	e7bd      	b.n	8003f4e <_printf_i+0x126>
 8003fd2:	6833      	ldr	r3, [r6, #0]
 8003fd4:	6825      	ldr	r5, [r4, #0]
 8003fd6:	1d18      	adds	r0, r3, #4
 8003fd8:	6961      	ldr	r1, [r4, #20]
 8003fda:	6030      	str	r0, [r6, #0]
 8003fdc:	062e      	lsls	r6, r5, #24
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	d501      	bpl.n	8003fe6 <_printf_i+0x1be>
 8003fe2:	6019      	str	r1, [r3, #0]
 8003fe4:	e002      	b.n	8003fec <_printf_i+0x1c4>
 8003fe6:	0668      	lsls	r0, r5, #25
 8003fe8:	d5fb      	bpl.n	8003fe2 <_printf_i+0x1ba>
 8003fea:	8019      	strh	r1, [r3, #0]
 8003fec:	2300      	movs	r3, #0
 8003fee:	4616      	mov	r6, r2
 8003ff0:	6123      	str	r3, [r4, #16]
 8003ff2:	e7bc      	b.n	8003f6e <_printf_i+0x146>
 8003ff4:	6833      	ldr	r3, [r6, #0]
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	1d1a      	adds	r2, r3, #4
 8003ffa:	6032      	str	r2, [r6, #0]
 8003ffc:	681e      	ldr	r6, [r3, #0]
 8003ffe:	6862      	ldr	r2, [r4, #4]
 8004000:	4630      	mov	r0, r6
 8004002:	f000 f859 	bl	80040b8 <memchr>
 8004006:	b108      	cbz	r0, 800400c <_printf_i+0x1e4>
 8004008:	1b80      	subs	r0, r0, r6
 800400a:	6060      	str	r0, [r4, #4]
 800400c:	6863      	ldr	r3, [r4, #4]
 800400e:	6123      	str	r3, [r4, #16]
 8004010:	2300      	movs	r3, #0
 8004012:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004016:	e7aa      	b.n	8003f6e <_printf_i+0x146>
 8004018:	4632      	mov	r2, r6
 800401a:	4649      	mov	r1, r9
 800401c:	4640      	mov	r0, r8
 800401e:	6923      	ldr	r3, [r4, #16]
 8004020:	47d0      	blx	sl
 8004022:	3001      	adds	r0, #1
 8004024:	d0ad      	beq.n	8003f82 <_printf_i+0x15a>
 8004026:	6823      	ldr	r3, [r4, #0]
 8004028:	079b      	lsls	r3, r3, #30
 800402a:	d413      	bmi.n	8004054 <_printf_i+0x22c>
 800402c:	68e0      	ldr	r0, [r4, #12]
 800402e:	9b03      	ldr	r3, [sp, #12]
 8004030:	4298      	cmp	r0, r3
 8004032:	bfb8      	it	lt
 8004034:	4618      	movlt	r0, r3
 8004036:	e7a6      	b.n	8003f86 <_printf_i+0x15e>
 8004038:	2301      	movs	r3, #1
 800403a:	4632      	mov	r2, r6
 800403c:	4649      	mov	r1, r9
 800403e:	4640      	mov	r0, r8
 8004040:	47d0      	blx	sl
 8004042:	3001      	adds	r0, #1
 8004044:	d09d      	beq.n	8003f82 <_printf_i+0x15a>
 8004046:	3501      	adds	r5, #1
 8004048:	68e3      	ldr	r3, [r4, #12]
 800404a:	9903      	ldr	r1, [sp, #12]
 800404c:	1a5b      	subs	r3, r3, r1
 800404e:	42ab      	cmp	r3, r5
 8004050:	dcf2      	bgt.n	8004038 <_printf_i+0x210>
 8004052:	e7eb      	b.n	800402c <_printf_i+0x204>
 8004054:	2500      	movs	r5, #0
 8004056:	f104 0619 	add.w	r6, r4, #25
 800405a:	e7f5      	b.n	8004048 <_printf_i+0x220>
 800405c:	080043ab 	.word	0x080043ab
 8004060:	080043bc 	.word	0x080043bc

08004064 <memmove>:
 8004064:	4288      	cmp	r0, r1
 8004066:	b510      	push	{r4, lr}
 8004068:	eb01 0402 	add.w	r4, r1, r2
 800406c:	d902      	bls.n	8004074 <memmove+0x10>
 800406e:	4284      	cmp	r4, r0
 8004070:	4623      	mov	r3, r4
 8004072:	d807      	bhi.n	8004084 <memmove+0x20>
 8004074:	1e43      	subs	r3, r0, #1
 8004076:	42a1      	cmp	r1, r4
 8004078:	d008      	beq.n	800408c <memmove+0x28>
 800407a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800407e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004082:	e7f8      	b.n	8004076 <memmove+0x12>
 8004084:	4601      	mov	r1, r0
 8004086:	4402      	add	r2, r0
 8004088:	428a      	cmp	r2, r1
 800408a:	d100      	bne.n	800408e <memmove+0x2a>
 800408c:	bd10      	pop	{r4, pc}
 800408e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004092:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004096:	e7f7      	b.n	8004088 <memmove+0x24>

08004098 <_sbrk_r>:
 8004098:	b538      	push	{r3, r4, r5, lr}
 800409a:	2300      	movs	r3, #0
 800409c:	4d05      	ldr	r5, [pc, #20]	@ (80040b4 <_sbrk_r+0x1c>)
 800409e:	4604      	mov	r4, r0
 80040a0:	4608      	mov	r0, r1
 80040a2:	602b      	str	r3, [r5, #0]
 80040a4:	f7fc fb8a 	bl	80007bc <_sbrk>
 80040a8:	1c43      	adds	r3, r0, #1
 80040aa:	d102      	bne.n	80040b2 <_sbrk_r+0x1a>
 80040ac:	682b      	ldr	r3, [r5, #0]
 80040ae:	b103      	cbz	r3, 80040b2 <_sbrk_r+0x1a>
 80040b0:	6023      	str	r3, [r4, #0]
 80040b2:	bd38      	pop	{r3, r4, r5, pc}
 80040b4:	20000748 	.word	0x20000748

080040b8 <memchr>:
 80040b8:	4603      	mov	r3, r0
 80040ba:	b510      	push	{r4, lr}
 80040bc:	b2c9      	uxtb	r1, r1
 80040be:	4402      	add	r2, r0
 80040c0:	4293      	cmp	r3, r2
 80040c2:	4618      	mov	r0, r3
 80040c4:	d101      	bne.n	80040ca <memchr+0x12>
 80040c6:	2000      	movs	r0, #0
 80040c8:	e003      	b.n	80040d2 <memchr+0x1a>
 80040ca:	7804      	ldrb	r4, [r0, #0]
 80040cc:	3301      	adds	r3, #1
 80040ce:	428c      	cmp	r4, r1
 80040d0:	d1f6      	bne.n	80040c0 <memchr+0x8>
 80040d2:	bd10      	pop	{r4, pc}

080040d4 <_realloc_r>:
 80040d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040d8:	4607      	mov	r7, r0
 80040da:	4614      	mov	r4, r2
 80040dc:	460d      	mov	r5, r1
 80040de:	b921      	cbnz	r1, 80040ea <_realloc_r+0x16>
 80040e0:	4611      	mov	r1, r2
 80040e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040e6:	f7ff bc49 	b.w	800397c <_malloc_r>
 80040ea:	b92a      	cbnz	r2, 80040f8 <_realloc_r+0x24>
 80040ec:	f7ff fbdc 	bl	80038a8 <_free_r>
 80040f0:	4625      	mov	r5, r4
 80040f2:	4628      	mov	r0, r5
 80040f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040f8:	f000 f81a 	bl	8004130 <_malloc_usable_size_r>
 80040fc:	4284      	cmp	r4, r0
 80040fe:	4606      	mov	r6, r0
 8004100:	d802      	bhi.n	8004108 <_realloc_r+0x34>
 8004102:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004106:	d8f4      	bhi.n	80040f2 <_realloc_r+0x1e>
 8004108:	4621      	mov	r1, r4
 800410a:	4638      	mov	r0, r7
 800410c:	f7ff fc36 	bl	800397c <_malloc_r>
 8004110:	4680      	mov	r8, r0
 8004112:	b908      	cbnz	r0, 8004118 <_realloc_r+0x44>
 8004114:	4645      	mov	r5, r8
 8004116:	e7ec      	b.n	80040f2 <_realloc_r+0x1e>
 8004118:	42b4      	cmp	r4, r6
 800411a:	4622      	mov	r2, r4
 800411c:	4629      	mov	r1, r5
 800411e:	bf28      	it	cs
 8004120:	4632      	movcs	r2, r6
 8004122:	f7ff fbb3 	bl	800388c <memcpy>
 8004126:	4629      	mov	r1, r5
 8004128:	4638      	mov	r0, r7
 800412a:	f7ff fbbd 	bl	80038a8 <_free_r>
 800412e:	e7f1      	b.n	8004114 <_realloc_r+0x40>

08004130 <_malloc_usable_size_r>:
 8004130:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004134:	1f18      	subs	r0, r3, #4
 8004136:	2b00      	cmp	r3, #0
 8004138:	bfbc      	itt	lt
 800413a:	580b      	ldrlt	r3, [r1, r0]
 800413c:	18c0      	addlt	r0, r0, r3
 800413e:	4770      	bx	lr

08004140 <_init>:
 8004140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004142:	bf00      	nop
 8004144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004146:	bc08      	pop	{r3}
 8004148:	469e      	mov	lr, r3
 800414a:	4770      	bx	lr

0800414c <_fini>:
 800414c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800414e:	bf00      	nop
 8004150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004152:	bc08      	pop	{r3}
 8004154:	469e      	mov	lr, r3
 8004156:	4770      	bx	lr
