

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-031156e66de9d631709a7db882a973ad8f0cec52_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.7273MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                   10 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
e3b337bcc53a02116d0b34d22ad81a99  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_GMEBoM
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ZlrGpr"
Running: cat _ptx_ZlrGpr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tuENq6
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tuENq6 --output-file  /dev/null 2> _ptx_ZlrGprinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ZlrGpr _ptx2_tuENq6 _ptx_ZlrGprinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 727765
gpu_sim_insn = 103760320
gpu_ipc =     142.5739
gpu_tot_sim_cycle = 949915
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     109.2312
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 35774
gpu_stall_icnt2sh    = 229637
partiton_reqs_in_parallel = 15975056
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9508
partiton_level_parallism_total  =      16.8174
partiton_reqs_in_parallel_util = 15975056
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 727431
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9609
partiton_level_parallism_util_total  =      21.9609
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      14.7478 GB/Sec
L2_BW_total  =      11.2989 GB/Sec
gpu_total_sim_rate=43018

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8681
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8681
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2931, 3776, 3775, 3772, 3778, 3768, 3778, 3021, 2518, 3148, 3153, 3148, 3153, 3143, 3148, 2519, 2513, 3147, 3152, 3145, 3153, 2999, 3009, 2441, 2011, 2521, 2524, 2522, 2523, 2521, 2523, 2015, 2014, 2517, 2522, 2514, 2520, 2510, 2519, 2015, 2012, 2515, 2518, 2512, 2518, 2513, 2517, 2018, 2013, 2515, 2519, 2512, 2518, 2508, 2517, 2017, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 111704
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 77679
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 29139
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:151742	W0_Idle:22224394	W0_Scoreboard:15201808	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 532 
maxdqlatency = 0 
maxmflatency = 123805 
averagemflatency = 9704 
max_icnt2mem_latency = 123522 
max_icnt2sh_latency = 949914 
mrq_lat_table:19493 	2123 	1510 	4287 	7308 	5968 	1887 	3437 	3061 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31589 	40776 	1811 	158 	1498 	3028 	3156 	20057 	9913 	886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25566 	3165 	717 	644 	37806 	5469 	1173 	0 	304 	1405 	3297 	2960 	20698 	9146 	886 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	18001 	43694 	23058 	982 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	44 	0 	3 	9 	18 	29 	49 	64 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        60        68        70        68        70        64        67        68        70        55        58        68        70        68        70 
dram[1]:        60        62        68        70        68        70        65        66        68        70        57        56        68        70        68        70 
dram[2]:        57        62        68        70        68        70        64        70        68        70        56        57        68        70        68        70 
dram[3]:        60        59        68        70        68        70        64        67        68        70        59        62        68        70        68        70 
dram[4]:        60        62        68        70        68        70        65        68        68        70        62        60        68        70        68        70 
dram[5]:        62        66        68        70        68        70        64        69        68        70        60        62        68        70        68        70 
dram[6]:        64        64        68        70        68        70        66        68        68        70        61        61        68        70        68        70 
dram[7]:        64        66        68        70        68        70        65        68        68        70        58        56        68        70        68        70 
dram[8]:        63        65        68        70        68        70        64        67        68        70        55        58        68        70        68        70 
dram[9]:        64        65        68        70        68        70        65        66        68        70        57        56        68        70        68        70 
dram[10]:        63        66        68        70        68        70        65        70        68        70        54        52        68        70        68        70 
maximum service time to same row:
dram[0]:    157760    157842    155875    155939    167716    167716    163978    163939    153162    153245    208062    209166    208210    208179    205083    204683 
dram[1]:    157798    157773    155785    155852    167904    167924    168226    168698    153219    153294    208064    209173    208037    208005    209739    209613 
dram[2]:    157754    157888    155734    155751    167827    167825    163859    163908    153196    153253    208017    209099    208043    208093    209983    210053 
dram[3]:    157850    157870    155686    155755    167909    167898    168622    168241    153249    153304    208007    209115    208018    208106    210172    287386 
dram[4]:    157822    157901    155682    155831    167903    167923    168137    168536    153218    153322    208020    209132    207871    207946    287633    287769 
dram[5]:    157795    157950    155738    155681    167780    167771    163861    163886    153189    153248    208018    209100    207941    207932    287629    287779 
dram[6]:    157850    157848    155676    155675    167980    167925    168192    168229    153159    153264    207998    209111    207952    208246    287677    287274 
dram[7]:    157821    157901    155677    155864    167600    167601    163907    163903    153159    153253    208024    209111    208041    207933    287681    287671 
dram[8]:    157757    157895    155871    155863    167526    167514    164014    163969    153158    153243    208019    209117    208309    208274    205107    205078 
dram[9]:    157797    157778    155839    155838    167849    167852    168164    168694    153160    153263    208060    209215    208088    208142    210077    209611 
dram[10]:    157757    157887    155687    155777    167737    167740    163924    163955    153159    153252    208121    209144    208156    208127    209982    210051 
average row accesses per activate:
dram[0]: 15.647058 14.157895 30.000000 30.600000 19.533333 19.933332 22.230770 22.615385 26.700001 27.500000 19.153847 19.153847 22.833334 23.166666 16.470589 14.631579 
dram[1]: 17.733334 17.000000 30.000000 30.600000 19.533333 19.866667 22.230770 22.538462 26.700001 27.100000 19.076923 19.230770 22.666666 23.583334 13.238095 12.260870 
dram[2]: 15.705882 14.944445 30.000000 30.600000 19.600000 19.733334 22.153847 22.846153 26.500000 26.799999 19.230770 19.000000 22.750000 23.333334 14.578947 14.894737 
dram[3]: 16.625000 16.812500 30.000000 30.600000 19.533333 20.066668 22.000000 22.615385 26.400000 27.100000 19.230770 17.928572 24.818182 25.272728 13.285714 12.130435 
dram[4]: 16.625000 19.214285 30.000000 30.600000 19.533333 19.733334 22.230770 24.416666 26.400000 26.799999 17.714285 19.000000 24.909090 25.727272 12.590909 12.772727 
dram[5]: 17.799999 16.750000 30.000000 30.600000 19.600000 19.933332 23.916666 24.500000 26.400000 26.900000 19.307692 19.000000 24.909090 25.363636 12.727273 14.350000 
dram[6]: 18.928572 19.214285 30.000000 30.600000 19.533333 19.933332 24.000000 24.250000 26.400000 26.900000 18.846153 18.000000 25.181818 25.818182 11.708333 10.000000 
dram[7]: 17.733334 15.705882 30.000000 30.600000 19.666666 19.799999 23.916666 24.416666 26.500000 26.799999 17.571428 17.500000 25.181818 25.909090 12.545455 11.875000 
dram[8]: 16.687500 15.764706 30.000000 30.600000 19.533333 19.733334 22.076923 22.538462 26.299999 27.100000 19.076923 19.000000 22.916666 23.500000 12.681818 14.050000 
dram[9]: 17.733334 18.000000 30.000000 30.600000 19.533333 19.866667 22.153847 22.461538 26.400000 26.799999 19.076923 19.384615 22.833334 23.833334 12.590909 12.772727 
dram[10]: 16.750000 15.647058 30.000000 30.600000 19.533333 19.600000 22.153847 22.769230 26.600000 26.799999 19.153847 19.153847 22.833334 23.750000 13.950000 14.894737 
average row locality = 49078/2416 = 20.313742
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[1]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[2]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[3]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[4]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       145       145 
dram[5]:       144       144       144       144       144       144       143       143       128       128       128       128       143       143       145       145 
dram[6]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[7]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[8]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[9]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[10]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       121       125       156       162       149       155       146       151       139       147       121       121       132       136       136       134 
dram[1]:       122       128       156       162       149       154       146       150       139       143       120       122       130       141       134       138 
dram[2]:       123       125       156       162       150       152       145       154       137       140       122       119       131       138       133       139 
dram[3]:       122       125       156       162       149       157       143       151       136       143       122       123       131       136       135       135 
dram[4]:       122       125       156       162       149       152       146       150       136       140       120       119       132       141       132       136 
dram[5]:       123       124       156       162       150       155       144       151       136       141       123       119       131       136       135       142 
dram[6]:       121       125       156       162       149       155       146       149       136       141       117       124       134       141       136       135 
dram[7]:       122       123       156       162       151       153       145       151       137       140       118       117       134       142       131       140 
dram[8]:       123       124       156       162       149       152       145       151       135       143       120       119       132       139       134       136 
dram[9]:       122       126       156       162       149       154       146       150       136       140       120       124       131       143       132       136 
dram[10]:       124       122       156       162       149       150       146       154       138       140       121       121       131       142       134       139 
total reads: 24488
bank skew: 162/117 = 1.38
chip skew: 2234/2218 = 1.01
average mf latency per bank:
dram[0]:      34538     33895     18820     18932     35309     35133     17145     16826     18775     18344     22300     22791     14617     14450     17770     17930
dram[1]:      34098     33653     19050     19147     36144     35889     16459     16186     18511     18884     22114     22140     14596     14404     17548     17745
dram[2]:      33671     33398     19273     19558     34868     35718     17938     16763     18922     18860     22175     22799     14844     14515     17945     17983
dram[3]:      32931     32706     18575     18817     36127     36003     16323     15618     18976     18715     23061     23711     13970     13801     17735     17958
dram[4]:      33899     33746     18874     19016     36584     36584     15746     14654     18846     19147     23122     22780     13872     13707     17587     17982
dram[5]:      33849     33813     18533     18686     35964     36550     16194     15282     19789     19487     22711     23504     14021     13992     17986     17714
dram[6]:      33736     33061     18966     19202     36986     36572     14916     14859     19531     19600     23400     23066     13535     13626     17887     18395
dram[7]:      32769     32614     19571     19968     35498     35835     16228     15318     19553     19723     22448     22520     14493     14546     18280     18309
dram[8]:      33077     33151     19270     19407     35916     36179     16350     15668     19817     19016     22268     22759     14708     14416     18740     18750
dram[9]:      34000     33976     19375     19499     36161     35947     15242     15191     19277     19587     22517     22370     14316     14005     18746     18913
dram[10]:      34130     34503     19951     20306     34986     35719     16559     15473     19019     19261     21631     21599     14937     14495     18545     18658
maximum mf latency per bank:
dram[0]:     123792    123774     63466     63508     63570     63537     72733     72725     43102     43085     64763     64748     75055     75099     50527     50761
dram[1]:     123756    123793     63495     63481     63530     63546     75333     75330     43139     43175     66378     66408     75183     75170     50738     50699
dram[2]:     123754    123787     63509     63482     63512     63523     75337     75327     43116     43154     64634     64681     75015     74209     50441     50477
dram[3]:     123753    123761     63484     63468     63574     63533     75316     75267     43142     43142     71601     71608     72447     72512     50618     50603
dram[4]:     123740    123776     63427     63432     63522     63531     75332     75352     43084     43126     69859     69909     72593     72579     50611     50855
dram[5]:     123748    123774     63438     63480     63532     63558     75335     75326     43084     43123     69978     69967     74188     74222     50847     50543
dram[6]:     123758    123768     63528     63429     63535     63542     75315     75267     43113     43111     71577     71609     72464     72508     50794     50796
dram[7]:     123742    123781     63428     63437     63542     63551     75222     75183     43059     43027     69859     69907     76803     76810     50783     50854
dram[8]:     123760    123789     63472     63513     63547     63569     75076     70151     43013     43023     69978     69966     75055     75102     50873     50789
dram[9]:     123786    123805     63491     63474     63555     63578     70125     70116     43140     43144     69811     66407     75185     75171     50767     50796
dram[10]:     123760    123802     63450     63459     63535     63558     72732     72728     43102     42812     64635     64682     76779     76811     50783     50517
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337456 n_act=219 n_pre=203 n_req=4466 n_rd=8940 n_write=4534 bw_util=0.01994
n_activity=43672 dram_eff=0.6171
bk0: 580a 1347381i bk1: 576a 1346843i bk2: 576a 1346499i bk3: 576a 1346135i bk4: 576a 1346877i bk5: 576a 1346508i bk6: 572a 1347290i bk7: 572a 1346824i bk8: 512a 1347179i bk9: 512a 1346745i bk10: 512a 1347413i bk11: 512a 1347209i bk12: 568a 1347216i bk13: 568a 1346756i bk14: 576a 1347020i bk15: 576a 1346672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295748
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337448 n_act=221 n_pre=205 n_req=4468 n_rd=8936 n_write=4542 bw_util=0.01995
n_activity=43237 dram_eff=0.6234
bk0: 576a 1347485i bk1: 576a 1347087i bk2: 576a 1346730i bk3: 576a 1346211i bk4: 576a 1347114i bk5: 576a 1346475i bk6: 572a 1347362i bk7: 572a 1346969i bk8: 512a 1347168i bk9: 512a 1346709i bk10: 512a 1347434i bk11: 512a 1346898i bk12: 568a 1347283i bk13: 568a 1346677i bk14: 576a 1346967i bk15: 576a 1346467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295543
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337472 n_act=219 n_pre=203 n_req=4460 n_rd=8936 n_write=4522 bw_util=0.01992
n_activity=43215 dram_eff=0.6228
bk0: 576a 1347360i bk1: 576a 1347171i bk2: 576a 1346735i bk3: 576a 1346260i bk4: 576a 1347045i bk5: 576a 1346546i bk6: 572a 1347186i bk7: 572a 1346804i bk8: 512a 1347142i bk9: 512a 1346802i bk10: 512a 1347140i bk11: 512a 1347009i bk12: 568a 1347234i bk13: 568a 1346756i bk14: 576a 1347070i bk15: 576a 1346636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291185
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337467 n_act=221 n_pre=205 n_req=4460 n_rd=8936 n_write=4523 bw_util=0.01992
n_activity=43535 dram_eff=0.6183
bk0: 576a 1347410i bk1: 576a 1346931i bk2: 576a 1346517i bk3: 576a 1346137i bk4: 576a 1346983i bk5: 576a 1346467i bk6: 572a 1347288i bk7: 572a 1346871i bk8: 512a 1347226i bk9: 512a 1346890i bk10: 512a 1347330i bk11: 512a 1347022i bk12: 568a 1347151i bk13: 568a 1346668i bk14: 576a 1347078i bk15: 576a 1346420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337472 n_act=218 n_pre=202 n_req=4454 n_rd=8944 n_write=4516 bw_util=0.01992
n_activity=43257 dram_eff=0.6223
bk0: 576a 1347416i bk1: 576a 1347041i bk2: 576a 1346775i bk3: 576a 1346200i bk4: 576a 1346983i bk5: 576a 1346604i bk6: 572a 1347264i bk7: 572a 1346782i bk8: 512a 1347211i bk9: 512a 1346816i bk10: 512a 1347350i bk11: 512a 1347249i bk12: 568a 1347102i bk13: 568a 1346716i bk14: 580a 1347072i bk15: 580a 1346528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295781
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337462 n_act=215 n_pre=199 n_req=4466 n_rd=8952 n_write=4524 bw_util=0.01994
n_activity=43736 dram_eff=0.6162
bk0: 576a 1347592i bk1: 576a 1347129i bk2: 576a 1346659i bk3: 576a 1346270i bk4: 576a 1347025i bk5: 576a 1346464i bk6: 572a 1347222i bk7: 572a 1346773i bk8: 512a 1347237i bk9: 512a 1346838i bk10: 512a 1347533i bk11: 512a 1347148i bk12: 572a 1347243i bk13: 572a 1346797i bk14: 580a 1347146i bk15: 580a 1346688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28497
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337452 n_act=223 n_pre=207 n_req=4463 n_rd=8944 n_write=4526 bw_util=0.01994
n_activity=43837 dram_eff=0.6145
bk0: 576a 1347533i bk1: 576a 1347067i bk2: 576a 1346803i bk3: 576a 1346290i bk4: 576a 1347013i bk5: 576a 1346548i bk6: 568a 1347262i bk7: 568a 1346769i bk8: 512a 1347380i bk9: 512a 1346968i bk10: 512a 1347566i bk11: 512a 1347101i bk12: 572a 1347209i bk13: 572a 1346547i bk14: 580a 1346738i bk15: 580a 1346350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287479
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337460 n_act=222 n_pre=206 n_req=4458 n_rd=8944 n_write=4520 bw_util=0.01993
n_activity=43543 dram_eff=0.6184
bk0: 576a 1347494i bk1: 576a 1347073i bk2: 576a 1346779i bk3: 576a 1346230i bk4: 576a 1347078i bk5: 576a 1346574i bk6: 568a 1347170i bk7: 568a 1346818i bk8: 512a 1347335i bk9: 512a 1346911i bk10: 512a 1347585i bk11: 512a 1347341i bk12: 572a 1347148i bk13: 572a 1346594i bk14: 580a 1346823i bk15: 580a 1346355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29464
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337476 n_act=221 n_pre=205 n_req=4456 n_rd=8944 n_write=4506 bw_util=0.01991
n_activity=43164 dram_eff=0.6232
bk0: 576a 1347345i bk1: 576a 1346796i bk2: 576a 1346498i bk3: 576a 1346070i bk4: 576a 1346870i bk5: 576a 1346620i bk6: 568a 1347204i bk7: 568a 1346770i bk8: 512a 1347312i bk9: 512a 1346862i bk10: 512a 1347323i bk11: 512a 1347163i bk12: 572a 1347064i bk13: 572a 1346700i bk14: 580a 1346723i bk15: 580a 1346559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285128
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337457 n_act=220 n_pre=204 n_req=4463 n_rd=8944 n_write=4527 bw_util=0.01994
n_activity=43117 dram_eff=0.6249
bk0: 576a 1347374i bk1: 576a 1346931i bk2: 576a 1346675i bk3: 576a 1346081i bk4: 576a 1346996i bk5: 576a 1346677i bk6: 568a 1347110i bk7: 568a 1346848i bk8: 512a 1347257i bk9: 512a 1346851i bk10: 512a 1347522i bk11: 512a 1346912i bk12: 572a 1347140i bk13: 572a 1346534i bk14: 580a 1346831i bk15: 580a 1346486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292671
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1351352 n_nop=1337460 n_act=218 n_pre=202 n_req=4464 n_rd=8940 n_write=4532 bw_util=0.01994
n_activity=43271 dram_eff=0.6227
bk0: 576a 1347380i bk1: 576a 1347013i bk2: 576a 1346557i bk3: 576a 1346224i bk4: 576a 1346959i bk5: 576a 1346772i bk6: 568a 1347165i bk7: 568a 1346794i bk8: 512a 1347161i bk9: 512a 1346876i bk10: 512a 1347424i bk11: 512a 1347076i bk12: 572a 1347229i bk13: 572a 1346686i bk14: 580a 1346881i bk15: 576a 1346566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295281

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5100, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2787, Reservation_fails = 0
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2836, Reservation_fails = 0
L2_cache_bank[2]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2756, Reservation_fails = 0
L2_cache_bank[3]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2842, Reservation_fails = 0
L2_cache_bank[4]: Access = 5047, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2736, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2832, Reservation_fails = 0
L2_cache_bank[6]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2750, Reservation_fails = 0
L2_cache_bank[7]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2853, Reservation_fails = 0
L2_cache_bank[8]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2775, Reservation_fails = 0
L2_cache_bank[9]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2861, Reservation_fails = 0
L2_cache_bank[10]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2765, Reservation_fails = 0
L2_cache_bank[11]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2856, Reservation_fails = 0
L2_cache_bank[12]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2751, Reservation_fails = 0
L2_cache_bank[13]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2914, Reservation_fails = 0
L2_cache_bank[14]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2793, Reservation_fails = 0
L2_cache_bank[15]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2896, Reservation_fails = 0
L2_cache_bank[16]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2778, Reservation_fails = 0
L2_cache_bank[17]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2906, Reservation_fails = 0
L2_cache_bank[18]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2733, Reservation_fails = 0
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2907, Reservation_fails = 0
L2_cache_bank[20]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2763, Reservation_fails = 1
L2_cache_bank[21]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2868, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 61958
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 343
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.393
	minimum = 6
	maximum = 632
Network latency average = 15.4793
	minimum = 6
	maximum = 616
Slowest packet = 48594
Flit latency average = 13.9129
	minimum = 6
	maximum = 610
Slowest flit = 107054
Fragmentation average = 0.00264492
	minimum = 0
	maximum = 599
Injected packet rate average = 0.00311189
	minimum = 0.00254409 (at node 17)
	maximum = 0.00360213 (at node 39)
Accepted packet rate average = 0.00311189
	minimum = 0.00254409 (at node 17)
	maximum = 0.00360213 (at node 39)
Injected flit rate average = 0.00665194
	minimum = 0.00390168 (at node 21)
	maximum = 0.0100596 (at node 43)
Accepted flit rate average= 0.00665194
	minimum = 0.00518918 (at node 34)
	maximum = 0.0080926 (at node 14)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.393 (1 samples)
	minimum = 6 (1 samples)
	maximum = 632 (1 samples)
Network latency average = 15.4793 (1 samples)
	minimum = 6 (1 samples)
	maximum = 616 (1 samples)
Flit latency average = 13.9129 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Fragmentation average = 0.00264492 (1 samples)
	minimum = 0 (1 samples)
	maximum = 599 (1 samples)
Injected packet rate average = 0.00311189 (1 samples)
	minimum = 0.00254409 (1 samples)
	maximum = 0.00360213 (1 samples)
Accepted packet rate average = 0.00311189 (1 samples)
	minimum = 0.00254409 (1 samples)
	maximum = 0.00360213 (1 samples)
Injected flit rate average = 0.00665194 (1 samples)
	minimum = 0.00390168 (1 samples)
	maximum = 0.0100596 (1 samples)
Accepted flit rate average = 0.00665194 (1 samples)
	minimum = 0.00518918 (1 samples)
	maximum = 0.0080926 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 12 sec (2412 sec)
gpgpu_simulation_rate = 43018 (inst/sec)
gpgpu_simulation_rate = 393 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3936 Tlb_hit: 1064 Tlb_miss: 2872 Tlb_hit_rate: 0.270325
Shader1: Tlb_access: 3948 Tlb_hit: 1020 Tlb_miss: 2928 Tlb_hit_rate: 0.258359
Shader2: Tlb_access: 4124 Tlb_hit: 1084 Tlb_miss: 3040 Tlb_hit_rate: 0.262852
Shader3: Tlb_access: 4176 Tlb_hit: 1372 Tlb_miss: 2804 Tlb_hit_rate: 0.328544
Shader4: Tlb_access: 4092 Tlb_hit: 990 Tlb_miss: 3102 Tlb_hit_rate: 0.241935
Shader5: Tlb_access: 4124 Tlb_hit: 1188 Tlb_miss: 2936 Tlb_hit_rate: 0.288070
Shader6: Tlb_access: 4152 Tlb_hit: 1354 Tlb_miss: 2798 Tlb_hit_rate: 0.326108
Shader7: Tlb_access: 4192 Tlb_hit: 1210 Tlb_miss: 2982 Tlb_hit_rate: 0.288645
Shader8: Tlb_access: 4016 Tlb_hit: 1172 Tlb_miss: 2844 Tlb_hit_rate: 0.291833
Shader9: Tlb_access: 3992 Tlb_hit: 1112 Tlb_miss: 2880 Tlb_hit_rate: 0.278557
Shader10: Tlb_access: 3840 Tlb_hit: 944 Tlb_miss: 2896 Tlb_hit_rate: 0.245833
Shader11: Tlb_access: 3968 Tlb_hit: 1154 Tlb_miss: 2814 Tlb_hit_rate: 0.290827
Shader12: Tlb_access: 4108 Tlb_hit: 1094 Tlb_miss: 3014 Tlb_hit_rate: 0.266310
Shader13: Tlb_access: 4156 Tlb_hit: 1220 Tlb_miss: 2936 Tlb_hit_rate: 0.293552
Shader14: Tlb_access: 4076 Tlb_hit: 1250 Tlb_miss: 2826 Tlb_hit_rate: 0.306673
Shader15: Tlb_access: 4148 Tlb_hit: 1160 Tlb_miss: 2988 Tlb_hit_rate: 0.279653
Shader16: Tlb_access: 4224 Tlb_hit: 1308 Tlb_miss: 2916 Tlb_hit_rate: 0.309659
Shader17: Tlb_access: 3688 Tlb_hit: 852 Tlb_miss: 2836 Tlb_hit_rate: 0.231020
Shader18: Tlb_access: 4048 Tlb_hit: 1020 Tlb_miss: 3028 Tlb_hit_rate: 0.251976
Shader19: Tlb_access: 4248 Tlb_hit: 1248 Tlb_miss: 3000 Tlb_hit_rate: 0.293785
Shader20: Tlb_access: 4008 Tlb_hit: 1030 Tlb_miss: 2978 Tlb_hit_rate: 0.256986
Shader21: Tlb_access: 3820 Tlb_hit: 862 Tlb_miss: 2958 Tlb_hit_rate: 0.225654
Shader22: Tlb_access: 3964 Tlb_hit: 924 Tlb_miss: 3040 Tlb_hit_rate: 0.233098
Shader23: Tlb_access: 3968 Tlb_hit: 1100 Tlb_miss: 2868 Tlb_hit_rate: 0.277218
Shader24: Tlb_access: 4088 Tlb_hit: 1220 Tlb_miss: 2868 Tlb_hit_rate: 0.298434
Shader25: Tlb_access: 3916 Tlb_hit: 946 Tlb_miss: 2970 Tlb_hit_rate: 0.241573
Shader26: Tlb_access: 3892 Tlb_hit: 1038 Tlb_miss: 2854 Tlb_hit_rate: 0.266701
Shader27: Tlb_access: 3904 Tlb_hit: 1036 Tlb_miss: 2868 Tlb_hit_rate: 0.265369
Tlb_tot_access: 112816 Tlb_tot_hit: 30972, Tlb_tot_miss: 81844, Tlb_tot_hit_rate: 0.274536
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 726 Tlb_invalidate: 344 Tlb_evict: 0 Tlb_page_evict: 344
Shader1: Tlb_validate: 712 Tlb_invalidate: 338 Tlb_evict: 0 Tlb_page_evict: 338
Shader2: Tlb_validate: 754 Tlb_invalidate: 356 Tlb_evict: 0 Tlb_page_evict: 356
Shader3: Tlb_validate: 712 Tlb_invalidate: 338 Tlb_evict: 0 Tlb_page_evict: 338
Shader4: Tlb_validate: 754 Tlb_invalidate: 356 Tlb_evict: 0 Tlb_page_evict: 356
Shader5: Tlb_validate: 712 Tlb_invalidate: 330 Tlb_evict: 0 Tlb_page_evict: 330
Shader6: Tlb_validate: 712 Tlb_invalidate: 338 Tlb_evict: 0 Tlb_page_evict: 338
Shader7: Tlb_validate: 740 Tlb_invalidate: 350 Tlb_evict: 0 Tlb_page_evict: 350
Shader8: Tlb_validate: 754 Tlb_invalidate: 356 Tlb_evict: 0 Tlb_page_evict: 356
Shader9: Tlb_validate: 712 Tlb_invalidate: 338 Tlb_evict: 0 Tlb_page_evict: 338
Shader10: Tlb_validate: 740 Tlb_invalidate: 350 Tlb_evict: 0 Tlb_page_evict: 350
Shader11: Tlb_validate: 726 Tlb_invalidate: 344 Tlb_evict: 0 Tlb_page_evict: 344
Shader12: Tlb_validate: 754 Tlb_invalidate: 356 Tlb_evict: 0 Tlb_page_evict: 356
Shader13: Tlb_validate: 768 Tlb_invalidate: 362 Tlb_evict: 0 Tlb_page_evict: 362
Shader14: Tlb_validate: 754 Tlb_invalidate: 356 Tlb_evict: 0 Tlb_page_evict: 356
Shader15: Tlb_validate: 726 Tlb_invalidate: 344 Tlb_evict: 0 Tlb_page_evict: 344
Shader16: Tlb_validate: 754 Tlb_invalidate: 356 Tlb_evict: 0 Tlb_page_evict: 356
Shader17: Tlb_validate: 740 Tlb_invalidate: 350 Tlb_evict: 0 Tlb_page_evict: 350
Shader18: Tlb_validate: 754 Tlb_invalidate: 356 Tlb_evict: 0 Tlb_page_evict: 356
Shader19: Tlb_validate: 740 Tlb_invalidate: 350 Tlb_evict: 0 Tlb_page_evict: 350
Shader20: Tlb_validate: 754 Tlb_invalidate: 356 Tlb_evict: 0 Tlb_page_evict: 356
Shader21: Tlb_validate: 726 Tlb_invalidate: 344 Tlb_evict: 0 Tlb_page_evict: 344
Shader22: Tlb_validate: 754 Tlb_invalidate: 356 Tlb_evict: 0 Tlb_page_evict: 356
Shader23: Tlb_validate: 740 Tlb_invalidate: 350 Tlb_evict: 0 Tlb_page_evict: 350
Shader24: Tlb_validate: 740 Tlb_invalidate: 350 Tlb_evict: 0 Tlb_page_evict: 350
Shader25: Tlb_validate: 740 Tlb_invalidate: 342 Tlb_evict: 0 Tlb_page_evict: 342
Shader26: Tlb_validate: 740 Tlb_invalidate: 350 Tlb_evict: 0 Tlb_page_evict: 350
Shader27: Tlb_validate: 694 Tlb_invalidate: 332 Tlb_evict: 0 Tlb_page_evict: 332
Tlb_tot_valiate: 20632 Tlb_invalidate: 9748, Tlb_tot_evict: 0, Tlb_tot_evict page: 9748
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2872 Page_hit: 1472 Page_miss: 1400 Page_hit_rate: 0.512535
Shader1: Page_table_access:2928 Page_hit: 1476 Page_miss: 1452 Page_hit_rate: 0.504098
Shader2: Page_table_access:3040 Page_hit: 1656 Page_miss: 1384 Page_hit_rate: 0.544737
Shader3: Page_table_access:2804 Page_hit: 1536 Page_miss: 1268 Page_hit_rate: 0.547789
Shader4: Page_table_access:3102 Page_hit: 1734 Page_miss: 1368 Page_hit_rate: 0.558994
Shader5: Page_table_access:2936 Page_hit: 1600 Page_miss: 1336 Page_hit_rate: 0.544959
Shader6: Page_table_access:2798 Page_hit: 1442 Page_miss: 1356 Page_hit_rate: 0.515368
Shader7: Page_table_access:2982 Page_hit: 1550 Page_miss: 1432 Page_hit_rate: 0.519785
Shader8: Page_table_access:2844 Page_hit: 1492 Page_miss: 1352 Page_hit_rate: 0.524613
Shader9: Page_table_access:2880 Page_hit: 1576 Page_miss: 1304 Page_hit_rate: 0.547222
Shader10: Page_table_access:2896 Page_hit: 1500 Page_miss: 1396 Page_hit_rate: 0.517956
Shader11: Page_table_access:2814 Page_hit: 1430 Page_miss: 1384 Page_hit_rate: 0.508173
Shader12: Page_table_access:3014 Page_hit: 1482 Page_miss: 1532 Page_hit_rate: 0.491705
Shader13: Page_table_access:2936 Page_hit: 1568 Page_miss: 1368 Page_hit_rate: 0.534060
Shader14: Page_table_access:2826 Page_hit: 1542 Page_miss: 1284 Page_hit_rate: 0.545648
Shader15: Page_table_access:2988 Page_hit: 1644 Page_miss: 1344 Page_hit_rate: 0.550201
Shader16: Page_table_access:2916 Page_hit: 1488 Page_miss: 1428 Page_hit_rate: 0.510288
Shader17: Page_table_access:2836 Page_hit: 1508 Page_miss: 1328 Page_hit_rate: 0.531735
Shader18: Page_table_access:3028 Page_hit: 1668 Page_miss: 1360 Page_hit_rate: 0.550859
Shader19: Page_table_access:3000 Page_hit: 1736 Page_miss: 1264 Page_hit_rate: 0.578667
Shader20: Page_table_access:2978 Page_hit: 1618 Page_miss: 1360 Page_hit_rate: 0.543318
Shader21: Page_table_access:2958 Page_hit: 1450 Page_miss: 1508 Page_hit_rate: 0.490196
Shader22: Page_table_access:3040 Page_hit: 1684 Page_miss: 1356 Page_hit_rate: 0.553947
Shader23: Page_table_access:2868 Page_hit: 1424 Page_miss: 1444 Page_hit_rate: 0.496513
Shader24: Page_table_access:2868 Page_hit: 1456 Page_miss: 1412 Page_hit_rate: 0.507671
Shader25: Page_table_access:2970 Page_hit: 1522 Page_miss: 1448 Page_hit_rate: 0.512458
Shader26: Page_table_access:2854 Page_hit: 1390 Page_miss: 1464 Page_hit_rate: 0.487036
Shader27: Page_table_access:2868 Page_hit: 1504 Page_miss: 1364 Page_hit_rate: 0.524407
Page_table_tot_access: 81844 Page_tot_hit: 43148, Page_tot_miss 38696, Page_tot_hit_rate: 0.527198 Page_tot_fault: 142 Page_tot_pending: 38554
Total_memory_access_page_fault: 142, Average_latency: 729236.625000
========================================Page thrashing statistics==============================
Page_validate: 768 Page_evict_dirty: 33 Page_evict_not_dirty: 106
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.606384
[0-25]: 0.522259, [26-50]: 0.020638, [51-75]: 0.005056, [76-100]: 0.452047
Pcie_write_utilization: 0.203143
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:   949915 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(491.401093)
F:   223850----T:   230715 	 St: 802bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: 802c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: 802cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: 802cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: 804bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: 804cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: 803bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   279865 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   279865----T:   288105 	 St: 803cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   288504----T:   291304 	 St: 802db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   291304----T:   306530 	 St: 802dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306530----T:   309135 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309135----T:   324830 	 St: 804dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   330457----T:   333062 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333062----T:   348757 	 St: 803dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349561----T:   352361 	 St: 802fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   352361----T:   382614 	 St: 802fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   382614----T:   385219 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385219----T:   415942 	 St: 804fc000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421153----T:   423953 	 St: 803fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   423953----T:   454206 	 St: 803fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   462824----T:   465624 	 St: 8033b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   465624----T:   525989 	 St: 8033d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   466004----T:   468609 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   468609----T:   471214 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   471214----T:   473819 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   473819----T:   476424 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   476424----T:   479029 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   479029----T:   481634 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   481634----T:   484239 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   484239----T:   486844 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   486844----T:   489449 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   489449----T:   492054 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   492055----T:   494660 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   525989----T:   528594 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528594----T:   589430 	 St: 8053c000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   595069----T:   597674 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595069----T:   597674 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   597674----T:   600279 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   597674----T:   600279 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   600279----T:   602884 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   600279----T:   602884 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   602884----T:   605489 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   602884----T:   605489 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   605489----T:   608094 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   605489----T:   608094 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   608094----T:   610699 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   608094----T:   610699 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   610699----T:   613304 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   610699----T:   613304 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   613304----T:   615909 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   613304----T:   615909 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   615909----T:   618514 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   615909----T:   618514 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   618514----T:   621119 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   618514----T:   621119 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   621119----T:   623724 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   621119----T:   623724 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   623724----T:   626329 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   623724----T:   626329 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   626329----T:   628934 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   626329----T:   628934 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   628934----T:   631539 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   628934----T:   631539 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   631539----T:   634144 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   631539----T:   634144 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   634144----T:   636749 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   634144----T:   636749 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   636749----T:   639354 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   636749----T:   639354 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   639354----T:   641959 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   639354----T:   641959 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   641959----T:   644564 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   641959----T:   644564 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   644564----T:   647169 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   644564----T:   647169 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   647169----T:   649774 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   647169----T:   649774 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   649774----T:   652379 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   649774----T:   652379 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   652379----T:   654984 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   652379----T:   654984 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   654984----T:   657589 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   654984----T:   657589 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   657589----T:   660194 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   657589----T:   660194 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   660194----T:   662799 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   660194----T:   662799 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   662799----T:   665404 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   662799----T:   665404 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   665404----T:   668009 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   665405----T:   668010 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   673818----T:   676423 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   673818----T:   676423 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   676423----T:   679028 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   676423----T:   679028 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   679028----T:   681633 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   679028----T:   681633 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   681633----T:   684238 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   681633----T:   684238 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   684238----T:   686843 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684238----T:   686843 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   686843----T:   689448 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   686843----T:   689448 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   689448----T:   692053 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   689448----T:   692053 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   692053----T:   694658 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   692053----T:   694658 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   694658----T:   697263 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   694658----T:   697263 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   697263----T:   699868 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697263----T:   699868 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   699868----T:   702473 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   699868----T:   702473 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   702473----T:   705078 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702473----T:   705078 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   705078----T:   707683 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   705078----T:   707683 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   707683----T:   710288 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   707683----T:   710288 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   710288----T:   712893 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710288----T:   712893 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   712893----T:   715498 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   712893----T:   715498 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   715498----T:   718103 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715498----T:   718103 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   718103----T:   720708 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718103----T:   720708 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   720708----T:   723313 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   720708----T:   723313 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   723313----T:   725918 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723313----T:   725918 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   725918----T:   728523 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   725918----T:   728523 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   728523----T:   731128 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   728523----T:   731128 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   731128----T:   733733 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731128----T:   733733 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   733733----T:   736338 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   733733----T:   736338 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   736338----T:   738943 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   736338----T:   738943 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   738943----T:   741548 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   738943----T:   741548 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   741548----T:   744153 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741548----T:   744153 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   744153----T:   746758 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744153----T:   746758 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   746758----T:   749363 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   746758----T:   749363 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   749363----T:   751968 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749364----T:   751969 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   757780----T:   760385 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757780----T:   760385 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   760385----T:   762990 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   760385----T:   762990 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   762990----T:   765595 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762990----T:   765595 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   765595----T:   768200 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   765595----T:   768200 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   768200----T:   770805 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   768200----T:   770805 	 St: 802d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   770805----T:   773410 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770805----T:   773410 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   773410----T:   776015 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   773410----T:   776015 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   776015----T:   778620 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   776015----T:   778620 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   778620----T:   781225 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   778620----T:   781225 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   781225----T:   783830 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   781225----T:   783830 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   783830----T:   786435 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   783830----T:   786435 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   786435----T:   789040 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   786435----T:   789040 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   789040----T:   791645 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   789040----T:   791645 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   791645----T:   794250 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791645----T:   794250 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   794250----T:   796855 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   794250----T:   796855 	 St: 802d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   796855----T:   799460 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   796855----T:   799460 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   799460----T:   802065 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   799460----T:   802065 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   802065----T:   804670 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802065----T:   804670 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   804670----T:   807275 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   804670----T:   807275 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   807275----T:   809880 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   807275----T:   809880 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   809880----T:   812485 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   809880----T:   812485 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   812485----T:   815090 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   812485----T:   815090 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   815090----T:   817695 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   815090----T:   817695 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   817695----T:   820300 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817695----T:   820300 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   820300----T:   822905 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   820300----T:   822905 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   822905----T:   825510 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   822905----T:   825510 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   825510----T:   828115 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   825510----T:   828115 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   828115----T:   830720 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   828115----T:   830720 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   830720----T:   833325 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   830720----T:   833325 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   833325----T:   835930 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   833326----T:   835931 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   841997----T:   844602 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   841997----T:   844602 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   844602----T:   847207 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   844602----T:   847207 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   847207----T:   849812 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   847207----T:   849812 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   849812----T:   852417 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   849812----T:   852417 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   852417----T:   855022 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   852417----T:   855022 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   855022----T:   857627 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   855022----T:   857627 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   857627----T:   860232 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   857627----T:   860232 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   860232----T:   862837 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   860232----T:   862837 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   862837----T:   865442 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   862837----T:   865442 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   865442----T:   868047 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   865442----T:   868047 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   868047----T:   870652 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   868047----T:   870652 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   870652----T:   873257 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870652----T:   873257 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   873257----T:   875862 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   873257----T:   875862 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   875862----T:   878467 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   875862----T:   878467 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   878467----T:   881072 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   878467----T:   881072 	 St: 802e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   881072----T:   883677 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   881072----T:   883677 	 St: 802e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   883677----T:   886282 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   883677----T:   886282 	 St: 802e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   886282----T:   888887 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   886282----T:   888887 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   888887----T:   891492 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   888887----T:   891492 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   891492----T:   894097 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   891492----T:   894097 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   894097----T:   896702 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   894097----T:   896702 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   896702----T:   899307 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896702----T:   899307 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   899307----T:   901912 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   899307----T:   901912 	 St: 802e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   901912----T:   904517 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   901912----T:   904517 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   904517----T:   907122 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   904517----T:   907122 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   907122----T:   909727 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   907122----T:   909727 	 St: 802ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   909727----T:   912332 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909727----T:   912332 	 St: 802ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   912332----T:   914937 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   912332----T:   914937 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   914937----T:   917542 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   914937----T:   917542 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   917542----T:   920147 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   917543----T:   920148 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   923561----T:   926166 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   923561----T:   926166 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   926166----T:   928771 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   926166----T:   928771 	 St: 802eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   928771----T:   931376 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   928771----T:   931376 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   931376----T:   933981 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   931376----T:   933981 	 St: 802ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   933981----T:   936586 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   933981----T:   936586 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   936586----T:   939191 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936586----T:   939191 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   939191----T:   941796 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939191----T:   941796 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   941796----T:   944401 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   941796----T:   944401 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   944401----T:   947006 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   944401----T:   947006 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   947006----T:   949611 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   947007----T:   949612 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   949915----T:   952520 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   949915----T:   958155 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   960760----T:   963365 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   960760----T:   969000 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   971605----T:   974210 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   971605----T:   987300 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   989905----T:   992510 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   989905----T:  1020628 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1023233----T:  1025838 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1023233----T:  1068539 	 St: 0 Sz: 385024 	 Sm: 0 	 T: device_sync(30.591492)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 727765(cycle), 491.401093(us)
Tot_kernel_exec_time_and_fault_time: 10191355(cycle), 6881.400879(us)
Tot_memcpy_h2d_time: 678361(cycle), 458.042542(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 678361(cycle), 458.042542(us)
Tot_devicesync_time: 121229(cycle), 81.856178(us)
Tot_writeback_time: 362095(cycle), 244.493591(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 483324(cycle), 326.349762(us)
GPGPU-Sim: *** exit detected ***
