

================================================================
== Vitis HLS Report for 'nn_inference_Pipeline_loop11'
================================================================
* Date:           Tue Nov 25 19:16:12 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  28.252 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.540 us|  0.540 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1   |       16|       16|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     55|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     91|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_1_no_dsp_1_U302  |fcmp_32ns_32ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_82_p2      |         +|   0|  0|  13|           5|           1|
    |and_ln80_fu_134_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_76_p2     |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln80_1_fu_122_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln80_fu_116_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln80_fu_128_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  55|          44|          14|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_40                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  1|   0|    1|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_fu_40                      |  5|   0|    5|          0|
    |temp_output2_0_addr_reg_150  |  4|   0|    4|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 12|   0|   12|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop11|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop11|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop11|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop11|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop11|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  nn_inference_Pipeline_loop11|  return value|
|temp_output2_0_address0  |  out|    4|   ap_memory|                temp_output2_0|         array|
|temp_output2_0_ce0       |  out|    1|   ap_memory|                temp_output2_0|         array|
|temp_output2_0_we0       |  out|    1|   ap_memory|                temp_output2_0|         array|
|temp_output2_0_d0        |  out|   32|   ap_memory|                temp_output2_0|         array|
|temp_output2_0_address1  |  out|    4|   ap_memory|                temp_output2_0|         array|
|temp_output2_0_ce1       |  out|    1|   ap_memory|                temp_output2_0|         array|
|temp_output2_0_q1        |   in|   32|   ap_memory|                temp_output2_0|         array|
+-------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA32_fPA16_KfPA16_f.exit"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln78 = icmp_eq  i5 %i_1, i5 16" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 10 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%add_ln78 = add i5 %i_1, i5 1" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 12 'add' 'add_ln78' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %.split6, void %_Z13hw_act_layer2PA16_fS0_.exit.preheader.exitStub" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 13 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i_1" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 14 'zext' 'i_1_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_output2_0_addr = getelementptr i32 %temp_output2_0, i64 0, i64 %i_1_cast" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 15 'getelementptr' 'temp_output2_0_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%temp_output2_0_load = load i4 %temp_output2_0_addr" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 16 'load' 'temp_output2_0_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln78 = store i5 %add_ln78, i5 %i" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 17 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA32_fPA16_KfPA16_f.exit"   --->   Operation 18 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 28.2>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [FPGA_AI/src/hls/matmul.cpp:78]   --->   Operation 19 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%temp_output2_0_load = load i4 %temp_output2_0_addr" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 20 'load' 'temp_output2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %temp_output2_0_load" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 21 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80, i32 23, i32 30" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 22 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %bitcast_ln80" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 23 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.55ns)   --->   "%icmp_ln80 = icmp_ne  i8 %tmp_2, i8 255" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 24 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.44ns)   --->   "%icmp_ln80_1 = icmp_eq  i23 %trunc_ln80, i23 0" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 25 'icmp' 'icmp_ln80_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 26 'or' 'or_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (22.6ns)   --->   "%tmp_3 = fcmp_olt  i32 %temp_output2_0_load, i32 0" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 27 'fcmp' 'tmp_3' <Predicate = true> <Delay = 22.6> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 22.6> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %or_ln80, i1 %tmp_3" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 28 'and' 'and_ln80' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln80, void %.split6._crit_edge, void" [FPGA_AI/src/hls/matmul.cpp:80]   --->   Operation 29 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.32ns)   --->   "%store_ln81 = store i32 0, i4 %temp_output2_0_addr" [FPGA_AI/src/hls/matmul.cpp:81]   --->   Operation 30 'store' 'store_ln81' <Predicate = (and_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split6._crit_edge" [FPGA_AI/src/hls/matmul.cpp:81]   --->   Operation 31 'br' 'br_ln81' <Predicate = (and_ln80)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp_output2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 010]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i_1                 (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln78           (icmp             ) [ 010]
empty               (speclooptripcount) [ 000]
add_ln78            (add              ) [ 000]
br_ln78             (br               ) [ 000]
i_1_cast            (zext             ) [ 000]
temp_output2_0_addr (getelementptr    ) [ 011]
store_ln78          (store            ) [ 000]
br_ln0              (br               ) [ 000]
specloopname_ln78   (specloopname     ) [ 000]
temp_output2_0_load (load             ) [ 000]
bitcast_ln80        (bitcast          ) [ 000]
tmp_2               (partselect       ) [ 000]
trunc_ln80          (trunc            ) [ 000]
icmp_ln80           (icmp             ) [ 000]
icmp_ln80_1         (icmp             ) [ 000]
or_ln80             (or               ) [ 000]
tmp_3               (fcmp             ) [ 000]
and_ln80            (and              ) [ 011]
br_ln80             (br               ) [ 000]
store_ln81          (store            ) [ 000]
br_ln81             (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp_output2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output2_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="temp_output2_0_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="5" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output2_0_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="1"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="0"/>
<pin id="56" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="57" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="59" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_output2_0_load/1 store_ln81/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_3_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_1_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln78_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln78_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_1_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln78_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="bitcast_ln80_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln80/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="0" index="3" bw="6" slack="0"/>
<pin id="107" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln80_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln80_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln80_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="23" slack="0"/>
<pin id="124" dir="0" index="1" bw="23" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="or_ln80_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="and_ln80_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="150" class="1005" name="temp_output2_0_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="temp_output2_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="22" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="60"><net_src comp="44" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="61"><net_src comp="38" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="66"><net_src comp="51" pin="7"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="38" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="73" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="97"><net_src comp="82" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="51" pin="7"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="98" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="115"><net_src comp="98" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="102" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="112" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="116" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="62" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="40" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="153"><net_src comp="44" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="51" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_output2_0 | {2 }
 - Input state : 
	Port: nn_inference_Pipeline_loop11 : temp_output2_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln78 : 2
		add_ln78 : 2
		br_ln78 : 3
		i_1_cast : 2
		temp_output2_0_addr : 3
		temp_output2_0_load : 4
		store_ln78 : 3
	State 2
		bitcast_ln80 : 1
		tmp_2 : 2
		trunc_ln80 : 2
		icmp_ln80 : 3
		icmp_ln80_1 : 3
		or_ln80 : 4
		tmp_3 : 1
		and_ln80 : 4
		br_ln80 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   icmp_ln78_fu_76  |    0    |    9    |
|   icmp   |  icmp_ln80_fu_116  |    0    |    11   |
|          | icmp_ln80_1_fu_122 |    0    |    15   |
|----------|--------------------|---------|---------|
|    add   |   add_ln78_fu_82   |    0    |    13   |
|----------|--------------------|---------|---------|
|    or    |   or_ln80_fu_128   |    0    |    2    |
|----------|--------------------|---------|---------|
|    and   |   and_ln80_fu_134  |    0    |    2    |
|----------|--------------------|---------|---------|
|   fcmp   |     tmp_3_fu_62    |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |   i_1_cast_fu_88   |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|    tmp_2_fu_102    |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln80_fu_112 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    52   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_140         |    5   |
|temp_output2_0_addr_reg_150|    4   |
+---------------------------+--------+
|           Total           |    9   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   52   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |    9   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    9   |   61   |
+-----------+--------+--------+--------+
