/* Generated by Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3) */

module primitive_example_design_7(haddr, burst, prot, size, trans, clk, reset, read_write, clear, addr, data_out, hresp, ready, a, b, hw, ibuf2_en, ibuf3_en, ibuf4_en, ibuf5_en, ibuf6_en
, ibuf7_en, ibuf8_en, ibuf9_en, ibuf10_en, ibuf11_en, ibuf12_en, ibuf13_en, ibuf14_en);
  input [31:0] a;
  input [9:0] addr;
  input [31:0] b;
  input [2:0] burst;
  input clear;
  input clk;
  output [31:0] data_out;
  input [31:0] haddr;
  output hresp;
  input hw;
  input ibuf10_en;
  input ibuf11_en;
  input ibuf12_en;
  input ibuf13_en;
  input ibuf14_en;
  input ibuf2_en;
  input ibuf3_en;
  input ibuf4_en;
  input ibuf5_en;
  input ibuf6_en;
  input ibuf7_en;
  input ibuf8_en;
  input ibuf9_en;
  input [3:0] prot;
  input read_write;
  output ready;
  input reset;
  input [2:0] size;
  input [2:0] trans;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$3526$auto_3115.co ;
  wire \$abc$3571$auto_3156 ;
  wire \$abc$3609$li0_li0 ;
  wire \$abc$3609$li1_li1 ;
  wire \$abc$3609$li2_li2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[9] ;
  wire \$clk_buf_$ibuf_clk ;
  wire \$delete_wire$4815 ;
  wire \$delete_wire$4816 ;
  wire \$delete_wire$4817 ;
  wire \$delete_wire$4818 ;
  wire \$delete_wire$4819 ;
  wire \$delete_wire$4820 ;
  wire \$delete_wire$4821 ;
  wire \$delete_wire$4822 ;
  wire \$delete_wire$4823 ;
  wire \$delete_wire$4824 ;
  wire \$delete_wire$4825 ;
  wire \$delete_wire$4826 ;
  wire \$delete_wire$4827 ;
  wire \$delete_wire$4828 ;
  wire \$delete_wire$4829 ;
  wire \$delete_wire$4830 ;
  wire \$delete_wire$4831 ;
  wire \$delete_wire$4832 ;
  wire \$delete_wire$4833 ;
  wire \$delete_wire$4834 ;
  wire \$delete_wire$4835 ;
  wire \$delete_wire$4836 ;
  wire \$delete_wire$4837 ;
  wire \$delete_wire$4838 ;
  wire \$delete_wire$4839 ;
  wire \$delete_wire$4840 ;
  wire \$delete_wire$4841 ;
  wire \$delete_wire$4842 ;
  wire \$delete_wire$4843 ;
  wire \$delete_wire$4844 ;
  wire \$delete_wire$4845 ;
  wire \$delete_wire$4846 ;
  wire \$delete_wire$4847 ;
  wire \$delete_wire$4848 ;
  wire \$delete_wire$4849 ;
  wire \$delete_wire$4850 ;
  wire \$delete_wire$4851 ;
  wire \$delete_wire$4852 ;
  wire \$delete_wire$4853 ;
  wire \$delete_wire$4854 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire \$f2g_in_en_$ibuf_ibuf10_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire \$f2g_in_en_$ibuf_ibuf11_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire \$f2g_in_en_$ibuf_ibuf12_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire \$f2g_in_en_$ibuf_ibuf13_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire \$f2g_in_en_$ibuf_ibuf14_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire \$f2g_in_en_$ibuf_ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire \$f2g_in_en_$ibuf_ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire \$f2g_in_en_$ibuf_ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire \$f2g_in_en_$ibuf_ibuf5_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire \$f2g_in_en_$ibuf_ibuf6_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire \$f2g_in_en_$ibuf_ibuf7_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire \$f2g_in_en_$ibuf_ibuf8_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire \$f2g_in_en_$ibuf_ibuf9_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[9] ;
  (* hdlname = "register_inst2 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \$f2g_tx_out_register_inst2.q ;
  (* hdlname = "register_inst3 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \$f2g_tx_out_register_inst3.q ;
  wire \$fclk_buf_$abc$3571$auto_3156 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40" *)
  (* unused_bits = "0" *)
  wire \$ibuf_clear ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13" *)
  wire \$ibuf_hw ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire \$ibuf_ibuf10_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire \$ibuf_ibuf11_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire \$ibuf_ibuf12_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire \$ibuf_ibuf13_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire \$ibuf_ibuf14_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire \$ibuf_ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire \$ibuf_ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire \$ibuf_ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire \$ibuf_ibuf5_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire \$ibuf_ibuf6_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire \$ibuf_ibuf7_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire \$ibuf_ibuf8_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire \$ibuf_ibuf9_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33" *)
  wire \$ibuf_read_write ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21" *)
  wire \$ibuf_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire [31:0] a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire [9:0] addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire [31:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:6.17-6.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:6.17-6.22" *)
  wire [2:0] burst;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \burst_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \burst_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \burst_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40" *)
  wire clear;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.11-11.14" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.11-11.14" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire [31:0] data_out;
  wire \emu_init_new_data_3153[0] ;
  wire \emu_init_new_data_3153[10] ;
  wire \emu_init_new_data_3153[11] ;
  wire \emu_init_new_data_3153[12] ;
  wire \emu_init_new_data_3153[13] ;
  wire \emu_init_new_data_3153[14] ;
  wire \emu_init_new_data_3153[15] ;
  wire \emu_init_new_data_3153[16] ;
  wire \emu_init_new_data_3153[17] ;
  wire \emu_init_new_data_3153[18] ;
  wire \emu_init_new_data_3153[19] ;
  wire \emu_init_new_data_3153[1] ;
  wire \emu_init_new_data_3153[20] ;
  wire \emu_init_new_data_3153[21] ;
  wire \emu_init_new_data_3153[22] ;
  wire \emu_init_new_data_3153[23] ;
  wire \emu_init_new_data_3153[24] ;
  wire \emu_init_new_data_3153[25] ;
  wire \emu_init_new_data_3153[26] ;
  wire \emu_init_new_data_3153[27] ;
  wire \emu_init_new_data_3153[28] ;
  wire \emu_init_new_data_3153[29] ;
  wire \emu_init_new_data_3153[2] ;
  wire \emu_init_new_data_3153[30] ;
  wire \emu_init_new_data_3153[31] ;
  wire \emu_init_new_data_3153[3] ;
  wire \emu_init_new_data_3153[4] ;
  wire \emu_init_new_data_3153[5] ;
  wire \emu_init_new_data_3153[6] ;
  wire \emu_init_new_data_3153[7] ;
  wire \emu_init_new_data_3153[8] ;
  wire \emu_init_new_data_3153[9] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  wire emu_init_sel_3151;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire [31:0] haddr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:14.12-14.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:14.12-14.17" *)
  wire hresp;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13" *)
  wire hw;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire ibuf10_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire ibuf11_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire ibuf12_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire ibuf13_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire ibuf14_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire ibuf2_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire ibuf3_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire ibuf4_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire ibuf5_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire ibuf6_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire ibuf7_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire ibuf8_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire ibuf9_en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:7.17-7.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:7.17-7.21" *)
  wire [3:0] prot;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33" *)
  wire read_write;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:15.12-15.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:15.12-15.17" *)
  wire ready;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:21.10-21.17" *)
  wire ready_o;
  (* hdlname = "register_inst1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:90.11-90.14" *)
  wire \register_inst1.clk ;
  (* hdlname = "register_inst1 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \register_inst1.q ;
  (* hdlname = "register_inst2 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \register_inst2.q ;
  (* hdlname = "register_inst3 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \register_inst3.q ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:8.17-8.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:8.17-8.21" *)
  wire [2:0] size;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \size_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \size_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \size_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:9.17-9.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:9.17-9.22" *)
  wire [2:0] trans;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \trans_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \trans_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \trans_ibuf[2] ;
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$3609$auto_3610  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$3609$li0_li0 ),
    .E(1'h1),
    .Q(\register_inst1.q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$3609$auto_3611  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$3609$li1_li1 ),
    .E(1'h1),
    .Q(\register_inst2.q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$3609$auto_3612  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$3609$li2_li2 ),
    .E(1'h1),
    .Q(\register_inst3.q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$3656$auto_3657  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(1'h1),
    .E(1'h1),
    .Q(emu_init_sel_3151),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4523  (
    .A({ \emu_init_new_data_3153[31] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[31] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4524  (
    .A({ \emu_init_new_data_3153[30] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[30] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4525  (
    .A({ \emu_init_new_data_3153[29] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4526  (
    .A({ \emu_init_new_data_3153[28] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4527  (
    .A({ \emu_init_new_data_3153[27] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4528  (
    .A({ \emu_init_new_data_3153[26] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4529  (
    .A({ \emu_init_new_data_3153[25] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4530  (
    .A({ \emu_init_new_data_3153[24] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4531  (
    .A({ \emu_init_new_data_3153[23] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4532  (
    .A({ \emu_init_new_data_3153[22] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4533  (
    .A({ \emu_init_new_data_3153[21] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4534  (
    .A({ \emu_init_new_data_3153[20] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4535  (
    .A({ \emu_init_new_data_3153[19] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4536  (
    .A({ \emu_init_new_data_3153[18] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4537  (
    .A({ \emu_init_new_data_3153[17] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4538  (
    .A({ \emu_init_new_data_3153[16] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4539  (
    .A({ \emu_init_new_data_3153[15] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4540  (
    .A({ \emu_init_new_data_3153[14] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4541  (
    .A({ \emu_init_new_data_3153[13] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4542  (
    .A({ \emu_init_new_data_3153[12] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4543  (
    .A({ \emu_init_new_data_3153[11] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4544  (
    .A({ \emu_init_new_data_3153[10] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4545  (
    .A({ \emu_init_new_data_3153[9] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4546  (
    .A({ \emu_init_new_data_3153[8] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4547  (
    .A({ \emu_init_new_data_3153[7] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4548  (
    .A({ \emu_init_new_data_3153[6] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4549  (
    .A({ \emu_init_new_data_3153[5] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4550  (
    .A({ \emu_init_new_data_3153[4] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4551  (
    .A({ \emu_init_new_data_3153[3] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4552  (
    .A({ \emu_init_new_data_3153[2] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4553  (
    .A({ \emu_init_new_data_3153[1] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4554  (
    .A({ \emu_init_new_data_3153[0] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$4522$auto_4555  (
    .A({ ready_o, \$ibuf_reset  }),
    .Y(\$abc$3609$li2_li2 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$4522$auto_4556  (
    .A({ hresp, \$ibuf_reset  }),
    .Y(\$abc$3609$li1_li1 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$4522$auto_4557  (
    .A({ \$ibuf_hw , \$ibuf_reset  }),
    .Y(\$abc$3609$li0_li0 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4558  (
    .A({ \$ibuf_b[29] , \$ibuf_a[29]  }),
    .Y(\$auto_3115.S[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4559  (
    .A({ \$ibuf_b[28] , \$ibuf_a[28]  }),
    .Y(\$auto_3115.S[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4560  (
    .A({ \$ibuf_b[27] , \$ibuf_a[27]  }),
    .Y(\$auto_3115.S[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4561  (
    .A({ \$ibuf_b[26] , \$ibuf_a[26]  }),
    .Y(\$auto_3115.S[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4562  (
    .A({ \$ibuf_b[25] , \$ibuf_a[25]  }),
    .Y(\$auto_3115.S[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4563  (
    .A({ \$ibuf_b[24] , \$ibuf_a[24]  }),
    .Y(\$auto_3115.S[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4564  (
    .A({ \$ibuf_b[23] , \$ibuf_a[23]  }),
    .Y(\$auto_3115.S[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4565  (
    .A({ \$ibuf_b[22] , \$ibuf_a[22]  }),
    .Y(\$auto_3115.S[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4566  (
    .A({ \$ibuf_b[21] , \$ibuf_a[21]  }),
    .Y(\$auto_3115.S[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4567  (
    .A({ \$ibuf_b[20] , \$ibuf_a[20]  }),
    .Y(\$auto_3115.S[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4568  (
    .A({ \$ibuf_b[19] , \$ibuf_a[19]  }),
    .Y(\$auto_3115.S[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4569  (
    .A({ \$ibuf_b[18] , \$ibuf_a[18]  }),
    .Y(\$auto_3115.S[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4570  (
    .A({ \$ibuf_b[17] , \$ibuf_a[17]  }),
    .Y(\$auto_3115.S[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4571  (
    .A({ \$ibuf_b[16] , \$ibuf_a[16]  }),
    .Y(\$auto_3115.S[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4572  (
    .A({ \$ibuf_b[15] , \$ibuf_a[15]  }),
    .Y(\$auto_3115.S[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4573  (
    .A({ \$ibuf_b[14] , \$ibuf_a[14]  }),
    .Y(\$auto_3115.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4574  (
    .A({ \$ibuf_b[13] , \$ibuf_a[13]  }),
    .Y(\$auto_3115.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4575  (
    .A({ \$ibuf_b[12] , \$ibuf_a[12]  }),
    .Y(\$auto_3115.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4576  (
    .A({ \$ibuf_b[11] , \$ibuf_a[11]  }),
    .Y(\$auto_3115.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4577  (
    .A({ \$ibuf_b[10] , \$ibuf_a[10]  }),
    .Y(\$auto_3115.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4578  (
    .A({ \$ibuf_b[9] , \$ibuf_a[9]  }),
    .Y(\$auto_3115.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4579  (
    .A({ \$ibuf_b[8] , \$ibuf_a[8]  }),
    .Y(\$auto_3115.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4580  (
    .A({ \$ibuf_b[7] , \$ibuf_a[7]  }),
    .Y(\$auto_3115.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4581  (
    .A({ \$ibuf_b[6] , \$ibuf_a[6]  }),
    .Y(\$auto_3115.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4582  (
    .A({ \$ibuf_b[5] , \$ibuf_a[5]  }),
    .Y(\$auto_3115.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4583  (
    .A({ \$ibuf_b[4] , \$ibuf_a[4]  }),
    .Y(\$auto_3115.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4584  (
    .A({ \$ibuf_b[3] , \$ibuf_a[3]  }),
    .Y(\$auto_3115.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4585  (
    .A({ \$ibuf_b[2] , \$ibuf_a[2]  }),
    .Y(\$auto_3115.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4586  (
    .A({ \$ibuf_b[1] , \$ibuf_a[1]  }),
    .Y(\$auto_3115.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4587  (
    .A({ \$ibuf_b[0] , \$ibuf_a[0]  }),
    .Y(\$auto_3115.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$4522$auto_4588  (
    .A({ \$abc$3526$auto_3115.co , \$ibuf_b[30] , \$ibuf_a[30]  }),
    .Y(\c[30] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he81717e8)
  ) \$abc$4522$auto_4589  (
    .A({ \$ibuf_b[31] , \$ibuf_a[31] , \$abc$3526$auto_3115.co , \$ibuf_b[30] , \$ibuf_a[30]  }),
    .Y(\c[31] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$4522$auto_4590  (
    .A(\register_inst1.clk ),
    .Y(\$abc$3571$auto_3156 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_3115.final_adder  (
    .CIN(\$auto_3115.C[30] ),
    .G(1'h0),
    .O(\$abc$3526$auto_3115.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_3115.C[0] ),
    .COUT(\$auto_3115.C[1] ),
    .G(\$ibuf_a[0] ),
    .O(\c[0] ),
    .P(\$auto_3115.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_3115.C[10] ),
    .COUT(\$auto_3115.C[11] ),
    .G(\$ibuf_a[10] ),
    .O(\c[10] ),
    .P(\$auto_3115.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_3115.C[11] ),
    .COUT(\$auto_3115.C[12] ),
    .G(\$ibuf_a[11] ),
    .O(\c[11] ),
    .P(\$auto_3115.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_3115.C[12] ),
    .COUT(\$auto_3115.C[13] ),
    .G(\$ibuf_a[12] ),
    .O(\c[12] ),
    .P(\$auto_3115.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_3115.C[13] ),
    .COUT(\$auto_3115.C[14] ),
    .G(\$ibuf_a[13] ),
    .O(\c[13] ),
    .P(\$auto_3115.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_3115.C[14] ),
    .COUT(\$auto_3115.C[15] ),
    .G(\$ibuf_a[14] ),
    .O(\c[14] ),
    .P(\$auto_3115.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[15].genblk1.my_adder  (
    .CIN(\$auto_3115.C[15] ),
    .COUT(\$auto_3115.C[16] ),
    .G(\$ibuf_a[15] ),
    .O(\c[15] ),
    .P(\$auto_3115.S[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[16].genblk1.my_adder  (
    .CIN(\$auto_3115.C[16] ),
    .COUT(\$auto_3115.C[17] ),
    .G(\$ibuf_a[16] ),
    .O(\c[16] ),
    .P(\$auto_3115.S[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[17].genblk1.my_adder  (
    .CIN(\$auto_3115.C[17] ),
    .COUT(\$auto_3115.C[18] ),
    .G(\$ibuf_a[17] ),
    .O(\c[17] ),
    .P(\$auto_3115.S[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[18].genblk1.my_adder  (
    .CIN(\$auto_3115.C[18] ),
    .COUT(\$auto_3115.C[19] ),
    .G(\$ibuf_a[18] ),
    .O(\c[18] ),
    .P(\$auto_3115.S[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[19].genblk1.my_adder  (
    .CIN(\$auto_3115.C[19] ),
    .COUT(\$auto_3115.C[20] ),
    .G(\$ibuf_a[19] ),
    .O(\c[19] ),
    .P(\$auto_3115.S[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_3115.C[1] ),
    .COUT(\$auto_3115.C[2] ),
    .G(\$ibuf_a[1] ),
    .O(\c[1] ),
    .P(\$auto_3115.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[20].genblk1.my_adder  (
    .CIN(\$auto_3115.C[20] ),
    .COUT(\$auto_3115.C[21] ),
    .G(\$ibuf_a[20] ),
    .O(\c[20] ),
    .P(\$auto_3115.S[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[21].genblk1.my_adder  (
    .CIN(\$auto_3115.C[21] ),
    .COUT(\$auto_3115.C[22] ),
    .G(\$ibuf_a[21] ),
    .O(\c[21] ),
    .P(\$auto_3115.S[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[22].genblk1.my_adder  (
    .CIN(\$auto_3115.C[22] ),
    .COUT(\$auto_3115.C[23] ),
    .G(\$ibuf_a[22] ),
    .O(\c[22] ),
    .P(\$auto_3115.S[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[23].genblk1.my_adder  (
    .CIN(\$auto_3115.C[23] ),
    .COUT(\$auto_3115.C[24] ),
    .G(\$ibuf_a[23] ),
    .O(\c[23] ),
    .P(\$auto_3115.S[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[24].genblk1.my_adder  (
    .CIN(\$auto_3115.C[24] ),
    .COUT(\$auto_3115.C[25] ),
    .G(\$ibuf_a[24] ),
    .O(\c[24] ),
    .P(\$auto_3115.S[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[25].genblk1.my_adder  (
    .CIN(\$auto_3115.C[25] ),
    .COUT(\$auto_3115.C[26] ),
    .G(\$ibuf_a[25] ),
    .O(\c[25] ),
    .P(\$auto_3115.S[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[26].genblk1.my_adder  (
    .CIN(\$auto_3115.C[26] ),
    .COUT(\$auto_3115.C[27] ),
    .G(\$ibuf_a[26] ),
    .O(\c[26] ),
    .P(\$auto_3115.S[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[27].genblk1.my_adder  (
    .CIN(\$auto_3115.C[27] ),
    .COUT(\$auto_3115.C[28] ),
    .G(\$ibuf_a[27] ),
    .O(\c[27] ),
    .P(\$auto_3115.S[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[28].genblk1.my_adder  (
    .CIN(\$auto_3115.C[28] ),
    .COUT(\$auto_3115.C[29] ),
    .G(\$ibuf_a[28] ),
    .O(\c[28] ),
    .P(\$auto_3115.S[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[29].genblk1.my_adder  (
    .CIN(\$auto_3115.C[29] ),
    .COUT(\$auto_3115.C[30] ),
    .G(\$ibuf_a[29] ),
    .O(\c[29] ),
    .P(\$auto_3115.S[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_3115.C[2] ),
    .COUT(\$auto_3115.C[3] ),
    .G(\$ibuf_a[2] ),
    .O(\c[2] ),
    .P(\$auto_3115.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_3115.C[3] ),
    .COUT(\$auto_3115.C[4] ),
    .G(\$ibuf_a[3] ),
    .O(\c[3] ),
    .P(\$auto_3115.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_3115.C[4] ),
    .COUT(\$auto_3115.C[5] ),
    .G(\$ibuf_a[4] ),
    .O(\c[4] ),
    .P(\$auto_3115.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_3115.C[5] ),
    .COUT(\$auto_3115.C[6] ),
    .G(\$ibuf_a[5] ),
    .O(\c[5] ),
    .P(\$auto_3115.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_3115.C[6] ),
    .COUT(\$auto_3115.C[7] ),
    .G(\$ibuf_a[6] ),
    .O(\c[6] ),
    .P(\$auto_3115.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_3115.C[7] ),
    .COUT(\$auto_3115.C[8] ),
    .G(\$ibuf_a[7] ),
    .O(\c[7] ),
    .P(\$auto_3115.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_3115.C[8] ),
    .COUT(\$auto_3115.C[9] ),
    .G(\$ibuf_a[8] ),
    .O(\c[8] ),
    .P(\$auto_3115.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_3115.C[9] ),
    .COUT(\$auto_3115.C[10] ),
    .G(\$ibuf_a[9] ),
    .O(\c[9] ),
    .P(\$auto_3115.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_3115.intermediate_adder  (
    .COUT(\$auto_3115.C[0] ),
    .G(1'h0),
    .P(1'h0)
  );
  (* keep = 32'sh00000001 *)
  FCLK_BUF \$clkbuf$primitive_example_design_7.$abc$3571$auto_3156  (
    .I(\$abc$3571$auto_3156 ),
    .O(\$fclk_buf_$abc$3571$auto_3156 )
  );
  (* keep = 32'sh00000001 *)
  CLK_BUF \$clkbuf$primitive_example_design_7.$ibuf_clk  (
    .I(\register_inst1.clk ),
    .O(\$clk_buf_$ibuf_clk )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf10_en_1  (
    .I(\$ibuf_ibuf10_en ),
    .O(\$f2g_in_en_$ibuf_ibuf10_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf11_en_1  (
    .I(\$ibuf_ibuf11_en ),
    .O(\$f2g_in_en_$ibuf_ibuf11_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf12_en_1  (
    .I(\$ibuf_ibuf12_en ),
    .O(\$f2g_in_en_$ibuf_ibuf12_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf13_en_1  (
    .I(\$ibuf_ibuf13_en ),
    .O(\$f2g_in_en_$ibuf_ibuf13_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf14_en_1  (
    .I(\$ibuf_ibuf14_en ),
    .O(\$f2g_in_en_$ibuf_ibuf14_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf2_en_1  (
    .I(\$ibuf_ibuf2_en ),
    .O(\$f2g_in_en_$ibuf_ibuf2_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf3_en_1  (
    .I(\$ibuf_ibuf3_en ),
    .O(\$f2g_in_en_$ibuf_ibuf3_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf4_en_1  (
    .I(\$ibuf_ibuf4_en ),
    .O(\$f2g_in_en_$ibuf_ibuf4_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf5_en_1  (
    .I(\$ibuf_ibuf5_en ),
    .O(\$f2g_in_en_$ibuf_ibuf5_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf6_en_1  (
    .I(\$ibuf_ibuf6_en ),
    .O(\$f2g_in_en_$ibuf_ibuf6_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf7_en_1  (
    .I(\$ibuf_ibuf7_en ),
    .O(\$f2g_in_en_$ibuf_ibuf7_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf8_en_1  (
    .I(\$ibuf_ibuf8_en ),
    .O(\$f2g_in_en_$ibuf_ibuf8_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf9_en_1  (
    .I(\$ibuf_ibuf9_en ),
    .O(\$f2g_in_en_$ibuf_ibuf9_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[0]_1  (
    .I(\$obuf_data_out[0] ),
    .O(\$f2g_tx_out_$obuf_data_out[0] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[10]_1  (
    .I(\$obuf_data_out[10] ),
    .O(\$f2g_tx_out_$obuf_data_out[10] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[11]_1  (
    .I(\$obuf_data_out[11] ),
    .O(\$f2g_tx_out_$obuf_data_out[11] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[12]_1  (
    .I(\$obuf_data_out[12] ),
    .O(\$f2g_tx_out_$obuf_data_out[12] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[13]_1  (
    .I(\$obuf_data_out[13] ),
    .O(\$f2g_tx_out_$obuf_data_out[13] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[14]_1  (
    .I(\$obuf_data_out[14] ),
    .O(\$f2g_tx_out_$obuf_data_out[14] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[15]_1  (
    .I(\$obuf_data_out[15] ),
    .O(\$f2g_tx_out_$obuf_data_out[15] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[16]_1  (
    .I(\$obuf_data_out[16] ),
    .O(\$f2g_tx_out_$obuf_data_out[16] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[17]_1  (
    .I(\$obuf_data_out[17] ),
    .O(\$f2g_tx_out_$obuf_data_out[17] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[18]_1  (
    .I(\$obuf_data_out[18] ),
    .O(\$f2g_tx_out_$obuf_data_out[18] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[19]_1  (
    .I(\$obuf_data_out[19] ),
    .O(\$f2g_tx_out_$obuf_data_out[19] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[1]_1  (
    .I(\$obuf_data_out[1] ),
    .O(\$f2g_tx_out_$obuf_data_out[1] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[20]_1  (
    .I(\$obuf_data_out[20] ),
    .O(\$f2g_tx_out_$obuf_data_out[20] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[21]_1  (
    .I(\$obuf_data_out[21] ),
    .O(\$f2g_tx_out_$obuf_data_out[21] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[22]_1  (
    .I(\$obuf_data_out[22] ),
    .O(\$f2g_tx_out_$obuf_data_out[22] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[23]_1  (
    .I(\$obuf_data_out[23] ),
    .O(\$f2g_tx_out_$obuf_data_out[23] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[24]_1  (
    .I(\$obuf_data_out[24] ),
    .O(\$f2g_tx_out_$obuf_data_out[24] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[25]_1  (
    .I(\$obuf_data_out[25] ),
    .O(\$f2g_tx_out_$obuf_data_out[25] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[26]_1  (
    .I(\$obuf_data_out[26] ),
    .O(\$f2g_tx_out_$obuf_data_out[26] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[27]_1  (
    .I(\$obuf_data_out[27] ),
    .O(\$f2g_tx_out_$obuf_data_out[27] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[28]_1  (
    .I(\$obuf_data_out[28] ),
    .O(\$f2g_tx_out_$obuf_data_out[28] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[29]_1  (
    .I(\$obuf_data_out[29] ),
    .O(\$f2g_tx_out_$obuf_data_out[29] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[2]_1  (
    .I(\$obuf_data_out[2] ),
    .O(\$f2g_tx_out_$obuf_data_out[2] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[30]_1  (
    .I(\$obuf_data_out[30] ),
    .O(\$f2g_tx_out_$obuf_data_out[30] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[31]_1  (
    .I(\$obuf_data_out[31] ),
    .O(\$f2g_tx_out_$obuf_data_out[31] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[3]_1  (
    .I(\$obuf_data_out[3] ),
    .O(\$f2g_tx_out_$obuf_data_out[3] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[4]_1  (
    .I(\$obuf_data_out[4] ),
    .O(\$f2g_tx_out_$obuf_data_out[4] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[5]_1  (
    .I(\$obuf_data_out[5] ),
    .O(\$f2g_tx_out_$obuf_data_out[5] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[6]_1  (
    .I(\$obuf_data_out[6] ),
    .O(\$f2g_tx_out_$obuf_data_out[6] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[7]_1  (
    .I(\$obuf_data_out[7] ),
    .O(\$f2g_tx_out_$obuf_data_out[7] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[8]_1  (
    .I(\$obuf_data_out[8] ),
    .O(\$f2g_tx_out_$obuf_data_out[8] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[9]_1  (
    .I(\$obuf_data_out[9] ),
    .O(\$f2g_tx_out_$obuf_data_out[9] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_register_inst2.q_1  (
    .I(\register_inst2.q ),
    .O(\$f2g_tx_out_register_inst2.q )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_register_inst3.q_1  (
    .I(\register_inst3.q ),
    .O(\$f2g_tx_out_register_inst3.q )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a  (
    .EN(1'h1),
    .I(a[0]),
    .O(\$ibuf_a[0] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_1  (
    .EN(1'h1),
    .I(a[1]),
    .O(\$ibuf_a[1] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_10  (
    .EN(1'h1),
    .I(a[10]),
    .O(\$ibuf_a[10] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_11  (
    .EN(1'h1),
    .I(a[11]),
    .O(\$ibuf_a[11] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_12  (
    .EN(1'h1),
    .I(a[12]),
    .O(\$ibuf_a[12] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_13  (
    .EN(1'h1),
    .I(a[13]),
    .O(\$ibuf_a[13] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_14  (
    .EN(1'h1),
    .I(a[14]),
    .O(\$ibuf_a[14] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_15  (
    .EN(1'h1),
    .I(a[15]),
    .O(\$ibuf_a[15] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_16  (
    .EN(1'h1),
    .I(a[16]),
    .O(\$ibuf_a[16] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_17  (
    .EN(1'h1),
    .I(a[17]),
    .O(\$ibuf_a[17] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_18  (
    .EN(1'h1),
    .I(a[18]),
    .O(\$ibuf_a[18] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_19  (
    .EN(1'h1),
    .I(a[19]),
    .O(\$ibuf_a[19] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_2  (
    .EN(1'h1),
    .I(a[2]),
    .O(\$ibuf_a[2] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_20  (
    .EN(1'h1),
    .I(a[20]),
    .O(\$ibuf_a[20] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_21  (
    .EN(1'h1),
    .I(a[21]),
    .O(\$ibuf_a[21] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_22  (
    .EN(1'h1),
    .I(a[22]),
    .O(\$ibuf_a[22] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_23  (
    .EN(1'h1),
    .I(a[23]),
    .O(\$ibuf_a[23] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_24  (
    .EN(1'h1),
    .I(a[24]),
    .O(\$ibuf_a[24] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_25  (
    .EN(1'h1),
    .I(a[25]),
    .O(\$ibuf_a[25] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_26  (
    .EN(1'h1),
    .I(a[26]),
    .O(\$ibuf_a[26] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_27  (
    .EN(1'h1),
    .I(a[27]),
    .O(\$ibuf_a[27] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_28  (
    .EN(1'h1),
    .I(a[28]),
    .O(\$ibuf_a[28] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_29  (
    .EN(1'h1),
    .I(a[29]),
    .O(\$ibuf_a[29] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_3  (
    .EN(1'h1),
    .I(a[3]),
    .O(\$ibuf_a[3] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_30  (
    .EN(1'h1),
    .I(a[30]),
    .O(\$ibuf_a[30] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_31  (
    .EN(1'h1),
    .I(a[31]),
    .O(\$ibuf_a[31] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_4  (
    .EN(1'h1),
    .I(a[4]),
    .O(\$ibuf_a[4] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_5  (
    .EN(1'h1),
    .I(a[5]),
    .O(\$ibuf_a[5] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_6  (
    .EN(1'h1),
    .I(a[6]),
    .O(\$ibuf_a[6] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_7  (
    .EN(1'h1),
    .I(a[7]),
    .O(\$ibuf_a[7] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_8  (
    .EN(1'h1),
    .I(a[8]),
    .O(\$ibuf_a[8] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_a_9  (
    .EN(1'h1),
    .I(a[9]),
    .O(\$ibuf_a[9] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_addr  (
    .EN(1'h1),
    .I(addr[0]),
    .O(\$ibuf_addr[0] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_addr_1  (
    .EN(1'h1),
    .I(addr[1]),
    .O(\$ibuf_addr[1] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_addr_2  (
    .EN(1'h1),
    .I(addr[2]),
    .O(\$ibuf_addr[2] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_addr_3  (
    .EN(1'h1),
    .I(addr[3]),
    .O(\$ibuf_addr[3] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_addr_4  (
    .EN(1'h1),
    .I(addr[4]),
    .O(\$ibuf_addr[4] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_addr_5  (
    .EN(1'h1),
    .I(addr[5]),
    .O(\$ibuf_addr[5] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_addr_6  (
    .EN(1'h1),
    .I(addr[6]),
    .O(\$ibuf_addr[6] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_addr_7  (
    .EN(1'h1),
    .I(addr[7]),
    .O(\$ibuf_addr[7] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_addr_8  (
    .EN(1'h1),
    .I(addr[8]),
    .O(\$ibuf_addr[8] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_addr_9  (
    .EN(1'h1),
    .I(addr[9]),
    .O(\$ibuf_addr[9] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b  (
    .EN(1'h1),
    .I(b[0]),
    .O(\$ibuf_b[0] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_1  (
    .EN(1'h1),
    .I(b[1]),
    .O(\$ibuf_b[1] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_10  (
    .EN(1'h1),
    .I(b[10]),
    .O(\$ibuf_b[10] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_11  (
    .EN(1'h1),
    .I(b[11]),
    .O(\$ibuf_b[11] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_12  (
    .EN(1'h1),
    .I(b[12]),
    .O(\$ibuf_b[12] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_13  (
    .EN(1'h1),
    .I(b[13]),
    .O(\$ibuf_b[13] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_14  (
    .EN(1'h1),
    .I(b[14]),
    .O(\$ibuf_b[14] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_15  (
    .EN(1'h1),
    .I(b[15]),
    .O(\$ibuf_b[15] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_16  (
    .EN(1'h1),
    .I(b[16]),
    .O(\$ibuf_b[16] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_17  (
    .EN(1'h1),
    .I(b[17]),
    .O(\$ibuf_b[17] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_18  (
    .EN(1'h1),
    .I(b[18]),
    .O(\$ibuf_b[18] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_19  (
    .EN(1'h1),
    .I(b[19]),
    .O(\$ibuf_b[19] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_2  (
    .EN(1'h1),
    .I(b[2]),
    .O(\$ibuf_b[2] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_20  (
    .EN(1'h1),
    .I(b[20]),
    .O(\$ibuf_b[20] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_21  (
    .EN(1'h1),
    .I(b[21]),
    .O(\$ibuf_b[21] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_22  (
    .EN(1'h1),
    .I(b[22]),
    .O(\$ibuf_b[22] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_23  (
    .EN(1'h1),
    .I(b[23]),
    .O(\$ibuf_b[23] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_24  (
    .EN(1'h1),
    .I(b[24]),
    .O(\$ibuf_b[24] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_25  (
    .EN(1'h1),
    .I(b[25]),
    .O(\$ibuf_b[25] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_26  (
    .EN(1'h1),
    .I(b[26]),
    .O(\$ibuf_b[26] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_27  (
    .EN(1'h1),
    .I(b[27]),
    .O(\$ibuf_b[27] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_28  (
    .EN(1'h1),
    .I(b[28]),
    .O(\$ibuf_b[28] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_29  (
    .EN(1'h1),
    .I(b[29]),
    .O(\$ibuf_b[29] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_3  (
    .EN(1'h1),
    .I(b[3]),
    .O(\$ibuf_b[3] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_30  (
    .EN(1'h1),
    .I(b[30]),
    .O(\$ibuf_b[30] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_31  (
    .EN(1'h1),
    .I(b[31]),
    .O(\$ibuf_b[31] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_4  (
    .EN(1'h1),
    .I(b[4]),
    .O(\$ibuf_b[4] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_5  (
    .EN(1'h1),
    .I(b[5]),
    .O(\$ibuf_b[5] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_6  (
    .EN(1'h1),
    .I(b[6]),
    .O(\$ibuf_b[6] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_7  (
    .EN(1'h1),
    .I(b[7]),
    .O(\$ibuf_b[7] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_8  (
    .EN(1'h1),
    .I(b[8]),
    .O(\$ibuf_b[8] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_b_9  (
    .EN(1'h1),
    .I(b[9]),
    .O(\$ibuf_b[9] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_clear  (
    .EN(1'h1),
    .I(clear),
    .O(\$ibuf_clear )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_clk  (
    .EN(1'h1),
    .I(clk),
    .O(\register_inst1.clk )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr  (
    .EN(1'h1),
    .I(haddr[0]),
    .O(\$ibuf_haddr[0] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_1  (
    .EN(1'h1),
    .I(haddr[1]),
    .O(\$ibuf_haddr[1] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_10  (
    .EN(1'h1),
    .I(haddr[10]),
    .O(\$ibuf_haddr[10] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_11  (
    .EN(1'h1),
    .I(haddr[11]),
    .O(\$ibuf_haddr[11] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_12  (
    .EN(1'h1),
    .I(haddr[12]),
    .O(\$ibuf_haddr[12] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_13  (
    .EN(1'h1),
    .I(haddr[13]),
    .O(\$ibuf_haddr[13] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_14  (
    .EN(1'h1),
    .I(haddr[14]),
    .O(\$ibuf_haddr[14] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_15  (
    .EN(1'h1),
    .I(haddr[15]),
    .O(\$ibuf_haddr[15] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_16  (
    .EN(1'h1),
    .I(haddr[16]),
    .O(\$ibuf_haddr[16] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_17  (
    .EN(1'h1),
    .I(haddr[17]),
    .O(\$ibuf_haddr[17] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_18  (
    .EN(1'h1),
    .I(haddr[18]),
    .O(\$ibuf_haddr[18] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_19  (
    .EN(1'h1),
    .I(haddr[19]),
    .O(\$ibuf_haddr[19] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_2  (
    .EN(1'h1),
    .I(haddr[2]),
    .O(\$ibuf_haddr[2] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_20  (
    .EN(1'h1),
    .I(haddr[20]),
    .O(\$ibuf_haddr[20] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_21  (
    .EN(1'h1),
    .I(haddr[21]),
    .O(\$ibuf_haddr[21] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_22  (
    .EN(1'h1),
    .I(haddr[22]),
    .O(\$ibuf_haddr[22] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_23  (
    .EN(1'h1),
    .I(haddr[23]),
    .O(\$ibuf_haddr[23] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_24  (
    .EN(1'h1),
    .I(haddr[24]),
    .O(\$ibuf_haddr[24] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_25  (
    .EN(1'h1),
    .I(haddr[25]),
    .O(\$ibuf_haddr[25] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_26  (
    .EN(1'h1),
    .I(haddr[26]),
    .O(\$ibuf_haddr[26] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_27  (
    .EN(1'h1),
    .I(haddr[27]),
    .O(\$ibuf_haddr[27] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_28  (
    .EN(1'h1),
    .I(haddr[28]),
    .O(\$ibuf_haddr[28] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_29  (
    .EN(1'h1),
    .I(haddr[29]),
    .O(\$ibuf_haddr[29] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_3  (
    .EN(1'h1),
    .I(haddr[3]),
    .O(\$ibuf_haddr[3] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_30  (
    .EN(1'h1),
    .I(haddr[30]),
    .O(\$ibuf_haddr[30] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_31  (
    .EN(1'h1),
    .I(haddr[31]),
    .O(\$ibuf_haddr[31] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_4  (
    .EN(1'h1),
    .I(haddr[4]),
    .O(\$ibuf_haddr[4] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_5  (
    .EN(1'h1),
    .I(haddr[5]),
    .O(\$ibuf_haddr[5] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_6  (
    .EN(1'h1),
    .I(haddr[6]),
    .O(\$ibuf_haddr[6] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_7  (
    .EN(1'h1),
    .I(haddr[7]),
    .O(\$ibuf_haddr[7] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_8  (
    .EN(1'h1),
    .I(haddr[8]),
    .O(\$ibuf_haddr[8] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_haddr_9  (
    .EN(1'h1),
    .I(haddr[9]),
    .O(\$ibuf_haddr[9] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_hw  (
    .EN(1'h1),
    .I(hw),
    .O(\$ibuf_hw )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf10_en  (
    .EN(1'h1),
    .I(ibuf10_en),
    .O(\$ibuf_ibuf10_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf11_en  (
    .EN(1'h1),
    .I(ibuf11_en),
    .O(\$ibuf_ibuf11_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf12_en  (
    .EN(1'h1),
    .I(ibuf12_en),
    .O(\$ibuf_ibuf12_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf13_en  (
    .EN(1'h1),
    .I(ibuf13_en),
    .O(\$ibuf_ibuf13_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf14_en  (
    .EN(1'h1),
    .I(ibuf14_en),
    .O(\$ibuf_ibuf14_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf2_en  (
    .EN(1'h1),
    .I(ibuf2_en),
    .O(\$ibuf_ibuf2_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf3_en  (
    .EN(1'h1),
    .I(ibuf3_en),
    .O(\$ibuf_ibuf3_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf4_en  (
    .EN(1'h1),
    .I(ibuf4_en),
    .O(\$ibuf_ibuf4_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf5_en  (
    .EN(1'h1),
    .I(ibuf5_en),
    .O(\$ibuf_ibuf5_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf6_en  (
    .EN(1'h1),
    .I(ibuf6_en),
    .O(\$ibuf_ibuf6_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf7_en  (
    .EN(1'h1),
    .I(ibuf7_en),
    .O(\$ibuf_ibuf7_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf8_en  (
    .EN(1'h1),
    .I(ibuf8_en),
    .O(\$ibuf_ibuf8_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_ibuf9_en  (
    .EN(1'h1),
    .I(ibuf9_en),
    .O(\$ibuf_ibuf9_en )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_read_write  (
    .EN(1'h1),
    .I(read_write),
    .O(\$ibuf_read_write )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$primitive_example_design_7.$ibuf_reset  (
    .EN(1'h1),
    .I(reset),
    .O(\$ibuf_reset )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out  (
    .I(\$f2g_tx_out_$obuf_data_out[0] ),
    .O(data_out[0]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_1  (
    .I(\$f2g_tx_out_$obuf_data_out[1] ),
    .O(data_out[1]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_10  (
    .I(\$f2g_tx_out_$obuf_data_out[10] ),
    .O(data_out[10]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_11  (
    .I(\$f2g_tx_out_$obuf_data_out[11] ),
    .O(data_out[11]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_12  (
    .I(\$f2g_tx_out_$obuf_data_out[12] ),
    .O(data_out[12]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_13  (
    .I(\$f2g_tx_out_$obuf_data_out[13] ),
    .O(data_out[13]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_14  (
    .I(\$f2g_tx_out_$obuf_data_out[14] ),
    .O(data_out[14]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_15  (
    .I(\$f2g_tx_out_$obuf_data_out[15] ),
    .O(data_out[15]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_16  (
    .I(\$f2g_tx_out_$obuf_data_out[16] ),
    .O(data_out[16]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_17  (
    .I(\$f2g_tx_out_$obuf_data_out[17] ),
    .O(data_out[17]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_18  (
    .I(\$f2g_tx_out_$obuf_data_out[18] ),
    .O(data_out[18]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_19  (
    .I(\$f2g_tx_out_$obuf_data_out[19] ),
    .O(data_out[19]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_2  (
    .I(\$f2g_tx_out_$obuf_data_out[2] ),
    .O(data_out[2]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_20  (
    .I(\$f2g_tx_out_$obuf_data_out[20] ),
    .O(data_out[20]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_21  (
    .I(\$f2g_tx_out_$obuf_data_out[21] ),
    .O(data_out[21]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_22  (
    .I(\$f2g_tx_out_$obuf_data_out[22] ),
    .O(data_out[22]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_23  (
    .I(\$f2g_tx_out_$obuf_data_out[23] ),
    .O(data_out[23]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_24  (
    .I(\$f2g_tx_out_$obuf_data_out[24] ),
    .O(data_out[24]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_25  (
    .I(\$f2g_tx_out_$obuf_data_out[25] ),
    .O(data_out[25]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_26  (
    .I(\$f2g_tx_out_$obuf_data_out[26] ),
    .O(data_out[26]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_27  (
    .I(\$f2g_tx_out_$obuf_data_out[27] ),
    .O(data_out[27]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_28  (
    .I(\$f2g_tx_out_$obuf_data_out[28] ),
    .O(data_out[28]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_29  (
    .I(\$f2g_tx_out_$obuf_data_out[29] ),
    .O(data_out[29]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_3  (
    .I(\$f2g_tx_out_$obuf_data_out[3] ),
    .O(data_out[3]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_30  (
    .I(\$f2g_tx_out_$obuf_data_out[30] ),
    .O(data_out[30]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_31  (
    .I(\$f2g_tx_out_$obuf_data_out[31] ),
    .O(data_out[31]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_4  (
    .I(\$f2g_tx_out_$obuf_data_out[4] ),
    .O(data_out[4]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_5  (
    .I(\$f2g_tx_out_$obuf_data_out[5] ),
    .O(data_out[5]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_6  (
    .I(\$f2g_tx_out_$obuf_data_out[6] ),
    .O(data_out[6]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_7  (
    .I(\$f2g_tx_out_$obuf_data_out[7] ),
    .O(data_out[7]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_8  (
    .I(\$f2g_tx_out_$obuf_data_out[8] ),
    .O(data_out[8]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$primitive_example_design_7.$obuf_data_out_9  (
    .I(\$f2g_tx_out_$obuf_data_out[9] ),
    .O(data_out[9]),
    .T(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:50.11-50.66" *)
  I_BUF ibuf_inst1 (
    .EN(\$f2g_in_en_$ibuf_ibuf2_en ),
    .I(size[0]),
    .O(\size_ibuf[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:59.11-59.68" *)
  I_BUF ibuf_inst10 (
    .EN(\$f2g_in_en_$ibuf_ibuf11_en ),
    .I(prot[3]),
    .O(\prot_ibuf[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:60.11-60.70" *)
  I_BUF ibuf_inst11 (
    .EN(\$f2g_in_en_$ibuf_ibuf12_en ),
    .I(trans[0]),
    .O(\trans_ibuf[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:61.11-61.70" *)
  I_BUF ibuf_inst12 (
    .EN(\$f2g_in_en_$ibuf_ibuf13_en ),
    .I(trans[1]),
    .O(\trans_ibuf[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:62.11-62.70" *)
  I_BUF ibuf_inst13 (
    .EN(\$f2g_in_en_$ibuf_ibuf14_en ),
    .I(trans[2]),
    .O(\trans_ibuf[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:51.11-51.66" *)
  I_BUF ibuf_inst2 (
    .EN(\$f2g_in_en_$ibuf_ibuf3_en ),
    .I(size[1]),
    .O(\size_ibuf[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:52.11-52.66" *)
  I_BUF ibuf_inst3 (
    .EN(\$f2g_in_en_$ibuf_ibuf4_en ),
    .I(size[2]),
    .O(\size_ibuf[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:53.11-53.68" *)
  I_BUF ibuf_inst4 (
    .EN(\$f2g_in_en_$ibuf_ibuf5_en ),
    .I(burst[0]),
    .O(\burst_ibuf[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:54.11-54.68" *)
  I_BUF ibuf_inst5 (
    .EN(\$f2g_in_en_$ibuf_ibuf6_en ),
    .I(burst[1]),
    .O(\burst_ibuf[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:55.11-55.68" *)
  I_BUF ibuf_inst6 (
    .EN(\$f2g_in_en_$ibuf_ibuf7_en ),
    .I(burst[2]),
    .O(\burst_ibuf[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:56.11-56.66" *)
  I_BUF ibuf_inst7 (
    .EN(\$f2g_in_en_$ibuf_ibuf8_en ),
    .I(prot[0]),
    .O(\prot_ibuf[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:57.11-57.66" *)
  I_BUF ibuf_inst8 (
    .EN(\$f2g_in_en_$ibuf_ibuf9_en ),
    .I(prot[1]),
    .O(\prot_ibuf[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:58.11-58.67" *)
  I_BUF ibuf_inst9 (
    .EN(\$f2g_in_en_$ibuf_ibuf10_en ),
    .I(prot[2]),
    .O(\prot_ibuf[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:31.25-44.6" *)
  SOC_FPGA_INTF_AHB_M inst (
    .HADDR({ \$ibuf_haddr[31] , \$ibuf_haddr[30] , \$ibuf_haddr[29] , \$ibuf_haddr[28] , \$ibuf_haddr[27] , \$ibuf_haddr[26] , \$ibuf_haddr[25] , \$ibuf_haddr[24] , \$ibuf_haddr[23] , \$ibuf_haddr[22] , \$ibuf_haddr[21] , \$ibuf_haddr[20] , \$ibuf_haddr[19] , \$ibuf_haddr[18] , \$ibuf_haddr[17] , \$ibuf_haddr[16] , \$ibuf_haddr[15] , \$ibuf_haddr[14] , \$ibuf_haddr[13] , \$ibuf_haddr[12] , \$ibuf_haddr[11] , \$ibuf_haddr[10] , \$ibuf_haddr[9] , \$ibuf_haddr[8] , \$ibuf_haddr[7] , \$ibuf_haddr[6] , \$ibuf_haddr[5] , \$ibuf_haddr[4] , \$ibuf_haddr[3] , \$ibuf_haddr[2] , \$ibuf_haddr[1] , \$ibuf_haddr[0]  }),
    .HBURST({ \burst_ibuf[2] , \burst_ibuf[1] , \burst_ibuf[0]  }),
    .HCLK(\register_inst1.clk ),
    .HPROT({ \prot_ibuf[3] , \prot_ibuf[2] , \prot_ibuf[1] , \prot_ibuf[0]  }),
    .HRDATA({ \ram_data_in[31] , \ram_data_in[30] , \ram_data_in[29] , \ram_data_in[28] , \ram_data_in[27] , \ram_data_in[26] , \ram_data_in[25] , \ram_data_in[24] , \ram_data_in[23] , \ram_data_in[22] , \ram_data_in[21] , \ram_data_in[20] , \ram_data_in[19] , \ram_data_in[18] , \ram_data_in[17] , \ram_data_in[16] , \ram_data_in[15] , \ram_data_in[14] , \ram_data_in[13] , \ram_data_in[12] , \ram_data_in[11] , \ram_data_in[10] , \ram_data_in[9] , \ram_data_in[8] , \ram_data_in[7] , \ram_data_in[6] , \ram_data_in[5] , \ram_data_in[4] , \ram_data_in[3] , \ram_data_in[2] , \ram_data_in[1] , \ram_data_in[0]  }),
    .HREADY(ready_o),
    .HRESETN_I(\$ibuf_reset ),
    .HRESP(hresp),
    .HSIZE({ \size_ibuf[2] , \size_ibuf[1] , \size_ibuf[0]  }),
    .HTRANS({ \trans_ibuf[2] , \trans_ibuf[1] , \trans_ibuf[0]  }),
    .HWDATA({ \c[31] , \c[30] , \c[29] , \c[28] , \c[27] , \c[26] , \c[25] , \c[24] , \c[23] , \c[22] , \c[21] , \c[20] , \c[19] , \c[18] , \c[17] , \c[16] , \c[15] , \c[14] , \c[13] , \c[12] , \c[11] , \c[10] , \c[9] , \c[8] , \c[7] , \c[6] , \c[5] , \c[4] , \c[3] , \c[2] , \c[1] , \c[0]  }),
    .HWWRITE(\register_inst1.q )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:67.11-67.46" *)
  O_BUFT o_buf_inst1 (
    .I(\$f2g_tx_out_register_inst2.q ),
    .O(hresp),
    .T(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:68.11-68.46" *)
  O_BUFT o_buf_inst2 (
    .I(\$f2g_tx_out_register_inst3.q ),
    .O(ready),
    .T(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \reg_array.0.0  (
    .ADDR_A({ \$ibuf_addr[9] , \$ibuf_addr[8] , \$ibuf_addr[7] , \$ibuf_addr[6] , \$ibuf_addr[5] , \$ibuf_addr[4] , \$ibuf_addr[3] , \$ibuf_addr[2] , \$ibuf_addr[1] , \$ibuf_addr[0] , 5'h00 }),
    .ADDR_B({ \$ibuf_addr[9] , \$ibuf_addr[8] , \$ibuf_addr[7] , \$ibuf_addr[6] , \$ibuf_addr[5] , \$ibuf_addr[4] , \$ibuf_addr[3] , \$ibuf_addr[2] , \$ibuf_addr[1] , \$ibuf_addr[0] , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \$ibuf_read_write , \$ibuf_read_write , \$ibuf_read_write , \$ibuf_read_write  }),
    .CLK_A(\$fclk_buf_$abc$3571$auto_3156 ),
    .CLK_B(\$fclk_buf_$abc$3571$auto_3156 ),
    .RDATA_A({ \emu_init_new_data_3153[31] , \emu_init_new_data_3153[30] , \emu_init_new_data_3153[29] , \emu_init_new_data_3153[28] , \emu_init_new_data_3153[27] , \emu_init_new_data_3153[26] , \emu_init_new_data_3153[25] , \emu_init_new_data_3153[24] , \emu_init_new_data_3153[23] , \emu_init_new_data_3153[22] , \emu_init_new_data_3153[21] , \emu_init_new_data_3153[20] , \emu_init_new_data_3153[19] , \emu_init_new_data_3153[18] , \emu_init_new_data_3153[17] , \emu_init_new_data_3153[16] , \emu_init_new_data_3153[15] , \emu_init_new_data_3153[14] , \emu_init_new_data_3153[13] , \emu_init_new_data_3153[12] , \emu_init_new_data_3153[11] , \emu_init_new_data_3153[10] , \emu_init_new_data_3153[9] , \emu_init_new_data_3153[8] , \emu_init_new_data_3153[7] , \emu_init_new_data_3153[6] , \emu_init_new_data_3153[5] , \emu_init_new_data_3153[4] , \emu_init_new_data_3153[3] , \emu_init_new_data_3153[2] , \emu_init_new_data_3153[1] , \emu_init_new_data_3153[0]  }),
    .RDATA_B({ \$delete_wire$4846 , \$delete_wire$4845 , \$delete_wire$4844 , \$delete_wire$4843 , \$delete_wire$4842 , \$delete_wire$4841 , \$delete_wire$4840 , \$delete_wire$4839 , \$delete_wire$4838 , \$delete_wire$4837 , \$delete_wire$4836 , \$delete_wire$4835 , \$delete_wire$4834 , \$delete_wire$4833 , \$delete_wire$4832 , \$delete_wire$4831 , \$delete_wire$4830 , \$delete_wire$4829 , \$delete_wire$4828 , \$delete_wire$4827 , \$delete_wire$4826 , \$delete_wire$4825 , \$delete_wire$4824 , \$delete_wire$4823 , \$delete_wire$4822 , \$delete_wire$4821 , \$delete_wire$4820 , \$delete_wire$4819 , \$delete_wire$4818 , \$delete_wire$4817 , \$delete_wire$4816 , \$delete_wire$4815  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$4850 , \$delete_wire$4849 , \$delete_wire$4848 , \$delete_wire$4847  }),
    .RPARITY_B({ \$delete_wire$4854 , \$delete_wire$4853 , \$delete_wire$4852 , \$delete_wire$4851  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \ram_data_in[31] , \ram_data_in[30] , \ram_data_in[29] , \ram_data_in[28] , \ram_data_in[27] , \ram_data_in[26] , \ram_data_in[25] , \ram_data_in[24] , \ram_data_in[23] , \ram_data_in[22] , \ram_data_in[21] , \ram_data_in[20] , \ram_data_in[19] , \ram_data_in[18] , \ram_data_in[17] , \ram_data_in[16] , \ram_data_in[15] , \ram_data_in[14] , \ram_data_in[13] , \ram_data_in[12] , \ram_data_in[11] , \ram_data_in[10] , \ram_data_in[9] , \ram_data_in[8] , \ram_data_in[7] , \ram_data_in[6] , \ram_data_in[5] , \ram_data_in[4] , \ram_data_in[3] , \ram_data_in[2] , \ram_data_in[1] , \ram_data_in[0]  }),
    .WEN_A(1'h0),
    .WEN_B(\$ibuf_read_write ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
endmodule
