#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: joker.ece.northwestern.edu

# Thu Mar  7 17:18:55 2024

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv" (library work)
@I:"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv":"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio_test.sv" (library work)
@W: CG1337 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio_test.sv":317:7:317:25|Net bp_pilot_fifo_rd_en is not declared.
Verilog syntax check successful!
File /home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv changed - recompiling
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":4:0:4:9|Synthesizing module work_/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv_unit in library work.
Selecting top level module fm_radio_test
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000010000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001011
   Generated name = fifo_8s_1024s_11s
Running optimization stage 1 on fifo_8s_1024s_11s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":3:7:3:13|Synthesizing module read_iq in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
	CHAR_SIZE=32'b00000000000000000000000000010000
	BYTE=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000001010
   Generated name = read_iq_32s_16s_8s_10s
Running optimization stage 1 on read_iq_32s_16s_8s_10s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000100000
	FIFO_BUFFER_SIZE=32'b00000000000000000000010000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001011
   Generated name = fifo_32s_1024s_11s
Running optimization stage 1 on fifo_32s_1024s_11s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":3:7:3:15|Synthesizing module fir_cmplx in library work.

	NUM_TAPS=32'b00000000000000000000000000010100
	COEFFICIENTS_REAL=640'b0000000000000000000000000000000100000000000000000000000000001000111111111111111111111111111100110000000000000000000000000000100100000000000000000000000000001011111111111111111111111111110100110000000000000000000000000100010111111111111111111111111111010011111111111111111111111111101100010000000000000000000000100101011100000000000000000000001001010111111111111111111111111111101100011111111111111111111111111101001100000000000000000000000001000101111111111111111111111111110100110000000000000000000000000000101100000000000000000000000000001001111111111111111111111111111100110000000000000000000000000000100000000000000000000000000000000001
	COEFFICIENTS_IMAG=640'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = fir_cmplx_20s_Z1
Running optimization stage 1 on fir_cmplx_20s_Z1 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":3:7:3:9|Synthesizing module div in library work.

	DIVIDEND_WIDTH=32'b00000000000000000000000000100000
	DIVISOR_WIDTH=32'b00000000000000000000000000100000
   Generated name = div_32s_32s
Running optimization stage 1 on div_32s_32s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":3:7:3:13|Synthesizing module qarctan in library work.
Running optimization stage 1 on qarctan .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":3:7:3:16|Synthesizing module demodulate in library work.
Running optimization stage 1 on demodulate .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":3:7:3:15|Synthesizing module demod_fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b0000000000000000000000000000111000000000000000000000000000011111000000000000000000000000001101000000000000000000000000000100100000000000000000000000000001001110000000000000000000000000001101101111111111111111111111111111100011111111111111111111111110011000111111111111111111111111001011011111111111111111111111101101101011111111111111111111111011000011111111111111111111111110111111101111111111111111111111111000101000000000000000000000000001001010000000000000000000000001000011110000000000000000000000011010000100000000000000000000000110100001000000000000000000000001000011110000000000000000000000000100101011111111111111111111111110001010111111111111111111111110111111101111111111111111111111101100001111111111111111111111111011011010111111111111111111111111001011011111111111111111111111111001100011111111111111111111111111111000000000000000000000000000001101100000000000000000000000000100111000000000000000000000000001001000000000000000000000000000001101000000000000000000000000000001111100000000000000000000000000001110
   Generated name = demod_fir_32s_1s_Z2
Running optimization stage 1 on demod_fir_32s_1s_Z2 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":3:7:3:14|Synthesizing module multiply in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
   Generated name = multiply_32s
Running optimization stage 1 on multiply_32s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":3:7:3:15|Synthesizing module demod_fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b0000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111001111111111111111111111111111100111111111111111111111111111111110000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000001111000000000000000000000000000110000111111111111111111111111111111001111111111111111111111111000110011111111111111111111111101011000111111111111111111111111110000110000000000000000000000001000101000000000000000000000000010001010111111111111111111111111110000111111111111111111111111110101100011111111111111111111111110001100111111111111111111111111111111000000000000000000000000000011000000000000000000000000000000011110000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000001100000000000000000000000000000010001111111111111111111111111111111011111111111111111111111111111001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000
   Generated name = demod_fir_32s_1s_Z3
Running optimization stage 1 on demod_fir_32s_1s_Z3 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b1111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000101100000000000000000000000000001100000000000000000000000000000010001111111111111111111111111111111111111111111111111111111111101110111111111111111111111111110101111111111111111111111111111011101111111111111111111111111110011111111111111111111111111111100001111111111111111111111111110111011011111111111111111111111101110110111111111111111111111111100001111111111111111111111111111001111111111111111111111111111110111011111111111111111111111111110101111111111111111111111111111110111011111111111111111111111111111111000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000001011000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111
   Generated name = fir_32s_1s_Z4
Running optimization stage 1 on fir_32s_1s_Z4 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":3:7:3:15|Synthesizing module demod_fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000001000
	COEFFICIENTS=1024'b1111111111111111111111111111110111111111111111111111111111111010111111111111111111111111111101001111111111111111111111111110110111111111111111111111111111100101111111111111111111111111110111111111111111111111111111111110001011111111111111111111111111110011000000000000000000000000000101010000000000000000000000000100001100000000000000000000000010011011000000000000000000000000111110010000000000000000000000010101110100000000000000000000000110111110000000000000000000000010000011100000000000000000000000100100001100000000000000000000001001000011000000000000000000000010000011100000000000000000000000011011111000000000000000000000000101011101000000000000000000000000111110010000000000000000000000001001101100000000000000000000000001001110000000000000000000000000000101011111111111111111111111111111001111111111111111111111111111100010111111111111111111111111110111111111111111111111111111111110010111111111111111111111111111101101111111111111111111111111111101001111111111111111111111111111101011111111111111111111111111111101
   Generated name = demod_fir_32s_8s_Z5
Running optimization stage 1 on demod_fir_32s_8s_Z5 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000001000
	COEFFICIENTS=1024'b1111111111111111111111111111110111111111111111111111111111111010111111111111111111111111111101001111111111111111111111111110110111111111111111111111111111100101111111111111111111111111110111111111111111111111111111111110001011111111111111111111111111110011000000000000000000000000000101010000000000000000000000000100111000000000000000000000000010011011000000000000000000000000111110010000000000000000000000010101110100000000000000000000000110111110000000000000000000000010000011100000000000000000000000100100001100000000000000000000001001000011000000000000000000000010000011100000000000000000000000011011111000000000000000000000000101011101000000000000000000000000111110010000000000000000000000001001101100000000000000000000000001001110000000000000000000000000000101011111111111111111111111111111001111111111111111111111111111100010111111111111111111111111110111111111111111111111111111111110010111111111111111111111111111101101111111111111111111111111111101001111111111111111111111111111101011111111111111111111111111111101
   Generated name = fir_32s_8s_Z6
Running optimization stage 1 on fir_32s_8s_Z6 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv":3:7:3:9|Synthesizing module add in library work.
Running optimization stage 1 on add .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv":3:7:3:9|Synthesizing module sub in library work.
Running optimization stage 1 on sub .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":3:7:3:9|Synthesizing module iir in library work.

	NUM_TAPS=32'b00000000000000000000000000000010
	IIR_Y_COEFFS=64'b0000000000000000000000000000000011111111111111111111110101100110
	IIR_X_COEFFS=64'b0000000000000000000000001011001000000000000000000000000010110010
   Generated name = iir_2s_Z7
Running optimization stage 1 on iir_2s_Z7 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":3:7:3:10|Synthesizing module gain in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
	BITS=32'b00000000000000000000000000001010
   Generated name = gain_32s_10s
Running optimization stage 1 on gain_32s_10s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio_test.sv":3:7:3:19|Synthesizing module fm_radio_test in library work.
Running optimization stage 1 on fm_radio_test .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 17:18:55 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/layer0.srs changed - recompiling
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio_test.sv":3:7:3:19|Selected library: work cell: fm_radio_test view verilog as top level
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio_test.sv":3:7:3:19|Selected library: work cell: fm_radio_test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 17:18:55 2024

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
@L:"/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.fm_radio_test.verilog "
Compiling work_fm_radio_test_verilog as a separate process
Compilation of node work.fm_radio_test finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:03s, Total real run time = 0h:00m:03s

Distributed Compiler Report
***************************

DP Name                        Status      Start time     End Time       Total Real Time     Log File                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.fm_radio_test.verilog     Success     0h:00m:00s     0h:00m:03s     0h:00m:03s          /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log
==============================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 17:18:59 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 6MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Mar  7 17:18:59 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_comp.srs changed - recompiling
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio_test.sv":3:7:3:19|Selected library: work cell: fm_radio_test view verilog as top level
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio_test.sv":3:7:3:19|Selected library: work cell: fm_radio_test view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  7 17:19:01 2024

###########################################################]
Premap Report

# Thu Mar  7 17:19:01 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_fsm.sdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_scck.rpt 
Printing clock  summary report in "/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_scck.rpt" file 
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF474 |No compile point is identified in Automatic Compile Point mode
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 108MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)

@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@W: MO129 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":77:4:77:7|Sequential instance demodulate_inst.qarctan_inst.dividend[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":104:8:104:11|Removing sequential instance remainder[31:0] (in view: work.div_32s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":104:8:104:11|Removing sequential instance overflow (in view: work.div_32s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31:0] (in view: work.fifo_32s_1024s_11s_3(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Removing sequential instance fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
******************

          Start                                               Requested     Requested     Clock                                  Clock                     Clock
Level     Clock                                               Frequency     Period        Type                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              1.0 MHz       1000.000      system                                 system_clkgroup           379  
                                                                                                                                                                
0 -       fm_radio_test|clock                                 1.0 MHz       1000.000      inferred                               Autoconstr_clkgroup_0     3776 
1 .         read_iq_32s_16s_8s_10s|state_derived_clock[0]     1.0 MHz       1000.000      derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0     176  
1 .         div_32s_32s|state_derived_clock[5]                1.0 MHz       1000.000      derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0     129  
1 .         gain_32s_10s_0|state_derived_clock[0]             1.0 MHz       1000.000      derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0     98   
1 .         gain_32s_10s_1|state_derived_clock[0]             1.0 MHz       1000.000      derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0     98   
1 .         add|state_derived_clock                           1.0 MHz       1000.000      derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0     96   
1 .         multiply_32s_0|state_derived_clock[0]             1.0 MHz       1000.000      derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0     96   
1 .         multiply_32s_1|state_derived_clock[0]             1.0 MHz       1000.000      derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0     96   
================================================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                                                      Clock Pin                                                      Non-clock Pin                                      Non-clock Pin                                                    
Clock                                             Load      Pin                                                                         Seq Example                                                    Seq Example                                        Comb Example                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            379       -                                                                           right_gain_inst.out_wr_en.C                                    -                                                  -                                                                
                                                                                                                                                                                                                                                                                                                           
fm_radio_test|clock                               3776      clock(port)                                                                 right_gain_fifo_inst.fifo_buf[31:0].CLK                        -                                                  -                                                                
read_iq_32s_16s_8s_10s|state_derived_clock[0]     176       read_iq_inst.state[0].Q[0](dffr)                                            read_iq_inst.i_buff[7:0].C                                     q_fifo_inst.fifo_buf[31:0].WE[0]                   q_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)             
div_32s_32s|state_derived_clock[5]                129       demodulate_inst.qarctan_inst.divider_inst.state[5:0].Q[5](statemachine)     demodulate_inst.qarctan_inst.divider_inst.quotient[31:0].C     demodulate_inst.qarctan_inst.state[2:0].I[0]       demodulate_inst.qarctan_inst.quad_product_c_0_sqmuxa.I[0](and)   
gain_32s_10s_0|state_derived_clock[0]             98        right_gain_inst.state[0].Q[0](dffr)                                         right_gain_inst.dout[31:0].C                                   right_gain_inst.temp_in[31:0].E                    right_gain_inst.un1_state_1.I[0](inv)                            
gain_32s_10s_1|state_derived_clock[0]             98        left_gain_inst.state[0].Q[0](dffr)                                          left_gain_inst.dout[31:0].C                                    left_gain_inst.temp_in[31:0].E                     left_gain_inst.un1_state_1.I[0](inv)                             
add|state_derived_clock                           96        add_inst.state.Q[0](dffr)                                                   add_inst.out_din[31:0].C                                       left_fifo_inst.fifo_buf[31:0].WE[0]                lpr_rd_en.I[0](and)                                              
multiply_32s_0|state_derived_clock[0]             96        mult_demod_lmr_inst.state[0].Q[0](dffr)                                     mult_demod_lmr_inst.dout[31:0].C                               mult_demod_lmr_fifo_inst.fifo_buf[31:0].WE[0]      mult_demod_lmr_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)
multiply_32s_1|state_derived_clock[0]             96        square_bp_pilot_inst.state[0].Q[0](dffr)                                    square_bp_pilot_inst.dout[31:0].C                              square_bp_pilot_fifo_inst.fifo_buf[31:0].WE[0]     bp_pilot_fifo_rd_en.I[0](and)                                    
===========================================================================================================================================================================================================================================================================================================================

@W: MT531 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":100:4:100:7|Found signal identified as System clock which controls 379 sequential elements including fir_cmplx_inst.yreal_out_din[31:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":63:4:63:12|Found inferred clock fm_radio_test|clock which controls 3776 sequential elements including read_iq_fifo_in_inst.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 134MB)

Encoding state machine state[2:0] (in view: work.fir_cmplx_20s_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[5:0] (in view: work.div_32s_32s(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine state[2:0] (in view: work.qarctan(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.demod_fir_32s_8s_Z5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 149MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 150MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 59MB peak: 150MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar  7 17:19:03 2024

###########################################################]
Map & Optimize Report

# Thu Mar  7 17:19:03 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 123MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)

@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|Found counter in view:work.fir_cmplx_20s_Z1(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_cmplx_20s_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.qarctan(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":104:8:104:11|Removing sequential instance quotient[30] (in view: work.div_32s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":104:8:104:11|Removing sequential instance quotient[31] (in view: work.div_32s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine state[5:0] (in view: work.div_32s_32s(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_1s_Z2(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_1s_Z3(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Found counter in view:work.fir_32s_1s_Z4(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_8s_Z5(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_8s_Z5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Found counter in view:work.fir_32s_8s_Z6(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog)); safe FSM implementation is not required.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fifo_32s_1024s_11s_3(verilog) instance wr_addr[10:0] 
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog)); safe FSM implementation is not required.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[24] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[25] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[26] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[27] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[28] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[29] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[30] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[24] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[25] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[26] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[27] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[28] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[29] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[30] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[0] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[1] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[2] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[3] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[4] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[5] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[6] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[7] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[8] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[9] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[10] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[11] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[12] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[13] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[14] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[15] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[16] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[17] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[18] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[19] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[20] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[21] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[22] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[23] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[24] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[25] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[26] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[27] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[28] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[29] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[30] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[0] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[1] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[2] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[3] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[4] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[5] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[6] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[7] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[8] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[9] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[10] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[11] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[12] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[13] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[14] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[15] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[16] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[17] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[18] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[19] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[20] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[21] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[22] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[23] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[24] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[25] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[26] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[27] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[28] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[29] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[30] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[30:0] (in view: work.fifo_32s_1024s_11s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[30:0] (in view: work.fifo_32s_1024s_11s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_1024s_11s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z4(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_8s_Z5(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_8s_Z6(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_1s_Z2(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM imagshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_Z1(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_1s_Z3(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM realshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_Z1(verilog)) is 32 words by 32 bits.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31:0] (in view: work.fifo_32s_1024s_11s_5_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31:0] (in view: work.fifo_32s_1024s_11s_5_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)

Auto Dissolve of right_gain_inst (inst of view:work.gain_32s_10s_0(verilog))
Auto Dissolve of left_gain_inst (inst of view:work.gain_32s_10s_1(verilog))

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 146MB)

@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[3] because it is equivalent to instance left_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[2] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[3] because it is equivalent to instance right_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[2] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[31] because it is equivalent to instance right_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[30] because it is equivalent to instance right_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[29] because it is equivalent to instance right_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[28] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[31] because it is equivalent to instance left_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[30] because it is equivalent to instance left_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[29] because it is equivalent to instance left_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[28] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[31] because it is equivalent to instance read_iq_inst.i_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[30] because it is equivalent to instance read_iq_inst.i_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[29] because it is equivalent to instance read_iq_inst.i_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[28] because it is equivalent to instance read_iq_inst.i_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[27] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[31] because it is equivalent to instance read_iq_inst.q_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[30] because it is equivalent to instance read_iq_inst.q_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[29] because it is equivalent to instance read_iq_inst.q_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[28] because it is equivalent to instance read_iq_inst.q_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[27] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[31] because it is equivalent to instance square_bp_pilot_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[30] because it is equivalent to instance square_bp_pilot_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[29] because it is equivalent to instance square_bp_pilot_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[28] because it is equivalent to instance square_bp_pilot_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[27] because it is equivalent to instance square_bp_pilot_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[26] because it is equivalent to instance square_bp_pilot_inst.dout[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[25] because it is equivalent to instance square_bp_pilot_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[24] because it is equivalent to instance square_bp_pilot_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[23] because it is equivalent to instance mult_demod_lmr_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[24] because it is equivalent to instance mult_demod_lmr_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[25] because it is equivalent to instance mult_demod_lmr_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[26] because it is equivalent to instance mult_demod_lmr_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[27] because it is equivalent to instance mult_demod_lmr_inst.dout[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[28] because it is equivalent to instance mult_demod_lmr_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[31] because it is equivalent to instance mult_demod_lmr_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[30] because it is equivalent to instance mult_demod_lmr_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[9] because it is equivalent to instance read_iq_inst.i_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[8] because it is equivalent to instance read_iq_inst.i_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[7] because it is equivalent to instance read_iq_inst.i_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[6] because it is equivalent to instance read_iq_inst.i_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[5] because it is equivalent to instance read_iq_inst.i_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[4] because it is equivalent to instance read_iq_inst.i_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[3] because it is equivalent to instance read_iq_inst.i_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[2] because it is equivalent to instance read_iq_inst.i_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[1] because it is equivalent to instance read_iq_inst.q_out[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[0] because it is equivalent to instance read_iq_inst.q_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[9] because it is equivalent to instance read_iq_inst.q_out[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[8] because it is equivalent to instance read_iq_inst.q_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[7] because it is equivalent to instance read_iq_inst.q_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[6] because it is equivalent to instance read_iq_inst.q_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[5] because it is equivalent to instance read_iq_inst.q_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[4] because it is equivalent to instance read_iq_inst.q_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[3] because it is equivalent to instance read_iq_inst.q_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[2] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[29] because it is equivalent to instance mult_demod_lmr_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[1] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[26] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[27] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance square_bp_pilot_inst.dout[23] because it is equivalent to instance square_bp_pilot_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[26] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[27] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[1] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[1] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[0] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[1] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[4] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[2] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[3] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance read_iq_fifo_in_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance i_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance q_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance real_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance imag_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance demod_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance bp_pilot_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance square_bp_pilot_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance hp_pilot_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance bp_lmr_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance lpr_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance mult_demod_lmr_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance lmr_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance left_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance right_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance right_deemph_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance left_gain_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio_test(verilog) instance right_gain_fifo_inst.wr_addr[10:0] 
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[9] because it is equivalent to instance reg[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[7] because it is equivalent to instance reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[4] because it is equivalent to instance reg[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[3] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[9] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[7] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[4] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[3] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[0] because it is equivalent to instance reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[8] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[6] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[5] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[2] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg[1] because it is equivalent to instance reg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[8] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[6] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[5] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[2] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0[1] because it is equivalent to instance reg_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :|Register bit left_deemph_inst.ytap_value_0[18] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Sequential instance reg[0] is reduced to a combinational gate by constant propagation.
@W: MO160 :|Register bit right_gain_inst.vol[9] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[8] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[7] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[6] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[5] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[4] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[3] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[2] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[1] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_gain_inst.vol[0] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_deemph_inst.ytap_value_0_0[18] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit demodulate_inst.qarctan_inst.quad_product[1] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit demodulate_inst.qarctan_inst.quad_product[0] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_deemph_inst.y1_product[0] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit left_deemph_inst.y1_product[0] (in view view:work.fm_radio_test(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Ram lmr_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM lpr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Ram lpr_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM hp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Ram hp_pilot_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM bp_lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Ram bp_lmr_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM bp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Ram bp_pilot_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM fir_cmplx_inst.imagshift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|Ram fir_cmplx_inst.imagshift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM fir_cmplx_inst.realshift_reg_CR31[31:0] (in view: work.fm_radio_test(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|Ram fir_cmplx_inst.realshift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1446 because it is equivalent to instance G_1408. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1408 because it is equivalent to instance G_1370. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1370 because it is equivalent to instance G_1332. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1332 because it is equivalent to instance G_1294. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 272MB peak: 296MB)

@N: MF578 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Incompatible asynchronous control logic preventing generated clock conversion of mult_demod_lmr_inst.dout[22] (in view: work.fm_radio_test(verilog)). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable. This should only be set if asynchronous control logic cannot cause a clock edge.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 272MB peak: 296MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 301MB peak: 316MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 307MB peak: 316MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 307MB peak: 316MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 302MB peak: 316MB)

@W: FA160 :|Removing sequential instance right_deemph_inst.y2_product[0] (in view: work.fm_radio_test(verilog)) because its output is always 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 299MB peak: 316MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 299MB peak: 316MB)


Finished preparing to map (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 299MB peak: 316MB)


Finished technology mapping (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 320MB peak: 382MB)

@N: FA101 |Net "q_out_dout[31]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[30]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[29]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[28]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[27]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[26]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[25]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[24]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[23]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[22]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[21]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[20]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[19]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[18]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[17]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[16]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[15]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[14]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[13]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[12]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[11]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[10]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[9]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[8]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[7]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[6]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[5]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[4]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[3]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[2]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[1]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_out_dout[0]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[31]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[30]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[29]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[28]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[27]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[26]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[25]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[24]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[23]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[22]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[21]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[20]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[19]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[18]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[17]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[16]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[15]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[14]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[13]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[12]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[11]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[10]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[9]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[8]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[7]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[6]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[5]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[4]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[3]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[2]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[1]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_out_dout[0]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: MF321 |225 registers to be packed into RAMs/DSPs blocks 
		bp_lmr_fir_inst.tap_value[0]
		bp_lmr_fir_inst.tap_value[1]
		bp_lmr_fir_inst.tap_value[2]
		bp_lmr_fir_inst.tap_value[3]
		bp_lmr_fir_inst.tap_value[4]
		bp_lmr_fir_inst.tap_value[5]
		bp_lmr_fir_inst.tap_value[6]
		bp_lmr_fir_inst.tap_value[7]
		bp_lmr_fir_inst.tap_value[8]
		bp_lmr_fir_inst.tap_value[9]
		bp_lmr_fir_inst.tap_value[10]
		bp_lmr_fir_inst.tap_value[11]
		bp_lmr_fir_inst.tap_value[12]
		bp_lmr_fir_inst.tap_value[13]
		bp_lmr_fir_inst.tap_value[14]
		bp_lmr_fir_inst.tap_value[15]
		bp_lmr_fir_inst.tap_value[16]
		bp_lmr_fir_inst.tap_value[17]
		bp_lmr_fir_inst.tap_value[18]
		bp_lmr_fir_inst.tap_value[19]
		bp_lmr_fir_inst.tap_value[20]
		bp_lmr_fir_inst.tap_value[21]
		bp_lmr_fir_inst.tap_value[22]
		bp_lmr_fir_inst.tap_value[23]
		bp_lmr_fir_inst.tap_value[24]
		bp_lmr_fir_inst.tap_value[25]
		bp_lmr_fir_inst.tap_value[26]
		bp_lmr_fir_inst.tap_value[27]
		bp_lmr_fir_inst.tap_value[28]
		bp_lmr_fir_inst.tap_value[29]
		bp_lmr_fir_inst.tap_value[30]
		bp_lmr_fir_inst.tap_value[31]
		bp_pilot_fir_inst.tap_value[0]
		bp_pilot_fir_inst.tap_value[1]
		bp_pilot_fir_inst.tap_value[2]
		bp_pilot_fir_inst.tap_value[3]
		bp_pilot_fir_inst.tap_value[4]
		bp_pilot_fir_inst.tap_value[5]
		bp_pilot_fir_inst.tap_value[6]
		bp_pilot_fir_inst.tap_value[7]
		bp_pilot_fir_inst.tap_value[8]
		bp_pilot_fir_inst.tap_value[9]
		bp_pilot_fir_inst.tap_value[10]
		bp_pilot_fir_inst.tap_value[11]
		bp_pilot_fir_inst.tap_value[12]
		bp_pilot_fir_inst.tap_value[13]
		bp_pilot_fir_inst.tap_value[14]
		bp_pilot_fir_inst.tap_value[15]
		bp_pilot_fir_inst.tap_value[16]
		bp_pilot_fir_inst.tap_value[17]
		bp_pilot_fir_inst.tap_value[18]
		bp_pilot_fir_inst.tap_value[19]
		bp_pilot_fir_inst.tap_value[20]
		bp_pilot_fir_inst.tap_value[21]
		bp_pilot_fir_inst.tap_value[22]
		bp_pilot_fir_inst.tap_value[23]
		bp_pilot_fir_inst.tap_value[24]
		bp_pilot_fir_inst.tap_value[25]
		bp_pilot_fir_inst.tap_value[26]
		bp_pilot_fir_inst.tap_value[27]
		bp_pilot_fir_inst.tap_value[28]
		bp_pilot_fir_inst.tap_value[29]
		bp_pilot_fir_inst.tap_value[30]
		bp_pilot_fir_inst.tap_value[31]
		fir_cmplx_inst.imagtap_value[0]
		fir_cmplx_inst.imagtap_value[1]
		fir_cmplx_inst.imagtap_value[2]
		fir_cmplx_inst.imagtap_value[3]
		fir_cmplx_inst.imagtap_value[4]
		fir_cmplx_inst.imagtap_value[5]
		fir_cmplx_inst.imagtap_value[6]
		fir_cmplx_inst.imagtap_value[7]
		fir_cmplx_inst.imagtap_value[8]
		fir_cmplx_inst.imagtap_value[9]
		fir_cmplx_inst.imagtap_value[10]
		fir_cmplx_inst.imagtap_value[11]
		fir_cmplx_inst.imagtap_value[12]
		fir_cmplx_inst.imagtap_value[13]
		fir_cmplx_inst.imagtap_value[14]
		fir_cmplx_inst.imagtap_value[15]
		fir_cmplx_inst.imagtap_value[16]
		fir_cmplx_inst.imagtap_value[17]
		fir_cmplx_inst.imagtap_value[18]
		fir_cmplx_inst.imagtap_value[19]
		fir_cmplx_inst.imagtap_value[20]
		fir_cmplx_inst.imagtap_value[21]
		fir_cmplx_inst.imagtap_value[22]
		fir_cmplx_inst.imagtap_value[23]
		fir_cmplx_inst.imagtap_value[24]
		fir_cmplx_inst.imagtap_value[25]
		fir_cmplx_inst.imagtap_value[26]
		fir_cmplx_inst.imagtap_value[27]
		fir_cmplx_inst.imagtap_value[28]
		fir_cmplx_inst.imagtap_value[29]
		fir_cmplx_inst.imagtap_value[30]
		fir_cmplx_inst.imagtap_value[31]
		fir_cmplx_inst.realtap_value[0]
		fir_cmplx_inst.realtap_value[1]
		fir_cmplx_inst.realtap_value[2]
		fir_cmplx_inst.realtap_value[3]
		fir_cmplx_inst.realtap_value[4]
		fir_cmplx_inst.realtap_value[5]
		fir_cmplx_inst.realtap_value[6]
		fir_cmplx_inst.realtap_value[7]
		fir_cmplx_inst.realtap_value[8]
		fir_cmplx_inst.realtap_value[9]
		fir_cmplx_inst.realtap_value[10]
		fir_cmplx_inst.realtap_value[11]
		fir_cmplx_inst.realtap_value[12]
		fir_cmplx_inst.realtap_value[13]
		fir_cmplx_inst.realtap_value[14]
		fir_cmplx_inst.realtap_value[15]
		fir_cmplx_inst.realtap_value[16]
		fir_cmplx_inst.realtap_value[17]
		fir_cmplx_inst.realtap_value[18]
		fir_cmplx_inst.realtap_value[19]
		fir_cmplx_inst.realtap_value[20]
		fir_cmplx_inst.realtap_value[21]
		fir_cmplx_inst.realtap_value[22]
		fir_cmplx_inst.realtap_value[23]
		fir_cmplx_inst.realtap_value[24]
		fir_cmplx_inst.realtap_value[25]
		fir_cmplx_inst.realtap_value[26]
		fir_cmplx_inst.realtap_value[27]
		fir_cmplx_inst.realtap_value[28]
		fir_cmplx_inst.realtap_value[29]
		fir_cmplx_inst.realtap_value[30]
		fir_cmplx_inst.realtap_value[31]
		hp_pilot_fir_inst.tap_value[0]
		hp_pilot_fir_inst.tap_value[1]
		hp_pilot_fir_inst.tap_value[2]
		hp_pilot_fir_inst.tap_value[3]
		hp_pilot_fir_inst.tap_value[4]
		hp_pilot_fir_inst.tap_value[5]
		hp_pilot_fir_inst.tap_value[6]
		hp_pilot_fir_inst.tap_value[7]
		hp_pilot_fir_inst.tap_value[8]
		hp_pilot_fir_inst.tap_value[9]
		hp_pilot_fir_inst.tap_value[10]
		hp_pilot_fir_inst.tap_value[11]
		hp_pilot_fir_inst.tap_value[12]
		hp_pilot_fir_inst.tap_value[13]
		hp_pilot_fir_inst.tap_value[14]
		hp_pilot_fir_inst.tap_value[15]
		hp_pilot_fir_inst.tap_value[16]
		hp_pilot_fir_inst.tap_value[17]
		hp_pilot_fir_inst.tap_value[18]
		hp_pilot_fir_inst.tap_value[19]
		hp_pilot_fir_inst.tap_value[20]
		hp_pilot_fir_inst.tap_value[21]
		hp_pilot_fir_inst.tap_value[22]
		hp_pilot_fir_inst.tap_value[23]
		hp_pilot_fir_inst.tap_value[24]
		hp_pilot_fir_inst.tap_value[25]
		hp_pilot_fir_inst.tap_value[26]
		hp_pilot_fir_inst.tap_value[27]
		hp_pilot_fir_inst.tap_value[28]
		hp_pilot_fir_inst.tap_value[29]
		hp_pilot_fir_inst.tap_value[30]
		hp_pilot_fir_inst.tap_value[31]
		lmr_fir_inst.tap_value[0]
		lmr_fir_inst.tap_value[1]
		lmr_fir_inst.tap_value[2]
		lmr_fir_inst.tap_value[3]
		lmr_fir_inst.tap_value[4]
		lmr_fir_inst.tap_value[5]
		lmr_fir_inst.tap_value[6]
		lmr_fir_inst.tap_value[7]
		lmr_fir_inst.tap_value[8]
		lmr_fir_inst.tap_value[9]
		lmr_fir_inst.tap_value[10]
		lmr_fir_inst.tap_value[11]
		lmr_fir_inst.tap_value[12]
		lmr_fir_inst.tap_value[13]
		lmr_fir_inst.tap_value[14]
		lmr_fir_inst.tap_value[15]
		lmr_fir_inst.tap_value[16]
		lmr_fir_inst.tap_value[17]
		lmr_fir_inst.tap_value[18]
		lmr_fir_inst.tap_value[19]
		lmr_fir_inst.tap_value[20]
		lmr_fir_inst.tap_value[21]
		lmr_fir_inst.tap_value[22]
		lmr_fir_inst.tap_value[23]
		lmr_fir_inst.tap_value[24]
		lmr_fir_inst.tap_value[25]
		lmr_fir_inst.tap_value[26]
		lmr_fir_inst.tap_value[27]
		lmr_fir_inst.tap_value[28]
		lmr_fir_inst.tap_value[29]
		lmr_fir_inst.tap_value[30]
		lmr_fir_inst.tap_value[31]
		lpr_fir_inst.tap_value[0]
		lpr_fir_inst.tap_value[1]
		lpr_fir_inst.tap_value[2]
		lpr_fir_inst.tap_value[3]
		lpr_fir_inst.tap_value[4]
		lpr_fir_inst.tap_value[5]
		lpr_fir_inst.tap_value[6]
		lpr_fir_inst.tap_value[7]
		lpr_fir_inst.tap_value[8]
		lpr_fir_inst.tap_value[9]
		lpr_fir_inst.tap_value[10]
		lpr_fir_inst.tap_value[11]
		lpr_fir_inst.tap_value[12]
		lpr_fir_inst.tap_value[13]
		lpr_fir_inst.tap_value[14]
		lpr_fir_inst.tap_value[15]
		lpr_fir_inst.tap_value[16]
		lpr_fir_inst.tap_value[17]
		lpr_fir_inst.tap_value[18]
		lpr_fir_inst.tap_value[19]
		lpr_fir_inst.tap_value[20]
		lpr_fir_inst.tap_value[21]
		lpr_fir_inst.tap_value[22]
		lpr_fir_inst.tap_value[23]
		lpr_fir_inst.tap_value[24]
		lpr_fir_inst.tap_value[25]
		lpr_fir_inst.tap_value[26]
		lpr_fir_inst.tap_value[27]
		lpr_fir_inst.tap_value[28]
		lpr_fir_inst.tap_value[29]
		lpr_fir_inst.tap_value[30]
		lpr_fir_inst.tap_value[31]
		read_iq_inst.count_0[1]

New registers created by packing :
		bp_lmr_fir_inst.tap_value_ret
		bp_lmr_fir_inst.tap_value_ret_1
		bp_lmr_fir_inst.tap_value_ret_2
		bp_lmr_fir_inst.tap_value_ret_3
		bp_lmr_fir_inst.tap_value_ret_4
		bp_lmr_fir_inst.tap_value_ret_5
		bp_lmr_fir_inst.tap_value_ret_6
		bp_lmr_fir_inst.tap_value_ret_7
		bp_lmr_fir_inst.tap_value_ret_8
		bp_lmr_fir_inst.tap_value_ret_9
		bp_lmr_fir_inst.tap_value_ret_10
		bp_lmr_fir_inst.tap_value_ret_11
		bp_lmr_fir_inst.tap_value_ret_12
		bp_lmr_fir_inst.tap_value_ret_13
		bp_lmr_fir_inst.tap_value_ret_14
		bp_lmr_fir_inst.tap_value_ret_15
		bp_lmr_fir_inst.tap_value_ret_16
		bp_lmr_fir_inst.tap_value_ret_17
		bp_lmr_fir_inst.tap_value_ret_18
		bp_lmr_fir_inst.tap_value_ret_19
		bp_lmr_fir_inst.tap_value_ret_20
		bp_lmr_fir_inst.tap_value_ret_21
		bp_lmr_fir_inst.tap_value_ret_22
		bp_lmr_fir_inst.tap_value_ret_23
		bp_lmr_fir_inst.tap_value_ret_24
		bp_lmr_fir_inst.tap_value_ret_25
		bp_lmr_fir_inst.tap_value_ret_26
		bp_lmr_fir_inst.tap_value_ret_27
		bp_lmr_fir_inst.tap_value_ret_28
		bp_lmr_fir_inst.tap_value_ret_29
		bp_lmr_fir_inst.tap_value_ret_30
		bp_lmr_fir_inst.tap_value_ret_31
		bp_lmr_fir_inst.tap_value_ret_32
		bp_lmr_fir_inst.tap_value_ret_33
		bp_lmr_fir_inst.tap_value_ret_34_0
		bp_pilot_fir_inst.tap_value_ret
		bp_pilot_fir_inst.tap_value_ret_1
		bp_pilot_fir_inst.tap_value_ret_2
		bp_pilot_fir_inst.tap_value_ret_3
		bp_pilot_fir_inst.tap_value_ret_4
		bp_pilot_fir_inst.tap_value_ret_5
		bp_pilot_fir_inst.tap_value_ret_6
		bp_pilot_fir_inst.tap_value_ret_7
		bp_pilot_fir_inst.tap_value_ret_8
		bp_pilot_fir_inst.tap_value_ret_9
		bp_pilot_fir_inst.tap_value_ret_10
		bp_pilot_fir_inst.tap_value_ret_11
		bp_pilot_fir_inst.tap_value_ret_12
		bp_pilot_fir_inst.tap_value_ret_13
		bp_pilot_fir_inst.tap_value_ret_14
		bp_pilot_fir_inst.tap_value_ret_15
		bp_pilot_fir_inst.tap_value_ret_16
		bp_pilot_fir_inst.tap_value_ret_17
		bp_pilot_fir_inst.tap_value_ret_18
		bp_pilot_fir_inst.tap_value_ret_19
		bp_pilot_fir_inst.tap_value_ret_20
		bp_pilot_fir_inst.tap_value_ret_21
		bp_pilot_fir_inst.tap_value_ret_22
		bp_pilot_fir_inst.tap_value_ret_23
		bp_pilot_fir_inst.tap_value_ret_24
		bp_pilot_fir_inst.tap_value_ret_25
		bp_pilot_fir_inst.tap_value_ret_26
		bp_pilot_fir_inst.tap_value_ret_27
		bp_pilot_fir_inst.tap_value_ret_28
		bp_pilot_fir_inst.tap_value_ret_29
		bp_pilot_fir_inst.tap_value_ret_30
		bp_pilot_fir_inst.tap_value_ret_31
		bp_pilot_fir_inst.tap_value_ret_32
		bp_pilot_fir_inst.tap_value_ret_33
		bp_pilot_fir_inst.tap_value_ret_34_0
		demodulate_inst.qarctan_inst.demod_data_valid_ret_2
		demodulate_inst.state_ret_2
		demodulate_inst.state_ret_4
		fir_cmplx_inst.imagtap_value_ret
		fir_cmplx_inst.imagtap_value_ret_1
		fir_cmplx_inst.imagtap_value_ret_3
		fir_cmplx_inst.imagtap_value_ret_4
		fir_cmplx_inst.imagtap_value_ret_5
		fir_cmplx_inst.imagtap_value_ret_6
		fir_cmplx_inst.imagtap_value_ret_7
		fir_cmplx_inst.imagtap_value_ret_8
		fir_cmplx_inst.imagtap_value_ret_9
		fir_cmplx_inst.imagtap_value_ret_10
		fir_cmplx_inst.imagtap_value_ret_11
		fir_cmplx_inst.imagtap_value_ret_12
		fir_cmplx_inst.imagtap_value_ret_13
		fir_cmplx_inst.imagtap_value_ret_14
		fir_cmplx_inst.imagtap_value_ret_15
		fir_cmplx_inst.imagtap_value_ret_16
		fir_cmplx_inst.imagtap_value_ret_17
		fir_cmplx_inst.imagtap_value_ret_18
		fir_cmplx_inst.imagtap_value_ret_19
		fir_cmplx_inst.imagtap_value_ret_20
		fir_cmplx_inst.imagtap_value_ret_21
		fir_cmplx_inst.imagtap_value_ret_22
		fir_cmplx_inst.imagtap_value_ret_23
		fir_cmplx_inst.imagtap_value_ret_24
		fir_cmplx_inst.imagtap_value_ret_25
		fir_cmplx_inst.imagtap_value_ret_26
		fir_cmplx_inst.imagtap_value_ret_27
		fir_cmplx_inst.imagtap_value_ret_28
		fir_cmplx_inst.imagtap_value_ret_29
		fir_cmplx_inst.imagtap_value_ret_30
		fir_cmplx_inst.imagtap_value_ret_31
		fir_cmplx_inst.imagtap_value_ret_32
		fir_cmplx_inst.imagtap_value_ret_33
		fir_cmplx_inst.imagtap_value_ret_34_0
		fir_cmplx_inst.realtap_value_ret
		fir_cmplx_inst.realtap_value_ret_1
		fir_cmplx_inst.realtap_value_ret_2
		fir_cmplx_inst.realtap_value_ret_3
		fir_cmplx_inst.realtap_value_ret_4
		fir_cmplx_inst.realtap_value_ret_5
		fir_cmplx_inst.realtap_value_ret_6
		fir_cmplx_inst.realtap_value_ret_7
		fir_cmplx_inst.realtap_value_ret_8
		fir_cmplx_inst.realtap_value_ret_9
		fir_cmplx_inst.realtap_value_ret_10
		fir_cmplx_inst.realtap_value_ret_11
		fir_cmplx_inst.realtap_value_ret_12
		fir_cmplx_inst.realtap_value_ret_13
		fir_cmplx_inst.realtap_value_ret_14
		fir_cmplx_inst.realtap_value_ret_15
		fir_cmplx_inst.realtap_value_ret_16
		fir_cmplx_inst.realtap_value_ret_17
		fir_cmplx_inst.realtap_value_ret_18
		fir_cmplx_inst.realtap_value_ret_19
		fir_cmplx_inst.realtap_value_ret_20
		fir_cmplx_inst.realtap_value_ret_21
		fir_cmplx_inst.realtap_value_ret_22
		fir_cmplx_inst.realtap_value_ret_23
		fir_cmplx_inst.realtap_value_ret_24
		fir_cmplx_inst.realtap_value_ret_25
		fir_cmplx_inst.realtap_value_ret_26
		fir_cmplx_inst.realtap_value_ret_27
		fir_cmplx_inst.realtap_value_ret_28
		fir_cmplx_inst.realtap_value_ret_29
		fir_cmplx_inst.realtap_value_ret_30
		fir_cmplx_inst.realtap_value_ret_31
		fir_cmplx_inst.realtap_value_ret_32
		fir_cmplx_inst.realtap_value_ret_33
		fir_cmplx_inst.realtap_value_ret_34_0
		hp_pilot_fir_inst.tap_value_ret
		hp_pilot_fir_inst.tap_value_ret_1
		hp_pilot_fir_inst.tap_value_ret_2
		hp_pilot_fir_inst.tap_value_ret_3
		hp_pilot_fir_inst.tap_value_ret_4
		hp_pilot_fir_inst.tap_value_ret_5
		hp_pilot_fir_inst.tap_value_ret_6
		hp_pilot_fir_inst.tap_value_ret_7
		hp_pilot_fir_inst.tap_value_ret_8
		hp_pilot_fir_inst.tap_value_ret_9
		hp_pilot_fir_inst.tap_value_ret_10
		hp_pilot_fir_inst.tap_value_ret_11
		hp_pilot_fir_inst.tap_value_ret_12
		hp_pilot_fir_inst.tap_value_ret_13
		hp_pilot_fir_inst.tap_value_ret_14
		hp_pilot_fir_inst.tap_value_ret_15
		hp_pilot_fir_inst.tap_value_ret_16
		hp_pilot_fir_inst.tap_value_ret_17
		hp_pilot_fir_inst.tap_value_ret_18
		hp_pilot_fir_inst.tap_value_ret_19
		hp_pilot_fir_inst.tap_value_ret_20
		hp_pilot_fir_inst.tap_value_ret_21
		hp_pilot_fir_inst.tap_value_ret_22
		hp_pilot_fir_inst.tap_value_ret_23
		hp_pilot_fir_inst.tap_value_ret_24
		hp_pilot_fir_inst.tap_value_ret_25
		hp_pilot_fir_inst.tap_value_ret_26
		hp_pilot_fir_inst.tap_value_ret_27
		hp_pilot_fir_inst.tap_value_ret_28
		hp_pilot_fir_inst.tap_value_ret_29
		hp_pilot_fir_inst.tap_value_ret_30
		hp_pilot_fir_inst.tap_value_ret_31
		hp_pilot_fir_inst.tap_value_ret_32
		hp_pilot_fir_inst.tap_value_ret_33
		hp_pilot_fir_inst.tap_value_ret_34_0
		lmr_fir_inst.tap_value_ret
		lmr_fir_inst.tap_value_ret_1
		lmr_fir_inst.tap_value_ret_2
		lmr_fir_inst.tap_value_ret_3
		lmr_fir_inst.tap_value_ret_4
		lmr_fir_inst.tap_value_ret_5
		lmr_fir_inst.tap_value_ret_6
		lmr_fir_inst.tap_value_ret_7
		lmr_fir_inst.tap_value_ret_8
		lmr_fir_inst.tap_value_ret_9
		lmr_fir_inst.tap_value_ret_10
		lmr_fir_inst.tap_value_ret_11
		lmr_fir_inst.tap_value_ret_12
		lmr_fir_inst.tap_value_ret_13
		lmr_fir_inst.tap_value_ret_14
		lmr_fir_inst.tap_value_ret_15
		lmr_fir_inst.tap_value_ret_16
		lmr_fir_inst.tap_value_ret_17
		lmr_fir_inst.tap_value_ret_18
		lmr_fir_inst.tap_value_ret_19
		lmr_fir_inst.tap_value_ret_20
		lmr_fir_inst.tap_value_ret_21
		lmr_fir_inst.tap_value_ret_22
		lmr_fir_inst.tap_value_ret_23
		lmr_fir_inst.tap_value_ret_24
		lmr_fir_inst.tap_value_ret_25
		lmr_fir_inst.tap_value_ret_26
		lmr_fir_inst.tap_value_ret_27
		lmr_fir_inst.tap_value_ret_28
		lmr_fir_inst.tap_value_ret_29
		lmr_fir_inst.tap_value_ret_30
		lmr_fir_inst.tap_value_ret_31
		lmr_fir_inst.tap_value_ret_32
		lmr_fir_inst.tap_value_ret_33
		lmr_fir_inst.tap_value_ret_34_0
		lpr_fir_inst.tap_value_ret
		lpr_fir_inst.tap_value_ret_1
		lpr_fir_inst.tap_value_ret_2
		lpr_fir_inst.tap_value_ret_3
		lpr_fir_inst.tap_value_ret_4
		lpr_fir_inst.tap_value_ret_5
		lpr_fir_inst.tap_value_ret_6
		lpr_fir_inst.tap_value_ret_7
		lpr_fir_inst.tap_value_ret_8
		lpr_fir_inst.tap_value_ret_9
		lpr_fir_inst.tap_value_ret_10
		lpr_fir_inst.tap_value_ret_11
		lpr_fir_inst.tap_value_ret_12
		lpr_fir_inst.tap_value_ret_13
		lpr_fir_inst.tap_value_ret_14
		lpr_fir_inst.tap_value_ret_15
		lpr_fir_inst.tap_value_ret_16
		lpr_fir_inst.tap_value_ret_17
		lpr_fir_inst.tap_value_ret_18
		lpr_fir_inst.tap_value_ret_19
		lpr_fir_inst.tap_value_ret_20
		lpr_fir_inst.tap_value_ret_21
		lpr_fir_inst.tap_value_ret_22
		lpr_fir_inst.tap_value_ret_23
		lpr_fir_inst.tap_value_ret_24
		lpr_fir_inst.tap_value_ret_25
		lpr_fir_inst.tap_value_ret_26
		lpr_fir_inst.tap_value_ret_27
		lpr_fir_inst.tap_value_ret_28
		lpr_fir_inst.tap_value_ret_29
		lpr_fir_inst.tap_value_ret_30
		lpr_fir_inst.tap_value_ret_31
		lpr_fir_inst.tap_value_ret_32
		lpr_fir_inst.tap_value_ret_33
		lpr_fir_inst.tap_value_ret_34_0
		read_iq_inst.count_0_ret
		read_iq_inst.empty_ret_0
		read_iq_inst.empty_ret_5

@N: MF322 |Retiming summary: 225 registers retimed to 467 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 225 registers retimed to 467

Original and Pipelined registers replaced by retiming :

New registers created by retiming :


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:53s; Memory used current: 329MB peak: 382MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 332MB peak: 382MB)

@N: MT611 :|Automatically generated clock read_iq_32s_16s_8s_10s|state_derived_clock[0] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10047 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cycloneive_io_ibuf     10047      G_1294         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:55s; Memory used current: 231MB peak: 382MB)

Writing Analyst data base /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 277MB peak: 382MB)

@E: FA456 |Combinational function usage is 16054, which is much higher than part resource 6272
@E: MF871 |Unable to write netlist because of resource overflow.

Start final timing analysis (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 271MB peak: 382MB)

@W: MT420 |Found inferred clock fm_radio_test|clock with period 26.23ns. Please declare a user-defined clock on port clock.
@N: MT615 |Found clock add|state_derived_clock with period 26.23ns 
@N: MT615 |Found clock gain_32s_10s_1|state_derived_clock[0] with period 26.23ns 
@N: MT615 |Found clock multiply_32s_0|state_derived_clock[0] with period 26.23ns 
@N: MT615 |Found clock gain_32s_10s_0|state_derived_clock[0] with period 26.23ns 
@N: MT615 |Found clock multiply_32s_1|state_derived_clock[0] with period 26.23ns 
@N: MT615 |Found clock div_32s_32s|state_derived_clock[5] with period 26.23ns 
@N: MT535 |Writing timing correlation to file /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_ctd.txt 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar  7 17:20:04 2024
#


Top view:               fm_radio_test
Requested Frequency:    38.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_fsm.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.628

                                          Requested     Estimated     Requested     Estimated                Clock                                  Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type                                   Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
add|state_derived_clock                   38.1 MHz      238.2 MHz     26.226        4.197         26.034     derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0
div_32s_32s|state_derived_clock[5]        38.1 MHz      255.5 MHz     26.226        3.914         22.313     derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0
fm_radio_test|clock                       38.1 MHz      32.4 MHz      26.226        30.854        -4.628     inferred                               Autoconstr_clkgroup_0
gain_32s_10s_0|state_derived_clock[0]     38.1 MHz      166.5 MHz     26.226        6.005         25.974     derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0
gain_32s_10s_1|state_derived_clock[0]     38.1 MHz      110.5 MHz     26.226        9.051         25.974     derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0
multiply_32s_0|state_derived_clock[0]     38.1 MHz      203.1 MHz     26.226        4.923         25.909     derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0
multiply_32s_1|state_derived_clock[0]     38.1 MHz      210.0 MHz     26.226        4.763         25.909     derived (from fm_radio_test|clock)     Autoconstr_clkgroup_0
System                                    717.1 MHz     609.6 MHz     1.395         1.641         -0.246     system                                 system_clkgroup      
=========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  1.395       -0.246  |  No paths    -      |  No paths    -      |  No paths    -    
System                                 fm_radio_test|clock                    |  26.226      20.203  |  No paths    -      |  No paths    -      |  No paths    -    
System                                 div_32s_32s|state_derived_clock[5]     |  26.226      23.813  |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio_test|clock                    System                                 |  26.226      4.760   |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio_test|clock                    fm_radio_test|clock                    |  26.226      -4.628  |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio_test|clock                    add|state_derived_clock                |  26.226      22.029  |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio_test|clock                    gain_32s_10s_1|state_derived_clock[0]  |  26.226      17.175  |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio_test|clock                    multiply_32s_0|state_derived_clock[0]  |  26.226      21.303  |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio_test|clock                    gain_32s_10s_0|state_derived_clock[0]  |  26.226      20.221  |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio_test|clock                    multiply_32s_1|state_derived_clock[0]  |  26.226      21.463  |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio_test|clock                    div_32s_32s|state_derived_clock[5]     |  26.226      23.158  |  No paths    -      |  No paths    -      |  No paths    -    
add|state_derived_clock                fm_radio_test|clock                    |  26.226      26.034  |  No paths    -      |  No paths    -      |  No paths    -    
gain_32s_10s_1|state_derived_clock[0]  fm_radio_test|clock                    |  26.226      25.974  |  No paths    -      |  No paths    -      |  No paths    -    
gain_32s_10s_1|state_derived_clock[0]  gain_32s_10s_1|state_derived_clock[0]  |  26.226      51.091  |  No paths    -      |  No paths    -      |  No paths    -    
multiply_32s_0|state_derived_clock[0]  fm_radio_test|clock                    |  26.226      25.909  |  No paths    -      |  No paths    -      |  No paths    -    
multiply_32s_0|state_derived_clock[0]  multiply_32s_0|state_derived_clock[0]  |  26.226      50.662  |  No paths    -      |  No paths    -      |  No paths    -    
gain_32s_10s_0|state_derived_clock[0]  fm_radio_test|clock                    |  26.226      25.974  |  No paths    -      |  No paths    -      |  No paths    -    
gain_32s_10s_0|state_derived_clock[0]  gain_32s_10s_0|state_derived_clock[0]  |  26.226      51.091  |  No paths    -      |  No paths    -      |  No paths    -    
multiply_32s_1|state_derived_clock[0]  fm_radio_test|clock                    |  26.226      25.909  |  No paths    -      |  No paths    -      |  No paths    -    
multiply_32s_1|state_derived_clock[0]  multiply_32s_1|state_derived_clock[0]  |  26.226      50.662  |  No paths    -      |  No paths    -      |  No paths    -    
div_32s_32s|state_derived_clock[5]     fm_radio_test|clock                    |  26.226      22.313  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: add|state_derived_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                Arrival           
Instance                Reference                   Type            Pin      Net                Time        Slack 
                        Clock                                                                                     
------------------------------------------------------------------------------------------------------------------
add_inst.out_din[0]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_0     0.845       26.034
add_inst.out_din[1]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_1     0.845       26.034
add_inst.out_din[2]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_2     0.845       26.034
add_inst.out_din[3]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_3     0.845       26.034
add_inst.out_din[4]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_4     0.845       26.034
add_inst.out_din[5]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_5     0.845       26.034
add_inst.out_din[6]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_6     0.845       26.034
add_inst.out_din[7]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_7     0.845       26.034
add_inst.out_din[8]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_8     0.845       26.034
add_inst.out_din[9]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_9     0.845       26.034
==================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                                          Required           
Instance                    Reference                   Type                                 Pin           Net                Time         Slack 
                            Clock                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_14     data_a[0]     left_out_din_0     27.204       26.034
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_14     data_a[1]     left_out_din_1     27.204       26.034
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_14     data_a[2]     left_out_din_2     27.204       26.034
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_14     data_a[3]     left_out_din_3     27.204       26.034
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_14     data_a[4]     left_out_din_4     27.204       26.034
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_14     data_a[5]     left_out_din_5     27.204       26.034
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_14     data_a[6]     left_out_din_6     27.204       26.034
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_14     data_a[7]     left_out_din_7     27.204       26.034
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_14     data_a[8]     left_out_din_8     27.204       26.034
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_14     data_a[9]     left_out_din_9     27.204       26.034
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      26.226
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.204

    - Propagation time:                      1.171
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 26.034

    Number of logic level(s):                0
    Starting point:                          add_inst.out_din[0] / Q[0]
    Ending point:                            left_fifo_inst.fifo_buf / data_a[0]
    The start point is clocked by            add|state_derived_clock [rising] on pin GATE
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clock0

Instance / Net                                                   Pin           Pin               Arrival     No. of    
Name                        Type                                 Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
add_inst.out_din[0]         SYNLPM_LAT1                          Q[0]          Out     0.845     0.845       -         
left_out_din_0              Net                                  -             -       0.326     -           1         
left_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_14     data_a[0]     In      -         1.171       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 0.193 is -0.133(-69.1%) logic and 0.326(169.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: div_32s_32s|state_derived_clock[5]
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                                               Arrival           
Instance                                                  Reference                              Type            Pin      Net                    Time        Slack 
                                                          Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.quotient[0]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_0     0.845       22.313
demodulate_inst.qarctan_inst.divider_inst.quotient[3]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_3     0.845       22.324
demodulate_inst.qarctan_inst.divider_inst.quotient[4]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_4     0.845       22.379
demodulate_inst.qarctan_inst.divider_inst.quotient[1]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_1     0.845       22.390
demodulate_inst.qarctan_inst.divider_inst.quotient[5]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_5     0.845       22.445
demodulate_inst.qarctan_inst.divider_inst.quotient[2]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_2     0.845       22.456
demodulate_inst.qarctan_inst.divider_inst.quotient[6]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_6     0.845       22.511
demodulate_inst.qarctan_inst.divider_inst.quotient[7]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_7     0.845       22.577
demodulate_inst.qarctan_inst.divider_inst.quotient[8]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_8     0.845       22.643
demodulate_inst.qarctan_inst.divider_inst.quotient[9]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_9     0.845       22.709
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                               Required           
Instance                                          Reference                              Type       Pin     Net                          Time         Slack 
                                                  Clock                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.quad_product[31]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add23     26.753       22.313
demodulate_inst.qarctan_inst.quad_product[30]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add22     26.753       22.379
demodulate_inst.qarctan_inst.quad_product[29]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add21     26.753       22.445
demodulate_inst.qarctan_inst.quad_product[28]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add20     26.753       22.511
demodulate_inst.qarctan_inst.quad_product[27]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add19     26.753       22.577
demodulate_inst.qarctan_inst.quad_product[26]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add18     26.753       22.643
demodulate_inst.qarctan_inst.quad_product[25]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add17     26.753       22.709
demodulate_inst.qarctan_inst.quad_product[24]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add16     26.753       22.775
demodulate_inst.qarctan_inst.quad_product[23]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add15     26.753       22.841
demodulate_inst.qarctan_inst.quad_product[22]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add14     26.753       22.907
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      26.226
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.753

    - Propagation time:                      4.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 22.313

    Number of logic level(s):                28
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.quotient[0] / Q[0]
    Ending point:                            demodulate_inst.qarctan_inst.quad_product[31] / d
    The start point is clocked by            div_32s_32s|state_derived_clock[5] [rising] on pin GATE
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.quotient[0]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
div_quotient_out_0                                          Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add0      cycloneive_lcell_comb     datab       In      -         1.193       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add0      cycloneive_lcell_comb     cout        Out     0.509     1.702       -         
quad_product_c_3_0_0_carry_0                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add1      cycloneive_lcell_comb     cin         In      -         1.702       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add1      cycloneive_lcell_comb     cout        Out     0.066     1.768       -         
quad_product_c_3_0_0_carry_1                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add2      cycloneive_lcell_comb     cin         In      -         1.768       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add2      cycloneive_lcell_comb     cout        Out     0.066     1.834       -         
quad_product_c_3_0_0_carry_2                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add3      cycloneive_lcell_comb     cin         In      -         1.834       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add3      cycloneive_lcell_comb     cout        Out     0.066     1.900       -         
quad_product_c_3_0_0_carry_3                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add4      cycloneive_lcell_comb     cin         In      -         1.900       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add4      cycloneive_lcell_comb     cout        Out     0.066     1.966       -         
quad_product_c_3_0_0_carry_4                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add5      cycloneive_lcell_comb     cin         In      -         1.966       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add5      cycloneive_lcell_comb     cout        Out     0.066     2.032       -         
quad_product_c_3_0_0_carry_5                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add6      cycloneive_lcell_comb     cin         In      -         2.032       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add6      cycloneive_lcell_comb     cout        Out     0.066     2.098       -         
quad_product_c_3_0_0_carry_6                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add7      cycloneive_lcell_comb     cin         In      -         2.098       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add7      cycloneive_lcell_comb     cout        Out     0.066     2.164       -         
quad_product_c_3_0_0_carry_7                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add8      cycloneive_lcell_comb     cin         In      -         2.164       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add8      cycloneive_lcell_comb     cout        Out     0.066     2.230       -         
quad_product_c_3_0_0_carry_8                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add9      cycloneive_lcell_comb     cin         In      -         2.230       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add9      cycloneive_lcell_comb     cout        Out     0.066     2.296       -         
quad_product_c_3_0_0_carry_9                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add10     cycloneive_lcell_comb     cin         In      -         2.296       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add10     cycloneive_lcell_comb     cout        Out     0.066     2.362       -         
quad_product_c_3_0_0_carry_10                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add11     cycloneive_lcell_comb     cin         In      -         2.362       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add11     cycloneive_lcell_comb     cout        Out     0.066     2.428       -         
quad_product_c_3_0_0_carry_11                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add12     cycloneive_lcell_comb     cin         In      -         2.428       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add12     cycloneive_lcell_comb     cout        Out     0.066     2.494       -         
quad_product_c_3_0_0_carry_12                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add13     cycloneive_lcell_comb     cin         In      -         2.494       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add13     cycloneive_lcell_comb     cout        Out     0.066     2.560       -         
quad_product_c_3_0_0_carry_13                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add14     cycloneive_lcell_comb     cin         In      -         2.560       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add14     cycloneive_lcell_comb     cout        Out     0.066     2.626       -         
quad_product_c_3_0_0_carry_14                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add15     cycloneive_lcell_comb     cin         In      -         2.626       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add15     cycloneive_lcell_comb     cout        Out     0.066     2.692       -         
quad_product_c_3_0_0_carry_15                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add16     cycloneive_lcell_comb     cin         In      -         2.692       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add16     cycloneive_lcell_comb     cout        Out     0.066     2.758       -         
quad_product_c_3_0_0_carry_16                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add17     cycloneive_lcell_comb     cin         In      -         2.758       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add17     cycloneive_lcell_comb     cout        Out     0.066     2.824       -         
quad_product_c_3_0_0_carry_17                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add18     cycloneive_lcell_comb     cin         In      -         2.824       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add18     cycloneive_lcell_comb     cout        Out     0.066     2.890       -         
quad_product_c_3_0_0_carry_18                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add19     cycloneive_lcell_comb     cin         In      -         2.890       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add19     cycloneive_lcell_comb     cout        Out     0.066     2.956       -         
quad_product_c_3_0_0_carry_19                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add20     cycloneive_lcell_comb     cin         In      -         2.956       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add20     cycloneive_lcell_comb     cout        Out     0.066     3.022       -         
quad_product_c_3_0_0_carry_20                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add21     cycloneive_lcell_comb     cin         In      -         3.022       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add21     cycloneive_lcell_comb     cout        Out     0.066     3.088       -         
quad_product_c_3_0_0_carry_21                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add22     cycloneive_lcell_comb     cin         In      -         3.088       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add22     cycloneive_lcell_comb     cout        Out     0.066     3.154       -         
quad_product_c_3_0_0_carry_22                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add23     cycloneive_lcell_comb     cin         In      -         3.154       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add23     cycloneive_lcell_comb     cout        Out     0.066     3.220       -         
quad_product_c_3_0_0_carry_23                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add24     cycloneive_lcell_comb     cin         In      -         3.220       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add24     cycloneive_lcell_comb     cout        Out     0.066     3.286       -         
quad_product_c_3_0_0_carry_24                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add25     cycloneive_lcell_comb     cin         In      -         3.286       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add25     cycloneive_lcell_comb     cout        Out     0.066     3.352       -         
quad_product_c_3_0_0_carry_25                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add26     cycloneive_lcell_comb     cin         In      -         3.352       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add26     cycloneive_lcell_comb     combout     Out     0.000     3.352       -         
quad_product_c_3_0_0_add26                                  Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_add23       cycloneive_lcell_comb     dataa       In      -         4.004       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_add23       cycloneive_lcell_comb     combout     Out     0.437     4.441       -         
quad_product_c_3_0_add23                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product[31]               dffeas                    d           In      -         4.441       -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.914 is 2.914(74.5%) logic and 1.000(25.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: fm_radio_test|clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                    Arrival           
Instance                         Reference               Type       Pin     Net              Time        Slack 
                                 Clock                                                                         
---------------------------------------------------------------------------------------------------------------
demodulate_inst.imag_prev[0]     fm_radio_test|clock     dffeas     q       imag_prev[0]     0.845       -4.628
demodulate_inst.imag_prev[1]     fm_radio_test|clock     dffeas     q       imag_prev[1]     0.845       -4.064
demodulate_inst.imag_prev[2]     fm_radio_test|clock     dffeas     q       imag_prev[2]     0.845       -4.009
demodulate_inst.imag_prev[3]     fm_radio_test|clock     dffeas     q       imag_prev[3]     0.845       -3.998
demodulate_inst.imag_prev[4]     fm_radio_test|clock     dffeas     q       imag_prev[4]     0.845       -3.943
demodulate_inst.imag_prev[5]     fm_radio_test|clock     dffeas     q       imag_prev[5]     0.845       -3.932
demodulate_inst.imag_prev[6]     fm_radio_test|clock     dffeas     q       imag_prev[6]     0.845       -3.877
demodulate_inst.imag_prev[7]     fm_radio_test|clock     dffeas     q       imag_prev[7]     0.845       -3.866
demodulate_inst.imag_prev[8]     fm_radio_test|clock     dffeas     q       imag_prev[8]     0.845       -3.811
demodulate_inst.imag_prev[9]     fm_radio_test|clock     dffeas     q       imag_prev[9]     0.845       -3.800
===============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                       Required           
Instance                           Reference               Type       Pin     Net                                 Time         Slack 
                                   Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.demod_temp[22]     fm_radio_test|clock     dffeas     d       demod_temp_1_0_22__g4_0_2129_a2     26.753       -4.628
demodulate_inst.demod_temp[21]     fm_radio_test|clock     dffeas     d       demod_temp_1_0_21__g4_0_2121_a2     26.753       -4.567
demodulate_inst.demod_temp[20]     fm_radio_test|clock     dffeas     d       DEQUANTIZE[20]                      26.753       -3.289
demodulate_inst.demod_temp[19]     fm_radio_test|clock     dffeas     d       DEQUANTIZE[19]                      26.753       -3.223
demodulate_inst.demod_temp[18]     fm_radio_test|clock     dffeas     d       DEQUANTIZE[18]                      26.753       -3.157
demodulate_inst.demod_temp[17]     fm_radio_test|clock     dffeas     d       DEQUANTIZE[17]                      26.753       -3.091
demodulate_inst.demod_temp[16]     fm_radio_test|clock     dffeas     d       DEQUANTIZE[16]                      26.753       -3.025
demodulate_inst.demod_temp[15]     fm_radio_test|clock     dffeas     d       DEQUANTIZE[15]                      26.753       -2.959
demodulate_inst.demod_temp[14]     fm_radio_test|clock     dffeas     d       DEQUANTIZE[14]                      26.753       -2.893
demodulate_inst.demod_temp[13]     fm_radio_test|clock     dffeas     d       DEQUANTIZE[13]                      26.753       -2.827
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      26.226
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.753

    - Propagation time:                      30.768
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.628

    Number of logic level(s):                79
    Starting point:                          demodulate_inst.imag_prev[0] / q
    Ending point:                            demodulate_inst.demod_temp[22] / d
    The start point is clocked by            fm_radio_test|clock [rising] on pin clk
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clk

Instance / Net                                                                               Pin         Pin               Arrival     No. of    
Name                                                               Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.imag_prev[0]                                       dffeas                    q           Out     0.232     0.845       -         
imag_prev[0]                                                       Net                       -           -       0.887     -           32        
demodulate_inst.imag_prev_RNI30S_0[1]                              cycloneive_lcell_comb     datab       In      -         1.732       -         
demodulate_inst.imag_prev_RNI30S_0[1]                              cycloneive_lcell_comb     cout        Out     0.509     2.241       -         
imag_prev_RNI30S_0_cout[1]                                         Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIA4O1[2]                               cycloneive_lcell_comb     cin         In      -         2.241       -         
demodulate_inst.imag_prev_RNIA4O1[2]                               cycloneive_lcell_comb     cout        Out     0.066     2.307       -         
imag_prev_RNIA4O1_cout[2]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNILCK2[4]                               cycloneive_lcell_comb     cin         In      -         2.307       -         
demodulate_inst.imag_prev_RNILCK2[4]                               cycloneive_lcell_comb     cout        Out     0.066     2.373       -         
imag_prev_RNILCK2_cout[4]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI4PG3[6]                               cycloneive_lcell_comb     cin         In      -         2.373       -         
demodulate_inst.imag_prev_RNI4PG3[6]                               cycloneive_lcell_comb     cout        Out     0.066     2.439       -         
imag_prev_RNI4PG3_cout[6]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIN9D4[8]                               cycloneive_lcell_comb     cin         In      -         2.439       -         
demodulate_inst.imag_prev_RNIN9D4[8]                               cycloneive_lcell_comb     cout        Out     0.066     2.505       -         
imag_prev_RNIN9D4_cout[8]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNISO711[10]                             cycloneive_lcell_comb     cin         In      -         2.505       -         
demodulate_inst.imag_prev_RNISO711[10]                             cycloneive_lcell_comb     cout        Out     0.066     2.571       -         
imag_prev_RNISO711_cout[10]                                        Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI5C2U1[12]                             cycloneive_lcell_comb     cin         In      -         2.571       -         
demodulate_inst.imag_prev_RNI5C2U1[12]                             cycloneive_lcell_comb     cout        Out     0.066     2.637       -         
imag_prev_RNI5C2U1_cout[12]                                        Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNII3TQ2_0[14]                           cycloneive_lcell_comb     cin         In      -         2.637       -         
demodulate_inst.imag_prev_RNII3TQ2_0[14]                           cycloneive_lcell_comb     cout        Out     0.066     2.703       -         
imag_prev_RNII3TQ2_0_cout[14]                                      Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI3VNN3_0[16]                           cycloneive_lcell_comb     cin         In      -         2.703       -         
demodulate_inst.imag_prev_RNI3VNN3_0[16]                           cycloneive_lcell_comb     cout        Out     0.066     2.769       -         
imag_prev_RNI3VNN3_0_cout[16]                                      Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIOUIK4[18]                             cycloneive_lcell_comb     cin         In      -         2.769       -         
demodulate_inst.imag_prev_RNIOUIK4[18]                             cycloneive_lcell_comb     combout     Out     0.000     2.769       -         
imag_prev_RNIOUIK4_combout[18]                                     Net                       -           -       0.902     -           28        
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.a0_b[1]          cycloneive_lcell_comb     datab       In      -         3.671       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.a0_b[1]          cycloneive_lcell_comb     combout     Out     0.443     4.114       -         
a0_b_1[1]                                                          Net                       -           -       0.326     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add0      cycloneive_lcell_comb     datab       In      -         4.439       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add0      cycloneive_lcell_comb     cout        Out     0.509     4.948       -         
madd_0_carry_0_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add1      cycloneive_lcell_comb     cin         In      -         4.948       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add1      cycloneive_lcell_comb     cout        Out     0.066     5.014       -         
madd_0_carry_1_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add2      cycloneive_lcell_comb     cin         In      -         5.014       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add2      cycloneive_lcell_comb     cout        Out     0.066     5.080       -         
madd_0_carry_2_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add3      cycloneive_lcell_comb     cin         In      -         5.080       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add3      cycloneive_lcell_comb     cout        Out     0.066     5.146       -         
madd_0_carry_3_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add4      cycloneive_lcell_comb     cin         In      -         5.146       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add4      cycloneive_lcell_comb     cout        Out     0.066     5.212       -         
madd_0_carry_4_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add5      cycloneive_lcell_comb     cin         In      -         5.212       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add5      cycloneive_lcell_comb     cout        Out     0.066     5.278       -         
madd_0_carry_5_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add6      cycloneive_lcell_comb     cin         In      -         5.278       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add6      cycloneive_lcell_comb     cout        Out     0.066     5.344       -         
madd_0_carry_6_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add7      cycloneive_lcell_comb     cin         In      -         5.344       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add7      cycloneive_lcell_comb     cout        Out     0.066     5.410       -         
madd_0_carry_7_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add8      cycloneive_lcell_comb     cin         In      -         5.410       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add8      cycloneive_lcell_comb     cout        Out     0.066     5.476       -         
madd_0_carry_8_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add9      cycloneive_lcell_comb     cin         In      -         5.476       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add9      cycloneive_lcell_comb     cout        Out     0.066     5.542       -         
madd_0_carry_9_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add10     cycloneive_lcell_comb     cin         In      -         5.542       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add10     cycloneive_lcell_comb     combout     Out     0.000     5.542       -         
madd_0_add10_1                                                     Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add9      cycloneive_lcell_comb     datab       In      -         6.194       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add9      cycloneive_lcell_comb     combout     Out     0.443     6.637       -         
madd_7_add9_1                                                      Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add7     cycloneive_lcell_comb     datab       In      -         7.289       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add7     cycloneive_lcell_comb     cout        Out     0.509     7.798       -         
madd_11_carry_7_1                                                  Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add8     cycloneive_lcell_comb     cin         In      -         7.798       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add8     cycloneive_lcell_comb     cout        Out     0.066     7.864       -         
madd_11_carry_8_1                                                  Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add9     cycloneive_lcell_comb     cin         In      -         7.864       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add9     cycloneive_lcell_comb     combout     Out     0.000     7.864       -         
madd_11_add9_1                                                     Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_add5        cycloneive_lcell_comb     dataa       In      -         8.516       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_add5        cycloneive_lcell_comb     combout     Out     0.437     8.953       -         
madd_add5_6                                                        Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_a_0_add13                 cycloneive_lcell_comb     dataa       In      -         9.604       -         
demodulate_inst.neg_imag_prev_times_imag_a_0_add13                 cycloneive_lcell_comb     combout     Out     0.437     10.041      -         
neg_imag_prev_times_imag_a_0_add13                                 Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_a_add13                   cycloneive_lcell_comb     dataa       In      -         10.693      -         
demodulate_inst.neg_imag_prev_times_imag_a_add13                   cycloneive_lcell_comb     combout     Out     0.437     11.130      -         
neg_imag_prev_times_imag_a_add13                                   Net                       -           -       0.798     -           23        
demodulate_inst.DEQUANTIZE_8\.un163_DEQUANTIZE[31]                 cycloneive_lcell_comb     dataa       In      -         11.928      -         
demodulate_inst.DEQUANTIZE_8\.un163_DEQUANTIZE[31]                 cycloneive_lcell_comb     combout     Out     0.437     12.365      -         
un163_DEQUANTIZE[31]                                               Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE_63_1[21]                                cycloneive_lcell_comb     dataa       In      -         12.804      -         
demodulate_inst.DEQUANTIZE_63_1[21]                                cycloneive_lcell_comb     combout     Out     0.437     13.241      -         
DEQUANTIZE_63_1[21]                                                Net                       -           -       0.652     -           1         
demodulate_inst.un1_short_real\.un1_short_real_inv_m[21]           cycloneive_lcell_comb     datab       In      -         13.893      -         
demodulate_inst.un1_short_real\.un1_short_real_inv_m[21]           cycloneive_lcell_comb     combout     Out     0.443     14.336      -         
un1_short_real_inv_m[21]                                           Net                       -           -       0.326     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add21               cycloneive_lcell_comb     dataa       In      -         14.662      -         
demodulate_inst.un1_short_real\.un1_short_real_add21               cycloneive_lcell_comb     cout        Out     0.498     15.160      -         
un1_short_real_carry_21                                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add22               cycloneive_lcell_comb     cin         In      -         15.160      -         
demodulate_inst.un1_short_real\.un1_short_real_add22               cycloneive_lcell_comb     cout        Out     0.066     15.226      -         
un1_short_real_carry_22                                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add23               cycloneive_lcell_comb     cin         In      -         15.226      -         
demodulate_inst.un1_short_real\.un1_short_real_add23               cycloneive_lcell_comb     combout     Out     0.000     15.226      -         
un1_short_real_add23                                               Net                       -           -       1.558     -           76        
demodulate_inst.qarctan_inst.angle26_44                            cycloneive_lcell_comb     datad       In      -         16.784      -         
demodulate_inst.qarctan_inst.angle26_44                            cycloneive_lcell_comb     combout     Out     0.155     16.939      -         
angle26_44                                                         Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.angle26                               cycloneive_lcell_comb     datad       In      -         17.265      -         
demodulate_inst.qarctan_inst.angle26                               cycloneive_lcell_comb     combout     Out     0.155     17.420      -         
angle26_1z                                                         Net                       -           -       0.741     -           25        
demodulate_inst.qarctan_inst.angle_4[1]                            cycloneive_lcell_comb     datab       In      -         18.161      -         
demodulate_inst.qarctan_inst.angle_4[1]                            cycloneive_lcell_comb     combout     Out     0.443     18.604      -         
angle_4_0                                                          Net                       -           -       0.340     -           3         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[0]         cycloneive_lcell_comb     dataa       In      -         18.944      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[0]         cycloneive_lcell_comb     cout        Out     0.498     19.442      -         
un4_data_out_cout[0]                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[2]         cycloneive_lcell_comb     cin         In      -         19.442      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[2]         cycloneive_lcell_comb     combout     Out     0.000     19.442      -         
un4_data_out_combout_1                                             Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_v[2]                 cycloneive_lcell_comb     datad       In      -         20.094      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_v[2]                 cycloneive_lcell_comb     combout     Out     0.155     20.249      -         
un1_qarctan_gain_product_c_ml_v[2]                                 Net                       -           -       0.355     -           5         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add1             cycloneive_lcell_comb     datab       In      -         20.604      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add1             cycloneive_lcell_comb     cout        Out     0.509     21.113      -         
un1_qarctan_gain_product_c_ml_0_0_carry_1                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add2             cycloneive_lcell_comb     cin         In      -         21.113      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add2             cycloneive_lcell_comb     cout        Out     0.066     21.179      -         
un1_qarctan_gain_product_c_ml_0_0_carry_2                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add3             cycloneive_lcell_comb     cin         In      -         21.179      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add3             cycloneive_lcell_comb     cout        Out     0.066     21.245      -         
un1_qarctan_gain_product_c_ml_0_0_carry_3                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add4             cycloneive_lcell_comb     cin         In      -         21.245      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add4             cycloneive_lcell_comb     cout        Out     0.066     21.311      -         
un1_qarctan_gain_product_c_ml_0_0_carry_4                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add5             cycloneive_lcell_comb     cin         In      -         21.311      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add5             cycloneive_lcell_comb     cout        Out     0.066     21.377      -         
un1_qarctan_gain_product_c_ml_0_0_carry_5                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add6             cycloneive_lcell_comb     cin         In      -         21.377      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add6             cycloneive_lcell_comb     cout        Out     0.066     21.443      -         
un1_qarctan_gain_product_c_ml_0_0_carry_6                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add7             cycloneive_lcell_comb     cin         In      -         21.443      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add7             cycloneive_lcell_comb     cout        Out     0.066     21.509      -         
un1_qarctan_gain_product_c_ml_0_0_carry_7                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add8             cycloneive_lcell_comb     cin         In      -         21.509      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add8             cycloneive_lcell_comb     cout        Out     0.066     21.575      -         
un1_qarctan_gain_product_c_ml_0_0_carry_8                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add9             cycloneive_lcell_comb     cin         In      -         21.575      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add9             cycloneive_lcell_comb     cout        Out     0.066     21.641      -         
un1_qarctan_gain_product_c_ml_0_0_carry_9                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add10            cycloneive_lcell_comb     cin         In      -         21.641      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add10            cycloneive_lcell_comb     cout        Out     0.066     21.707      -         
un1_qarctan_gain_product_c_ml_0_0_carry_10                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add11            cycloneive_lcell_comb     cin         In      -         21.707      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add11            cycloneive_lcell_comb     cout        Out     0.066     21.773      -         
un1_qarctan_gain_product_c_ml_0_0_carry_11                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add12            cycloneive_lcell_comb     cin         In      -         21.773      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add12            cycloneive_lcell_comb     cout        Out     0.066     21.839      -         
un1_qarctan_gain_product_c_ml_0_0_carry_12                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add13            cycloneive_lcell_comb     cin         In      -         21.839      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add13            cycloneive_lcell_comb     cout        Out     0.066     21.905      -         
un1_qarctan_gain_product_c_ml_0_0_carry_13                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add14            cycloneive_lcell_comb     cin         In      -         21.905      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add14            cycloneive_lcell_comb     cout        Out     0.066     21.971      -         
un1_qarctan_gain_product_c_ml_0_0_carry_14                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add15            cycloneive_lcell_comb     cin         In      -         21.971      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add15            cycloneive_lcell_comb     cout        Out     0.066     22.037      -         
un1_qarctan_gain_product_c_ml_0_0_carry_15                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add16            cycloneive_lcell_comb     cin         In      -         22.037      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add16            cycloneive_lcell_comb     combout     Out     0.000     22.037      -         
un1_qarctan_gain_product_c_ml_0_0_add16                            Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add14            cycloneive_lcell_comb     datab       In      -         22.689      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add14            cycloneive_lcell_comb     cout        Out     0.509     23.198      -         
un1_qarctan_gain_product_c_ml_0_2_carry_14                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add15            cycloneive_lcell_comb     cin         In      -         23.198      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add15            cycloneive_lcell_comb     combout     Out     0.000     23.198      -         
un1_qarctan_gain_product_c_ml_0_2_add15                            Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10              cycloneive_lcell_comb     dataa       In      -         23.850      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10              cycloneive_lcell_comb     combout     Out     0.437     24.287      -         
un1_qarctan_gain_product_c_ml_0_add10                              Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10_RNI7TQ1      cycloneive_lcell_comb     datab       In      -         24.939      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10_RNI7TQ1      cycloneive_lcell_comb     cout        Out     0.509     25.448      -         
un1_qarctan_gain_product_c_a_0_carry_0                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIUUJ2[0]      cycloneive_lcell_comb     cin         In      -         25.448      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIUUJ2[0]      cycloneive_lcell_comb     cout        Out     0.066     25.514      -         
un1_qarctan_gain_product_c_a_0_carry_1                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIN2D3[1]      cycloneive_lcell_comb     cin         In      -         25.514      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIN2D3[1]      cycloneive_lcell_comb     cout        Out     0.066     25.580      -         
un1_qarctan_gain_product_c_a_0_carry_2                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI5MP3[3]      cycloneive_lcell_comb     cin         In      -         25.580      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI5MP3[3]      cycloneive_lcell_comb     cout        Out     0.066     25.646      -         
un1_qarctan_gain_product_c_a_0_carry_3                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI2UI4[3]      cycloneive_lcell_comb     cin         In      -         25.646      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI2UI4[3]      cycloneive_lcell_comb     cout        Out     0.066     25.712      -         
un1_qarctan_gain_product_c_a_0_carry_4                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI18C5[5]      cycloneive_lcell_comb     cin         In      -         25.712      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI18C5[5]      cycloneive_lcell_comb     cout        Out     0.066     25.778      -         
un1_qarctan_gain_product_c_a_0_carry_5                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIVG56[5]      cycloneive_lcell_comb     cin         In      -         25.778      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIVG56[5]      cycloneive_lcell_comb     cout        Out     0.066     25.844      -         
un1_qarctan_gain_product_c_a_0_carry_6                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIPLU6[0]      cycloneive_lcell_comb     cin         In      -         25.844      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIPLU6[0]      cycloneive_lcell_comb     cout        Out     0.066     25.910      -         
un1_qarctan_gain_product_c_a_0_carry_7                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIGNN7[0]      cycloneive_lcell_comb     cin         In      -         25.910      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIGNN7[0]      cycloneive_lcell_comb     cout        Out     0.066     25.976      -         
un1_qarctan_gain_product_c_a_0_carry_8                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIT948[2]      cycloneive_lcell_comb     cin         In      -         25.976      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIT948[2]      cycloneive_lcell_comb     cout        Out     0.066     26.042      -         
un1_qarctan_gain_product_c_a_0_carry_9                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIBTG8[3]      cycloneive_lcell_comb     cin         In      -         26.042      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIBTG8[3]      cycloneive_lcell_comb     cout        Out     0.066     26.108      -         
un1_qarctan_gain_product_c_a_0_carry_10                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIQHT8[4]      cycloneive_lcell_comb     cin         In      -         26.108      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIQHT8[4]      cycloneive_lcell_comb     cout        Out     0.066     26.174      -         
un1_qarctan_gain_product_c_a_0_carry_11                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI96A9[4]      cycloneive_lcell_comb     cin         In      -         26.174      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI96A9[4]      cycloneive_lcell_comb     combout     Out     0.000     26.174      -         
un1_qarctan_gain_product_c_a_0_add12                               Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNII9VI2[6]     cycloneive_lcell_comb     datab       In      -         26.825      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNII9VI2[6]     cycloneive_lcell_comb     combout     Out     0.443     27.268      -         
un1_qarctan_gain_product_c_a_2_add11                               Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI6337G[5]     cycloneive_lcell_comb     dataa       In      -         27.920      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI6337G[5]     cycloneive_lcell_comb     combout     Out     0.437     28.357      -         
un1_qarctan_gain_product_c_a_add9                                  Net                       -           -       0.569     -           24        
demodulate_inst.DEQUANTIZE_6\.un122_DEQUANTIZE[31]                 cycloneive_lcell_comb     dataa       In      -         28.927      -         
demodulate_inst.DEQUANTIZE_6\.un122_DEQUANTIZE[31]                 cycloneive_lcell_comb     combout     Out     0.437     29.364      -         
un122_DEQUANTIZE[31]                                               Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[20]                         cycloneive_lcell_comb     dataa       In      -         29.803      -         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[20]                         cycloneive_lcell_comb     cout        Out     0.498     30.301      -         
DEQUANTIZE_cout[20]                                                Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[22]                         cycloneive_lcell_comb     cin         In      -         30.301      -         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[22]                         cycloneive_lcell_comb     combout     Out     0.000     30.301      -         
DEQUANTIZE[22]                                                     Net                       -           -       0.652     -           1         
demodulate_inst.demod_temp_RNO[22]                                 cycloneive_lcell_comb     datac       In      -         30.952      -         
demodulate_inst.demod_temp_RNO[22]                                 cycloneive_lcell_comb     combout     Out     0.429     31.381      -         
demod_temp_1_0_22__g4_0_2129_a2                                    Net                       -           -       0.000     -           1         
demodulate_inst.demod_temp[22]                                     dffeas                    d           In      -         31.381      -         
=================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 30.854 is 14.375(46.6%) logic and 16.479(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      26.226
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.753

    - Propagation time:                      30.768
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.628

    Number of logic level(s):                79
    Starting point:                          demodulate_inst.imag_prev[0] / q
    Ending point:                            demodulate_inst.demod_temp[22] / d
    The start point is clocked by            fm_radio_test|clock [rising] on pin clk
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clk

Instance / Net                                                                               Pin         Pin               Arrival     No. of    
Name                                                               Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.imag_prev[0]                                       dffeas                    q           Out     0.232     0.845       -         
imag_prev[0]                                                       Net                       -           -       0.887     -           32        
demodulate_inst.imag_prev_RNI30S_0[1]                              cycloneive_lcell_comb     datab       In      -         1.732       -         
demodulate_inst.imag_prev_RNI30S_0[1]                              cycloneive_lcell_comb     cout        Out     0.509     2.241       -         
imag_prev_RNI30S_0_cout[1]                                         Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIA4O1[2]                               cycloneive_lcell_comb     cin         In      -         2.241       -         
demodulate_inst.imag_prev_RNIA4O1[2]                               cycloneive_lcell_comb     cout        Out     0.066     2.307       -         
imag_prev_RNIA4O1_cout[2]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNILCK2[4]                               cycloneive_lcell_comb     cin         In      -         2.307       -         
demodulate_inst.imag_prev_RNILCK2[4]                               cycloneive_lcell_comb     cout        Out     0.066     2.373       -         
imag_prev_RNILCK2_cout[4]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI4PG3[6]                               cycloneive_lcell_comb     cin         In      -         2.373       -         
demodulate_inst.imag_prev_RNI4PG3[6]                               cycloneive_lcell_comb     cout        Out     0.066     2.439       -         
imag_prev_RNI4PG3_cout[6]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIN9D4[8]                               cycloneive_lcell_comb     cin         In      -         2.439       -         
demodulate_inst.imag_prev_RNIN9D4[8]                               cycloneive_lcell_comb     cout        Out     0.066     2.505       -         
imag_prev_RNIN9D4_cout[8]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNISO711[10]                             cycloneive_lcell_comb     cin         In      -         2.505       -         
demodulate_inst.imag_prev_RNISO711[10]                             cycloneive_lcell_comb     cout        Out     0.066     2.571       -         
imag_prev_RNISO711_cout[10]                                        Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI5C2U1[12]                             cycloneive_lcell_comb     cin         In      -         2.571       -         
demodulate_inst.imag_prev_RNI5C2U1[12]                             cycloneive_lcell_comb     cout        Out     0.066     2.637       -         
imag_prev_RNI5C2U1_cout[12]                                        Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNII3TQ2_0[14]                           cycloneive_lcell_comb     cin         In      -         2.637       -         
demodulate_inst.imag_prev_RNII3TQ2_0[14]                           cycloneive_lcell_comb     cout        Out     0.066     2.703       -         
imag_prev_RNII3TQ2_0_cout[14]                                      Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI3VNN3_0[16]                           cycloneive_lcell_comb     cin         In      -         2.703       -         
demodulate_inst.imag_prev_RNI3VNN3_0[16]                           cycloneive_lcell_comb     cout        Out     0.066     2.769       -         
imag_prev_RNI3VNN3_0_cout[16]                                      Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIOUIK4[18]                             cycloneive_lcell_comb     cin         In      -         2.769       -         
demodulate_inst.imag_prev_RNIOUIK4[18]                             cycloneive_lcell_comb     combout     Out     0.000     2.769       -         
imag_prev_RNIOUIK4_combout[18]                                     Net                       -           -       0.902     -           28        
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.a0_b[1]          cycloneive_lcell_comb     datab       In      -         3.671       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.a0_b[1]          cycloneive_lcell_comb     combout     Out     0.443     4.114       -         
a0_b_1[1]                                                          Net                       -           -       0.326     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add0      cycloneive_lcell_comb     datab       In      -         4.439       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add0      cycloneive_lcell_comb     cout        Out     0.509     4.948       -         
madd_0_carry_0_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add1      cycloneive_lcell_comb     cin         In      -         4.948       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add1      cycloneive_lcell_comb     combout     Out     0.000     4.948       -         
madd_0_add1_1                                                      Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add0      cycloneive_lcell_comb     datab       In      -         5.600       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add0      cycloneive_lcell_comb     cout        Out     0.509     6.109       -         
madd_7_carry_0_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add1      cycloneive_lcell_comb     cin         In      -         6.109       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add1      cycloneive_lcell_comb     cout        Out     0.066     6.175       -         
madd_7_carry_1_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add2      cycloneive_lcell_comb     cin         In      -         6.175       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add2      cycloneive_lcell_comb     cout        Out     0.066     6.241       -         
madd_7_carry_2_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add3      cycloneive_lcell_comb     cin         In      -         6.241       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add3      cycloneive_lcell_comb     cout        Out     0.066     6.307       -         
madd_7_carry_3_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add4      cycloneive_lcell_comb     cin         In      -         6.307       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add4      cycloneive_lcell_comb     cout        Out     0.066     6.373       -         
madd_7_carry_4_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add5      cycloneive_lcell_comb     cin         In      -         6.373       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add5      cycloneive_lcell_comb     cout        Out     0.066     6.439       -         
madd_7_carry_5_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add6      cycloneive_lcell_comb     cin         In      -         6.439       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add6      cycloneive_lcell_comb     cout        Out     0.066     6.505       -         
madd_7_carry_6_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add7      cycloneive_lcell_comb     cin         In      -         6.505       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add7      cycloneive_lcell_comb     cout        Out     0.066     6.571       -         
madd_7_carry_7_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add8      cycloneive_lcell_comb     cin         In      -         6.571       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add8      cycloneive_lcell_comb     cout        Out     0.066     6.637       -         
madd_7_carry_8_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add9      cycloneive_lcell_comb     cin         In      -         6.637       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add9      cycloneive_lcell_comb     combout     Out     0.000     6.637       -         
madd_7_add9_1                                                      Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add7     cycloneive_lcell_comb     datab       In      -         7.289       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add7     cycloneive_lcell_comb     cout        Out     0.509     7.798       -         
madd_11_carry_7_1                                                  Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add8     cycloneive_lcell_comb     cin         In      -         7.798       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add8     cycloneive_lcell_comb     cout        Out     0.066     7.864       -         
madd_11_carry_8_1                                                  Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add9     cycloneive_lcell_comb     cin         In      -         7.864       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add9     cycloneive_lcell_comb     combout     Out     0.000     7.864       -         
madd_11_add9_1                                                     Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_add5        cycloneive_lcell_comb     dataa       In      -         8.516       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_add5        cycloneive_lcell_comb     combout     Out     0.437     8.953       -         
madd_add5_6                                                        Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_a_0_add13                 cycloneive_lcell_comb     dataa       In      -         9.604       -         
demodulate_inst.neg_imag_prev_times_imag_a_0_add13                 cycloneive_lcell_comb     combout     Out     0.437     10.041      -         
neg_imag_prev_times_imag_a_0_add13                                 Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_a_add13                   cycloneive_lcell_comb     dataa       In      -         10.693      -         
demodulate_inst.neg_imag_prev_times_imag_a_add13                   cycloneive_lcell_comb     combout     Out     0.437     11.130      -         
neg_imag_prev_times_imag_a_add13                                   Net                       -           -       0.798     -           23        
demodulate_inst.DEQUANTIZE_8\.un163_DEQUANTIZE[31]                 cycloneive_lcell_comb     dataa       In      -         11.928      -         
demodulate_inst.DEQUANTIZE_8\.un163_DEQUANTIZE[31]                 cycloneive_lcell_comb     combout     Out     0.437     12.365      -         
un163_DEQUANTIZE[31]                                               Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE_63_1[21]                                cycloneive_lcell_comb     dataa       In      -         12.804      -         
demodulate_inst.DEQUANTIZE_63_1[21]                                cycloneive_lcell_comb     combout     Out     0.437     13.241      -         
DEQUANTIZE_63_1[21]                                                Net                       -           -       0.652     -           1         
demodulate_inst.un1_short_real\.un1_short_real_inv_m[21]           cycloneive_lcell_comb     datab       In      -         13.893      -         
demodulate_inst.un1_short_real\.un1_short_real_inv_m[21]           cycloneive_lcell_comb     combout     Out     0.443     14.336      -         
un1_short_real_inv_m[21]                                           Net                       -           -       0.326     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add21               cycloneive_lcell_comb     dataa       In      -         14.662      -         
demodulate_inst.un1_short_real\.un1_short_real_add21               cycloneive_lcell_comb     cout        Out     0.498     15.160      -         
un1_short_real_carry_21                                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add22               cycloneive_lcell_comb     cin         In      -         15.160      -         
demodulate_inst.un1_short_real\.un1_short_real_add22               cycloneive_lcell_comb     cout        Out     0.066     15.226      -         
un1_short_real_carry_22                                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add23               cycloneive_lcell_comb     cin         In      -         15.226      -         
demodulate_inst.un1_short_real\.un1_short_real_add23               cycloneive_lcell_comb     combout     Out     0.000     15.226      -         
un1_short_real_add23                                               Net                       -           -       1.558     -           76        
demodulate_inst.qarctan_inst.angle26_44                            cycloneive_lcell_comb     datad       In      -         16.784      -         
demodulate_inst.qarctan_inst.angle26_44                            cycloneive_lcell_comb     combout     Out     0.155     16.939      -         
angle26_44                                                         Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.angle26                               cycloneive_lcell_comb     datad       In      -         17.265      -         
demodulate_inst.qarctan_inst.angle26                               cycloneive_lcell_comb     combout     Out     0.155     17.420      -         
angle26_1z                                                         Net                       -           -       0.741     -           25        
demodulate_inst.qarctan_inst.angle_4[1]                            cycloneive_lcell_comb     datab       In      -         18.161      -         
demodulate_inst.qarctan_inst.angle_4[1]                            cycloneive_lcell_comb     combout     Out     0.443     18.604      -         
angle_4_0                                                          Net                       -           -       0.340     -           3         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[0]         cycloneive_lcell_comb     dataa       In      -         18.944      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[0]         cycloneive_lcell_comb     cout        Out     0.498     19.442      -         
un4_data_out_cout[0]                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[2]         cycloneive_lcell_comb     cin         In      -         19.442      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[2]         cycloneive_lcell_comb     combout     Out     0.000     19.442      -         
un4_data_out_combout_1                                             Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_v[2]                 cycloneive_lcell_comb     datad       In      -         20.094      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_v[2]                 cycloneive_lcell_comb     combout     Out     0.155     20.249      -         
un1_qarctan_gain_product_c_ml_v[2]                                 Net                       -           -       0.355     -           5         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add1             cycloneive_lcell_comb     datab       In      -         20.604      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add1             cycloneive_lcell_comb     cout        Out     0.509     21.113      -         
un1_qarctan_gain_product_c_ml_0_0_carry_1                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add2             cycloneive_lcell_comb     cin         In      -         21.113      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add2             cycloneive_lcell_comb     cout        Out     0.066     21.179      -         
un1_qarctan_gain_product_c_ml_0_0_carry_2                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add3             cycloneive_lcell_comb     cin         In      -         21.179      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add3             cycloneive_lcell_comb     cout        Out     0.066     21.245      -         
un1_qarctan_gain_product_c_ml_0_0_carry_3                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add4             cycloneive_lcell_comb     cin         In      -         21.245      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add4             cycloneive_lcell_comb     cout        Out     0.066     21.311      -         
un1_qarctan_gain_product_c_ml_0_0_carry_4                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add5             cycloneive_lcell_comb     cin         In      -         21.311      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add5             cycloneive_lcell_comb     cout        Out     0.066     21.377      -         
un1_qarctan_gain_product_c_ml_0_0_carry_5                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add6             cycloneive_lcell_comb     cin         In      -         21.377      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add6             cycloneive_lcell_comb     cout        Out     0.066     21.443      -         
un1_qarctan_gain_product_c_ml_0_0_carry_6                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add7             cycloneive_lcell_comb     cin         In      -         21.443      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add7             cycloneive_lcell_comb     cout        Out     0.066     21.509      -         
un1_qarctan_gain_product_c_ml_0_0_carry_7                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add8             cycloneive_lcell_comb     cin         In      -         21.509      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add8             cycloneive_lcell_comb     cout        Out     0.066     21.575      -         
un1_qarctan_gain_product_c_ml_0_0_carry_8                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add9             cycloneive_lcell_comb     cin         In      -         21.575      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add9             cycloneive_lcell_comb     cout        Out     0.066     21.641      -         
un1_qarctan_gain_product_c_ml_0_0_carry_9                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add10            cycloneive_lcell_comb     cin         In      -         21.641      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add10            cycloneive_lcell_comb     cout        Out     0.066     21.707      -         
un1_qarctan_gain_product_c_ml_0_0_carry_10                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add11            cycloneive_lcell_comb     cin         In      -         21.707      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add11            cycloneive_lcell_comb     cout        Out     0.066     21.773      -         
un1_qarctan_gain_product_c_ml_0_0_carry_11                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add12            cycloneive_lcell_comb     cin         In      -         21.773      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add12            cycloneive_lcell_comb     cout        Out     0.066     21.839      -         
un1_qarctan_gain_product_c_ml_0_0_carry_12                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add13            cycloneive_lcell_comb     cin         In      -         21.839      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add13            cycloneive_lcell_comb     cout        Out     0.066     21.905      -         
un1_qarctan_gain_product_c_ml_0_0_carry_13                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add14            cycloneive_lcell_comb     cin         In      -         21.905      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add14            cycloneive_lcell_comb     cout        Out     0.066     21.971      -         
un1_qarctan_gain_product_c_ml_0_0_carry_14                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add15            cycloneive_lcell_comb     cin         In      -         21.971      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add15            cycloneive_lcell_comb     cout        Out     0.066     22.037      -         
un1_qarctan_gain_product_c_ml_0_0_carry_15                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add16            cycloneive_lcell_comb     cin         In      -         22.037      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add16            cycloneive_lcell_comb     combout     Out     0.000     22.037      -         
un1_qarctan_gain_product_c_ml_0_0_add16                            Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add14            cycloneive_lcell_comb     datab       In      -         22.689      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add14            cycloneive_lcell_comb     cout        Out     0.509     23.198      -         
un1_qarctan_gain_product_c_ml_0_2_carry_14                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add15            cycloneive_lcell_comb     cin         In      -         23.198      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add15            cycloneive_lcell_comb     combout     Out     0.000     23.198      -         
un1_qarctan_gain_product_c_ml_0_2_add15                            Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10              cycloneive_lcell_comb     dataa       In      -         23.850      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10              cycloneive_lcell_comb     combout     Out     0.437     24.287      -         
un1_qarctan_gain_product_c_ml_0_add10                              Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10_RNI7TQ1      cycloneive_lcell_comb     datab       In      -         24.939      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10_RNI7TQ1      cycloneive_lcell_comb     cout        Out     0.509     25.448      -         
un1_qarctan_gain_product_c_a_0_carry_0                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIUUJ2[0]      cycloneive_lcell_comb     cin         In      -         25.448      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIUUJ2[0]      cycloneive_lcell_comb     cout        Out     0.066     25.514      -         
un1_qarctan_gain_product_c_a_0_carry_1                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIN2D3[1]      cycloneive_lcell_comb     cin         In      -         25.514      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIN2D3[1]      cycloneive_lcell_comb     cout        Out     0.066     25.580      -         
un1_qarctan_gain_product_c_a_0_carry_2                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI5MP3[3]      cycloneive_lcell_comb     cin         In      -         25.580      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI5MP3[3]      cycloneive_lcell_comb     cout        Out     0.066     25.646      -         
un1_qarctan_gain_product_c_a_0_carry_3                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI2UI4[3]      cycloneive_lcell_comb     cin         In      -         25.646      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI2UI4[3]      cycloneive_lcell_comb     cout        Out     0.066     25.712      -         
un1_qarctan_gain_product_c_a_0_carry_4                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI18C5[5]      cycloneive_lcell_comb     cin         In      -         25.712      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI18C5[5]      cycloneive_lcell_comb     cout        Out     0.066     25.778      -         
un1_qarctan_gain_product_c_a_0_carry_5                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIVG56[5]      cycloneive_lcell_comb     cin         In      -         25.778      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIVG56[5]      cycloneive_lcell_comb     cout        Out     0.066     25.844      -         
un1_qarctan_gain_product_c_a_0_carry_6                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIPLU6[0]      cycloneive_lcell_comb     cin         In      -         25.844      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIPLU6[0]      cycloneive_lcell_comb     cout        Out     0.066     25.910      -         
un1_qarctan_gain_product_c_a_0_carry_7                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIGNN7[0]      cycloneive_lcell_comb     cin         In      -         25.910      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIGNN7[0]      cycloneive_lcell_comb     cout        Out     0.066     25.976      -         
un1_qarctan_gain_product_c_a_0_carry_8                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIT948[2]      cycloneive_lcell_comb     cin         In      -         25.976      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIT948[2]      cycloneive_lcell_comb     cout        Out     0.066     26.042      -         
un1_qarctan_gain_product_c_a_0_carry_9                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIBTG8[3]      cycloneive_lcell_comb     cin         In      -         26.042      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIBTG8[3]      cycloneive_lcell_comb     cout        Out     0.066     26.108      -         
un1_qarctan_gain_product_c_a_0_carry_10                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIQHT8[4]      cycloneive_lcell_comb     cin         In      -         26.108      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIQHT8[4]      cycloneive_lcell_comb     cout        Out     0.066     26.174      -         
un1_qarctan_gain_product_c_a_0_carry_11                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI96A9[4]      cycloneive_lcell_comb     cin         In      -         26.174      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI96A9[4]      cycloneive_lcell_comb     combout     Out     0.000     26.174      -         
un1_qarctan_gain_product_c_a_0_add12                               Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNII9VI2[6]     cycloneive_lcell_comb     datab       In      -         26.825      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNII9VI2[6]     cycloneive_lcell_comb     combout     Out     0.443     27.268      -         
un1_qarctan_gain_product_c_a_2_add11                               Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI6337G[5]     cycloneive_lcell_comb     dataa       In      -         27.920      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI6337G[5]     cycloneive_lcell_comb     combout     Out     0.437     28.357      -         
un1_qarctan_gain_product_c_a_add9                                  Net                       -           -       0.569     -           24        
demodulate_inst.DEQUANTIZE_6\.un122_DEQUANTIZE[31]                 cycloneive_lcell_comb     dataa       In      -         28.927      -         
demodulate_inst.DEQUANTIZE_6\.un122_DEQUANTIZE[31]                 cycloneive_lcell_comb     combout     Out     0.437     29.364      -         
un122_DEQUANTIZE[31]                                               Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[20]                         cycloneive_lcell_comb     dataa       In      -         29.803      -         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[20]                         cycloneive_lcell_comb     cout        Out     0.498     30.301      -         
DEQUANTIZE_cout[20]                                                Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[22]                         cycloneive_lcell_comb     cin         In      -         30.301      -         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[22]                         cycloneive_lcell_comb     combout     Out     0.000     30.301      -         
DEQUANTIZE[22]                                                     Net                       -           -       0.652     -           1         
demodulate_inst.demod_temp_RNO[22]                                 cycloneive_lcell_comb     datac       In      -         30.952      -         
demodulate_inst.demod_temp_RNO[22]                                 cycloneive_lcell_comb     combout     Out     0.429     31.381      -         
demod_temp_1_0_22__g4_0_2129_a2                                    Net                       -           -       0.000     -           1         
demodulate_inst.demod_temp[22]                                     dffeas                    d           In      -         31.381      -         
=================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 30.854 is 14.375(46.6%) logic and 16.479(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      26.226
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.753

    - Propagation time:                      30.768
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.628

    Number of logic level(s):                79
    Starting point:                          demodulate_inst.imag_prev[0] / q
    Ending point:                            demodulate_inst.demod_temp[22] / d
    The start point is clocked by            fm_radio_test|clock [rising] on pin clk
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clk

Instance / Net                                                                               Pin         Pin               Arrival     No. of    
Name                                                               Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.imag_prev[0]                                       dffeas                    q           Out     0.232     0.845       -         
imag_prev[0]                                                       Net                       -           -       0.887     -           32        
demodulate_inst.imag_prev_RNI30S_0[1]                              cycloneive_lcell_comb     datab       In      -         1.732       -         
demodulate_inst.imag_prev_RNI30S_0[1]                              cycloneive_lcell_comb     cout        Out     0.509     2.241       -         
imag_prev_RNI30S_0_cout[1]                                         Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIA4O1[2]                               cycloneive_lcell_comb     cin         In      -         2.241       -         
demodulate_inst.imag_prev_RNIA4O1[2]                               cycloneive_lcell_comb     cout        Out     0.066     2.307       -         
imag_prev_RNIA4O1_cout[2]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNILCK2[4]                               cycloneive_lcell_comb     cin         In      -         2.307       -         
demodulate_inst.imag_prev_RNILCK2[4]                               cycloneive_lcell_comb     cout        Out     0.066     2.373       -         
imag_prev_RNILCK2_cout[4]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI4PG3[6]                               cycloneive_lcell_comb     cin         In      -         2.373       -         
demodulate_inst.imag_prev_RNI4PG3[6]                               cycloneive_lcell_comb     cout        Out     0.066     2.439       -         
imag_prev_RNI4PG3_cout[6]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIN9D4[8]                               cycloneive_lcell_comb     cin         In      -         2.439       -         
demodulate_inst.imag_prev_RNIN9D4[8]                               cycloneive_lcell_comb     cout        Out     0.066     2.505       -         
imag_prev_RNIN9D4_cout[8]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNISO711[10]                             cycloneive_lcell_comb     cin         In      -         2.505       -         
demodulate_inst.imag_prev_RNISO711[10]                             cycloneive_lcell_comb     cout        Out     0.066     2.571       -         
imag_prev_RNISO711_cout[10]                                        Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI5C2U1[12]                             cycloneive_lcell_comb     cin         In      -         2.571       -         
demodulate_inst.imag_prev_RNI5C2U1[12]                             cycloneive_lcell_comb     cout        Out     0.066     2.637       -         
imag_prev_RNI5C2U1_cout[12]                                        Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNII3TQ2_0[14]                           cycloneive_lcell_comb     cin         In      -         2.637       -         
demodulate_inst.imag_prev_RNII3TQ2_0[14]                           cycloneive_lcell_comb     cout        Out     0.066     2.703       -         
imag_prev_RNII3TQ2_0_cout[14]                                      Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI3VNN3_0[16]                           cycloneive_lcell_comb     cin         In      -         2.703       -         
demodulate_inst.imag_prev_RNI3VNN3_0[16]                           cycloneive_lcell_comb     cout        Out     0.066     2.769       -         
imag_prev_RNI3VNN3_0_cout[16]                                      Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIOUIK4[18]                             cycloneive_lcell_comb     cin         In      -         2.769       -         
demodulate_inst.imag_prev_RNIOUIK4[18]                             cycloneive_lcell_comb     combout     Out     0.000     2.769       -         
imag_prev_RNIOUIK4_combout[18]                                     Net                       -           -       0.902     -           28        
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.a0_b[1]          cycloneive_lcell_comb     datab       In      -         3.671       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.a0_b[1]          cycloneive_lcell_comb     combout     Out     0.443     4.114       -         
a0_b_1[1]                                                          Net                       -           -       0.326     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add0      cycloneive_lcell_comb     datab       In      -         4.439       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add0      cycloneive_lcell_comb     cout        Out     0.509     4.948       -         
madd_0_carry_0_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add1      cycloneive_lcell_comb     cin         In      -         4.948       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add1      cycloneive_lcell_comb     cout        Out     0.066     5.014       -         
madd_0_carry_1_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add2      cycloneive_lcell_comb     cin         In      -         5.014       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add2      cycloneive_lcell_comb     combout     Out     0.000     5.014       -         
madd_0_add2_1                                                      Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add1      cycloneive_lcell_comb     datab       In      -         5.666       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add1      cycloneive_lcell_comb     cout        Out     0.509     6.175       -         
madd_7_carry_1_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add2      cycloneive_lcell_comb     cin         In      -         6.175       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add2      cycloneive_lcell_comb     cout        Out     0.066     6.241       -         
madd_7_carry_2_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add3      cycloneive_lcell_comb     cin         In      -         6.241       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add3      cycloneive_lcell_comb     cout        Out     0.066     6.307       -         
madd_7_carry_3_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add4      cycloneive_lcell_comb     cin         In      -         6.307       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add4      cycloneive_lcell_comb     cout        Out     0.066     6.373       -         
madd_7_carry_4_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add5      cycloneive_lcell_comb     cin         In      -         6.373       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add5      cycloneive_lcell_comb     cout        Out     0.066     6.439       -         
madd_7_carry_5_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add6      cycloneive_lcell_comb     cin         In      -         6.439       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add6      cycloneive_lcell_comb     cout        Out     0.066     6.505       -         
madd_7_carry_6_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add7      cycloneive_lcell_comb     cin         In      -         6.505       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add7      cycloneive_lcell_comb     cout        Out     0.066     6.571       -         
madd_7_carry_7_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add8      cycloneive_lcell_comb     cin         In      -         6.571       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add8      cycloneive_lcell_comb     cout        Out     0.066     6.637       -         
madd_7_carry_8_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add9      cycloneive_lcell_comb     cin         In      -         6.637       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add9      cycloneive_lcell_comb     combout     Out     0.000     6.637       -         
madd_7_add9_1                                                      Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add7     cycloneive_lcell_comb     datab       In      -         7.289       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add7     cycloneive_lcell_comb     cout        Out     0.509     7.798       -         
madd_11_carry_7_1                                                  Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add8     cycloneive_lcell_comb     cin         In      -         7.798       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add8     cycloneive_lcell_comb     cout        Out     0.066     7.864       -         
madd_11_carry_8_1                                                  Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add9     cycloneive_lcell_comb     cin         In      -         7.864       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add9     cycloneive_lcell_comb     combout     Out     0.000     7.864       -         
madd_11_add9_1                                                     Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_add5        cycloneive_lcell_comb     dataa       In      -         8.516       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_add5        cycloneive_lcell_comb     combout     Out     0.437     8.953       -         
madd_add5_6                                                        Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_a_0_add13                 cycloneive_lcell_comb     dataa       In      -         9.604       -         
demodulate_inst.neg_imag_prev_times_imag_a_0_add13                 cycloneive_lcell_comb     combout     Out     0.437     10.041      -         
neg_imag_prev_times_imag_a_0_add13                                 Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_a_add13                   cycloneive_lcell_comb     dataa       In      -         10.693      -         
demodulate_inst.neg_imag_prev_times_imag_a_add13                   cycloneive_lcell_comb     combout     Out     0.437     11.130      -         
neg_imag_prev_times_imag_a_add13                                   Net                       -           -       0.798     -           23        
demodulate_inst.DEQUANTIZE_8\.un163_DEQUANTIZE[31]                 cycloneive_lcell_comb     dataa       In      -         11.928      -         
demodulate_inst.DEQUANTIZE_8\.un163_DEQUANTIZE[31]                 cycloneive_lcell_comb     combout     Out     0.437     12.365      -         
un163_DEQUANTIZE[31]                                               Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE_63_1[21]                                cycloneive_lcell_comb     dataa       In      -         12.804      -         
demodulate_inst.DEQUANTIZE_63_1[21]                                cycloneive_lcell_comb     combout     Out     0.437     13.241      -         
DEQUANTIZE_63_1[21]                                                Net                       -           -       0.652     -           1         
demodulate_inst.un1_short_real\.un1_short_real_inv_m[21]           cycloneive_lcell_comb     datab       In      -         13.893      -         
demodulate_inst.un1_short_real\.un1_short_real_inv_m[21]           cycloneive_lcell_comb     combout     Out     0.443     14.336      -         
un1_short_real_inv_m[21]                                           Net                       -           -       0.326     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add21               cycloneive_lcell_comb     dataa       In      -         14.662      -         
demodulate_inst.un1_short_real\.un1_short_real_add21               cycloneive_lcell_comb     cout        Out     0.498     15.160      -         
un1_short_real_carry_21                                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add22               cycloneive_lcell_comb     cin         In      -         15.160      -         
demodulate_inst.un1_short_real\.un1_short_real_add22               cycloneive_lcell_comb     cout        Out     0.066     15.226      -         
un1_short_real_carry_22                                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add23               cycloneive_lcell_comb     cin         In      -         15.226      -         
demodulate_inst.un1_short_real\.un1_short_real_add23               cycloneive_lcell_comb     combout     Out     0.000     15.226      -         
un1_short_real_add23                                               Net                       -           -       1.558     -           76        
demodulate_inst.qarctan_inst.angle26_44                            cycloneive_lcell_comb     datad       In      -         16.784      -         
demodulate_inst.qarctan_inst.angle26_44                            cycloneive_lcell_comb     combout     Out     0.155     16.939      -         
angle26_44                                                         Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.angle26                               cycloneive_lcell_comb     datad       In      -         17.265      -         
demodulate_inst.qarctan_inst.angle26                               cycloneive_lcell_comb     combout     Out     0.155     17.420      -         
angle26_1z                                                         Net                       -           -       0.741     -           25        
demodulate_inst.qarctan_inst.angle_4[1]                            cycloneive_lcell_comb     datab       In      -         18.161      -         
demodulate_inst.qarctan_inst.angle_4[1]                            cycloneive_lcell_comb     combout     Out     0.443     18.604      -         
angle_4_0                                                          Net                       -           -       0.340     -           3         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[0]         cycloneive_lcell_comb     dataa       In      -         18.944      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[0]         cycloneive_lcell_comb     cout        Out     0.498     19.442      -         
un4_data_out_cout[0]                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[2]         cycloneive_lcell_comb     cin         In      -         19.442      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[2]         cycloneive_lcell_comb     combout     Out     0.000     19.442      -         
un4_data_out_combout_1                                             Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_v[2]                 cycloneive_lcell_comb     datad       In      -         20.094      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_v[2]                 cycloneive_lcell_comb     combout     Out     0.155     20.249      -         
un1_qarctan_gain_product_c_ml_v[2]                                 Net                       -           -       0.355     -           5         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add1             cycloneive_lcell_comb     datab       In      -         20.604      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add1             cycloneive_lcell_comb     cout        Out     0.509     21.113      -         
un1_qarctan_gain_product_c_ml_0_0_carry_1                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add2             cycloneive_lcell_comb     cin         In      -         21.113      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add2             cycloneive_lcell_comb     cout        Out     0.066     21.179      -         
un1_qarctan_gain_product_c_ml_0_0_carry_2                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add3             cycloneive_lcell_comb     cin         In      -         21.179      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add3             cycloneive_lcell_comb     cout        Out     0.066     21.245      -         
un1_qarctan_gain_product_c_ml_0_0_carry_3                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add4             cycloneive_lcell_comb     cin         In      -         21.245      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add4             cycloneive_lcell_comb     cout        Out     0.066     21.311      -         
un1_qarctan_gain_product_c_ml_0_0_carry_4                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add5             cycloneive_lcell_comb     cin         In      -         21.311      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add5             cycloneive_lcell_comb     cout        Out     0.066     21.377      -         
un1_qarctan_gain_product_c_ml_0_0_carry_5                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add6             cycloneive_lcell_comb     cin         In      -         21.377      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add6             cycloneive_lcell_comb     cout        Out     0.066     21.443      -         
un1_qarctan_gain_product_c_ml_0_0_carry_6                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add7             cycloneive_lcell_comb     cin         In      -         21.443      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add7             cycloneive_lcell_comb     cout        Out     0.066     21.509      -         
un1_qarctan_gain_product_c_ml_0_0_carry_7                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add8             cycloneive_lcell_comb     cin         In      -         21.509      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add8             cycloneive_lcell_comb     cout        Out     0.066     21.575      -         
un1_qarctan_gain_product_c_ml_0_0_carry_8                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add9             cycloneive_lcell_comb     cin         In      -         21.575      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add9             cycloneive_lcell_comb     cout        Out     0.066     21.641      -         
un1_qarctan_gain_product_c_ml_0_0_carry_9                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add10            cycloneive_lcell_comb     cin         In      -         21.641      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add10            cycloneive_lcell_comb     cout        Out     0.066     21.707      -         
un1_qarctan_gain_product_c_ml_0_0_carry_10                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add11            cycloneive_lcell_comb     cin         In      -         21.707      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add11            cycloneive_lcell_comb     cout        Out     0.066     21.773      -         
un1_qarctan_gain_product_c_ml_0_0_carry_11                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add12            cycloneive_lcell_comb     cin         In      -         21.773      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add12            cycloneive_lcell_comb     cout        Out     0.066     21.839      -         
un1_qarctan_gain_product_c_ml_0_0_carry_12                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add13            cycloneive_lcell_comb     cin         In      -         21.839      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add13            cycloneive_lcell_comb     cout        Out     0.066     21.905      -         
un1_qarctan_gain_product_c_ml_0_0_carry_13                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add14            cycloneive_lcell_comb     cin         In      -         21.905      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add14            cycloneive_lcell_comb     cout        Out     0.066     21.971      -         
un1_qarctan_gain_product_c_ml_0_0_carry_14                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add15            cycloneive_lcell_comb     cin         In      -         21.971      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add15            cycloneive_lcell_comb     cout        Out     0.066     22.037      -         
un1_qarctan_gain_product_c_ml_0_0_carry_15                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add16            cycloneive_lcell_comb     cin         In      -         22.037      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add16            cycloneive_lcell_comb     combout     Out     0.000     22.037      -         
un1_qarctan_gain_product_c_ml_0_0_add16                            Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add14            cycloneive_lcell_comb     datab       In      -         22.689      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add14            cycloneive_lcell_comb     cout        Out     0.509     23.198      -         
un1_qarctan_gain_product_c_ml_0_2_carry_14                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add15            cycloneive_lcell_comb     cin         In      -         23.198      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add15            cycloneive_lcell_comb     combout     Out     0.000     23.198      -         
un1_qarctan_gain_product_c_ml_0_2_add15                            Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10              cycloneive_lcell_comb     dataa       In      -         23.850      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10              cycloneive_lcell_comb     combout     Out     0.437     24.287      -         
un1_qarctan_gain_product_c_ml_0_add10                              Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10_RNI7TQ1      cycloneive_lcell_comb     datab       In      -         24.939      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10_RNI7TQ1      cycloneive_lcell_comb     cout        Out     0.509     25.448      -         
un1_qarctan_gain_product_c_a_0_carry_0                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIUUJ2[0]      cycloneive_lcell_comb     cin         In      -         25.448      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIUUJ2[0]      cycloneive_lcell_comb     cout        Out     0.066     25.514      -         
un1_qarctan_gain_product_c_a_0_carry_1                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIN2D3[1]      cycloneive_lcell_comb     cin         In      -         25.514      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIN2D3[1]      cycloneive_lcell_comb     cout        Out     0.066     25.580      -         
un1_qarctan_gain_product_c_a_0_carry_2                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI5MP3[3]      cycloneive_lcell_comb     cin         In      -         25.580      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI5MP3[3]      cycloneive_lcell_comb     cout        Out     0.066     25.646      -         
un1_qarctan_gain_product_c_a_0_carry_3                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI2UI4[3]      cycloneive_lcell_comb     cin         In      -         25.646      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI2UI4[3]      cycloneive_lcell_comb     cout        Out     0.066     25.712      -         
un1_qarctan_gain_product_c_a_0_carry_4                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI18C5[5]      cycloneive_lcell_comb     cin         In      -         25.712      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI18C5[5]      cycloneive_lcell_comb     cout        Out     0.066     25.778      -         
un1_qarctan_gain_product_c_a_0_carry_5                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIVG56[5]      cycloneive_lcell_comb     cin         In      -         25.778      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIVG56[5]      cycloneive_lcell_comb     cout        Out     0.066     25.844      -         
un1_qarctan_gain_product_c_a_0_carry_6                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIPLU6[0]      cycloneive_lcell_comb     cin         In      -         25.844      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIPLU6[0]      cycloneive_lcell_comb     cout        Out     0.066     25.910      -         
un1_qarctan_gain_product_c_a_0_carry_7                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIGNN7[0]      cycloneive_lcell_comb     cin         In      -         25.910      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIGNN7[0]      cycloneive_lcell_comb     cout        Out     0.066     25.976      -         
un1_qarctan_gain_product_c_a_0_carry_8                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIT948[2]      cycloneive_lcell_comb     cin         In      -         25.976      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIT948[2]      cycloneive_lcell_comb     cout        Out     0.066     26.042      -         
un1_qarctan_gain_product_c_a_0_carry_9                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIBTG8[3]      cycloneive_lcell_comb     cin         In      -         26.042      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIBTG8[3]      cycloneive_lcell_comb     cout        Out     0.066     26.108      -         
un1_qarctan_gain_product_c_a_0_carry_10                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIQHT8[4]      cycloneive_lcell_comb     cin         In      -         26.108      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIQHT8[4]      cycloneive_lcell_comb     cout        Out     0.066     26.174      -         
un1_qarctan_gain_product_c_a_0_carry_11                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI96A9[4]      cycloneive_lcell_comb     cin         In      -         26.174      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI96A9[4]      cycloneive_lcell_comb     combout     Out     0.000     26.174      -         
un1_qarctan_gain_product_c_a_0_add12                               Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNII9VI2[6]     cycloneive_lcell_comb     datab       In      -         26.825      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNII9VI2[6]     cycloneive_lcell_comb     combout     Out     0.443     27.268      -         
un1_qarctan_gain_product_c_a_2_add11                               Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI6337G[5]     cycloneive_lcell_comb     dataa       In      -         27.920      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI6337G[5]     cycloneive_lcell_comb     combout     Out     0.437     28.357      -         
un1_qarctan_gain_product_c_a_add9                                  Net                       -           -       0.569     -           24        
demodulate_inst.DEQUANTIZE_6\.un122_DEQUANTIZE[31]                 cycloneive_lcell_comb     dataa       In      -         28.927      -         
demodulate_inst.DEQUANTIZE_6\.un122_DEQUANTIZE[31]                 cycloneive_lcell_comb     combout     Out     0.437     29.364      -         
un122_DEQUANTIZE[31]                                               Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[20]                         cycloneive_lcell_comb     dataa       In      -         29.803      -         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[20]                         cycloneive_lcell_comb     cout        Out     0.498     30.301      -         
DEQUANTIZE_cout[20]                                                Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[22]                         cycloneive_lcell_comb     cin         In      -         30.301      -         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[22]                         cycloneive_lcell_comb     combout     Out     0.000     30.301      -         
DEQUANTIZE[22]                                                     Net                       -           -       0.652     -           1         
demodulate_inst.demod_temp_RNO[22]                                 cycloneive_lcell_comb     datac       In      -         30.952      -         
demodulate_inst.demod_temp_RNO[22]                                 cycloneive_lcell_comb     combout     Out     0.429     31.381      -         
demod_temp_1_0_22__g4_0_2129_a2                                    Net                       -           -       0.000     -           1         
demodulate_inst.demod_temp[22]                                     dffeas                    d           In      -         31.381      -         
=================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 30.854 is 14.375(46.6%) logic and 16.479(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      26.226
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.753

    - Propagation time:                      30.768
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.628

    Number of logic level(s):                79
    Starting point:                          demodulate_inst.imag_prev[0] / q
    Ending point:                            demodulate_inst.demod_temp[22] / d
    The start point is clocked by            fm_radio_test|clock [rising] on pin clk
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clk

Instance / Net                                                                               Pin         Pin               Arrival     No. of    
Name                                                               Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.imag_prev[0]                                       dffeas                    q           Out     0.232     0.845       -         
imag_prev[0]                                                       Net                       -           -       0.887     -           32        
demodulate_inst.imag_prev_RNI30S_0[1]                              cycloneive_lcell_comb     datab       In      -         1.732       -         
demodulate_inst.imag_prev_RNI30S_0[1]                              cycloneive_lcell_comb     cout        Out     0.509     2.241       -         
imag_prev_RNI30S_0_cout[1]                                         Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIA4O1[2]                               cycloneive_lcell_comb     cin         In      -         2.241       -         
demodulate_inst.imag_prev_RNIA4O1[2]                               cycloneive_lcell_comb     cout        Out     0.066     2.307       -         
imag_prev_RNIA4O1_cout[2]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNILCK2[4]                               cycloneive_lcell_comb     cin         In      -         2.307       -         
demodulate_inst.imag_prev_RNILCK2[4]                               cycloneive_lcell_comb     cout        Out     0.066     2.373       -         
imag_prev_RNILCK2_cout[4]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI4PG3[6]                               cycloneive_lcell_comb     cin         In      -         2.373       -         
demodulate_inst.imag_prev_RNI4PG3[6]                               cycloneive_lcell_comb     cout        Out     0.066     2.439       -         
imag_prev_RNI4PG3_cout[6]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIN9D4[8]                               cycloneive_lcell_comb     cin         In      -         2.439       -         
demodulate_inst.imag_prev_RNIN9D4[8]                               cycloneive_lcell_comb     cout        Out     0.066     2.505       -         
imag_prev_RNIN9D4_cout[8]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNISO711[10]                             cycloneive_lcell_comb     cin         In      -         2.505       -         
demodulate_inst.imag_prev_RNISO711[10]                             cycloneive_lcell_comb     cout        Out     0.066     2.571       -         
imag_prev_RNISO711_cout[10]                                        Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI5C2U1[12]                             cycloneive_lcell_comb     cin         In      -         2.571       -         
demodulate_inst.imag_prev_RNI5C2U1[12]                             cycloneive_lcell_comb     cout        Out     0.066     2.637       -         
imag_prev_RNI5C2U1_cout[12]                                        Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNII3TQ2_0[14]                           cycloneive_lcell_comb     cin         In      -         2.637       -         
demodulate_inst.imag_prev_RNII3TQ2_0[14]                           cycloneive_lcell_comb     cout        Out     0.066     2.703       -         
imag_prev_RNII3TQ2_0_cout[14]                                      Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI3VNN3_0[16]                           cycloneive_lcell_comb     cin         In      -         2.703       -         
demodulate_inst.imag_prev_RNI3VNN3_0[16]                           cycloneive_lcell_comb     cout        Out     0.066     2.769       -         
imag_prev_RNI3VNN3_0_cout[16]                                      Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIOUIK4[18]                             cycloneive_lcell_comb     cin         In      -         2.769       -         
demodulate_inst.imag_prev_RNIOUIK4[18]                             cycloneive_lcell_comb     combout     Out     0.000     2.769       -         
imag_prev_RNIOUIK4_combout[18]                                     Net                       -           -       0.902     -           28        
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.a0_b[1]          cycloneive_lcell_comb     datab       In      -         3.671       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.a0_b[1]          cycloneive_lcell_comb     combout     Out     0.443     4.114       -         
a0_b_1[1]                                                          Net                       -           -       0.326     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add0      cycloneive_lcell_comb     datab       In      -         4.439       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add0      cycloneive_lcell_comb     cout        Out     0.509     4.948       -         
madd_0_carry_0_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add1      cycloneive_lcell_comb     cin         In      -         4.948       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add1      cycloneive_lcell_comb     cout        Out     0.066     5.014       -         
madd_0_carry_1_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add2      cycloneive_lcell_comb     cin         In      -         5.014       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add2      cycloneive_lcell_comb     cout        Out     0.066     5.080       -         
madd_0_carry_2_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add3      cycloneive_lcell_comb     cin         In      -         5.080       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add3      cycloneive_lcell_comb     combout     Out     0.000     5.080       -         
madd_0_add3_1                                                      Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add2      cycloneive_lcell_comb     datab       In      -         5.732       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add2      cycloneive_lcell_comb     cout        Out     0.509     6.241       -         
madd_7_carry_2_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add3      cycloneive_lcell_comb     cin         In      -         6.241       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add3      cycloneive_lcell_comb     cout        Out     0.066     6.307       -         
madd_7_carry_3_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add4      cycloneive_lcell_comb     cin         In      -         6.307       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add4      cycloneive_lcell_comb     cout        Out     0.066     6.373       -         
madd_7_carry_4_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add5      cycloneive_lcell_comb     cin         In      -         6.373       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add5      cycloneive_lcell_comb     cout        Out     0.066     6.439       -         
madd_7_carry_5_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add6      cycloneive_lcell_comb     cin         In      -         6.439       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add6      cycloneive_lcell_comb     cout        Out     0.066     6.505       -         
madd_7_carry_6_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add7      cycloneive_lcell_comb     cin         In      -         6.505       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add7      cycloneive_lcell_comb     cout        Out     0.066     6.571       -         
madd_7_carry_7_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add8      cycloneive_lcell_comb     cin         In      -         6.571       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add8      cycloneive_lcell_comb     cout        Out     0.066     6.637       -         
madd_7_carry_8_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add9      cycloneive_lcell_comb     cin         In      -         6.637       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add9      cycloneive_lcell_comb     combout     Out     0.000     6.637       -         
madd_7_add9_1                                                      Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add7     cycloneive_lcell_comb     datab       In      -         7.289       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add7     cycloneive_lcell_comb     cout        Out     0.509     7.798       -         
madd_11_carry_7_1                                                  Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add8     cycloneive_lcell_comb     cin         In      -         7.798       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add8     cycloneive_lcell_comb     cout        Out     0.066     7.864       -         
madd_11_carry_8_1                                                  Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add9     cycloneive_lcell_comb     cin         In      -         7.864       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add9     cycloneive_lcell_comb     combout     Out     0.000     7.864       -         
madd_11_add9_1                                                     Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_add5        cycloneive_lcell_comb     dataa       In      -         8.516       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_add5        cycloneive_lcell_comb     combout     Out     0.437     8.953       -         
madd_add5_6                                                        Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_a_0_add13                 cycloneive_lcell_comb     dataa       In      -         9.604       -         
demodulate_inst.neg_imag_prev_times_imag_a_0_add13                 cycloneive_lcell_comb     combout     Out     0.437     10.041      -         
neg_imag_prev_times_imag_a_0_add13                                 Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_a_add13                   cycloneive_lcell_comb     dataa       In      -         10.693      -         
demodulate_inst.neg_imag_prev_times_imag_a_add13                   cycloneive_lcell_comb     combout     Out     0.437     11.130      -         
neg_imag_prev_times_imag_a_add13                                   Net                       -           -       0.798     -           23        
demodulate_inst.DEQUANTIZE_8\.un163_DEQUANTIZE[31]                 cycloneive_lcell_comb     dataa       In      -         11.928      -         
demodulate_inst.DEQUANTIZE_8\.un163_DEQUANTIZE[31]                 cycloneive_lcell_comb     combout     Out     0.437     12.365      -         
un163_DEQUANTIZE[31]                                               Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE_63_1[21]                                cycloneive_lcell_comb     dataa       In      -         12.804      -         
demodulate_inst.DEQUANTIZE_63_1[21]                                cycloneive_lcell_comb     combout     Out     0.437     13.241      -         
DEQUANTIZE_63_1[21]                                                Net                       -           -       0.652     -           1         
demodulate_inst.un1_short_real\.un1_short_real_inv_m[21]           cycloneive_lcell_comb     datab       In      -         13.893      -         
demodulate_inst.un1_short_real\.un1_short_real_inv_m[21]           cycloneive_lcell_comb     combout     Out     0.443     14.336      -         
un1_short_real_inv_m[21]                                           Net                       -           -       0.326     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add21               cycloneive_lcell_comb     dataa       In      -         14.662      -         
demodulate_inst.un1_short_real\.un1_short_real_add21               cycloneive_lcell_comb     cout        Out     0.498     15.160      -         
un1_short_real_carry_21                                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add22               cycloneive_lcell_comb     cin         In      -         15.160      -         
demodulate_inst.un1_short_real\.un1_short_real_add22               cycloneive_lcell_comb     cout        Out     0.066     15.226      -         
un1_short_real_carry_22                                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add23               cycloneive_lcell_comb     cin         In      -         15.226      -         
demodulate_inst.un1_short_real\.un1_short_real_add23               cycloneive_lcell_comb     combout     Out     0.000     15.226      -         
un1_short_real_add23                                               Net                       -           -       1.558     -           76        
demodulate_inst.qarctan_inst.angle26_44                            cycloneive_lcell_comb     datad       In      -         16.784      -         
demodulate_inst.qarctan_inst.angle26_44                            cycloneive_lcell_comb     combout     Out     0.155     16.939      -         
angle26_44                                                         Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.angle26                               cycloneive_lcell_comb     datad       In      -         17.265      -         
demodulate_inst.qarctan_inst.angle26                               cycloneive_lcell_comb     combout     Out     0.155     17.420      -         
angle26_1z                                                         Net                       -           -       0.741     -           25        
demodulate_inst.qarctan_inst.angle_4[1]                            cycloneive_lcell_comb     datab       In      -         18.161      -         
demodulate_inst.qarctan_inst.angle_4[1]                            cycloneive_lcell_comb     combout     Out     0.443     18.604      -         
angle_4_0                                                          Net                       -           -       0.340     -           3         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[0]         cycloneive_lcell_comb     dataa       In      -         18.944      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[0]         cycloneive_lcell_comb     cout        Out     0.498     19.442      -         
un4_data_out_cout[0]                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[2]         cycloneive_lcell_comb     cin         In      -         19.442      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[2]         cycloneive_lcell_comb     combout     Out     0.000     19.442      -         
un4_data_out_combout_1                                             Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_v[2]                 cycloneive_lcell_comb     datad       In      -         20.094      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_v[2]                 cycloneive_lcell_comb     combout     Out     0.155     20.249      -         
un1_qarctan_gain_product_c_ml_v[2]                                 Net                       -           -       0.355     -           5         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add1             cycloneive_lcell_comb     datab       In      -         20.604      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add1             cycloneive_lcell_comb     cout        Out     0.509     21.113      -         
un1_qarctan_gain_product_c_ml_0_0_carry_1                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add2             cycloneive_lcell_comb     cin         In      -         21.113      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add2             cycloneive_lcell_comb     cout        Out     0.066     21.179      -         
un1_qarctan_gain_product_c_ml_0_0_carry_2                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add3             cycloneive_lcell_comb     cin         In      -         21.179      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add3             cycloneive_lcell_comb     cout        Out     0.066     21.245      -         
un1_qarctan_gain_product_c_ml_0_0_carry_3                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add4             cycloneive_lcell_comb     cin         In      -         21.245      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add4             cycloneive_lcell_comb     cout        Out     0.066     21.311      -         
un1_qarctan_gain_product_c_ml_0_0_carry_4                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add5             cycloneive_lcell_comb     cin         In      -         21.311      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add5             cycloneive_lcell_comb     cout        Out     0.066     21.377      -         
un1_qarctan_gain_product_c_ml_0_0_carry_5                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add6             cycloneive_lcell_comb     cin         In      -         21.377      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add6             cycloneive_lcell_comb     cout        Out     0.066     21.443      -         
un1_qarctan_gain_product_c_ml_0_0_carry_6                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add7             cycloneive_lcell_comb     cin         In      -         21.443      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add7             cycloneive_lcell_comb     cout        Out     0.066     21.509      -         
un1_qarctan_gain_product_c_ml_0_0_carry_7                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add8             cycloneive_lcell_comb     cin         In      -         21.509      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add8             cycloneive_lcell_comb     cout        Out     0.066     21.575      -         
un1_qarctan_gain_product_c_ml_0_0_carry_8                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add9             cycloneive_lcell_comb     cin         In      -         21.575      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add9             cycloneive_lcell_comb     cout        Out     0.066     21.641      -         
un1_qarctan_gain_product_c_ml_0_0_carry_9                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add10            cycloneive_lcell_comb     cin         In      -         21.641      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add10            cycloneive_lcell_comb     cout        Out     0.066     21.707      -         
un1_qarctan_gain_product_c_ml_0_0_carry_10                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add11            cycloneive_lcell_comb     cin         In      -         21.707      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add11            cycloneive_lcell_comb     cout        Out     0.066     21.773      -         
un1_qarctan_gain_product_c_ml_0_0_carry_11                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add12            cycloneive_lcell_comb     cin         In      -         21.773      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add12            cycloneive_lcell_comb     cout        Out     0.066     21.839      -         
un1_qarctan_gain_product_c_ml_0_0_carry_12                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add13            cycloneive_lcell_comb     cin         In      -         21.839      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add13            cycloneive_lcell_comb     cout        Out     0.066     21.905      -         
un1_qarctan_gain_product_c_ml_0_0_carry_13                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add14            cycloneive_lcell_comb     cin         In      -         21.905      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add14            cycloneive_lcell_comb     cout        Out     0.066     21.971      -         
un1_qarctan_gain_product_c_ml_0_0_carry_14                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add15            cycloneive_lcell_comb     cin         In      -         21.971      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add15            cycloneive_lcell_comb     cout        Out     0.066     22.037      -         
un1_qarctan_gain_product_c_ml_0_0_carry_15                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add16            cycloneive_lcell_comb     cin         In      -         22.037      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add16            cycloneive_lcell_comb     combout     Out     0.000     22.037      -         
un1_qarctan_gain_product_c_ml_0_0_add16                            Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add14            cycloneive_lcell_comb     datab       In      -         22.689      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add14            cycloneive_lcell_comb     cout        Out     0.509     23.198      -         
un1_qarctan_gain_product_c_ml_0_2_carry_14                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add15            cycloneive_lcell_comb     cin         In      -         23.198      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add15            cycloneive_lcell_comb     combout     Out     0.000     23.198      -         
un1_qarctan_gain_product_c_ml_0_2_add15                            Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10              cycloneive_lcell_comb     dataa       In      -         23.850      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10              cycloneive_lcell_comb     combout     Out     0.437     24.287      -         
un1_qarctan_gain_product_c_ml_0_add10                              Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10_RNI7TQ1      cycloneive_lcell_comb     datab       In      -         24.939      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10_RNI7TQ1      cycloneive_lcell_comb     cout        Out     0.509     25.448      -         
un1_qarctan_gain_product_c_a_0_carry_0                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIUUJ2[0]      cycloneive_lcell_comb     cin         In      -         25.448      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIUUJ2[0]      cycloneive_lcell_comb     cout        Out     0.066     25.514      -         
un1_qarctan_gain_product_c_a_0_carry_1                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIN2D3[1]      cycloneive_lcell_comb     cin         In      -         25.514      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIN2D3[1]      cycloneive_lcell_comb     cout        Out     0.066     25.580      -         
un1_qarctan_gain_product_c_a_0_carry_2                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI5MP3[3]      cycloneive_lcell_comb     cin         In      -         25.580      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI5MP3[3]      cycloneive_lcell_comb     cout        Out     0.066     25.646      -         
un1_qarctan_gain_product_c_a_0_carry_3                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI2UI4[3]      cycloneive_lcell_comb     cin         In      -         25.646      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI2UI4[3]      cycloneive_lcell_comb     cout        Out     0.066     25.712      -         
un1_qarctan_gain_product_c_a_0_carry_4                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI18C5[5]      cycloneive_lcell_comb     cin         In      -         25.712      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI18C5[5]      cycloneive_lcell_comb     cout        Out     0.066     25.778      -         
un1_qarctan_gain_product_c_a_0_carry_5                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIVG56[5]      cycloneive_lcell_comb     cin         In      -         25.778      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIVG56[5]      cycloneive_lcell_comb     cout        Out     0.066     25.844      -         
un1_qarctan_gain_product_c_a_0_carry_6                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIPLU6[0]      cycloneive_lcell_comb     cin         In      -         25.844      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIPLU6[0]      cycloneive_lcell_comb     cout        Out     0.066     25.910      -         
un1_qarctan_gain_product_c_a_0_carry_7                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIGNN7[0]      cycloneive_lcell_comb     cin         In      -         25.910      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIGNN7[0]      cycloneive_lcell_comb     cout        Out     0.066     25.976      -         
un1_qarctan_gain_product_c_a_0_carry_8                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIT948[2]      cycloneive_lcell_comb     cin         In      -         25.976      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIT948[2]      cycloneive_lcell_comb     cout        Out     0.066     26.042      -         
un1_qarctan_gain_product_c_a_0_carry_9                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIBTG8[3]      cycloneive_lcell_comb     cin         In      -         26.042      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIBTG8[3]      cycloneive_lcell_comb     cout        Out     0.066     26.108      -         
un1_qarctan_gain_product_c_a_0_carry_10                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIQHT8[4]      cycloneive_lcell_comb     cin         In      -         26.108      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIQHT8[4]      cycloneive_lcell_comb     cout        Out     0.066     26.174      -         
un1_qarctan_gain_product_c_a_0_carry_11                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI96A9[4]      cycloneive_lcell_comb     cin         In      -         26.174      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI96A9[4]      cycloneive_lcell_comb     combout     Out     0.000     26.174      -         
un1_qarctan_gain_product_c_a_0_add12                               Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNII9VI2[6]     cycloneive_lcell_comb     datab       In      -         26.825      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNII9VI2[6]     cycloneive_lcell_comb     combout     Out     0.443     27.268      -         
un1_qarctan_gain_product_c_a_2_add11                               Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI6337G[5]     cycloneive_lcell_comb     dataa       In      -         27.920      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI6337G[5]     cycloneive_lcell_comb     combout     Out     0.437     28.357      -         
un1_qarctan_gain_product_c_a_add9                                  Net                       -           -       0.569     -           24        
demodulate_inst.DEQUANTIZE_6\.un122_DEQUANTIZE[31]                 cycloneive_lcell_comb     dataa       In      -         28.927      -         
demodulate_inst.DEQUANTIZE_6\.un122_DEQUANTIZE[31]                 cycloneive_lcell_comb     combout     Out     0.437     29.364      -         
un122_DEQUANTIZE[31]                                               Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[20]                         cycloneive_lcell_comb     dataa       In      -         29.803      -         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[20]                         cycloneive_lcell_comb     cout        Out     0.498     30.301      -         
DEQUANTIZE_cout[20]                                                Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[22]                         cycloneive_lcell_comb     cin         In      -         30.301      -         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[22]                         cycloneive_lcell_comb     combout     Out     0.000     30.301      -         
DEQUANTIZE[22]                                                     Net                       -           -       0.652     -           1         
demodulate_inst.demod_temp_RNO[22]                                 cycloneive_lcell_comb     datac       In      -         30.952      -         
demodulate_inst.demod_temp_RNO[22]                                 cycloneive_lcell_comb     combout     Out     0.429     31.381      -         
demod_temp_1_0_22__g4_0_2129_a2                                    Net                       -           -       0.000     -           1         
demodulate_inst.demod_temp[22]                                     dffeas                    d           In      -         31.381      -         
=================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 30.854 is 14.375(46.6%) logic and 16.479(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      26.226
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.753

    - Propagation time:                      30.768
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.628

    Number of logic level(s):                79
    Starting point:                          demodulate_inst.imag_prev[0] / q
    Ending point:                            demodulate_inst.demod_temp[22] / d
    The start point is clocked by            fm_radio_test|clock [rising] on pin clk
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clk

Instance / Net                                                                               Pin         Pin               Arrival     No. of    
Name                                                               Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.imag_prev[0]                                       dffeas                    q           Out     0.232     0.845       -         
imag_prev[0]                                                       Net                       -           -       0.887     -           32        
demodulate_inst.imag_prev_RNI30S_0[1]                              cycloneive_lcell_comb     datab       In      -         1.732       -         
demodulate_inst.imag_prev_RNI30S_0[1]                              cycloneive_lcell_comb     cout        Out     0.509     2.241       -         
imag_prev_RNI30S_0_cout[1]                                         Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIA4O1[2]                               cycloneive_lcell_comb     cin         In      -         2.241       -         
demodulate_inst.imag_prev_RNIA4O1[2]                               cycloneive_lcell_comb     cout        Out     0.066     2.307       -         
imag_prev_RNIA4O1_cout[2]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNILCK2[4]                               cycloneive_lcell_comb     cin         In      -         2.307       -         
demodulate_inst.imag_prev_RNILCK2[4]                               cycloneive_lcell_comb     cout        Out     0.066     2.373       -         
imag_prev_RNILCK2_cout[4]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI4PG3[6]                               cycloneive_lcell_comb     cin         In      -         2.373       -         
demodulate_inst.imag_prev_RNI4PG3[6]                               cycloneive_lcell_comb     cout        Out     0.066     2.439       -         
imag_prev_RNI4PG3_cout[6]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIN9D4[8]                               cycloneive_lcell_comb     cin         In      -         2.439       -         
demodulate_inst.imag_prev_RNIN9D4[8]                               cycloneive_lcell_comb     cout        Out     0.066     2.505       -         
imag_prev_RNIN9D4_cout[8]                                          Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNISO711[10]                             cycloneive_lcell_comb     cin         In      -         2.505       -         
demodulate_inst.imag_prev_RNISO711[10]                             cycloneive_lcell_comb     cout        Out     0.066     2.571       -         
imag_prev_RNISO711_cout[10]                                        Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI5C2U1[12]                             cycloneive_lcell_comb     cin         In      -         2.571       -         
demodulate_inst.imag_prev_RNI5C2U1[12]                             cycloneive_lcell_comb     cout        Out     0.066     2.637       -         
imag_prev_RNI5C2U1_cout[12]                                        Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNII3TQ2_0[14]                           cycloneive_lcell_comb     cin         In      -         2.637       -         
demodulate_inst.imag_prev_RNII3TQ2_0[14]                           cycloneive_lcell_comb     cout        Out     0.066     2.703       -         
imag_prev_RNII3TQ2_0_cout[14]                                      Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNI3VNN3_0[16]                           cycloneive_lcell_comb     cin         In      -         2.703       -         
demodulate_inst.imag_prev_RNI3VNN3_0[16]                           cycloneive_lcell_comb     cout        Out     0.066     2.769       -         
imag_prev_RNI3VNN3_0_cout[16]                                      Net                       -           -       0.000     -           1         
demodulate_inst.imag_prev_RNIOUIK4[18]                             cycloneive_lcell_comb     cin         In      -         2.769       -         
demodulate_inst.imag_prev_RNIOUIK4[18]                             cycloneive_lcell_comb     combout     Out     0.000     2.769       -         
imag_prev_RNIOUIK4_combout[18]                                     Net                       -           -       0.902     -           28        
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.a0_b[1]          cycloneive_lcell_comb     datab       In      -         3.671       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.a0_b[1]          cycloneive_lcell_comb     combout     Out     0.443     4.114       -         
a0_b_1[1]                                                          Net                       -           -       0.326     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add0      cycloneive_lcell_comb     datab       In      -         4.439       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add0      cycloneive_lcell_comb     cout        Out     0.509     4.948       -         
madd_0_carry_0_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add1      cycloneive_lcell_comb     cin         In      -         4.948       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add1      cycloneive_lcell_comb     cout        Out     0.066     5.014       -         
madd_0_carry_1_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add2      cycloneive_lcell_comb     cin         In      -         5.014       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add2      cycloneive_lcell_comb     cout        Out     0.066     5.080       -         
madd_0_carry_2_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add3      cycloneive_lcell_comb     cin         In      -         5.080       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add3      cycloneive_lcell_comb     cout        Out     0.066     5.146       -         
madd_0_carry_3_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add4      cycloneive_lcell_comb     cin         In      -         5.146       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_0_add4      cycloneive_lcell_comb     combout     Out     0.000     5.146       -         
madd_0_add4_1                                                      Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add3      cycloneive_lcell_comb     datab       In      -         5.798       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add3      cycloneive_lcell_comb     cout        Out     0.509     6.307       -         
madd_7_carry_3_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add4      cycloneive_lcell_comb     cin         In      -         6.307       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add4      cycloneive_lcell_comb     cout        Out     0.066     6.373       -         
madd_7_carry_4_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add5      cycloneive_lcell_comb     cin         In      -         6.373       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add5      cycloneive_lcell_comb     cout        Out     0.066     6.439       -         
madd_7_carry_5_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add6      cycloneive_lcell_comb     cin         In      -         6.439       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add6      cycloneive_lcell_comb     cout        Out     0.066     6.505       -         
madd_7_carry_6_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add7      cycloneive_lcell_comb     cin         In      -         6.505       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add7      cycloneive_lcell_comb     cout        Out     0.066     6.571       -         
madd_7_carry_7_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add8      cycloneive_lcell_comb     cin         In      -         6.571       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add8      cycloneive_lcell_comb     cout        Out     0.066     6.637       -         
madd_7_carry_8_1                                                   Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add9      cycloneive_lcell_comb     cin         In      -         6.637       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_7_add9      cycloneive_lcell_comb     combout     Out     0.000     6.637       -         
madd_7_add9_1                                                      Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add7     cycloneive_lcell_comb     datab       In      -         7.289       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add7     cycloneive_lcell_comb     cout        Out     0.509     7.798       -         
madd_11_carry_7_1                                                  Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add8     cycloneive_lcell_comb     cin         In      -         7.798       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add8     cycloneive_lcell_comb     cout        Out     0.066     7.864       -         
madd_11_carry_8_1                                                  Net                       -           -       0.000     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add9     cycloneive_lcell_comb     cin         In      -         7.864       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_11_add9     cycloneive_lcell_comb     combout     Out     0.000     7.864       -         
madd_11_add9_1                                                     Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_add5        cycloneive_lcell_comb     dataa       In      -         8.516       -         
demodulate_inst.neg_imag_prev_times_imag_ml_mu_mu.madd_add5        cycloneive_lcell_comb     combout     Out     0.437     8.953       -         
madd_add5_6                                                        Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_a_0_add13                 cycloneive_lcell_comb     dataa       In      -         9.604       -         
demodulate_inst.neg_imag_prev_times_imag_a_0_add13                 cycloneive_lcell_comb     combout     Out     0.437     10.041      -         
neg_imag_prev_times_imag_a_0_add13                                 Net                       -           -       0.652     -           1         
demodulate_inst.neg_imag_prev_times_imag_a_add13                   cycloneive_lcell_comb     dataa       In      -         10.693      -         
demodulate_inst.neg_imag_prev_times_imag_a_add13                   cycloneive_lcell_comb     combout     Out     0.437     11.130      -         
neg_imag_prev_times_imag_a_add13                                   Net                       -           -       0.798     -           23        
demodulate_inst.DEQUANTIZE_8\.un163_DEQUANTIZE[31]                 cycloneive_lcell_comb     dataa       In      -         11.928      -         
demodulate_inst.DEQUANTIZE_8\.un163_DEQUANTIZE[31]                 cycloneive_lcell_comb     combout     Out     0.437     12.365      -         
un163_DEQUANTIZE[31]                                               Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE_63_1[21]                                cycloneive_lcell_comb     dataa       In      -         12.804      -         
demodulate_inst.DEQUANTIZE_63_1[21]                                cycloneive_lcell_comb     combout     Out     0.437     13.241      -         
DEQUANTIZE_63_1[21]                                                Net                       -           -       0.652     -           1         
demodulate_inst.un1_short_real\.un1_short_real_inv_m[21]           cycloneive_lcell_comb     datab       In      -         13.893      -         
demodulate_inst.un1_short_real\.un1_short_real_inv_m[21]           cycloneive_lcell_comb     combout     Out     0.443     14.336      -         
un1_short_real_inv_m[21]                                           Net                       -           -       0.326     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add21               cycloneive_lcell_comb     dataa       In      -         14.662      -         
demodulate_inst.un1_short_real\.un1_short_real_add21               cycloneive_lcell_comb     cout        Out     0.498     15.160      -         
un1_short_real_carry_21                                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add22               cycloneive_lcell_comb     cin         In      -         15.160      -         
demodulate_inst.un1_short_real\.un1_short_real_add22               cycloneive_lcell_comb     cout        Out     0.066     15.226      -         
un1_short_real_carry_22                                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_short_real\.un1_short_real_add23               cycloneive_lcell_comb     cin         In      -         15.226      -         
demodulate_inst.un1_short_real\.un1_short_real_add23               cycloneive_lcell_comb     combout     Out     0.000     15.226      -         
un1_short_real_add23                                               Net                       -           -       1.558     -           76        
demodulate_inst.qarctan_inst.angle26_44                            cycloneive_lcell_comb     datad       In      -         16.784      -         
demodulate_inst.qarctan_inst.angle26_44                            cycloneive_lcell_comb     combout     Out     0.155     16.939      -         
angle26_44                                                         Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.angle26                               cycloneive_lcell_comb     datad       In      -         17.265      -         
demodulate_inst.qarctan_inst.angle26                               cycloneive_lcell_comb     combout     Out     0.155     17.420      -         
angle26_1z                                                         Net                       -           -       0.741     -           25        
demodulate_inst.qarctan_inst.angle_4[1]                            cycloneive_lcell_comb     datab       In      -         18.161      -         
demodulate_inst.qarctan_inst.angle_4[1]                            cycloneive_lcell_comb     combout     Out     0.443     18.604      -         
angle_4_0                                                          Net                       -           -       0.340     -           3         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[0]         cycloneive_lcell_comb     dataa       In      -         18.944      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[0]         cycloneive_lcell_comb     cout        Out     0.498     19.442      -         
un4_data_out_cout[0]                                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[2]         cycloneive_lcell_comb     cin         In      -         19.442      -         
demodulate_inst.qarctan_inst.un4_data_out\.un4_data_out[2]         cycloneive_lcell_comb     combout     Out     0.000     19.442      -         
un4_data_out_combout_1                                             Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_v[2]                 cycloneive_lcell_comb     datad       In      -         20.094      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_v[2]                 cycloneive_lcell_comb     combout     Out     0.155     20.249      -         
un1_qarctan_gain_product_c_ml_v[2]                                 Net                       -           -       0.355     -           5         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add1             cycloneive_lcell_comb     datab       In      -         20.604      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add1             cycloneive_lcell_comb     cout        Out     0.509     21.113      -         
un1_qarctan_gain_product_c_ml_0_0_carry_1                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add2             cycloneive_lcell_comb     cin         In      -         21.113      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add2             cycloneive_lcell_comb     cout        Out     0.066     21.179      -         
un1_qarctan_gain_product_c_ml_0_0_carry_2                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add3             cycloneive_lcell_comb     cin         In      -         21.179      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add3             cycloneive_lcell_comb     cout        Out     0.066     21.245      -         
un1_qarctan_gain_product_c_ml_0_0_carry_3                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add4             cycloneive_lcell_comb     cin         In      -         21.245      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add4             cycloneive_lcell_comb     cout        Out     0.066     21.311      -         
un1_qarctan_gain_product_c_ml_0_0_carry_4                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add5             cycloneive_lcell_comb     cin         In      -         21.311      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add5             cycloneive_lcell_comb     cout        Out     0.066     21.377      -         
un1_qarctan_gain_product_c_ml_0_0_carry_5                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add6             cycloneive_lcell_comb     cin         In      -         21.377      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add6             cycloneive_lcell_comb     cout        Out     0.066     21.443      -         
un1_qarctan_gain_product_c_ml_0_0_carry_6                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add7             cycloneive_lcell_comb     cin         In      -         21.443      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add7             cycloneive_lcell_comb     cout        Out     0.066     21.509      -         
un1_qarctan_gain_product_c_ml_0_0_carry_7                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add8             cycloneive_lcell_comb     cin         In      -         21.509      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add8             cycloneive_lcell_comb     cout        Out     0.066     21.575      -         
un1_qarctan_gain_product_c_ml_0_0_carry_8                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add9             cycloneive_lcell_comb     cin         In      -         21.575      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add9             cycloneive_lcell_comb     cout        Out     0.066     21.641      -         
un1_qarctan_gain_product_c_ml_0_0_carry_9                          Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add10            cycloneive_lcell_comb     cin         In      -         21.641      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add10            cycloneive_lcell_comb     cout        Out     0.066     21.707      -         
un1_qarctan_gain_product_c_ml_0_0_carry_10                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add11            cycloneive_lcell_comb     cin         In      -         21.707      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add11            cycloneive_lcell_comb     cout        Out     0.066     21.773      -         
un1_qarctan_gain_product_c_ml_0_0_carry_11                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add12            cycloneive_lcell_comb     cin         In      -         21.773      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add12            cycloneive_lcell_comb     cout        Out     0.066     21.839      -         
un1_qarctan_gain_product_c_ml_0_0_carry_12                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add13            cycloneive_lcell_comb     cin         In      -         21.839      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add13            cycloneive_lcell_comb     cout        Out     0.066     21.905      -         
un1_qarctan_gain_product_c_ml_0_0_carry_13                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add14            cycloneive_lcell_comb     cin         In      -         21.905      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add14            cycloneive_lcell_comb     cout        Out     0.066     21.971      -         
un1_qarctan_gain_product_c_ml_0_0_carry_14                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add15            cycloneive_lcell_comb     cin         In      -         21.971      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add15            cycloneive_lcell_comb     cout        Out     0.066     22.037      -         
un1_qarctan_gain_product_c_ml_0_0_carry_15                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add16            cycloneive_lcell_comb     cin         In      -         22.037      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_0_add16            cycloneive_lcell_comb     combout     Out     0.000     22.037      -         
un1_qarctan_gain_product_c_ml_0_0_add16                            Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add14            cycloneive_lcell_comb     datab       In      -         22.689      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add14            cycloneive_lcell_comb     cout        Out     0.509     23.198      -         
un1_qarctan_gain_product_c_ml_0_2_carry_14                         Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add15            cycloneive_lcell_comb     cin         In      -         23.198      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_2_add15            cycloneive_lcell_comb     combout     Out     0.000     23.198      -         
un1_qarctan_gain_product_c_ml_0_2_add15                            Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10              cycloneive_lcell_comb     dataa       In      -         23.850      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10              cycloneive_lcell_comb     combout     Out     0.437     24.287      -         
un1_qarctan_gain_product_c_ml_0_add10                              Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10_RNI7TQ1      cycloneive_lcell_comb     datab       In      -         24.939      -         
demodulate_inst.un1_qarctan_gain_product_c_ml_0_add10_RNI7TQ1      cycloneive_lcell_comb     cout        Out     0.509     25.448      -         
un1_qarctan_gain_product_c_a_0_carry_0                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIUUJ2[0]      cycloneive_lcell_comb     cin         In      -         25.448      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIUUJ2[0]      cycloneive_lcell_comb     cout        Out     0.066     25.514      -         
un1_qarctan_gain_product_c_a_0_carry_1                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIN2D3[1]      cycloneive_lcell_comb     cin         In      -         25.514      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIN2D3[1]      cycloneive_lcell_comb     cout        Out     0.066     25.580      -         
un1_qarctan_gain_product_c_a_0_carry_2                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI5MP3[3]      cycloneive_lcell_comb     cin         In      -         25.580      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI5MP3[3]      cycloneive_lcell_comb     cout        Out     0.066     25.646      -         
un1_qarctan_gain_product_c_a_0_carry_3                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI2UI4[3]      cycloneive_lcell_comb     cin         In      -         25.646      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI2UI4[3]      cycloneive_lcell_comb     cout        Out     0.066     25.712      -         
un1_qarctan_gain_product_c_a_0_carry_4                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI18C5[5]      cycloneive_lcell_comb     cin         In      -         25.712      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI18C5[5]      cycloneive_lcell_comb     cout        Out     0.066     25.778      -         
un1_qarctan_gain_product_c_a_0_carry_5                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIVG56[5]      cycloneive_lcell_comb     cin         In      -         25.778      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIVG56[5]      cycloneive_lcell_comb     cout        Out     0.066     25.844      -         
un1_qarctan_gain_product_c_a_0_carry_6                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIPLU6[0]      cycloneive_lcell_comb     cin         In      -         25.844      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIPLU6[0]      cycloneive_lcell_comb     cout        Out     0.066     25.910      -         
un1_qarctan_gain_product_c_a_0_carry_7                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIGNN7[0]      cycloneive_lcell_comb     cin         In      -         25.910      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIGNN7[0]      cycloneive_lcell_comb     cout        Out     0.066     25.976      -         
un1_qarctan_gain_product_c_a_0_carry_8                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIT948[2]      cycloneive_lcell_comb     cin         In      -         25.976      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIT948[2]      cycloneive_lcell_comb     cout        Out     0.066     26.042      -         
un1_qarctan_gain_product_c_a_0_carry_9                             Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIBTG8[3]      cycloneive_lcell_comb     cin         In      -         26.042      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIBTG8[3]      cycloneive_lcell_comb     cout        Out     0.066     26.108      -         
un1_qarctan_gain_product_c_a_0_carry_10                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIQHT8[4]      cycloneive_lcell_comb     cin         In      -         26.108      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNIQHT8[4]      cycloneive_lcell_comb     cout        Out     0.066     26.174      -         
un1_qarctan_gain_product_c_a_0_carry_11                            Net                       -           -       0.000     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI96A9[4]      cycloneive_lcell_comb     cin         In      -         26.174      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI96A9[4]      cycloneive_lcell_comb     combout     Out     0.000     26.174      -         
un1_qarctan_gain_product_c_a_0_add12                               Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNII9VI2[6]     cycloneive_lcell_comb     datab       In      -         26.825      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNII9VI2[6]     cycloneive_lcell_comb     combout     Out     0.443     27.268      -         
un1_qarctan_gain_product_c_a_2_add11                               Net                       -           -       0.652     -           1         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI6337G[5]     cycloneive_lcell_comb     dataa       In      -         27.920      -         
demodulate_inst.un1_qarctan_gain_product_c_mu_mu_v_RNI6337G[5]     cycloneive_lcell_comb     combout     Out     0.437     28.357      -         
un1_qarctan_gain_product_c_a_add9                                  Net                       -           -       0.569     -           24        
demodulate_inst.DEQUANTIZE_6\.un122_DEQUANTIZE[31]                 cycloneive_lcell_comb     dataa       In      -         28.927      -         
demodulate_inst.DEQUANTIZE_6\.un122_DEQUANTIZE[31]                 cycloneive_lcell_comb     combout     Out     0.437     29.364      -         
un122_DEQUANTIZE[31]                                               Net                       -           -       0.439     -           3         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[20]                         cycloneive_lcell_comb     dataa       In      -         29.803      -         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[20]                         cycloneive_lcell_comb     cout        Out     0.498     30.301      -         
DEQUANTIZE_cout[20]                                                Net                       -           -       0.000     -           1         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[22]                         cycloneive_lcell_comb     cin         In      -         30.301      -         
demodulate_inst.DEQUANTIZE\.DEQUANTIZE[22]                         cycloneive_lcell_comb     combout     Out     0.000     30.301      -         
DEQUANTIZE[22]                                                     Net                       -           -       0.652     -           1         
demodulate_inst.demod_temp_RNO[22]                                 cycloneive_lcell_comb     datac       In      -         30.952      -         
demodulate_inst.demod_temp_RNO[22]                                 cycloneive_lcell_comb     combout     Out     0.429     31.381      -         
demod_temp_1_0_22__g4_0_2129_a2                                    Net                       -           -       0.000     -           1         
demodulate_inst.demod_temp[22]                                     dffeas                    d           In      -         31.381      -         
=================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 30.854 is 14.375(46.6%) logic and 16.479(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: gain_32s_10s_0|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                     Arrival           
Instance                     Reference                                 Type            Pin      Net                       Time        Slack 
                             Clock                                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
right_gain_inst.dout[26]     gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_26     0.845       25.974
right_gain_inst.dout[0]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_0      0.845       26.004
right_gain_inst.dout[4]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_4      0.845       26.026
right_gain_inst.dout[5]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_5      0.845       26.026
right_gain_inst.dout[6]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_6      0.845       26.026
right_gain_inst.dout[7]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_7      0.845       26.026
right_gain_inst.dout[8]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_8      0.845       26.026
right_gain_inst.dout[9]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_9      0.845       26.026
right_gain_inst.dout[10]     gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_10     0.845       26.026
right_gain_inst.dout[11]     gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_11     0.845       26.026
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                                               Required           
Instance                          Reference                                 Type                                Pin            Net                       Time         Slack 
                                  Clock                                                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[26]     right_gain_out_din_26     27.204       25.974
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[27]     right_gain_out_din_26     27.204       25.974
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[28]     right_gain_out_din_26     27.204       25.974
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[29]     right_gain_out_din_26     27.204       25.974
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[30]     right_gain_out_din_26     27.204       25.974
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[31]     right_gain_out_din_26     27.204       25.974
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[0]      right_gain_out_din_0      27.204       26.004
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[1]      right_gain_out_din_0      27.204       26.004
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[2]      right_gain_out_din_0      27.204       26.004
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[3]      right_gain_out_din_0      27.204       26.004
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      26.226
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.204

    - Propagation time:                      1.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 25.974

    Number of logic level(s):                0
    Starting point:                          right_gain_inst.dout[26] / Q[0]
    Ending point:                            right_gain_fifo_inst.fifo_buf / data_a[26]
    The start point is clocked by            gain_32s_10s_0|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clock0

Instance / Net                                                        Pin            Pin               Arrival     No. of    
Name                              Type                                Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
right_gain_inst.dout[26]          SYNLPM_LAT1                         Q[0]           Out     0.845     0.845       -         
right_gain_out_din_26             Net                                 -              -       0.385     -           7         
right_gain_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_0     data_a[26]     In      -         1.230       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 0.252 is -0.133(-52.8%) logic and 0.385(152.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gain_32s_10s_1|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                                    Arrival           
Instance                    Reference                                 Type            Pin      Net                      Time        Slack 
                            Clock                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
left_gain_inst.dout[26]     gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_26     0.845       25.974
left_gain_inst.dout[0]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_0      0.845       26.004
left_gain_inst.dout[4]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_4      0.845       26.026
left_gain_inst.dout[5]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_5      0.845       26.026
left_gain_inst.dout[6]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_6      0.845       26.026
left_gain_inst.dout[7]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_7      0.845       26.026
left_gain_inst.dout[8]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_8      0.845       26.026
left_gain_inst.dout[9]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_9      0.845       26.026
left_gain_inst.dout[10]     gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_10     0.845       26.026
left_gain_inst.dout[11]     gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_11     0.845       26.026
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                                              Required           
Instance                         Reference                                 Type                                Pin            Net                      Time         Slack 
                                 Clock                                                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[26]     left_gain_out_din_26     27.204       25.974
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[27]     left_gain_out_din_26     27.204       25.974
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[28]     left_gain_out_din_26     27.204       25.974
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[29]     left_gain_out_din_26     27.204       25.974
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[30]     left_gain_out_din_26     27.204       25.974
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[31]     left_gain_out_din_26     27.204       25.974
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[0]      left_gain_out_din_0      27.204       26.004
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[1]      left_gain_out_din_0      27.204       26.004
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[2]      left_gain_out_din_0      27.204       26.004
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[3]      left_gain_out_din_0      27.204       26.004
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      26.226
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.204

    - Propagation time:                      1.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 25.974

    Number of logic level(s):                0
    Starting point:                          left_gain_inst.dout[26] / Q[0]
    Ending point:                            left_gain_fifo_inst.fifo_buf / data_a[26]
    The start point is clocked by            gain_32s_10s_1|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clock0

Instance / Net                                                       Pin            Pin               Arrival     No. of    
Name                             Type                                Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
left_gain_inst.dout[26]          SYNLPM_LAT1                         Q[0]           Out     0.845     0.845       -         
left_gain_out_din_26             Net                                 -              -       0.385     -           7         
left_gain_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_0     data_a[26]     In      -         1.230       -         
============================================================================================================================
Total path delay (propagation time + setup) of 0.252 is -0.133(-52.8%) logic and 0.385(152.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: multiply_32s_0|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                         Arrival           
Instance                         Reference                                 Type            Pin      Net                           Time        Slack 
                                 Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------
mult_demod_lmr_inst.dout[22]     multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_22     0.845       25.909
mult_demod_lmr_inst.dout[0]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_0      0.845       26.026
mult_demod_lmr_inst.dout[1]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_1      0.845       26.026
mult_demod_lmr_inst.dout[2]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_2      0.845       26.026
mult_demod_lmr_inst.dout[3]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_3      0.845       26.026
mult_demod_lmr_inst.dout[4]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_4      0.845       26.026
mult_demod_lmr_inst.dout[5]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_5      0.845       26.026
mult_demod_lmr_inst.dout[6]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_6      0.845       26.026
mult_demod_lmr_inst.dout[7]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_7      0.845       26.026
mult_demod_lmr_inst.dout[8]      multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_8      0.845       26.026
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                                                    Required           
Instance                              Reference                                 Type                                 Pin            Net                           Time         Slack 
                                      Clock                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[22]     mult_demod_lmr_out_din_22     27.204       25.909
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[23]     mult_demod_lmr_out_din_22     27.204       25.909
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[24]     mult_demod_lmr_out_din_22     27.204       25.909
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[25]     mult_demod_lmr_out_din_22     27.204       25.909
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[26]     mult_demod_lmr_out_din_22     27.204       25.909
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[27]     mult_demod_lmr_out_din_22     27.204       25.909
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[28]     mult_demod_lmr_out_din_22     27.204       25.909
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[29]     mult_demod_lmr_out_din_22     27.204       25.909
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[30]     mult_demod_lmr_out_din_22     27.204       25.909
mult_demod_lmr_fifo_inst.fifo_buf     multiply_32s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[31]     mult_demod_lmr_out_din_22     27.204       25.909
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      26.226
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.204

    - Propagation time:                      1.295
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 25.909

    Number of logic level(s):                0
    Starting point:                          mult_demod_lmr_inst.dout[22] / Q[0]
    Ending point:                            mult_demod_lmr_fifo_inst.fifo_buf / data_a[22]
    The start point is clocked by            multiply_32s_0|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clock0

Instance / Net                                                             Pin            Pin               Arrival     No. of    
Name                                  Type                                 Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
mult_demod_lmr_inst.dout[22]          SYNLPM_LAT1                          Q[0]           Out     0.845     0.845       -         
mult_demod_lmr_out_din_22             Net                                  -              -       0.450     -           11        
mult_demod_lmr_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_13     data_a[22]     In      -         1.295       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 0.317 is -0.133(-42.0%) logic and 0.450(142.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: multiply_32s_1|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                                          Arrival           
Instance                          Reference                                 Type            Pin      Net                            Time        Slack 
                                  Clock                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------
square_bp_pilot_inst.dout[22]     multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_22     0.845       25.909
square_bp_pilot_inst.dout[0]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_0      0.845       26.026
square_bp_pilot_inst.dout[1]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_1      0.845       26.026
square_bp_pilot_inst.dout[2]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_2      0.845       26.026
square_bp_pilot_inst.dout[3]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_3      0.845       26.026
square_bp_pilot_inst.dout[4]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_4      0.845       26.026
square_bp_pilot_inst.dout[5]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_5      0.845       26.026
square_bp_pilot_inst.dout[6]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_6      0.845       26.026
square_bp_pilot_inst.dout[7]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_7      0.845       26.026
square_bp_pilot_inst.dout[8]      multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_8      0.845       26.026
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                                                     Required           
Instance                               Reference                                 Type                                 Pin            Net                            Time         Slack 
                                       Clock                                                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[22]     square_bp_pilot_out_din_22     27.204       25.909
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[23]     square_bp_pilot_out_din_22     27.204       25.909
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[24]     square_bp_pilot_out_din_22     27.204       25.909
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[25]     square_bp_pilot_out_din_22     27.204       25.909
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[26]     square_bp_pilot_out_din_22     27.204       25.909
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[27]     square_bp_pilot_out_din_22     27.204       25.909
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[28]     square_bp_pilot_out_din_22     27.204       25.909
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[29]     square_bp_pilot_out_din_22     27.204       25.909
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[30]     square_bp_pilot_out_din_22     27.204       25.909
square_bp_pilot_fifo_inst.fifo_buf     multiply_32s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_13     data_a[31]     square_bp_pilot_out_din_22     27.204       25.909
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      26.226
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.204

    - Propagation time:                      1.295
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 25.909

    Number of logic level(s):                0
    Starting point:                          square_bp_pilot_inst.dout[22] / Q[0]
    Ending point:                            square_bp_pilot_fifo_inst.fifo_buf / data_a[22]
    The start point is clocked by            multiply_32s_1|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio_test|clock [rising] on pin clock0

Instance / Net                                                              Pin            Pin               Arrival     No. of    
Name                                   Type                                 Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
square_bp_pilot_inst.dout[22]          SYNLPM_LAT1                          Q[0]           Out     0.845     0.845       -         
square_bp_pilot_out_din_22             Net                                  -              -       0.450     -           11        
square_bp_pilot_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_13     data_a[22]     In      -         1.295       -         
===================================================================================================================================
Total path delay (propagation time + setup) of 0.317 is -0.133(-42.0%) logic and 0.450(142.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                Arrival           
Instance                   Reference     Type            Pin      Net              Time        Slack 
                           Clock                                                                     
-----------------------------------------------------------------------------------------------------
read_iq_inst.q_out[0]      System        SYNLPM_LAT1     Q[0]     i_out_din_0      0.845       -0.246
read_iq_inst.i_out[25]     System        SYNLPM_LAT1     Q[0]     i_out_din_25     0.845       0.026 
read_iq_inst.q_out[25]     System        SYNLPM_LAT1     Q[0]     q_out_din_15     0.845       0.026 
read_iq_inst.i_out[10]     System        SYNLPM_LAT1     Q[0]     i_out_din_10     0.845       0.093 
read_iq_inst.i_out[11]     System        SYNLPM_LAT1     Q[0]     i_out_din_11     0.845       0.093 
read_iq_inst.i_out[12]     System        SYNLPM_LAT1     Q[0]     i_out_din_12     0.845       0.093 
read_iq_inst.i_out[13]     System        SYNLPM_LAT1     Q[0]     i_out_din_13     0.845       0.093 
read_iq_inst.i_out[14]     System        SYNLPM_LAT1     Q[0]     i_out_din_14     0.845       0.093 
read_iq_inst.i_out[15]     System        SYNLPM_LAT1     Q[0]     i_out_din_15     0.845       0.093 
read_iq_inst.i_out[16]     System        SYNLPM_LAT1     Q[0]     i_out_din_16     0.845       0.093 
=====================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                  Required           
Instance                   Reference     Type            Pin         Net             Time         Slack 
                           Clock                                                                        
--------------------------------------------------------------------------------------------------------
read_iq_inst.q_out[0]      System        SYNLPM_LAT1     DATA[0]     q_out_3[0]      2.026        -0.246
read_iq_inst.i_out[25]     System        SYNLPM_LAT1     DATA[0]     i_out_3[25]     2.026        0.026 
read_iq_inst.q_out[25]     System        SYNLPM_LAT1     DATA[0]     q_out_3[25]     2.026        0.026 
read_iq_inst.i_out[10]     System        SYNLPM_LAT1     DATA[0]     i_out_3[10]     2.026        0.093 
read_iq_inst.i_out[11]     System        SYNLPM_LAT1     DATA[0]     i_out_3[11]     2.026        0.093 
read_iq_inst.i_out[12]     System        SYNLPM_LAT1     DATA[0]     i_out_3[12]     2.026        0.093 
read_iq_inst.i_out[13]     System        SYNLPM_LAT1     DATA[0]     i_out_3[13]     2.026        0.093 
read_iq_inst.i_out[14]     System        SYNLPM_LAT1     DATA[0]     i_out_3[14]     2.026        0.093 
read_iq_inst.i_out[15]     System        SYNLPM_LAT1     DATA[0]     i_out_3[15]     2.026        0.093 
read_iq_inst.i_out[16]     System        SYNLPM_LAT1     DATA[0]     i_out_3[16]     2.026        0.093 
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.395
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.026

    - Propagation time:                      2.272
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.246

    Number of logic level(s):                1
    Starting point:                          read_iq_inst.q_out[0] / Q[0]
    Ending point:                            read_iq_inst.q_out[0] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                        Pin         Pin               Arrival     No. of    
Name                        Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
read_iq_inst.q_out[0]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
i_out_din_0                 Net                       -           -       0.658     -           21        
read_iq_inst.q_out_3[0]     cycloneive_lcell_comb     datab       In      -         1.503       -         
read_iq_inst.q_out_3[0]     cycloneive_lcell_comb     combout     Out     0.443     1.946       -         
q_out_3[0]                  Net                       -           -       0.326     -           1         
read_iq_inst.q_out[0]       SYNLPM_LAT1               DATA[0]     In      -         2.272       -         
==========================================================================================================
Total path delay (propagation time + setup) of 1.641 is 0.657(40.0%) logic and 0.984(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.395
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.026

    - Propagation time:                      1.999
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.026

    Number of logic level(s):                1
    Starting point:                          read_iq_inst.i_out[25] / Q[0]
    Ending point:                            read_iq_inst.i_out[25] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_iq_inst.i_out[25]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
i_out_din_25                 Net                       -           -       0.400     -           8         
read_iq_inst.i_out_3[25]     cycloneive_lcell_comb     datac       In      -         1.245       -         
read_iq_inst.i_out_3[25]     cycloneive_lcell_comb     combout     Out     0.429     1.674       -         
i_out_3[25]                  Net                       -           -       0.326     -           1         
read_iq_inst.i_out[25]       SYNLPM_LAT1               DATA[0]     In      -         1.999       -         
===========================================================================================================
Total path delay (propagation time + setup) of 1.368 is 0.643(47.0%) logic and 0.725(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.395
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.026

    - Propagation time:                      1.999
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.026

    Number of logic level(s):                1
    Starting point:                          read_iq_inst.q_out[25] / Q[0]
    Ending point:                            read_iq_inst.q_out[25] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_iq_inst.q_out[25]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
q_out_din_15                 Net                       -           -       0.400     -           8         
read_iq_inst.q_out_3[25]     cycloneive_lcell_comb     datac       In      -         1.245       -         
read_iq_inst.q_out_3[25]     cycloneive_lcell_comb     combout     Out     0.429     1.674       -         
q_out_3[25]                  Net                       -           -       0.326     -           1         
read_iq_inst.q_out[25]       SYNLPM_LAT1               DATA[0]     In      -         1.999       -         
===========================================================================================================
Total path delay (propagation time + setup) of 1.368 is 0.643(47.0%) logic and 0.725(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.395
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.026

    - Propagation time:                      1.933
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.093

    Number of logic level(s):                1
    Starting point:                          read_iq_inst.i_out[10] / Q[0]
    Ending point:                            read_iq_inst.i_out[10] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_iq_inst.i_out[10]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
i_out_din_10                 Net                       -           -       0.333     -           2         
read_iq_inst.i_out_3[10]     cycloneive_lcell_comb     datac       In      -         1.178       -         
read_iq_inst.i_out_3[10]     cycloneive_lcell_comb     combout     Out     0.429     1.607       -         
i_out_3[10]                  Net                       -           -       0.326     -           1         
read_iq_inst.i_out[10]       SYNLPM_LAT1               DATA[0]     In      -         1.933       -         
===========================================================================================================
Total path delay (propagation time + setup) of 1.302 is 0.643(49.4%) logic and 0.659(50.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.395
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.026

    - Propagation time:                      1.933
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.093

    Number of logic level(s):                1
    Starting point:                          read_iq_inst.i_out[11] / Q[0]
    Ending point:                            read_iq_inst.i_out[11] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_iq_inst.i_out[11]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
i_out_din_11                 Net                       -           -       0.333     -           2         
read_iq_inst.i_out_3[11]     cycloneive_lcell_comb     datac       In      -         1.178       -         
read_iq_inst.i_out_3[11]     cycloneive_lcell_comb     combout     Out     0.429     1.607       -         
i_out_3[11]                  Net                       -           -       0.326     -           1         
read_iq_inst.i_out[11]       SYNLPM_LAT1               DATA[0]     In      -         1.933       -         
===========================================================================================================
Total path delay (propagation time + setup) of 1.302 is 0.643(49.4%) logic and 0.659(50.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:00s; Memory used current: 284MB peak: 382MB)


Finished timing report (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:00s; Memory used current: 284MB peak: 382MB)

##### START OF AREA REPORT #####[
Design view:work.fm_radio_test(verilog)
Selecting part EP4CE6E22A7
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 16054 of 6272 (255%)
Logic element usage by number of inputs
		  4 input functions 	 6476
		  3 input functions 	 1688
		  <=2 input functions 	 7890
Logic elements by mode
		  normal mode            10587
		  arithmetic mode        5467
Total registers 10023 of 6272 (159%)
I/O pins 80 of 180 (44%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 15
DSP Blocks:     15  (30 nine-bit DSP elements).
DSP Utilization: 100.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             8955
Sload:           374
Sclr:            106
Total ESB:      563200 bits 

LPM latches:    574

##### END OF AREA REPORT #####]

 2 Errors occurred during mapping - no output produced
Process took 0h:01m:02s realtime, 0h:01m:00s cputime
# Thu Mar  7 17:20:05 2024

###########################################################]
