# ALU_verilog

Design a simple ALU

<img src="media/alu.jpg">