;
; GPU Configuration
; 

[ Config.Device]
Frequency = 1607
NumSM = 20

[ Config.SM ]
NumWarpPools = 4
NumRegisters = 65536
MaxBlocksPerWarpPool = 4
MaxWarpsPerWarpPool = 32

[ Config.FrontEnd ]
FetchLatency = 2
FetchBufferSize = 10
DispatchLatency = 2
DispatchWidth = 5
MaxInstDispatchedPerType = 2

[ Config.SPU ]
NumSPULanes = 32
Width = 1
DispatchBufferSize = 2
ReadLatency = 1
ReadBufferSize = 1
ExecutionLatency = 1
ExecutionBufferSize = 1
WriteLatency = 1
WriteBufferSize = 1

[ Config.DPU ]
NumSPULanes = 32
Width = 1
DispatchBufferSize = 2
ReadLatency = 15
ReadBufferSize = 15
ExecutionLatency = 15
ExecutionBufferSize = 15
WriteLatency = 12
WriteBufferSize = 12

[ Config.SFU ]
NumSPULanes = 32
Width = 1
DispatchBufferSize = 2
ReadLatency = 1
ReadBufferSize = 1
ExecutionLatency = 1
ExecutionBufferSize = 1
WriteLatency = 1
WriteBufferSize = 1

[ Config.IMU ]
NumSPULanes = 32
Width = 1
DispatchBufferSize = 2
ReadLatency = 1
ReadBufferSize = 1
ExecutionLatency = 1
ExecutionBufferSize = 1
WriteLatency = 1
WriteBufferSize = 1

[ Config.BRU ]
NumSPULanes = 32
Width = 1
DispatchBufferSize = 2
ReadLatency = 5
ReadBufferSize = 5
ExecutionLatency = 5
ExecutionBufferSize = 5
WriteLatency = 5
WriteBufferSize = 5

[ Config.LSU ]
Width = 1
DispatchBufferSize = 2
ReadLatency = 1
ReadBufferSize = 1
WriteLatency = 1
WriteBufferSize = 1


;
; Simulation Statistics
;

[ Device ]

GridCount = 0
Instructions = 0
Cycles = 4763
instructionsPerCycle = 0


[ SM 0 ]

BlockCount = 1
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 1768
IMU Instructions = 360
BRU Instructions = 192
LDS Instructions = 224
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 1 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 2 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 3 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 4 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 5 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 6 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 7 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 8 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 9 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 10 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 11 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 12 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 13 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 14 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 15 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 16 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 17 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 18 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


[ SM 19 ]

BlockCount = 0
SPU Instructions = 0
DPU Instructions = 0
SFU Instructions = 0
IMU Instructions = 0
BRU Instructions = 0
LDS Instructions = 0
Cycles = 4763
InstructionsPerCycle = 0
RegistersReads = 0
RegistersWrites = 0


