<!doctype html>
<html>
<head>
<title>DQSDR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DQSDR0 (DDR_PHY) Register</p><h1>DQSDR0 (DDR_PHY) Register</h1>
<h2>DQSDR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DQSDR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000250</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080250 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00088000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DQS Drift Register 0</td></tr>
</table>
<p></p>
<h2>DQSDR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>DFTDLY</td><td class="center">31:28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Number of delay taps by which the DQS gate LCDL will be updated<br/>when DQS drift is detected. Valid values are:<br/>4b0000 = DQS gate status sampling window (DTCR1. RDLVLGDIFF)<br/>divided by 2<br/>4b0001 = DQS gate status sampling window (DTCR1.<br/>RDLVLGDIFF)<br/>4b0010 = 2 LCDL tap delays<br/>4b0011 = 3 LCDL tap delays<br/>4b0100 = 4 LCDL tap delays<br/>4b0101 = 5 LCDL tap delays<br/>4b0110 = 6 LCDL tap delays<br/>4b0111 = 7 LCDL tap delays<br/>4b1000 = 8 LCDL tap delays<br/>4b1001 = 9 LCDL tap delays<br/>4b1010 = 10 LCDL tap delays<br/>4b1011 = 11 LCDL tap delays<br/>4b1100 = 12 LCDL tap delays<br/>4b1101 = 13 LCDL tap delays<br/>4b1110 = 14 LCDL tap delays<br/>4b1111 = 15 LCDL tap delays</td></tr>
<tr valign=top><td>DFTZQUP</td><td class="center">27</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Drift Impedance Update: Specifies if set that the PUB should also<br/>update the I/O impedance whenever it requests and get granted the<br/>DFI bus from the controller for DQS drift updates. This feature is not<br/>supported in this revision of the PUB.</td></tr>
<tr valign=top><td>DFTDDLUP</td><td class="center">26</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Drift DDL Update: Specifies if set that the PUB should also update<br/>DDLs whenever it requests and get granted the DFI bus from the<br/>controller for DQS drift updates. This feature is not supported in this<br/>revision of the PUB.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">25:22</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>DFTRDSPC</td><td class="center">21:20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Drift Read Spacing<br/>Specifies by how much the reads that are generated by the PUB for<br/>drift compensation should be spaced from each when either<br/>DQSDR0.DFTIDLRD or DQSDR0.DFTB2BRD is set to a value<br/>greater than 1. Valid values are:<br/>2b00 = Space out the reads by 1 CTL clock cycle (not supported)<br/>2b01 = Wait for the data of the read to come back before sending the<br/>next read<br/>2b10 - 2b11 = Reserved</td></tr>
<tr valign=top><td>DFTB2BRD</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x8</td><td>Drift Back-to-Back Reads: Specifies the number of reads that the<br/>PUB should generate when it is configured to break long continuous<br/>back-to-back reads from the controller to allow it to sense drift. This<br/>is useful if the PUB is configured not to detect drift on every cycle,<br/>i.e. when DFTGPULSE is set to 4'b000.</td></tr>
<tr valign=top><td>DFTIDLRD</td><td class="center">15:12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x8</td><td>Drift Idle Reads: Specifies the number of reads that the PUB should<br/>generate when it is configured to issue periodic reads when there<br/>have been no reads from the controller for a programmable number<br/>of clock cycles. Valid values are 1 (4'b0001) to 15 (4'b1111).</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">11:8</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>DFTGPULSE</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Gate Pulse Enable: Specifies the DDR clocks when the qs_gate<br/>signal is 1b0 when the gate is supposed to be open. Valid values<br/>are:<br/>4b0000 = The qs_gate signal is always 1b0 when gate is open. This<br/>means that the PUB can only detect drift at the beginning of a back-<br/>to-back burst.<br/>4b0001 - 4b1111 = Reserved</td></tr>
<tr valign=top><td>DFTUPMODE</td><td class="center"> 3:2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DQS Drift Update Mode: Specifies the DQSupdate mode to use:<br/>00 = Update drift dynamically without using the DFI interface. (not<br/>supported)<br/>01 = Update drift using the DFI PHY-initiated update protocol.<br/>10 = RESERVED<br/>11 = RESERVED</td></tr>
<tr valign=top><td>DFTDTMODE</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DQS Drift Detection Mode: Specifies the DQS detection mode to<br/>use:<br/>0 = Detects drift by sampling DQS with DQS gate<br/>1 = Detects drift by sampling DQS gate with DQS (not supported)</td></tr>
<tr valign=top><td>DFTDTEN</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DQS Drift Detection Enable: Indicates when set that the DQS drift<br/>monitoring and delay update logic is active.<br/>0 = Drift detection and compensation is off.<br/>1 = Drift detection and compensation is on</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>