{"top":"global.Main",
"namespaces":{
  "global":{
    "modules":{
      "FF":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "metadata":{"verilog":{"verilog_string":"module FF(input I, output reg O, input CLK);\nalways @(posedge CLK) begin\n  O <= I;\nend\nendmodule"}}
      },
      "InlineVerilogce13f27aea30971e187e631b7bd2d907_O_I":{
        "type":["Record",[
          ["__magma_inline_value_0","BitIn"],
          ["__magma_inline_value_1","BitIn"]
        ]],
        "instances":{
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          }
        },
        "connections":[
          ["self.__magma_inline_value_0","corebit_term_inst0.in"],
          ["self.__magma_inline_value_1","corebit_term_inst1.in"]
        ],
        "metadata":{"inline_verilog":{"connect_references":{"__magma_inline_value_0":"self.__magma_inline_value_0","__magma_inline_value_1":"self.__magma_inline_value_1"},"str":"\nassert property (@(posedge CLK) {__magma_inline_value_1} |-> ##1 {__magma_inline_value_0});\n"}}
      },
      "InlineVerilogfaa1fa843bd1308fe1bf206135040be9_Main_arr_0_Main_arr_1":{
        "type":["Record",[
          ["__magma_inline_value_0","BitIn"],
          ["__magma_inline_value_1","BitIn"]
        ]],
        "instances":{
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          }
        },
        "connections":[
          ["self.__magma_inline_value_0","corebit_term_inst0.in"],
          ["self.__magma_inline_value_1","corebit_term_inst1.in"]
        ],
        "metadata":{"inline_verilog":{"connect_references":{"__magma_inline_value_0":"self.__magma_inline_value_0","__magma_inline_value_1":"self.__magma_inline_value_1"},"str":"\nassert property (@(posedge CLK) {__magma_inline_value_0} |-> ##1 {__magma_inline_value_1});\n"}}
      },
      "Main":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["arr",["Array",2,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "FF_inst0":{
            "modref":"global.FF"
          },
          "InlineVerilogce13f27aea30971e187e631b7bd2d907_O_I_inst0":{
            "modref":"global.InlineVerilogce13f27aea30971e187e631b7bd2d907_O_I"
          },
          "InlineVerilogfaa1fa843bd1308fe1bf206135040be9_Main_arr_0_Main_arr_1_inst0":{
            "modref":"global.InlineVerilogfaa1fa843bd1308fe1bf206135040be9_Main_arr_0_Main_arr_1"
          },
          "_magma_inline_wire0":{
            "modref":"corebit.wire"
          },
          "corebit_term_inst0":{
            "modref":"corebit.term"
          }
        },
        "connections":[
          ["self.CLK","FF_inst0.CLK"],
          ["self.I","FF_inst0.I"],
          ["_magma_inline_wire0.in","FF_inst0.O"],
          ["self.O","FF_inst0.O"],
          ["_magma_inline_wire0.out","InlineVerilogce13f27aea30971e187e631b7bd2d907_O_I_inst0.__magma_inline_value_0"],
          ["self.I","InlineVerilogce13f27aea30971e187e631b7bd2d907_O_I_inst0.__magma_inline_value_1"],
          ["self.arr.0","InlineVerilogfaa1fa843bd1308fe1bf206135040be9_Main_arr_0_Main_arr_1_inst0.__magma_inline_value_0"],
          ["self.arr.1","InlineVerilogfaa1fa843bd1308fe1bf206135040be9_Main_arr_0_Main_arr_1_inst0.__magma_inline_value_1"],
          ["corebit_term_inst0.in","_magma_inline_wire0.out"]
        ]
      }
    }
  }
}
}
