/* $XFree86: xc/programs/Xserver/hw/xfree86/accel/i128/i128init.c,v 3.1 1995/12/16 08:19:51 dawes Exp $ */
/*
 * Copyright 1995 by Robin Cutshaw <robin@XFree86.Org>
 *
 * Permission to use, copy, modify, distribute, and sell this software and its
 * documentation for any purpose is hereby granted without fee, provided that
 * the above copyright notice appear in all copies and that both that
 * copyright notice and this permission notice appear in supporting
 * documentation, and that the name of Robin Cutshaw not be used in
 * advertising or publicity pertaining to distribution of the software without
 * specific, written prior permission.  Robin Cutshaw makes no representations
 * about the suitability of this software for any purpose.  It is provided
 * "as is" without express or implied warranty.
 *
 * ROBIN CUTSHAW DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
 * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
 * EVENT SHALL ROBIN CUTSHAW BE LIABLE FOR ANY SPECIAL, INDIRECT OR
 * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
 * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
 * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
 * PERFORMANCE OF THIS SOFTWARE.
 *
 */
/* $XConsortium: i128init.c /main/2 1995/12/17 08:13:10 kaleb $ */


#include "i128.h"
#include "i128reg.h"
#include "Ti302X.h"


typedef struct {
unsigned long i128_base_g[0x60/4];	/* base g registers                  */
unsigned long i128_base_w[0x28/4];	/* base w registers                  */
unsigned char Ti302X[0x40];		/* Ti302[05] registers               */
unsigned char Ti3025[9];		/* Ti3025 N,M,P for PCLK, MCLK, LCLK */
} i128Registers;
static i128Registers iR;

static int i128Initialized = 0;
static Bool LUTInited = FALSE;
static LUTENTRY oldlut[256];
int i128InitCursorFlag = TRUE;
int i128HDisplay;

extern struct i128mem i128mem;
extern int i128Weight;
extern int i128DisplayWidth;



#if NeedFunctionPrototypes
void
saveI128state(void)
#else
void
saveI128state()
#endif
{
	iR.i128_base_g[INDEX_TI/4] = i128mem.rbase_g[INDEX_TI/4]; /*  0x0018  */
	iR.i128_base_g[DATA_TI/4]  = i128mem.rbase_g[DATA_TI/4];  /*  0x001C  */
	iR.i128_base_g[INT_VCNT] = i128mem.rbase_g[INT_VCNT]; /*  0x0020  */
	iR.i128_base_g[INT_HCNT] = i128mem.rbase_g[INT_HCNT]; /*  0x0024  */
	iR.i128_base_g[DB_ADR]   = i128mem.rbase_g[DB_ADR];   /*  0x0028  */
	iR.i128_base_g[DB_PTCH]  = i128mem.rbase_g[DB_PTCH];  /*  0x002C  */
	iR.i128_base_g[CRT_HAC]  = i128mem.rbase_g[CRT_HAC];  /*  0x0030  */
	iR.i128_base_g[CRT_HBL]  = i128mem.rbase_g[CRT_HBL];  /*  0x0034  */
	iR.i128_base_g[CRT_HFP]  = i128mem.rbase_g[CRT_HFP];  /*  0x0038  */
	iR.i128_base_g[CRT_HS]   = i128mem.rbase_g[CRT_HS];   /*  0x003C  */
	iR.i128_base_g[CRT_VAC]  = i128mem.rbase_g[CRT_VAC];  /*  0x0040  */
	iR.i128_base_g[CRT_VBL]  = i128mem.rbase_g[CRT_VBL];  /*  0x0044  */
	iR.i128_base_g[CRT_VFP]  = i128mem.rbase_g[CRT_VFP];  /*  0x0048  */
	iR.i128_base_g[CRT_VS]   = i128mem.rbase_g[CRT_VS];   /*  0x004C  */
	iR.i128_base_g[CRT_BORD] = i128mem.rbase_g[CRT_BORD]; /*  0x0050  */
	iR.i128_base_g[CRT_ZOOM] = i128mem.rbase_g[CRT_ZOOM]; /*  0x0054  */
	iR.i128_base_g[CRT_1CON] = i128mem.rbase_g[CRT_1CON]; /*  0x0058  */
	iR.i128_base_g[CRT_2CON] = i128mem.rbase_g[CRT_2CON]; /*  0x005C  */

	iR.i128_base_w[MW0_CTRL] = i128mem.rbase_w[MW0_CTRL]; /*  0x0000  */
	iR.i128_base_w[MW0_SZ]   = i128mem.rbase_w[MW0_SZ];   /*  0x0008  */
	iR.i128_base_w[MW0_PGE]  = i128mem.rbase_w[MW0_PGE];  /*  0x000C  */
	iR.i128_base_w[MW0_ORG]  = i128mem.rbase_w[MW0_ORG];  /*  0x0010  */
	iR.i128_base_w[MW0_MSRC] = i128mem.rbase_w[MW0_MSRC]; /*  0x0018  */
	iR.i128_base_w[MW0_WKEY] = i128mem.rbase_w[MW0_WKEY]; /*  0x001C  */
	iR.i128_base_w[MW0_KDAT] = i128mem.rbase_w[MW0_KDAT]; /*  0x0020  */
	iR.i128_base_w[MW0_MASK] = i128mem.rbase_w[MW0_MASK]; /*  0x0024  */

	i128mem.rbase_g_b[INDEX_TI] = TI_CURS_CONTROL;
	iR.Ti302X[TI_CURS_CONTROL] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_TRUE_COLOR_CONTROL;
	iR.Ti302X[TI_TRUE_COLOR_CONTROL] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_VGA_SWITCH_CONTROL;
	iR.Ti302X[TI_VGA_SWITCH_CONTROL] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_MUX_CONTROL_1;
	iR.Ti302X[TI_MUX_CONTROL_1] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_MUX_CONTROL_2;
	iR.Ti302X[TI_MUX_CONTROL_2] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_INPUT_CLOCK_SELECT;
	iR.Ti302X[TI_INPUT_CLOCK_SELECT] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_OUTPUT_CLOCK_SELECT;
	iR.Ti302X[TI_OUTPUT_CLOCK_SELECT] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_PALETTE_PAGE;
	iR.Ti302X[TI_PALETTE_PAGE] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_GENERAL_CONTROL;
	iR.Ti302X[TI_GENERAL_CONTROL] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_MISC_CONTROL;
	iR.Ti302X[TI_MISC_CONTROL] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_AUXILIARY_CONTROL;
	iR.Ti302X[TI_AUXILIARY_CONTROL] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_GENERAL_IO_CONTROL;
	iR.Ti302X[TI_GENERAL_IO_CONTROL] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_GENERAL_IO_DATA;
	iR.Ti302X[TI_GENERAL_IO_DATA] = i128mem.rbase_g_b[DATA_TI];
	i128mem.rbase_g_b[INDEX_TI] = TI_MCLK_DCLK_CONTROL;
	iR.Ti302X[TI_MCLK_DCLK_CONTROL] = i128mem.rbase_g_b[DATA_TI];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x00;
	i128mem.rbase_g_b[INDEX_TI] = TI_PIXEL_CLOCK_PLL_DATA;
	iR.Ti3025[0] = i128mem.rbase_g_b[DATA_TI];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x01;
	i128mem.rbase_g_b[INDEX_TI] = TI_PIXEL_CLOCK_PLL_DATA;
	iR.Ti3025[1] = i128mem.rbase_g_b[DATA_TI];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x02;
	i128mem.rbase_g_b[INDEX_TI] = TI_PIXEL_CLOCK_PLL_DATA;
	iR.Ti3025[2] = i128mem.rbase_g_b[DATA_TI];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x00;
	i128mem.rbase_g_b[INDEX_TI] = TI_MCLK_PLL_DATA;
	iR.Ti3025[3] = i128mem.rbase_g_b[DATA_TI];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x01;
	i128mem.rbase_g_b[INDEX_TI] = TI_MCLK_PLL_DATA;
	iR.Ti3025[4] = i128mem.rbase_g_b[DATA_TI];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x02;
	i128mem.rbase_g_b[INDEX_TI] = TI_MCLK_PLL_DATA;
	iR.Ti3025[5] = i128mem.rbase_g_b[DATA_TI];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x00;
	i128mem.rbase_g_b[INDEX_TI] = TI_LOOP_CLOCK_PLL_DATA;
	iR.Ti3025[6] = i128mem.rbase_g_b[DATA_TI];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x01;
	i128mem.rbase_g_b[INDEX_TI] = TI_LOOP_CLOCK_PLL_DATA;
	iR.Ti3025[7] = i128mem.rbase_g_b[DATA_TI];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x02;
	i128mem.rbase_g_b[INDEX_TI] = TI_LOOP_CLOCK_PLL_DATA;
	iR.Ti3025[8] = i128mem.rbase_g_b[DATA_TI];

}


#if NeedFunctionPrototypes
void
restoreI128state(void)
#else
void
restoreI128state()
#endif
{
	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x00;
	i128mem.rbase_g_b[INDEX_TI] = TI_PIXEL_CLOCK_PLL_DATA;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti3025[0];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x01;
	i128mem.rbase_g_b[INDEX_TI] = TI_PIXEL_CLOCK_PLL_DATA;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti3025[1];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x02;
	i128mem.rbase_g_b[INDEX_TI] = TI_PIXEL_CLOCK_PLL_DATA;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti3025[2];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x00;
	i128mem.rbase_g_b[INDEX_TI] = TI_MCLK_PLL_DATA;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti3025[3];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x01;
	i128mem.rbase_g_b[INDEX_TI] = TI_MCLK_PLL_DATA;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti3025[4];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x02;
	i128mem.rbase_g_b[INDEX_TI] = TI_MCLK_PLL_DATA;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti3025[5];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x00;
	i128mem.rbase_g_b[INDEX_TI] = TI_LOOP_CLOCK_PLL_DATA;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti3025[6];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x01;
	i128mem.rbase_g_b[INDEX_TI] = TI_LOOP_CLOCK_PLL_DATA;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti3025[7];

	i128mem.rbase_g_b[INDEX_TI] = TI_PLL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = 0x02;
	i128mem.rbase_g_b[INDEX_TI] = TI_LOOP_CLOCK_PLL_DATA;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti3025[8];

	i128mem.rbase_g_b[INDEX_TI] = TI_CURS_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_CURS_CONTROL];
	i128mem.rbase_g_b[INDEX_TI] = TI_TRUE_COLOR_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_TRUE_COLOR_CONTROL];
	i128mem.rbase_g_b[INDEX_TI] = TI_VGA_SWITCH_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_VGA_SWITCH_CONTROL];
	i128mem.rbase_g_b[INDEX_TI] = TI_MUX_CONTROL_1;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_MUX_CONTROL_1];
	i128mem.rbase_g_b[INDEX_TI] = TI_MUX_CONTROL_2;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_MUX_CONTROL_2];
	i128mem.rbase_g_b[INDEX_TI] = TI_INPUT_CLOCK_SELECT;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_INPUT_CLOCK_SELECT];
	i128mem.rbase_g_b[INDEX_TI] = TI_OUTPUT_CLOCK_SELECT;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_OUTPUT_CLOCK_SELECT];
	i128mem.rbase_g_b[INDEX_TI] = TI_PALETTE_PAGE;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_PALETTE_PAGE];
	i128mem.rbase_g_b[INDEX_TI] = TI_GENERAL_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_GENERAL_CONTROL];
	i128mem.rbase_g_b[INDEX_TI] = TI_MISC_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_MISC_CONTROL];
	i128mem.rbase_g_b[INDEX_TI] = TI_AUXILIARY_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_AUXILIARY_CONTROL];
	i128mem.rbase_g_b[INDEX_TI] = TI_GENERAL_IO_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_GENERAL_IO_CONTROL];
	i128mem.rbase_g_b[INDEX_TI] = TI_GENERAL_IO_DATA;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_GENERAL_IO_DATA];
	i128mem.rbase_g_b[INDEX_TI] = TI_MCLK_DCLK_CONTROL;
	i128mem.rbase_g_b[DATA_TI] = iR.Ti302X[TI_MCLK_DCLK_CONTROL];

	i128mem.rbase_w[MW0_CTRL] = iR.i128_base_w[MW0_CTRL]; /*  0x0000  */
	i128mem.rbase_w[MW0_SZ]   = iR.i128_base_w[MW0_SZ];   /*  0x0008  */
	i128mem.rbase_w[MW0_PGE]  = iR.i128_base_w[MW0_PGE];  /*  0x000C  */
	i128mem.rbase_w[MW0_ORG]  = iR.i128_base_w[MW0_ORG];  /*  0x0010  */
	i128mem.rbase_w[MW0_MSRC] = iR.i128_base_w[MW0_MSRC]; /*  0x0018  */
	i128mem.rbase_w[MW0_WKEY] = iR.i128_base_w[MW0_WKEY]; /*  0x001C  */
	i128mem.rbase_w[MW0_KDAT] = iR.i128_base_w[MW0_KDAT]; /*  0x0020  */
	i128mem.rbase_w[MW0_MASK] = iR.i128_base_w[MW0_MASK]; /*  0x0024  */

	i128mem.rbase_g[INDEX_TI/4] = iR.i128_base_g[INDEX_TI/4]; /* 0x0018 */
	i128mem.rbase_g[DATA_TI/4]  = iR.i128_base_g[DATA_TI/4];  /* 0x001C */
	i128mem.rbase_g[INT_VCNT] = iR.i128_base_g[INT_VCNT]; /*  0x0020  */
	i128mem.rbase_g[INT_HCNT] = iR.i128_base_g[INT_HCNT]; /*  0x0024  */
	i128mem.rbase_g[DB_ADR]   = iR.i128_base_g[DB_ADR];   /*  0x0028  */
	i128mem.rbase_g[DB_PTCH]  = iR.i128_base_g[DB_PTCH];  /*  0x002C  */
	i128mem.rbase_g[CRT_HAC]  = iR.i128_base_g[CRT_HAC];  /*  0x0030  */
	i128mem.rbase_g[CRT_HBL]  = iR.i128_base_g[CRT_HBL];  /*  0x0034  */
	i128mem.rbase_g[CRT_HFP]  = iR.i128_base_g[CRT_HFP];  /*  0x0038  */
	i128mem.rbase_g[CRT_HS]   = iR.i128_base_g[CRT_HS];   /*  0x003C  */
	i128mem.rbase_g[CRT_VAC]  = iR.i128_base_g[CRT_VAC];  /*  0x0040  */
	i128mem.rbase_g[CRT_VBL]  = iR.i128_base_g[CRT_VBL];  /*  0x0044  */
	i128mem.rbase_g[CRT_VFP]  = iR.i128_base_g[CRT_VFP];  /*  0x0048  */
	i128mem.rbase_g[CRT_VS]   = iR.i128_base_g[CRT_VS];   /*  0x004C  */
	i128mem.rbase_g[CRT_BORD] = iR.i128_base_g[CRT_BORD]; /*  0x0050  */
	i128mem.rbase_g[CRT_ZOOM] = iR.i128_base_g[CRT_ZOOM]; /*  0x0054  */
	i128mem.rbase_g[CRT_1CON] = iR.i128_base_g[CRT_1CON]; /*  0x0058  */
	i128mem.rbase_g[CRT_2CON] = iR.i128_base_g[CRT_2CON]; /*  0x005C  */

}


#if NeedFunctionPrototypes
void
i128CleanUp(void)
#else
void
i128CleanUp()
#endif
{
	restoreI128state();
	xf86DisableIOPorts(i128InfoRec.scrnIndex);
}


#if NeedFunctionPrototypes
Bool
i128Init(DisplayModePtr mode)
#else
Bool
i128Init(mode)
	DisplayModePtr mode;
#endif
{
	int pitch_multiplier;

	i128HDisplay = mode->HDisplay;

	if (!i128Initialized)
		saveI128state();

	if (i128InfoRec.bitsPerPixel == 32)		pitch_multiplier = 4;
	else if (i128InfoRec.bitsPerPixel == 16)	pitch_multiplier = 2;
	else						pitch_multiplier = 1;

	i128mem.rbase_g[INT_VCNT] = 0x00;
	i128mem.rbase_g[INT_HCNT] = 0x00;
	i128mem.rbase_g[DB_ADR] = 0x00;
	i128mem.rbase_g[DB_PTCH] = i128DisplayWidth * pitch_multiplier;
	i128mem.rbase_g[CRT_HAC] = mode->HDisplay/4;
	i128mem.rbase_g[CRT_HBL] = (mode->HTotal - mode->HDisplay)/4;
	i128mem.rbase_g[CRT_HFP] = (mode->HSyncStart - mode->HDisplay)/4;
	i128mem.rbase_g[CRT_HS] = (mode->HSyncEnd - mode->HSyncStart)/4;
	i128mem.rbase_g[CRT_VAC] = mode->VDisplay;
	i128mem.rbase_g[CRT_VBL] = mode->VTotal - mode->VDisplay;
	i128mem.rbase_g[CRT_VFP] = mode->VSyncStart - mode->VDisplay;
	i128mem.rbase_g[CRT_VS] = mode->VSyncEnd - mode->VSyncStart;
	i128mem.rbase_g[CRT_BORD] = 0x00;
	i128mem.rbase_g[CRT_1CON] = 0x00000070;
	i128mem.rbase_g[CRT_2CON] = 0x01040101;

	i128mem.rbase_w[MW0_CTRL] = 0x00000000;
	if (i128InfoRec.videoRam == 2048)
		i128mem.rbase_w[MW0_SZ]   = 0x00000009;
	else if (i128InfoRec.videoRam == 8192)
		i128mem.rbase_w[MW0_SZ]   = 0x0000000B;
	else
		i128mem.rbase_w[MW0_SZ]   = 0x0000000A;  /* default to 4MB */
	i128mem.rbase_w[MW0_PGE]  = 0x00000000;
	i128mem.rbase_w[MW0_ORG]  = 0x00000000;
	i128mem.rbase_w[MW0_MSRC] = 0x00000000;
	i128mem.rbase_w[MW0_WKEY] = 0x00000000;
	i128mem.rbase_w[MW0_KDAT] = 0x00000000;
	i128mem.rbase_w[MW0_MASK] = 0xFFFFFFFF;

	i128ProgramTi3025(mode->SynthClock);

	i128InitCursorFlag = TRUE;
	i128Initialized = 1;

	return(TRUE);
}


#if NeedFunctionPrototypes
static void
InitLUT(void)
#else
static void
InitLUT()
#endif
{
   short i, j;

   i128mem.rbase_g_b[RD_ADR] = 0x00;
   for (i=0; i<256; i++) {
      oldlut[i].r = i128mem.rbase_g_b[PAL_DAT];
      oldlut[i].g = i128mem.rbase_g_b[PAL_DAT];
      oldlut[i].b = i128mem.rbase_g_b[PAL_DAT];
   }
      
   i128mem.rbase_g_b[WR_ADR] = 0x00;

   for (i=0; i<256; i++) {
      i128mem.rbase_g_b[PAL_DAT] = 0x00;
      i128mem.rbase_g_b[PAL_DAT] = 0x00;
      i128mem.rbase_g_b[PAL_DAT] = 0x00;
   }

   if (i128InfoRec.bitsPerPixel > 8) {
      int r,g,b;
      int mr,mg,mb;
      int nr=5, ng=5, nb=5;
      extern unsigned char xf86rGammaMap[], xf86gGammaMap[], xf86bGammaMap[];
      extern LUTENTRY currenti128dac[];

      if (!LUTInited) {
	 if (i128Weight == RGB32_888) {
	    for(i=0; i<256; i++) {
	       currenti128dac[i].r = xf86rGammaMap[i];
	       currenti128dac[i].g = xf86gGammaMap[i];
	       currenti128dac[i].b = xf86bGammaMap[i];
	    }
	 } else {
	    if (i128Weight == RGB16_565) ng = 6;
	    mr = (1<<nr)-1;
	    mg = (1<<ng)-1;
	    mb = (1<<nb)-1;
	    
	    for(i=0; i<256; i++) {
	       r = (i >> (6-nr)) & mr;
	       g = (i >> (6-ng)) & mg;
	       b = (i >> (6-nb)) & mb;
	       currenti128dac[i].r = xf86rGammaMap[(r*255+mr/2)/mr];
	       currenti128dac[i].g = xf86gGammaMap[(g*255+mg/2)/mg];
	       currenti128dac[i].b = xf86bGammaMap[(b*255+mb/2)/mb];
	    }
	 }
      }

      i128mem.rbase_g[WR_ADR] = 0x00;
      for(i=0; i<256; i++) {
	 i128mem.rbase_g_b[PAL_DAT] = currenti128dac[i].r;
	 i128mem.rbase_g_b[PAL_DAT] = currenti128dac[i].g;
	 i128mem.rbase_g_b[PAL_DAT] = currenti128dac[i].b;
      }
   }
   LUTInited = TRUE;
}


#if NeedFunctionPrototypes
void
i128InitEnvironment(void)
#else
void
i128InitEnvironment()
#endif
{
   InitLUT();
}
