

================================================================
== Vitis HLS Report for 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64'
================================================================
* Date:           Thu Aug  3 15:02:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.377 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.264 us|  0.264 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA1_GEN_WT64  |       64|       64|         2|          1|          1|    64|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      483|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      189|    -|
|Register             |        -|     -|     1099|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1099|      672|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Wt_V_1_fu_571_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln232_1_fu_565_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln232_fu_559_p2        |         +|   0|  0|  64|          64|          64|
    |add_ln886_fu_577_p2        |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1073_fu_404_p2      |      icmp|   0|  0|  10|           7|           7|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ret_V_5_fu_553_p2          |       xor|   0|  0|  64|          64|          64|
    |ret_V_fu_483_p2            |       xor|   0|  0|  64|          64|          64|
    |xor_ln1545_2_fu_547_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln1545_fu_477_p2       |       xor|   0|  0|  64|          64|          64|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 483|         464|         459|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Wt_V_fu_170              |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |empty_fu_110             |   9|          2|   64|        128|
    |p_0_0_0278_10881_fu_158  |   9|          2|   64|        128|
    |p_0_0_0278_11882_fu_162  |   9|          2|   64|        128|
    |p_0_0_0278_1873_fu_126   |   9|          2|   64|        128|
    |p_0_0_0278_2874_fu_130   |   9|          2|   64|        128|
    |p_0_0_0278_3875_fu_134   |   9|          2|   64|        128|
    |p_0_0_0278_4876_fu_138   |   9|          2|   64|        128|
    |p_0_0_0278_5877_fu_142   |   9|          2|   64|        128|
    |p_0_0_0278_6878_fu_146   |   9|          2|   64|        128|
    |p_0_0_0278_7879_fu_150   |   9|          2|   64|        128|
    |p_0_0_0278_9880_fu_154   |   9|          2|   64|        128|
    |t_V_1_fu_118             |   9|          2|    7|         14|
    |w_strm34_blk_n           |   9|          2|    1|          2|
    |x_V_1_fu_122             |   9|          2|   64|        128|
    |x_V_2_fu_114             |   9|          2|   64|        128|
    |x_V_3_fu_166             |   9|          2|   64|        128|
    |x_V_fu_106               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 189|         42| 1035|       2070|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Wt_V_1_reg_790           |  64|   0|   64|          0|
    |Wt_V_fu_170              |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_fu_110             |  64|   0|   64|          0|
    |p_0_0_0278_10881_fu_158  |  64|   0|   64|          0|
    |p_0_0_0278_11882_fu_162  |  64|   0|   64|          0|
    |p_0_0_0278_1873_fu_126   |  64|   0|   64|          0|
    |p_0_0_0278_2874_fu_130   |  64|   0|   64|          0|
    |p_0_0_0278_3875_fu_134   |  64|   0|   64|          0|
    |p_0_0_0278_4876_fu_138   |  64|   0|   64|          0|
    |p_0_0_0278_5877_fu_142   |  64|   0|   64|          0|
    |p_0_0_0278_6878_fu_146   |  64|   0|   64|          0|
    |p_0_0_0278_7879_fu_150   |  64|   0|   64|          0|
    |p_0_0_0278_9880_fu_154   |  64|   0|   64|          0|
    |t_V_1_fu_118             |   7|   0|    7|          0|
    |x_V_1_fu_122             |  64|   0|   64|          0|
    |x_V_2_fu_114             |  64|   0|   64|          0|
    |x_V_3_fu_166             |  64|   0|   64|          0|
    |x_V_fu_106               |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1099|   0| 1099|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64|  return value|
|w_strm34_din             |  out|   64|     ap_fifo|                                         w_strm34|       pointer|
|w_strm34_num_data_valid  |   in|    6|     ap_fifo|                                         w_strm34|       pointer|
|w_strm34_fifo_cap        |   in|    6|     ap_fifo|                                         w_strm34|       pointer|
|w_strm34_full_n          |   in|    1|     ap_fifo|                                         w_strm34|       pointer|
|w_strm34_write           |  out|    1|     ap_fifo|                                         w_strm34|       pointer|
|W_V_reload               |   in|   64|     ap_none|                                       W_V_reload|        scalar|
|W_V_2_reload             |   in|   64|     ap_none|                                     W_V_2_reload|        scalar|
|W_V_3_reload             |   in|   64|     ap_none|                                     W_V_3_reload|        scalar|
|W_V_4_reload             |   in|   64|     ap_none|                                     W_V_4_reload|        scalar|
|W_V_5_reload             |   in|   64|     ap_none|                                     W_V_5_reload|        scalar|
|W_V_7_reload             |   in|   64|     ap_none|                                     W_V_7_reload|        scalar|
|W_V_8_reload             |   in|   64|     ap_none|                                     W_V_8_reload|        scalar|
|W_V_9_reload             |   in|   64|     ap_none|                                     W_V_9_reload|        scalar|
|W_V_10_reload            |   in|   64|     ap_none|                                    W_V_10_reload|        scalar|
|W_V_11_reload            |   in|   64|     ap_none|                                    W_V_11_reload|        scalar|
|W_V_12_reload            |   in|   64|     ap_none|                                    W_V_12_reload|        scalar|
|W_V_13_reload            |   in|   64|     ap_none|                                    W_V_13_reload|        scalar|
|W_V_15_reload            |   in|   64|     ap_none|                                    W_V_15_reload|        scalar|
|W_V_14_reload            |   in|   64|     ap_none|                                    W_V_14_reload|        scalar|
|W_V_6_reload             |   in|   64|     ap_none|                                     W_V_6_reload|        scalar|
|W_V_1_reload             |   in|   64|     ap_none|                                     W_V_1_reload|        scalar|
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+

