INFO: [VRFC 10-2263] Analyzing Verilog file "/home/murloc/workspace/labs/nycu/DD/Lab06/Lab06_BCD_adder/Lab06_BCD_adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/murloc/workspace/labs/nycu/DD/Lab06/Lab06_BCD_adder/Lab06_BCD_adder.srcs/sources_1/new/concurrent_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concurrent_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/murloc/workspace/labs/nycu/DD/Lab06/Lab06_BCD_adder/Lab06_BCD_adder.srcs/sources_1/new/keypad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/murloc/workspace/labs/nycu/DD/Lab06/Lab06_BCD_adder/Lab06_BCD_adder.srcs/sources_1/new/summation_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module summation_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/murloc/workspace/labs/nycu/DD/Lab06/Lab06_BCD_adder/Lab06_BCD_adder.srcs/sim_1/new/adder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/murloc/workspace/labs/nycu/DD/Lab06/Lab06_BCD_adder/Lab06_BCD_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
