/// Auto-generated register definitions for NVMCTRL
/// Device: ATSAMD21J18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::atsamd21j18a::nvmctrl {

// ============================================================================
// NVMCTRL - Non-Volatile Memory Controller
// Base Address: 0x41004000
// ============================================================================

/// NVMCTRL Register Structure
struct NVMCTRL_Registers {

    /// Control A
    /// Offset: 0x0000
    volatile uint16_t CTRLA;
    uint8_t RESERVED_0002[2]; ///< Reserved

    /// Control B
    /// Offset: 0x0004
    volatile uint32_t CTRLB;

    /// NVM Parameter
    /// Offset: 0x0008
    volatile uint32_t PARAM;

    /// Interrupt Enable Clear
    /// Offset: 0x000C
    volatile uint8_t INTENCLR;
    uint8_t RESERVED_000D[3]; ///< Reserved

    /// Interrupt Enable Set
    /// Offset: 0x0010
    volatile uint8_t INTENSET;
    uint8_t RESERVED_0011[3]; ///< Reserved

    /// Interrupt Flag Status and Clear
    /// Offset: 0x0014
    volatile uint8_t INTFLAG;
    uint8_t RESERVED_0015[3]; ///< Reserved

    /// Status
    /// Offset: 0x0018
    volatile uint16_t STATUS;
    uint8_t RESERVED_001A[2]; ///< Reserved

    /// Address
    /// Offset: 0x001C
    volatile uint32_t ADDR;

    /// Lock Section
    /// Offset: 0x0020
    volatile uint16_t LOCK;
};

static_assert(sizeof(NVMCTRL_Registers) >= 34, "NVMCTRL_Registers size mismatch");

/// NVMCTRL peripheral instance
constexpr NVMCTRL_Registers* NVMCTRL = 
    reinterpret_cast<NVMCTRL_Registers*>(0x41004000);

}  // namespace alloy::hal::atmel::samd21::atsamd21j18a::nvmctrl
