{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700494230505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700494230514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 17:30:30 2023 " "Processing started: Mon Nov 20 17:30:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700494230514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494230514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off component_tutorial -c component_tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off component_tutorial -c component_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494230514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700494231495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700494231495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system " "Found entity 1: embedded_system" {  } { { "embedded_system/synthesis/embedded_system.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/embedded_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_irq_mapper " "Found entity 1: embedded_system_irq_mapper" {  } { { "embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0 " "Found entity 1: embedded_system_mm_interconnect_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: embedded_system_mm_interconnect_0_rsp_mux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245182 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_mux " "Found entity 1: embedded_system_mm_interconnect_0_rsp_mux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: embedded_system_mm_interconnect_0_rsp_demux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_demux " "Found entity 1: embedded_system_mm_interconnect_0_rsp_demux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: embedded_system_mm_interconnect_0_cmd_mux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_mux " "Found entity 1: embedded_system_mm_interconnect_0_cmd_mux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: embedded_system_mm_interconnect_0_cmd_demux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_demux " "Found entity 1: embedded_system_mm_interconnect_0_cmd_demux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245200 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700494245207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700494245207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_003_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245208 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_003 " "Found entity 2: embedded_system_mm_interconnect_0_router_003" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700494245209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700494245209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_002_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245210 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_002 " "Found entity 2: embedded_system_mm_interconnect_0_router_002" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700494245212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700494245213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_001_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245214 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_001 " "Found entity 2: embedded_system_mm_interconnect_0_router_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700494245216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700494245216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245217 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router " "Found entity 2: embedded_system_mm_interconnect_0_router" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_switches " "Found entity 1: embedded_system_switches" {  } { { "embedded_system/synthesis/submodules/embedded_system_switches.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "embedded_system/synthesis/submodules/reg32.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/reg_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/reg_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "embedded_system/synthesis/submodules/reg_avalon_interface.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/reg_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_onchip_memory2_0 " "Found entity 1: embedded_system_onchip_memory2_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494245247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494245247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_ic_data_module " "Found entity 1: embedded_system_nios2_qsys_0_ic_data_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_nios2_qsys_0_ic_tag_module " "Found entity 2: embedded_system_nios2_qsys_0_ic_tag_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "3 embedded_system_nios2_qsys_0_bht_module " "Found entity 3: embedded_system_nios2_qsys_0_bht_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "4 embedded_system_nios2_qsys_0_register_bank_a_module " "Found entity 4: embedded_system_nios2_qsys_0_register_bank_a_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "5 embedded_system_nios2_qsys_0_register_bank_b_module " "Found entity 5: embedded_system_nios2_qsys_0_register_bank_b_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "6 embedded_system_nios2_qsys_0_dc_tag_module " "Found entity 6: embedded_system_nios2_qsys_0_dc_tag_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "7 embedded_system_nios2_qsys_0_dc_data_module " "Found entity 7: embedded_system_nios2_qsys_0_dc_data_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "8 embedded_system_nios2_qsys_0_dc_victim_module " "Found entity 8: embedded_system_nios2_qsys_0_dc_victim_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "9 embedded_system_nios2_qsys_0_nios2_oci_debug " "Found entity 9: embedded_system_nios2_qsys_0_nios2_oci_debug" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "10 embedded_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: embedded_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "11 embedded_system_nios2_qsys_0_nios2_ocimem " "Found entity 11: embedded_system_nios2_qsys_0_nios2_ocimem" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "12 embedded_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: embedded_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "13 embedded_system_nios2_qsys_0_nios2_oci_break " "Found entity 13: embedded_system_nios2_qsys_0_nios2_oci_break" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "14 embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: embedded_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "15 embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: embedded_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "16 embedded_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: embedded_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "17 embedded_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: embedded_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "18 embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: embedded_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "19 embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "20 embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "21 embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "22 embedded_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: embedded_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "23 embedded_system_nios2_qsys_0_nios2_oci_pib " "Found entity 23: embedded_system_nios2_qsys_0_nios2_oci_pib" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "24 embedded_system_nios2_qsys_0_nios2_oci_im " "Found entity 24: embedded_system_nios2_qsys_0_nios2_oci_im" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "25 embedded_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: embedded_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "26 embedded_system_nios2_qsys_0_nios2_oci " "Found entity 26: embedded_system_nios2_qsys_0_nios2_oci" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""} { "Info" "ISGN_ENTITY_NAME" "27 embedded_system_nios2_qsys_0 " "Found entity 27: embedded_system_nios2_qsys_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_mult_cell " "Found entity 1: embedded_system_nios2_qsys_0_mult_cell" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_oci_test_bench " "Found entity 1: embedded_system_nios2_qsys_0_oci_test_bench" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_test_bench " "Found entity 1: embedded_system_nios2_qsys_0_test_bench" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "D:/quartus/projects18/lab2_2/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "reg_avalon_interface.v" "" { Text "D:/quartus/projects18/lab2_2/reg_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246055 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "component_tutorial.v(13) " "Verilog HDL Module Instantiation warning at component_tutorial.v(13): ignored dangling comma in List of Port Connections" {  } { { "component_tutorial.v" "" { Text "D:/quartus/projects18/lab2_2/component_tutorial.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1700494246057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 component_tutorial " "Found entity 1: component_tutorial" {  } { { "component_tutorial.v" "" { Text "D:/quartus/projects18/lab2_2/component_tutorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "D:/quartus/projects18/lab2_2/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494246060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494246060 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(2138) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2138): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1700494246078 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(2140) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2140): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1700494246079 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(2298) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2298): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1700494246079 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(3128) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(3128): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1700494246082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "component_tutorial " "Elaborating entity \"component_tutorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700494246299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system embedded_system:U0 " "Elaborating entity \"embedded_system\" for hierarchy \"embedded_system:U0\"" {  } { { "component_tutorial.v" "U0" { Text "D:/quartus/projects18/lab2_2/component_tutorial.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494246314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"embedded_system_nios2_qsys_0\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "nios2_qsys_0" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/embedded_system.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494246388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_test_bench embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench " "Elaborating entity \"embedded_system_nios2_qsys_0_test_bench\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_test_bench" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 6121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494246935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_ic_data_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data " "Elaborating entity \"embedded_system_nios2_qsys_0_ic_data_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_ic_data" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 7146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494246999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/quartus/projects18/lab2_2/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494247206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494247206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_ic_tag_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag " "Elaborating entity \"embedded_system_nios2_qsys_0_ic_tag_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_ic_tag" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 7212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aro1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aro1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aro1 " "Found entity 1: altsyncram_aro1" {  } { { "db/altsyncram_aro1.tdf" "" { Text "D:/quartus/projects18/lab2_2/db/altsyncram_aro1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494247492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494247492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aro1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_aro1:auto_generated " "Elaborating entity \"altsyncram_aro1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_aro1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_bht_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_bht_module:embedded_system_nios2_qsys_0_bht " "Elaborating entity \"embedded_system_nios2_qsys_0_bht_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_bht_module:embedded_system_nios2_qsys_0_bht\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_bht" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 7416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_bht_module:embedded_system_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_bht_module:embedded_system_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fo1 " "Found entity 1: altsyncram_9fo1" {  } { { "db/altsyncram_9fo1.tdf" "" { Text "D:/quartus/projects18/lab2_2/db/altsyncram_9fo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494247701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494247701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9fo1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_bht_module:embedded_system_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_9fo1:auto_generated " "Elaborating entity \"altsyncram_9fo1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_bht_module:embedded_system_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_9fo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_register_bank_a_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"embedded_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_register_bank_a" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 7591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tn1 " "Found entity 1: altsyncram_9tn1" {  } { { "db/altsyncram_9tn1.tdf" "" { Text "D:/quartus/projects18/lab2_2/db/altsyncram_9tn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494247885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494247885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tn1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9tn1:auto_generated " "Elaborating entity \"altsyncram_9tn1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9tn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494247886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_register_bank_b_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"embedded_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_register_bank_b" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 7612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_atn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_atn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_atn1 " "Found entity 1: altsyncram_atn1" {  } { { "db/altsyncram_atn1.tdf" "" { Text "D:/quartus/projects18/lab2_2/db/altsyncram_atn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494248200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494248200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_atn1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_atn1:auto_generated " "Elaborating entity \"altsyncram_atn1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_atn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_dc_tag_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_tag_module:embedded_system_nios2_qsys_0_dc_tag " "Elaborating entity \"embedded_system_nios2_qsys_0_dc_tag_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_tag_module:embedded_system_nios2_qsys_0_dc_tag\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_dc_tag" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 7931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_tag_module:embedded_system_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_tag_module:embedded_system_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v0o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v0o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v0o1 " "Found entity 1: altsyncram_v0o1" {  } { { "db/altsyncram_v0o1.tdf" "" { Text "D:/quartus/projects18/lab2_2/db/altsyncram_v0o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494248520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494248520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v0o1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_tag_module:embedded_system_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_v0o1:auto_generated " "Elaborating entity \"altsyncram_v0o1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_tag_module:embedded_system_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_v0o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_dc_data_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_data_module:embedded_system_nios2_qsys_0_dc_data " "Elaborating entity \"embedded_system_nios2_qsys_0_dc_data_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_data_module:embedded_system_nios2_qsys_0_dc_data\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_dc_data" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 7988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_data_module:embedded_system_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_data_module:embedded_system_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40j1 " "Found entity 1: altsyncram_40j1" {  } { { "db/altsyncram_40j1.tdf" "" { Text "D:/quartus/projects18/lab2_2/db/altsyncram_40j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494248744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494248744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40j1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_data_module:embedded_system_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated " "Elaborating entity \"altsyncram_40j1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_data_module:embedded_system_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_dc_victim_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_victim_module:embedded_system_nios2_qsys_0_dc_victim " "Elaborating entity \"embedded_system_nios2_qsys_0_dc_victim_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_victim_module:embedded_system_nios2_qsys_0_dc_victim\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_dc_victim" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 8118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_victim_module:embedded_system_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_victim_module:embedded_system_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/quartus/projects18/lab2_2/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494248965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494248965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_victim_module:embedded_system_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_dc_victim_module:embedded_system_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_mult_cell embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell " "Elaborating entity \"embedded_system_nios2_qsys_0_mult_cell\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_mult_cell" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 9773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494248991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "D:/quartus/projects18/lab2_2/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494249123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494249123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "D:/quartus/projects18/lab2_2/db/altera_mult_add_ujt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494249934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494250021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494250040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494250069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494250092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494250128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494250210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494250251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "D:/quartus/projects18/lab2_2/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494250319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494250319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494250323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "D:/quartus/projects18/lab2_2/db/altera_mult_add_0kt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494250354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 10062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494251207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_debug embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_debug" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494251278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494251327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_ocimem embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_ocimem" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494251374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_ociram_sp_ram_module embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"embedded_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_ociram_sp_ram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494251473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494251489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7g1 " "Found entity 1: altsyncram_j7g1" {  } { { "db/altsyncram_j7g1.tdf" "" { Text "D:/quartus/projects18/lab2_2/db/altsyncram_j7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494251567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494251567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7g1 embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated " "Elaborating entity \"altsyncram_j7g1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494251568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_avalon_reg embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_avalon_reg" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494251809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_break embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_break" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494251860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_xbrk embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494251967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_dbrk embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_itrace embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_itrace" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_dtrace embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_td_mode embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifo embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_fifo" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_oci_test_bench embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_oci_test_bench:the_embedded_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"embedded_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_oci_test_bench:the_embedded_system_nios2_qsys_0_oci_test_bench\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_oci_test_bench" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252569 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "embedded_system_nios2_qsys_0_oci_test_bench " "Entity \"embedded_system_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_oci_test_bench" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2648 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1700494252570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_pib embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_pib" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_im embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_im" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_wrapper embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_tck embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_sysclk embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "embedded_system_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/quartus18/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494252879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/quartus18/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494253575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/quartus18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494253753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_onchip_memory2_0 embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"embedded_system_onchip_memory2_0\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "onchip_memory2_0" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/embedded_system.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494253858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494253874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494253889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"embedded_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700494253896 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700494253896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45o1 " "Found entity 1: altsyncram_45o1" {  } { { "db/altsyncram_45o1.tdf" "" { Text "D:/quartus/projects18/lab2_2/db/altsyncram_45o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494253973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494253973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_45o1 embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_45o1:auto_generated " "Elaborating entity \"altsyncram_45o1\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_45o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494253974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_avalon_interface embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0 " "Elaborating entity \"reg32_avalon_interface\" for hierarchy \"embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "reg32_avalon_interface_0" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/embedded_system.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1 " "Elaborating entity \"reg32\" for hierarchy \"embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\"" {  } { { "embedded_system/synthesis/submodules/reg_avalon_interface.v" "U1" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/reg_avalon_interface.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_switches embedded_system:U0\|embedded_system_switches:switches " "Elaborating entity \"embedded_system_switches\" for hierarchy \"embedded_system:U0\|embedded_system_switches:switches\"" {  } { { "embedded_system/synthesis/embedded_system.v" "switches" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/embedded_system.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"embedded_system_mm_interconnect_0\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "mm_interconnect_0" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/embedded_system.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "switches_s1_translator" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "reg32_avalon_interface_0_avalon_slave_0_agent" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router " "Elaborating entity \"embedded_system_mm_interconnect_0_router\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_001" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_001_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_002 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_002\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_002" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_002_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_003 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_003\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_003" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_003_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_limiter" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_demux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_demux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_demux_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_mux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_mux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_mux_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_demux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_demux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_demux_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_mux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_mux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_mux_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_avalon_st_adapter embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"embedded_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_irq_mapper embedded_system:U0\|embedded_system_irq_mapper:irq_mapper " "Elaborating entity \"embedded_system_irq_mapper\" for hierarchy \"embedded_system:U0\|embedded_system_irq_mapper:irq_mapper\"" {  } { { "embedded_system/synthesis/embedded_system.v" "irq_mapper" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/embedded_system.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_system:U0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller\"" {  } { { "embedded_system/synthesis/embedded_system.v" "rst_controller" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/embedded_system.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494254997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494255009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494255022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_system:U0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller_001\"" {  } { { "embedded_system/synthesis/embedded_system.v" "rst_controller_001" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/embedded_system.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494255032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:h0\"" {  } { { "component_tutorial.v" "h0" { Text "D:/quartus/projects18/lab2_2/component_tutorial.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494255046 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_embedded_system_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_embedded_system_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_itrace" { Text "D:/quartus/projects18/lab2_2/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3584 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1700494255884 "|component_tutorial|embedded_system:U0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1700494256820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.20.17:31:01 Progress: Loading sldf5131b4b/alt_sld_fab_wrapper_hw.tcl " "2023.11.20.17:31:01 Progress: Loading sldf5131b4b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494261988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494265811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494266137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494271100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494271237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494271376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494271536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494271545 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494271545 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1700494272331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5131b4b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5131b4b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf5131b4b/alt_sld_fab.v" "" { Text "D:/quartus/projects18/lab2_2/db/ip/sldf5131b4b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494272604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494272604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/quartus/projects18/lab2_2/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494272715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494272715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/quartus/projects18/lab2_2/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494272746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494272746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/quartus/projects18/lab2_2/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494272833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494272833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/quartus/projects18/lab2_2/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494272942 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/quartus/projects18/lab2_2/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494272942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494272942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/quartus/projects18/lab2_2/db/ip/sldf5131b4b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700494273049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494273049 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1700494277704 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1700494277704 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1700494277751 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1700494277751 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1700494277751 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1700494277752 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1700494277752 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700494277764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494279788 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700494281814 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494282087 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 71 " "Ignored 71 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity lights " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity lights was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700494282311 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1700494282311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus/projects18/lab2_2/output_files/component_tutorial.map.smsg " "Generated suppressed messages file D:/quartus/projects18/lab2_2/output_files/component_tutorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494282699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700494285536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700494285536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3262 " "Implemented 3262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700494286005 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700494286005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2966 " "Implemented 2966 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700494286005 ""} { "Info" "ICUT_CUT_TM_RAMS" "241 " "Implemented 241 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700494286005 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1700494286005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700494286005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700494286072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 17:31:26 2023 " "Processing ended: Mon Nov 20 17:31:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700494286072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700494286072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700494286072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700494286072 ""}
