5 18 1fd81 5 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (assign5.vcd) 2 -o (assign5.cdd) 2 -v (assign5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 assign5.v 8 33 1 
2 1 13 13 13 100010 2 1 100c 0 0 1 1 f
2 2 13 13 13 b000b 2 1 100c 0 0 1 1 e
2 3 13 13 13 b0010 3 a 138c 1 2 1 18 0 1 1 1 1 0
2 4 13 13 13 70007 0 1 1410 0 0 1 1 a
2 5 13 13 13 70010 3 35 e 3 4
2 6 14 14 14 f000f 2 1 100c 0 0 1 1 f
2 7 14 14 14 b000b 2 1 100c 0 0 1 1 e
2 8 14 14 14 b000f 3 8 138c 6 7 1 18 0 1 1 1 1 0
2 9 14 14 14 70007 0 1 1410 0 0 1 1 b
2 10 14 14 14 7000f 3 35 e 8 9
2 11 15 15 15 f000f 2 1 100c 0 0 1 1 f
2 12 15 15 15 b000b 2 1 100c 0 0 1 1 e
2 13 15 15 15 b000f 3 9 11cc 11 12 1 18 0 1 1 1 1 0
2 14 15 15 15 70007 0 1 1410 0 0 1 1 c
2 15 15 15 15 7000f 3 35 e 13 14
2 16 16 16 16 f000f 2 1 100c 0 0 1 1 f
2 17 16 16 16 b000b 2 1 100c 0 0 1 1 e
2 18 16 16 16 b000f 3 2 12cc 16 17 1 18 0 1 1 1 0 1
2 19 16 16 16 70007 0 1 1410 0 0 1 1 d
2 20 16 16 16 7000f 4 35 e 18 19
1 e 1 10 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 f 2 10 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 a 3 11 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 b 4 11 60008 1 0 0 0 1 17 1 1 0 1 0 0
1 c 5 11 6000b 1 0 0 0 1 17 1 1 0 1 0 0
1 d 6 11 6000e 1 0 0 0 1 17 1 1 0 1 1 0
4 5 f 5 5 5
4 10 f 10 10 10
4 15 f 15 15 15
4 20 f 20 20 20
3 1 main.u$0 "main.u$0" 0 assign5.v 18 31 1 
