2020,IEEE TCAD,"maj-n Logic Synthesis for Emerging Technology.",Augusto Neutzling; Felipe S. Marranghello; Jody Maick Matos; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2019.2897704,null,J,no_arxiv,1
2020,IEEE TCAD,"Parallel Combinational Equivalence Checking.",Vinicius N. Possani; Alan Mishchenko; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1109/TCAD.2019.2946254,null,J,no_arxiv,0
2019,IEEE TCAD,"Efficiently Mapping VLSI Circuits With Simple Cells.",Jody Maick Matos; Jordi Carrabina; André Inácio Reis,https://doi.org/10.1109/TCAD.2018.2818709,null,J,no_arxiv,1
2019,IEEE TCAD,"Effective Logic Synthesis for Threshold Logic Circuit Design.",Augusto Neutzling; Jody Maick Matos; Alan Mishchenko; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2018.2834434,null,J,no_arxiv,0
2019,IEEE TVLSI,"Four-Level Forms for Memristive Material Implication Logic.",Felipe S. Marranghello; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TVLSI.2019.2890843,null,J,no_arxiv,1
2018,IEEE TCAD,"A Simple and Effective Heuristic Method for Threshold Logic Identification.",Augusto Neutzling; Mayler G. A. Martins; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2017.2729403,null,J,no_arxiv,3
2018,ICCAD,"Unlocking fine-grain parallelism for AIG rewriting.",Vinicius N. Possani; Yi-Shan Lu; Alan Mishchenko; Keshav Pingali; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1145/3240765.3240861,top,C,no_arxiv,0
2017,IEEE TCAD,"Transistor Count Optimization in IG FinFET Network Design.",Vinicius N. Possani; André Inácio Reis; Renato P. Ribas; Felipe S. Marques; Leomar S. da Rosa Jr.,https://doi.org/10.1109/TCAD.2016.2629451,null,J,no_arxiv,0
2017,ASP-DAC,"Fast-extract with cube hashing.",Bruno de O. Schmitt; Alan Mishchenko; Victor N. Kravets; Robert K. Brayton; André Inácio Reis,https://doi.org/10.1109/ASPDAC.2017.7858311,null,C,no_arxiv,0
2016,IEEE TVLSI,"Graph-Based Transistor Network Generation Method for Supergate Design.",Vinicius Neves Possani; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas; Felipe de Souza Marques; Leomar Soares da Rosa Jr.,https://doi.org/10.1109/TVLSI.2015.2410764,null,J,no_arxiv,12
2015,JETCAS,"Factored Forms for Memristive Material Implication Stateful Logic.",Felipe S. Marranghello; Vinicius Callegaro; Mayler G. A. Martins; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/JETCAS.2015.2426511,null,J,no_arxiv,7
2015,ICCAD,"Threshold Logic Synthesis Based on Cut Pruning.",Augusto Neutzling; Jody Maick Matos; André Inácio Reis; Renato P. Ribas; Alan Mishchenko,https://doi.org/10.1109/ICCAD.2015.7372610,top,C,no_arxiv,9
2015,ICCD,"SOP based logic synthesis for memristive IMPLY stateful logic.",Felipe S. Marranghello; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/ICCD.2015.7357108,null,C,no_arxiv,5
2015,ICCD,"Bottom-up disjoint-support decomposition based on cofactor and boolean difference analysis.",Vinicius Callegaro; Felipe S. Marranghello; Mayler G. A. Martins; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1109/ICCD.2015.7357181,null,C,no_arxiv,2
