m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1
Emmio
Z1 w1618428490
Z2 DPx4 work 8 mmio_pkg 0 22 dW5zW5Z][nZ[ecRh]Z1;_1
Z3 DPx4 work 11 vhdmmio_pkg 0 22 i`WG[BfaEJEHCeJZj[cKD2
Z4 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z5 DPx8 synopsys 10 attributes 0 22 dc>JdEHRM@6GGENe5bZ?D1
Z6 DPx4 ieee 14 std_logic_misc 0 22 dN]HY6l5ohPcZ:TaC@B;53
Z7 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z8 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 27
R0
Z9 8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/mmio.gen.vhd
Z10 F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/mmio.gen.vhd
l0
L12 1
VJNnP`KS?=C`@GWZgM3LVm2
!s100 KO^[_`TR>WmPJ><=K8<AF0
Z11 OV;C;2020.1;71
32
Z12 !s110 1618428728
!i10b 1
Z13 !s108 1618428728.000000
Z14 !s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/not_in_project|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/mmio.gen.vhd|
Z15 !s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/mmio.gen.vhd|
!i113 1
Z16 o-quiet -work /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/not_in_project -check_synthesis -lint -rangecheck -pedanticerrors -explicit
Z17 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
R6
R7
R8
DEx4 work 4 mmio 0 22 JNnP`KS?=C`@GWZgM3LVm2
!i122 27
l126
L125 2496
VVG`JHb485Z^19blXDEMmG1
!s100 mIM_b`do9zGUj[a;PnD`C0
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Pmmio_pkg
R3
R4
R5
R6
R7
R8
!i122 26
w1618428630
R0
8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd
F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd
l0
L11 1
VdW5zW5Z][nZ[ecRh]Z1;_1
!s100 QH];PiE0CChlRHP@^=S?<3
R11
32
!s110 1618428630
!i10b 1
!s108 1618428630.000000
!s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/not_in_project|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd|
!s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd|
!i113 1
R16
R17
Pparallelpatterns_pkg
R5
R6
R4
R7
R8
!i122 0
w1618325840
R0
8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd
F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd
l0
L26 1
VY8;i]D=]lU3Xil8ZDP6bV0
!s100 ejj=<jdV;9Y2f>mIz79`:0
R11
32
Z18 !s110 1618408976
!i10b 1
Z19 !s108 1618408976.000000
!s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/not_in_project|-defercheck|-nocheck|-permissive|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd|
!s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd|
!i113 1
Z20 o-permissive -quiet -work /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/not_in_project -defercheck -nocheck -explicit
R17
Epricesummarywriter
Z21 w1618421608
R4
R7
R8
!i122 4
R0
Z22 8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/PriceSummaryWriter.gen.vhd
Z23 F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/PriceSummaryWriter.gen.vhd
l0
L21 1
V>R[KW1Hj[P?hNRUBWMH4U1
!s100 hBHjJ[4_CeAK9KQn8EPf=0
R11
32
Z24 !s110 1618421622
!i10b 1
Z25 !s108 1618421622.000000
Z26 !s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/not_in_project|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/PriceSummaryWriter.gen.vhd|
Z27 !s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/PriceSummaryWriter.gen.vhd|
!i113 1
R16
R17
Aimplementation
R4
R7
R8
DEx4 work 18 pricesummarywriter 0 22 >R[KW1Hj[P?hNRUBWMH4U1
!i122 4
l186
L185 3
V]DDFkbEf[d[ZD0_B3KCj[2
!s100 ?S1<jV>ZE8]a9<Sz?gnFI2
R11
32
R24
!i10b 1
R25
R26
R27
!i113 1
R16
R17
Pstream_pkg
R4
R5
R6
R7
R8
!i122 2
Z28 w1618325957
R0
Z29 8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/4DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd
Z30 F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/4DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd
l0
L20 1
V4ATENknD^DlMa05A]DZ2^3
!s100 H^bnO5B8FSCTl4z79U=Xe1
R11
32
b1
R18
!i10b 1
R19
Z31 !s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/not_in_project|-defercheck|-nocheck|-permissive|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/4DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd|
Z32 !s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/4DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd|
!i113 1
R20
R17
Bbody
DPx4 work 10 stream_pkg 0 22 4ATENknD^DlMa05A]DZ2^3
R4
R5
R6
R7
R8
!i122 2
l0
L440 1
VG7b_6UgPS3^@BP?jFNh<H0
!s100 9BWeX6E9dE>dIJHnMf5Vf0
R11
32
R18
!i10b 1
R19
R31
R32
!i113 1
R20
R17
Ptpch_pkg
R5
R6
R4
R7
R8
!i122 1
w1618408807
R0
8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd
F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd
l0
L10 1
V<iK@I4CoVZGUBSDeS?MW60
!s100 A7M=nn=cgbKGn3Xn2Yn860
R11
32
R18
!i10b 1
R19
!s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/not_in_project|-defercheck|-nocheck|-permissive|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd|
!s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd|
!i113 1
R20
R17
Pvhdmmio_pkg
R7
R8
!i122 16
R21
d/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl
8/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/vhdmmio_pkg.gen.vhd
F/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/vhdmmio_pkg.gen.vhd
l0
L6 1
Vi`WG[BfaEJEHCeJZj[cKD2
!s100 Gj9fnN]3jIZhUCcJ;l[Pl3
R11
32
!s110 1618424191
!i10b 1
!s108 1618424191.000000
!s90 -modelsimini|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini|-quiet|-work|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/not_in_project|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/vhdmmio_pkg.gen.vhd|
!s107 /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/writer_interface/vhdmmio_pkg.gen.vhd|
!i113 1
R16
R17
