# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../simulation/load_mem.sv" \
"../../../../../sources/memory.sv" \
"../../../../../simulation/read_mem.sv" \
"../../../../../simulation/fft_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
