INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:152]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:153]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:156]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:157]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:158]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:159]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:160]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:161]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:162]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:163]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:164]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:167]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:170]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:172]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:173]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:174]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:176]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:177]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:178]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:179]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:180]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:181]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 153 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:199]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:205]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:207]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:209]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:211]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 209 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:240]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 155 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:244]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 156 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:245]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 175 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:252]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 174 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 157 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:266]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 164 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:267]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 178 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:283]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:284]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 161 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:328]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 165 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:329]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 168 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 171 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 176 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 179 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:347]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 158 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:417]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 152 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:425]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 207 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:454]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 159 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:461]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 162 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:462]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 166 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 169 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 172 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 180 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:476]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 205 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:481]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 177 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:547]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 154 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:548]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 163 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 167 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 170 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 173 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:587]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 160 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:590]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 284 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:592]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 181 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:594]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 283 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 211 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:644]
WARNING: [VRFC 10-3380] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
WARNING: [VRFC 10-3380] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [VRFC 10-3380] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [VRFC 10-3380] identifier 'WData_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
