Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Wed Mar 20 07:00:06 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_b_i_0/Q_reg[5]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_b0p0/add_2985/CLOCK_r_REG129_S12
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_b_i_0/Q_reg[5]/CK (DFFR_X1)                      0.00       0.00 r
  DP/reg_b_i_0/Q_reg[5]/QN (DFFR_X1)                      0.08       0.08 f
  U7175/ZN (XNOR2_X1)                                     0.07       0.16 f
  U7493/ZN (INV_X1)                                       0.05       0.20 r
  U15312/ZN (NAND4_X1)                                    0.05       0.26 f
  U6430/ZN (AND2_X1)                                      0.05       0.30 f
  U6411/ZN (XNOR2_X1)                                     0.05       0.36 f
  U10859/ZN (XNOR2_X1)                                    0.06       0.42 f
  U15340/S (FA_X1)                                        0.14       0.56 r
  U8522/Z (XOR2_X1)                                       0.09       0.65 r
  U15507/ZN (XNOR2_X1)                                    0.07       0.73 r
  U8734/ZN (XNOR2_X1)                                     0.07       0.79 r
  U7470/Z (XOR2_X1)                                       0.08       0.87 r
  U15591/S (FA_X1)                                        0.13       1.00 f
  DP/MULT_b0p0/add_2985/B[5] (iir_filter_DW01_add_6)      0.00       1.00 f
  DP/MULT_b0p0/add_2985/U324/ZN (NOR2_X1)                 0.05       1.05 r
  DP/MULT_b0p0/add_2985/U451/ZN (OAI21_X1)                0.03       1.08 f
  DP/MULT_b0p0/add_2985/U491/ZN (AOI21_X1)                0.06       1.14 r
  DP/MULT_b0p0/add_2985/U489/ZN (OAI21_X1)                0.04       1.18 f
  DP/MULT_b0p0/add_2985/CLOCK_r_REG129_S12/D (DFFS_X1)
                                                          0.01       1.19 f
  data arrival time                                                  1.19

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_b0p0/add_2985/CLOCK_r_REG129_S12/CK (DFFS_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.30


1
