# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Practica_6_UART_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_6_UART {C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_6_UART/receiver.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:58:21 on Mar 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_6_UART" C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_6_UART/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 09:58:21 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_6_UART {C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_6_UART/receiver_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:58:21 on Mar 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_6_UART" C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_6_UART/receiver_tb.v 
# -- Compiling module receiver_tb
# 
# Top level modules:
# 	receiver_tb
# End time: 09:58:21 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  receiver_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" receiver_tb 
# Start time: 09:58:21 on Mar 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "receiver(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.receiver_tb(fast)
# Loading work.receiver(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Tiempo:             15010000 | Enviando Byte: 36 | Parity Type: 1
# Tiempo:            101810000 | Serial Data Sent: 10110110001
# Transmission completed successfully at            101810000
# Tiempo:            115490000 | Enviando Byte: ff | Parity Type: 1
# Tiempo:            202290000 | Serial Data Sent: 11111111111
# Transmission completed successfully at            202290000
# Tiempo:            215970000 | Enviando Byte: fe | Parity Type: 1
# Tiempo:            302770000 | Serial Data Sent: 10111111111
# ERROR: Parity Error detected at            302770000
# Tiempo:            316450000 | Enviando Byte: fd | Parity Type: 1
# Tiempo:            403250000 | Serial Data Sent: 11011111111
# ERROR: Parity Error detected at            403250000
add wave -position insertpoint  \
sim:/receiver_tb/DUT/parity_type \
sim:/receiver_tb/DUT/parity_error \
sim:/receiver_tb/DUT/parallel_out \
sim:/receiver_tb/DUT/active_state \
sim:/receiver_tb/DUT/parity_type_reg \
sim:/receiver_tb/DUT/parity_bit \
sim:/receiver_tb/DUT/clock_ctr \
sim:/receiver_tb/DUT/d_idx
run -all
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.receiver_tb(fast)
# Loading work.receiver(fast)
run -all
# Tiempo:             15010000 | Enviando Byte: 36 | Parity Type: 1
# Tiempo:            101810000 | Serial Data Sent: 10110110001
# Transmission completed successfully at            101810000
# Tiempo:            115490000 | Enviando Byte: ff | Parity Type: 1
# Tiempo:            202290000 | Serial Data Sent: 11111111111
# Transmission completed successfully at            202290000
# Tiempo:            215970000 | Enviando Byte: fe | Parity Type: 1
# Tiempo:            302770000 | Serial Data Sent: 10111111111
# ERROR: Parity Error detected at            302770000
# Tiempo:            316450000 | Enviando Byte: fd | Parity Type: 1
# Tiempo:            403250000 | Serial Data Sent: 11011111111
# ERROR: Parity Error detected at            403250000
