/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [22:0] _05_;
  wire [3:0] _06_;
  wire [5:0] _07_;
  reg [21:0] _08_;
  wire [5:0] _09_;
  wire [15:0] _10_;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [22:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_69z = ~((celloutsig_0_52z | celloutsig_0_53z) & celloutsig_0_35z);
  assign celloutsig_1_5z = ~((celloutsig_1_0z[9] | celloutsig_1_3z) & celloutsig_1_2z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | in_data[47]) & (celloutsig_0_1z | celloutsig_0_2z[1]));
  assign celloutsig_1_2z = ~((_01_ | celloutsig_1_0z[6]) & (celloutsig_1_0z[10] | in_data[166]));
  assign celloutsig_1_6z = ~((celloutsig_1_0z[8] | celloutsig_1_3z) & (_02_ | celloutsig_1_2z));
  assign celloutsig_1_13z = ~((celloutsig_1_6z | in_data[169]) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_1_18z = ~((celloutsig_1_6z | celloutsig_1_0z[0]) & (celloutsig_1_3z | celloutsig_1_17z[1]));
  assign celloutsig_1_19z = ~((celloutsig_1_13z | in_data[134]) & (celloutsig_1_10z | celloutsig_1_15z));
  assign celloutsig_0_11z = ~((celloutsig_0_1z | _03_) & (celloutsig_0_6z | in_data[36]));
  assign celloutsig_0_19z = ~((celloutsig_0_4z[1] | celloutsig_0_3z) & (in_data[57] | in_data[91]));
  assign celloutsig_0_30z = ~((celloutsig_0_28z | celloutsig_0_6z) & (celloutsig_0_14z[3] | celloutsig_0_9z));
  assign celloutsig_0_4z = { _04_[2:1], celloutsig_0_3z } + celloutsig_0_2z[2:0];
  assign celloutsig_0_5z = { celloutsig_0_4z[1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } + { celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_8z = { _05_[18:17], _03_, celloutsig_0_7z } + { celloutsig_0_5z[3:1], celloutsig_0_3z };
  assign celloutsig_1_17z = { in_data[191], celloutsig_1_15z, celloutsig_1_6z } + { celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_2z = { _06_[3], _05_[22:20] } + { _04_[3:1], celloutsig_0_1z };
  reg [15:0] _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _27_ <= 16'h0000;
    else _27_ <= in_data[21:6];
  assign { _10_[15:14], _06_[3], _05_[22:17], _03_, _05_[15], _04_[3:1], _10_[1:0] } = _27_;
  reg [5:0] _28_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _28_ <= 6'h00;
    else _28_ <= in_data[117:112];
  assign { _07_[5:4], _02_, _07_[2:1], _01_ } = _28_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[128])
    if (clkin_data[128]) _08_ <= 22'h000000;
    else _08_ <= { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z };
  reg [5:0] _30_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _30_ <= 6'h00;
    else _30_ <= in_data[63:58];
  assign { _00_, _09_[4:0] } = _30_;
  assign celloutsig_1_4z = { celloutsig_1_2z, _07_[5:4], _02_, _07_[2:1], _01_ } & { celloutsig_1_3z, _07_[5:4], _02_, _07_[2:1], _01_ };
  assign celloutsig_1_8z = in_data[131:118] & { in_data[159:148], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_12z = { in_data[55:44], celloutsig_0_3z } & { celloutsig_0_2z[1], celloutsig_0_1z, _00_, _09_[4:0], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_14z = { _00_, _09_[4:1] } & { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_20z = { _10_[15:14], _06_[3], _05_[22:20] } & { in_data[80:76], celloutsig_0_1z };
  assign celloutsig_0_33z = celloutsig_0_32z[9:7] <= { celloutsig_0_27z, celloutsig_0_30z, celloutsig_0_22z };
  assign celloutsig_0_6z = _05_[20:17] <= { _04_[2:1], _10_[1], celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[159:156], celloutsig_1_3z } <= in_data[102:98];
  assign celloutsig_0_35z = ! celloutsig_0_23z[21:19];
  assign celloutsig_0_43z = ! { celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_52z = ! { celloutsig_0_12z[10:6], celloutsig_0_11z };
  assign celloutsig_0_85z = ! { celloutsig_0_13z[2:0], celloutsig_0_69z, celloutsig_0_8z, celloutsig_0_84z, celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_43z };
  assign celloutsig_1_11z = ! { _08_[15:13], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_14z = ! in_data[139:120];
  assign celloutsig_0_15z = ! { celloutsig_0_12z[3:2], celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_27z = ! { celloutsig_0_20z[5:1], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_9z = { _10_[14], celloutsig_0_3z, celloutsig_0_1z } !== celloutsig_0_5z[3:1];
  assign celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_10z } !== in_data[190:187];
  assign celloutsig_0_32z = ~ { celloutsig_0_23z[21:13], celloutsig_0_6z };
  assign celloutsig_1_0z = ~ in_data[121:111];
  assign celloutsig_0_13z = ~ { celloutsig_0_8z[2:0], celloutsig_0_7z };
  assign celloutsig_0_18z = ~ { celloutsig_0_12z[9:5], celloutsig_0_6z };
  assign celloutsig_0_53z = | { _10_[1:0], celloutsig_0_33z, celloutsig_0_52z };
  assign celloutsig_0_7z = | { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_1z = | in_data[28:25];
  assign celloutsig_0_50z = celloutsig_0_22z & in_data[34];
  assign celloutsig_0_84z = celloutsig_0_50z & celloutsig_0_17z;
  assign celloutsig_1_3z = in_data[146] & in_data[103];
  assign celloutsig_1_10z = celloutsig_1_7z & celloutsig_1_4z[3];
  assign celloutsig_0_17z = celloutsig_0_15z & in_data[21];
  assign celloutsig_0_22z = celloutsig_0_17z & celloutsig_0_5z[2];
  assign celloutsig_0_28z = celloutsig_0_4z[2] & celloutsig_0_23z[5];
  assign celloutsig_0_29z = celloutsig_0_8z[3] & _05_[17];
  assign celloutsig_0_23z = { celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_7z } >> { in_data[84:73], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_11z };
  assign _04_[0] = celloutsig_0_1z;
  assign { _05_[16], _05_[14], _05_[11], _05_[3], _05_[1:0] } = { _03_, _04_[3], celloutsig_0_27z, celloutsig_0_69z, celloutsig_0_19z, celloutsig_0_6z };
  assign _06_[2:0] = _05_[22:20];
  assign { _07_[3], _07_[0] } = { _02_, _01_ };
  assign _09_[5] = _00_;
  assign _10_[13:2] = { _06_[3], _05_[22:17], _03_, _05_[15], _04_[3:1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
