# Basic OR logic gate
#
# in_1  -1-+---\
#          | or |-3- out
# in_2  -2-+---/

.chipsets:
input in_1
input in_2
output out
nand nand1
nand nand2

.links:
in_1:1 nand1:1
in_2:1 nand1:2
nand1:3 nand2:1
nand1:3 nand2:2
output:out nand2:3
