Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Alex/Documents/Labs/FullAdder/FullAdder_4b_tb_isim_beh.exe -prj C:/Users/Alex/Documents/Labs/FullAdder/FullAdder_4b_tb_beh.prj work.FullAdder_4b_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Alex/Documents/Labs/FullAdder/FullAdder-1b.v" into library work
Analyzing Verilog file "C:/Users/Alex/Documents/Labs/FullAdder/FullAdder_4b.v" into library work
Analyzing Verilog file "C:/Users/Alex/Documents/Labs/FullAdder/FullAdder_4b_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Alex/Documents/Labs/FullAdder/FullAdder_4b.v" Line 11: Size mismatch in connection of port <carry_in>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 103616 KB
Fuse CPU Usage: 967 ms
Compiling module FullAdder_1b
Compiling module FullAdder_4b
Compiling module FullAdder_4b_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Users/Alex/Documents/Labs/FullAdder/FullAdder_4b_tb_isim_beh.exe
Fuse Memory Usage: 107184 KB
Fuse CPU Usage: 1076 ms
