--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Test.twx Test.ncd -o Test.twr Test.pcf -ucf VGA.ucf

Design file:              Test.ncd
Physical constraint file: Test.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RESET       |    1.241(R)|      SLOW  |    2.366(R)|      SLOW  |clk_BUFGP         |   0.000|
kbclk       |    0.380(R)|      FAST  |    1.522(R)|      SLOW  |clk_BUFGP         |   0.000|
kbdata      |    0.821(R)|      FAST  |    0.668(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
ledout<0>     |        11.679(R)|      SLOW  |         3.526(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<1>     |        11.439(R)|      SLOW  |         3.422(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<2>     |        11.906(R)|      SLOW  |         3.604(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<3>     |        11.511(R)|      SLOW  |         3.468(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<4>     |        11.461(R)|      SLOW  |         3.446(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<5>     |        12.506(R)|      SLOW  |         3.990(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<6>     |        12.072(R)|      SLOW  |         3.659(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<7>     |        12.079(R)|      SLOW  |         3.646(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<0> |        13.351(R)|      SLOW  |         3.915(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<1> |        13.549(R)|      SLOW  |         3.842(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<2> |        13.733(R)|      SLOW  |         3.944(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<3> |        14.098(R)|      SLOW  |         4.110(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<4> |        13.706(R)|      SLOW  |         4.046(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<5> |        13.198(R)|      SLOW  |         3.772(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<6> |        14.215(R)|      SLOW  |         4.081(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<8> |        13.749(R)|      SLOW  |         4.036(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<9> |        13.485(R)|      SLOW  |         4.070(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<10>|        13.695(R)|      SLOW  |         4.181(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<11>|        14.401(R)|      SLOW  |         4.310(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.142|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 15 00:04:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 771 MB



