Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_xlconstant_1_1'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_xlconstant_1_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 9)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_xlconstant_1_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_xlconstant_1_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 9)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_xlconcat_1_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_xlconcat_1_0 (xilinx.com:ip:xlconcat:2.1 (Rev. 6)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_xlconcat_0_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1 (Rev. 6)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_proc_sys_reset_base_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of m3_for_arty_a7_proc_sys_reset_base_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 16)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'm3_for_arty_a7_proc_sys_reset_base_0'. Restoring to previous valid configuration.


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 -user_name m3_for_arty_a7_proc_sys_reset_base_0
set_property -dict "\
  CONFIG.C_AUX_RESET_HIGH {1} \
  CONFIG.C_AUX_RST_WIDTH {1} \
  CONFIG.C_EXT_RESET_HIGH {1} \
  CONFIG.C_EXT_RST_WIDTH {1} \
  CONFIG.C_NUM_BUS_RST {1} \
  CONFIG.C_NUM_INTERCONNECT_ARESETN {1} \
  CONFIG.C_NUM_PERP_ARESETN {1} \
  CONFIG.C_NUM_PERP_RST {1} \
  CONFIG.Component_Name {m3_for_arty_a7_proc_sys_reset_base_0} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
  CONFIG.USE_BOARD_FLOW {true} \
  CONFIG.aux_reset.INSERT_VIP {0} \
  CONFIG.aux_reset.POLARITY {ACTIVE_LOW} \
  CONFIG.bus_struct_reset.INSERT_VIP {0} \
  CONFIG.bus_struct_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.bus_struct_reset.TYPE {INTERCONNECT} \
  CONFIG.clock.ASSOCIATED_BUSIF {} \
  CONFIG.clock.ASSOCIATED_PORT {} \
  CONFIG.clock.ASSOCIATED_RESET {mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset} \
  CONFIG.clock.CLK_DOMAIN {} \
  CONFIG.clock.FREQ_HZ {100000000} \
  CONFIG.clock.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clock.INSERT_VIP {0} \
  CONFIG.clock.PHASE {0.0} \
  CONFIG.dbg_reset.INSERT_VIP {0} \
  CONFIG.dbg_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.ext_reset.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.ext_reset.INSERT_VIP {0} \
  CONFIG.ext_reset.POLARITY {ACTIVE_LOW} \
  CONFIG.interconnect_low_rst.INSERT_VIP {0} \
  CONFIG.interconnect_low_rst.POLARITY {ACTIVE_LOW} \
  CONFIG.interconnect_low_rst.TYPE {INTERCONNECT} \
  CONFIG.mb_rst.INSERT_VIP {0} \
  CONFIG.mb_rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.mb_rst.TYPE {PROCESSOR} \
  CONFIG.peripheral_high_rst.INSERT_VIP {0} \
  CONFIG.peripheral_high_rst.POLARITY {ACTIVE_HIGH} \
  CONFIG.peripheral_high_rst.TYPE {PERIPHERAL} \
  CONFIG.peripheral_low_rst.INSERT_VIP {0} \
  CONFIG.peripheral_low_rst.POLARITY {ACTIVE_LOW} \
  CONFIG.peripheral_low_rst.TYPE {PERIPHERAL} " [get_ips m3_for_arty_a7_proc_sys_reset_base_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_proc_sys_reset_DAPLink_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_proc_sys_reset_DAPLink_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 16)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_i_sysresetn_or_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_i_sysresetn_or_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 4)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_i_peripheral_aresetn1_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_i_peripheral_aresetn1_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 4)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_i_inv_sysresetn1_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_i_inv_sysresetn1_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 4)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_i_inv_dbgresetn_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_i_inv_dbgresetn_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 4)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_i_interconnect_aresetn_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_i_interconnect_aresetn_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 4)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_clk_wiz_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of m3_for_arty_a7_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 15)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '12.000' to '10.000' has been ignored for IP 'm3_for_arty_a7_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'MMCM_COMPENSATION' from 'AUTO' to 'ZHOLD' has been ignored for IP 'm3_for_arty_a7_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'MMCM_CLKOUT0_DIVIDE_F' from '24.000' to '20.000' has been ignored for IP 'm3_for_arty_a7_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'MMCM_CLKOUT1_DIVIDE' from '24' to '20' has been ignored for IP 'm3_for_arty_a7_clk_wiz_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name m3_for_arty_a7_clk_wiz_0_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {833.33} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {833.33} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFGCE} \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.0} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFGCE} \
  CONFIG.CLKOUT2_JITTER {151.636} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50.0} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFGCE} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFGCE} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFGCE} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFGCE} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFGCE} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {m3_for_arty_a7_clk_wiz_0_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {20} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {false} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {100.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {true} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {true} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} " [get_ips m3_for_arty_a7_clk_wiz_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_blk_mem_gen_0_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 9)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:48 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_xip_quad_spi_0_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_axi_xip_quad_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 32)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 37)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_single_spi_0_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_axi_single_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 32)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_quad_spi_0_1'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_axi_quad_spi_0_1 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 32)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_quad_spi_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of m3_for_arty_a7_axi_quad_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 32)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'qspi_flash' on parameter 'QSPI Board Interface' due to the following failure - 
Value 'qspi_flash' is out of the range for parameter 'QSPI Board Interface(QSPI_BOARD_INTERFACE)' for BD Cell 'm3_for_arty_a7_axi_quad_spi_0_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 -user_name m3_for_arty_a7_axi_quad_spi_0_0
set_property -dict "\
  CONFIG.AXI_LITE.ADDR_WIDTH {7} \
  CONFIG.AXI_LITE.ARUSER_WIDTH {0} \
  CONFIG.AXI_LITE.AWUSER_WIDTH {0} \
  CONFIG.AXI_LITE.BUSER_WIDTH {0} \
  CONFIG.AXI_LITE.CLK_DOMAIN {} \
  CONFIG.AXI_LITE.DATA_WIDTH {32} \
  CONFIG.AXI_LITE.FREQ_HZ {100000000} \
  CONFIG.AXI_LITE.HAS_BRESP {1} \
  CONFIG.AXI_LITE.HAS_BURST {0} \
  CONFIG.AXI_LITE.HAS_CACHE {0} \
  CONFIG.AXI_LITE.HAS_LOCK {0} \
  CONFIG.AXI_LITE.HAS_PROT {0} \
  CONFIG.AXI_LITE.HAS_QOS {0} \
  CONFIG.AXI_LITE.HAS_REGION {0} \
  CONFIG.AXI_LITE.HAS_RRESP {1} \
  CONFIG.AXI_LITE.HAS_WSTRB {1} \
  CONFIG.AXI_LITE.ID_WIDTH {0} \
  CONFIG.AXI_LITE.INSERT_VIP {0} \
  CONFIG.AXI_LITE.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_LITE.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_LITE.NUM_READ_THREADS {1} \
  CONFIG.AXI_LITE.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_LITE.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_LITE.PHASE {0.0} \
  CONFIG.AXI_LITE.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_LITE.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_LITE.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_LITE.RUSER_WIDTH {0} \
  CONFIG.AXI_LITE.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_LITE.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_LITE.WUSER_WIDTH {0} \
  CONFIG.Async_Clk {0} \
  CONFIG.C_BYTE_LEVEL_INTERRUPT_EN {0} \
  CONFIG.C_DUAL_QUAD_MODE {0} \
  CONFIG.C_FAMILY {artix7} \
  CONFIG.C_FIFO_DEPTH {256} \
  CONFIG.C_INSTANCE {axi_quad_spi_inst} \
  CONFIG.C_NUM_SS_BITS {1} \
  CONFIG.C_NUM_TRANSFER_BITS {8} \
  CONFIG.C_SCK_RATIO {16} \
  CONFIG.C_SCK_RATIO1 {1} \
  CONFIG.C_SELECT_XPM {0} \
  CONFIG.C_SHARED_STARTUP {0} \
  CONFIG.C_SPI_MEMORY {1} \
  CONFIG.C_SPI_MEM_ADDR_BITS {24} \
  CONFIG.C_SPI_MODE {0} \
  CONFIG.C_SUB_FAMILY {artix7} \
  CONFIG.C_S_AXI4_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S_AXI4_HIGHADDR {0x00000000} \
  CONFIG.C_S_AXI4_ID_WIDTH {4} \
  CONFIG.C_TYPE_OF_AXI4_INTERFACE {0} \
  CONFIG.C_USE_STARTUP {1} \
  CONFIG.C_USE_STARTUP_INT {1} \
  CONFIG.C_XIP_MODE {0} \
  CONFIG.C_XIP_PERF_MODE {1} \
  CONFIG.Component_Name {m3_for_arty_a7_axi_quad_spi_0_0} \
  CONFIG.FIFO_INCLUDED {1} \
  CONFIG.Master_mode {1} \
  CONFIG.Multiples16 {1} \
  CONFIG.QSPI_BOARD_INTERFACE {qspi_flash} \
  CONFIG.SPI_0.BOARD.ASSOCIATED_PARAM {QSPI_BOARD_INTERFACE} \
  CONFIG.UC_FAMILY {0} \
  CONFIG.USE_BOARD_FLOW {true} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {EDGE_RISING} \
  CONFIG.lite_clk.ASSOCIATED_BUSIF {AXI_LITE} \
  CONFIG.lite_clk.ASSOCIATED_PORT {} \
  CONFIG.lite_clk.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.lite_clk.CLK_DOMAIN {} \
  CONFIG.lite_clk.FREQ_HZ {100000000} \
  CONFIG.lite_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.lite_clk.INSERT_VIP {0} \
  CONFIG.lite_clk.PHASE {0.0} \
  CONFIG.lite_reset.INSERT_VIP {0} \
  CONFIG.lite_reset.POLARITY {ACTIVE_LOW} \
  CONFIG.spi_clk.ASSOCIATED_BUSIF {SPI_0} \
  CONFIG.spi_clk.ASSOCIATED_PORT {} \
  CONFIG.spi_clk.ASSOCIATED_RESET {} \
  CONFIG.spi_clk.CLK_DOMAIN {} \
  CONFIG.spi_clk.FREQ_HZ {100000000} \
  CONFIG.spi_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.spi_clk.INSERT_VIP {0} \
  CONFIG.spi_clk.PHASE {0.0} " [get_ips m3_for_arty_a7_axi_quad_spi_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_protocol_convert_0_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_axi_protocol_convert_0_0 (xilinx.com:ip:axi_protocol_converter:2.1 (Rev. 33)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_interconnect_0_1'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_axi_interconnect_0_1 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 34)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 34)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_gpio_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of m3_for_arty_a7_axi_gpio_1_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 35)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'push_buttons_4bits' on parameter 'GPIO2 BOARD INTERFACE' due to the following failure - 
Value 'push_buttons_4bits' is out of the range for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' for BD Cell 'm3_for_arty_a7_axi_gpio_1_0' . Valid values are - Custom, som240_1_connector_bank45_gpio
. Restoring to an old valid value of 'Custom'

Unable to set the value 'rgb_led' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'rgb_led' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'm3_for_arty_a7_axi_gpio_1_0' . Valid values are - Custom, som240_1_connector_bank45_gpio
. Restoring to an old valid value of 'Custom'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_gpio:2.0 -user_name m3_for_arty_a7_axi_gpio_1_0
set_property -dict "\
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_INPUTS_2 {0} \
  CONFIG.C_ALL_OUTPUTS {0} \
  CONFIG.C_ALL_OUTPUTS_2 {0} \
  CONFIG.C_DOUT_DEFAULT {0x00000000} \
  CONFIG.C_DOUT_DEFAULT_2 {0x00000000} \
  CONFIG.C_GPIO2_WIDTH {32} \
  CONFIG.C_GPIO_WIDTH {32} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_TRI_DEFAULT {0xFFFFFFFF} \
  CONFIG.C_TRI_DEFAULT_2 {0xFFFFFFFF} \
  CONFIG.Component_Name {m3_for_arty_a7_axi_gpio_1_0} \
  CONFIG.GPIO.BOARD.ASSOCIATED_PARAM {GPIO_BOARD_INTERFACE} \
  CONFIG.GPIO2_BOARD_INTERFACE {push_buttons_4bits} \
  CONFIG.GPIO_BOARD_INTERFACE {rgb_led} \
  CONFIG.IP2INTC_IRQ.PortWidth {1} \
  CONFIG.IP2INTC_IRQ.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.S_AXI.ADDR_WIDTH {9} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {0} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.0} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_ACLK.CLK_DOMAIN {} \
  CONFIG.S_AXI_ACLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_ACLK.PHASE {0.0} \
  CONFIG.S_AXI_ARESETN.INSERT_VIP {0} \
  CONFIG.S_AXI_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.USE_BOARD_FLOW {true} " [get_ips m3_for_arty_a7_axi_gpio_1_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_gpio_0_1'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_axi_gpio_0_1 (xilinx.com:ip:axi_gpio:2.0 (Rev. 35)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_gpio_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of m3_for_arty_a7_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 35)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'dip_switches_4bits' on parameter 'GPIO2 BOARD INTERFACE' due to the following failure - 
Value 'dip_switches_4bits' is out of the range for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' for BD Cell 'm3_for_arty_a7_axi_gpio_0_0' . Valid values are - Custom, som240_1_connector_bank45_gpio
. Restoring to an old valid value of 'Custom'

Unable to set the value 'led_4bits' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'led_4bits' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'm3_for_arty_a7_axi_gpio_0_0' . Valid values are - Custom, som240_1_connector_bank45_gpio
. Restoring to an old valid value of 'Custom'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_gpio:2.0 -user_name m3_for_arty_a7_axi_gpio_0_0
set_property -dict "\
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_INPUTS_2 {0} \
  CONFIG.C_ALL_OUTPUTS {0} \
  CONFIG.C_ALL_OUTPUTS_2 {0} \
  CONFIG.C_DOUT_DEFAULT {0x00000000} \
  CONFIG.C_DOUT_DEFAULT_2 {0x00000000} \
  CONFIG.C_GPIO2_WIDTH {32} \
  CONFIG.C_GPIO_WIDTH {32} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_TRI_DEFAULT {0xFFFFFFFF} \
  CONFIG.C_TRI_DEFAULT_2 {0xFFFFFFFF} \
  CONFIG.Component_Name {m3_for_arty_a7_axi_gpio_0_0} \
  CONFIG.GPIO.BOARD.ASSOCIATED_PARAM {GPIO_BOARD_INTERFACE} \
  CONFIG.GPIO2_BOARD_INTERFACE {dip_switches_4bits} \
  CONFIG.GPIO_BOARD_INTERFACE {led_4bits} \
  CONFIG.IP2INTC_IRQ.PortWidth {1} \
  CONFIG.IP2INTC_IRQ.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.S_AXI.ADDR_WIDTH {9} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {0} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.0} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_ACLK.CLK_DOMAIN {} \
  CONFIG.S_AXI_ACLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_ACLK.PHASE {0.0} \
  CONFIG.S_AXI_ARESETN.INSERT_VIP {0} \
  CONFIG.S_AXI_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.USE_BOARD_FLOW {true} " [get_ips m3_for_arty_a7_axi_gpio_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_axi_bram_ctrl_0_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.1 (Rev. 11)) to current project options.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_DAPLink_to_Arty_shield_0_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_DAPLink_to_Arty_shield_0_0 (Arm.com:user:DAPLink_to_Arty_shield:1.0 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 24 15:49:47 2025
| Host         : thinkpad-p1-gen-5 running 64-bit Ubuntu 24.10
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'm3_for_arty_a7_Cortex_M3_0_0'

1. Summary
----------

SUCCESS in the update of m3_for_arty_a7_Cortex_M3_0_0 (Arm.com:CortexM:CORTEXM3_AXI:1.1 (Rev. 38)) to current project options.

