16:03:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
16:04:01 INFO  : XSCT server has started successfully.
16:04:09 INFO  : plnx-install-location is set to ''
16:04:09 INFO  : Successfully done setting XSCT server connection channel  
16:04:09 INFO  : Successfully done query RDI_DATADIR 
16:04:09 INFO  : Successfully done setting workspace for the tool. 
16:04:10 INFO  : Registering command handlers for Vitis TCF services
16:05:04 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:05:04 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:06:00 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:06:00 INFO  : No changes in MSS file content so sources will not be generated.
16:07:56 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
16:34:48 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
16:35:36 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
16:35:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
16:36:19 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
11:18:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
11:18:11 INFO  : XSCT server has started successfully.
11:18:11 INFO  : plnx-install-location is set to ''
11:18:11 INFO  : Successfully done setting XSCT server connection channel  
11:18:11 INFO  : Successfully done setting workspace for the tool. 
11:18:14 INFO  : Registering command handlers for Vitis TCF services
11:18:21 INFO  : Successfully done query RDI_DATADIR 
11:18:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:24 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/zynq_fsbl/zynq_fsbl_bsp/system.mss"
11:19:24 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
11:19:35 INFO  : (SwPlaform) Successfully done setParamInSpec 
11:19:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
11:19:42 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/zynq_fsbl/zynq_fsbl_bsp/system.mss"
11:19:42 INFO  : No changes in MSS file content so sources will not be generated.
11:21:10 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
11:21:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:21:42 INFO  : 'jtag frequency' command is executed.
11:21:42 INFO  : Context for 'APU' is selected.
11:21:42 INFO  : System reset is completed.
11:21:45 INFO  : 'after 3000' command is executed.
11:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:21:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit"
11:21:47 INFO  : Context for 'APU' is selected.
11:21:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:21:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:47 INFO  : Context for 'APU' is selected.
11:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:47 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
11:21:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/Debug/hello_world.elf
----------------End of Script----------------

11:21:47 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
11:22:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:22:08 INFO  : 'jtag frequency' command is executed.
11:22:08 INFO  : Context for 'APU' is selected.
11:22:08 INFO  : System reset is completed.
11:22:11 INFO  : 'after 3000' command is executed.
11:22:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:22:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit"
11:22:13 INFO  : Context for 'APU' is selected.
11:22:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:22:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:13 INFO  : Context for 'APU' is selected.
11:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:13 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
11:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/Debug/hello_world.elf
----------------End of Script----------------

11:22:13 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
11:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:23:02 INFO  : 'jtag frequency' command is executed.
11:23:02 INFO  : Context for 'APU' is selected.
11:23:02 INFO  : System reset is completed.
11:23:05 INFO  : 'after 3000' command is executed.
11:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:23:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit"
11:23:06 INFO  : Context for 'APU' is selected.
11:23:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:23:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:06 INFO  : Context for 'APU' is selected.
11:23:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' is done.
11:23:07 INFO  : 'ps7_init' command is executed.
11:23:07 INFO  : 'ps7_post_config' command is executed.
11:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:07 INFO  : Memory regions updated for context APU
11:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:07 INFO  : 'con' command is executed.
11:23:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:23:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_world_system_standalone.tcl'
11:26:13 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
11:26:27 INFO  : Disconnected from the channel tcfchan#1.
11:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:26:28 INFO  : 'jtag frequency' command is executed.
11:26:28 INFO  : Context for 'APU' is selected.
11:26:28 INFO  : System reset is completed.
11:26:31 INFO  : 'after 3000' command is executed.
11:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:26:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit"
11:26:32 INFO  : Context for 'APU' is selected.
11:26:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:32 INFO  : Context for 'APU' is selected.
11:26:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' is done.
11:26:32 INFO  : 'ps7_init' command is executed.
11:26:32 INFO  : 'ps7_post_config' command is executed.
11:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:33 INFO  : Memory regions updated for context APU
11:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:33 INFO  : 'con' command is executed.
11:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:26:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_world_system_standalone.tcl'
11:28:37 ERROR : (XSDB Server)Hangup

12:26:26 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
12:26:32 INFO  : XSCT server has started successfully.
12:26:32 INFO  : plnx-install-location is set to ''
12:26:32 INFO  : Successfully done setting XSCT server connection channel  
12:26:32 INFO  : Successfully done setting workspace for the tool. 
12:26:37 INFO  : Registering command handlers for Vitis TCF services
12:26:43 INFO  : Successfully done query RDI_DATADIR 
12:33:33 INFO  : Hardware specification for platform project 'env1_cora' is updated.
12:34:06 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
12:34:08 INFO  : Updating application flags with new BSP settings...
12:34:08 INFO  : Successfully updated application flags for project hello_world.
12:34:09 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:34:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
12:34:09 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
12:34:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:34:15 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
12:37:28 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
12:37:47 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
12:37:54 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
12:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:38:11 INFO  : 'jtag frequency' command is executed.
12:38:11 INFO  : Context for 'APU' is selected.
12:38:11 INFO  : System reset is completed.
12:38:14 INFO  : 'after 3000' command is executed.
12:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:38:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit"
12:38:15 INFO  : Context for 'APU' is selected.
12:38:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:15 INFO  : Context for 'APU' is selected.
12:38:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' is done.
12:38:16 INFO  : 'ps7_init' command is executed.
12:38:16 INFO  : 'ps7_post_config' command is executed.
12:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:16 INFO  : Memory regions updated for context APU
12:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:16 INFO  : 'con' command is executed.
12:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_memtest_standalone.tcl'
12:39:50 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
12:41:21 INFO  : Disconnected from the channel tcfchan#6.
12:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:41:22 INFO  : 'jtag frequency' command is executed.
12:41:22 INFO  : Context for 'APU' is selected.
12:41:22 INFO  : System reset is completed.
12:41:25 INFO  : 'after 3000' command is executed.
12:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:41:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit"
12:41:27 INFO  : Context for 'APU' is selected.
12:41:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:41:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:27 INFO  : Context for 'APU' is selected.
12:41:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' is done.
12:41:27 INFO  : 'ps7_init' command is executed.
12:41:27 INFO  : 'ps7_post_config' command is executed.
12:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/Debug/periph_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/Debug/periph_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:28 INFO  : Memory regions updated for context APU
12:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:28 INFO  : 'con' command is executed.
12:41:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_world_system_(1)_standalone.tcl'
12:43:09 INFO  : Disconnected from the channel tcfchan#8.
12:49:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:50:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:50:07 INFO  : 'jtag frequency' command is executed.
12:50:07 INFO  : Context for 'APU' is selected.
12:50:07 INFO  : System reset is completed.
12:50:10 INFO  : 'after 3000' command is executed.
12:50:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:50:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit"
12:50:13 INFO  : Context for 'APU' is selected.
12:50:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:13 INFO  : Context for 'APU' is selected.
12:50:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' is done.
12:50:13 INFO  : 'ps7_init' command is executed.
12:50:13 INFO  : 'ps7_post_config' command is executed.
12:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/Debug/periph_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/Debug/periph_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:14 INFO  : Memory regions updated for context APU
12:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:14 INFO  : 'con' command is executed.
12:50:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:50:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_periphtest_standalone.tcl'
12:50:33 INFO  : Disconnected from the channel tcfchan#10.
13:54:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:54:57 INFO  : 'jtag frequency' command is executed.
13:54:57 INFO  : Context for 'APU' is selected.
13:54:57 INFO  : System reset is completed.
13:55:00 INFO  : 'after 3000' command is executed.
13:55:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:55:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:55:04 INFO  : Context for 'APU' is selected.
13:55:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:55:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:04 INFO  : Context for 'APU' is selected.
13:55:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:55:04 INFO  : 'ps7_init' command is executed.
13:55:04 INFO  : 'ps7_post_config' command is executed.
13:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:04 INFO  : Memory regions updated for context APU
13:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:05 INFO  : 'con' command is executed.
13:55:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:55:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:56:23 INFO  : Disconnected from the channel tcfchan#11.
14:13:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:13:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:14:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:30:59 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:31:15 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
17:31:22 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
17:31:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:48:07 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
18:48:16 INFO  : XSCT server has started successfully.
18:48:16 INFO  : plnx-install-location is set to ''
18:48:16 INFO  : Successfully done setting XSCT server connection channel  
18:48:16 INFO  : Successfully done setting workspace for the tool. 
18:48:22 INFO  : Registering command handlers for Vitis TCF services
18:48:29 INFO  : Successfully done query RDI_DATADIR 
18:49:51 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:49:51 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:51:22 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:51:22 INFO  : No changes in MSS file content so sources will not be generated.
18:58:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:01:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:02:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:02:18 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
19:02:27 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
19:02:34 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
19:02:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:03:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:03:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
19:03:34 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
19:03:41 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
19:03:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:20:20 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
13:20:22 INFO  : Registering command handlers for Vitis TCF services
13:20:23 INFO  : XSCT server has started successfully.
13:20:23 INFO  : Successfully done setting XSCT server connection channel  
13:20:23 INFO  : plnx-install-location is set to ''
13:20:23 INFO  : Successfully done setting workspace for the tool. 
13:20:23 INFO  : Successfully done query RDI_DATADIR 
13:20:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:21:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:22:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:22:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:22:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

15:30:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
15:30:34 INFO  : XSCT server has started successfully.
15:30:34 INFO  : Successfully done setting XSCT server connection channel  
15:30:34 INFO  : plnx-install-location is set to ''
15:30:34 INFO  : Successfully done setting workspace for the tool. 
15:30:36 INFO  : Registering command handlers for Vitis TCF services
15:30:46 INFO  : Successfully done query RDI_DATADIR 
16:57:50 INFO  : Hardware specification for platform project 'env1_cora' is updated.
16:58:21 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
16:58:23 INFO  : Updating application flags with new BSP settings...
16:58:24 INFO  : Successfully updated application flags for project hello_world.
16:58:26 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:58:26 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
16:58:26 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
16:58:26 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:58:31 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
16:58:39 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
16:58:39 INFO  : Updating application flags with new BSP settings...
16:58:39 INFO  : Successfully updated application flags for project mem_test.
16:58:39 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:58:39 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
16:58:39 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
16:58:39 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:58:44 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
16:58:50 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
16:58:50 INFO  : Updating application flags with new BSP settings...
16:58:50 INFO  : Successfully updated application flags for project periph_test.
16:58:51 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:58:51 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
16:58:51 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
16:58:51 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:58:55 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
16:59:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:59:02 INFO  : Updating application flags with new BSP settings...
16:59:02 INFO  : Successfully updated application flags for project test_1.
16:59:02 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:59:02 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
16:59:02 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
16:59:02 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:59:06 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
16:59:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:59:44 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
16:59:51 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
16:59:57 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
17:00:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:00:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:00:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:00:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:01:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:01:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:01:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:03:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:04:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:05:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:05:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:06:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:07:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:08:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:09:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:09:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:09:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:09:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:10:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:10:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:10:43 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:10:43 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:11:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:11:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:39:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
17:39:56 INFO  : XSCT server has started successfully.
17:39:56 INFO  : Successfully done setting XSCT server connection channel  
17:39:56 INFO  : plnx-install-location is set to ''
17:39:56 INFO  : Successfully done setting workspace for the tool. 
17:40:00 INFO  : Registering command handlers for Vitis TCF services
17:40:07 INFO  : Successfully done query RDI_DATADIR 
17:53:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:53:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:49:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:49:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

18:54:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:55:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:56:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:56:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:56:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

19:49:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
19:50:12 INFO  : XSCT server has started successfully.
19:50:12 INFO  : Successfully done setting XSCT server connection channel  
19:50:12 INFO  : plnx-install-location is set to ''
19:50:12 INFO  : Successfully done setting workspace for the tool. 
19:50:35 INFO  : Registering command handlers for Vitis TCF services
19:51:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
19:51:13 INFO  : Registering command handlers for Vitis TCF services
19:51:13 INFO  : XSCT server has started successfully.
19:51:13 INFO  : plnx-install-location is set to ''
19:51:13 INFO  : Successfully done setting XSCT server connection channel  
19:51:13 INFO  : Successfully done setting workspace for the tool. 
19:51:13 INFO  : Successfully done query RDI_DATADIR 
20:30:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:30:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:30:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

08:59:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
08:59:13 INFO  : XSCT server has started successfully.
08:59:14 INFO  : plnx-install-location is set to ''
08:59:14 INFO  : Successfully done setting XSCT server connection channel  
08:59:14 INFO  : Successfully done setting workspace for the tool. 
08:59:17 INFO  : Registering command handlers for Vitis TCF services
08:59:25 INFO  : Successfully done query RDI_DATADIR 
10:12:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:13:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:22:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:23:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:28:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:29:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:31:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:31:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:41:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:43:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:44:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:45:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:46:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:46:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:47:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:47:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:47:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:48:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

11:49:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:50:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
11:50:20 INFO  : Registering command handlers for Vitis TCF services
11:50:21 INFO  : XSCT server has started successfully.
11:50:21 INFO  : Successfully done setting XSCT server connection channel  
11:50:21 INFO  : Successfully done setting workspace for the tool. 
11:50:21 INFO  : plnx-install-location is set to ''
11:50:21 INFO  : Successfully done query RDI_DATADIR 
11:50:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:51:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:51:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:53:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:53:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:53:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

11:53:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:53:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:53:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:08:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:09:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:12:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:13:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:13:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:13:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:14:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:14:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:14:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:15:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:15:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

11:26:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
11:26:58 INFO  : XSCT server has started successfully.
11:26:58 INFO  : Successfully done setting XSCT server connection channel  
11:26:58 INFO  : plnx-install-location is set to ''
11:26:58 INFO  : Successfully done setting workspace for the tool. 
11:27:04 INFO  : Registering command handlers for Vitis TCF services
11:27:10 INFO  : Successfully done query RDI_DATADIR 
12:23:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:29:26 INFO  : Hardware specification for platform project 'env1_cora' is updated.
12:30:18 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
12:30:20 INFO  : Updating application flags with new BSP settings...
12:30:20 INFO  : Successfully updated application flags for project hello_world.
12:30:22 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:30:22 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
12:30:22 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
12:30:22 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:30:26 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
12:30:33 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
12:30:33 INFO  : Updating application flags with new BSP settings...
12:30:34 INFO  : Successfully updated application flags for project mem_test.
12:30:34 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:30:34 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
12:30:34 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
12:30:34 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:30:38 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
12:30:44 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
12:30:44 INFO  : Updating application flags with new BSP settings...
12:30:44 INFO  : Successfully updated application flags for project periph_test.
12:30:45 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:30:45 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
12:30:45 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
12:30:45 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:30:49 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
12:30:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:30:55 INFO  : Updating application flags with new BSP settings...
12:30:55 INFO  : Successfully updated application flags for project test_1.
12:30:57 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:30:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
12:30:57 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
12:30:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:31:01 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
14:57:29 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
14:57:40 INFO  : XSCT server has started successfully.
14:57:41 INFO  : plnx-install-location is set to ''
14:57:41 INFO  : Successfully done setting XSCT server connection channel  
14:57:41 INFO  : Successfully done setting workspace for the tool. 
14:57:45 INFO  : Registering command handlers for Vitis TCF services
14:57:53 INFO  : Successfully done query RDI_DATADIR 
15:29:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:29:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:30:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

15:52:31 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
15:52:48 INFO  : XSCT server has started successfully.
15:52:48 INFO  : plnx-install-location is set to ''
15:52:48 INFO  : Successfully done setting XSCT server connection channel  
15:52:48 INFO  : Successfully done setting workspace for the tool. 
15:52:51 INFO  : Registering command handlers for Vitis TCF services
15:53:00 INFO  : Successfully done query RDI_DATADIR 
15:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:55:43 INFO  : 'jtag frequency' command is executed.
15:55:43 INFO  : Context for 'APU' is selected.
15:55:43 INFO  : System reset is completed.
15:55:46 INFO  : 'after 3000' command is executed.
15:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:55:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:55:47 INFO  : Context for 'APU' is selected.
15:55:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:55:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:47 INFO  : Context for 'APU' is selected.
15:55:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:55:48 INFO  : 'ps7_init' command is executed.
15:55:48 INFO  : 'ps7_post_config' command is executed.
15:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:48 INFO  : Memory regions updated for context APU
15:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:49 INFO  : 'con' command is executed.
15:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:01:26 INFO  : Disconnected from the channel tcfchan#1.
16:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:01:39 INFO  : 'jtag frequency' command is executed.
16:01:39 INFO  : Context for 'APU' is selected.
16:01:40 INFO  : System reset is completed.
16:01:43 INFO  : 'after 3000' command is executed.
16:01:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:01:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:01:44 INFO  : Context for 'APU' is selected.
16:01:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:45 INFO  : Context for 'APU' is selected.
16:01:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:01:45 INFO  : 'ps7_init' command is executed.
16:01:46 INFO  : 'ps7_post_config' command is executed.
16:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:46 INFO  : Memory regions updated for context APU
16:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:46 INFO  : 'con' command is executed.
16:01:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:02:49 INFO  : Disconnected from the channel tcfchan#2.
16:03:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:03:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:03:35 INFO  : 'jtag frequency' command is executed.
16:03:35 INFO  : Context for 'APU' is selected.
16:03:35 INFO  : System reset is completed.
16:03:38 INFO  : 'after 3000' command is executed.
16:03:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:03:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:03:40 INFO  : Context for 'APU' is selected.
16:03:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:40 INFO  : Context for 'APU' is selected.
16:03:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:03:40 INFO  : 'ps7_init' command is executed.
16:03:40 INFO  : 'ps7_post_config' command is executed.
16:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:40 INFO  : Memory regions updated for context APU
16:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:40 INFO  : 'con' command is executed.
16:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:03:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:06:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:06:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:10:30 INFO  : Disconnected from the channel tcfchan#4.
16:10:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:10:30 INFO  : 'jtag frequency' command is executed.
16:10:30 INFO  : Context for 'APU' is selected.
16:10:30 INFO  : System reset is completed.
16:10:33 INFO  : 'after 3000' command is executed.
16:10:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:10:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:10:34 INFO  : Context for 'APU' is selected.
16:10:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:36 INFO  : Context for 'APU' is selected.
16:10:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:10:36 INFO  : 'ps7_init' command is executed.
16:10:36 INFO  : 'ps7_post_config' command is executed.
16:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:36 INFO  : Memory regions updated for context APU
16:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:36 INFO  : 'con' command is executed.
16:10:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:13:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:13:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:14:07 INFO  : Disconnected from the channel tcfchan#6.
16:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:14:07 INFO  : 'jtag frequency' command is executed.
16:14:07 INFO  : Context for 'APU' is selected.
16:14:07 INFO  : System reset is completed.
16:14:10 INFO  : 'after 3000' command is executed.
16:14:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:14:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:14:11 INFO  : Context for 'APU' is selected.
16:14:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:13 INFO  : Context for 'APU' is selected.
16:14:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:14:13 INFO  : 'ps7_init' command is executed.
16:14:13 INFO  : 'ps7_post_config' command is executed.
16:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:14 INFO  : Memory regions updated for context APU
16:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:14 INFO  : 'con' command is executed.
16:14:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:14:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:14:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:15:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:15:11 INFO  : Disconnected from the channel tcfchan#8.
16:15:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:15:11 INFO  : 'jtag frequency' command is executed.
16:15:11 INFO  : Context for 'APU' is selected.
16:15:11 INFO  : System reset is completed.
16:15:14 INFO  : 'after 3000' command is executed.
16:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:15:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:15:16 INFO  : Context for 'APU' is selected.
16:15:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:15:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:17 INFO  : Context for 'APU' is selected.
16:15:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:15:17 INFO  : 'ps7_init' command is executed.
16:15:17 INFO  : 'ps7_post_config' command is executed.
16:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:18 INFO  : Memory regions updated for context APU
16:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:18 INFO  : 'con' command is executed.
16:15:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:18:50 INFO  : Disconnected from the channel tcfchan#9.
16:19:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:19:16 INFO  : 'jtag frequency' command is executed.
16:19:16 INFO  : Context for 'APU' is selected.
16:19:16 INFO  : System reset is completed.
16:19:19 INFO  : 'after 3000' command is executed.
16:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:19:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:19:20 INFO  : Context for 'APU' is selected.
16:19:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:22 INFO  : Context for 'APU' is selected.
16:19:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:19:22 INFO  : 'ps7_init' command is executed.
16:19:22 INFO  : 'ps7_post_config' command is executed.
16:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:23 INFO  : Memory regions updated for context APU
16:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:23 INFO  : 'con' command is executed.
16:19:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:21:10 INFO  : Disconnected from the channel tcfchan#10.
16:24:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:24:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:24:24 INFO  : 'jtag frequency' command is executed.
16:24:24 INFO  : Context for 'APU' is selected.
16:24:24 INFO  : System reset is completed.
16:24:27 INFO  : 'after 3000' command is executed.
16:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:24:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:24:28 INFO  : Context for 'APU' is selected.
16:24:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:28 INFO  : Context for 'APU' is selected.
16:24:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:24:29 INFO  : 'ps7_init' command is executed.
16:24:29 INFO  : 'ps7_post_config' command is executed.
16:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:29 INFO  : Memory regions updated for context APU
16:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:29 INFO  : 'con' command is executed.
16:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:26:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:26:52 INFO  : Disconnected from the channel tcfchan#12.
16:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:26:52 INFO  : 'jtag frequency' command is executed.
16:26:52 INFO  : Context for 'APU' is selected.
16:26:52 INFO  : System reset is completed.
16:26:55 INFO  : 'after 3000' command is executed.
16:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:26:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:26:56 INFO  : Context for 'APU' is selected.
16:26:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:26:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:58 INFO  : Context for 'APU' is selected.
16:26:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:26:58 INFO  : 'ps7_init' command is executed.
16:26:58 INFO  : 'ps7_post_config' command is executed.
16:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:59 INFO  : Memory regions updated for context APU
16:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:59 INFO  : 'con' command is executed.
16:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:28:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:28:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:28:18 INFO  : Disconnected from the channel tcfchan#13.
16:28:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:28:18 INFO  : 'jtag frequency' command is executed.
16:28:18 INFO  : Context for 'APU' is selected.
16:28:18 INFO  : System reset is completed.
16:28:21 INFO  : 'after 3000' command is executed.
16:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:28:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:28:23 INFO  : Context for 'APU' is selected.
16:28:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:24 INFO  : Context for 'APU' is selected.
16:28:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:28:25 INFO  : 'ps7_init' command is executed.
16:28:25 INFO  : 'ps7_post_config' command is executed.
16:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:25 INFO  : Memory regions updated for context APU
16:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:25 INFO  : 'con' command is executed.
16:28:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:29:15 INFO  : Disconnected from the channel tcfchan#15.
16:29:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:29:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:30:04 INFO  : 'jtag frequency' command is executed.
16:30:04 INFO  : Context for 'APU' is selected.
16:30:05 INFO  : System reset is completed.
16:30:08 INFO  : 'after 3000' command is executed.
16:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:30:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:30:09 INFO  : Context for 'APU' is selected.
16:30:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:09 INFO  : Context for 'APU' is selected.
16:30:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:30:09 INFO  : 'ps7_init' command is executed.
16:30:09 INFO  : 'ps7_post_config' command is executed.
16:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:10 INFO  : Memory regions updated for context APU
16:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:10 INFO  : 'con' command is executed.
16:30:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:31:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:31:42 INFO  : Disconnected from the channel tcfchan#17.
16:31:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:31:43 INFO  : 'jtag frequency' command is executed.
16:31:43 INFO  : Context for 'APU' is selected.
16:31:43 INFO  : System reset is completed.
16:31:46 INFO  : 'after 3000' command is executed.
16:31:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:31:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:31:47 INFO  : Context for 'APU' is selected.
16:31:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:31:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:49 INFO  : Context for 'APU' is selected.
16:31:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:31:49 INFO  : 'ps7_init' command is executed.
16:31:49 INFO  : 'ps7_post_config' command is executed.
16:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:49 INFO  : Memory regions updated for context APU
16:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:49 INFO  : 'con' command is executed.
16:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:31:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:35:33 INFO  : Disconnected from the channel tcfchan#18.
16:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:35:34 INFO  : 'jtag frequency' command is executed.
16:35:34 INFO  : Context for 'APU' is selected.
16:35:34 INFO  : System reset is completed.
16:35:37 INFO  : 'after 3000' command is executed.
16:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:35:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:35:38 INFO  : Context for 'APU' is selected.
16:35:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:39 INFO  : Context for 'APU' is selected.
16:35:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:35:40 INFO  : 'ps7_init' command is executed.
16:35:40 INFO  : 'ps7_post_config' command is executed.
16:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:40 INFO  : Memory regions updated for context APU
16:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:40 INFO  : 'con' command is executed.
16:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:38:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:38:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:38:13 INFO  : Disconnected from the channel tcfchan#19.
16:38:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:38:14 INFO  : 'jtag frequency' command is executed.
16:38:14 INFO  : Context for 'APU' is selected.
16:38:14 INFO  : System reset is completed.
16:38:17 INFO  : 'after 3000' command is executed.
16:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:38:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:38:18 INFO  : Context for 'APU' is selected.
16:38:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:19 INFO  : Context for 'APU' is selected.
16:38:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:38:20 INFO  : 'ps7_init' command is executed.
16:38:20 INFO  : 'ps7_post_config' command is executed.
16:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:20 INFO  : Memory regions updated for context APU
16:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:20 INFO  : 'con' command is executed.
16:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:44:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:44:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:44:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:45:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:45:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:45:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:45:22 INFO  : Disconnected from the channel tcfchan#21.
16:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:45:23 INFO  : 'jtag frequency' command is executed.
16:45:23 INFO  : Context for 'APU' is selected.
16:45:23 INFO  : System reset is completed.
16:45:26 INFO  : 'after 3000' command is executed.
16:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:45:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:45:27 INFO  : Context for 'APU' is selected.
16:45:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:28 INFO  : Context for 'APU' is selected.
16:45:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:45:29 INFO  : 'ps7_init' command is executed.
16:45:29 INFO  : 'ps7_post_config' command is executed.
16:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:29 INFO  : Memory regions updated for context APU
16:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:29 INFO  : 'con' command is executed.
16:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:47:04 INFO  : Disconnected from the channel tcfchan#24.
16:47:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:47:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:47:27 INFO  : 'jtag frequency' command is executed.
16:47:27 INFO  : Context for 'APU' is selected.
16:47:27 INFO  : System reset is completed.
16:47:30 INFO  : 'after 3000' command is executed.
16:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:47:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:47:31 INFO  : Context for 'APU' is selected.
16:47:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:32 INFO  : Context for 'APU' is selected.
16:47:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:47:32 INFO  : 'ps7_init' command is executed.
16:47:32 INFO  : 'ps7_post_config' command is executed.
16:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:32 INFO  : Memory regions updated for context APU
16:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:32 INFO  : 'con' command is executed.
16:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:23:48 INFO  : Disconnected from the channel tcfchan#26.
17:24:26 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:24:26 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:24:35 INFO  : Successfully done sdx_reload_mss "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:24:35 INFO  : No changes in MSS file content so sources will not be generated.
19:04:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
19:04:50 INFO  : XSCT server has started successfully.
19:04:50 INFO  : Successfully done setting XSCT server connection channel  
19:04:50 INFO  : plnx-install-location is set to ''
19:04:50 INFO  : Successfully done setting workspace for the tool. 
19:04:56 INFO  : Registering command handlers for Vitis TCF services
19:05:01 INFO  : Successfully done query RDI_DATADIR 
19:19:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:19:22 INFO  : Hardware specification for platform project 'env1_cora' is updated.
19:19:34 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
19:19:35 INFO  : Updating application flags with new BSP settings...
19:19:36 INFO  : Successfully updated application flags for project hello_world.
19:19:36 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:19:36 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:19:36 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
19:19:36 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:19:41 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
19:19:47 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
19:19:47 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:19:47 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:19:47 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
19:19:47 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:19:51 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
19:19:57 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
19:19:57 INFO  : Updating application flags with new BSP settings...
19:19:57 INFO  : Successfully updated application flags for project periph_test.
19:19:58 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:19:58 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:19:58 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
19:19:58 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:20:02 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
19:20:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:20:09 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:20:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:20:09 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
19:20:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:20:13 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
19:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:22:02 INFO  : 'jtag frequency' command is executed.
19:22:02 INFO  : Context for 'APU' is selected.
19:22:02 INFO  : System reset is completed.
19:22:05 INFO  : 'after 3000' command is executed.
19:22:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:22:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:22:06 INFO  : Context for 'APU' is selected.
19:22:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:06 INFO  : Context for 'APU' is selected.
19:22:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:22:07 INFO  : 'ps7_init' command is executed.
19:22:07 INFO  : 'ps7_post_config' command is executed.
19:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:08 INFO  : Memory regions updated for context APU
19:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:08 INFO  : 'con' command is executed.
19:22:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:22:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:28:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:28:13 INFO  : Disconnected from the channel tcfchan#8.
19:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:28:13 INFO  : 'jtag frequency' command is executed.
19:28:13 INFO  : Context for 'APU' is selected.
19:28:13 INFO  : System reset is completed.
19:28:16 INFO  : 'after 3000' command is executed.
19:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:28:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:28:18 INFO  : Context for 'APU' is selected.
19:28:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:28:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:18 INFO  : Context for 'APU' is selected.
19:28:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:28:18 INFO  : 'ps7_init' command is executed.
19:28:18 INFO  : 'ps7_post_config' command is executed.
19:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:18 INFO  : Memory regions updated for context APU
19:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:18 INFO  : 'con' command is executed.
19:28:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:34:09 INFO  : Disconnected from the channel tcfchan#10.
19:35:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:35:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:35:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:35:41 INFO  : 'jtag frequency' command is executed.
19:35:41 INFO  : Context for 'APU' is selected.
19:35:41 INFO  : System reset is completed.
19:35:44 INFO  : 'after 3000' command is executed.
19:35:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:35:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:35:45 INFO  : Context for 'APU' is selected.
19:35:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:35:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:45 INFO  : Context for 'APU' is selected.
19:35:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:35:45 INFO  : 'ps7_init' command is executed.
19:35:45 INFO  : 'ps7_post_config' command is executed.
19:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:46 INFO  : Memory regions updated for context APU
19:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:46 INFO  : 'con' command is executed.
19:35:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:35:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:36:19 INFO  : Disconnected from the channel tcfchan#13.
19:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:36:20 INFO  : 'jtag frequency' command is executed.
19:36:20 INFO  : Context for 'APU' is selected.
19:36:20 INFO  : System reset is completed.
19:36:23 INFO  : 'after 3000' command is executed.
19:36:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:36:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:36:24 INFO  : Context for 'APU' is selected.
19:36:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:36:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:24 INFO  : Context for 'APU' is selected.
19:36:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:36:25 INFO  : 'ps7_init' command is executed.
19:36:25 INFO  : 'ps7_post_config' command is executed.
19:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:25 INFO  : Memory regions updated for context APU
19:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:25 INFO  : 'con' command is executed.
19:36:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:37:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:38:17 INFO  : Disconnected from the channel tcfchan#14.
19:38:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:38:17 INFO  : 'jtag frequency' command is executed.
19:38:17 INFO  : Context for 'APU' is selected.
19:38:17 INFO  : System reset is completed.
19:38:20 INFO  : 'after 3000' command is executed.
19:38:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:38:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:38:22 INFO  : Context for 'APU' is selected.
19:38:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:22 INFO  : Context for 'APU' is selected.
19:38:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:38:22 INFO  : 'ps7_init' command is executed.
19:38:22 INFO  : 'ps7_post_config' command is executed.
19:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:22 INFO  : Memory regions updated for context APU
19:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:22 INFO  : 'con' command is executed.
19:38:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:38:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:39:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:40:01 INFO  : Disconnected from the channel tcfchan#16.
19:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:40:01 INFO  : 'jtag frequency' command is executed.
19:40:01 INFO  : Context for 'APU' is selected.
19:40:01 INFO  : System reset is completed.
19:40:04 INFO  : 'after 3000' command is executed.
19:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:40:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:40:05 INFO  : Context for 'APU' is selected.
19:40:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:40:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:05 INFO  : Context for 'APU' is selected.
19:40:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:40:06 INFO  : 'ps7_init' command is executed.
19:40:06 INFO  : 'ps7_post_config' command is executed.
19:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:06 INFO  : Memory regions updated for context APU
19:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:06 INFO  : 'con' command is executed.
19:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:42:23 INFO  : Disconnected from the channel tcfchan#18.
19:42:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:42:23 INFO  : 'jtag frequency' command is executed.
19:42:23 INFO  : Context for 'APU' is selected.
19:42:23 INFO  : System reset is completed.
19:42:26 INFO  : 'after 3000' command is executed.
19:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:42:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:42:28 INFO  : Context for 'APU' is selected.
19:42:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:28 INFO  : Context for 'APU' is selected.
19:42:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:42:28 INFO  : 'ps7_init' command is executed.
19:42:28 INFO  : 'ps7_post_config' command is executed.
19:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:28 INFO  : Memory regions updated for context APU
19:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:28 INFO  : 'con' command is executed.
19:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:42:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:42:33 INFO  : Disconnected from the channel tcfchan#19.
19:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:42:47 INFO  : 'jtag frequency' command is executed.
19:42:47 INFO  : Context for 'APU' is selected.
19:42:47 INFO  : System reset is completed.
19:42:50 INFO  : 'after 3000' command is executed.
19:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:42:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:42:51 INFO  : Context for 'APU' is selected.
19:42:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:51 INFO  : Context for 'APU' is selected.
19:42:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:42:52 INFO  : 'ps7_init' command is executed.
19:42:52 INFO  : 'ps7_post_config' command is executed.
19:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:52 INFO  : Memory regions updated for context APU
19:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:52 INFO  : 'con' command is executed.
19:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:52 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:44:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:44:29 INFO  : Disconnected from the channel tcfchan#20.
19:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:44:29 INFO  : 'jtag frequency' command is executed.
19:44:29 INFO  : Context for 'APU' is selected.
19:44:29 INFO  : System reset is completed.
19:44:32 INFO  : 'after 3000' command is executed.
19:44:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:44:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:44:33 INFO  : Context for 'APU' is selected.
19:44:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:44:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:33 INFO  : Context for 'APU' is selected.
19:44:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:44:34 INFO  : 'ps7_init' command is executed.
19:44:34 INFO  : 'ps7_post_config' command is executed.
19:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:34 INFO  : Memory regions updated for context APU
19:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:34 INFO  : 'con' command is executed.
19:44:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:45:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:45:47 INFO  : Disconnected from the channel tcfchan#22.
19:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:45:47 INFO  : 'jtag frequency' command is executed.
19:45:47 INFO  : Context for 'APU' is selected.
19:45:47 INFO  : System reset is completed.
19:45:50 INFO  : 'after 3000' command is executed.
19:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:45:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:45:52 INFO  : Context for 'APU' is selected.
19:45:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:52 INFO  : Context for 'APU' is selected.
19:45:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:45:52 INFO  : 'ps7_init' command is executed.
19:45:52 INFO  : 'ps7_post_config' command is executed.
19:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:52 INFO  : Memory regions updated for context APU
19:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:53 INFO  : 'con' command is executed.
19:45:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:09:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:10:08 INFO  : Disconnected from the channel tcfchan#24.
20:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:10:08 INFO  : 'jtag frequency' command is executed.
20:10:08 INFO  : Context for 'APU' is selected.
20:10:08 INFO  : System reset is completed.
20:10:11 INFO  : 'after 3000' command is executed.
20:10:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:10:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:10:12 INFO  : Context for 'APU' is selected.
20:10:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:10:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:12 INFO  : Context for 'APU' is selected.
20:10:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:10:13 INFO  : 'ps7_init' command is executed.
20:10:13 INFO  : 'ps7_post_config' command is executed.
20:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:13 INFO  : Memory regions updated for context APU
20:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:13 INFO  : 'con' command is executed.
20:10:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:11:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:11:14 INFO  : Disconnected from the channel tcfchan#26.
20:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:11:14 INFO  : 'jtag frequency' command is executed.
20:11:14 INFO  : Context for 'APU' is selected.
20:11:14 INFO  : System reset is completed.
20:11:17 INFO  : 'after 3000' command is executed.
20:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:11:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:11:18 INFO  : Context for 'APU' is selected.
20:11:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:18 INFO  : Context for 'APU' is selected.
20:11:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:11:19 INFO  : 'ps7_init' command is executed.
20:11:19 INFO  : 'ps7_post_config' command is executed.
20:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:19 INFO  : Memory regions updated for context APU
20:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:19 INFO  : 'con' command is executed.
20:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:11:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:12:10 INFO  : Disconnected from the channel tcfchan#27.
20:12:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:12:10 INFO  : 'jtag frequency' command is executed.
20:12:10 INFO  : Context for 'APU' is selected.
20:12:10 INFO  : System reset is completed.
20:12:13 INFO  : 'after 3000' command is executed.
20:12:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:12:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:12:14 INFO  : Context for 'APU' is selected.
20:12:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:12:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:14 INFO  : Context for 'APU' is selected.
20:12:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:12:15 INFO  : 'ps7_init' command is executed.
20:12:15 INFO  : 'ps7_post_config' command is executed.
20:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:15 INFO  : Memory regions updated for context APU
20:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:15 INFO  : 'con' command is executed.
20:12:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:12:43 INFO  : Disconnected from the channel tcfchan#28.
20:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:12:44 INFO  : 'jtag frequency' command is executed.
20:12:44 INFO  : Context for 'APU' is selected.
20:12:44 INFO  : System reset is completed.
20:12:47 INFO  : 'after 3000' command is executed.
20:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:12:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:12:48 INFO  : Context for 'APU' is selected.
20:12:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:48 INFO  : Context for 'APU' is selected.
20:12:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:12:48 INFO  : 'ps7_init' command is executed.
20:12:48 INFO  : 'ps7_post_config' command is executed.
20:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:49 INFO  : Memory regions updated for context APU
20:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:49 INFO  : 'con' command is executed.
20:12:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:14:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:14:43 INFO  : Disconnected from the channel tcfchan#29.
20:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:14:43 INFO  : 'jtag frequency' command is executed.
20:14:43 INFO  : Context for 'APU' is selected.
20:14:43 INFO  : System reset is completed.
20:14:46 INFO  : 'after 3000' command is executed.
20:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:14:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:14:47 INFO  : Context for 'APU' is selected.
20:14:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:47 INFO  : Context for 'APU' is selected.
20:14:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:14:48 INFO  : 'ps7_init' command is executed.
20:14:48 INFO  : 'ps7_post_config' command is executed.
20:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:48 INFO  : Memory regions updated for context APU
20:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:48 INFO  : 'con' command is executed.
20:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:16:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:16:47 INFO  : Disconnected from the channel tcfchan#30.
20:16:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:16:48 INFO  : 'jtag frequency' command is executed.
20:16:48 INFO  : Context for 'APU' is selected.
20:16:48 INFO  : System reset is completed.
20:16:51 INFO  : 'after 3000' command is executed.
20:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:16:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:16:52 INFO  : Context for 'APU' is selected.
20:16:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:52 INFO  : Context for 'APU' is selected.
20:16:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:16:52 INFO  : 'ps7_init' command is executed.
20:16:52 INFO  : 'ps7_post_config' command is executed.
20:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:52 INFO  : Memory regions updated for context APU
20:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:53 INFO  : 'con' command is executed.
20:16:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:16:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:17:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:17:40 INFO  : Disconnected from the channel tcfchan#31.
20:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:17:41 INFO  : 'jtag frequency' command is executed.
20:17:41 INFO  : Context for 'APU' is selected.
20:17:41 INFO  : System reset is completed.
20:17:44 INFO  : 'after 3000' command is executed.
20:17:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:17:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:17:45 INFO  : Context for 'APU' is selected.
20:17:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:17:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:45 INFO  : Context for 'APU' is selected.
20:17:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:17:45 INFO  : 'ps7_init' command is executed.
20:17:45 INFO  : 'ps7_post_config' command is executed.
20:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:46 INFO  : Memory regions updated for context APU
20:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:46 INFO  : 'con' command is executed.
20:17:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:18:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:18:09 INFO  : Disconnected from the channel tcfchan#32.
20:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:18:10 INFO  : 'jtag frequency' command is executed.
20:18:10 INFO  : Context for 'APU' is selected.
20:18:10 INFO  : System reset is completed.
20:18:13 INFO  : 'after 3000' command is executed.
20:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:18:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:18:14 INFO  : Context for 'APU' is selected.
20:18:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:14 INFO  : Context for 'APU' is selected.
20:18:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:18:14 INFO  : 'ps7_init' command is executed.
20:18:14 INFO  : 'ps7_post_config' command is executed.
20:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:14 INFO  : Memory regions updated for context APU
20:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:14 INFO  : 'con' command is executed.
20:18:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:19:55 INFO  : Disconnected from the channel tcfchan#33.
20:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:19:56 INFO  : 'jtag frequency' command is executed.
20:19:56 INFO  : Context for 'APU' is selected.
20:19:56 INFO  : System reset is completed.
20:19:59 INFO  : 'after 3000' command is executed.
20:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:20:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:20:00 INFO  : Context for 'APU' is selected.
20:20:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:00 INFO  : Context for 'APU' is selected.
20:20:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:20:00 INFO  : 'ps7_init' command is executed.
20:20:00 INFO  : 'ps7_post_config' command is executed.
20:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:01 INFO  : Memory regions updated for context APU
20:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:01 INFO  : 'con' command is executed.
20:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:20:16 INFO  : Disconnected from the channel tcfchan#34.
20:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:20:16 INFO  : 'jtag frequency' command is executed.
20:20:16 INFO  : Context for 'APU' is selected.
20:20:16 INFO  : System reset is completed.
20:20:19 INFO  : 'after 3000' command is executed.
20:20:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:20:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:20:21 INFO  : Context for 'APU' is selected.
20:20:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:21 INFO  : Context for 'APU' is selected.
20:20:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:20:21 INFO  : 'ps7_init' command is executed.
20:20:21 INFO  : 'ps7_post_config' command is executed.
20:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:21 INFO  : Memory regions updated for context APU
20:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:21 INFO  : 'con' command is executed.
20:20:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:20:41 INFO  : Disconnected from the channel tcfchan#35.
20:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:20:41 INFO  : 'jtag frequency' command is executed.
20:20:42 INFO  : Context for 'APU' is selected.
20:20:42 INFO  : System reset is completed.
20:20:45 INFO  : 'after 3000' command is executed.
20:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:20:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:20:46 INFO  : Context for 'APU' is selected.
20:20:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:20:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:46 INFO  : Context for 'APU' is selected.
20:20:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:20:46 INFO  : 'ps7_init' command is executed.
20:20:46 INFO  : 'ps7_post_config' command is executed.
20:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:46 INFO  : Memory regions updated for context APU
20:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:46 INFO  : 'con' command is executed.
20:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:21:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:21:19 INFO  : Disconnected from the channel tcfchan#36.
20:21:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:21:20 INFO  : 'jtag frequency' command is executed.
20:21:20 INFO  : Context for 'APU' is selected.
20:21:20 INFO  : System reset is completed.
20:21:23 INFO  : 'after 3000' command is executed.
20:21:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:21:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:21:24 INFO  : Context for 'APU' is selected.
20:21:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:21:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:24 INFO  : Context for 'APU' is selected.
20:21:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:21:24 INFO  : 'ps7_init' command is executed.
20:21:24 INFO  : 'ps7_post_config' command is executed.
20:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:25 INFO  : Memory regions updated for context APU
20:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:25 INFO  : 'con' command is executed.
20:21:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:21:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:25:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:25:07 INFO  : Disconnected from the channel tcfchan#37.
20:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:25:08 INFO  : 'jtag frequency' command is executed.
20:25:08 INFO  : Context for 'APU' is selected.
20:25:08 INFO  : System reset is completed.
20:25:11 INFO  : 'after 3000' command is executed.
20:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:25:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:25:12 INFO  : Context for 'APU' is selected.
20:25:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:25:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:12 INFO  : Context for 'APU' is selected.
20:25:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:25:12 INFO  : 'ps7_init' command is executed.
20:25:12 INFO  : 'ps7_post_config' command is executed.
20:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:13 INFO  : Memory regions updated for context APU
20:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:13 INFO  : 'con' command is executed.
20:25:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:25:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:27:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:27:12 INFO  : Disconnected from the channel tcfchan#38.
20:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:27:13 INFO  : 'jtag frequency' command is executed.
20:27:13 INFO  : Context for 'APU' is selected.
20:27:13 INFO  : System reset is completed.
20:27:16 INFO  : 'after 3000' command is executed.
20:27:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:27:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:27:17 INFO  : Context for 'APU' is selected.
20:27:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:27:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:17 INFO  : Context for 'APU' is selected.
20:27:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:27:17 INFO  : 'ps7_init' command is executed.
20:27:17 INFO  : 'ps7_post_config' command is executed.
20:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:18 INFO  : Memory regions updated for context APU
20:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:18 INFO  : 'con' command is executed.
20:27:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:27:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:27:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:27:50 INFO  : Disconnected from the channel tcfchan#39.
20:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:27:50 INFO  : 'jtag frequency' command is executed.
20:27:50 INFO  : Context for 'APU' is selected.
20:27:50 INFO  : System reset is completed.
20:27:53 INFO  : 'after 3000' command is executed.
20:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:27:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:27:55 INFO  : Context for 'APU' is selected.
20:27:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:27:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:55 INFO  : Context for 'APU' is selected.
20:27:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:27:55 INFO  : 'ps7_init' command is executed.
20:27:55 INFO  : 'ps7_post_config' command is executed.
20:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:56 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:56 INFO  : Memory regions updated for context APU
20:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:56 INFO  : 'con' command is executed.
20:27:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:27:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:29:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:29:23 INFO  : Disconnected from the channel tcfchan#40.
20:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:29:23 INFO  : 'jtag frequency' command is executed.
20:29:23 INFO  : Context for 'APU' is selected.
20:29:23 INFO  : System reset is completed.
20:29:26 INFO  : 'after 3000' command is executed.
20:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:29:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:29:28 INFO  : Context for 'APU' is selected.
20:29:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:29:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:28 INFO  : Context for 'APU' is selected.
20:29:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:29:28 INFO  : 'ps7_init' command is executed.
20:29:28 INFO  : 'ps7_post_config' command is executed.
20:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:28 INFO  : Memory regions updated for context APU
20:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:29 INFO  : 'con' command is executed.
20:29:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:31:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:31:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:32:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:32:12 INFO  : Disconnected from the channel tcfchan#41.
20:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:12 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:32:12 INFO  : 'jtag frequency' command is executed.
20:32:12 INFO  : Context for 'APU' is selected.
20:32:12 INFO  : System reset is completed.
20:32:15 INFO  : 'after 3000' command is executed.
20:32:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:32:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:32:16 INFO  : Context for 'APU' is selected.
20:32:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:32:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:16 INFO  : Context for 'APU' is selected.
20:32:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:32:17 INFO  : 'ps7_init' command is executed.
20:32:17 INFO  : 'ps7_post_config' command is executed.
20:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:17 INFO  : Memory regions updated for context APU
20:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:17 INFO  : 'con' command is executed.
20:32:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:33:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:34:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:34:26 INFO  : Disconnected from the channel tcfchan#42.
20:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:34:27 INFO  : 'jtag frequency' command is executed.
20:34:27 INFO  : Context for 'APU' is selected.
20:34:27 INFO  : System reset is completed.
20:34:30 INFO  : 'after 3000' command is executed.
20:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:34:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:34:31 INFO  : Context for 'APU' is selected.
20:34:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:31 INFO  : Context for 'APU' is selected.
20:34:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:34:31 INFO  : 'ps7_init' command is executed.
20:34:31 INFO  : 'ps7_post_config' command is executed.
20:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:32 INFO  : Memory regions updated for context APU
20:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:32 INFO  : 'con' command is executed.
20:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:35:56 INFO  : Disconnected from the channel tcfchan#43.
20:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:35:56 INFO  : 'jtag frequency' command is executed.
20:35:56 INFO  : Context for 'APU' is selected.
20:35:56 INFO  : System reset is completed.
20:35:59 INFO  : 'after 3000' command is executed.
20:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:36:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:36:01 INFO  : Context for 'APU' is selected.
20:36:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:36:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:01 INFO  : Context for 'APU' is selected.
20:36:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:36:01 INFO  : 'ps7_init' command is executed.
20:36:01 INFO  : 'ps7_post_config' command is executed.
20:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:01 INFO  : Memory regions updated for context APU
20:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:01 INFO  : 'con' command is executed.
20:36:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:37:44 INFO  : Disconnected from the channel tcfchan#44.
20:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:37:44 INFO  : 'jtag frequency' command is executed.
20:37:44 INFO  : Context for 'APU' is selected.
20:37:45 INFO  : System reset is completed.
20:37:48 INFO  : 'after 3000' command is executed.
20:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:37:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:37:49 INFO  : Context for 'APU' is selected.
20:37:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:37:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:49 INFO  : Context for 'APU' is selected.
20:37:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:37:49 INFO  : 'ps7_init' command is executed.
20:37:49 INFO  : 'ps7_post_config' command is executed.
20:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:49 INFO  : Memory regions updated for context APU
20:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:49 INFO  : 'con' command is executed.
20:37:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:37:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:38:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:38:28 INFO  : Disconnected from the channel tcfchan#45.
20:38:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:38:28 INFO  : 'jtag frequency' command is executed.
20:38:28 INFO  : Context for 'APU' is selected.
20:38:28 INFO  : System reset is completed.
20:38:31 INFO  : 'after 3000' command is executed.
20:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:38:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:38:33 INFO  : Context for 'APU' is selected.
20:38:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:33 INFO  : Context for 'APU' is selected.
20:38:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:38:33 INFO  : 'ps7_init' command is executed.
20:38:34 INFO  : 'ps7_post_config' command is executed.
20:38:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:34 INFO  : Memory regions updated for context APU
20:38:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:34 INFO  : 'con' command is executed.
20:38:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:40:31 INFO  : Disconnected from the channel tcfchan#46.
20:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:40:32 INFO  : 'jtag frequency' command is executed.
20:40:32 INFO  : Context for 'APU' is selected.
20:40:32 INFO  : System reset is completed.
20:40:35 INFO  : 'after 3000' command is executed.
20:40:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:40:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:40:36 INFO  : Context for 'APU' is selected.
20:40:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:36 INFO  : Context for 'APU' is selected.
20:40:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:40:36 INFO  : 'ps7_init' command is executed.
20:40:36 INFO  : 'ps7_post_config' command is executed.
20:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:37 INFO  : Memory regions updated for context APU
20:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:37 INFO  : 'con' command is executed.
20:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:41:23 INFO  : Disconnected from the channel tcfchan#47.
20:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:41:24 INFO  : 'jtag frequency' command is executed.
20:41:24 INFO  : Context for 'APU' is selected.
20:41:24 INFO  : System reset is completed.
20:41:27 INFO  : 'after 3000' command is executed.
20:41:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:41:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:41:28 INFO  : Context for 'APU' is selected.
20:41:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:41:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:28 INFO  : Context for 'APU' is selected.
20:41:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:41:28 INFO  : 'ps7_init' command is executed.
20:41:28 INFO  : 'ps7_post_config' command is executed.
20:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:29 INFO  : Memory regions updated for context APU
20:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:29 INFO  : 'con' command is executed.
20:41:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:41:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:43:10 INFO  : Disconnected from the channel tcfchan#48.
20:44:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:45:11 INFO  : 'jtag frequency' command is executed.
20:45:11 INFO  : Context for 'APU' is selected.
20:45:11 INFO  : System reset is completed.
20:45:14 INFO  : 'after 3000' command is executed.
20:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:45:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:45:16 INFO  : Context for 'APU' is selected.
20:45:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:16 INFO  : Context for 'APU' is selected.
20:45:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:45:16 INFO  : 'ps7_init' command is executed.
20:45:16 INFO  : 'ps7_post_config' command is executed.
20:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:16 INFO  : Memory regions updated for context APU
20:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:16 INFO  : 'con' command is executed.
20:45:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:45:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:45:37 INFO  : Disconnected from the channel tcfchan#49.
20:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:45:37 INFO  : 'jtag frequency' command is executed.
20:45:37 INFO  : Context for 'APU' is selected.
20:45:37 INFO  : System reset is completed.
20:45:40 INFO  : 'after 3000' command is executed.
20:45:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:45:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:45:41 INFO  : Context for 'APU' is selected.
20:45:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:45:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:41 INFO  : Context for 'APU' is selected.
20:45:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:45:42 INFO  : 'ps7_init' command is executed.
20:45:42 INFO  : 'ps7_post_config' command is executed.
20:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:42 INFO  : Memory regions updated for context APU
20:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:42 INFO  : 'con' command is executed.
20:45:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:45:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:46:38 INFO  : Disconnected from the channel tcfchan#50.
20:46:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:46:39 INFO  : 'jtag frequency' command is executed.
20:46:39 INFO  : Context for 'APU' is selected.
20:46:39 INFO  : System reset is completed.
20:46:42 INFO  : 'after 3000' command is executed.
20:46:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:46:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:46:43 INFO  : Context for 'APU' is selected.
20:46:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:46:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:43 INFO  : Context for 'APU' is selected.
20:46:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:46:43 INFO  : 'ps7_init' command is executed.
20:46:43 INFO  : 'ps7_post_config' command is executed.
20:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:44 INFO  : Memory regions updated for context APU
20:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:44 INFO  : 'con' command is executed.
20:46:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:46:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:46:53 INFO  : Disconnected from the channel tcfchan#52.
20:46:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:46:53 INFO  : 'jtag frequency' command is executed.
20:46:53 INFO  : Context for 'APU' is selected.
20:46:54 INFO  : System reset is completed.
20:46:57 INFO  : 'after 3000' command is executed.
20:46:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:46:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:46:58 INFO  : Context for 'APU' is selected.
20:46:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:58 INFO  : Context for 'APU' is selected.
20:46:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:46:58 INFO  : 'ps7_init' command is executed.
20:46:58 INFO  : 'ps7_post_config' command is executed.
20:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:58 INFO  : Memory regions updated for context APU
20:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:59 INFO  : 'con' command is executed.
20:46:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:46:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:48:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:48:18 INFO  : Disconnected from the channel tcfchan#53.
20:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:48:19 INFO  : 'jtag frequency' command is executed.
20:48:19 INFO  : Context for 'APU' is selected.
20:48:19 INFO  : System reset is completed.
20:48:22 INFO  : 'after 3000' command is executed.
20:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:48:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:48:23 INFO  : Context for 'APU' is selected.
20:48:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:48:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:23 INFO  : Context for 'APU' is selected.
20:48:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:48:24 INFO  : 'ps7_init' command is executed.
20:48:24 INFO  : 'ps7_post_config' command is executed.
20:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:24 INFO  : Memory regions updated for context APU
20:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:24 INFO  : 'con' command is executed.
20:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:49:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:49:14 INFO  : Disconnected from the channel tcfchan#55.
20:49:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:49:14 INFO  : 'jtag frequency' command is executed.
20:49:14 INFO  : Context for 'APU' is selected.
20:49:14 INFO  : System reset is completed.
20:49:17 INFO  : 'after 3000' command is executed.
20:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:49:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:49:19 INFO  : Context for 'APU' is selected.
20:49:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:19 INFO  : Context for 'APU' is selected.
20:49:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:49:19 INFO  : 'ps7_init' command is executed.
20:49:19 INFO  : 'ps7_post_config' command is executed.
20:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:19 INFO  : Memory regions updated for context APU
20:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:19 INFO  : 'con' command is executed.
20:49:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:49:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:55:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:56:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:57:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:57:37 INFO  : Disconnected from the channel tcfchan#57.
20:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:57:38 INFO  : 'jtag frequency' command is executed.
20:57:38 INFO  : Context for 'APU' is selected.
20:57:38 INFO  : System reset is completed.
20:57:41 INFO  : 'after 3000' command is executed.
20:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:57:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:57:42 INFO  : Context for 'APU' is selected.
20:57:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:57:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:42 INFO  : Context for 'APU' is selected.
20:57:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:57:43 INFO  : 'ps7_init' command is executed.
20:57:43 INFO  : 'ps7_post_config' command is executed.
20:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:43 INFO  : Memory regions updated for context APU
20:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:43 INFO  : 'con' command is executed.
20:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:58:28 INFO  : Disconnected from the channel tcfchan#60.
20:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:58:29 INFO  : 'jtag frequency' command is executed.
20:58:29 INFO  : Context for 'APU' is selected.
20:58:29 INFO  : System reset is completed.
20:58:32 INFO  : 'after 3000' command is executed.
20:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:58:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:58:33 INFO  : Context for 'APU' is selected.
20:58:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:33 INFO  : Context for 'APU' is selected.
20:58:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:58:33 INFO  : 'ps7_init' command is executed.
20:58:33 INFO  : 'ps7_post_config' command is executed.
20:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:34 INFO  : Memory regions updated for context APU
20:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:34 INFO  : 'con' command is executed.
20:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:58:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:59:43 INFO  : Disconnected from the channel tcfchan#61.
20:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:59:43 INFO  : 'jtag frequency' command is executed.
20:59:43 INFO  : Context for 'APU' is selected.
20:59:43 INFO  : System reset is completed.
20:59:46 INFO  : 'after 3000' command is executed.
20:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:59:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:59:47 INFO  : Context for 'APU' is selected.
20:59:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:59:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:47 INFO  : Context for 'APU' is selected.
20:59:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:59:48 INFO  : 'ps7_init' command is executed.
20:59:48 INFO  : 'ps7_post_config' command is executed.
20:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:48 INFO  : Memory regions updated for context APU
20:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:48 INFO  : 'con' command is executed.
20:59:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:01:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:01:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:01:33 INFO  : Disconnected from the channel tcfchan#62.
21:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:01:33 INFO  : 'jtag frequency' command is executed.
21:01:33 INFO  : Context for 'APU' is selected.
21:01:33 INFO  : System reset is completed.
21:01:36 INFO  : 'after 3000' command is executed.
21:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:01:37 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:01:37 INFO  : Context for 'APU' is selected.
21:01:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:38 INFO  : Context for 'APU' is selected.
21:01:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:01:38 INFO  : 'ps7_init' command is executed.
21:01:38 INFO  : 'ps7_post_config' command is executed.
21:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:38 INFO  : Memory regions updated for context APU
21:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:38 INFO  : 'con' command is executed.
21:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:02:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:02:03 INFO  : Disconnected from the channel tcfchan#64.
21:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:02:04 INFO  : 'jtag frequency' command is executed.
21:02:04 INFO  : Context for 'APU' is selected.
21:02:04 INFO  : System reset is completed.
21:02:07 INFO  : 'after 3000' command is executed.
21:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:02:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:02:08 INFO  : Context for 'APU' is selected.
21:02:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:02:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:08 INFO  : Context for 'APU' is selected.
21:02:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:02:08 INFO  : 'ps7_init' command is executed.
21:02:08 INFO  : 'ps7_post_config' command is executed.
21:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:09 INFO  : Memory regions updated for context APU
21:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:09 INFO  : 'con' command is executed.
21:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:02:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:02:37 INFO  : Disconnected from the channel tcfchan#65.
21:02:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:02:37 INFO  : 'jtag frequency' command is executed.
21:02:37 INFO  : Context for 'APU' is selected.
21:02:37 INFO  : System reset is completed.
21:02:40 INFO  : 'after 3000' command is executed.
21:02:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:02:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:02:41 INFO  : Context for 'APU' is selected.
21:02:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:02:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:41 INFO  : Context for 'APU' is selected.
21:02:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:02:42 INFO  : 'ps7_init' command is executed.
21:02:42 INFO  : 'ps7_post_config' command is executed.
21:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:42 INFO  : Memory regions updated for context APU
21:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:42 INFO  : 'con' command is executed.
21:02:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:02:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:02:50 INFO  : Disconnected from the channel tcfchan#66.
21:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:02:50 INFO  : 'jtag frequency' command is executed.
21:02:50 INFO  : Context for 'APU' is selected.
21:02:51 INFO  : System reset is completed.
21:02:54 INFO  : 'after 3000' command is executed.
21:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:02:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:02:55 INFO  : Context for 'APU' is selected.
21:02:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:02:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:55 INFO  : Context for 'APU' is selected.
21:02:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:02:55 INFO  : 'ps7_init' command is executed.
21:02:55 INFO  : 'ps7_post_config' command is executed.
21:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:55 INFO  : Memory regions updated for context APU
21:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:55 INFO  : 'con' command is executed.
21:02:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:02:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:02:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:03:07 INFO  : Disconnected from the channel tcfchan#67.
21:03:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:03:07 INFO  : 'jtag frequency' command is executed.
21:03:07 INFO  : Context for 'APU' is selected.
21:03:07 INFO  : System reset is completed.
21:03:10 INFO  : 'after 3000' command is executed.
21:03:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:03:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:03:11 INFO  : Context for 'APU' is selected.
21:03:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:11 INFO  : Context for 'APU' is selected.
21:03:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:03:12 INFO  : 'ps7_init' command is executed.
21:03:12 INFO  : 'ps7_post_config' command is executed.
21:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:12 INFO  : Memory regions updated for context APU
21:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:12 INFO  : 'con' command is executed.
21:03:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:03:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:06:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:06:53 INFO  : Disconnected from the channel tcfchan#68.
21:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:06:54 INFO  : 'jtag frequency' command is executed.
21:06:54 INFO  : Context for 'APU' is selected.
21:06:54 INFO  : System reset is completed.
21:06:57 INFO  : 'after 3000' command is executed.
21:06:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:06:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:06:59 INFO  : Context for 'APU' is selected.
21:06:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:06:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:59 INFO  : Context for 'APU' is selected.
21:06:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:07:00 INFO  : 'ps7_init' command is executed.
21:07:00 INFO  : 'ps7_post_config' command is executed.
21:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:00 INFO  : Memory regions updated for context APU
21:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:00 INFO  : 'con' command is executed.
21:07:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:07:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:07:22 INFO  : Disconnected from the channel tcfchan#69.
21:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:07:23 INFO  : 'jtag frequency' command is executed.
21:07:23 INFO  : Context for 'APU' is selected.
21:07:23 INFO  : System reset is completed.
21:07:26 INFO  : 'after 3000' command is executed.
21:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:07:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:07:27 INFO  : Context for 'APU' is selected.
21:07:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:27 INFO  : Context for 'APU' is selected.
21:07:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:07:27 INFO  : 'ps7_init' command is executed.
21:07:27 INFO  : 'ps7_post_config' command is executed.
21:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:28 INFO  : Memory regions updated for context APU
21:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:28 INFO  : 'con' command is executed.
21:07:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:07:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:07:50 INFO  : Disconnected from the channel tcfchan#70.
21:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:07:51 INFO  : 'jtag frequency' command is executed.
21:07:51 INFO  : Context for 'APU' is selected.
21:07:51 INFO  : System reset is completed.
21:07:54 INFO  : 'after 3000' command is executed.
21:07:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:07:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:07:55 INFO  : Context for 'APU' is selected.
21:07:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:07:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:55 INFO  : Context for 'APU' is selected.
21:07:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:07:56 INFO  : 'ps7_init' command is executed.
21:07:56 INFO  : 'ps7_post_config' command is executed.
21:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:56 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:56 INFO  : Memory regions updated for context APU
21:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:56 INFO  : 'con' command is executed.
21:07:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:08:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:08:55 INFO  : Disconnected from the channel tcfchan#71.
21:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:08:55 INFO  : 'jtag frequency' command is executed.
21:08:55 INFO  : Context for 'APU' is selected.
21:08:55 INFO  : System reset is completed.
21:08:58 INFO  : 'after 3000' command is executed.
21:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:08:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:08:59 INFO  : Context for 'APU' is selected.
21:08:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:08:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:59 INFO  : Context for 'APU' is selected.
21:08:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:09:00 INFO  : 'ps7_init' command is executed.
21:09:00 INFO  : 'ps7_post_config' command is executed.
21:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:00 INFO  : Memory regions updated for context APU
21:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:00 INFO  : 'con' command is executed.
21:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:09:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:09:18 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:09:40 INFO  : Disconnected from the channel tcfchan#72.
21:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:09:40 INFO  : 'jtag frequency' command is executed.
21:09:40 INFO  : Context for 'APU' is selected.
21:09:40 INFO  : System reset is completed.
21:09:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:09:43 INFO  : 'after 3000' command is executed.
21:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:09:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:09:45 INFO  : Context for 'APU' is selected.
21:09:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:09:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:45 INFO  : Context for 'APU' is selected.
21:09:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:09:45 INFO  : 'ps7_init' command is executed.
21:09:45 INFO  : 'ps7_post_config' command is executed.
21:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:45 INFO  : Memory regions updated for context APU
21:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:45 INFO  : 'con' command is executed.
21:09:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:09:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:09:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:10:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:10:50 INFO  : Disconnected from the channel tcfchan#73.
21:10:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:10:51 INFO  : 'jtag frequency' command is executed.
21:10:51 INFO  : Context for 'APU' is selected.
21:10:51 INFO  : System reset is completed.
21:10:54 INFO  : 'after 3000' command is executed.
21:10:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:10:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:10:55 INFO  : Context for 'APU' is selected.
21:10:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:10:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:55 INFO  : Context for 'APU' is selected.
21:10:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:10:55 INFO  : 'ps7_init' command is executed.
21:10:55 INFO  : 'ps7_post_config' command is executed.
21:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:56 INFO  : Memory regions updated for context APU
21:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:56 INFO  : 'con' command is executed.
21:10:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:10:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:11:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:11:39 INFO  : Disconnected from the channel tcfchan#74.
21:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:11:40 INFO  : 'jtag frequency' command is executed.
21:11:40 INFO  : Context for 'APU' is selected.
21:11:40 INFO  : System reset is completed.
21:11:43 INFO  : 'after 3000' command is executed.
21:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:11:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:11:44 INFO  : Context for 'APU' is selected.
21:11:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:44 INFO  : Context for 'APU' is selected.
21:11:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:11:44 INFO  : 'ps7_init' command is executed.
21:11:44 INFO  : 'ps7_post_config' command is executed.
21:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:45 INFO  : Memory regions updated for context APU
21:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:45 INFO  : 'con' command is executed.
21:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:11:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:13:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:13:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:13:52 INFO  : Disconnected from the channel tcfchan#75.
21:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:13:53 INFO  : 'jtag frequency' command is executed.
21:13:53 INFO  : Context for 'APU' is selected.
21:13:53 INFO  : System reset is completed.
21:13:56 INFO  : 'after 3000' command is executed.
21:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:13:57 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:13:57 INFO  : Context for 'APU' is selected.
21:13:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:13:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:57 INFO  : Context for 'APU' is selected.
21:13:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:13:58 INFO  : 'ps7_init' command is executed.
21:13:58 INFO  : 'ps7_post_config' command is executed.
21:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:58 INFO  : Memory regions updated for context APU
21:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:58 INFO  : 'con' command is executed.
21:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:13:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:14:55 INFO  : Disconnected from the channel tcfchan#76.
08:22:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
08:23:03 INFO  : XSCT server has started successfully.
08:23:03 INFO  : plnx-install-location is set to ''
08:23:03 INFO  : Successfully done setting XSCT server connection channel  
08:23:03 INFO  : Successfully done setting workspace for the tool. 
08:23:07 INFO  : Registering command handlers for Vitis TCF services
08:23:15 INFO  : Successfully done query RDI_DATADIR 
08:25:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:25:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:25:53 INFO  : 'jtag frequency' command is executed.
08:25:53 INFO  : Context for 'APU' is selected.
08:25:53 INFO  : System reset is completed.
08:25:56 INFO  : 'after 3000' command is executed.
08:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:25:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:25:58 INFO  : Context for 'APU' is selected.
08:25:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
08:25:58 INFO  : Context for 'APU' is selected.
08:25:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:25:59 INFO  : 'ps7_init' command is executed.
08:25:59 INFO  : 'ps7_post_config' command is executed.
08:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:25:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
08:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:25:59 INFO  : Memory regions updated for context APU
08:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:26:00 INFO  : 'con' command is executed.
08:26:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:26:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:27:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:27:42 INFO  : Disconnected from the channel tcfchan#2.
08:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:27:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:27:42 INFO  : 'jtag frequency' command is executed.
08:27:42 INFO  : Context for 'APU' is selected.
08:27:42 INFO  : System reset is completed.
08:27:45 INFO  : 'after 3000' command is executed.
08:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:27:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:27:47 INFO  : Context for 'APU' is selected.
08:27:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:27:47 INFO  : 'configparams force-mem-access 1' command is executed.
08:27:47 INFO  : Context for 'APU' is selected.
08:27:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:27:48 INFO  : 'ps7_init' command is executed.
08:27:48 INFO  : 'ps7_post_config' command is executed.
08:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:27:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:27:48 INFO  : 'configparams force-mem-access 0' command is executed.
08:27:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:27:48 INFO  : Memory regions updated for context APU
08:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:27:48 INFO  : 'con' command is executed.
08:27:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:27:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:28:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:28:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:28:38 INFO  : Disconnected from the channel tcfchan#3.
08:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:28:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:28:38 INFO  : 'jtag frequency' command is executed.
08:28:38 INFO  : Context for 'APU' is selected.
08:28:38 INFO  : System reset is completed.
08:28:41 INFO  : 'after 3000' command is executed.
08:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:28:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:28:43 INFO  : Context for 'APU' is selected.
08:28:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
08:28:43 INFO  : Context for 'APU' is selected.
08:28:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:28:43 INFO  : 'ps7_init' command is executed.
08:28:44 INFO  : 'ps7_post_config' command is executed.
08:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
08:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:28:44 INFO  : Memory regions updated for context APU
08:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:44 INFO  : 'con' command is executed.
08:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:28:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:29:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:29:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:29:36 INFO  : Disconnected from the channel tcfchan#5.
08:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:29:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:29:37 INFO  : 'jtag frequency' command is executed.
08:29:37 INFO  : Context for 'APU' is selected.
08:29:37 INFO  : System reset is completed.
08:29:40 INFO  : 'after 3000' command is executed.
08:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:29:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:29:41 INFO  : Context for 'APU' is selected.
08:29:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
08:29:41 INFO  : Context for 'APU' is selected.
08:29:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:29:42 INFO  : 'ps7_init' command is executed.
08:29:42 INFO  : 'ps7_post_config' command is executed.
08:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:29:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
08:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:29:42 INFO  : Memory regions updated for context APU
08:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:29:42 INFO  : 'con' command is executed.
08:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:29:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:30:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:30:27 INFO  : Disconnected from the channel tcfchan#7.
08:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:30:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:30:28 INFO  : 'jtag frequency' command is executed.
08:30:28 INFO  : Context for 'APU' is selected.
08:30:28 INFO  : System reset is completed.
08:30:31 INFO  : 'after 3000' command is executed.
08:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:30:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:30:32 INFO  : Context for 'APU' is selected.
08:30:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
08:30:32 INFO  : Context for 'APU' is selected.
08:30:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:30:33 INFO  : 'ps7_init' command is executed.
08:30:33 INFO  : 'ps7_post_config' command is executed.
08:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:30:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:30:34 INFO  : 'configparams force-mem-access 0' command is executed.
08:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:30:34 INFO  : Memory regions updated for context APU
08:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:30:34 INFO  : 'con' command is executed.
08:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:30:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:32:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:32:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:33:13 INFO  : Disconnected from the channel tcfchan#9.
08:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:33:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:33:13 INFO  : 'jtag frequency' command is executed.
08:33:13 INFO  : Context for 'APU' is selected.
08:33:13 INFO  : System reset is completed.
08:33:16 INFO  : 'after 3000' command is executed.
08:33:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:33:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:33:17 INFO  : Context for 'APU' is selected.
08:33:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:33:17 INFO  : 'configparams force-mem-access 1' command is executed.
08:33:17 INFO  : Context for 'APU' is selected.
08:33:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:33:18 INFO  : 'ps7_init' command is executed.
08:33:18 INFO  : 'ps7_post_config' command is executed.
08:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:33:19 INFO  : 'configparams force-mem-access 0' command is executed.
08:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:33:19 INFO  : Memory regions updated for context APU
08:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:19 INFO  : 'con' command is executed.
08:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:33:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:34:20 INFO  : Disconnected from the channel tcfchan#11.
08:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:34:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:34:20 INFO  : 'jtag frequency' command is executed.
08:34:20 INFO  : Context for 'APU' is selected.
08:34:20 INFO  : System reset is completed.
08:34:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:34:23 INFO  : 'after 3000' command is executed.
08:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:34:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:34:24 INFO  : Context for 'APU' is selected.
08:34:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
08:34:24 INFO  : Context for 'APU' is selected.
08:34:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:34:25 INFO  : 'ps7_init' command is executed.
08:34:25 INFO  : 'ps7_post_config' command is executed.
08:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
08:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:34:25 INFO  : Memory regions updated for context APU
08:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:25 INFO  : 'con' command is executed.
08:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:34:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:34:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:34:46 INFO  : Disconnected from the channel tcfchan#12.
08:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:34:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:34:46 INFO  : 'jtag frequency' command is executed.
08:34:46 INFO  : Context for 'APU' is selected.
08:34:46 INFO  : System reset is completed.
08:34:49 INFO  : 'after 3000' command is executed.
08:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:34:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:34:51 INFO  : Context for 'APU' is selected.
08:34:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
08:34:51 INFO  : Context for 'APU' is selected.
08:34:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:34:51 INFO  : 'ps7_init' command is executed.
08:34:51 INFO  : 'ps7_post_config' command is executed.
08:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:34:52 INFO  : 'configparams force-mem-access 0' command is executed.
08:34:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:34:52 INFO  : Memory regions updated for context APU
08:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:52 INFO  : 'con' command is executed.
08:34:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:34:52 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:40:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:40:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:40:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:40:38 INFO  : Disconnected from the channel tcfchan#14.
08:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:40:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:40:38 INFO  : 'jtag frequency' command is executed.
08:40:38 INFO  : Context for 'APU' is selected.
08:40:38 INFO  : System reset is completed.
08:40:41 INFO  : 'after 3000' command is executed.
08:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:40:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:40:43 INFO  : Context for 'APU' is selected.
08:40:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
08:40:43 INFO  : Context for 'APU' is selected.
08:40:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:40:43 INFO  : 'ps7_init' command is executed.
08:40:43 INFO  : 'ps7_post_config' command is executed.
08:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
08:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:40:44 INFO  : Memory regions updated for context APU
08:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:44 INFO  : 'con' command is executed.
08:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:40:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:43:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:43:31 INFO  : Disconnected from the channel tcfchan#17.
08:43:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:43:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:43:31 INFO  : 'jtag frequency' command is executed.
08:43:31 INFO  : Context for 'APU' is selected.
08:43:31 INFO  : System reset is completed.
08:43:34 INFO  : 'after 3000' command is executed.
08:43:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:43:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:43:36 INFO  : Context for 'APU' is selected.
08:43:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
08:43:36 INFO  : Context for 'APU' is selected.
08:43:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:43:36 INFO  : 'ps7_init' command is executed.
08:43:37 INFO  : 'ps7_post_config' command is executed.
08:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
08:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:43:37 INFO  : Memory regions updated for context APU
08:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:37 INFO  : 'con' command is executed.
08:43:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:43:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:46:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:46:09 INFO  : Disconnected from the channel tcfchan#19.
08:46:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:46:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:46:09 INFO  : 'jtag frequency' command is executed.
08:46:09 INFO  : Context for 'APU' is selected.
08:46:09 INFO  : System reset is completed.
08:46:12 INFO  : 'after 3000' command is executed.
08:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:46:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:46:13 INFO  : Context for 'APU' is selected.
08:46:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:46:13 INFO  : 'configparams force-mem-access 1' command is executed.
08:46:14 INFO  : Context for 'APU' is selected.
08:46:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:46:14 INFO  : 'ps7_init' command is executed.
08:46:14 INFO  : 'ps7_post_config' command is executed.
08:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:46:14 INFO  : 'configparams force-mem-access 0' command is executed.
08:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:46:14 INFO  : Memory regions updated for context APU
08:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:15 INFO  : 'con' command is executed.
08:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:46:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:47:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:47:44 INFO  : Disconnected from the channel tcfchan#20.
08:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:47:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:47:45 INFO  : 'jtag frequency' command is executed.
08:47:45 INFO  : Context for 'APU' is selected.
08:47:45 INFO  : System reset is completed.
08:47:48 INFO  : 'after 3000' command is executed.
08:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:47:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:47:49 INFO  : Context for 'APU' is selected.
08:47:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
08:47:49 INFO  : Context for 'APU' is selected.
08:47:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:47:50 INFO  : 'ps7_init' command is executed.
08:47:50 INFO  : 'ps7_post_config' command is executed.
08:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:47:50 INFO  : 'configparams force-mem-access 0' command is executed.
08:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:47:50 INFO  : Memory regions updated for context APU
08:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:50 INFO  : 'con' command is executed.
08:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:47:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:49:00 INFO  : Disconnected from the channel tcfchan#21.
15:46:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
15:47:04 INFO  : XSCT server has started successfully.
15:47:04 INFO  : Successfully done setting XSCT server connection channel  
15:47:04 INFO  : plnx-install-location is set to ''
15:47:04 INFO  : Successfully done setting workspace for the tool. 
15:47:07 INFO  : Registering command handlers for Vitis TCF services
15:47:16 INFO  : Successfully done query RDI_DATADIR 
15:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:55:02 INFO  : 'jtag frequency' command is executed.
15:55:02 INFO  : Context for 'APU' is selected.
15:55:02 INFO  : System reset is completed.
15:55:05 INFO  : 'after 3000' command is executed.
15:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:55:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:55:07 INFO  : Context for 'APU' is selected.
15:55:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:07 INFO  : Context for 'APU' is selected.
15:55:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:55:07 INFO  : 'ps7_init' command is executed.
15:55:07 INFO  : 'ps7_post_config' command is executed.
15:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:08 INFO  : Memory regions updated for context APU
15:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:08 INFO  : 'con' command is executed.
15:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:55:16 INFO  : Disconnected from the channel tcfchan#1.
15:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:55:16 INFO  : 'jtag frequency' command is executed.
15:55:16 INFO  : Context for 'APU' is selected.
15:55:16 INFO  : System reset is completed.
15:55:19 INFO  : 'after 3000' command is executed.
15:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:55:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:55:20 INFO  : Context for 'APU' is selected.
15:55:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:55:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:22 INFO  : Context for 'APU' is selected.
15:55:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:55:22 INFO  : 'ps7_init' command is executed.
15:55:22 INFO  : 'ps7_post_config' command is executed.
15:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:22 INFO  : Memory regions updated for context APU
15:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:22 INFO  : 'con' command is executed.
15:55:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:00:39 INFO  : Disconnected from the channel tcfchan#2.
16:00:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:00:39 INFO  : 'jtag frequency' command is executed.
16:00:39 INFO  : Context for 'APU' is selected.
16:00:39 INFO  : System reset is completed.
16:00:42 INFO  : 'after 3000' command is executed.
16:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:00:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:00:43 INFO  : Context for 'APU' is selected.
16:00:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:00:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:44 INFO  : Context for 'APU' is selected.
16:00:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:00:45 INFO  : 'ps7_init' command is executed.
16:00:45 INFO  : 'ps7_post_config' command is executed.
16:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:45 INFO  : Memory regions updated for context APU
16:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:45 INFO  : 'con' command is executed.
16:00:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:00:48 INFO  : Disconnected from the channel tcfchan#3.
16:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:00:48 INFO  : 'jtag frequency' command is executed.
16:00:48 INFO  : Context for 'APU' is selected.
16:00:48 INFO  : System reset is completed.
16:00:51 INFO  : 'after 3000' command is executed.
16:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:00:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:00:52 INFO  : Context for 'APU' is selected.
16:00:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:00:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:54 INFO  : Context for 'APU' is selected.
16:00:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:00:54 INFO  : 'ps7_init' command is executed.
16:00:54 INFO  : 'ps7_post_config' command is executed.
16:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:54 INFO  : Memory regions updated for context APU
16:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:54 INFO  : 'con' command is executed.
16:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:00:59 INFO  : Disconnected from the channel tcfchan#4.
16:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:00:59 INFO  : 'jtag frequency' command is executed.
16:00:59 INFO  : Context for 'APU' is selected.
16:01:00 INFO  : System reset is completed.
16:01:03 INFO  : 'after 3000' command is executed.
16:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:01:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:01:04 INFO  : Context for 'APU' is selected.
16:01:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:05 INFO  : Context for 'APU' is selected.
16:01:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:01:05 INFO  : 'ps7_init' command is executed.
16:01:05 INFO  : 'ps7_post_config' command is executed.
16:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:06 INFO  : Memory regions updated for context APU
16:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:06 INFO  : 'con' command is executed.
16:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:01:06 INFO  : Disconnected from the channel tcfchan#5.
16:01:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:01:07 INFO  : 'jtag frequency' command is executed.
16:01:07 INFO  : Context for 'APU' is selected.
16:01:08 INFO  : System reset is completed.
16:01:11 INFO  : 'after 3000' command is executed.
16:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:01:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:01:12 INFO  : Context for 'APU' is selected.
16:01:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:01:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:13 INFO  : Context for 'APU' is selected.
16:01:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:01:14 INFO  : 'ps7_init' command is executed.
16:01:14 INFO  : 'ps7_post_config' command is executed.
16:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:14 INFO  : Memory regions updated for context APU
16:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:14 INFO  : 'con' command is executed.
16:01:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:03:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:03:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:03:25 INFO  : Disconnected from the channel tcfchan#6.
16:03:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:03:25 INFO  : 'jtag frequency' command is executed.
16:03:25 INFO  : Context for 'APU' is selected.
16:03:25 INFO  : System reset is completed.
16:03:28 INFO  : 'after 3000' command is executed.
16:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:03:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:03:30 INFO  : Context for 'APU' is selected.
16:03:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:03:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:31 INFO  : Context for 'APU' is selected.
16:03:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:03:31 INFO  : 'ps7_init' command is executed.
16:03:31 INFO  : 'ps7_post_config' command is executed.
16:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:32 INFO  : Memory regions updated for context APU
16:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:32 INFO  : 'con' command is executed.
16:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:03:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:04:28 INFO  : Disconnected from the channel tcfchan#8.
16:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:04:28 INFO  : 'jtag frequency' command is executed.
16:04:28 INFO  : Context for 'APU' is selected.
16:04:28 INFO  : System reset is completed.
16:04:31 INFO  : 'after 3000' command is executed.
16:04:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:04:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:04:32 INFO  : Context for 'APU' is selected.
16:04:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:04:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:34 INFO  : Context for 'APU' is selected.
16:04:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:04:34 INFO  : 'ps7_init' command is executed.
16:04:34 INFO  : 'ps7_post_config' command is executed.
16:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:35 INFO  : Memory regions updated for context APU
16:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:35 INFO  : 'con' command is executed.
16:04:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:04:37 INFO  : Disconnected from the channel tcfchan#9.
16:04:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:04:37 INFO  : 'jtag frequency' command is executed.
16:04:37 INFO  : Context for 'APU' is selected.
16:04:37 INFO  : System reset is completed.
16:04:40 INFO  : 'after 3000' command is executed.
16:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:04:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:04:42 INFO  : Context for 'APU' is selected.
16:04:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:04:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:43 INFO  : Context for 'APU' is selected.
16:04:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:04:43 INFO  : 'ps7_init' command is executed.
16:04:43 INFO  : 'ps7_post_config' command is executed.
16:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:44 INFO  : Memory regions updated for context APU
16:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:44 INFO  : 'con' command is executed.
16:04:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:05:39 INFO  : Disconnected from the channel tcfchan#10.
16:05:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:05:39 INFO  : 'jtag frequency' command is executed.
16:05:39 INFO  : Context for 'APU' is selected.
16:05:40 INFO  : System reset is completed.
16:05:43 INFO  : 'after 3000' command is executed.
16:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:05:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:05:44 INFO  : Context for 'APU' is selected.
16:05:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:05:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:45 INFO  : Context for 'APU' is selected.
16:05:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:05:46 INFO  : 'ps7_init' command is executed.
16:05:46 INFO  : 'ps7_post_config' command is executed.
16:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:46 INFO  : Memory regions updated for context APU
16:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:46 INFO  : 'con' command is executed.
16:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:05:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:05:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:05:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:06:06 INFO  : Disconnected from the channel tcfchan#11.
16:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:06:06 INFO  : 'jtag frequency' command is executed.
16:06:06 INFO  : Context for 'APU' is selected.
16:06:06 INFO  : System reset is completed.
16:06:09 INFO  : 'after 3000' command is executed.
16:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:06:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:06:11 INFO  : Context for 'APU' is selected.
16:06:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:06:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:12 INFO  : Context for 'APU' is selected.
16:06:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:06:12 INFO  : 'ps7_init' command is executed.
16:06:12 INFO  : 'ps7_post_config' command is executed.
16:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:13 INFO  : Memory regions updated for context APU
16:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:13 INFO  : 'con' command is executed.
16:06:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:06:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:07:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:07:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:08:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:08:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:08:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:09:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:09:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:09:10 INFO  : Disconnected from the channel tcfchan#14.
16:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:09:11 INFO  : 'jtag frequency' command is executed.
16:09:11 INFO  : Context for 'APU' is selected.
16:09:11 INFO  : System reset is completed.
16:09:14 INFO  : 'after 3000' command is executed.
16:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:09:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:09:15 INFO  : Context for 'APU' is selected.
16:09:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:16 INFO  : Context for 'APU' is selected.
16:09:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:09:16 INFO  : 'ps7_init' command is executed.
16:09:16 INFO  : 'ps7_post_config' command is executed.
16:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:17 INFO  : Memory regions updated for context APU
16:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:17 INFO  : 'con' command is executed.
16:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:11:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:11:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:11:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:11:51 INFO  : Disconnected from the channel tcfchan#17.
16:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:11:51 INFO  : 'jtag frequency' command is executed.
16:11:51 INFO  : Context for 'APU' is selected.
16:11:51 INFO  : System reset is completed.
16:11:54 INFO  : 'after 3000' command is executed.
16:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:11:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:11:55 INFO  : Context for 'APU' is selected.
16:11:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:57 INFO  : Context for 'APU' is selected.
16:11:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:11:57 INFO  : 'ps7_init' command is executed.
16:11:57 INFO  : 'ps7_post_config' command is executed.
16:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:57 INFO  : Memory regions updated for context APU
16:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:57 INFO  : 'con' command is executed.
16:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:14:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:14:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:14:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:14:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:14:48 INFO  : Disconnected from the channel tcfchan#19.
16:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:14:48 INFO  : 'jtag frequency' command is executed.
16:14:48 INFO  : Context for 'APU' is selected.
16:14:48 INFO  : System reset is completed.
16:14:51 INFO  : 'after 3000' command is executed.
16:14:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:14:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:14:52 INFO  : Context for 'APU' is selected.
16:14:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:14:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:54 INFO  : Context for 'APU' is selected.
16:14:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:14:54 INFO  : 'ps7_init' command is executed.
16:14:54 INFO  : 'ps7_post_config' command is executed.
16:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:54 INFO  : Memory regions updated for context APU
16:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:54 INFO  : 'con' command is executed.
16:14:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:14:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:15:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:15:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:16:05 INFO  : Disconnected from the channel tcfchan#22.
16:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:16:05 INFO  : 'jtag frequency' command is executed.
16:16:05 INFO  : Context for 'APU' is selected.
16:16:05 INFO  : System reset is completed.
16:16:08 INFO  : 'after 3000' command is executed.
16:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:16:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:16:10 INFO  : Context for 'APU' is selected.
16:16:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:11 INFO  : Context for 'APU' is selected.
16:16:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:16:11 INFO  : 'ps7_init' command is executed.
16:16:11 INFO  : 'ps7_post_config' command is executed.
16:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:12 INFO  : Memory regions updated for context APU
16:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:12 INFO  : 'con' command is executed.
16:16:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:17:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:17:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:18:24 INFO  : Disconnected from the channel tcfchan#24.
16:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:18:24 INFO  : 'jtag frequency' command is executed.
16:18:24 INFO  : Context for 'APU' is selected.
16:18:24 INFO  : System reset is completed.
16:18:27 INFO  : 'after 3000' command is executed.
16:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:18:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:18:28 INFO  : Context for 'APU' is selected.
16:18:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:30 INFO  : Context for 'APU' is selected.
16:18:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:18:30 INFO  : 'ps7_init' command is executed.
16:18:30 INFO  : 'ps7_post_config' command is executed.
16:18:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:30 INFO  : Memory regions updated for context APU
16:18:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:30 INFO  : 'con' command is executed.
16:18:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:18:56 INFO  : Disconnected from the channel tcfchan#26.
16:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:18:56 INFO  : 'jtag frequency' command is executed.
16:18:56 INFO  : Context for 'APU' is selected.
16:18:56 INFO  : System reset is completed.
16:18:59 INFO  : 'after 3000' command is executed.
16:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:19:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:19:01 INFO  : Context for 'APU' is selected.
16:19:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:02 INFO  : Context for 'APU' is selected.
16:19:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:19:02 INFO  : 'ps7_init' command is executed.
16:19:02 INFO  : 'ps7_post_config' command is executed.
16:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:03 INFO  : Memory regions updated for context APU
16:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:03 INFO  : 'con' command is executed.
16:19:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:19:16 INFO  : Disconnected from the channel tcfchan#27.
16:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:19:29 INFO  : 'jtag frequency' command is executed.
16:19:29 INFO  : Context for 'APU' is selected.
16:19:29 INFO  : System reset is completed.
16:19:32 INFO  : 'after 3000' command is executed.
16:19:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:19:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:19:34 INFO  : Context for 'APU' is selected.
16:19:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:35 INFO  : Context for 'APU' is selected.
16:19:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:19:36 INFO  : 'ps7_init' command is executed.
16:19:36 INFO  : 'ps7_post_config' command is executed.
16:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:36 INFO  : Memory regions updated for context APU
16:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:36 INFO  : 'con' command is executed.
16:19:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:20:54 INFO  : Disconnected from the channel tcfchan#28.
16:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:20:54 INFO  : 'jtag frequency' command is executed.
16:20:54 INFO  : Context for 'APU' is selected.
16:20:54 INFO  : System reset is completed.
16:20:57 INFO  : 'after 3000' command is executed.
16:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:20:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:20:59 INFO  : Context for 'APU' is selected.
16:21:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:21:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:00 INFO  : Context for 'APU' is selected.
16:21:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:21:00 INFO  : 'ps7_init' command is executed.
16:21:00 INFO  : 'ps7_post_config' command is executed.
16:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:01 INFO  : Memory regions updated for context APU
16:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:01 INFO  : 'con' command is executed.
16:21:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:21:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

16:21:39 INFO  : Disconnected from the channel tcfchan#29.
16:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:21:39 INFO  : 'jtag frequency' command is executed.
16:21:39 INFO  : Context for 'APU' is selected.
16:21:39 INFO  : System reset is completed.
16:21:42 INFO  : 'after 3000' command is executed.
16:21:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:21:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:21:43 INFO  : Context for 'APU' is selected.
16:21:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:21:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:45 INFO  : Context for 'APU' is selected.
16:21:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:21:45 INFO  : 'ps7_init' command is executed.
16:21:45 INFO  : 'ps7_post_config' command is executed.
16:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:46 INFO  : Memory regions updated for context APU
16:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:46 INFO  : 'con' command is executed.
16:21:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:23:05 INFO  : Disconnected from the channel tcfchan#31.
16:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:23:05 INFO  : 'jtag frequency' command is executed.
16:23:05 INFO  : Context for 'APU' is selected.
16:23:05 INFO  : System reset is completed.
16:23:08 INFO  : 'after 3000' command is executed.
16:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:23:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:23:09 INFO  : Context for 'APU' is selected.
16:23:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:23:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:11 INFO  : Context for 'APU' is selected.
16:23:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:23:11 INFO  : 'ps7_init' command is executed.
16:23:11 INFO  : 'ps7_post_config' command is executed.
16:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:11 INFO  : Memory regions updated for context APU
16:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:11 INFO  : 'con' command is executed.
16:23:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:23:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:25:32 INFO  : Disconnected from the channel tcfchan#32.
18:37:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
18:37:13 INFO  : Registering command handlers for Vitis TCF services
18:37:13 INFO  : XSCT server has started successfully.
18:37:13 INFO  : Successfully done setting XSCT server connection channel  
18:37:13 INFO  : plnx-install-location is set to ''
18:37:13 INFO  : Successfully done setting workspace for the tool. 
18:37:13 INFO  : Successfully done query RDI_DATADIR 
18:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:44:00 INFO  : 'jtag frequency' command is executed.
18:44:00 INFO  : Context for 'APU' is selected.
18:44:00 INFO  : System reset is completed.
18:44:03 INFO  : 'after 3000' command is executed.
18:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:44:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:44:05 INFO  : Context for 'APU' is selected.
18:44:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:05 INFO  : Context for 'APU' is selected.
18:44:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:44:05 INFO  : 'ps7_init' command is executed.
18:44:05 INFO  : 'ps7_post_config' command is executed.
18:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:05 INFO  : Memory regions updated for context APU
18:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:05 INFO  : 'con' command is executed.
18:44:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:45:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:45:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

18:45:44 INFO  : Disconnected from the channel tcfchan#1.
18:45:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:45:44 INFO  : 'jtag frequency' command is executed.
18:45:44 INFO  : Context for 'APU' is selected.
18:45:44 INFO  : System reset is completed.
18:45:47 INFO  : 'after 3000' command is executed.
18:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:45:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:45:48 INFO  : Context for 'APU' is selected.
18:45:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:45:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:49 INFO  : Context for 'APU' is selected.
18:45:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:45:50 INFO  : 'ps7_init' command is executed.
18:45:50 INFO  : 'ps7_post_config' command is executed.
18:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:50 INFO  : Memory regions updated for context APU
18:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:50 INFO  : 'con' command is executed.
18:45:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:16:19 INFO  : Disconnected from the channel tcfchan#3.
19:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:16:20 INFO  : 'jtag frequency' command is executed.
19:16:20 INFO  : Context for 'APU' is selected.
19:16:20 INFO  : System reset is completed.
19:16:23 INFO  : 'after 3000' command is executed.
19:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:16:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:16:24 INFO  : Context for 'APU' is selected.
19:16:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:16:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:26 INFO  : Context for 'APU' is selected.
19:16:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:16:26 INFO  : 'ps7_init' command is executed.
19:16:26 INFO  : 'ps7_post_config' command is executed.
19:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:26 INFO  : Memory regions updated for context APU
19:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:26 INFO  : 'con' command is executed.
19:16:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:16:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:17:21 INFO  : Disconnected from the channel tcfchan#4.
19:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:17:37 INFO  : 'jtag frequency' command is executed.
19:17:37 INFO  : Context for 'APU' is selected.
19:17:37 INFO  : System reset is completed.
19:17:40 INFO  : 'after 3000' command is executed.
19:17:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:17:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:17:42 INFO  : Context for 'APU' is selected.
19:17:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:17:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:43 INFO  : Context for 'APU' is selected.
19:17:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:17:44 INFO  : 'ps7_init' command is executed.
19:17:44 INFO  : 'ps7_post_config' command is executed.
19:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:44 INFO  : Memory regions updated for context APU
19:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:44 INFO  : 'con' command is executed.
19:17:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:29:19 INFO  : Disconnected from the channel tcfchan#5.
19:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:29:19 INFO  : 'jtag frequency' command is executed.
19:29:19 INFO  : Context for 'APU' is selected.
19:29:19 INFO  : System reset is completed.
19:29:22 INFO  : 'after 3000' command is executed.
19:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:29:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:29:23 INFO  : Context for 'APU' is selected.
19:29:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:24 INFO  : Context for 'APU' is selected.
19:29:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:29:25 INFO  : 'ps7_init' command is executed.
19:29:25 INFO  : 'ps7_post_config' command is executed.
19:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:25 INFO  : Memory regions updated for context APU
19:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:25 INFO  : 'con' command is executed.
19:29:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:29:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:31:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:31:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

19:32:02 INFO  : Disconnected from the channel tcfchan#6.
19:32:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:32:02 INFO  : 'jtag frequency' command is executed.
19:32:02 INFO  : Context for 'APU' is selected.
19:32:02 INFO  : System reset is completed.
19:32:05 INFO  : 'after 3000' command is executed.
19:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:32:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:32:06 INFO  : Context for 'APU' is selected.
19:32:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:08 INFO  : Context for 'APU' is selected.
19:32:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:32:08 INFO  : 'ps7_init' command is executed.
19:32:08 INFO  : 'ps7_post_config' command is executed.
19:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:08 INFO  : Memory regions updated for context APU
19:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:08 INFO  : 'con' command is executed.
19:32:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:32:34 INFO  : Disconnected from the channel tcfchan#8.
19:32:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:32:34 INFO  : 'jtag frequency' command is executed.
19:32:34 INFO  : Context for 'APU' is selected.
19:32:34 INFO  : System reset is completed.
19:32:37 INFO  : 'after 3000' command is executed.
19:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:32:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:32:39 INFO  : Context for 'APU' is selected.
19:32:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:40 INFO  : Context for 'APU' is selected.
19:32:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:32:40 INFO  : 'ps7_init' command is executed.
19:32:40 INFO  : 'ps7_post_config' command is executed.
19:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:41 INFO  : Memory regions updated for context APU
19:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:41 INFO  : 'con' command is executed.
19:32:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:33:02 INFO  : Disconnected from the channel tcfchan#9.
19:33:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:33:02 INFO  : 'jtag frequency' command is executed.
19:33:02 INFO  : Context for 'APU' is selected.
19:33:02 INFO  : System reset is completed.
19:33:05 INFO  : 'after 3000' command is executed.
19:33:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:33:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:33:07 INFO  : Context for 'APU' is selected.
19:33:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:08 INFO  : Context for 'APU' is selected.
19:33:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:33:08 INFO  : 'ps7_init' command is executed.
19:33:08 INFO  : 'ps7_post_config' command is executed.
19:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:08 INFO  : Memory regions updated for context APU
19:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:08 INFO  : 'con' command is executed.
19:33:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:37:41 INFO  : Disconnected from the channel tcfchan#10.
19:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:37:42 INFO  : 'jtag frequency' command is executed.
19:37:42 INFO  : Context for 'APU' is selected.
19:37:42 INFO  : System reset is completed.
19:37:45 INFO  : 'after 3000' command is executed.
19:37:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:37:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:37:46 INFO  : Context for 'APU' is selected.
19:37:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:37:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:47 INFO  : Context for 'APU' is selected.
19:37:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:37:48 INFO  : 'ps7_init' command is executed.
19:37:48 INFO  : 'ps7_post_config' command is executed.
19:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:48 INFO  : Memory regions updated for context APU
19:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:48 INFO  : 'con' command is executed.
19:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:38:06 INFO  : Disconnected from the channel tcfchan#11.
19:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:38:06 INFO  : 'jtag frequency' command is executed.
19:38:06 INFO  : Context for 'APU' is selected.
19:38:06 INFO  : System reset is completed.
19:38:09 INFO  : 'after 3000' command is executed.
19:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:38:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:38:11 INFO  : Context for 'APU' is selected.
19:38:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:12 INFO  : Context for 'APU' is selected.
19:38:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:38:12 INFO  : 'ps7_init' command is executed.
19:38:12 INFO  : 'ps7_post_config' command is executed.
19:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:13 INFO  : Memory regions updated for context APU
19:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:13 INFO  : 'con' command is executed.
19:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:38:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:45:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:45:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

20:45:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:46:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:46:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

20:48:18 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:48:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:50:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:50:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:50:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

20:52:44 INFO  : Disconnected from the channel tcfchan#12.
20:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:52:44 INFO  : 'jtag frequency' command is executed.
20:52:44 INFO  : Context for 'APU' is selected.
20:52:44 INFO  : System reset is completed.
20:52:47 INFO  : 'after 3000' command is executed.
20:52:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:52:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:52:49 INFO  : Context for 'APU' is selected.
20:52:50 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:52:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:50 INFO  : Context for 'APU' is selected.
20:52:50 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:52:50 INFO  : 'ps7_init' command is executed.
20:52:50 INFO  : 'ps7_post_config' command is executed.
20:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:51 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:51 INFO  : Memory regions updated for context APU
20:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:51 INFO  : 'con' command is executed.
20:52:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:51 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:53:37 INFO  : Disconnected from the channel tcfchan#16.
20:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:53:37 INFO  : 'jtag frequency' command is executed.
20:53:37 INFO  : Context for 'APU' is selected.
20:53:37 INFO  : System reset is completed.
20:53:40 INFO  : 'after 3000' command is executed.
20:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:53:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:53:41 INFO  : Context for 'APU' is selected.
20:53:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:53:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:43 INFO  : Context for 'APU' is selected.
20:53:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:53:43 INFO  : 'ps7_init' command is executed.
20:53:43 INFO  : 'ps7_post_config' command is executed.
20:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:44 INFO  : Memory regions updated for context APU
20:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:44 INFO  : 'con' command is executed.
20:53:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:55:14 INFO  : Disconnected from the channel tcfchan#17.
20:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:55:14 INFO  : 'jtag frequency' command is executed.
20:55:14 INFO  : Context for 'APU' is selected.
20:55:14 INFO  : System reset is completed.
20:55:17 INFO  : 'after 3000' command is executed.
20:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:55:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:55:18 INFO  : Context for 'APU' is selected.
20:55:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:20 INFO  : Context for 'APU' is selected.
20:55:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:55:20 INFO  : 'ps7_init' command is executed.
20:55:20 INFO  : 'ps7_post_config' command is executed.
20:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:20 INFO  : Memory regions updated for context APU
20:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:20 INFO  : 'con' command is executed.
20:55:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:55:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:55:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

20:55:57 INFO  : Disconnected from the channel tcfchan#18.
20:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:55:57 INFO  : 'jtag frequency' command is executed.
20:55:57 INFO  : Context for 'APU' is selected.
20:55:57 INFO  : System reset is completed.
20:56:00 INFO  : 'after 3000' command is executed.
20:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:56:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:56:01 INFO  : Context for 'APU' is selected.
20:56:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:56:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:03 INFO  : Context for 'APU' is selected.
20:56:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:56:03 INFO  : 'ps7_init' command is executed.
20:56:03 INFO  : 'ps7_post_config' command is executed.
20:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:04 INFO  : Memory regions updated for context APU
20:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:04 INFO  : 'con' command is executed.
20:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:56:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:58:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:58:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

20:58:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:59:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:59:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

20:59:14 INFO  : Disconnected from the channel tcfchan#20.
20:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:59:14 INFO  : 'jtag frequency' command is executed.
20:59:14 INFO  : Context for 'APU' is selected.
20:59:14 INFO  : System reset is completed.
20:59:17 INFO  : 'after 3000' command is executed.
20:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:59:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:59:19 INFO  : Context for 'APU' is selected.
20:59:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:59:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:20 INFO  : Context for 'APU' is selected.
20:59:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:59:21 INFO  : 'ps7_init' command is executed.
20:59:21 INFO  : 'ps7_post_config' command is executed.
20:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:21 INFO  : Memory regions updated for context APU
20:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:21 INFO  : 'con' command is executed.
20:59:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:00:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:00:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

21:01:14 INFO  : Disconnected from the channel tcfchan#23.
21:01:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:01:14 INFO  : 'jtag frequency' command is executed.
21:01:14 INFO  : Context for 'APU' is selected.
21:01:14 INFO  : System reset is completed.
21:01:17 INFO  : 'after 3000' command is executed.
21:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:01:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:01:19 INFO  : Context for 'APU' is selected.
21:01:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:01:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:20 INFO  : Context for 'APU' is selected.
21:01:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:01:21 INFO  : 'ps7_init' command is executed.
21:01:21 INFO  : 'ps7_post_config' command is executed.
21:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:21 INFO  : Memory regions updated for context APU
21:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:21 INFO  : 'con' command is executed.
21:01:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:05:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:05:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

21:06:00 INFO  : Disconnected from the channel tcfchan#25.
21:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:06:00 INFO  : 'jtag frequency' command is executed.
21:06:00 INFO  : Context for 'APU' is selected.
21:06:00 INFO  : System reset is completed.
21:06:03 INFO  : 'after 3000' command is executed.
21:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:06:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:06:04 INFO  : Context for 'APU' is selected.
21:06:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:06:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:06 INFO  : Context for 'APU' is selected.
21:06:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:06:06 INFO  : 'ps7_init' command is executed.
21:06:06 INFO  : 'ps7_post_config' command is executed.
21:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:07 INFO  : Memory regions updated for context APU
21:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:07 INFO  : 'con' command is executed.
21:06:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:06:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:06:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:06:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

21:06:56 INFO  : Disconnected from the channel tcfchan#27.
21:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:06:56 INFO  : 'jtag frequency' command is executed.
21:06:56 INFO  : Context for 'APU' is selected.
21:06:56 INFO  : System reset is completed.
21:06:59 INFO  : 'after 3000' command is executed.
21:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:07:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:07:00 INFO  : Context for 'APU' is selected.
21:07:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:07:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:02 INFO  : Context for 'APU' is selected.
21:07:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:07:02 INFO  : 'ps7_init' command is executed.
21:07:02 INFO  : 'ps7_post_config' command is executed.
21:07:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:02 INFO  : 'jtag frequency' command is executed.
21:07:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:02 INFO  : Context for 'APU' is selected.
21:07:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:02 INFO  : Memory regions updated for context APU
21:07:03 INFO  : System reset is completed.
21:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:06 INFO  : 'after 3000' command is executed.
21:07:06 ERROR : Already running
21:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:07:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:07:07 INFO  : Context for 'APU' is selected.
21:07:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:07 INFO  : Context for 'APU' is selected.
21:07:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:07:07 INFO  : 'ps7_init' command is executed.
21:07:07 INFO  : 'ps7_post_config' command is executed.
21:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:07 INFO  : Memory regions updated for context APU
21:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:08 INFO  : 'con' command is executed.
21:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:07:11 INFO  : Disconnected from the channel tcfchan#29.
21:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:07:11 INFO  : 'jtag frequency' command is executed.
21:07:11 INFO  : Context for 'APU' is selected.
21:07:12 INFO  : System reset is completed.
21:07:15 INFO  : 'after 3000' command is executed.
21:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:07:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:07:16 INFO  : Context for 'APU' is selected.
21:07:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:07:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:17 INFO  : Context for 'APU' is selected.
21:07:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:07:17 INFO  : 'ps7_init' command is executed.
21:07:17 INFO  : 'ps7_post_config' command is executed.
21:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:18 INFO  : Memory regions updated for context APU
21:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:18 INFO  : 'con' command is executed.
21:07:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:07:36 INFO  : Disconnected from the channel tcfchan#30.
21:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:07:39 INFO  : 'jtag frequency' command is executed.
21:07:39 INFO  : Context for 'APU' is selected.
21:07:39 INFO  : System reset is completed.
21:07:42 INFO  : 'after 3000' command is executed.
21:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:07:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:07:43 INFO  : Context for 'APU' is selected.
21:07:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:07:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:44 INFO  : Context for 'APU' is selected.
21:07:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:07:45 INFO  : 'ps7_init' command is executed.
21:07:45 INFO  : 'ps7_post_config' command is executed.
21:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:45 INFO  : Memory regions updated for context APU
21:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:45 INFO  : 'con' command is executed.
21:07:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:27:13 INFO  : Hardware specification for platform project 'env1_cora' is updated.
21:27:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
21:27:32 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:27:32 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
21:27:32 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
21:27:32 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:27:37 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
21:27:45 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
21:27:46 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:27:46 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
21:27:46 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
21:27:46 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:27:50 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
21:27:57 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
21:27:58 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:27:58 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
21:27:58 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
21:27:58 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:28:02 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
21:28:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:28:10 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:28:10 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
21:28:10 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
21:28:10 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:28:15 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
21:33:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:33:30 INFO  : Disconnected from the channel tcfchan#31.
21:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:33:30 INFO  : 'jtag frequency' command is executed.
21:33:30 INFO  : Context for 'APU' is selected.
21:33:30 INFO  : System reset is completed.
21:33:33 INFO  : 'after 3000' command is executed.
21:33:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:33:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:33:35 INFO  : Context for 'APU' is selected.
21:33:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:33:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:35 INFO  : Context for 'APU' is selected.
21:33:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:33:35 INFO  : 'ps7_init' command is executed.
21:33:35 INFO  : 'ps7_post_config' command is executed.
21:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:35 INFO  : Memory regions updated for context APU
21:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:35 INFO  : 'con' command is executed.
21:33:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:35:23 INFO  : Disconnected from the channel tcfchan#38.
21:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:35:23 INFO  : 'jtag frequency' command is executed.
21:35:23 INFO  : Context for 'APU' is selected.
21:35:23 INFO  : System reset is completed.
21:35:26 INFO  : 'after 3000' command is executed.
21:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:35:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:35:27 INFO  : Context for 'APU' is selected.
21:35:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:35:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:27 INFO  : Context for 'APU' is selected.
21:35:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:35:27 INFO  : 'ps7_init' command is executed.
21:35:27 INFO  : 'ps7_post_config' command is executed.
21:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:28 INFO  : Memory regions updated for context APU
21:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:28 INFO  : 'con' command is executed.
21:35:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:36:27 INFO  : Disconnected from the channel tcfchan#39.
21:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:36:27 INFO  : 'jtag frequency' command is executed.
21:36:27 INFO  : Context for 'APU' is selected.
21:36:27 INFO  : System reset is completed.
21:36:30 INFO  : 'after 3000' command is executed.
21:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:36:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:36:32 INFO  : Context for 'APU' is selected.
21:36:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:32 INFO  : Context for 'APU' is selected.
21:36:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:36:32 INFO  : 'ps7_init' command is executed.
21:36:32 INFO  : 'ps7_post_config' command is executed.
21:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:32 INFO  : Memory regions updated for context APU
21:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:32 INFO  : 'con' command is executed.
21:36:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:36:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:38:23 INFO  : Disconnected from the channel tcfchan#40.
21:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:38:23 INFO  : 'jtag frequency' command is executed.
21:38:23 INFO  : Context for 'APU' is selected.
21:38:23 INFO  : System reset is completed.
21:38:26 INFO  : 'after 3000' command is executed.
21:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:38:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:38:28 INFO  : Context for 'APU' is selected.
21:38:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:38:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:28 INFO  : Context for 'APU' is selected.
21:38:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:38:28 INFO  : 'ps7_init' command is executed.
21:38:28 INFO  : 'ps7_post_config' command is executed.
21:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:28 INFO  : Memory regions updated for context APU
21:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:28 INFO  : 'con' command is executed.
21:38:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:38:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:39:32 INFO  : Disconnected from the channel tcfchan#41.
21:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:39:32 INFO  : 'jtag frequency' command is executed.
21:39:32 INFO  : Context for 'APU' is selected.
21:39:32 INFO  : System reset is completed.
21:39:35 INFO  : 'after 3000' command is executed.
21:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:39:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:39:36 INFO  : Context for 'APU' is selected.
21:39:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:39:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:36 INFO  : Context for 'APU' is selected.
21:39:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:39:37 INFO  : 'ps7_init' command is executed.
21:39:37 INFO  : 'ps7_post_config' command is executed.
21:39:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:37 INFO  : 'jtag frequency' command is executed.
21:39:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:37 INFO  : Context for 'APU' is selected.
21:39:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:37 INFO  : Memory regions updated for context APU
21:39:37 INFO  : System reset is completed.
21:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:40 INFO  : 'after 3000' command is executed.
21:39:40 ERROR : Already running
21:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:39:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:39:41 INFO  : Context for 'APU' is selected.
21:39:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:39:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:41 INFO  : Context for 'APU' is selected.
21:39:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:39:42 INFO  : 'ps7_init' command is executed.
21:39:42 INFO  : 'ps7_post_config' command is executed.
21:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:42 INFO  : Memory regions updated for context APU
21:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:42 INFO  : 'con' command is executed.
21:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:39:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:39:55 INFO  : Disconnected from the channel tcfchan#42.
21:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:39:57 INFO  : 'jtag frequency' command is executed.
21:39:57 INFO  : Context for 'APU' is selected.
21:39:57 INFO  : System reset is completed.
21:40:00 INFO  : 'after 3000' command is executed.
21:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:40:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:40:01 INFO  : Context for 'APU' is selected.
21:40:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:01 INFO  : Context for 'APU' is selected.
21:40:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:40:02 INFO  : 'ps7_init' command is executed.
21:40:02 INFO  : 'ps7_post_config' command is executed.
21:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:02 INFO  : Memory regions updated for context APU
21:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:02 INFO  : 'con' command is executed.
21:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:40:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:40:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:40:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:41:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:41:18 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:41:30 INFO  : Disconnected from the channel tcfchan#43.
21:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:41:34 INFO  : 'jtag frequency' command is executed.
21:41:34 INFO  : Context for 'APU' is selected.
21:41:34 INFO  : System reset is completed.
21:41:37 INFO  : 'after 3000' command is executed.
21:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:41:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:41:38 INFO  : Context for 'APU' is selected.
21:41:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:41:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:38 INFO  : Context for 'APU' is selected.
21:41:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:41:38 INFO  : 'ps7_init' command is executed.
21:41:38 INFO  : 'ps7_post_config' command is executed.
21:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:39 INFO  : Memory regions updated for context APU
21:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:39 INFO  : 'con' command is executed.
21:41:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:41:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:46:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:48:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:48:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:49:13 INFO  : Disconnected from the channel tcfchan#45.
21:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:49:13 INFO  : 'jtag frequency' command is executed.
21:49:13 INFO  : Context for 'APU' is selected.
21:49:13 INFO  : System reset is completed.
21:49:16 INFO  : 'after 3000' command is executed.
21:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:49:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:49:17 INFO  : Context for 'APU' is selected.
21:49:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:49:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:17 INFO  : Context for 'APU' is selected.
21:49:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:49:18 INFO  : 'ps7_init' command is executed.
21:49:18 INFO  : 'ps7_post_config' command is executed.
21:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:18 INFO  : Memory regions updated for context APU
21:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:18 INFO  : 'con' command is executed.
21:49:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:57:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:57:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:57:23 INFO  : Disconnected from the channel tcfchan#47.
21:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:57:23 INFO  : 'jtag frequency' command is executed.
21:57:23 INFO  : Context for 'APU' is selected.
21:57:23 INFO  : System reset is completed.
21:57:26 INFO  : 'after 3000' command is executed.
21:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:57:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:57:27 INFO  : Context for 'APU' is selected.
21:57:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:27 INFO  : Context for 'APU' is selected.
21:57:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:57:27 INFO  : 'ps7_init' command is executed.
21:57:27 INFO  : 'ps7_post_config' command is executed.
21:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:28 INFO  : Memory regions updated for context APU
21:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:28 INFO  : 'con' command is executed.
21:57:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:57:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:01:10 INFO  : Disconnected from the channel tcfchan#49.
22:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:01:10 INFO  : 'jtag frequency' command is executed.
22:01:10 INFO  : Context for 'APU' is selected.
22:01:10 INFO  : System reset is completed.
22:01:13 INFO  : 'after 3000' command is executed.
22:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:01:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:01:14 INFO  : Context for 'APU' is selected.
22:01:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:01:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:14 INFO  : Context for 'APU' is selected.
22:01:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:01:14 INFO  : 'ps7_init' command is executed.
22:01:14 INFO  : 'ps7_post_config' command is executed.
22:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:15 INFO  : Memory regions updated for context APU
22:01:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:15 INFO  : 'con' command is executed.
22:01:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:02:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:02:56 INFO  : Disconnected from the channel tcfchan#50.
22:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:02:56 INFO  : 'jtag frequency' command is executed.
22:02:56 INFO  : Context for 'APU' is selected.
22:02:56 INFO  : System reset is completed.
22:02:59 INFO  : 'after 3000' command is executed.
22:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:03:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:03:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:03:01 INFO  : 'ps7_init' command is executed.
22:03:01 INFO  : 'ps7_post_config' command is executed.
22:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:01 INFO  : Memory regions updated for context APU
22:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:01 INFO  : 'con' command is executed.
22:03:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:08:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:09:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:09:27 INFO  : Disconnected from the channel tcfchan#51.
22:09:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:09:28 INFO  : 'jtag frequency' command is executed.
22:09:28 INFO  : Context for 'APU' is selected.
22:09:28 INFO  : System reset is completed.
22:09:31 INFO  : 'after 3000' command is executed.
22:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:09:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:09:32 INFO  : Context for 'APU' is selected.
22:09:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:09:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:32 INFO  : Context for 'APU' is selected.
22:09:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:09:32 INFO  : 'ps7_init' command is executed.
22:09:32 INFO  : 'ps7_post_config' command is executed.
22:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:33 INFO  : Memory regions updated for context APU
22:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:33 INFO  : 'con' command is executed.
22:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:09:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:10:06 INFO  : Disconnected from the channel tcfchan#52.
10:46:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
10:46:19 INFO  : XSCT server has started successfully.
10:46:19 INFO  : plnx-install-location is set to ''
10:46:19 INFO  : Successfully done setting XSCT server connection channel  
10:46:19 INFO  : Successfully done setting workspace for the tool. 
10:46:24 INFO  : Registering command handlers for Vitis TCF services
10:46:40 INFO  : Successfully done query RDI_DATADIR 
10:52:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:52:28 INFO  : 'jtag frequency' command is executed.
10:52:28 INFO  : Context for 'APU' is selected.
10:52:28 INFO  : System reset is completed.
10:52:31 INFO  : 'after 3000' command is executed.
10:52:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:52:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:52:32 INFO  : Context for 'APU' is selected.
10:52:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:52:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:32 INFO  : Context for 'APU' is selected.
10:52:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:52:33 INFO  : 'ps7_init' command is executed.
10:52:33 INFO  : 'ps7_post_config' command is executed.
10:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:33 INFO  : Memory regions updated for context APU
10:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:33 INFO  : 'con' command is executed.
10:52:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:52:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:53:02 INFO  : Disconnected from the channel tcfchan#1.
10:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:53:03 INFO  : 'jtag frequency' command is executed.
10:53:03 INFO  : Context for 'APU' is selected.
10:53:03 INFO  : System reset is completed.
10:53:06 INFO  : 'after 3000' command is executed.
10:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:53:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:53:07 INFO  : Context for 'APU' is selected.
10:53:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:09 INFO  : Context for 'APU' is selected.
10:53:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:53:09 INFO  : 'ps7_init' command is executed.
10:53:09 INFO  : 'ps7_post_config' command is executed.
10:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:10 INFO  : Memory regions updated for context APU
10:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:10 INFO  : 'con' command is executed.
10:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:53:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:53:52 INFO  : Disconnected from the channel tcfchan#2.
10:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:53:52 INFO  : 'jtag frequency' command is executed.
10:53:52 INFO  : Context for 'APU' is selected.
10:53:52 INFO  : System reset is completed.
10:53:55 INFO  : 'after 3000' command is executed.
10:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:53:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:53:57 INFO  : Context for 'APU' is selected.
10:53:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:58 INFO  : Context for 'APU' is selected.
10:53:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:53:59 INFO  : 'ps7_init' command is executed.
10:53:59 INFO  : 'ps7_post_config' command is executed.
10:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:59 INFO  : Memory regions updated for context APU
10:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:59 INFO  : 'con' command is executed.
10:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:53:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:54:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:54:55 INFO  : Disconnected from the channel tcfchan#3.
10:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:54:56 INFO  : 'jtag frequency' command is executed.
10:54:56 INFO  : Context for 'APU' is selected.
10:54:56 INFO  : System reset is completed.
10:54:59 INFO  : 'after 3000' command is executed.
10:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:55:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:55:00 INFO  : Context for 'APU' is selected.
10:55:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:55:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:02 INFO  : Context for 'APU' is selected.
10:55:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:55:02 INFO  : 'ps7_init' command is executed.
10:55:02 INFO  : 'ps7_post_config' command is executed.
10:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:02 INFO  : Memory regions updated for context APU
10:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:02 INFO  : 'con' command is executed.
10:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:55:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:55:45 INFO  : Disconnected from the channel tcfchan#4.
10:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:55:45 INFO  : 'jtag frequency' command is executed.
10:55:45 INFO  : Context for 'APU' is selected.
10:55:45 INFO  : System reset is completed.
10:55:48 INFO  : 'after 3000' command is executed.
10:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:55:50 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:55:50 INFO  : Context for 'APU' is selected.
10:55:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:55:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:51 INFO  : Context for 'APU' is selected.
10:55:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:55:52 INFO  : 'ps7_init' command is executed.
10:55:52 INFO  : 'ps7_post_config' command is executed.
10:55:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:52 INFO  : 'jtag frequency' command is executed.
10:55:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:52 INFO  : Context for 'APU' is selected.
10:55:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:52 INFO  : Memory regions updated for context APU
10:55:52 INFO  : System reset is completed.
10:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:55 INFO  : 'after 3000' command is executed.
10:55:55 ERROR : Already running
10:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:55:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:55:56 INFO  : Context for 'APU' is selected.
10:55:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:55:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:57 INFO  : Context for 'APU' is selected.
10:55:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:55:57 INFO  : 'ps7_init' command is executed.
10:55:57 INFO  : 'ps7_post_config' command is executed.
10:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:57 INFO  : Memory regions updated for context APU
10:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:57 INFO  : 'con' command is executed.
10:55:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:55:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:55:59 INFO  : Disconnected from the channel tcfchan#5.
10:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:56:00 INFO  : 'jtag frequency' command is executed.
10:56:00 INFO  : Context for 'APU' is selected.
10:56:00 INFO  : System reset is completed.
10:56:03 INFO  : 'after 3000' command is executed.
10:56:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:56:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:56:04 INFO  : Context for 'APU' is selected.
10:56:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:56:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:05 INFO  : Context for 'APU' is selected.
10:56:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:56:06 INFO  : 'ps7_init' command is executed.
10:56:06 INFO  : 'ps7_post_config' command is executed.
10:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:06 INFO  : Memory regions updated for context APU
10:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:06 INFO  : 'con' command is executed.
10:56:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:56:34 INFO  : Disconnected from the channel tcfchan#6.
10:56:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:56:34 INFO  : 'jtag frequency' command is executed.
10:56:34 INFO  : Context for 'APU' is selected.
10:56:34 INFO  : System reset is completed.
10:56:37 INFO  : 'after 3000' command is executed.
10:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:56:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:56:38 INFO  : Context for 'APU' is selected.
10:56:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:40 INFO  : Context for 'APU' is selected.
10:56:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:56:40 INFO  : 'ps7_init' command is executed.
10:56:40 INFO  : 'ps7_post_config' command is executed.
10:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:40 INFO  : Memory regions updated for context APU
10:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:41 INFO  : 'con' command is executed.
10:56:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:58:06 INFO  : Disconnected from the channel tcfchan#7.
10:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:58:07 INFO  : 'jtag frequency' command is executed.
10:58:07 INFO  : Context for 'APU' is selected.
10:58:07 INFO  : System reset is completed.
10:58:10 INFO  : 'after 3000' command is executed.
10:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:58:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:58:11 INFO  : Context for 'APU' is selected.
10:58:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:13 INFO  : Context for 'APU' is selected.
10:58:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:58:13 INFO  : 'ps7_init' command is executed.
10:58:13 INFO  : 'ps7_post_config' command is executed.
10:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:14 INFO  : Memory regions updated for context APU
10:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:14 INFO  : 'con' command is executed.
10:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:58:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:24:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:24:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

11:24:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:27:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:27:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:29:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:29:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:29:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

11:29:54 INFO  : Disconnected from the channel tcfchan#8.
11:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:29:55 INFO  : 'jtag frequency' command is executed.
11:29:55 INFO  : Context for 'APU' is selected.
11:29:55 INFO  : System reset is completed.
11:29:58 INFO  : 'after 3000' command is executed.
11:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:29:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:29:59 INFO  : Context for 'APU' is selected.
11:30:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:30:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:01 INFO  : Context for 'APU' is selected.
11:30:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:30:01 INFO  : 'ps7_init' command is executed.
11:30:01 INFO  : 'ps7_post_config' command is executed.
11:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:01 INFO  : Memory regions updated for context APU
11:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:01 INFO  : 'con' command is executed.
11:30:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:30:19 INFO  : Disconnected from the channel tcfchan#11.
11:30:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:30:23 INFO  : 'jtag frequency' command is executed.
11:30:23 INFO  : Context for 'APU' is selected.
11:30:23 INFO  : System reset is completed.
11:30:26 INFO  : 'after 3000' command is executed.
11:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:30:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:30:27 INFO  : Context for 'APU' is selected.
11:30:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:30:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:29 INFO  : Context for 'APU' is selected.
11:30:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:30:29 INFO  : 'ps7_init' command is executed.
11:30:29 INFO  : 'ps7_post_config' command is executed.
11:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:29 INFO  : Memory regions updated for context APU
11:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:30 INFO  : 'con' command is executed.
11:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:32:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:32:45 INFO  : Disconnected from the channel tcfchan#12.
11:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:32:46 INFO  : 'jtag frequency' command is executed.
11:32:46 INFO  : Context for 'APU' is selected.
11:32:46 INFO  : System reset is completed.
11:32:49 INFO  : 'after 3000' command is executed.
11:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:32:50 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:32:50 INFO  : Context for 'APU' is selected.
11:32:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:32:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:52 INFO  : Context for 'APU' is selected.
11:32:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:32:52 INFO  : 'ps7_init' command is executed.
11:32:52 INFO  : 'ps7_post_config' command is executed.
11:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:53 INFO  : Memory regions updated for context APU
11:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:53 INFO  : 'con' command is executed.
11:32:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:32:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:33:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:33:38 INFO  : Disconnected from the channel tcfchan#13.
11:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:33:38 INFO  : 'jtag frequency' command is executed.
11:33:38 INFO  : Context for 'APU' is selected.
11:33:38 INFO  : System reset is completed.
11:33:41 INFO  : 'after 3000' command is executed.
11:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:33:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:33:42 INFO  : Context for 'APU' is selected.
11:33:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:44 INFO  : Context for 'APU' is selected.
11:33:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:33:44 INFO  : 'ps7_init' command is executed.
11:33:44 INFO  : 'ps7_post_config' command is executed.
11:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:45 INFO  : Memory regions updated for context APU
11:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:45 INFO  : 'con' command is executed.
11:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:34:16 INFO  : Disconnected from the channel tcfchan#14.
11:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:34:16 INFO  : 'jtag frequency' command is executed.
11:34:16 INFO  : Context for 'APU' is selected.
11:34:16 INFO  : System reset is completed.
11:34:19 INFO  : 'after 3000' command is executed.
11:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:34:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:34:20 INFO  : Context for 'APU' is selected.
11:34:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:34:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:22 INFO  : Context for 'APU' is selected.
11:34:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:34:23 INFO  : 'ps7_init' command is executed.
11:34:23 INFO  : 'ps7_post_config' command is executed.
11:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:23 INFO  : Memory regions updated for context APU
11:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:23 INFO  : 'con' command is executed.
11:34:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:34:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:37:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:37:55 INFO  : Disconnected from the channel tcfchan#15.
11:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:37:55 INFO  : 'jtag frequency' command is executed.
11:37:55 INFO  : Context for 'APU' is selected.
11:37:55 INFO  : System reset is completed.
11:37:58 INFO  : 'after 3000' command is executed.
11:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:37:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:37:59 INFO  : Context for 'APU' is selected.
11:38:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:38:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:01 INFO  : Context for 'APU' is selected.
11:38:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:38:01 INFO  : 'ps7_init' command is executed.
11:38:01 INFO  : 'ps7_post_config' command is executed.
11:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:02 INFO  : Memory regions updated for context APU
11:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:02 INFO  : 'con' command is executed.
11:38:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:43:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:43:57 INFO  : Disconnected from the channel tcfchan#16.
11:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:43:57 INFO  : 'jtag frequency' command is executed.
11:43:57 INFO  : Context for 'APU' is selected.
11:43:57 INFO  : System reset is completed.
11:44:00 INFO  : 'after 3000' command is executed.
11:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:44:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:44:02 INFO  : Context for 'APU' is selected.
11:44:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:03 INFO  : Context for 'APU' is selected.
11:44:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:44:04 INFO  : 'ps7_init' command is executed.
11:44:04 INFO  : 'ps7_post_config' command is executed.
11:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:04 INFO  : Memory regions updated for context APU
11:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:04 INFO  : 'con' command is executed.
11:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:44:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:46:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:46:21 INFO  : Disconnected from the channel tcfchan#17.
11:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:46:24 INFO  : 'jtag frequency' command is executed.
11:46:24 INFO  : Context for 'APU' is selected.
11:46:24 INFO  : System reset is completed.
11:46:27 INFO  : 'after 3000' command is executed.
11:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:46:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:46:28 INFO  : Context for 'APU' is selected.
11:46:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:46:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:30 INFO  : Context for 'APU' is selected.
11:46:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:46:30 INFO  : 'ps7_init' command is executed.
11:46:30 INFO  : 'ps7_post_config' command is executed.
11:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:30 INFO  : Memory regions updated for context APU
11:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:30 INFO  : 'con' command is executed.
11:46:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:46:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:46:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:46:58 INFO  : Disconnected from the channel tcfchan#18.
11:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:46:58 INFO  : 'jtag frequency' command is executed.
11:46:58 INFO  : Context for 'APU' is selected.
11:46:58 INFO  : System reset is completed.
11:47:02 INFO  : 'after 3000' command is executed.
11:47:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:47:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:47:03 INFO  : Context for 'APU' is selected.
11:47:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:04 INFO  : Context for 'APU' is selected.
11:47:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:47:05 INFO  : 'ps7_init' command is executed.
11:47:05 INFO  : 'ps7_post_config' command is executed.
11:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:05 INFO  : Memory regions updated for context APU
11:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:05 INFO  : 'con' command is executed.
11:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:47:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:48:04 INFO  : Disconnected from the channel tcfchan#19.
11:48:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:48:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

11:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:48:27 INFO  : 'jtag frequency' command is executed.
11:48:27 INFO  : Context for 'APU' is selected.
11:48:27 INFO  : System reset is completed.
11:48:30 INFO  : 'after 3000' command is executed.
11:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:48:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:48:31 INFO  : Context for 'APU' is selected.
11:48:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:48:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:32 INFO  : Context for 'APU' is selected.
11:48:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:48:32 INFO  : 'ps7_init' command is executed.
11:48:32 INFO  : 'ps7_post_config' command is executed.
11:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:32 INFO  : Memory regions updated for context APU
11:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:32 INFO  : 'con' command is executed.
11:48:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:48:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:49:19 INFO  : Disconnected from the channel tcfchan#21.
11:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:49:30 INFO  : 'jtag frequency' command is executed.
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : System reset is completed.
11:49:33 INFO  : 'after 3000' command is executed.
11:49:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:49:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:49:35 INFO  : Context for 'APU' is selected.
11:49:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:49:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:36 INFO  : Context for 'APU' is selected.
11:49:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:49:36 INFO  : 'ps7_init' command is executed.
11:49:36 INFO  : 'ps7_post_config' command is executed.
11:49:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:36 INFO  : Memory regions updated for context APU
11:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:37 INFO  : 'con' command is executed.
11:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:12:31 INFO  : Disconnected from the channel tcfchan#22.
13:17:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
13:18:02 INFO  : XSCT server has started successfully.
13:18:02 INFO  : plnx-install-location is set to ''
13:18:02 INFO  : Successfully done setting XSCT server connection channel  
13:18:02 INFO  : Successfully done setting workspace for the tool. 
13:18:09 INFO  : Registering command handlers for Vitis TCF services
13:18:16 INFO  : Successfully done query RDI_DATADIR 
13:22:03 INFO  : Hardware specification for platform project 'env1_cora' is updated.
13:22:20 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
13:22:25 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:22:25 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
13:22:26 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
13:22:26 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:22:30 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
13:22:38 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
13:22:38 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:22:38 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
13:22:38 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
13:22:38 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:22:43 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
13:22:50 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
13:22:51 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:22:51 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
13:22:51 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
13:22:51 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:22:56 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
13:23:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:23:04 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:23:04 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
13:23:04 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
13:23:04 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:23:08 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
13:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:23:25 INFO  : 'fpga -state' command is executed.
13:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:23:25 INFO  : 'jtag frequency' command is executed.
13:23:25 INFO  : Context for 'APU' is selected.
13:23:25 INFO  : System reset is completed.
13:23:29 INFO  : 'after 3000' command is executed.
13:23:29 INFO  : Context for 'APU' is selected.
13:23:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:29 INFO  : Context for 'APU' is selected.
13:23:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:23:29 INFO  : 'ps7_init' command is executed.
13:23:29 INFO  : 'ps7_post_config' command is executed.
13:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:30 INFO  : Memory regions updated for context APU
13:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:30 INFO  : 'con' command is executed.
13:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:23:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:24:46 INFO  : Disconnected from the channel tcfchan#6.
13:24:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:24:46 INFO  : 'fpga -state' command is executed.
13:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:24:46 INFO  : 'jtag frequency' command is executed.
13:24:46 INFO  : Context for 'APU' is selected.
13:24:46 INFO  : System reset is completed.
13:24:49 INFO  : 'after 3000' command is executed.
13:24:49 INFO  : Context for 'APU' is selected.
13:24:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:49 INFO  : Context for 'APU' is selected.
13:24:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:24:50 INFO  : 'ps7_init' command is executed.
13:24:50 INFO  : 'ps7_post_config' command is executed.
13:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:50 INFO  : Memory regions updated for context APU
13:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:50 INFO  : 'con' command is executed.
13:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:11:07 INFO  : Disconnected from the channel tcfchan#7.
16:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:11:07 INFO  : 'fpga -state' command is executed.
16:11:11 INFO  : Memory regions updated for context APU
16:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:11:22 INFO  : 'jtag frequency' command is executed.
16:11:22 INFO  : Context for 'APU' is selected.
16:11:22 INFO  : System reset is completed.
16:11:25 INFO  : 'after 3000' command is executed.
16:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:11:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:11:27 INFO  : Context for 'APU' is selected.
16:11:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:11:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:27 INFO  : Context for 'APU' is selected.
16:11:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:11:28 INFO  : 'ps7_init' command is executed.
16:11:28 INFO  : 'ps7_post_config' command is executed.
16:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:28 INFO  : Memory regions updated for context APU
16:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:28 INFO  : 'con' command is executed.
16:11:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:12:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:12:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:12:42 INFO  : Disconnected from the channel tcfchan#8.
16:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:12:42 INFO  : 'jtag frequency' command is executed.
16:12:42 INFO  : Context for 'APU' is selected.
16:12:42 INFO  : System reset is completed.
16:12:45 INFO  : 'after 3000' command is executed.
16:12:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:12:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:47 INFO  : Context for 'APU' is selected.
16:12:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:12:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:47 INFO  : Context for 'APU' is selected.
16:12:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:12:48 INFO  : 'ps7_init' command is executed.
16:12:48 INFO  : 'ps7_post_config' command is executed.
16:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:48 INFO  : Memory regions updated for context APU
16:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:48 INFO  : 'con' command is executed.
16:12:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:12:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:12:49 INFO  : 'jtag frequency' command is executed.
16:12:49 INFO  : Context for 'APU' is selected.
16:12:49 INFO  : System reset is completed.
16:12:52 INFO  : 'after 3000' command is executed.
16:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:12:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:12:53 INFO  : Context for 'APU' is selected.
16:12:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:12:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:53 INFO  : Context for 'APU' is selected.
16:12:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:12:53 INFO  : 'ps7_init' command is executed.
16:12:53 INFO  : 'ps7_post_config' command is executed.
16:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:54 INFO  : Memory regions updated for context APU
16:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:54 INFO  : 'con' command is executed.
16:12:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:13:37 INFO  : Disconnected from the channel tcfchan#9.
16:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:13:38 INFO  : 'jtag frequency' command is executed.
16:13:38 INFO  : Context for 'APU' is selected.
16:13:38 INFO  : System reset is completed.
16:13:41 INFO  : 'after 3000' command is executed.
16:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:13:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:13:42 INFO  : Context for 'APU' is selected.
16:13:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:13:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:42 INFO  : Context for 'APU' is selected.
16:13:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:13:43 INFO  : 'ps7_init' command is executed.
16:13:43 INFO  : 'ps7_post_config' command is executed.
16:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:43 INFO  : Memory regions updated for context APU
16:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:43 INFO  : 'con' command is executed.
16:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:13:56 INFO  : Disconnected from the channel tcfchan#10.
16:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:13:57 INFO  : 'jtag frequency' command is executed.
16:13:57 INFO  : Context for 'APU' is selected.
16:13:57 INFO  : System reset is completed.
16:14:00 INFO  : 'after 3000' command is executed.
16:14:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:14:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:14:01 INFO  : Context for 'APU' is selected.
16:14:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:01 INFO  : Context for 'APU' is selected.
16:14:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:14:02 INFO  : 'ps7_init' command is executed.
16:14:02 INFO  : 'ps7_post_config' command is executed.
16:14:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:02 INFO  : Memory regions updated for context APU
16:14:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:02 INFO  : 'con' command is executed.
16:14:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:14:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:15:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:15:48 INFO  : Disconnected from the channel tcfchan#11.
16:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:15:49 INFO  : 'jtag frequency' command is executed.
16:15:49 INFO  : Context for 'APU' is selected.
16:15:49 INFO  : System reset is completed.
16:15:52 INFO  : 'after 3000' command is executed.
16:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:15:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:15:53 INFO  : Context for 'APU' is selected.
16:15:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:15:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:53 INFO  : Context for 'APU' is selected.
16:15:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:15:54 INFO  : 'ps7_init' command is executed.
16:15:54 INFO  : 'ps7_post_config' command is executed.
16:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:54 INFO  : Memory regions updated for context APU
16:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:54 INFO  : 'con' command is executed.
16:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:32:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:33:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:33:40 INFO  : Disconnected from the channel tcfchan#12.
16:33:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:33:40 INFO  : 'jtag frequency' command is executed.
16:33:40 INFO  : Context for 'APU' is selected.
16:33:40 INFO  : System reset is completed.
16:33:43 INFO  : 'after 3000' command is executed.
16:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:33:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:33:45 INFO  : Context for 'APU' is selected.
16:33:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:33:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:45 INFO  : Context for 'APU' is selected.
16:33:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:33:46 INFO  : 'ps7_init' command is executed.
16:33:46 INFO  : 'ps7_post_config' command is executed.
16:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:46 INFO  : Memory regions updated for context APU
16:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:46 INFO  : 'con' command is executed.
16:33:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:33:53 INFO  : Disconnected from the channel tcfchan#13.
16:33:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:33:53 INFO  : 'jtag frequency' command is executed.
16:33:53 INFO  : Context for 'APU' is selected.
16:33:53 INFO  : System reset is completed.
16:33:56 INFO  : 'after 3000' command is executed.
16:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:33:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:33:58 INFO  : Context for 'APU' is selected.
16:33:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:58 INFO  : Context for 'APU' is selected.
16:33:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:33:58 INFO  : 'ps7_init' command is executed.
16:33:58 INFO  : 'ps7_post_config' command is executed.
16:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:58 INFO  : Memory regions updated for context APU
16:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:58 INFO  : 'con' command is executed.
16:33:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:48:49 INFO  : Hardware specification for platform project 'env1_cora' is updated.
17:01:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:01:35 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:01:36 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:01:36 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:01:36 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
17:01:36 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:01:41 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
17:01:48 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
17:01:48 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:01:48 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:01:48 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
17:01:48 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:01:53 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
17:02:00 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
17:02:01 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:02:01 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:02:01 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
17:02:01 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:02:05 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
17:02:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:02:12 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:02:12 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:02:12 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
17:02:12 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:02:16 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
17:02:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:02:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:03:03 INFO  : Disconnected from the channel tcfchan#14.
17:03:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:03:03 INFO  : 'jtag frequency' command is executed.
17:03:03 INFO  : Context for 'APU' is selected.
17:03:03 INFO  : System reset is completed.
17:03:06 INFO  : 'after 3000' command is executed.
17:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:03:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:03:08 INFO  : Context for 'APU' is selected.
17:03:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:08 INFO  : Context for 'APU' is selected.
17:03:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:03:08 INFO  : 'ps7_init' command is executed.
17:03:08 INFO  : 'ps7_post_config' command is executed.
17:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:08 INFO  : Memory regions updated for context APU
17:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:08 INFO  : 'con' command is executed.
17:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:03:31 INFO  : Disconnected from the channel tcfchan#21.
17:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:03:33 INFO  : 'jtag frequency' command is executed.
17:03:33 INFO  : Context for 'APU' is selected.
17:03:33 INFO  : System reset is completed.
17:03:36 INFO  : 'after 3000' command is executed.
17:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:03:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:03:38 INFO  : Context for 'APU' is selected.
17:03:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:03:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:38 INFO  : Context for 'APU' is selected.
17:03:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:03:38 INFO  : 'ps7_init' command is executed.
17:03:38 INFO  : 'ps7_post_config' command is executed.
17:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:38 INFO  : Memory regions updated for context APU
17:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:38 INFO  : 'con' command is executed.
17:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:16:12 INFO  : Hardware specification for platform project 'env1_cora' is updated.
17:16:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:16:36 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:16:36 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:16:36 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:16:36 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
17:16:36 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:16:43 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
17:16:50 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
17:16:50 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:16:50 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:16:50 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
17:16:50 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:16:55 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
17:17:02 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
17:17:03 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:17:03 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:17:03 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
17:17:03 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:17:08 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
17:17:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:17:14 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:17:14 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:17:14 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
17:17:14 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:17:19 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
17:18:48 INFO  : Disconnected from the channel tcfchan#22.
17:18:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:18:48 INFO  : 'jtag frequency' command is executed.
17:18:48 INFO  : Context for 'APU' is selected.
17:18:48 INFO  : System reset is completed.
17:18:51 INFO  : 'after 3000' command is executed.
17:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:18:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:18:53 INFO  : Context for 'APU' is selected.
17:18:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:53 INFO  : Context for 'APU' is selected.
17:18:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:18:53 INFO  : 'ps7_init' command is executed.
17:18:53 INFO  : 'ps7_post_config' command is executed.
17:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:53 INFO  : Memory regions updated for context APU
17:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:53 INFO  : 'con' command is executed.
17:18:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:28:35 INFO  : Hardware specification for platform project 'env1_cora' is updated.
17:29:54 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:29:54 ERROR : Failed to get platform details for the project 'hello_world'. Cannot sync application flags.
17:29:55 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
17:29:55 ERROR : Failed to get platform details for the project 'mem_test'. Cannot sync application flags.
17:29:56 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
17:29:56 ERROR : Failed to get platform details for the project 'periph_test'. Cannot sync application flags.
17:29:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:29:57 ERROR : Failed to get platform details for the project 'test_1'. Cannot sync application flags.
17:30:39 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
17:30:39 ERROR : Failed to get platform details for the project 'periph_test'. Cannot sync application flags.
17:31:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:31:15 ERROR : Failed to get platform details for the project 'test_1'. Cannot sync application flags.
17:31:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:31:20 ERROR : Failed to get platform details for the project 'test_1'. Cannot sync application flags.
17:32:09 INFO  : Hardware specification for platform project 'env1_cora' is updated.
17:32:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:32:44 INFO  : Updating application flags with new BSP settings...
17:32:45 INFO  : Successfully updated application flags for project hello_world.
17:32:46 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:32:46 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:32:46 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
17:32:46 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:32:51 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
17:32:58 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
17:32:58 INFO  : Updating application flags with new BSP settings...
17:32:59 INFO  : Successfully updated application flags for project mem_test.
17:32:59 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:32:59 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:32:59 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
17:32:59 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:33:03 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
17:33:10 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
17:33:10 INFO  : Updating application flags with new BSP settings...
17:33:10 INFO  : Successfully updated application flags for project periph_test.
17:33:12 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:33:12 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:33:12 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
17:33:12 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:33:16 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
17:33:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:33:23 INFO  : Updating application flags with new BSP settings...
17:33:23 INFO  : Successfully updated application flags for project test_1.
17:33:23 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:33:23 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:33:23 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
17:33:23 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:33:28 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
17:33:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:34:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:34:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:34:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:34:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:34:48 INFO  : Disconnected from the channel tcfchan#28.
17:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:34:49 INFO  : 'jtag frequency' command is executed.
17:34:49 INFO  : Context for 'APU' is selected.
17:34:49 INFO  : System reset is completed.
17:34:52 INFO  : 'after 3000' command is executed.
17:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:34:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:34:53 INFO  : Context for 'APU' is selected.
17:34:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:34:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:53 INFO  : Context for 'APU' is selected.
17:34:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:34:54 INFO  : 'ps7_init' command is executed.
17:34:54 INFO  : 'ps7_post_config' command is executed.
17:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:54 INFO  : Memory regions updated for context APU
17:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:54 INFO  : 'con' command is executed.
17:34:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:36:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:36:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:36:56 INFO  : Disconnected from the channel tcfchan#40.
17:36:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:36:56 INFO  : 'jtag frequency' command is executed.
17:36:56 INFO  : Context for 'APU' is selected.
17:36:56 INFO  : System reset is completed.
17:36:59 INFO  : 'after 3000' command is executed.
17:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:37:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:37:00 INFO  : Context for 'APU' is selected.
17:37:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:01 INFO  : Context for 'APU' is selected.
17:37:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:37:01 INFO  : 'ps7_init' command is executed.
17:37:01 INFO  : 'ps7_post_config' command is executed.
17:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:01 INFO  : Memory regions updated for context APU
17:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:01 INFO  : 'con' command is executed.
17:37:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:37:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:37:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:37:46 INFO  : Disconnected from the channel tcfchan#42.
17:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:37:47 INFO  : 'jtag frequency' command is executed.
17:37:47 INFO  : Context for 'APU' is selected.
17:37:47 INFO  : System reset is completed.
17:37:50 INFO  : 'after 3000' command is executed.
17:37:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:37:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:37:51 INFO  : Context for 'APU' is selected.
17:37:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:37:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:51 INFO  : Context for 'APU' is selected.
17:37:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:37:52 INFO  : 'ps7_init' command is executed.
17:37:52 INFO  : 'ps7_post_config' command is executed.
17:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:52 INFO  : Memory regions updated for context APU
17:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:52 INFO  : 'con' command is executed.
17:37:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:52 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:38:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:38:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:39:03 INFO  : Disconnected from the channel tcfchan#44.
17:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:39:04 INFO  : 'jtag frequency' command is executed.
17:39:04 INFO  : Context for 'APU' is selected.
17:39:04 INFO  : System reset is completed.
17:39:07 INFO  : 'after 3000' command is executed.
17:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:39:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:39:08 INFO  : Context for 'APU' is selected.
17:39:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:39:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:08 INFO  : Context for 'APU' is selected.
17:39:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:39:08 INFO  : 'ps7_init' command is executed.
17:39:08 INFO  : 'ps7_post_config' command is executed.
17:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:09 INFO  : Memory regions updated for context APU
17:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:09 INFO  : 'con' command is executed.
17:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:39:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:40:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:40:10 INFO  : Disconnected from the channel tcfchan#46.
17:40:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:40:11 INFO  : 'jtag frequency' command is executed.
17:40:11 INFO  : Context for 'APU' is selected.
17:40:11 INFO  : System reset is completed.
17:40:14 INFO  : 'after 3000' command is executed.
17:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:40:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:40:15 INFO  : Context for 'APU' is selected.
17:40:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:40:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:15 INFO  : Context for 'APU' is selected.
17:40:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:40:15 INFO  : 'ps7_init' command is executed.
17:40:15 INFO  : 'ps7_post_config' command is executed.
17:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:16 INFO  : Memory regions updated for context APU
17:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:16 INFO  : 'con' command is executed.
17:40:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:40:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:40:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:40:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:41:05 INFO  : Disconnected from the channel tcfchan#48.
17:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:41:06 INFO  : 'jtag frequency' command is executed.
17:41:06 INFO  : Context for 'APU' is selected.
17:41:06 INFO  : System reset is completed.
17:41:09 INFO  : 'after 3000' command is executed.
17:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:41:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:41:10 INFO  : Context for 'APU' is selected.
17:41:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:10 INFO  : Context for 'APU' is selected.
17:41:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:41:11 INFO  : 'ps7_init' command is executed.
17:41:11 INFO  : 'ps7_post_config' command is executed.
17:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:11 INFO  : Memory regions updated for context APU
17:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:11 INFO  : 'con' command is executed.
17:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:41:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:41:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:41:56 INFO  : Disconnected from the channel tcfchan#50.
17:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:41:56 INFO  : 'jtag frequency' command is executed.
17:41:56 INFO  : Context for 'APU' is selected.
17:41:56 INFO  : System reset is completed.
17:41:59 INFO  : 'after 3000' command is executed.
17:41:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:42:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:42:01 INFO  : Context for 'APU' is selected.
17:42:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:42:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:01 INFO  : Context for 'APU' is selected.
17:42:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:42:01 INFO  : 'ps7_init' command is executed.
17:42:01 INFO  : 'ps7_post_config' command is executed.
17:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:01 INFO  : Memory regions updated for context APU
17:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:01 INFO  : 'con' command is executed.
17:42:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:44:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:44:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:44:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:45:08 INFO  : Disconnected from the channel tcfchan#52.
17:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:45:08 INFO  : 'jtag frequency' command is executed.
17:45:08 INFO  : Context for 'APU' is selected.
17:45:08 INFO  : System reset is completed.
17:45:11 INFO  : 'after 3000' command is executed.
17:45:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:45:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:45:12 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:12 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:45:12 INFO  : 'ps7_init' command is executed.
17:45:12 INFO  : 'ps7_post_config' command is executed.
17:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:13 INFO  : Memory regions updated for context APU
17:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:13 INFO  : 'con' command is executed.
17:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:04:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:05:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:05:22 INFO  : Disconnected from the channel tcfchan#55.
18:05:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:05:23 INFO  : 'jtag frequency' command is executed.
18:05:23 INFO  : Context for 'APU' is selected.
18:05:23 INFO  : System reset is completed.
18:05:26 INFO  : 'after 3000' command is executed.
18:05:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:05:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:05:27 INFO  : Context for 'APU' is selected.
18:05:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:05:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:27 INFO  : Context for 'APU' is selected.
18:05:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:05:27 INFO  : 'ps7_init' command is executed.
18:05:27 INFO  : 'ps7_post_config' command is executed.
18:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:28 INFO  : Memory regions updated for context APU
18:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:28 INFO  : 'con' command is executed.
18:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:13:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:13:25 INFO  : Disconnected from the channel tcfchan#57.
18:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:13:25 INFO  : 'jtag frequency' command is executed.
18:13:25 INFO  : Context for 'APU' is selected.
18:13:25 INFO  : System reset is completed.
18:13:28 INFO  : 'after 3000' command is executed.
18:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:13:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:13:29 INFO  : Context for 'APU' is selected.
18:13:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:13:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:29 INFO  : Context for 'APU' is selected.
18:13:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:13:30 INFO  : 'ps7_init' command is executed.
18:13:30 INFO  : 'ps7_post_config' command is executed.
18:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:30 INFO  : Memory regions updated for context APU
18:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:30 INFO  : 'con' command is executed.
18:13:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:20:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:20:38 INFO  : Disconnected from the channel tcfchan#59.
18:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:20:38 INFO  : 'jtag frequency' command is executed.
18:20:39 INFO  : Context for 'APU' is selected.
18:20:39 INFO  : System reset is completed.
18:20:42 INFO  : 'after 3000' command is executed.
18:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:20:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:20:43 INFO  : Context for 'APU' is selected.
18:20:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:43 INFO  : Context for 'APU' is selected.
18:20:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:20:43 INFO  : 'ps7_init' command is executed.
18:20:43 INFO  : 'ps7_post_config' command is executed.
18:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:44 INFO  : Memory regions updated for context APU
18:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:44 INFO  : 'con' command is executed.
18:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:22:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:22:22 INFO  : Disconnected from the channel tcfchan#61.
18:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:22:23 INFO  : 'jtag frequency' command is executed.
18:22:23 INFO  : Context for 'APU' is selected.
18:22:23 INFO  : System reset is completed.
18:22:26 INFO  : 'after 3000' command is executed.
18:22:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:22:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:22:28 INFO  : Context for 'APU' is selected.
18:22:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:22:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:28 INFO  : Context for 'APU' is selected.
18:22:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:22:28 INFO  : 'ps7_init' command is executed.
18:22:28 INFO  : 'ps7_post_config' command is executed.
18:22:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:28 INFO  : Memory regions updated for context APU
18:22:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:28 INFO  : 'con' command is executed.
18:22:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:22:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:23:24 INFO  : Disconnected from the channel tcfchan#63.
18:23:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:23:24 INFO  : 'jtag frequency' command is executed.
18:23:24 INFO  : Context for 'APU' is selected.
18:23:24 INFO  : System reset is completed.
18:23:27 INFO  : 'after 3000' command is executed.
18:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:23:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:23:29 INFO  : Context for 'APU' is selected.
18:23:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:29 INFO  : Context for 'APU' is selected.
18:23:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:23:29 INFO  : 'ps7_init' command is executed.
18:23:29 INFO  : 'ps7_post_config' command is executed.
18:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:29 INFO  : Memory regions updated for context APU
18:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:29 INFO  : 'con' command is executed.
18:23:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:23:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:24:09 INFO  : Disconnected from the channel tcfchan#65.
18:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:24:09 INFO  : 'jtag frequency' command is executed.
18:24:09 INFO  : Context for 'APU' is selected.
18:24:09 INFO  : System reset is completed.
18:24:12 INFO  : 'after 3000' command is executed.
18:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:24:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:24:14 INFO  : Context for 'APU' is selected.
18:24:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:14 INFO  : Context for 'APU' is selected.
18:24:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:24:14 INFO  : 'ps7_init' command is executed.
18:24:15 INFO  : 'ps7_post_config' command is executed.
18:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:15 INFO  : Memory regions updated for context APU
18:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:15 INFO  : 'con' command is executed.
18:24:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:24:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:25:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:25:12 INFO  : Disconnected from the channel tcfchan#67.
18:25:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:25:13 INFO  : 'jtag frequency' command is executed.
18:25:13 INFO  : Context for 'APU' is selected.
18:25:13 INFO  : System reset is completed.
18:25:16 INFO  : 'after 3000' command is executed.
18:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:25:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:25:18 INFO  : Context for 'APU' is selected.
18:25:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:25:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:18 INFO  : Context for 'APU' is selected.
18:25:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:25:18 INFO  : 'ps7_init' command is executed.
18:25:18 INFO  : 'ps7_post_config' command is executed.
18:25:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:18 INFO  : Memory regions updated for context APU
18:25:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:18 INFO  : 'con' command is executed.
18:25:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:25:24 INFO  : Disconnected from the channel tcfchan#69.
18:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:25:24 INFO  : 'jtag frequency' command is executed.
18:25:24 INFO  : Context for 'APU' is selected.
18:25:24 INFO  : System reset is completed.
18:25:27 INFO  : 'after 3000' command is executed.
18:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:25:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:25:28 INFO  : Context for 'APU' is selected.
18:25:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:28 INFO  : Context for 'APU' is selected.
18:25:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:25:29 INFO  : 'ps7_init' command is executed.
18:25:29 INFO  : 'ps7_post_config' command is executed.
18:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:29 INFO  : Memory regions updated for context APU
18:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:29 INFO  : 'con' command is executed.
18:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:26:14 INFO  : Disconnected from the channel tcfchan#70.
18:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:26:14 INFO  : 'jtag frequency' command is executed.
18:26:14 INFO  : Context for 'APU' is selected.
18:26:14 INFO  : System reset is completed.
18:26:17 INFO  : 'after 3000' command is executed.
18:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:26:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:26:19 INFO  : Context for 'APU' is selected.
18:26:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:19 INFO  : Context for 'APU' is selected.
18:26:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:26:19 INFO  : 'ps7_init' command is executed.
18:26:19 INFO  : 'ps7_post_config' command is executed.
18:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:19 INFO  : Memory regions updated for context APU
18:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:19 INFO  : 'con' command is executed.
18:26:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:36:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:36:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:36:45 INFO  : Disconnected from the channel tcfchan#71.
18:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:36:45 INFO  : 'jtag frequency' command is executed.
18:36:45 INFO  : Context for 'APU' is selected.
18:36:45 INFO  : System reset is completed.
18:36:48 INFO  : 'after 3000' command is executed.
18:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:36:50 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:36:50 INFO  : Context for 'APU' is selected.
18:36:50 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:36:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:50 INFO  : Context for 'APU' is selected.
18:36:50 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:36:50 INFO  : 'ps7_init' command is executed.
18:36:50 INFO  : 'ps7_post_config' command is executed.
18:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:50 INFO  : Memory regions updated for context APU
18:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:50 INFO  : 'con' command is executed.
18:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:12:17 INFO  : Disconnected from the channel tcfchan#73.
09:10:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
09:11:07 INFO  : XSCT server has started successfully.
09:11:07 INFO  : Successfully done setting XSCT server connection channel  
09:11:07 INFO  : plnx-install-location is set to ''
09:11:07 INFO  : Successfully done setting workspace for the tool. 
09:11:10 INFO  : Registering command handlers for Vitis TCF services
09:11:18 INFO  : Successfully done query RDI_DATADIR 
09:40:13 INFO  : Hardware specification for platform project 'env1_cora' is updated.
09:40:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
09:40:39 INFO  : Updating application flags with new BSP settings...
09:40:39 INFO  : Successfully updated application flags for project hello_world.
09:41:05 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
09:41:19 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
09:41:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:12:24 INFO  : Hardware specification for platform project 'env1_cora' is updated.
10:14:07 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
10:14:40 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
10:14:49 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
10:14:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:15:23 INFO  : 'jtag frequency' command is executed.
10:15:23 INFO  : Context for 'APU' is selected.
10:15:23 INFO  : System reset is completed.
10:15:26 INFO  : 'after 3000' command is executed.
10:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:15:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:15:27 INFO  : Context for 'APU' is selected.
10:15:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:15:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:27 INFO  : Context for 'APU' is selected.
10:15:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:15:28 INFO  : 'ps7_init' command is executed.
10:15:28 INFO  : 'ps7_post_config' command is executed.
10:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:29 INFO  : Memory regions updated for context APU
10:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:29 INFO  : 'con' command is executed.
10:15:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:15:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:18:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:18:45 INFO  : Disconnected from the channel tcfchan#11.
10:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:18:46 INFO  : 'jtag frequency' command is executed.
10:18:46 INFO  : Context for 'APU' is selected.
10:18:46 INFO  : System reset is completed.
10:18:49 INFO  : 'after 3000' command is executed.
10:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:18:50 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:18:50 INFO  : Context for 'APU' is selected.
10:18:50 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:18:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:50 INFO  : Context for 'APU' is selected.
10:18:50 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:18:50 INFO  : 'ps7_init' command is executed.
10:18:50 INFO  : 'ps7_post_config' command is executed.
10:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:51 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:51 INFO  : Memory regions updated for context APU
10:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:51 INFO  : 'con' command is executed.
10:18:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:18:51 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:20:14 INFO  : Disconnected from the channel tcfchan#12.
10:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:20:16 INFO  : 'jtag frequency' command is executed.
10:20:16 INFO  : Context for 'APU' is selected.
10:20:16 INFO  : System reset is completed.
10:20:19 INFO  : 'after 3000' command is executed.
10:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:20:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:20:21 INFO  : Context for 'APU' is selected.
10:20:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:21 INFO  : Context for 'APU' is selected.
10:20:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:20:21 INFO  : 'ps7_init' command is executed.
10:20:21 INFO  : 'ps7_post_config' command is executed.
10:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:21 INFO  : Memory regions updated for context APU
10:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:21 INFO  : 'con' command is executed.
10:20:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:20:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:20:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:20:58 INFO  : Disconnected from the channel tcfchan#13.
10:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:20:59 INFO  : 'jtag frequency' command is executed.
10:20:59 INFO  : Context for 'APU' is selected.
10:20:59 INFO  : System reset is completed.
10:21:02 INFO  : 'after 3000' command is executed.
10:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:21:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:21:03 INFO  : Context for 'APU' is selected.
10:21:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:21:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:03 INFO  : Context for 'APU' is selected.
10:21:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:21:03 INFO  : 'ps7_init' command is executed.
10:21:03 INFO  : 'ps7_post_config' command is executed.
10:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:04 INFO  : Memory regions updated for context APU
10:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:04 INFO  : 'con' command is executed.
10:21:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:21:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:25:36 INFO  : Disconnected from the channel tcfchan#15.
10:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:25:36 INFO  : 'jtag frequency' command is executed.
10:25:36 INFO  : Context for 'APU' is selected.
10:25:36 INFO  : System reset is completed.
10:25:39 INFO  : 'after 3000' command is executed.
10:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:25:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:25:41 INFO  : Context for 'APU' is selected.
10:25:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:25:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:41 INFO  : Context for 'APU' is selected.
10:25:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:25:41 INFO  : 'ps7_init' command is executed.
10:25:41 INFO  : 'ps7_post_config' command is executed.
10:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:41 INFO  : Memory regions updated for context APU
10:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:41 INFO  : 'con' command is executed.
10:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:25:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:25:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:26:00 INFO  : Disconnected from the channel tcfchan#16.
10:26:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:26:00 INFO  : 'jtag frequency' command is executed.
10:26:00 INFO  : Context for 'APU' is selected.
10:26:00 INFO  : System reset is completed.
10:26:03 INFO  : 'after 3000' command is executed.
10:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:26:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:26:05 INFO  : Context for 'APU' is selected.
10:26:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:26:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:05 INFO  : Context for 'APU' is selected.
10:26:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:26:05 INFO  : 'ps7_init' command is executed.
10:26:05 INFO  : 'ps7_post_config' command is executed.
10:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:05 INFO  : Memory regions updated for context APU
10:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:05 INFO  : 'con' command is executed.
10:26:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:26:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:29:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:29:18 INFO  : Disconnected from the channel tcfchan#18.
10:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:29:18 INFO  : 'jtag frequency' command is executed.
10:29:18 INFO  : Context for 'APU' is selected.
10:29:18 INFO  : System reset is completed.
10:29:21 INFO  : 'after 3000' command is executed.
10:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:29:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:29:23 INFO  : Context for 'APU' is selected.
10:29:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:23 INFO  : Context for 'APU' is selected.
10:29:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:29:23 INFO  : 'ps7_init' command is executed.
10:29:23 INFO  : 'ps7_post_config' command is executed.
10:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:23 INFO  : Memory regions updated for context APU
10:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:23 INFO  : 'con' command is executed.
10:29:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:29:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:31:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:31:21 INFO  : Disconnected from the channel tcfchan#20.
10:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:31:21 INFO  : 'jtag frequency' command is executed.
10:31:21 INFO  : Context for 'APU' is selected.
10:31:21 INFO  : System reset is completed.
10:31:24 INFO  : 'after 3000' command is executed.
10:31:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:31:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:31:26 INFO  : Context for 'APU' is selected.
10:31:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:31:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:26 INFO  : Context for 'APU' is selected.
10:31:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:31:26 INFO  : 'ps7_init' command is executed.
10:31:26 INFO  : 'ps7_post_config' command is executed.
10:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:26 INFO  : Memory regions updated for context APU
10:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:26 INFO  : 'con' command is executed.
10:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:31:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:32:19 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
11:32:27 INFO  : XSCT server has started successfully.
11:32:27 INFO  : plnx-install-location is set to ''
11:32:27 INFO  : Successfully done setting XSCT server connection channel  
11:32:27 INFO  : Successfully done setting workspace for the tool. 
11:32:31 INFO  : Registering command handlers for Vitis TCF services
11:32:40 INFO  : Successfully done query RDI_DATADIR 
11:33:02 INFO  : Hardware specification for platform project 'env1_cora' is updated.
11:33:35 INFO  : Hardware specification for platform project 'env1_cora' is updated.
11:34:05 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
11:34:07 INFO  : Updating application flags with new BSP settings...
11:34:08 INFO  : Successfully updated application flags for project hello_world.
11:34:09 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:34:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
11:34:09 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
11:34:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:34:15 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
11:34:22 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
11:34:22 INFO  : Updating application flags with new BSP settings...
11:34:22 INFO  : Successfully updated application flags for project mem_test.
11:34:23 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:34:23 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
11:34:23 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
11:34:23 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:34:27 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
11:34:33 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
11:34:33 INFO  : Updating application flags with new BSP settings...
11:34:33 INFO  : Successfully updated application flags for project periph_test.
11:34:34 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:34:34 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
11:34:34 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
11:34:34 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:34:38 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
11:34:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:34:45 INFO  : Updating application flags with new BSP settings...
11:34:45 INFO  : Successfully updated application flags for project test_1.
11:34:46 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:34:46 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
11:34:46 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
11:34:46 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:34:51 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
12:39:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:40:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:41:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:42:29 INFO  : 'jtag frequency' command is executed.
12:42:29 INFO  : Context for 'APU' is selected.
12:42:29 INFO  : System reset is completed.
12:42:32 INFO  : 'after 3000' command is executed.
12:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:42:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:42:33 INFO  : Context for 'APU' is selected.
12:42:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:33 INFO  : Context for 'APU' is selected.
12:42:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:42:34 INFO  : 'ps7_init' command is executed.
12:42:34 INFO  : 'ps7_post_config' command is executed.
12:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:34 INFO  : Memory regions updated for context APU
12:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:34 INFO  : 'con' command is executed.
12:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:42:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:46:44 INFO  : Disconnected from the channel tcfchan#6.
12:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:46:44 INFO  : 'jtag frequency' command is executed.
12:46:44 INFO  : Context for 'APU' is selected.
12:46:44 INFO  : System reset is completed.
12:46:47 INFO  : 'after 3000' command is executed.
12:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:46:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:46:49 INFO  : Context for 'APU' is selected.
12:46:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:49 INFO  : Context for 'APU' is selected.
12:46:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:46:49 INFO  : 'ps7_init' command is executed.
12:46:49 INFO  : 'ps7_post_config' command is executed.
12:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:49 INFO  : Memory regions updated for context APU
12:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:49 INFO  : 'con' command is executed.
12:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:47:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:47:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:48:02 INFO  : Disconnected from the channel tcfchan#7.
12:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:48:02 INFO  : 'jtag frequency' command is executed.
12:48:02 INFO  : Context for 'APU' is selected.
12:48:02 INFO  : System reset is completed.
12:48:05 INFO  : 'after 3000' command is executed.
12:48:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:48:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:48:07 INFO  : Context for 'APU' is selected.
12:48:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:07 INFO  : Context for 'APU' is selected.
12:48:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:48:07 INFO  : 'ps7_init' command is executed.
12:48:07 INFO  : 'ps7_post_config' command is executed.
12:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:07 INFO  : Memory regions updated for context APU
12:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:08 INFO  : 'con' command is executed.
12:48:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:48:29 INFO  : Disconnected from the channel tcfchan#9.
12:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:48:29 INFO  : 'jtag frequency' command is executed.
12:48:29 INFO  : Context for 'APU' is selected.
12:48:29 INFO  : System reset is completed.
12:48:32 INFO  : 'after 3000' command is executed.
12:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:48:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:48:33 INFO  : Context for 'APU' is selected.
12:48:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:48:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:33 INFO  : Context for 'APU' is selected.
12:48:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:48:34 INFO  : 'ps7_init' command is executed.
12:48:34 INFO  : 'ps7_post_config' command is executed.
12:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:34 INFO  : Memory regions updated for context APU
12:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:34 INFO  : 'con' command is executed.
12:48:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:48:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:49:46 INFO  : Disconnected from the channel tcfchan#10.
12:49:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:49:46 INFO  : 'jtag frequency' command is executed.
12:49:46 INFO  : Context for 'APU' is selected.
12:49:46 INFO  : System reset is completed.
12:49:49 INFO  : 'after 3000' command is executed.
12:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:49:50 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:49:51 INFO  : Context for 'APU' is selected.
12:49:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:49:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:51 INFO  : Context for 'APU' is selected.
12:49:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:49:51 INFO  : 'ps7_init' command is executed.
12:49:51 INFO  : 'ps7_post_config' command is executed.
12:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:51 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:51 INFO  : Memory regions updated for context APU
12:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:51 INFO  : 'con' command is executed.
12:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:49:51 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:50:13 INFO  : Disconnected from the channel tcfchan#12.
12:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:50:13 INFO  : 'jtag frequency' command is executed.
12:50:13 INFO  : Context for 'APU' is selected.
12:50:13 INFO  : System reset is completed.
12:50:16 INFO  : 'after 3000' command is executed.
12:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:50:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:50:18 INFO  : Context for 'APU' is selected.
12:50:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:18 INFO  : Context for 'APU' is selected.
12:50:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:50:18 INFO  : 'ps7_init' command is executed.
12:50:18 INFO  : 'ps7_post_config' command is executed.
12:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:18 INFO  : Memory regions updated for context APU
12:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:18 INFO  : 'con' command is executed.
12:50:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:50:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:51:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:51:15 INFO  : Disconnected from the channel tcfchan#13.
12:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:51:15 INFO  : 'jtag frequency' command is executed.
12:51:15 INFO  : Context for 'APU' is selected.
12:51:15 INFO  : System reset is completed.
12:51:18 INFO  : 'after 3000' command is executed.
12:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:51:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:51:19 INFO  : Context for 'APU' is selected.
12:51:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:19 INFO  : Context for 'APU' is selected.
12:51:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:51:20 INFO  : 'ps7_init' command is executed.
12:51:20 INFO  : 'ps7_post_config' command is executed.
12:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:20 INFO  : Memory regions updated for context APU
12:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:20 INFO  : 'con' command is executed.
12:51:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:51:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:55:14 INFO  : Disconnected from the channel tcfchan#15.
12:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:55:14 INFO  : 'jtag frequency' command is executed.
12:55:15 INFO  : Context for 'APU' is selected.
12:55:15 INFO  : System reset is completed.
12:55:18 INFO  : 'after 3000' command is executed.
12:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:55:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:55:19 INFO  : Context for 'APU' is selected.
12:55:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:55:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:19 INFO  : Context for 'APU' is selected.
12:55:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:55:19 INFO  : 'ps7_init' command is executed.
12:55:19 INFO  : 'ps7_post_config' command is executed.
12:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:19 INFO  : Memory regions updated for context APU
12:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:20 INFO  : 'con' command is executed.
12:55:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:55:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:55:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:55:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:56:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:56:27 INFO  : Disconnected from the channel tcfchan#16.
12:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:56:27 INFO  : 'jtag frequency' command is executed.
12:56:27 INFO  : Context for 'APU' is selected.
12:56:27 INFO  : System reset is completed.
12:56:30 INFO  : 'after 3000' command is executed.
12:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:56:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:56:31 INFO  : Context for 'APU' is selected.
12:56:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:56:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:31 INFO  : Context for 'APU' is selected.
12:56:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:56:31 INFO  : 'ps7_init' command is executed.
12:56:31 INFO  : 'ps7_post_config' command is executed.
12:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:32 INFO  : Memory regions updated for context APU
12:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:32 INFO  : 'con' command is executed.
12:56:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:57:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:57:45 INFO  : Disconnected from the channel tcfchan#19.
12:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:57:45 INFO  : 'jtag frequency' command is executed.
12:57:45 INFO  : Context for 'APU' is selected.
12:57:45 INFO  : System reset is completed.
12:57:48 INFO  : 'after 3000' command is executed.
12:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:57:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:57:50 INFO  : Context for 'APU' is selected.
12:57:50 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:50 INFO  : Context for 'APU' is selected.
12:57:50 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:57:50 INFO  : 'ps7_init' command is executed.
12:57:50 INFO  : 'ps7_post_config' command is executed.
12:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:50 INFO  : Memory regions updated for context APU
12:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:50 INFO  : 'con' command is executed.
12:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:58:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:58:15 INFO  : Disconnected from the channel tcfchan#21.
12:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:58:15 INFO  : 'jtag frequency' command is executed.
12:58:15 INFO  : Context for 'APU' is selected.
12:58:15 INFO  : System reset is completed.
12:58:18 INFO  : 'after 3000' command is executed.
12:58:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:58:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:58:19 INFO  : Context for 'APU' is selected.
12:58:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:58:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:19 INFO  : Context for 'APU' is selected.
12:58:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:58:20 INFO  : 'ps7_init' command is executed.
12:58:20 INFO  : 'ps7_post_config' command is executed.
12:58:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:20 INFO  : Memory regions updated for context APU
12:58:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:20 INFO  : 'con' command is executed.
12:58:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:58:31 INFO  : Disconnected from the channel tcfchan#23.
12:58:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:58:31 INFO  : 'jtag frequency' command is executed.
12:58:31 INFO  : Context for 'APU' is selected.
12:58:31 INFO  : System reset is completed.
12:58:34 INFO  : 'after 3000' command is executed.
12:58:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:58:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:58:35 INFO  : Context for 'APU' is selected.
12:58:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:58:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:35 INFO  : Context for 'APU' is selected.
12:58:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:58:36 INFO  : 'ps7_init' command is executed.
12:58:36 INFO  : 'ps7_post_config' command is executed.
12:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:36 INFO  : Memory regions updated for context APU
12:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:36 INFO  : 'con' command is executed.
12:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:58:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:58:57 INFO  : Disconnected from the channel tcfchan#24.
12:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:58:57 INFO  : 'jtag frequency' command is executed.
12:58:57 INFO  : Context for 'APU' is selected.
12:58:57 INFO  : System reset is completed.
12:59:00 INFO  : 'after 3000' command is executed.
12:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:59:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:59:01 INFO  : Context for 'APU' is selected.
12:59:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:01 INFO  : Context for 'APU' is selected.
12:59:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:59:02 INFO  : 'ps7_init' command is executed.
12:59:02 INFO  : 'ps7_post_config' command is executed.
12:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:02 INFO  : Memory regions updated for context APU
12:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:02 INFO  : 'con' command is executed.
12:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:00:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:00:52 INFO  : Disconnected from the channel tcfchan#26.
13:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:00:52 INFO  : 'jtag frequency' command is executed.
13:00:52 INFO  : Context for 'APU' is selected.
13:00:52 INFO  : System reset is completed.
13:00:55 INFO  : 'after 3000' command is executed.
13:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:00:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:00:56 INFO  : Context for 'APU' is selected.
13:00:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:00:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:57 INFO  : Context for 'APU' is selected.
13:00:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:00:57 INFO  : 'ps7_init' command is executed.
13:00:57 INFO  : 'ps7_post_config' command is executed.
13:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:57 INFO  : Memory regions updated for context APU
13:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:57 INFO  : 'con' command is executed.
13:00:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:00:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:01:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:01:51 INFO  : Disconnected from the channel tcfchan#28.
13:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:01:51 INFO  : 'jtag frequency' command is executed.
13:01:51 INFO  : Context for 'APU' is selected.
13:01:51 INFO  : System reset is completed.
13:01:54 INFO  : 'after 3000' command is executed.
13:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:01:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:01:55 INFO  : Context for 'APU' is selected.
13:01:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:01:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:56 INFO  : Context for 'APU' is selected.
13:01:56 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:01:56 INFO  : 'ps7_init' command is executed.
13:01:56 INFO  : 'ps7_post_config' command is executed.
13:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:56 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:56 INFO  : Memory regions updated for context APU
13:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:56 INFO  : 'con' command is executed.
13:01:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:01:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:02:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:02:54 INFO  : Disconnected from the channel tcfchan#30.
13:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:02:54 INFO  : 'jtag frequency' command is executed.
13:02:54 INFO  : Context for 'APU' is selected.
13:02:54 INFO  : System reset is completed.
13:02:57 INFO  : 'after 3000' command is executed.
13:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:02:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:02:59 INFO  : Context for 'APU' is selected.
13:02:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:02:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:59 INFO  : Context for 'APU' is selected.
13:02:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:02:59 INFO  : 'ps7_init' command is executed.
13:02:59 INFO  : 'ps7_post_config' command is executed.
13:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:59 INFO  : Memory regions updated for context APU
13:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:59 INFO  : 'con' command is executed.
13:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:02:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:04:24 INFO  : Disconnected from the channel tcfchan#32.
13:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:04:24 INFO  : 'jtag frequency' command is executed.
13:04:25 INFO  : Context for 'APU' is selected.
13:04:25 INFO  : System reset is completed.
13:04:28 INFO  : 'after 3000' command is executed.
13:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:04:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:04:29 INFO  : Context for 'APU' is selected.
13:04:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:04:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:29 INFO  : Context for 'APU' is selected.
13:04:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:04:29 INFO  : 'ps7_init' command is executed.
13:04:29 INFO  : 'ps7_post_config' command is executed.
13:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:30 INFO  : Memory regions updated for context APU
13:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:30 INFO  : 'con' command is executed.
13:04:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:04:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:04:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:04:50 INFO  : Disconnected from the channel tcfchan#33.
13:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:04:50 INFO  : 'jtag frequency' command is executed.
13:04:50 INFO  : Context for 'APU' is selected.
13:04:50 INFO  : System reset is completed.
13:04:53 INFO  : 'after 3000' command is executed.
13:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:04:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:04:55 INFO  : Context for 'APU' is selected.
13:04:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:04:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:55 INFO  : Context for 'APU' is selected.
13:04:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:04:55 INFO  : 'ps7_init' command is executed.
13:04:55 INFO  : 'ps7_post_config' command is executed.
13:04:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:55 INFO  : Memory regions updated for context APU
13:04:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:55 INFO  : 'con' command is executed.
13:04:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:04:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:10:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:10:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:10:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:11:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:11:29 INFO  : Disconnected from the channel tcfchan#35.
13:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:11:30 INFO  : 'jtag frequency' command is executed.
13:11:30 INFO  : Context for 'APU' is selected.
13:11:30 INFO  : System reset is completed.
13:11:33 INFO  : 'after 3000' command is executed.
13:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:11:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:11:34 INFO  : Context for 'APU' is selected.
13:11:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:34 INFO  : Context for 'APU' is selected.
13:11:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:11:34 INFO  : 'ps7_init' command is executed.
13:11:34 INFO  : 'ps7_post_config' command is executed.
13:11:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:35 INFO  : Memory regions updated for context APU
13:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:35 INFO  : 'con' command is executed.
13:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:11:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:11:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:11:59 INFO  : Disconnected from the channel tcfchan#37.
13:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:11:59 INFO  : 'jtag frequency' command is executed.
13:11:59 INFO  : Context for 'APU' is selected.
13:11:59 INFO  : System reset is completed.
13:12:02 INFO  : 'after 3000' command is executed.
13:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:12:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:12:04 INFO  : Context for 'APU' is selected.
13:12:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:04 INFO  : Context for 'APU' is selected.
13:12:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:12:04 INFO  : 'ps7_init' command is executed.
13:12:04 INFO  : 'ps7_post_config' command is executed.
13:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:04 INFO  : Memory regions updated for context APU
13:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:04 INFO  : 'con' command is executed.
13:12:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:13:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:15:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:15:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:16:01 INFO  : Disconnected from the channel tcfchan#39.
13:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:16:02 INFO  : 'jtag frequency' command is executed.
13:16:02 INFO  : Context for 'APU' is selected.
13:16:02 INFO  : System reset is completed.
13:16:05 INFO  : 'after 3000' command is executed.
13:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:16:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:16:06 INFO  : Context for 'APU' is selected.
13:16:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:16:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:06 INFO  : Context for 'APU' is selected.
13:16:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:16:06 INFO  : 'ps7_init' command is executed.
13:16:06 INFO  : 'ps7_post_config' command is executed.
13:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:07 INFO  : Memory regions updated for context APU
13:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:07 INFO  : 'con' command is executed.
13:16:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:16:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:18:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:18:14 INFO  : Disconnected from the channel tcfchan#41.
13:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:18:14 INFO  : 'jtag frequency' command is executed.
13:18:14 INFO  : Context for 'APU' is selected.
13:18:14 INFO  : System reset is completed.
13:18:17 INFO  : 'after 3000' command is executed.
13:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:18:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:18:18 INFO  : Context for 'APU' is selected.
13:18:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:18 INFO  : Context for 'APU' is selected.
13:18:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:18:19 INFO  : 'ps7_init' command is executed.
13:18:19 INFO  : 'ps7_post_config' command is executed.
13:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:19 INFO  : Memory regions updated for context APU
13:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:19 INFO  : 'con' command is executed.
13:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:18:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:20:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:21:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:22:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:22:06 INFO  : Disconnected from the channel tcfchan#43.
13:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:22:06 INFO  : 'jtag frequency' command is executed.
13:22:06 INFO  : Context for 'APU' is selected.
13:22:06 INFO  : System reset is completed.
13:22:09 INFO  : 'after 3000' command is executed.
13:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:22:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:22:10 INFO  : Context for 'APU' is selected.
13:22:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:22:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:10 INFO  : Context for 'APU' is selected.
13:22:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:22:11 INFO  : 'ps7_init' command is executed.
13:22:11 INFO  : 'ps7_post_config' command is executed.
13:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:11 INFO  : Memory regions updated for context APU
13:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:11 INFO  : 'con' command is executed.
13:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:22:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:01:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:01:18 INFO  : Disconnected from the channel tcfchan#44.
15:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:01:18 INFO  : 'jtag frequency' command is executed.
15:01:18 INFO  : Context for 'APU' is selected.
15:01:18 INFO  : System reset is completed.
15:01:21 INFO  : 'after 3000' command is executed.
15:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:01:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:01:22 INFO  : Context for 'APU' is selected.
15:01:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:01:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:22 INFO  : Context for 'APU' is selected.
15:01:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:01:22 INFO  : 'ps7_init' command is executed.
15:01:22 INFO  : 'ps7_post_config' command is executed.
15:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:23 INFO  : Memory regions updated for context APU
15:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:23 INFO  : 'con' command is executed.
15:01:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:02:57 INFO  : Disconnected from the channel tcfchan#45.
15:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:02:58 INFO  : 'jtag frequency' command is executed.
15:02:58 INFO  : Context for 'APU' is selected.
15:02:58 INFO  : System reset is completed.
15:03:01 INFO  : 'after 3000' command is executed.
15:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:03:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:03:02 INFO  : Context for 'APU' is selected.
15:03:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:02 INFO  : Context for 'APU' is selected.
15:03:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:03:02 INFO  : 'ps7_init' command is executed.
15:03:03 INFO  : 'ps7_post_config' command is executed.
15:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:03 INFO  : Memory regions updated for context APU
15:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:03 INFO  : 'con' command is executed.
15:03:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:07:24 INFO  : Disconnected from the channel tcfchan#46.
15:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:07:25 INFO  : 'jtag frequency' command is executed.
15:07:25 INFO  : Context for 'APU' is selected.
15:07:25 INFO  : System reset is completed.
15:07:28 INFO  : 'after 3000' command is executed.
15:07:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:07:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:07:29 INFO  : Context for 'APU' is selected.
15:07:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:29 INFO  : Context for 'APU' is selected.
15:07:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:07:29 INFO  : 'ps7_init' command is executed.
15:07:29 INFO  : 'ps7_post_config' command is executed.
15:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:30 INFO  : Memory regions updated for context APU
15:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:30 INFO  : 'con' command is executed.
15:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:08:03 INFO  : Disconnected from the channel tcfchan#47.
15:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:08:03 INFO  : 'jtag frequency' command is executed.
15:08:03 INFO  : Context for 'APU' is selected.
15:08:03 INFO  : System reset is completed.
15:08:06 INFO  : 'after 3000' command is executed.
15:08:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:08:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:08:08 INFO  : Context for 'APU' is selected.
15:08:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:08:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:08 INFO  : Context for 'APU' is selected.
15:08:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:08:08 INFO  : 'ps7_init' command is executed.
15:08:08 INFO  : 'ps7_post_config' command is executed.
15:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:08 INFO  : Memory regions updated for context APU
15:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:08 INFO  : 'con' command is executed.
15:08:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:09:21 INFO  : Disconnected from the channel tcfchan#48.
15:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:09:22 INFO  : 'jtag frequency' command is executed.
15:09:22 INFO  : Context for 'APU' is selected.
15:09:22 INFO  : System reset is completed.
15:09:25 INFO  : 'after 3000' command is executed.
15:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:09:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:09:26 INFO  : Context for 'APU' is selected.
15:09:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:26 INFO  : Context for 'APU' is selected.
15:09:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:09:26 INFO  : 'ps7_init' command is executed.
15:09:26 INFO  : 'ps7_post_config' command is executed.
15:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:27 INFO  : Memory regions updated for context APU
15:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:27 INFO  : 'con' command is executed.
15:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:37:36 INFO  : Disconnected from the channel tcfchan#49.
16:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:37:37 INFO  : 'jtag frequency' command is executed.
16:37:37 INFO  : Context for 'APU' is selected.
16:37:37 INFO  : System reset is completed.
16:37:40 INFO  : 'after 3000' command is executed.
16:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:37:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:37:41 INFO  : Context for 'APU' is selected.
16:37:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:41 INFO  : Context for 'APU' is selected.
16:37:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:37:42 INFO  : 'ps7_init' command is executed.
16:37:42 INFO  : 'ps7_post_config' command is executed.
16:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:43 INFO  : Memory regions updated for context APU
16:37:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:43 INFO  : 'con' command is executed.
16:37:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:38:15 INFO  : Disconnected from the channel tcfchan#50.
16:38:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:38:18 INFO  : 'jtag frequency' command is executed.
16:38:18 INFO  : Context for 'APU' is selected.
16:38:18 INFO  : System reset is completed.
16:38:21 INFO  : 'after 3000' command is executed.
16:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:38:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:38:22 INFO  : Context for 'APU' is selected.
16:38:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:22 INFO  : Context for 'APU' is selected.
16:38:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:38:22 INFO  : 'ps7_init' command is executed.
16:38:22 INFO  : 'ps7_post_config' command is executed.
16:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:23 INFO  : Memory regions updated for context APU
16:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:23 INFO  : 'con' command is executed.
16:38:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:52:52 INFO  : Disconnected from the channel tcfchan#51.
16:53:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:53:24 INFO  : 'jtag frequency' command is executed.
16:53:24 INFO  : Context for 'APU' is selected.
16:53:24 INFO  : System reset is completed.
16:53:27 INFO  : 'after 3000' command is executed.
16:53:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:53:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:53:32 INFO  : Context for 'APU' is selected.
16:53:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:53:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:32 INFO  : Context for 'APU' is selected.
16:53:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:53:33 INFO  : 'ps7_init' command is executed.
16:53:33 INFO  : 'ps7_post_config' command is executed.
16:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:33 INFO  : Memory regions updated for context APU
16:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:33 INFO  : 'con' command is executed.
16:53:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:53:49 INFO  : Disconnected from the channel tcfchan#52.
16:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:53:49 INFO  : 'jtag frequency' command is executed.
16:53:50 INFO  : Context for 'APU' is selected.
16:53:50 INFO  : System reset is completed.
16:53:53 INFO  : 'after 3000' command is executed.
16:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:53:54 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:53:54 INFO  : Context for 'APU' is selected.
16:53:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:54 INFO  : Context for 'APU' is selected.
16:53:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:53:55 INFO  : 'ps7_init' command is executed.
16:53:55 INFO  : 'ps7_post_config' command is executed.
16:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:55 INFO  : Memory regions updated for context APU
16:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:56 INFO  : 'con' command is executed.
16:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:54:25 INFO  : Disconnected from the channel tcfchan#53.
16:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:54:25 INFO  : 'jtag frequency' command is executed.
16:54:25 INFO  : Context for 'APU' is selected.
16:54:26 INFO  : System reset is completed.
16:54:29 INFO  : 'after 3000' command is executed.
16:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:54:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:54:30 INFO  : Context for 'APU' is selected.
16:54:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:30 INFO  : Context for 'APU' is selected.
16:54:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:54:30 INFO  : 'ps7_init' command is executed.
16:54:30 INFO  : 'ps7_post_config' command is executed.
16:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:31 INFO  : Memory regions updated for context APU
16:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:31 INFO  : 'con' command is executed.
16:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:56:05 INFO  : Disconnected from the channel tcfchan#54.
17:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:00:56 INFO  : 'jtag frequency' command is executed.
17:00:56 INFO  : Context for 'APU' is selected.
17:00:56 INFO  : System reset is completed.
17:00:59 INFO  : 'after 3000' command is executed.
17:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:01:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:01:01 INFO  : Context for 'APU' is selected.
17:01:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:01 INFO  : Context for 'APU' is selected.
17:01:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:01:02 INFO  : 'ps7_init' command is executed.
17:01:02 INFO  : 'ps7_post_config' command is executed.
17:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:02 INFO  : Memory regions updated for context APU
17:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:02 INFO  : 'con' command is executed.
17:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:01:18 INFO  : Disconnected from the channel tcfchan#55.
17:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:01:19 INFO  : 'jtag frequency' command is executed.
17:01:19 INFO  : Context for 'APU' is selected.
17:01:19 INFO  : System reset is completed.
17:01:22 INFO  : 'after 3000' command is executed.
17:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:01:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:01:23 INFO  : Context for 'APU' is selected.
17:01:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:01:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:23 INFO  : Context for 'APU' is selected.
17:01:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:01:24 INFO  : 'ps7_init' command is executed.
17:01:24 INFO  : 'ps7_post_config' command is executed.
17:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:24 INFO  : Memory regions updated for context APU
17:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:24 INFO  : 'con' command is executed.
17:01:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:01:48 INFO  : Disconnected from the channel tcfchan#56.
17:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:01:49 INFO  : 'jtag frequency' command is executed.
17:01:49 INFO  : Context for 'APU' is selected.
17:01:49 INFO  : System reset is completed.
17:01:52 INFO  : 'after 3000' command is executed.
17:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:01:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:01:54 INFO  : Context for 'APU' is selected.
17:01:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:54 INFO  : Context for 'APU' is selected.
17:01:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:01:54 INFO  : 'ps7_init' command is executed.
17:01:54 INFO  : 'ps7_post_config' command is executed.
17:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:54 INFO  : Memory regions updated for context APU
17:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:54 INFO  : 'con' command is executed.
17:01:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:05:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:06:40 INFO  : Disconnected from the channel tcfchan#57.
17:06:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:07:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:07:24 INFO  : 'jtag frequency' command is executed.
17:07:24 INFO  : Context for 'APU' is selected.
17:07:24 INFO  : System reset is completed.
17:07:27 INFO  : 'after 3000' command is executed.
17:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:07:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:07:29 INFO  : Context for 'APU' is selected.
17:07:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:29 INFO  : Context for 'APU' is selected.
17:07:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:07:30 INFO  : 'ps7_init' command is executed.
17:07:30 INFO  : 'ps7_post_config' command is executed.
17:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:30 INFO  : Memory regions updated for context APU
17:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:31 INFO  : 'con' command is executed.
17:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:16:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:18:13 INFO  : Disconnected from the channel tcfchan#60.
17:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:18:14 INFO  : 'jtag frequency' command is executed.
17:18:14 INFO  : Context for 'APU' is selected.
17:18:14 INFO  : System reset is completed.
17:18:17 INFO  : 'after 3000' command is executed.
17:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:18:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:18:19 INFO  : Context for 'APU' is selected.
17:18:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:18:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:19 INFO  : Context for 'APU' is selected.
17:18:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:18:19 INFO  : 'ps7_init' command is executed.
17:18:19 INFO  : 'ps7_post_config' command is executed.
17:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:20 INFO  : Memory regions updated for context APU
17:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:20 INFO  : 'con' command is executed.
17:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:18:36 INFO  : Disconnected from the channel tcfchan#62.
17:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:18:36 INFO  : 'jtag frequency' command is executed.
17:18:36 INFO  : Context for 'APU' is selected.
17:18:36 INFO  : System reset is completed.
17:18:39 INFO  : 'after 3000' command is executed.
17:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:18:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:18:40 INFO  : Context for 'APU' is selected.
17:18:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:18:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:40 INFO  : Context for 'APU' is selected.
17:18:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:18:41 INFO  : 'ps7_init' command is executed.
17:18:41 INFO  : 'ps7_post_config' command is executed.
17:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:41 INFO  : Memory regions updated for context APU
17:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:41 INFO  : 'con' command is executed.
17:18:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:48:53 INFO  : Hardware specification for platform project 'env1_cora' is updated.
17:49:15 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
17:49:40 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:49:40 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:49:40 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
17:49:40 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:49:47 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
17:49:55 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
17:49:57 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:49:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:49:57 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
17:49:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:50:01 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
17:50:08 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
17:50:10 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:50:10 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:50:10 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
17:50:10 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:50:15 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
17:50:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:50:23 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:50:23 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:50:23 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
17:50:23 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:50:28 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
17:50:52 INFO  : Disconnected from the channel tcfchan#63.
17:50:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:51:02 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:51:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:51:30 INFO  : 'jtag frequency' command is executed.
17:51:30 INFO  : Context for 'APU' is selected.
17:51:30 INFO  : System reset is completed.
17:51:33 INFO  : 'after 3000' command is executed.
17:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:51:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:51:34 INFO  : Context for 'APU' is selected.
17:51:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:34 INFO  : Context for 'APU' is selected.
17:51:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:51:35 INFO  : 'ps7_init' command is executed.
17:51:35 INFO  : 'ps7_post_config' command is executed.
17:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:35 INFO  : Memory regions updated for context APU
17:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:36 INFO  : 'con' command is executed.
17:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:51:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:26:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:28:00 INFO  : Disconnected from the channel tcfchan#69.
18:28:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:28:01 INFO  : 'jtag frequency' command is executed.
18:28:01 INFO  : Context for 'APU' is selected.
18:28:01 INFO  : System reset is completed.
18:28:04 INFO  : 'after 3000' command is executed.
18:28:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:28:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:28:05 INFO  : Context for 'APU' is selected.
18:28:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:28:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:05 INFO  : Context for 'APU' is selected.
18:28:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:28:05 INFO  : 'ps7_init' command is executed.
18:28:05 INFO  : 'ps7_post_config' command is executed.
18:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:06 INFO  : Memory regions updated for context APU
18:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:06 INFO  : 'con' command is executed.
18:28:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:06:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:07:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:08:17 INFO  : Disconnected from the channel tcfchan#70.
10:08:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:08:17 INFO  : 'jtag frequency' command is executed.
10:08:17 INFO  : Context for 'APU' is selected.
10:08:17 INFO  : System reset is completed.
10:08:20 INFO  : 'after 3000' command is executed.
10:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:08:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:08:21 INFO  : Context for 'APU' is selected.
10:08:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:21 INFO  : Context for 'APU' is selected.
10:08:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:08:22 INFO  : 'ps7_init' command is executed.
10:08:22 INFO  : 'ps7_post_config' command is executed.
10:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:22 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:22 INFO  : Memory regions updated for context APU
10:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:22 INFO  : 'con' command is executed.
10:08:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:16:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:16:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:17:12 INFO  : Disconnected from the channel tcfchan#73.
10:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:12 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:17:12 INFO  : 'jtag frequency' command is executed.
10:17:12 INFO  : Context for 'APU' is selected.
10:17:12 INFO  : System reset is completed.
10:17:15 INFO  : 'after 3000' command is executed.
10:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:17:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:17:16 INFO  : Context for 'APU' is selected.
10:17:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:16 INFO  : Context for 'APU' is selected.
10:17:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:17:17 INFO  : 'ps7_init' command is executed.
10:17:17 INFO  : 'ps7_post_config' command is executed.
10:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:17 INFO  : Memory regions updated for context APU
10:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:17 INFO  : 'con' command is executed.
10:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:17:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:41:54 INFO  : Disconnected from the channel tcfchan#76.
10:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:41:54 INFO  : 'jtag frequency' command is executed.
10:41:54 INFO  : Context for 'APU' is selected.
10:41:54 INFO  : System reset is completed.
10:41:57 INFO  : 'after 3000' command is executed.
10:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:42:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:42:00 INFO  : Context for 'APU' is selected.
10:42:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:42:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:00 INFO  : Context for 'APU' is selected.
10:42:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:42:01 INFO  : 'ps7_init' command is executed.
10:42:01 INFO  : 'ps7_post_config' command is executed.
10:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:01 INFO  : Memory regions updated for context APU
10:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:01 INFO  : 'con' command is executed.
10:42:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:42:25 INFO  : Disconnected from the channel tcfchan#77.
10:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:42:26 INFO  : 'jtag frequency' command is executed.
10:42:26 INFO  : Context for 'APU' is selected.
10:42:26 INFO  : System reset is completed.
10:42:29 INFO  : 'after 3000' command is executed.
10:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:42:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:42:30 INFO  : Context for 'APU' is selected.
10:42:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:42:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:30 INFO  : Context for 'APU' is selected.
10:42:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:42:30 INFO  : 'ps7_init' command is executed.
10:42:30 INFO  : 'ps7_post_config' command is executed.
10:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:31 INFO  : Memory regions updated for context APU
10:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:31 INFO  : 'con' command is executed.
10:42:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:34:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:37:06 INFO  : Disconnected from the channel tcfchan#78.
11:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:37:10 INFO  : 'jtag frequency' command is executed.
11:37:10 INFO  : Context for 'APU' is selected.
11:37:10 INFO  : System reset is completed.
11:37:13 INFO  : 'after 3000' command is executed.
11:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:37:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:37:15 INFO  : Context for 'APU' is selected.
11:37:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:15 INFO  : Context for 'APU' is selected.
11:37:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:37:15 INFO  : 'ps7_init' command is executed.
11:37:15 INFO  : 'ps7_post_config' command is executed.
11:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:16 INFO  : Memory regions updated for context APU
11:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:16 INFO  : 'con' command is executed.
11:37:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:44:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:44:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:44:44 INFO  : Disconnected from the channel tcfchan#80.
11:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:44:44 INFO  : 'jtag frequency' command is executed.
11:44:44 INFO  : Context for 'APU' is selected.
11:44:44 INFO  : System reset is completed.
11:44:47 INFO  : 'after 3000' command is executed.
11:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:44:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:44:48 INFO  : Context for 'APU' is selected.
11:44:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:48 INFO  : Context for 'APU' is selected.
11:44:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:44:49 INFO  : 'ps7_init' command is executed.
11:44:49 INFO  : 'ps7_post_config' command is executed.
11:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:50 INFO  : Memory regions updated for context APU
11:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:50 INFO  : 'con' command is executed.
11:44:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:44:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:47:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:47:43 INFO  : Disconnected from the channel tcfchan#82.
11:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:47:44 INFO  : 'jtag frequency' command is executed.
11:47:44 INFO  : Context for 'APU' is selected.
11:47:44 INFO  : System reset is completed.
11:47:47 INFO  : 'after 3000' command is executed.
11:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:47:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:47:48 INFO  : Context for 'APU' is selected.
11:47:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:47:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:48 INFO  : Context for 'APU' is selected.
11:47:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:47:49 INFO  : 'ps7_init' command is executed.
11:47:49 INFO  : 'ps7_post_config' command is executed.
11:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:49 INFO  : Memory regions updated for context APU
11:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:49 INFO  : 'con' command is executed.
11:47:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:47:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:53:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:53:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:53:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:53:28 INFO  : Disconnected from the channel tcfchan#84.
11:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:53:28 INFO  : 'jtag frequency' command is executed.
11:53:29 INFO  : Context for 'APU' is selected.
11:53:29 INFO  : System reset is completed.
11:53:32 INFO  : 'after 3000' command is executed.
11:53:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:53:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:53:33 INFO  : Context for 'APU' is selected.
11:53:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:53:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:33 INFO  : Context for 'APU' is selected.
11:53:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:53:33 INFO  : 'ps7_init' command is executed.
11:53:33 INFO  : 'ps7_post_config' command is executed.
11:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:34 INFO  : Memory regions updated for context APU
11:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:34 INFO  : 'con' command is executed.
11:53:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:06:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:07:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:07:44 INFO  : Disconnected from the channel tcfchan#86.
12:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:07:45 INFO  : 'jtag frequency' command is executed.
12:07:45 INFO  : Context for 'APU' is selected.
12:07:45 INFO  : System reset is completed.
12:07:48 INFO  : 'after 3000' command is executed.
12:07:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:07:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:07:49 INFO  : Context for 'APU' is selected.
12:07:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:07:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:49 INFO  : Context for 'APU' is selected.
12:07:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:07:49 INFO  : 'ps7_init' command is executed.
12:07:49 INFO  : 'ps7_post_config' command is executed.
12:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:50 INFO  : Memory regions updated for context APU
12:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:50 INFO  : 'con' command is executed.
12:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:08:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:08:38 INFO  : Disconnected from the channel tcfchan#89.
12:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:08:38 INFO  : 'jtag frequency' command is executed.
12:08:38 INFO  : Context for 'APU' is selected.
12:08:38 INFO  : System reset is completed.
12:08:41 INFO  : 'after 3000' command is executed.
12:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:08:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:08:42 INFO  : Context for 'APU' is selected.
12:08:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:42 INFO  : Context for 'APU' is selected.
12:08:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:08:43 INFO  : 'ps7_init' command is executed.
12:08:43 INFO  : 'ps7_post_config' command is executed.
12:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:43 INFO  : Memory regions updated for context APU
12:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:43 INFO  : 'con' command is executed.
12:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:08:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:20:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:21:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:21:15 INFO  : Disconnected from the channel tcfchan#91.
12:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:21:15 INFO  : 'jtag frequency' command is executed.
12:21:15 INFO  : Context for 'APU' is selected.
12:21:15 INFO  : System reset is completed.
12:21:18 INFO  : 'after 3000' command is executed.
12:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:21:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:21:19 INFO  : Context for 'APU' is selected.
12:21:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:19 INFO  : Context for 'APU' is selected.
12:21:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:21:20 INFO  : 'ps7_init' command is executed.
12:21:20 INFO  : 'ps7_post_config' command is executed.
12:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:20 INFO  : Memory regions updated for context APU
12:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:20 INFO  : 'con' command is executed.
12:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:21:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:22:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:22:58 INFO  : Disconnected from the channel tcfchan#93.
12:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:22:59 INFO  : 'jtag frequency' command is executed.
12:22:59 INFO  : Context for 'APU' is selected.
12:22:59 INFO  : System reset is completed.
12:23:02 INFO  : 'after 3000' command is executed.
12:23:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:23:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:23:03 INFO  : Context for 'APU' is selected.
12:23:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:23:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:03 INFO  : Context for 'APU' is selected.
12:23:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:23:04 INFO  : 'ps7_init' command is executed.
12:23:04 INFO  : 'ps7_post_config' command is executed.
12:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:04 INFO  : Memory regions updated for context APU
12:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:04 INFO  : 'con' command is executed.
12:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:25:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:25:08 INFO  : Disconnected from the channel tcfchan#95.
12:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:25:09 INFO  : 'jtag frequency' command is executed.
12:25:09 INFO  : Context for 'APU' is selected.
12:25:09 INFO  : System reset is completed.
12:25:12 INFO  : 'after 3000' command is executed.
12:25:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:25:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:25:13 INFO  : Context for 'APU' is selected.
12:25:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:25:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:13 INFO  : Context for 'APU' is selected.
12:25:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:25:14 INFO  : 'ps7_init' command is executed.
12:25:14 INFO  : 'ps7_post_config' command is executed.
12:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:14 INFO  : Memory regions updated for context APU
12:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:14 INFO  : 'con' command is executed.
12:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:25:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:28:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:29:05 INFO  : Disconnected from the channel tcfchan#96.
12:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:29:05 INFO  : 'jtag frequency' command is executed.
12:29:05 INFO  : Context for 'APU' is selected.
12:29:05 INFO  : System reset is completed.
12:29:08 INFO  : 'after 3000' command is executed.
12:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:29:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:29:10 INFO  : Context for 'APU' is selected.
12:29:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:10 INFO  : Context for 'APU' is selected.
12:29:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:29:10 INFO  : 'ps7_init' command is executed.
12:29:11 INFO  : 'ps7_post_config' command is executed.
12:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:11 INFO  : Memory regions updated for context APU
12:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:11 INFO  : 'con' command is executed.
12:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:31:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:31:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:32:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:32:23 INFO  : Disconnected from the channel tcfchan#98.
12:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:32:23 INFO  : 'jtag frequency' command is executed.
12:32:23 INFO  : Context for 'APU' is selected.
12:32:23 INFO  : System reset is completed.
12:32:26 INFO  : 'after 3000' command is executed.
12:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:32:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:32:27 INFO  : Context for 'APU' is selected.
12:32:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:32:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:28 INFO  : Context for 'APU' is selected.
12:32:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:32:28 INFO  : 'ps7_init' command is executed.
12:32:28 INFO  : 'ps7_post_config' command is executed.
12:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:28 INFO  : Memory regions updated for context APU
12:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:28 INFO  : 'con' command is executed.
12:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:33:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:33:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:33:39 INFO  : Disconnected from the channel tcfchan#101.
12:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:33:39 INFO  : 'jtag frequency' command is executed.
12:33:39 INFO  : Context for 'APU' is selected.
12:33:39 INFO  : System reset is completed.
12:33:42 INFO  : 'after 3000' command is executed.
12:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:33:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:33:43 INFO  : Context for 'APU' is selected.
12:33:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:43 INFO  : Context for 'APU' is selected.
12:33:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:33:44 INFO  : 'ps7_init' command is executed.
12:33:44 INFO  : 'ps7_post_config' command is executed.
12:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:44 INFO  : Memory regions updated for context APU
12:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:44 INFO  : 'con' command is executed.
12:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:34:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:34:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:34:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:35:23 INFO  : Disconnected from the channel tcfchan#103.
12:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:35:23 INFO  : 'jtag frequency' command is executed.
12:35:23 INFO  : Context for 'APU' is selected.
12:35:23 INFO  : System reset is completed.
12:35:26 INFO  : 'after 3000' command is executed.
12:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:35:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:35:27 INFO  : Context for 'APU' is selected.
12:35:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:35:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:27 INFO  : Context for 'APU' is selected.
12:35:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:35:28 INFO  : 'ps7_init' command is executed.
12:35:28 INFO  : 'ps7_post_config' command is executed.
12:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:28 INFO  : Memory regions updated for context APU
12:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:28 INFO  : 'con' command is executed.
12:35:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:35:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:37:44 INFO  : Disconnected from the channel tcfchan#105.
12:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:37:44 INFO  : 'jtag frequency' command is executed.
12:37:44 INFO  : Context for 'APU' is selected.
12:37:44 INFO  : System reset is completed.
12:37:47 INFO  : 'after 3000' command is executed.
12:37:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:37:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:37:48 INFO  : Context for 'APU' is selected.
12:37:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:37:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:48 INFO  : Context for 'APU' is selected.
12:37:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:37:49 INFO  : 'ps7_init' command is executed.
12:37:49 INFO  : 'ps7_post_config' command is executed.
12:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:49 INFO  : Memory regions updated for context APU
12:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:49 INFO  : 'con' command is executed.
12:37:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:37:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:38:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:38:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:39:02 INFO  : Disconnected from the channel tcfchan#106.
12:39:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:39:02 INFO  : 'jtag frequency' command is executed.
12:39:02 INFO  : Context for 'APU' is selected.
12:39:02 INFO  : System reset is completed.
12:39:05 INFO  : 'after 3000' command is executed.
12:39:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:39:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:39:07 INFO  : Context for 'APU' is selected.
12:39:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:07 INFO  : Context for 'APU' is selected.
12:39:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:39:07 INFO  : 'ps7_init' command is executed.
12:39:07 INFO  : 'ps7_post_config' command is executed.
12:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:07 INFO  : Memory regions updated for context APU
12:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:07 INFO  : 'con' command is executed.
12:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:39:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:40:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:40:29 INFO  : Disconnected from the channel tcfchan#108.
12:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:40:29 INFO  : 'jtag frequency' command is executed.
12:40:29 INFO  : Context for 'APU' is selected.
12:40:29 INFO  : System reset is completed.
12:40:32 INFO  : 'after 3000' command is executed.
12:40:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:40:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:40:34 INFO  : Context for 'APU' is selected.
12:40:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:34 INFO  : Context for 'APU' is selected.
12:40:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:40:34 INFO  : 'ps7_init' command is executed.
12:40:34 INFO  : 'ps7_post_config' command is executed.
12:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:34 INFO  : Memory regions updated for context APU
12:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:34 INFO  : 'con' command is executed.
12:40:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:41:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:41:26 INFO  : Disconnected from the channel tcfchan#109.
12:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:41:27 INFO  : 'jtag frequency' command is executed.
12:41:27 INFO  : Context for 'APU' is selected.
12:41:27 INFO  : System reset is completed.
12:41:30 INFO  : 'after 3000' command is executed.
12:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:41:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:41:31 INFO  : Context for 'APU' is selected.
12:41:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:41:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:31 INFO  : Context for 'APU' is selected.
12:41:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:41:31 INFO  : 'ps7_init' command is executed.
12:41:31 INFO  : 'ps7_post_config' command is executed.
12:41:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:32 INFO  : Memory regions updated for context APU
12:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:32 INFO  : 'con' command is executed.
12:41:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:48:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:48:20 INFO  : Disconnected from the channel tcfchan#110.
12:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:48:21 INFO  : 'jtag frequency' command is executed.
12:48:21 INFO  : Context for 'APU' is selected.
12:48:21 INFO  : System reset is completed.
12:48:24 INFO  : 'after 3000' command is executed.
12:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:48:25 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:48:25 INFO  : Context for 'APU' is selected.
12:48:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:48:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:25 INFO  : Context for 'APU' is selected.
12:48:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:48:25 INFO  : 'ps7_init' command is executed.
12:48:25 INFO  : 'ps7_post_config' command is executed.
12:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:26 INFO  : Memory regions updated for context APU
12:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:26 INFO  : 'con' command is executed.
12:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:51:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:51:30 INFO  : Disconnected from the channel tcfchan#112.
12:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:51:30 INFO  : 'jtag frequency' command is executed.
12:51:30 INFO  : Context for 'APU' is selected.
12:51:30 INFO  : System reset is completed.
12:51:34 INFO  : 'after 3000' command is executed.
12:51:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:51:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:51:35 INFO  : Context for 'APU' is selected.
12:51:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:51:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:35 INFO  : Context for 'APU' is selected.
12:51:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:51:35 INFO  : 'ps7_init' command is executed.
12:51:35 INFO  : 'ps7_post_config' command is executed.
12:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:35 INFO  : Memory regions updated for context APU
12:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:36 INFO  : 'con' command is executed.
12:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:51:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:13:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:13:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:13:48 INFO  : Disconnected from the channel tcfchan#114.
13:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:13:48 INFO  : 'jtag frequency' command is executed.
13:13:48 INFO  : Context for 'APU' is selected.
13:13:48 INFO  : System reset is completed.
13:13:51 INFO  : 'after 3000' command is executed.
13:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:13:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:13:53 INFO  : Context for 'APU' is selected.
13:13:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:53 INFO  : Context for 'APU' is selected.
13:13:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:13:54 INFO  : 'ps7_init' command is executed.
13:13:54 INFO  : 'ps7_post_config' command is executed.
13:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:54 INFO  : Memory regions updated for context APU
13:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:54 INFO  : 'con' command is executed.
13:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:13:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:02:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:02:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:03:55 INFO  : Disconnected from the channel tcfchan#116.
16:04:51 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
16:04:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:04:51 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
16:04:54 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
16:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:04:54 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
16:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:05:49 INFO  : 'jtag frequency' command is executed.
16:05:49 INFO  : Context for 'APU' is selected.
16:05:50 INFO  : System reset is completed.
16:05:53 INFO  : 'after 3000' command is executed.
16:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:05:54 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:05:54 INFO  : Context for 'APU' is selected.
16:05:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:05:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:54 INFO  : Context for 'APU' is selected.
16:05:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:05:55 INFO  : 'ps7_init' command is executed.
16:05:55 INFO  : 'ps7_post_config' command is executed.
16:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:55 INFO  : Memory regions updated for context APU
16:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:55 INFO  : 'con' command is executed.
16:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:08:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:08:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:09:09 INFO  : Disconnected from the channel tcfchan#118.
16:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:09:10 INFO  : 'jtag frequency' command is executed.
16:09:10 INFO  : Context for 'APU' is selected.
16:09:10 INFO  : System reset is completed.
16:09:13 INFO  : 'after 3000' command is executed.
16:09:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:09:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:09:14 INFO  : Context for 'APU' is selected.
16:09:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:09:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:14 INFO  : Context for 'APU' is selected.
16:09:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:09:14 INFO  : 'ps7_init' command is executed.
16:09:14 INFO  : 'ps7_post_config' command is executed.
16:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:15 INFO  : Memory regions updated for context APU
16:09:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:15 INFO  : 'con' command is executed.
16:09:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:09:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:10:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:10:11 INFO  : Disconnected from the channel tcfchan#120.
16:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:10:11 INFO  : 'jtag frequency' command is executed.
16:10:11 INFO  : Context for 'APU' is selected.
16:10:11 INFO  : System reset is completed.
16:10:14 INFO  : 'after 3000' command is executed.
16:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:10:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:10:15 INFO  : Context for 'APU' is selected.
16:10:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:15 INFO  : Context for 'APU' is selected.
16:10:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:10:16 INFO  : 'ps7_init' command is executed.
16:10:16 INFO  : 'ps7_post_config' command is executed.
16:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:16 INFO  : Memory regions updated for context APU
16:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:16 INFO  : 'con' command is executed.
16:10:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:11:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:12:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:13:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:13:17 INFO  : Disconnected from the channel tcfchan#121.
16:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:13:17 INFO  : 'jtag frequency' command is executed.
16:13:17 INFO  : Context for 'APU' is selected.
16:13:18 INFO  : System reset is completed.
16:13:21 INFO  : 'after 3000' command is executed.
16:13:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:13:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:13:22 INFO  : Context for 'APU' is selected.
16:13:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:22 INFO  : Context for 'APU' is selected.
16:13:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:13:22 INFO  : 'ps7_init' command is executed.
16:13:22 INFO  : 'ps7_post_config' command is executed.
16:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:22 INFO  : Memory regions updated for context APU
16:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:22 INFO  : 'con' command is executed.
16:13:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:17:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:17:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:18:17 INFO  : Disconnected from the channel tcfchan#125.
16:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:18:17 INFO  : 'jtag frequency' command is executed.
16:18:17 INFO  : Context for 'APU' is selected.
16:18:17 INFO  : System reset is completed.
16:18:20 INFO  : 'after 3000' command is executed.
16:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:18:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:18:21 INFO  : Context for 'APU' is selected.
16:18:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:18:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:21 INFO  : Context for 'APU' is selected.
16:18:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:18:22 INFO  : 'ps7_init' command is executed.
16:18:22 INFO  : 'ps7_post_config' command is executed.
16:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:22 INFO  : Memory regions updated for context APU
16:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:22 INFO  : 'con' command is executed.
16:18:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:19:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:20:21 INFO  : Disconnected from the channel tcfchan#128.
16:20:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:20:21 INFO  : 'jtag frequency' command is executed.
16:20:21 INFO  : Context for 'APU' is selected.
16:20:21 INFO  : System reset is completed.
16:20:24 INFO  : 'after 3000' command is executed.
16:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:20:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:20:26 INFO  : Context for 'APU' is selected.
16:20:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:20:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:26 INFO  : Context for 'APU' is selected.
16:20:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:20:26 INFO  : 'ps7_init' command is executed.
16:20:26 INFO  : 'ps7_post_config' command is executed.
16:20:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:26 INFO  : Memory regions updated for context APU
16:20:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:26 INFO  : 'con' command is executed.
16:20:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:23:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:23:21 INFO  : Disconnected from the channel tcfchan#130.
16:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:23:22 INFO  : 'jtag frequency' command is executed.
16:23:22 INFO  : Context for 'APU' is selected.
16:23:22 INFO  : System reset is completed.
16:23:25 INFO  : 'after 3000' command is executed.
16:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:23:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:23:27 INFO  : Context for 'APU' is selected.
16:23:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:23:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:27 INFO  : Context for 'APU' is selected.
16:23:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:23:27 INFO  : 'ps7_init' command is executed.
16:23:27 INFO  : 'ps7_post_config' command is executed.
16:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:27 INFO  : Memory regions updated for context APU
16:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:27 INFO  : 'con' command is executed.
16:23:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:23:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:39:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:40:44 INFO  : Disconnected from the channel tcfchan#132.
16:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:40:44 INFO  : 'jtag frequency' command is executed.
16:40:44 INFO  : Context for 'APU' is selected.
16:40:44 INFO  : System reset is completed.
16:40:47 INFO  : 'after 3000' command is executed.
16:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:40:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:40:49 INFO  : Context for 'APU' is selected.
16:40:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:40:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:49 INFO  : Context for 'APU' is selected.
16:40:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:40:49 INFO  : 'ps7_init' command is executed.
16:40:49 INFO  : 'ps7_post_config' command is executed.
16:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:50 INFO  : Memory regions updated for context APU
16:40:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:50 INFO  : 'con' command is executed.
16:40:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:44:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:44:43 INFO  : Disconnected from the channel tcfchan#134.
16:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:44:43 INFO  : 'jtag frequency' command is executed.
16:44:43 INFO  : Context for 'APU' is selected.
16:44:43 INFO  : System reset is completed.
16:44:46 INFO  : 'after 3000' command is executed.
16:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:44:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:44:48 INFO  : Context for 'APU' is selected.
16:44:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:48 INFO  : Context for 'APU' is selected.
16:44:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:44:49 INFO  : 'ps7_init' command is executed.
16:44:49 INFO  : 'ps7_post_config' command is executed.
16:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:49 INFO  : Memory regions updated for context APU
16:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:49 INFO  : 'con' command is executed.
16:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:47:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:47:50 INFO  : Disconnected from the channel tcfchan#136.
16:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:47:51 INFO  : 'jtag frequency' command is executed.
16:47:51 INFO  : Context for 'APU' is selected.
16:47:51 INFO  : System reset is completed.
16:47:54 INFO  : 'after 3000' command is executed.
16:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:47:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:47:56 INFO  : Context for 'APU' is selected.
16:47:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:56 INFO  : Context for 'APU' is selected.
16:47:56 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:47:57 INFO  : 'ps7_init' command is executed.
16:47:57 INFO  : 'ps7_post_config' command is executed.
16:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:57 INFO  : Memory regions updated for context APU
16:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:57 INFO  : 'con' command is executed.
16:47:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:49:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:50:01 INFO  : Disconnected from the channel tcfchan#138.
16:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:50:02 INFO  : 'jtag frequency' command is executed.
16:50:02 INFO  : Context for 'APU' is selected.
16:50:02 INFO  : System reset is completed.
16:50:05 INFO  : 'after 3000' command is executed.
16:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:50:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:50:06 INFO  : Context for 'APU' is selected.
16:50:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:06 INFO  : Context for 'APU' is selected.
16:50:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:50:06 INFO  : 'ps7_init' command is executed.
16:50:06 INFO  : 'ps7_post_config' command is executed.
16:50:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:07 INFO  : Memory regions updated for context APU
16:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:07 INFO  : 'con' command is executed.
16:50:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:50:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:51:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:52:02 INFO  : Disconnected from the channel tcfchan#140.
16:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:52:03 INFO  : 'jtag frequency' command is executed.
16:52:03 INFO  : Context for 'APU' is selected.
16:52:03 INFO  : System reset is completed.
16:52:06 INFO  : 'after 3000' command is executed.
16:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:52:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:52:08 INFO  : Context for 'APU' is selected.
16:52:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:08 INFO  : Context for 'APU' is selected.
16:52:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:52:08 INFO  : 'ps7_init' command is executed.
16:52:08 INFO  : 'ps7_post_config' command is executed.
16:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:08 INFO  : Memory regions updated for context APU
16:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:08 INFO  : 'con' command is executed.
16:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:52:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:52:11 INFO  : Disconnected from the channel tcfchan#142.
16:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:52:11 INFO  : 'jtag frequency' command is executed.
16:52:11 INFO  : Context for 'APU' is selected.
16:52:11 INFO  : System reset is completed.
16:52:14 INFO  : 'after 3000' command is executed.
16:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:52:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:52:16 INFO  : Context for 'APU' is selected.
16:52:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:52:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:16 INFO  : Context for 'APU' is selected.
16:52:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:52:16 INFO  : 'ps7_init' command is executed.
16:52:16 INFO  : 'ps7_post_config' command is executed.
16:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:16 INFO  : Memory regions updated for context APU
16:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:16 INFO  : 'con' command is executed.
16:52:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:52:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:52:57 INFO  : Disconnected from the channel tcfchan#143.
16:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:52:57 INFO  : 'jtag frequency' command is executed.
16:52:57 INFO  : Context for 'APU' is selected.
16:52:57 INFO  : System reset is completed.
16:53:00 INFO  : 'after 3000' command is executed.
16:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:53:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:53:02 INFO  : Context for 'APU' is selected.
16:53:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:53:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:02 INFO  : Context for 'APU' is selected.
16:53:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:53:02 INFO  : 'ps7_init' command is executed.
16:53:02 INFO  : 'ps7_post_config' command is executed.
16:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:02 INFO  : Memory regions updated for context APU
16:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:02 INFO  : 'con' command is executed.
16:53:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:55:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:56:28 INFO  : Disconnected from the channel tcfchan#144.
16:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:56:28 INFO  : 'jtag frequency' command is executed.
16:56:28 INFO  : Context for 'APU' is selected.
16:56:28 INFO  : System reset is completed.
16:56:31 INFO  : 'after 3000' command is executed.
16:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:56:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:56:36 INFO  : Context for 'APU' is selected.
16:56:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:56:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:36 INFO  : Context for 'APU' is selected.
16:56:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:56:36 INFO  : 'ps7_init' command is executed.
16:56:36 INFO  : 'ps7_post_config' command is executed.
16:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:36 INFO  : Memory regions updated for context APU
16:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:37 INFO  : 'con' command is executed.
16:56:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:05:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:05:27 INFO  : Disconnected from the channel tcfchan#146.
17:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:05:27 INFO  : 'jtag frequency' command is executed.
17:05:27 INFO  : Context for 'APU' is selected.
17:05:27 INFO  : System reset is completed.
17:05:30 INFO  : 'after 3000' command is executed.
17:05:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:05:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:05:31 INFO  : Context for 'APU' is selected.
17:05:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:32 INFO  : Context for 'APU' is selected.
17:05:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:05:32 INFO  : 'ps7_init' command is executed.
17:05:32 INFO  : 'ps7_post_config' command is executed.
17:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:33 INFO  : Memory regions updated for context APU
17:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:33 INFO  : 'con' command is executed.
17:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:09:27 INFO  : Disconnected from the channel tcfchan#148.
17:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:09:28 INFO  : 'jtag frequency' command is executed.
17:09:28 INFO  : Context for 'APU' is selected.
17:09:28 INFO  : System reset is completed.
17:09:31 INFO  : 'after 3000' command is executed.
17:09:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:09:31 INFO  : 'jtag frequency' command is executed.
17:09:31 INFO  : Context for 'APU' is selected.
17:09:31 INFO  : System reset is completed.
17:09:34 INFO  : 'after 3000' command is executed.
17:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:09:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:09:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:09:37 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:09:37 INFO  : Context for 'APU' is selected.
17:09:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:37 INFO  : Context for 'APU' is selected.
17:09:37 INFO  : Context for 'APU' is selected.
17:09:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:09:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:37 INFO  : 'ps7_init' command is executed.
17:09:37 INFO  : Context for 'APU' is selected.
17:09:37 INFO  : 'ps7_post_config' command is executed.
17:09:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:09:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:38 INFO  : 'ps7_init' command is executed.
17:09:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:39 INFO  : 'ps7_post_config' command is executed.
17:09:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:39 INFO  : Memory regions updated for context APU
17:09:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:39 INFO  : 'con' command is executed.
17:09:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:09:39 INFO  : Memory regions updated for context APU
17:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:39 ERROR : Already running
17:09:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:10:13 INFO  : Disconnected from the channel tcfchan#149.
17:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:10:13 INFO  : 'jtag frequency' command is executed.
17:10:13 INFO  : Context for 'APU' is selected.
17:10:13 INFO  : System reset is completed.
17:10:16 INFO  : 'after 3000' command is executed.
17:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:10:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:10:17 INFO  : Context for 'APU' is selected.
17:10:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:17 INFO  : Context for 'APU' is selected.
17:10:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:10:18 INFO  : 'ps7_init' command is executed.
17:10:18 INFO  : 'ps7_post_config' command is executed.
17:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:18 INFO  : Memory regions updated for context APU
17:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:18 INFO  : 'con' command is executed.
17:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:10:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:11:14 INFO  : Disconnected from the channel tcfchan#151.
17:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:11:14 INFO  : 'jtag frequency' command is executed.
17:11:14 INFO  : Context for 'APU' is selected.
17:11:14 INFO  : System reset is completed.
17:11:17 INFO  : 'after 3000' command is executed.
17:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:11:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:11:21 INFO  : Context for 'APU' is selected.
17:11:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:21 INFO  : Context for 'APU' is selected.
17:11:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:11:22 INFO  : 'ps7_init' command is executed.
17:11:22 INFO  : 'ps7_post_config' command is executed.
17:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:22 INFO  : Memory regions updated for context APU
17:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:22 INFO  : 'con' command is executed.
17:11:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:17:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:17:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:20:24 INFO  : Disconnected from the channel tcfchan#153.
17:20:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:20:24 INFO  : 'jtag frequency' command is executed.
17:20:24 INFO  : Context for 'APU' is selected.
17:20:24 INFO  : System reset is completed.
17:20:27 INFO  : 'after 3000' command is executed.
17:20:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:20:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:20:29 INFO  : Context for 'APU' is selected.
17:20:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:20:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:29 INFO  : Context for 'APU' is selected.
17:20:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:20:29 INFO  : 'ps7_init' command is executed.
17:20:29 INFO  : 'ps7_post_config' command is executed.
17:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:30 INFO  : Memory regions updated for context APU
17:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:30 INFO  : 'con' command is executed.
17:20:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:20:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:25:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:25:59 INFO  : Disconnected from the channel tcfchan#155.
17:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:25:59 INFO  : 'jtag frequency' command is executed.
17:25:59 INFO  : Context for 'APU' is selected.
17:25:59 INFO  : System reset is completed.
17:26:02 INFO  : 'after 3000' command is executed.
17:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:26:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:26:04 INFO  : Context for 'APU' is selected.
17:26:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:04 INFO  : Context for 'APU' is selected.
17:26:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:26:04 INFO  : 'ps7_init' command is executed.
17:26:04 INFO  : 'ps7_post_config' command is executed.
17:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:05 INFO  : Memory regions updated for context APU
17:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:05 INFO  : 'con' command is executed.
17:26:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:29:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:29:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:30:07 INFO  : Disconnected from the channel tcfchan#157.
17:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:30:07 INFO  : 'jtag frequency' command is executed.
17:30:07 INFO  : Context for 'APU' is selected.
17:30:07 INFO  : System reset is completed.
17:30:10 INFO  : 'after 3000' command is executed.
17:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:30:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:30:12 INFO  : Context for 'APU' is selected.
17:30:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:13 INFO  : Context for 'APU' is selected.
17:30:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:30:14 INFO  : 'ps7_init' command is executed.
17:30:14 INFO  : 'ps7_post_config' command is executed.
17:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:14 INFO  : Memory regions updated for context APU
17:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:14 INFO  : 'con' command is executed.
17:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:32:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:32:27 INFO  : Disconnected from the channel tcfchan#159.
17:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:32:28 INFO  : 'jtag frequency' command is executed.
17:32:28 INFO  : Context for 'APU' is selected.
17:32:28 INFO  : System reset is completed.
17:32:31 INFO  : 'after 3000' command is executed.
17:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:32:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:32:32 INFO  : Context for 'APU' is selected.
17:32:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:32:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:32 INFO  : Context for 'APU' is selected.
17:32:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:32:33 INFO  : 'ps7_init' command is executed.
17:32:33 INFO  : 'ps7_post_config' command is executed.
17:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:33 INFO  : Memory regions updated for context APU
17:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:33 INFO  : 'con' command is executed.
17:32:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:34:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:34:33 INFO  : Disconnected from the channel tcfchan#161.
17:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:34:33 INFO  : 'jtag frequency' command is executed.
17:34:33 INFO  : Context for 'APU' is selected.
17:34:33 INFO  : System reset is completed.
17:34:36 INFO  : 'after 3000' command is executed.
17:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:34:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:34:38 INFO  : Context for 'APU' is selected.
17:34:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:38 INFO  : Context for 'APU' is selected.
17:34:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:34:39 INFO  : 'ps7_init' command is executed.
17:34:39 INFO  : 'ps7_post_config' command is executed.
17:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:39 INFO  : Memory regions updated for context APU
17:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:39 INFO  : 'con' command is executed.
17:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:45:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:47:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:47:57 INFO  : Disconnected from the channel tcfchan#163.
17:47:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:47:57 INFO  : 'jtag frequency' command is executed.
17:47:57 INFO  : Context for 'APU' is selected.
17:47:57 INFO  : System reset is completed.
17:48:00 INFO  : 'after 3000' command is executed.
17:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:48:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:48:02 INFO  : Context for 'APU' is selected.
17:48:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:02 INFO  : Context for 'APU' is selected.
17:48:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:48:02 INFO  : 'ps7_init' command is executed.
17:48:02 INFO  : 'ps7_post_config' command is executed.
17:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:03 INFO  : Memory regions updated for context APU
17:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:03 INFO  : 'con' command is executed.
17:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:52:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:54:43 INFO  : Disconnected from the channel tcfchan#166.
17:54:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:54:43 INFO  : 'jtag frequency' command is executed.
17:54:43 INFO  : Context for 'APU' is selected.
17:54:44 INFO  : System reset is completed.
17:54:47 INFO  : 'after 3000' command is executed.
17:54:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:54:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:54:48 INFO  : Context for 'APU' is selected.
17:54:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:48 INFO  : Context for 'APU' is selected.
17:54:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:54:49 INFO  : 'ps7_init' command is executed.
17:54:49 INFO  : 'ps7_post_config' command is executed.
17:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:50 INFO  : Memory regions updated for context APU
17:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:50 INFO  : 'con' command is executed.
17:54:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:59:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:01:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:01:23 INFO  : Disconnected from the channel tcfchan#168.
18:01:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:01:23 INFO  : 'jtag frequency' command is executed.
18:01:23 INFO  : Context for 'APU' is selected.
18:01:23 INFO  : System reset is completed.
18:01:26 INFO  : 'after 3000' command is executed.
18:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:01:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:01:28 INFO  : Context for 'APU' is selected.
18:01:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:01:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:28 INFO  : Context for 'APU' is selected.
18:01:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:01:29 INFO  : 'ps7_init' command is executed.
18:01:29 INFO  : 'ps7_post_config' command is executed.
18:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:29 INFO  : Memory regions updated for context APU
18:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:29 INFO  : 'con' command is executed.
18:01:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:02:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:02:32 INFO  : Disconnected from the channel tcfchan#171.
18:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:02:33 INFO  : 'jtag frequency' command is executed.
18:02:33 INFO  : Context for 'APU' is selected.
18:02:33 INFO  : System reset is completed.
18:02:36 INFO  : 'after 3000' command is executed.
18:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:02:37 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:02:39 INFO  : Context for 'APU' is selected.
18:02:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:02:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:39 INFO  : Context for 'APU' is selected.
18:02:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:02:39 INFO  : 'ps7_init' command is executed.
18:02:39 INFO  : 'ps7_post_config' command is executed.
18:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:40 INFO  : Memory regions updated for context APU
18:02:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:40 INFO  : 'con' command is executed.
18:02:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:02:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:03:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:03:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:03:24 INFO  : Disconnected from the channel tcfchan#173.
18:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:03:25 INFO  : 'jtag frequency' command is executed.
18:03:25 INFO  : Context for 'APU' is selected.
18:03:25 INFO  : System reset is completed.
18:03:28 INFO  : 'after 3000' command is executed.
18:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:03:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:03:29 INFO  : Context for 'APU' is selected.
18:03:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:03:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:30 INFO  : Context for 'APU' is selected.
18:03:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:03:30 INFO  : 'ps7_init' command is executed.
18:03:30 INFO  : 'ps7_post_config' command is executed.
18:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:31 INFO  : Memory regions updated for context APU
18:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:31 INFO  : 'con' command is executed.
18:03:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:03:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:05:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:06:05 INFO  : Disconnected from the channel tcfchan#175.
18:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:06:06 INFO  : 'jtag frequency' command is executed.
18:06:06 INFO  : Context for 'APU' is selected.
18:06:06 INFO  : System reset is completed.
18:06:09 INFO  : 'after 3000' command is executed.
18:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:06:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:06:10 INFO  : Context for 'APU' is selected.
18:06:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:06:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:11 INFO  : Context for 'APU' is selected.
18:06:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:06:12 INFO  : 'ps7_init' command is executed.
18:06:12 INFO  : 'ps7_post_config' command is executed.
18:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:12 INFO  : Memory regions updated for context APU
18:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:12 INFO  : 'con' command is executed.
18:06:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:07:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:07:55 INFO  : Disconnected from the channel tcfchan#177.
18:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:07:55 INFO  : 'jtag frequency' command is executed.
18:07:55 INFO  : Context for 'APU' is selected.
18:07:55 INFO  : System reset is completed.
18:07:58 INFO  : 'after 3000' command is executed.
18:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:08:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:08:00 INFO  : Context for 'APU' is selected.
18:08:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:08:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:00 INFO  : Context for 'APU' is selected.
18:08:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:08:00 INFO  : 'ps7_init' command is executed.
18:08:00 INFO  : 'ps7_post_config' command is executed.
18:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:01 INFO  : Memory regions updated for context APU
18:08:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:01 INFO  : 'con' command is executed.
18:08:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:08:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:08:57 INFO  : Disconnected from the channel tcfchan#179.
18:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:08:57 INFO  : 'jtag frequency' command is executed.
18:08:57 INFO  : Context for 'APU' is selected.
18:08:57 INFO  : System reset is completed.
18:09:01 INFO  : 'after 3000' command is executed.
18:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:09:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:09:02 INFO  : Context for 'APU' is selected.
18:09:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:09:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:02 INFO  : Context for 'APU' is selected.
18:09:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:09:02 INFO  : 'ps7_init' command is executed.
18:09:02 INFO  : 'ps7_post_config' command is executed.
18:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:02 INFO  : Memory regions updated for context APU
18:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:03 INFO  : 'con' command is executed.
18:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:10:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:10:42 INFO  : Disconnected from the channel tcfchan#181.
18:10:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:10:42 INFO  : 'jtag frequency' command is executed.
18:10:42 INFO  : Context for 'APU' is selected.
18:10:42 INFO  : System reset is completed.
18:10:45 INFO  : 'after 3000' command is executed.
18:10:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:10:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:10:46 INFO  : Context for 'APU' is selected.
18:10:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:10:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:46 INFO  : Context for 'APU' is selected.
18:10:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:10:47 INFO  : 'ps7_init' command is executed.
18:10:47 INFO  : 'ps7_post_config' command is executed.
18:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:47 INFO  : Memory regions updated for context APU
18:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:47 INFO  : 'con' command is executed.
18:10:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:11:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:11:52 INFO  : Disconnected from the channel tcfchan#183.
18:11:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:11:52 INFO  : 'jtag frequency' command is executed.
18:11:52 INFO  : Context for 'APU' is selected.
18:11:52 INFO  : System reset is completed.
18:11:55 INFO  : 'after 3000' command is executed.
18:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:11:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:11:57 INFO  : Context for 'APU' is selected.
18:11:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:57 INFO  : Context for 'APU' is selected.
18:11:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:11:57 INFO  : 'ps7_init' command is executed.
18:11:57 INFO  : 'ps7_post_config' command is executed.
18:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:57 INFO  : Memory regions updated for context APU
18:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:57 INFO  : 'con' command is executed.
18:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:14:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:14:48 INFO  : Disconnected from the channel tcfchan#185.
18:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:14:49 INFO  : 'jtag frequency' command is executed.
18:14:49 INFO  : Context for 'APU' is selected.
18:14:49 INFO  : System reset is completed.
18:14:52 INFO  : 'after 3000' command is executed.
18:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:14:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:14:53 INFO  : Context for 'APU' is selected.
18:14:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:14:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:53 INFO  : Context for 'APU' is selected.
18:14:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:14:54 INFO  : 'ps7_init' command is executed.
18:14:54 INFO  : 'ps7_post_config' command is executed.
18:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:54 INFO  : Memory regions updated for context APU
18:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:54 INFO  : 'con' command is executed.
18:14:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:18:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:18:47 INFO  : Disconnected from the channel tcfchan#187.
18:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:18:48 INFO  : 'jtag frequency' command is executed.
18:18:48 INFO  : Context for 'APU' is selected.
18:18:48 INFO  : System reset is completed.
18:18:51 INFO  : 'after 3000' command is executed.
18:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:18:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:18:53 INFO  : Context for 'APU' is selected.
18:18:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:53 INFO  : Context for 'APU' is selected.
18:18:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:18:54 INFO  : 'ps7_init' command is executed.
18:18:54 INFO  : 'ps7_post_config' command is executed.
18:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:54 INFO  : Memory regions updated for context APU
18:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:54 INFO  : 'con' command is executed.
18:18:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:19:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:19:39 INFO  : Disconnected from the channel tcfchan#189.
18:19:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:19:40 INFO  : 'jtag frequency' command is executed.
18:19:40 INFO  : Context for 'APU' is selected.
18:19:40 INFO  : System reset is completed.
18:19:43 INFO  : 'after 3000' command is executed.
18:19:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:19:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:19:44 INFO  : Context for 'APU' is selected.
18:19:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:19:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:44 INFO  : Context for 'APU' is selected.
18:19:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:19:45 INFO  : 'ps7_init' command is executed.
18:19:45 INFO  : 'ps7_post_config' command is executed.
18:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:45 INFO  : Memory regions updated for context APU
18:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:45 INFO  : 'con' command is executed.
18:19:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:20:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:21:01 INFO  : Disconnected from the channel tcfchan#191.
18:21:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:21:02 INFO  : 'jtag frequency' command is executed.
18:21:02 INFO  : Context for 'APU' is selected.
18:21:02 INFO  : System reset is completed.
18:21:05 INFO  : 'after 3000' command is executed.
18:21:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:21:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:21:06 INFO  : Context for 'APU' is selected.
18:21:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:06 INFO  : Context for 'APU' is selected.
18:21:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:21:07 INFO  : 'ps7_init' command is executed.
18:21:07 INFO  : 'ps7_post_config' command is executed.
18:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:07 INFO  : Memory regions updated for context APU
18:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:07 INFO  : 'con' command is executed.
18:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:21:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:22:15 INFO  : Disconnected from the channel tcfchan#193.
18:22:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:22:15 INFO  : 'jtag frequency' command is executed.
18:22:15 INFO  : Context for 'APU' is selected.
18:22:15 INFO  : System reset is completed.
18:22:18 INFO  : 'after 3000' command is executed.
18:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:22:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:22:20 INFO  : Context for 'APU' is selected.
18:22:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:22:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:21 INFO  : Context for 'APU' is selected.
18:22:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:22:21 INFO  : 'ps7_init' command is executed.
18:22:21 INFO  : 'ps7_post_config' command is executed.
18:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:22 INFO  : Memory regions updated for context APU
18:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:22 INFO  : 'con' command is executed.
18:22:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:22:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:23:07 INFO  : Disconnected from the channel tcfchan#195.
18:23:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:23:08 INFO  : 'jtag frequency' command is executed.
18:23:08 INFO  : Context for 'APU' is selected.
18:23:08 INFO  : System reset is completed.
18:23:11 INFO  : 'after 3000' command is executed.
18:23:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:23:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:23:12 INFO  : Context for 'APU' is selected.
18:23:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:12 INFO  : Context for 'APU' is selected.
18:23:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:23:13 INFO  : 'ps7_init' command is executed.
18:23:13 INFO  : 'ps7_post_config' command is executed.
18:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:13 INFO  : Memory regions updated for context APU
18:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:13 INFO  : 'con' command is executed.
18:23:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:23:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:23:36 INFO  : Disconnected from the channel tcfchan#197.
18:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:23:37 INFO  : 'jtag frequency' command is executed.
18:23:37 INFO  : Context for 'APU' is selected.
18:23:37 INFO  : System reset is completed.
18:23:40 INFO  : 'after 3000' command is executed.
18:23:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:23:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:23:41 INFO  : Context for 'APU' is selected.
18:23:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:23:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:41 INFO  : Context for 'APU' is selected.
18:23:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:23:42 INFO  : 'ps7_init' command is executed.
18:23:42 INFO  : 'ps7_post_config' command is executed.
18:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:43 INFO  : Memory regions updated for context APU
18:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:43 INFO  : 'con' command is executed.
18:23:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:24:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:24:21 INFO  : Disconnected from the channel tcfchan#199.
18:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:24:21 INFO  : 'jtag frequency' command is executed.
18:24:21 INFO  : Context for 'APU' is selected.
18:24:22 INFO  : System reset is completed.
18:24:25 INFO  : 'after 3000' command is executed.
18:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:24:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:24:26 INFO  : Context for 'APU' is selected.
18:24:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:26 INFO  : Context for 'APU' is selected.
18:24:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:24:26 INFO  : 'ps7_init' command is executed.
18:24:26 INFO  : 'ps7_post_config' command is executed.
18:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:27 INFO  : Memory regions updated for context APU
18:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:27 INFO  : 'con' command is executed.
18:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:24:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:25:09 INFO  : Disconnected from the channel tcfchan#201.
18:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:25:10 INFO  : 'jtag frequency' command is executed.
18:25:10 INFO  : Context for 'APU' is selected.
18:25:10 INFO  : System reset is completed.
18:25:13 INFO  : 'after 3000' command is executed.
18:25:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:25:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:25:15 INFO  : Context for 'APU' is selected.
18:25:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:25:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:15 INFO  : Context for 'APU' is selected.
18:25:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:25:15 INFO  : 'ps7_init' command is executed.
18:25:15 INFO  : 'ps7_post_config' command is executed.
18:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:16 INFO  : Memory regions updated for context APU
18:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:16 INFO  : 'con' command is executed.
18:25:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:26:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:26:44 INFO  : Disconnected from the channel tcfchan#203.
18:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:26:45 INFO  : 'jtag frequency' command is executed.
18:26:45 INFO  : Context for 'APU' is selected.
18:26:45 INFO  : System reset is completed.
18:26:48 INFO  : 'after 3000' command is executed.
18:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:26:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:26:50 INFO  : Context for 'APU' is selected.
18:26:50 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:50 INFO  : Context for 'APU' is selected.
18:26:50 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:26:50 INFO  : 'ps7_init' command is executed.
18:26:50 INFO  : 'ps7_post_config' command is executed.
18:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:51 INFO  : Memory regions updated for context APU
18:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:51 INFO  : 'con' command is executed.
18:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:51 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:28:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:28:37 INFO  : Disconnected from the channel tcfchan#205.
18:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:28:38 INFO  : 'jtag frequency' command is executed.
18:28:38 INFO  : Context for 'APU' is selected.
18:28:38 INFO  : System reset is completed.
18:28:41 INFO  : 'after 3000' command is executed.
18:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:28:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:28:42 INFO  : Context for 'APU' is selected.
18:28:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:28:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:42 INFO  : Context for 'APU' is selected.
18:28:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:28:42 INFO  : 'ps7_init' command is executed.
18:28:42 INFO  : 'ps7_post_config' command is executed.
18:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:43 INFO  : Memory regions updated for context APU
18:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:43 INFO  : 'con' command is executed.
18:28:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:28:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:29:09 INFO  : Disconnected from the channel tcfchan#207.
18:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:29:09 INFO  : 'jtag frequency' command is executed.
18:29:09 INFO  : Context for 'APU' is selected.
18:29:09 INFO  : System reset is completed.
18:29:12 INFO  : 'after 3000' command is executed.
18:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:29:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:29:14 INFO  : Context for 'APU' is selected.
18:29:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:14 INFO  : Context for 'APU' is selected.
18:29:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:29:14 INFO  : 'ps7_init' command is executed.
18:29:14 INFO  : 'ps7_post_config' command is executed.
18:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:14 INFO  : Memory regions updated for context APU
18:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:14 INFO  : 'con' command is executed.
18:29:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:29:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:30:40 INFO  : Disconnected from the channel tcfchan#209.
18:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:30:41 INFO  : 'jtag frequency' command is executed.
18:30:41 INFO  : Context for 'APU' is selected.
18:30:41 INFO  : System reset is completed.
18:30:44 INFO  : 'after 3000' command is executed.
18:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:30:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:30:45 INFO  : Context for 'APU' is selected.
18:30:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:30:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:46 INFO  : Context for 'APU' is selected.
18:30:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:30:46 INFO  : 'ps7_init' command is executed.
18:30:46 INFO  : 'ps7_post_config' command is executed.
18:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:46 INFO  : Memory regions updated for context APU
18:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:46 INFO  : 'con' command is executed.
18:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:30:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:30:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:31:07 INFO  : Disconnected from the channel tcfchan#210.
18:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:31:07 INFO  : 'jtag frequency' command is executed.
18:31:07 INFO  : Context for 'APU' is selected.
18:31:07 INFO  : System reset is completed.
18:31:10 INFO  : 'after 3000' command is executed.
18:31:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:31:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:31:11 INFO  : Context for 'APU' is selected.
18:31:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:11 INFO  : Context for 'APU' is selected.
18:31:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:31:12 INFO  : 'ps7_init' command is executed.
18:31:12 INFO  : 'ps7_post_config' command is executed.
18:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:12 INFO  : Memory regions updated for context APU
18:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:12 INFO  : 'con' command is executed.
18:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:32:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:33:09 INFO  : Disconnected from the channel tcfchan#212.
18:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:33:09 INFO  : 'jtag frequency' command is executed.
18:33:09 INFO  : Context for 'APU' is selected.
18:33:09 INFO  : System reset is completed.
18:33:12 INFO  : 'after 3000' command is executed.
18:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:33:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:33:14 INFO  : Context for 'APU' is selected.
18:33:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:33:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:14 INFO  : Context for 'APU' is selected.
18:33:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:33:15 INFO  : 'ps7_init' command is executed.
18:33:15 INFO  : 'ps7_post_config' command is executed.
18:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:15 INFO  : Memory regions updated for context APU
18:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:15 INFO  : 'con' command is executed.
18:33:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:36:01 INFO  : Disconnected from the channel tcfchan#214.
18:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:36:01 INFO  : 'jtag frequency' command is executed.
18:36:01 INFO  : Context for 'APU' is selected.
18:36:02 INFO  : System reset is completed.
18:36:05 INFO  : 'after 3000' command is executed.
18:36:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:36:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:36:06 INFO  : Context for 'APU' is selected.
18:36:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:36:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:06 INFO  : Context for 'APU' is selected.
18:36:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:36:06 INFO  : 'ps7_init' command is executed.
18:36:06 INFO  : 'ps7_post_config' command is executed.
18:36:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:07 INFO  : Memory regions updated for context APU
18:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:07 INFO  : 'con' command is executed.
18:36:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:40:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:40:47 INFO  : Disconnected from the channel tcfchan#215.
18:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:40:48 INFO  : 'jtag frequency' command is executed.
18:40:48 INFO  : Context for 'APU' is selected.
18:40:48 INFO  : System reset is completed.
18:40:51 INFO  : 'after 3000' command is executed.
18:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:40:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:40:52 INFO  : Context for 'APU' is selected.
18:40:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:52 INFO  : Context for 'APU' is selected.
18:40:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:40:53 INFO  : 'ps7_init' command is executed.
18:40:53 INFO  : 'ps7_post_config' command is executed.
18:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:53 INFO  : Memory regions updated for context APU
18:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:53 INFO  : 'con' command is executed.
18:40:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:40:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:43:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:47:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:47:40 INFO  : Disconnected from the channel tcfchan#217.
18:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:47:41 INFO  : 'jtag frequency' command is executed.
18:47:41 INFO  : Context for 'APU' is selected.
18:47:41 INFO  : System reset is completed.
18:47:44 INFO  : 'after 3000' command is executed.
18:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:47:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:47:46 INFO  : Context for 'APU' is selected.
18:47:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:46 INFO  : Context for 'APU' is selected.
18:47:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:47:46 INFO  : 'ps7_init' command is executed.
18:47:46 INFO  : 'ps7_post_config' command is executed.
18:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:47 INFO  : Memory regions updated for context APU
18:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:47 INFO  : 'con' command is executed.
18:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:33:16 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
19:33:23 INFO  : XSCT server has started successfully.
19:33:23 INFO  : Successfully done setting XSCT server connection channel  
19:33:23 INFO  : plnx-install-location is set to ''
19:33:23 INFO  : Successfully done setting workspace for the tool. 
19:33:26 INFO  : Registering command handlers for Vitis TCF services
19:33:32 INFO  : Successfully done query RDI_DATADIR 
19:34:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:34:35 INFO  : Hardware specification for platform project 'env1_cora' is updated.
19:34:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:34:55 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:34:55 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:34:55 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
19:34:55 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:35:02 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
19:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:36:02 INFO  : 'jtag frequency' command is executed.
19:36:02 INFO  : Context for 'APU' is selected.
19:36:02 INFO  : System reset is completed.
19:36:05 INFO  : 'after 3000' command is executed.
19:36:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:36:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:36:07 INFO  : Context for 'APU' is selected.
19:36:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:07 INFO  : Context for 'APU' is selected.
19:36:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:36:07 INFO  : 'ps7_init' command is executed.
19:36:07 INFO  : 'ps7_post_config' command is executed.
19:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:08 INFO  : Memory regions updated for context APU
19:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:08 INFO  : 'con' command is executed.
19:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:36:13 INFO  : Disconnected from the channel tcfchan#4.
19:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:36:13 INFO  : 'jtag frequency' command is executed.
19:36:13 INFO  : Context for 'APU' is selected.
19:36:13 INFO  : System reset is completed.
19:36:16 INFO  : 'after 3000' command is executed.
19:36:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:36:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:36:18 INFO  : Context for 'APU' is selected.
19:36:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:18 INFO  : Context for 'APU' is selected.
19:36:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:36:18 INFO  : 'ps7_init' command is executed.
19:36:18 INFO  : 'ps7_post_config' command is executed.
19:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:18 INFO  : Memory regions updated for context APU
19:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:18 INFO  : 'con' command is executed.
19:36:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:37:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:37:25 INFO  : Disconnected from the channel tcfchan#5.
19:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:37:25 INFO  : 'jtag frequency' command is executed.
19:37:25 INFO  : Context for 'APU' is selected.
19:37:25 INFO  : System reset is completed.
19:37:28 INFO  : 'after 3000' command is executed.
19:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:37:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:37:29 INFO  : Context for 'APU' is selected.
19:37:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:29 INFO  : Context for 'APU' is selected.
19:37:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:37:30 INFO  : 'ps7_init' command is executed.
19:37:30 INFO  : 'ps7_post_config' command is executed.
19:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:30 INFO  : Memory regions updated for context APU
19:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:30 INFO  : 'con' command is executed.
19:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:37:48 INFO  : Disconnected from the channel tcfchan#7.
19:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:37:48 INFO  : 'jtag frequency' command is executed.
19:37:48 INFO  : Context for 'APU' is selected.
19:37:48 INFO  : System reset is completed.
19:37:51 INFO  : 'after 3000' command is executed.
19:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:37:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:37:52 INFO  : Context for 'APU' is selected.
19:37:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:37:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:52 INFO  : Context for 'APU' is selected.
19:37:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:37:53 INFO  : 'ps7_init' command is executed.
19:37:53 INFO  : 'ps7_post_config' command is executed.
19:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:53 INFO  : Memory regions updated for context APU
19:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:53 INFO  : 'con' command is executed.
19:37:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:39:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:39:16 INFO  : Disconnected from the channel tcfchan#8.
19:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:39:16 INFO  : 'jtag frequency' command is executed.
19:39:16 INFO  : Context for 'APU' is selected.
19:39:16 INFO  : System reset is completed.
19:39:19 INFO  : 'after 3000' command is executed.
19:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:39:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:39:20 INFO  : Context for 'APU' is selected.
19:39:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:39:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:20 INFO  : Context for 'APU' is selected.
19:39:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:39:21 INFO  : 'ps7_init' command is executed.
19:39:21 INFO  : 'ps7_post_config' command is executed.
19:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:21 INFO  : Memory regions updated for context APU
19:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:21 INFO  : 'con' command is executed.
19:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:39:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:40:24 INFO  : Disconnected from the channel tcfchan#10.
19:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:40:25 INFO  : 'jtag frequency' command is executed.
19:40:25 INFO  : Context for 'APU' is selected.
19:40:25 INFO  : System reset is completed.
19:40:28 INFO  : 'after 3000' command is executed.
19:40:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:40:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:40:29 INFO  : Context for 'APU' is selected.
19:40:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:40:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:29 INFO  : Context for 'APU' is selected.
19:40:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:40:29 INFO  : 'ps7_init' command is executed.
19:40:29 INFO  : 'ps7_post_config' command is executed.
19:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:30 INFO  : Memory regions updated for context APU
19:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:30 INFO  : 'con' command is executed.
19:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:40:31 INFO  : Disconnected from the channel tcfchan#11.
19:40:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:40:31 INFO  : 'jtag frequency' command is executed.
19:40:31 INFO  : Context for 'APU' is selected.
19:40:31 INFO  : System reset is completed.
19:40:34 INFO  : 'after 3000' command is executed.
19:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:40:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:40:35 INFO  : Context for 'APU' is selected.
19:40:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:36 INFO  : Context for 'APU' is selected.
19:40:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:40:36 INFO  : 'ps7_init' command is executed.
19:40:36 INFO  : 'ps7_post_config' command is executed.
19:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:36 INFO  : Memory regions updated for context APU
19:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:36 INFO  : 'con' command is executed.
19:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:40:56 INFO  : Disconnected from the channel tcfchan#12.
19:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:40:56 INFO  : 'jtag frequency' command is executed.
19:40:56 INFO  : Context for 'APU' is selected.
19:40:57 INFO  : System reset is completed.
19:41:00 INFO  : 'after 3000' command is executed.
19:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:41:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:41:01 INFO  : Context for 'APU' is selected.
19:41:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:41:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:01 INFO  : Context for 'APU' is selected.
19:41:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:41:01 INFO  : 'ps7_init' command is executed.
19:41:01 INFO  : 'ps7_post_config' command is executed.
19:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:01 INFO  : Memory regions updated for context APU
19:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:01 INFO  : 'con' command is executed.
19:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:41:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:41:21 INFO  : Disconnected from the channel tcfchan#13.
19:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:41:21 INFO  : 'jtag frequency' command is executed.
19:41:21 INFO  : Context for 'APU' is selected.
19:41:21 INFO  : System reset is completed.
19:41:24 INFO  : 'after 3000' command is executed.
19:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:41:25 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:41:25 INFO  : Context for 'APU' is selected.
19:41:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:41:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:25 INFO  : Context for 'APU' is selected.
19:41:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:41:25 INFO  : 'ps7_init' command is executed.
19:41:25 INFO  : 'ps7_post_config' command is executed.
19:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:26 INFO  : Memory regions updated for context APU
19:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:26 INFO  : 'con' command is executed.
19:41:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:41:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:42:53 INFO  : Disconnected from the channel tcfchan#14.
19:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:42:53 INFO  : 'jtag frequency' command is executed.
19:42:53 INFO  : Context for 'APU' is selected.
19:42:53 INFO  : System reset is completed.
19:42:56 INFO  : 'after 3000' command is executed.
19:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:42:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:42:58 INFO  : Context for 'APU' is selected.
19:42:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:42:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:58 INFO  : Context for 'APU' is selected.
19:42:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:42:58 INFO  : 'ps7_init' command is executed.
19:42:58 INFO  : 'ps7_post_config' command is executed.
19:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:58 INFO  : Memory regions updated for context APU
19:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:58 INFO  : 'con' command is executed.
19:42:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:44:53 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
19:44:57 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:44:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:44:57 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
19:44:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:45:02 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
19:45:08 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
19:45:09 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:45:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:45:09 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
19:45:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:45:13 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
19:45:20 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
19:45:21 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:45:21 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:45:21 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
19:45:21 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:45:25 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
19:45:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:46:08 INFO  : Hardware specification for platform project 'env1_cora' is updated.
19:46:41 INFO  : Hardware specification for platform project 'env1_cora' is updated.
19:46:52 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
19:46:54 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:46:54 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:46:54 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
19:46:54 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:46:59 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
19:47:05 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
19:47:06 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:47:06 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:47:06 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
19:47:06 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:47:10 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
19:47:17 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
19:47:18 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:47:18 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:47:18 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
19:47:18 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:47:22 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
19:47:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:47:29 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:47:29 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:47:29 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
19:47:29 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:47:34 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
19:47:50 INFO  : Disconnected from the channel tcfchan#15.
19:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:47:51 INFO  : 'jtag frequency' command is executed.
19:47:51 INFO  : Context for 'APU' is selected.
19:47:51 INFO  : System reset is completed.
19:47:54 INFO  : 'after 3000' command is executed.
19:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:47:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:47:55 INFO  : Context for 'APU' is selected.
19:47:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:47:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:55 INFO  : Context for 'APU' is selected.
19:47:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:47:55 INFO  : 'ps7_init' command is executed.
19:47:55 INFO  : 'ps7_post_config' command is executed.
19:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:56 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:56 INFO  : Memory regions updated for context APU
19:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:56 INFO  : 'con' command is executed.
19:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:47:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:48:23 INFO  : Disconnected from the channel tcfchan#27.
19:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:48:24 INFO  : 'jtag frequency' command is executed.
19:48:24 INFO  : Context for 'APU' is selected.
19:48:24 INFO  : System reset is completed.
19:48:27 INFO  : 'after 3000' command is executed.
19:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:48:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:48:28 INFO  : Context for 'APU' is selected.
19:48:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:28 INFO  : Context for 'APU' is selected.
19:48:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:48:28 INFO  : 'ps7_init' command is executed.
19:48:28 INFO  : 'ps7_post_config' command is executed.
19:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:28 INFO  : Memory regions updated for context APU
19:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:29 INFO  : 'con' command is executed.
19:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:03:21 INFO  : Hardware specification for platform project 'env1_cora' is updated.
20:03:35 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
20:03:38 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:03:38 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
20:03:38 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
20:03:38 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:03:43 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
20:03:50 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
20:03:50 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:03:50 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
20:03:50 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
20:03:50 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:03:55 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
20:04:01 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
20:04:02 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:04:02 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
20:04:02 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
20:04:02 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:04:07 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
20:04:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:04:15 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:04:15 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
20:04:15 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
20:04:15 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:04:19 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
20:04:34 INFO  : Disconnected from the channel tcfchan#28.
20:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:04:34 INFO  : 'jtag frequency' command is executed.
20:04:34 INFO  : Context for 'APU' is selected.
20:04:34 INFO  : System reset is completed.
20:04:37 INFO  : 'after 3000' command is executed.
20:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:04:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:04:38 INFO  : Context for 'APU' is selected.
20:04:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:04:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:38 INFO  : Context for 'APU' is selected.
20:04:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:04:39 INFO  : 'ps7_init' command is executed.
20:04:39 INFO  : 'ps7_post_config' command is executed.
20:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:39 INFO  : Memory regions updated for context APU
20:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:39 INFO  : 'con' command is executed.
20:04:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:20:15 INFO  : Hardware specification for platform project 'env1_cora' is updated.
20:20:33 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
20:20:35 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:20:35 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
20:20:35 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
20:20:35 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:20:40 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
20:20:46 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
20:20:47 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:20:47 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
20:20:47 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
20:20:47 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:20:51 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
20:20:57 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
20:20:58 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:20:58 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
20:20:58 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
20:20:58 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:21:02 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
20:21:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:21:09 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:21:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
20:21:09 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
20:21:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:21:14 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
20:21:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:21:38 INFO  : Disconnected from the channel tcfchan#34.
20:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:21:38 INFO  : 'jtag frequency' command is executed.
20:21:38 INFO  : Context for 'APU' is selected.
20:21:38 INFO  : System reset is completed.
20:21:41 INFO  : 'after 3000' command is executed.
20:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:21:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:21:42 INFO  : Context for 'APU' is selected.
20:21:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:21:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:42 INFO  : Context for 'APU' is selected.
20:21:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:21:43 INFO  : 'ps7_init' command is executed.
20:21:43 INFO  : 'ps7_post_config' command is executed.
20:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:43 INFO  : Memory regions updated for context APU
20:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:43 INFO  : 'con' command is executed.
20:21:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:21:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:36:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:36:34 INFO  : Disconnected from the channel tcfchan#41.
20:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:37:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:37:41 INFO  : 'jtag frequency' command is executed.
20:37:41 INFO  : Context for 'APU' is selected.
20:37:41 INFO  : System reset is completed.
20:37:44 INFO  : 'after 3000' command is executed.
20:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:37:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:37:45 INFO  : Context for 'APU' is selected.
20:37:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:37:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:45 INFO  : Context for 'APU' is selected.
20:37:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:37:45 INFO  : 'ps7_init' command is executed.
20:37:45 INFO  : 'ps7_post_config' command is executed.
20:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:46 INFO  : Memory regions updated for context APU
20:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:46 INFO  : 'con' command is executed.
20:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:37:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:38:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:38:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:38:54 INFO  : Disconnected from the channel tcfchan#43.
20:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:38:54 INFO  : 'jtag frequency' command is executed.
20:38:54 INFO  : Context for 'APU' is selected.
20:38:54 INFO  : System reset is completed.
20:38:57 INFO  : 'after 3000' command is executed.
20:38:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:38:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:38:58 INFO  : Context for 'APU' is selected.
20:38:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:38:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:58 INFO  : Context for 'APU' is selected.
20:38:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:38:59 INFO  : 'ps7_init' command is executed.
20:38:59 INFO  : 'ps7_post_config' command is executed.
20:38:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:59 INFO  : Memory regions updated for context APU
20:38:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:59 INFO  : 'con' command is executed.
20:38:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:46:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:46:30 INFO  : Disconnected from the channel tcfchan#45.
20:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:46:30 INFO  : 'jtag frequency' command is executed.
20:46:30 INFO  : Context for 'APU' is selected.
20:46:30 INFO  : System reset is completed.
20:46:33 INFO  : 'after 3000' command is executed.
20:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:46:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:46:35 INFO  : Context for 'APU' is selected.
20:46:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:46:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:35 INFO  : Context for 'APU' is selected.
20:46:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:46:35 INFO  : 'ps7_init' command is executed.
20:46:35 INFO  : 'ps7_post_config' command is executed.
20:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:35 INFO  : Memory regions updated for context APU
20:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:35 INFO  : 'con' command is executed.
20:46:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:46:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:48:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:48:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:48:28 INFO  : Disconnected from the channel tcfchan#47.
20:48:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:48:28 INFO  : 'jtag frequency' command is executed.
20:48:28 INFO  : Context for 'APU' is selected.
20:48:28 INFO  : System reset is completed.
20:48:31 INFO  : 'after 3000' command is executed.
20:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:48:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:48:33 INFO  : Context for 'APU' is selected.
20:48:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:48:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:33 INFO  : Context for 'APU' is selected.
20:48:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:48:33 INFO  : 'ps7_init' command is executed.
20:48:33 INFO  : 'ps7_post_config' command is executed.
20:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:33 INFO  : Memory regions updated for context APU
20:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:33 INFO  : 'con' command is executed.
20:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:53:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:55:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:57:41 INFO  : Disconnected from the channel tcfchan#49.
20:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:57:42 INFO  : 'jtag frequency' command is executed.
20:57:42 INFO  : Context for 'APU' is selected.
20:57:42 INFO  : System reset is completed.
20:57:45 INFO  : 'after 3000' command is executed.
20:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:57:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:57:46 INFO  : Context for 'APU' is selected.
20:57:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:57:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:46 INFO  : Context for 'APU' is selected.
20:57:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:57:46 INFO  : 'ps7_init' command is executed.
20:57:47 INFO  : 'ps7_post_config' command is executed.
20:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:47 INFO  : Memory regions updated for context APU
20:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:47 INFO  : 'con' command is executed.
20:57:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:16:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:17:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:17:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:17:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:18:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:18:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:18:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:20:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:20:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:20:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:21:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:21:14 INFO  : Disconnected from the channel tcfchan#52.
21:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:21:14 INFO  : 'jtag frequency' command is executed.
21:21:14 INFO  : Context for 'APU' is selected.
21:21:14 INFO  : System reset is completed.
21:21:17 INFO  : 'after 3000' command is executed.
21:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:21:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:21:18 INFO  : Context for 'APU' is selected.
21:21:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:19 INFO  : Context for 'APU' is selected.
21:21:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:21:19 INFO  : 'ps7_init' command is executed.
21:21:19 INFO  : 'ps7_post_config' command is executed.
21:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:19 INFO  : Memory regions updated for context APU
21:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:19 INFO  : 'con' command is executed.
21:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:23:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:24:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:24:56 INFO  : Disconnected from the channel tcfchan#57.
21:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:24:56 INFO  : 'jtag frequency' command is executed.
21:24:56 INFO  : Context for 'APU' is selected.
21:24:56 INFO  : System reset is completed.
21:24:59 INFO  : 'after 3000' command is executed.
21:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:25:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:25:00 INFO  : Context for 'APU' is selected.
21:25:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:00 INFO  : Context for 'APU' is selected.
21:25:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:25:00 INFO  : 'ps7_init' command is executed.
21:25:00 INFO  : 'ps7_post_config' command is executed.
21:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:01 INFO  : Memory regions updated for context APU
21:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:01 INFO  : 'con' command is executed.
21:25:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:25:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:25:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:26:04 INFO  : Disconnected from the channel tcfchan#58.
21:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:26:04 INFO  : 'jtag frequency' command is executed.
21:26:04 INFO  : Context for 'APU' is selected.
21:26:04 INFO  : System reset is completed.
21:26:07 INFO  : 'after 3000' command is executed.
21:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:26:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:26:09 INFO  : Context for 'APU' is selected.
21:26:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:26:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:09 INFO  : Context for 'APU' is selected.
21:26:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:26:09 INFO  : 'ps7_init' command is executed.
21:26:09 INFO  : 'ps7_post_config' command is executed.
21:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:09 INFO  : Memory regions updated for context APU
21:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:09 INFO  : 'con' command is executed.
21:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:28:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:28:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:28:48 INFO  : Disconnected from the channel tcfchan#60.
21:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:28:48 INFO  : 'jtag frequency' command is executed.
21:28:48 INFO  : Context for 'APU' is selected.
21:28:48 INFO  : System reset is completed.
21:28:51 INFO  : 'after 3000' command is executed.
21:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:28:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:28:52 INFO  : Context for 'APU' is selected.
21:28:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:52 INFO  : Context for 'APU' is selected.
21:28:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:28:53 INFO  : 'ps7_init' command is executed.
21:28:53 INFO  : 'ps7_post_config' command is executed.
21:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:53 INFO  : Memory regions updated for context APU
21:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:53 INFO  : 'con' command is executed.
21:28:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:34:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:34:27 INFO  : Disconnected from the channel tcfchan#63.
21:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:34:27 INFO  : 'jtag frequency' command is executed.
21:34:27 INFO  : Context for 'APU' is selected.
21:34:27 INFO  : System reset is completed.
21:34:30 INFO  : 'after 3000' command is executed.
21:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:34:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:34:31 INFO  : Context for 'APU' is selected.
21:34:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:31 INFO  : Context for 'APU' is selected.
21:34:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:34:32 INFO  : 'ps7_init' command is executed.
21:34:32 INFO  : 'ps7_post_config' command is executed.
21:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:32 INFO  : Memory regions updated for context APU
21:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:32 INFO  : 'con' command is executed.
21:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:38:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:39:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:39:21 INFO  : Disconnected from the channel tcfchan#65.
21:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:39:21 INFO  : 'jtag frequency' command is executed.
21:39:21 INFO  : Context for 'APU' is selected.
21:39:21 INFO  : System reset is completed.
21:39:24 INFO  : 'after 3000' command is executed.
21:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:39:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:39:26 INFO  : Context for 'APU' is selected.
21:39:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:39:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:26 INFO  : Context for 'APU' is selected.
21:39:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:39:26 INFO  : 'ps7_init' command is executed.
21:39:26 INFO  : 'ps7_post_config' command is executed.
21:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:26 INFO  : Memory regions updated for context APU
21:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:26 INFO  : 'con' command is executed.
21:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:39:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:39:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:39:44 INFO  : Disconnected from the channel tcfchan#66.
21:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:39:44 INFO  : 'jtag frequency' command is executed.
21:39:44 INFO  : Context for 'APU' is selected.
21:39:44 INFO  : System reset is completed.
21:39:47 INFO  : 'after 3000' command is executed.
21:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:39:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:39:48 INFO  : Context for 'APU' is selected.
21:39:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:48 INFO  : Context for 'APU' is selected.
21:39:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:39:49 INFO  : 'ps7_init' command is executed.
21:39:49 INFO  : 'ps7_post_config' command is executed.
21:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:49 INFO  : Memory regions updated for context APU
21:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:49 INFO  : 'con' command is executed.
21:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:39:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:44:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:44:36 INFO  : Disconnected from the channel tcfchan#68.
21:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:44:36 INFO  : 'jtag frequency' command is executed.
21:44:36 INFO  : Context for 'APU' is selected.
21:44:36 INFO  : System reset is completed.
21:44:39 INFO  : 'after 3000' command is executed.
21:44:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:44:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:44:41 INFO  : Context for 'APU' is selected.
21:44:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:44:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:41 INFO  : Context for 'APU' is selected.
21:44:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:44:41 INFO  : 'ps7_init' command is executed.
21:44:41 INFO  : 'ps7_post_config' command is executed.
21:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:41 INFO  : Memory regions updated for context APU
21:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:41 INFO  : 'con' command is executed.
21:44:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:45:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:45:54 INFO  : Disconnected from the channel tcfchan#70.
21:45:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:45:54 INFO  : 'jtag frequency' command is executed.
21:45:54 INFO  : Context for 'APU' is selected.
21:45:54 INFO  : System reset is completed.
21:45:57 INFO  : 'after 3000' command is executed.
21:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:45:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:45:59 INFO  : Context for 'APU' is selected.
21:45:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:59 INFO  : Context for 'APU' is selected.
21:45:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:45:59 INFO  : 'ps7_init' command is executed.
21:45:59 INFO  : 'ps7_post_config' command is executed.
21:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:59 INFO  : Memory regions updated for context APU
21:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:59 INFO  : 'con' command is executed.
21:45:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:45:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:47:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:47:34 INFO  : Disconnected from the channel tcfchan#72.
21:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:47:34 INFO  : 'jtag frequency' command is executed.
21:47:34 INFO  : Context for 'APU' is selected.
21:47:34 INFO  : System reset is completed.
21:47:37 INFO  : 'after 3000' command is executed.
21:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:47:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:47:38 INFO  : Context for 'APU' is selected.
21:47:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:47:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:38 INFO  : Context for 'APU' is selected.
21:47:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:47:39 INFO  : 'ps7_init' command is executed.
21:47:39 INFO  : 'ps7_post_config' command is executed.
21:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:39 INFO  : Memory regions updated for context APU
21:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:39 INFO  : 'con' command is executed.
21:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:47:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:48:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:48:56 INFO  : Disconnected from the channel tcfchan#74.
21:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:48:56 INFO  : 'jtag frequency' command is executed.
21:48:56 INFO  : Context for 'APU' is selected.
21:48:56 INFO  : System reset is completed.
21:48:59 INFO  : 'after 3000' command is executed.
21:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:49:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:49:01 INFO  : Context for 'APU' is selected.
21:49:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:49:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:01 INFO  : Context for 'APU' is selected.
21:49:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:49:01 INFO  : 'ps7_init' command is executed.
21:49:01 INFO  : 'ps7_post_config' command is executed.
21:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:01 INFO  : Memory regions updated for context APU
21:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:02 INFO  : 'con' command is executed.
21:49:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:51:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:51:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:52:03 INFO  : Disconnected from the channel tcfchan#76.
21:52:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:52:03 INFO  : 'jtag frequency' command is executed.
21:52:03 INFO  : Context for 'APU' is selected.
21:52:03 INFO  : System reset is completed.
21:52:06 INFO  : 'after 3000' command is executed.
21:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:52:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:52:07 INFO  : Context for 'APU' is selected.
21:52:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:52:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:07 INFO  : Context for 'APU' is selected.
21:52:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:52:08 INFO  : 'ps7_init' command is executed.
21:52:08 INFO  : 'ps7_post_config' command is executed.
21:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:08 INFO  : Memory regions updated for context APU
21:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:08 INFO  : 'con' command is executed.
21:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:02:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:02:53 INFO  : Disconnected from the channel tcfchan#79.
22:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:02:53 INFO  : 'jtag frequency' command is executed.
22:02:53 INFO  : Context for 'APU' is selected.
22:02:53 INFO  : System reset is completed.
22:02:56 INFO  : 'after 3000' command is executed.
22:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:02:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:02:58 INFO  : Context for 'APU' is selected.
22:02:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:58 INFO  : Context for 'APU' is selected.
22:02:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:02:58 INFO  : 'ps7_init' command is executed.
22:02:58 INFO  : 'ps7_post_config' command is executed.
22:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:58 INFO  : Memory regions updated for context APU
22:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:58 INFO  : 'con' command is executed.
22:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:02:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:07:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:08:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:08:57 INFO  : Disconnected from the channel tcfchan#80.
22:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:08:57 INFO  : 'jtag frequency' command is executed.
22:08:57 INFO  : Context for 'APU' is selected.
22:08:57 INFO  : System reset is completed.
22:09:00 INFO  : 'after 3000' command is executed.
22:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:09:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:09:01 INFO  : Context for 'APU' is selected.
22:09:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:01 INFO  : Context for 'APU' is selected.
22:09:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:09:02 INFO  : 'ps7_init' command is executed.
22:09:02 INFO  : 'ps7_post_config' command is executed.
22:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:02 INFO  : Memory regions updated for context APU
22:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:02 INFO  : 'con' command is executed.
22:09:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:09:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:15:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:15:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:16:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:16:56 INFO  : Disconnected from the channel tcfchan#83.
22:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:16:56 INFO  : 'jtag frequency' command is executed.
22:16:56 INFO  : Context for 'APU' is selected.
22:16:56 INFO  : System reset is completed.
22:16:59 INFO  : 'after 3000' command is executed.
22:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:17:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:17:00 INFO  : Context for 'APU' is selected.
22:17:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:00 INFO  : Context for 'APU' is selected.
22:17:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:17:01 INFO  : 'ps7_init' command is executed.
22:17:01 INFO  : 'ps7_post_config' command is executed.
22:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:01 INFO  : Memory regions updated for context APU
22:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:01 INFO  : 'con' command is executed.
22:17:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:17:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:18:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:19:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:20:07 INFO  : Disconnected from the channel tcfchan#86.
22:20:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:20:07 INFO  : 'jtag frequency' command is executed.
22:20:07 INFO  : Context for 'APU' is selected.
22:20:07 INFO  : System reset is completed.
22:20:10 INFO  : 'after 3000' command is executed.
22:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:20:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:20:12 INFO  : Context for 'APU' is selected.
22:20:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:20:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:12 INFO  : Context for 'APU' is selected.
22:20:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:20:12 INFO  : 'ps7_init' command is executed.
22:20:12 INFO  : 'ps7_post_config' command is executed.
22:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:12 INFO  : Memory regions updated for context APU
22:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:12 INFO  : 'con' command is executed.
22:20:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:21:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:21:43 INFO  : Disconnected from the channel tcfchan#89.
22:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:21:43 INFO  : 'jtag frequency' command is executed.
22:21:43 INFO  : Context for 'APU' is selected.
22:21:44 INFO  : System reset is completed.
22:21:47 INFO  : 'after 3000' command is executed.
22:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:21:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:21:48 INFO  : Context for 'APU' is selected.
22:21:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:48 INFO  : Context for 'APU' is selected.
22:21:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:21:48 INFO  : 'ps7_init' command is executed.
22:21:48 INFO  : 'ps7_post_config' command is executed.
22:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:48 INFO  : Memory regions updated for context APU
22:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:48 INFO  : 'con' command is executed.
22:21:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:21:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:22:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:22:20 INFO  : Disconnected from the channel tcfchan#91.
22:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:22:20 INFO  : 'jtag frequency' command is executed.
22:22:20 INFO  : Context for 'APU' is selected.
22:22:20 INFO  : System reset is completed.
22:22:23 INFO  : 'after 3000' command is executed.
22:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:22:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:22:24 INFO  : Context for 'APU' is selected.
22:22:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:24 INFO  : Context for 'APU' is selected.
22:22:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:22:25 INFO  : 'ps7_init' command is executed.
22:22:25 INFO  : 'ps7_post_config' command is executed.
22:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:25 INFO  : Memory regions updated for context APU
22:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:26 INFO  : 'con' command is executed.
22:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:22:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:22:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:22:53 INFO  : Disconnected from the channel tcfchan#93.
22:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:22:53 INFO  : 'jtag frequency' command is executed.
22:22:53 INFO  : Context for 'APU' is selected.
22:22:53 INFO  : System reset is completed.
22:22:56 INFO  : 'after 3000' command is executed.
22:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:22:57 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:22:57 INFO  : Context for 'APU' is selected.
22:22:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:22:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:57 INFO  : Context for 'APU' is selected.
22:22:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:22:58 INFO  : 'ps7_init' command is executed.
22:22:58 INFO  : 'ps7_post_config' command is executed.
22:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:58 INFO  : Memory regions updated for context APU
22:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:58 INFO  : 'con' command is executed.
22:22:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:22:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:24:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:24:21 INFO  : Disconnected from the channel tcfchan#95.
22:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:24:22 INFO  : 'jtag frequency' command is executed.
22:24:22 INFO  : Context for 'APU' is selected.
22:24:22 INFO  : System reset is completed.
22:24:25 INFO  : 'after 3000' command is executed.
22:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:24:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:24:26 INFO  : Context for 'APU' is selected.
22:24:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:26 INFO  : Context for 'APU' is selected.
22:24:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:24:26 INFO  : 'ps7_init' command is executed.
22:24:26 INFO  : 'ps7_post_config' command is executed.
22:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:27 INFO  : Memory regions updated for context APU
22:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:27 INFO  : 'con' command is executed.
22:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:28:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:28:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:28:59 INFO  : Disconnected from the channel tcfchan#97.
22:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:28:59 INFO  : 'jtag frequency' command is executed.
22:28:59 INFO  : Context for 'APU' is selected.
22:29:00 INFO  : System reset is completed.
22:29:03 INFO  : 'after 3000' command is executed.
22:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:29:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:29:04 INFO  : Context for 'APU' is selected.
22:29:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:29:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:04 INFO  : Context for 'APU' is selected.
22:29:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:29:04 INFO  : 'ps7_init' command is executed.
22:29:04 INFO  : 'ps7_post_config' command is executed.
22:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:04 INFO  : Memory regions updated for context APU
22:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:04 INFO  : 'con' command is executed.
22:29:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:29:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:29:49 INFO  : Disconnected from the channel tcfchan#100.
22:29:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:29:49 INFO  : 'jtag frequency' command is executed.
22:29:49 INFO  : Context for 'APU' is selected.
22:29:49 INFO  : System reset is completed.
22:29:52 INFO  : 'after 3000' command is executed.
22:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:29:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:29:53 INFO  : Context for 'APU' is selected.
22:29:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:54 INFO  : Context for 'APU' is selected.
22:29:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:29:54 INFO  : 'ps7_init' command is executed.
22:29:54 INFO  : 'ps7_post_config' command is executed.
22:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:54 INFO  : Memory regions updated for context APU
22:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:54 INFO  : 'con' command is executed.
22:29:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:33:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:33:21 INFO  : Disconnected from the channel tcfchan#102.
22:33:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:33:22 INFO  : 'jtag frequency' command is executed.
22:33:22 INFO  : Context for 'APU' is selected.
22:33:22 INFO  : System reset is completed.
22:33:25 INFO  : 'after 3000' command is executed.
22:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:33:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:33:26 INFO  : Context for 'APU' is selected.
22:33:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:26 INFO  : Context for 'APU' is selected.
22:33:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:33:27 INFO  : 'ps7_init' command is executed.
22:33:27 INFO  : 'ps7_post_config' command is executed.
22:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:27 INFO  : Memory regions updated for context APU
22:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:27 INFO  : 'con' command is executed.
22:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:33:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:35:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:35:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:35:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:35:50 INFO  : Disconnected from the channel tcfchan#104.
22:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:35:51 INFO  : 'jtag frequency' command is executed.
22:35:51 INFO  : Context for 'APU' is selected.
22:35:51 INFO  : System reset is completed.
22:35:54 INFO  : 'after 3000' command is executed.
22:35:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:35:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:35:55 INFO  : Context for 'APU' is selected.
22:35:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:55 INFO  : Context for 'APU' is selected.
22:35:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:35:55 INFO  : 'ps7_init' command is executed.
22:35:55 INFO  : 'ps7_post_config' command is executed.
22:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:56 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:56 INFO  : Memory regions updated for context APU
22:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:56 INFO  : 'con' command is executed.
22:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:35:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:39:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:39:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:39:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:40:14 INFO  : Disconnected from the channel tcfchan#107.
22:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:40:14 INFO  : 'jtag frequency' command is executed.
22:40:14 INFO  : Context for 'APU' is selected.
22:40:14 INFO  : System reset is completed.
22:40:17 INFO  : 'after 3000' command is executed.
22:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:40:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:40:19 INFO  : Context for 'APU' is selected.
22:40:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:19 INFO  : Context for 'APU' is selected.
22:40:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:40:19 INFO  : 'ps7_init' command is executed.
22:40:19 INFO  : 'ps7_post_config' command is executed.
22:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:20 INFO  : Memory regions updated for context APU
22:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:20 INFO  : 'con' command is executed.
22:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:40:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:41:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:41:31 INFO  : Disconnected from the channel tcfchan#110.
22:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:41:31 INFO  : 'jtag frequency' command is executed.
22:41:31 INFO  : Context for 'APU' is selected.
22:41:31 INFO  : System reset is completed.
22:41:34 INFO  : 'after 3000' command is executed.
22:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:41:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:41:35 INFO  : Context for 'APU' is selected.
22:41:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:35 INFO  : Context for 'APU' is selected.
22:41:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:41:36 INFO  : 'ps7_init' command is executed.
22:41:36 INFO  : 'ps7_post_config' command is executed.
22:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:36 INFO  : Memory regions updated for context APU
22:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:36 INFO  : 'con' command is executed.
22:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:41:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:42:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:43:03 INFO  : Disconnected from the channel tcfchan#112.
22:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:43:03 INFO  : 'jtag frequency' command is executed.
22:43:03 INFO  : Context for 'APU' is selected.
22:43:03 INFO  : System reset is completed.
22:43:06 INFO  : 'after 3000' command is executed.
22:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:43:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:43:07 INFO  : Context for 'APU' is selected.
22:43:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:43:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:07 INFO  : Context for 'APU' is selected.
22:43:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:43:07 INFO  : 'ps7_init' command is executed.
22:43:07 INFO  : 'ps7_post_config' command is executed.
22:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:08 INFO  : Memory regions updated for context APU
22:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:08 INFO  : 'con' command is executed.
22:43:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:43:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:43:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:43:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:44:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:44:13 INFO  : Disconnected from the channel tcfchan#114.
22:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:44:14 INFO  : 'jtag frequency' command is executed.
22:44:14 INFO  : Context for 'APU' is selected.
22:44:14 INFO  : System reset is completed.
22:44:17 INFO  : 'after 3000' command is executed.
22:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:44:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:44:18 INFO  : Context for 'APU' is selected.
22:44:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:18 INFO  : Context for 'APU' is selected.
22:44:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:44:19 INFO  : 'ps7_init' command is executed.
22:44:19 INFO  : 'ps7_post_config' command is executed.
22:44:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:19 INFO  : Memory regions updated for context APU
22:44:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:19 INFO  : 'con' command is executed.
22:44:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:44:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:45:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:45:37 INFO  : Disconnected from the channel tcfchan#116.
22:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:45:37 INFO  : 'jtag frequency' command is executed.
22:45:37 INFO  : Context for 'APU' is selected.
22:45:37 INFO  : System reset is completed.
22:45:40 INFO  : 'after 3000' command is executed.
22:45:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:45:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:45:41 INFO  : Context for 'APU' is selected.
22:45:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:45:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:41 INFO  : Context for 'APU' is selected.
22:45:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:45:42 INFO  : 'ps7_init' command is executed.
22:45:42 INFO  : 'ps7_post_config' command is executed.
22:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:42 INFO  : Memory regions updated for context APU
22:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:42 INFO  : 'con' command is executed.
22:45:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:45:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:53:22 INFO  : Disconnected from the channel tcfchan#118.
22:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:53:23 INFO  : 'jtag frequency' command is executed.
22:53:23 INFO  : Context for 'APU' is selected.
22:53:23 INFO  : System reset is completed.
22:53:26 INFO  : 'after 3000' command is executed.
22:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:53:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:53:27 INFO  : Context for 'APU' is selected.
22:53:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:27 INFO  : Context for 'APU' is selected.
22:53:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:53:27 INFO  : 'ps7_init' command is executed.
22:53:27 INFO  : 'ps7_post_config' command is executed.
22:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:28 INFO  : Memory regions updated for context APU
22:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:28 INFO  : 'con' command is executed.
22:53:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:53:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
22:55:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:55:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
22:56:00 INFO  : Disconnected from the channel tcfchan#119.
22:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
22:56:01 INFO  : 'jtag frequency' command is executed.
22:56:01 INFO  : Context for 'APU' is selected.
22:56:01 INFO  : System reset is completed.
22:56:04 INFO  : 'after 3000' command is executed.
22:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
22:56:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
22:56:05 INFO  : Context for 'APU' is selected.
22:56:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
22:56:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:05 INFO  : Context for 'APU' is selected.
22:56:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
22:56:05 INFO  : 'ps7_init' command is executed.
22:56:05 INFO  : 'ps7_post_config' command is executed.
22:56:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:06 INFO  : Memory regions updated for context APU
22:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:06 INFO  : 'con' command is executed.
22:56:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:56:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
23:02:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
23:03:10 INFO  : Disconnected from the channel tcfchan#121.
23:03:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
23:03:11 INFO  : 'jtag frequency' command is executed.
23:03:11 INFO  : Context for 'APU' is selected.
23:03:11 INFO  : System reset is completed.
23:03:14 INFO  : 'after 3000' command is executed.
23:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
23:03:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
23:03:15 INFO  : Context for 'APU' is selected.
23:03:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
23:03:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:15 INFO  : Context for 'APU' is selected.
23:03:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
23:03:15 INFO  : 'ps7_init' command is executed.
23:03:15 INFO  : 'ps7_post_config' command is executed.
23:03:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:16 INFO  : Memory regions updated for context APU
23:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:16 INFO  : 'con' command is executed.
23:03:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
23:03:23 INFO  : Disconnected from the channel tcfchan#123.
23:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
23:03:23 INFO  : 'jtag frequency' command is executed.
23:03:23 INFO  : Context for 'APU' is selected.
23:03:24 INFO  : System reset is completed.
23:03:27 INFO  : 'after 3000' command is executed.
23:03:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
23:03:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
23:03:28 INFO  : Context for 'APU' is selected.
23:03:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
23:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:28 INFO  : Context for 'APU' is selected.
23:03:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
23:03:28 INFO  : 'ps7_init' command is executed.
23:03:28 INFO  : 'ps7_post_config' command is executed.
23:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:28 INFO  : Memory regions updated for context APU
23:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:29 INFO  : 'con' command is executed.
23:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
23:03:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
23:03:55 INFO  : Disconnected from the channel tcfchan#124.
23:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
23:03:55 INFO  : 'jtag frequency' command is executed.
23:03:55 INFO  : Context for 'APU' is selected.
23:03:55 INFO  : System reset is completed.
23:03:58 INFO  : 'after 3000' command is executed.
23:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
23:03:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
23:03:59 INFO  : Context for 'APU' is selected.
23:03:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
23:03:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:59 INFO  : Context for 'APU' is selected.
23:03:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
23:04:00 INFO  : 'ps7_init' command is executed.
23:04:00 INFO  : 'ps7_post_config' command is executed.
23:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:00 INFO  : Memory regions updated for context APU
23:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:00 INFO  : 'con' command is executed.
23:04:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:04:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
23:05:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
23:05:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
23:05:33 INFO  : Disconnected from the channel tcfchan#125.
23:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
23:05:33 INFO  : 'jtag frequency' command is executed.
23:05:33 INFO  : Context for 'APU' is selected.
23:05:33 INFO  : System reset is completed.
23:05:37 INFO  : 'after 3000' command is executed.
23:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
23:05:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
23:05:38 INFO  : Context for 'APU' is selected.
23:05:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
23:05:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:38 INFO  : Context for 'APU' is selected.
23:05:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
23:05:38 INFO  : 'ps7_init' command is executed.
23:05:38 INFO  : 'ps7_post_config' command is executed.
23:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:38 INFO  : Memory regions updated for context APU
23:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:39 INFO  : 'con' command is executed.
23:05:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:05:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
23:11:36 INFO  : Disconnected from the channel tcfchan#127.
10:05:20 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
10:05:32 INFO  : XSCT server has started successfully.
10:05:32 INFO  : Successfully done setting XSCT server connection channel  
10:05:32 INFO  : plnx-install-location is set to ''
10:05:32 INFO  : Successfully done setting workspace for the tool. 
10:05:40 INFO  : Registering command handlers for Vitis TCF services
10:05:50 INFO  : Successfully done query RDI_DATADIR 
10:29:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:30:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

10:43:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:43:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:44:16 INFO  : Hardware specification for platform project 'env1_cora' is updated.
10:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:44:22 INFO  : 'jtag frequency' command is executed.
10:44:22 INFO  : Context for 'APU' is selected.
10:44:23 INFO  : System reset is completed.
10:44:26 INFO  : 'after 3000' command is executed.
10:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:44:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:44:27 INFO  : Context for 'APU' is selected.
10:44:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:27 INFO  : Context for 'APU' is selected.
10:44:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:44:28 INFO  : 'ps7_init' command is executed.
10:44:28 INFO  : 'ps7_post_config' command is executed.
10:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:28 INFO  : Memory regions updated for context APU
10:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:28 INFO  : 'con' command is executed.
10:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:44:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
10:44:45 INFO  : The hardware specfication used by project 'hello_world' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:44:45 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
10:44:45 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/bitstream' in project 'hello_world'.
10:44:45 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:44:50 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/hello_world/_ide/psinit' in project 'hello_world'.
10:44:57 INFO  : Checking for BSP changes to sync application flags for project 'mem_test'...
10:44:57 INFO  : The hardware specfication used by project 'mem_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:44:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
10:44:57 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/bitstream' in project 'mem_test'.
10:44:57 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:45:02 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/mem_test/_ide/psinit' in project 'mem_test'.
10:45:08 INFO  : Checking for BSP changes to sync application flags for project 'periph_test'...
10:45:09 INFO  : The hardware specfication used by project 'periph_test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:45:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
10:45:09 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/bitstream' in project 'periph_test'.
10:45:09 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:45:14 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/periph_test/_ide/psinit' in project 'periph_test'.
10:45:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:45:21 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:45:21 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
10:45:21 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
10:45:21 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:45:25 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
10:52:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:52:43 INFO  : Disconnected from the channel tcfchan#2.
10:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:52:43 INFO  : 'jtag frequency' command is executed.
10:52:43 INFO  : Context for 'APU' is selected.
10:52:43 INFO  : System reset is completed.
10:52:46 INFO  : 'after 3000' command is executed.
10:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:52:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:52:48 INFO  : Context for 'APU' is selected.
10:52:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:48 INFO  : Context for 'APU' is selected.
10:52:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:52:48 INFO  : 'ps7_init' command is executed.
10:52:48 INFO  : 'ps7_post_config' command is executed.
10:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:48 INFO  : Memory regions updated for context APU
10:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:49 INFO  : 'con' command is executed.
10:52:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:52:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:08:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:08:20 INFO  : Disconnected from the channel tcfchan#9.
11:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:08:20 INFO  : 'jtag frequency' command is executed.
11:08:20 INFO  : Context for 'APU' is selected.
11:08:20 INFO  : System reset is completed.
11:08:23 INFO  : 'after 3000' command is executed.
11:08:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:08:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:08:25 INFO  : Context for 'APU' is selected.
11:08:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:08:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:25 INFO  : Context for 'APU' is selected.
11:08:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:08:25 INFO  : 'ps7_init' command is executed.
11:08:25 INFO  : 'ps7_post_config' command is executed.
11:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:25 INFO  : Memory regions updated for context APU
11:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:25 INFO  : 'con' command is executed.
11:08:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:08:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:18:14 INFO  : Disconnected from the channel tcfchan#11.
11:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:18:14 INFO  : 'jtag frequency' command is executed.
11:18:14 INFO  : Context for 'APU' is selected.
11:18:14 INFO  : System reset is completed.
11:18:17 INFO  : 'after 3000' command is executed.
11:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:18:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:18:18 INFO  : Context for 'APU' is selected.
11:18:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:18 INFO  : Context for 'APU' is selected.
11:18:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:18:19 INFO  : 'ps7_init' command is executed.
11:18:19 INFO  : 'ps7_post_config' command is executed.
11:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:19 INFO  : Memory regions updated for context APU
11:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:19 INFO  : 'con' command is executed.
11:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:18:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:18:42 INFO  : Disconnected from the channel tcfchan#12.
11:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:18:42 INFO  : 'jtag frequency' command is executed.
11:18:42 INFO  : Context for 'APU' is selected.
11:18:42 INFO  : System reset is completed.
11:18:45 INFO  : 'after 3000' command is executed.
11:18:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:18:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:18:46 INFO  : Context for 'APU' is selected.
11:18:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:18:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:46 INFO  : Context for 'APU' is selected.
11:18:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:18:47 INFO  : 'ps7_init' command is executed.
11:18:47 INFO  : 'ps7_post_config' command is executed.
11:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:47 INFO  : Memory regions updated for context APU
11:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:47 INFO  : 'con' command is executed.
11:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:26:08 INFO  : Disconnected from the channel tcfchan#14.
11:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:26:08 INFO  : 'jtag frequency' command is executed.
11:26:08 INFO  : Context for 'APU' is selected.
11:26:08 INFO  : System reset is completed.
11:26:11 INFO  : 'after 3000' command is executed.
11:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:26:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:26:12 INFO  : Context for 'APU' is selected.
11:26:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:26:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:12 INFO  : Context for 'APU' is selected.
11:26:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:26:13 INFO  : 'ps7_init' command is executed.
11:26:13 INFO  : 'ps7_post_config' command is executed.
11:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:13 INFO  : Memory regions updated for context APU
11:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:13 INFO  : 'con' command is executed.
11:26:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:26:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:26:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:56:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:57:23 INFO  : Disconnected from the channel tcfchan#15.
11:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:57:23 INFO  : 'jtag frequency' command is executed.
11:57:23 INFO  : Context for 'APU' is selected.
11:57:23 INFO  : System reset is completed.
11:57:26 INFO  : 'after 3000' command is executed.
11:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:57:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:57:27 INFO  : Context for 'APU' is selected.
11:57:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:28 INFO  : Context for 'APU' is selected.
11:57:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:57:28 INFO  : 'ps7_init' command is executed.
11:57:28 INFO  : 'ps7_post_config' command is executed.
11:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:28 INFO  : Memory regions updated for context APU
11:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:28 INFO  : 'con' command is executed.
11:57:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:58:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:58:15 INFO  : Disconnected from the channel tcfchan#16.
15:14:21 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
15:14:24 INFO  : XSCT server has started successfully.
15:14:24 INFO  : Successfully done setting XSCT server connection channel  
15:14:24 INFO  : plnx-install-location is set to ''
15:14:24 INFO  : Successfully done setting workspace for the tool. 
15:14:26 INFO  : Registering command handlers for Vitis TCF services
15:14:28 INFO  : Successfully done query RDI_DATADIR 
14:16:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:16:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:17:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:17:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

14:19:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:19:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

14:19:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:19:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

14:20:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:21:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:22:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:22:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:22:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:22:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

14:23:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:23:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:24:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:24:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:25:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:25:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:26:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:26:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:27:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:28:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:28:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:28:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:30:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:30:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:30:53 INFO  : Hardware specification for platform project 'env1_cora' is updated.
14:31:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:31:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:33:18 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:33:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:33:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:35:07 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
14:35:09 INFO  : Registering command handlers for Vitis TCF services
14:35:10 INFO  : XSCT server has started successfully.
14:35:10 INFO  : Successfully done setting XSCT server connection channel  
14:35:10 INFO  : plnx-install-location is set to ''
14:35:10 INFO  : Successfully done setting workspace for the tool. 
14:35:10 INFO  : Successfully done query RDI_DATADIR 
14:35:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:38:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:40:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1_V2'...
14:40:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

14:40:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1_V2'...
14:41:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:41:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:41:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:42:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:42:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

14:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:42:14 INFO  : 'jtag frequency' command is executed.
14:42:14 INFO  : Context for 'APU' is selected.
14:42:14 INFO  : System reset is completed.
14:42:17 INFO  : 'after 3000' command is executed.
14:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:42:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:42:19 INFO  : Context for 'APU' is selected.
14:42:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:19 INFO  : Context for 'APU' is selected.
14:42:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:42:19 INFO  : 'ps7_init' command is executed.
14:42:19 INFO  : 'ps7_post_config' command is executed.
14:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:20 INFO  : Memory regions updated for context APU
14:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:20 INFO  : 'con' command is executed.
14:42:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:46:18 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:46:21 INFO  : Disconnected from the channel tcfchan#3.
14:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:46:22 INFO  : 'jtag frequency' command is executed.
14:46:22 INFO  : Context for 'APU' is selected.
14:46:22 INFO  : System reset is completed.
14:46:25 INFO  : 'after 3000' command is executed.
14:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:46:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:46:26 INFO  : Context for 'APU' is selected.
14:46:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:28 INFO  : Context for 'APU' is selected.
14:46:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:46:28 INFO  : 'ps7_init' command is executed.
14:46:28 INFO  : 'ps7_post_config' command is executed.
14:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:28 INFO  : Memory regions updated for context APU
14:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:28 INFO  : 'con' command is executed.
14:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:46:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:48:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:50:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:50:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:50:24 INFO  : Disconnected from the channel tcfchan#4.
14:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:50:25 INFO  : 'jtag frequency' command is executed.
14:50:25 INFO  : Context for 'APU' is selected.
14:50:25 INFO  : System reset is completed.
14:50:28 INFO  : 'after 3000' command is executed.
14:50:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:50:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:50:29 INFO  : Context for 'APU' is selected.
14:50:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:50:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:31 INFO  : Context for 'APU' is selected.
14:50:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:50:31 INFO  : 'ps7_init' command is executed.
14:50:31 INFO  : 'ps7_post_config' command is executed.
14:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:31 INFO  : Memory regions updated for context APU
14:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:31 INFO  : 'con' command is executed.
14:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:51:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:51:31 INFO  : Disconnected from the channel tcfchan#5.
14:51:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:51:31 INFO  : 'jtag frequency' command is executed.
14:51:31 INFO  : Context for 'APU' is selected.
14:51:31 INFO  : System reset is completed.
14:51:34 INFO  : 'after 3000' command is executed.
14:51:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:51:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:51:36 INFO  : Context for 'APU' is selected.
14:51:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:51:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:37 INFO  : Context for 'APU' is selected.
14:51:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:51:37 INFO  : 'ps7_init' command is executed.
14:51:37 INFO  : 'ps7_post_config' command is executed.
14:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:38 INFO  : Memory regions updated for context APU
14:51:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:38 INFO  : 'con' command is executed.
14:51:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:51:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:52:00 INFO  : Disconnected from the channel tcfchan#6.
14:52:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:52:00 INFO  : 'jtag frequency' command is executed.
14:52:00 INFO  : Context for 'APU' is selected.
14:52:00 INFO  : System reset is completed.
14:52:03 INFO  : 'after 3000' command is executed.
14:52:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:52:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:52:04 INFO  : Context for 'APU' is selected.
14:52:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:06 INFO  : Context for 'APU' is selected.
14:52:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:52:06 INFO  : 'ps7_init' command is executed.
14:52:06 INFO  : 'ps7_post_config' command is executed.
14:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:07 INFO  : Memory regions updated for context APU
14:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:07 INFO  : 'con' command is executed.
14:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:53:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:53:34 INFO  : Disconnected from the channel tcfchan#7.
14:53:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:53:34 INFO  : 'jtag frequency' command is executed.
14:53:34 INFO  : Context for 'APU' is selected.
14:53:34 INFO  : System reset is completed.
14:53:37 INFO  : 'after 3000' command is executed.
14:53:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:53:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:53:39 INFO  : Context for 'APU' is selected.
14:53:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:53:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:40 INFO  : Context for 'APU' is selected.
14:53:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:53:41 INFO  : 'ps7_init' command is executed.
14:53:41 INFO  : 'ps7_post_config' command is executed.
14:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:41 INFO  : Memory regions updated for context APU
14:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:41 INFO  : 'con' command is executed.
14:53:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:53:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:53:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:53:59 INFO  : Disconnected from the channel tcfchan#8.
14:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:53:59 INFO  : 'jtag frequency' command is executed.
14:53:59 INFO  : Context for 'APU' is selected.
14:53:59 INFO  : System reset is completed.
14:54:02 INFO  : 'after 3000' command is executed.
14:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:54:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:54:04 INFO  : Context for 'APU' is selected.
14:54:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:05 INFO  : Context for 'APU' is selected.
14:54:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:54:06 INFO  : 'ps7_init' command is executed.
14:54:06 INFO  : 'ps7_post_config' command is executed.
14:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:06 INFO  : Memory regions updated for context APU
14:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:06 INFO  : 'con' command is executed.
14:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:55:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:55:54 INFO  : Disconnected from the channel tcfchan#9.
14:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:55:54 INFO  : 'jtag frequency' command is executed.
14:55:54 INFO  : Context for 'APU' is selected.
14:55:54 INFO  : System reset is completed.
14:55:57 INFO  : 'after 3000' command is executed.
14:55:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:55:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:55:58 INFO  : Context for 'APU' is selected.
14:56:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:56:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:00 INFO  : Context for 'APU' is selected.
14:56:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:56:00 INFO  : 'ps7_init' command is executed.
14:56:00 INFO  : 'ps7_post_config' command is executed.
14:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:00 INFO  : Memory regions updated for context APU
14:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:00 INFO  : 'con' command is executed.
14:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:56:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:56:19 INFO  : Disconnected from the channel tcfchan#10.
14:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:56:19 INFO  : 'jtag frequency' command is executed.
14:56:19 INFO  : Context for 'APU' is selected.
14:56:19 INFO  : System reset is completed.
14:56:22 INFO  : 'after 3000' command is executed.
14:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:56:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:56:23 INFO  : Context for 'APU' is selected.
14:56:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:25 INFO  : Context for 'APU' is selected.
14:56:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:56:25 INFO  : 'ps7_init' command is executed.
14:56:25 INFO  : 'ps7_post_config' command is executed.
14:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:25 INFO  : Memory regions updated for context APU
14:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:25 INFO  : 'con' command is executed.
14:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:56:45 INFO  : Disconnected from the channel tcfchan#11.
14:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:56:45 INFO  : 'jtag frequency' command is executed.
14:56:45 INFO  : Context for 'APU' is selected.
14:56:45 INFO  : System reset is completed.
14:56:48 INFO  : 'after 3000' command is executed.
14:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:56:50 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:56:50 INFO  : Context for 'APU' is selected.
14:56:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:56:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:51 INFO  : Context for 'APU' is selected.
14:56:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:56:51 INFO  : 'ps7_init' command is executed.
14:56:51 INFO  : 'ps7_post_config' command is executed.
14:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:52 INFO  : Memory regions updated for context APU
14:56:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:52 INFO  : 'con' command is executed.
14:56:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:52 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:56:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:57:00 INFO  : Disconnected from the channel tcfchan#12.
14:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:57:00 INFO  : 'jtag frequency' command is executed.
14:57:00 INFO  : Context for 'APU' is selected.
14:57:00 INFO  : System reset is completed.
14:57:03 INFO  : 'after 3000' command is executed.
14:57:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:57:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:57:04 INFO  : Context for 'APU' is selected.
14:57:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:06 INFO  : Context for 'APU' is selected.
14:57:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:57:06 INFO  : 'ps7_init' command is executed.
14:57:06 INFO  : 'ps7_post_config' command is executed.
14:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:06 INFO  : Memory regions updated for context APU
14:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:06 INFO  : 'con' command is executed.
14:57:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:57:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:57:51 INFO  : Disconnected from the channel tcfchan#13.
14:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:57:51 INFO  : 'jtag frequency' command is executed.
14:57:51 INFO  : Context for 'APU' is selected.
14:57:51 INFO  : System reset is completed.
14:57:54 INFO  : 'after 3000' command is executed.
14:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:57:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:57:56 INFO  : Context for 'APU' is selected.
14:57:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:57 INFO  : Context for 'APU' is selected.
14:57:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:57:57 INFO  : 'ps7_init' command is executed.
14:57:57 INFO  : 'ps7_post_config' command is executed.
14:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:58 INFO  : Memory regions updated for context APU
14:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:58 INFO  : 'con' command is executed.
14:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:03:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:03:57 INFO  : Disconnected from the channel tcfchan#14.
15:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:03:57 INFO  : 'jtag frequency' command is executed.
15:03:57 INFO  : Context for 'APU' is selected.
15:03:57 INFO  : System reset is completed.
15:04:00 INFO  : 'after 3000' command is executed.
15:04:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:04:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:04:02 INFO  : Context for 'APU' is selected.
15:04:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:04:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:03 INFO  : Context for 'APU' is selected.
15:04:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:04:04 INFO  : 'ps7_init' command is executed.
15:04:04 INFO  : 'ps7_post_config' command is executed.
15:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:04 INFO  : Memory regions updated for context APU
15:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:04 INFO  : 'con' command is executed.
15:04:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:10:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:10:23 INFO  : Disconnected from the channel tcfchan#15.
15:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:10:23 INFO  : 'jtag frequency' command is executed.
15:10:23 INFO  : Context for 'APU' is selected.
15:10:23 INFO  : System reset is completed.
15:10:26 INFO  : 'after 3000' command is executed.
15:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:10:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:10:28 INFO  : Context for 'APU' is selected.
15:10:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:29 INFO  : Context for 'APU' is selected.
15:10:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:10:29 INFO  : 'ps7_init' command is executed.
15:10:29 INFO  : 'ps7_post_config' command is executed.
15:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:30 INFO  : Memory regions updated for context APU
15:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:30 INFO  : 'con' command is executed.
15:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:10:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:11:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:11:39 INFO  : Disconnected from the channel tcfchan#16.
15:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:11:39 INFO  : 'jtag frequency' command is executed.
15:11:39 INFO  : Context for 'APU' is selected.
15:11:39 INFO  : System reset is completed.
15:11:42 INFO  : 'after 3000' command is executed.
15:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:11:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:11:44 INFO  : Context for 'APU' is selected.
15:11:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:45 INFO  : Context for 'APU' is selected.
15:11:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:11:45 INFO  : 'ps7_init' command is executed.
15:11:45 INFO  : 'ps7_post_config' command is executed.
15:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:46 INFO  : Memory regions updated for context APU
15:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:46 INFO  : 'con' command is executed.
15:11:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:17:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:17:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:17:42 INFO  : Disconnected from the channel tcfchan#17.
15:17:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:17:43 INFO  : 'jtag frequency' command is executed.
15:17:43 INFO  : Context for 'APU' is selected.
15:17:43 INFO  : System reset is completed.
15:17:46 INFO  : 'after 3000' command is executed.
15:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:17:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:17:47 INFO  : Context for 'APU' is selected.
15:17:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:49 INFO  : Context for 'APU' is selected.
15:17:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:17:49 INFO  : 'ps7_init' command is executed.
15:17:49 INFO  : 'ps7_post_config' command is executed.
15:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:49 INFO  : Memory regions updated for context APU
15:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:49 INFO  : 'con' command is executed.
15:17:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:25:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:25:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:25:58 INFO  : Disconnected from the channel tcfchan#18.
15:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:25:58 INFO  : 'jtag frequency' command is executed.
15:25:58 INFO  : Context for 'APU' is selected.
15:25:58 INFO  : System reset is completed.
15:26:01 INFO  : 'after 3000' command is executed.
15:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:26:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:26:02 INFO  : Context for 'APU' is selected.
15:26:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:03 INFO  : Context for 'APU' is selected.
15:26:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:26:04 INFO  : 'ps7_init' command is executed.
15:26:04 INFO  : 'ps7_post_config' command is executed.
15:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:04 INFO  : Memory regions updated for context APU
15:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:05 INFO  : 'con' command is executed.
15:26:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:27:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:27:12 INFO  : Disconnected from the channel tcfchan#19.
15:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:12 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:27:12 INFO  : 'jtag frequency' command is executed.
15:27:12 INFO  : Context for 'APU' is selected.
15:27:12 INFO  : System reset is completed.
15:27:15 INFO  : 'after 3000' command is executed.
15:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:27:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:27:16 INFO  : Context for 'APU' is selected.
15:27:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:18 INFO  : Context for 'APU' is selected.
15:27:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:27:18 INFO  : 'ps7_init' command is executed.
15:27:18 INFO  : 'ps7_post_config' command is executed.
15:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:19 INFO  : Memory regions updated for context APU
15:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:19 INFO  : 'con' command is executed.
15:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:28:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:28:16 INFO  : Disconnected from the channel tcfchan#20.
15:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:28:16 INFO  : 'jtag frequency' command is executed.
15:28:16 INFO  : Context for 'APU' is selected.
15:28:16 INFO  : System reset is completed.
15:28:19 INFO  : 'after 3000' command is executed.
15:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:28:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:28:20 INFO  : Context for 'APU' is selected.
15:28:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:22 INFO  : Context for 'APU' is selected.
15:28:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:28:22 INFO  : 'ps7_init' command is executed.
15:28:22 INFO  : 'ps7_post_config' command is executed.
15:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:22 INFO  : Memory regions updated for context APU
15:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:22 INFO  : 'con' command is executed.
15:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:30:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:30:28 INFO  : Disconnected from the channel tcfchan#21.
15:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:30:28 INFO  : 'jtag frequency' command is executed.
15:30:28 INFO  : Context for 'APU' is selected.
15:30:28 INFO  : System reset is completed.
15:30:31 INFO  : 'after 3000' command is executed.
15:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:30:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:30:32 INFO  : Context for 'APU' is selected.
15:30:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:34 INFO  : Context for 'APU' is selected.
15:30:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:30:34 INFO  : 'ps7_init' command is executed.
15:30:34 INFO  : 'ps7_post_config' command is executed.
15:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:35 INFO  : Memory regions updated for context APU
15:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:35 INFO  : 'con' command is executed.
15:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:34:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:34:03 INFO  : Disconnected from the channel tcfchan#22.
15:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:34:03 INFO  : 'jtag frequency' command is executed.
15:34:03 INFO  : Context for 'APU' is selected.
15:34:03 INFO  : System reset is completed.
15:34:06 INFO  : 'after 3000' command is executed.
15:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:34:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:34:08 INFO  : Context for 'APU' is selected.
15:34:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:34:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:09 INFO  : Context for 'APU' is selected.
15:34:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:34:09 INFO  : 'ps7_init' command is executed.
15:34:09 INFO  : 'ps7_post_config' command is executed.
15:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:10 INFO  : Memory regions updated for context APU
15:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:10 INFO  : 'con' command is executed.
15:34:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:46:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:46:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:46:31 INFO  : Disconnected from the channel tcfchan#23.
15:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:46:31 INFO  : 'jtag frequency' command is executed.
15:46:31 INFO  : Context for 'APU' is selected.
15:46:31 INFO  : System reset is completed.
15:46:34 INFO  : 'after 3000' command is executed.
15:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:46:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:46:35 INFO  : Context for 'APU' is selected.
15:46:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:46:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:37 INFO  : Context for 'APU' is selected.
15:46:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:46:37 INFO  : 'ps7_init' command is executed.
15:46:37 INFO  : 'ps7_post_config' command is executed.
15:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:37 INFO  : Memory regions updated for context APU
15:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:37 INFO  : 'con' command is executed.
15:46:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:47:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:48:06 INFO  : Disconnected from the channel tcfchan#24.
15:48:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:48:06 INFO  : 'jtag frequency' command is executed.
15:48:06 INFO  : Context for 'APU' is selected.
15:48:06 INFO  : System reset is completed.
15:48:09 INFO  : 'after 3000' command is executed.
15:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:48:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:48:11 INFO  : Context for 'APU' is selected.
15:48:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:48:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:12 INFO  : Context for 'APU' is selected.
15:48:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:48:12 INFO  : 'ps7_init' command is executed.
15:48:12 INFO  : 'ps7_post_config' command is executed.
15:48:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:12 INFO  : Memory regions updated for context APU
15:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:13 INFO  : 'con' command is executed.
15:48:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:01:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:01:37 INFO  : Disconnected from the channel tcfchan#25.
16:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:01:55 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:25:57 INFO  : 'jtag frequency' command is executed.
17:25:57 INFO  : Context for 'APU' is selected.
17:25:57 INFO  : System reset is completed.
17:26:00 INFO  : 'after 3000' command is executed.
17:26:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:26:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:26:02 INFO  : Context for 'APU' is selected.
17:26:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:03 INFO  : Context for 'APU' is selected.
17:26:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:26:04 INFO  : 'ps7_init' command is executed.
17:26:04 INFO  : 'ps7_post_config' command is executed.
17:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:04 INFO  : Memory regions updated for context APU
17:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:04 INFO  : 'con' command is executed.
17:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:27:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:27:40 INFO  : Disconnected from the channel tcfchan#26.
17:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:27:40 INFO  : 'jtag frequency' command is executed.
17:27:40 INFO  : Context for 'APU' is selected.
17:27:40 INFO  : System reset is completed.
17:27:43 INFO  : 'after 3000' command is executed.
17:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:27:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:27:45 INFO  : Context for 'APU' is selected.
17:27:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:46 INFO  : Context for 'APU' is selected.
17:27:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:27:46 INFO  : 'ps7_init' command is executed.
17:27:46 INFO  : 'ps7_post_config' command is executed.
17:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:47 INFO  : Memory regions updated for context APU
17:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:47 INFO  : 'con' command is executed.
17:27:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:28:34 INFO  : Disconnected from the channel tcfchan#27.
17:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:28:34 INFO  : 'jtag frequency' command is executed.
17:28:34 INFO  : Context for 'APU' is selected.
17:28:34 INFO  : System reset is completed.
17:28:37 INFO  : 'after 3000' command is executed.
17:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:28:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:28:38 INFO  : Context for 'APU' is selected.
17:28:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:28:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:40 INFO  : Context for 'APU' is selected.
17:28:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:28:40 INFO  : 'ps7_init' command is executed.
17:28:40 INFO  : 'ps7_post_config' command is executed.
17:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:40 INFO  : Memory regions updated for context APU
17:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:40 INFO  : 'con' command is executed.
17:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:31:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:31:09 INFO  : Disconnected from the channel tcfchan#28.
17:31:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:31:09 INFO  : 'jtag frequency' command is executed.
17:31:09 INFO  : Context for 'APU' is selected.
17:31:09 INFO  : System reset is completed.
17:31:12 INFO  : 'after 3000' command is executed.
17:31:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:31:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:31:13 INFO  : Context for 'APU' is selected.
17:31:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:31:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:15 INFO  : Context for 'APU' is selected.
17:31:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:31:15 INFO  : 'ps7_init' command is executed.
17:31:15 INFO  : 'ps7_post_config' command is executed.
17:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:15 INFO  : Memory regions updated for context APU
17:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:15 INFO  : 'con' command is executed.
17:31:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:33:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:33:07 INFO  : Disconnected from the channel tcfchan#29.
17:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:33:07 INFO  : 'jtag frequency' command is executed.
17:33:07 INFO  : Context for 'APU' is selected.
17:33:07 INFO  : System reset is completed.
17:33:10 INFO  : 'after 3000' command is executed.
17:33:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:33:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:33:11 INFO  : Context for 'APU' is selected.
17:33:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:13 INFO  : Context for 'APU' is selected.
17:33:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:33:13 INFO  : 'ps7_init' command is executed.
17:33:13 INFO  : 'ps7_post_config' command is executed.
17:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:14 INFO  : Memory regions updated for context APU
17:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:14 INFO  : 'con' command is executed.
17:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:37:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:38:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:39:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:39:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:39:50 INFO  : Disconnected from the channel tcfchan#30.
17:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:39:50 INFO  : 'jtag frequency' command is executed.
17:39:50 INFO  : Context for 'APU' is selected.
17:39:50 INFO  : System reset is completed.
17:39:53 INFO  : 'after 3000' command is executed.
17:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:39:54 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:39:54 INFO  : Context for 'APU' is selected.
17:39:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:39:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:56 INFO  : Context for 'APU' is selected.
17:39:56 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:39:56 INFO  : 'ps7_init' command is executed.
17:39:56 INFO  : 'ps7_post_config' command is executed.
17:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:56 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:56 INFO  : Memory regions updated for context APU
17:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:56 INFO  : 'con' command is executed.
17:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:40:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:40:43 INFO  : Disconnected from the channel tcfchan#31.
17:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:40:43 INFO  : 'jtag frequency' command is executed.
17:40:43 INFO  : Context for 'APU' is selected.
17:40:43 INFO  : System reset is completed.
17:40:46 INFO  : 'after 3000' command is executed.
17:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:40:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:40:48 INFO  : Context for 'APU' is selected.
17:40:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:40:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:49 INFO  : Context for 'APU' is selected.
17:40:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:40:49 INFO  : 'ps7_init' command is executed.
17:40:49 INFO  : 'ps7_post_config' command is executed.
17:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:50 INFO  : Memory regions updated for context APU
17:40:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:50 INFO  : 'con' command is executed.
17:40:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:56:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:56:54 INFO  : Disconnected from the channel tcfchan#32.
17:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:56:55 INFO  : 'jtag frequency' command is executed.
17:56:55 INFO  : Context for 'APU' is selected.
17:56:55 INFO  : System reset is completed.
17:56:58 INFO  : 'after 3000' command is executed.
17:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:56:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:56:59 INFO  : Context for 'APU' is selected.
17:57:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:01 INFO  : Context for 'APU' is selected.
17:57:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:57:01 INFO  : 'ps7_init' command is executed.
17:57:01 INFO  : 'ps7_post_config' command is executed.
17:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:02 INFO  : Memory regions updated for context APU
17:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:02 INFO  : 'con' command is executed.
17:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:01:29 INFO  : Disconnected from the channel tcfchan#33.
18:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:01:30 INFO  : 'jtag frequency' command is executed.
18:01:30 INFO  : Context for 'APU' is selected.
18:01:30 INFO  : System reset is completed.
18:01:33 INFO  : 'after 3000' command is executed.
18:01:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:01:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:01:34 INFO  : Context for 'APU' is selected.
18:01:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:36 INFO  : Context for 'APU' is selected.
18:01:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:01:36 INFO  : 'ps7_init' command is executed.
18:01:36 INFO  : 'ps7_post_config' command is executed.
18:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:36 INFO  : Memory regions updated for context APU
18:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:36 INFO  : 'con' command is executed.
18:01:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:02:40 INFO  : Disconnected from the channel tcfchan#34.
18:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:02:40 INFO  : 'jtag frequency' command is executed.
18:02:40 INFO  : Context for 'APU' is selected.
18:02:40 INFO  : System reset is completed.
18:02:43 INFO  : 'after 3000' command is executed.
18:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:02:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:02:44 INFO  : Context for 'APU' is selected.
18:02:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:02:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:46 INFO  : Context for 'APU' is selected.
18:02:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:02:47 INFO  : 'ps7_init' command is executed.
18:02:47 INFO  : 'ps7_post_config' command is executed.
18:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:47 INFO  : Memory regions updated for context APU
18:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:47 INFO  : 'con' command is executed.
18:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:02:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:04:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:04:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:04:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:04:30 INFO  : Disconnected from the channel tcfchan#35.
18:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:04:36 INFO  : 'jtag frequency' command is executed.
18:04:36 INFO  : Context for 'APU' is selected.
18:04:36 INFO  : System reset is completed.
18:04:39 INFO  : 'after 3000' command is executed.
18:04:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:04:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:04:40 INFO  : Context for 'APU' is selected.
18:04:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:42 INFO  : Context for 'APU' is selected.
18:04:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:04:42 INFO  : 'ps7_init' command is executed.
18:04:42 INFO  : 'ps7_post_config' command is executed.
18:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:43 INFO  : Memory regions updated for context APU
18:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:43 INFO  : 'con' command is executed.
18:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:41:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:42:05 INFO  : Disconnected from the channel tcfchan#36.
18:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:42:08 INFO  : 'jtag frequency' command is executed.
18:42:08 INFO  : Context for 'APU' is selected.
18:42:08 INFO  : System reset is completed.
18:42:11 INFO  : 'after 3000' command is executed.
18:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:42:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:42:13 INFO  : Context for 'APU' is selected.
18:42:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:42:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:15 INFO  : Context for 'APU' is selected.
18:42:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:42:15 INFO  : 'ps7_init' command is executed.
18:42:15 INFO  : 'ps7_post_config' command is executed.
18:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:15 INFO  : Memory regions updated for context APU
18:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:15 INFO  : 'con' command is executed.
18:42:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:42:25 INFO  : Disconnected from the channel tcfchan#37.
18:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:42:25 INFO  : 'jtag frequency' command is executed.
18:42:25 INFO  : Context for 'APU' is selected.
18:42:26 INFO  : System reset is completed.
18:42:29 INFO  : 'after 3000' command is executed.
18:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:42:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:42:30 INFO  : Context for 'APU' is selected.
18:42:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:42:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:31 INFO  : Context for 'APU' is selected.
18:42:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:42:32 INFO  : 'ps7_init' command is executed.
18:42:32 INFO  : 'ps7_post_config' command is executed.
18:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:32 INFO  : Memory regions updated for context APU
18:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:32 INFO  : 'con' command is executed.
18:42:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:47:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:47:13 INFO  : Disconnected from the channel tcfchan#38.
18:47:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:47:13 INFO  : 'jtag frequency' command is executed.
18:47:13 INFO  : Context for 'APU' is selected.
18:47:13 INFO  : System reset is completed.
18:47:16 INFO  : 'after 3000' command is executed.
18:47:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:47:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:47:17 INFO  : Context for 'APU' is selected.
18:47:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:47:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:19 INFO  : Context for 'APU' is selected.
18:47:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:47:19 INFO  : 'ps7_init' command is executed.
18:47:19 INFO  : 'ps7_post_config' command is executed.
18:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:20 INFO  : Memory regions updated for context APU
18:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:20 INFO  : 'con' command is executed.
18:47:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:48:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:49:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:49:06 INFO  : Disconnected from the channel tcfchan#39.
18:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:49:07 INFO  : 'jtag frequency' command is executed.
18:49:07 INFO  : Context for 'APU' is selected.
18:49:07 INFO  : System reset is completed.
18:49:10 INFO  : 'after 3000' command is executed.
18:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:49:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:49:11 INFO  : Context for 'APU' is selected.
18:49:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:49:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:13 INFO  : Context for 'APU' is selected.
18:49:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:49:13 INFO  : 'ps7_init' command is executed.
18:49:13 INFO  : 'ps7_post_config' command is executed.
18:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:13 INFO  : Memory regions updated for context APU
18:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:13 INFO  : 'con' command is executed.
18:49:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:50:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:50:27 INFO  : Disconnected from the channel tcfchan#40.
18:50:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:50:28 INFO  : 'jtag frequency' command is executed.
18:50:28 INFO  : Context for 'APU' is selected.
18:50:28 INFO  : System reset is completed.
18:50:31 INFO  : 'after 3000' command is executed.
18:50:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:50:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:50:32 INFO  : Context for 'APU' is selected.
18:50:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:50:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:34 INFO  : Context for 'APU' is selected.
18:50:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:50:34 INFO  : 'ps7_init' command is executed.
18:50:34 INFO  : 'ps7_post_config' command is executed.
18:50:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:34 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:35 INFO  : Memory regions updated for context APU
18:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:35 INFO  : 'con' command is executed.
18:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:50:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:50:41 INFO  : Disconnected from the channel tcfchan#41.
18:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:50:41 INFO  : 'jtag frequency' command is executed.
18:50:41 INFO  : Context for 'APU' is selected.
18:50:42 INFO  : System reset is completed.
18:50:45 INFO  : 'after 3000' command is executed.
18:50:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:50:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:50:46 INFO  : Context for 'APU' is selected.
18:50:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:47 INFO  : Context for 'APU' is selected.
18:50:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:50:48 INFO  : 'ps7_init' command is executed.
18:50:48 INFO  : 'ps7_post_config' command is executed.
18:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:48 INFO  : Memory regions updated for context APU
18:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:48 INFO  : 'con' command is executed.
18:50:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:51:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:51:23 INFO  : Disconnected from the channel tcfchan#42.
18:51:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:51:23 INFO  : 'jtag frequency' command is executed.
18:51:23 INFO  : Context for 'APU' is selected.
18:51:24 INFO  : System reset is completed.
18:51:27 INFO  : 'after 3000' command is executed.
18:51:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:51:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:51:28 INFO  : Context for 'APU' is selected.
18:51:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:51:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:30 INFO  : Context for 'APU' is selected.
18:51:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:51:30 INFO  : 'ps7_init' command is executed.
18:51:30 INFO  : 'ps7_post_config' command is executed.
18:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:30 INFO  : Memory regions updated for context APU
18:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:30 INFO  : 'con' command is executed.
18:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:52:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:52:33 INFO  : Disconnected from the channel tcfchan#43.
18:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:52:34 INFO  : 'jtag frequency' command is executed.
18:52:34 INFO  : Context for 'APU' is selected.
18:52:34 INFO  : System reset is completed.
18:52:37 INFO  : 'after 3000' command is executed.
18:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:52:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:52:38 INFO  : Context for 'APU' is selected.
18:52:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:40 INFO  : Context for 'APU' is selected.
18:52:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:52:40 INFO  : 'ps7_init' command is executed.
18:52:40 INFO  : 'ps7_post_config' command is executed.
18:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:40 INFO  : Memory regions updated for context APU
18:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:40 INFO  : 'con' command is executed.
18:52:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:53:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:53:28 INFO  : Disconnected from the channel tcfchan#44.
18:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:53:29 INFO  : 'jtag frequency' command is executed.
18:53:29 INFO  : Context for 'APU' is selected.
18:53:29 INFO  : System reset is completed.
18:53:32 INFO  : 'after 3000' command is executed.
18:53:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:53:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:53:33 INFO  : Context for 'APU' is selected.
18:53:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:35 INFO  : Context for 'APU' is selected.
18:53:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:53:35 INFO  : 'ps7_init' command is executed.
18:53:35 INFO  : 'ps7_post_config' command is executed.
18:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:35 INFO  : Memory regions updated for context APU
18:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:35 INFO  : 'con' command is executed.
18:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:53:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:53:46 INFO  : Disconnected from the channel tcfchan#45.
18:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:53:46 INFO  : 'jtag frequency' command is executed.
18:53:46 INFO  : Context for 'APU' is selected.
18:53:46 INFO  : System reset is completed.
18:53:49 INFO  : 'after 3000' command is executed.
18:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:53:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:53:51 INFO  : Context for 'APU' is selected.
18:53:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:53:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:52 INFO  : Context for 'APU' is selected.
18:53:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:53:53 INFO  : 'ps7_init' command is executed.
18:53:53 INFO  : 'ps7_post_config' command is executed.
18:53:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:53 INFO  : Memory regions updated for context APU
18:53:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:53 INFO  : 'con' command is executed.
18:53:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:55:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:55:04 INFO  : Disconnected from the channel tcfchan#46.
18:55:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:55:04 INFO  : 'jtag frequency' command is executed.
18:55:04 INFO  : Context for 'APU' is selected.
18:55:04 INFO  : System reset is completed.
18:55:07 INFO  : 'after 3000' command is executed.
18:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:55:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:55:09 INFO  : Context for 'APU' is selected.
18:55:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:10 INFO  : Context for 'APU' is selected.
18:55:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:55:11 INFO  : 'ps7_init' command is executed.
18:55:11 INFO  : 'ps7_post_config' command is executed.
18:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:11 INFO  : Memory regions updated for context APU
18:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:11 INFO  : 'con' command is executed.
18:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:58:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:58:38 INFO  : Disconnected from the channel tcfchan#47.
18:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:58:38 INFO  : 'jtag frequency' command is executed.
18:58:38 INFO  : Context for 'APU' is selected.
18:58:38 INFO  : System reset is completed.
18:58:41 INFO  : 'after 3000' command is executed.
18:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:58:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:58:43 INFO  : Context for 'APU' is selected.
18:58:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:58:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:44 INFO  : Context for 'APU' is selected.
18:58:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:58:45 INFO  : 'ps7_init' command is executed.
18:58:45 INFO  : 'ps7_post_config' command is executed.
18:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:46 INFO  : Memory regions updated for context APU
18:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:46 INFO  : 'con' command is executed.
18:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:59:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:59:06 INFO  : Disconnected from the channel tcfchan#48.
18:59:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:59:06 INFO  : 'jtag frequency' command is executed.
18:59:06 INFO  : Context for 'APU' is selected.
18:59:06 INFO  : System reset is completed.
18:59:09 INFO  : 'after 3000' command is executed.
18:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:59:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:59:11 INFO  : Context for 'APU' is selected.
18:59:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:59:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:12 INFO  : Context for 'APU' is selected.
18:59:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:59:13 INFO  : 'ps7_init' command is executed.
18:59:13 INFO  : 'ps7_post_config' command is executed.
18:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:13 INFO  : Memory regions updated for context APU
18:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:13 INFO  : 'con' command is executed.
18:59:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:59:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:59:38 INFO  : Disconnected from the channel tcfchan#49.
18:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:59:38 INFO  : 'jtag frequency' command is executed.
18:59:38 INFO  : Context for 'APU' is selected.
18:59:38 INFO  : System reset is completed.
18:59:41 INFO  : 'after 3000' command is executed.
18:59:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:59:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:59:43 INFO  : Context for 'APU' is selected.
18:59:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:59:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:44 INFO  : Context for 'APU' is selected.
18:59:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:59:45 INFO  : 'ps7_init' command is executed.
18:59:45 INFO  : 'ps7_post_config' command is executed.
18:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:45 INFO  : Memory regions updated for context APU
18:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:45 INFO  : 'con' command is executed.
18:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:01:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:02:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:02:19 INFO  : Disconnected from the channel tcfchan#50.
19:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:02:20 INFO  : 'jtag frequency' command is executed.
19:02:20 INFO  : Context for 'APU' is selected.
19:02:20 INFO  : System reset is completed.
19:02:23 INFO  : 'after 3000' command is executed.
19:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:02:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:02:24 INFO  : Context for 'APU' is selected.
19:02:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:02:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:25 INFO  : Context for 'APU' is selected.
19:02:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:02:26 INFO  : 'ps7_init' command is executed.
19:02:26 INFO  : 'ps7_post_config' command is executed.
19:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:26 INFO  : Memory regions updated for context APU
19:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:26 INFO  : 'con' command is executed.
19:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:09:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:09:15 INFO  : Disconnected from the channel tcfchan#51.
19:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:09:15 INFO  : 'jtag frequency' command is executed.
19:09:15 INFO  : Context for 'APU' is selected.
19:09:15 INFO  : System reset is completed.
19:09:18 INFO  : 'after 3000' command is executed.
19:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:09:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:09:19 INFO  : Context for 'APU' is selected.
19:09:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:21 INFO  : Context for 'APU' is selected.
19:09:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:09:21 INFO  : 'ps7_init' command is executed.
19:09:21 INFO  : 'ps7_post_config' command is executed.
19:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:22 INFO  : Memory regions updated for context APU
19:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:22 INFO  : 'con' command is executed.
19:09:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:13:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:13:35 INFO  : Disconnected from the channel tcfchan#52.
19:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:13:36 INFO  : 'jtag frequency' command is executed.
19:13:36 INFO  : Context for 'APU' is selected.
19:13:36 INFO  : System reset is completed.
19:13:39 INFO  : 'after 3000' command is executed.
19:13:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:13:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:13:40 INFO  : Context for 'APU' is selected.
19:13:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:13:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:42 INFO  : Context for 'APU' is selected.
19:13:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:13:42 INFO  : 'ps7_init' command is executed.
19:13:42 INFO  : 'ps7_post_config' command is executed.
19:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:42 INFO  : Memory regions updated for context APU
19:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:42 INFO  : 'con' command is executed.
19:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:41:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
10:41:10 INFO  : XSCT server has started successfully.
10:41:10 INFO  : Successfully done setting XSCT server connection channel  
10:41:10 INFO  : plnx-install-location is set to ''
10:41:10 INFO  : Successfully done setting workspace for the tool. 
10:41:13 INFO  : Registering command handlers for Vitis TCF services
10:41:18 INFO  : Successfully done query RDI_DATADIR 
10:43:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:44:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:44:02 INFO  : 'jtag frequency' command is executed.
10:44:02 INFO  : Context for 'APU' is selected.
10:44:02 INFO  : System reset is completed.
10:44:05 INFO  : 'after 3000' command is executed.
10:44:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:44:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:44:07 INFO  : Context for 'APU' is selected.
10:44:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:44:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:07 INFO  : Context for 'APU' is selected.
10:44:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:44:07 INFO  : 'ps7_init' command is executed.
10:44:07 INFO  : 'ps7_post_config' command is executed.
10:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:07 INFO  : Memory regions updated for context APU
10:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:07 INFO  : 'con' command is executed.
10:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:49:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:49:38 INFO  : Disconnected from the channel tcfchan#1.
10:49:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:49:38 INFO  : 'jtag frequency' command is executed.
10:49:38 INFO  : Context for 'APU' is selected.
10:49:38 INFO  : System reset is completed.
10:49:41 INFO  : 'after 3000' command is executed.
10:49:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:49:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:49:43 INFO  : Context for 'APU' is selected.
10:49:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:49:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:44 INFO  : Context for 'APU' is selected.
10:49:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:49:44 INFO  : 'ps7_init' command is executed.
10:49:44 INFO  : 'ps7_post_config' command is executed.
10:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:44 INFO  : Memory regions updated for context APU
10:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:44 INFO  : 'con' command is executed.
10:49:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:49:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:51:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:51:14 INFO  : Disconnected from the channel tcfchan#2.
10:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:51:14 INFO  : 'jtag frequency' command is executed.
10:51:14 INFO  : Context for 'APU' is selected.
10:51:14 INFO  : System reset is completed.
10:51:17 INFO  : 'after 3000' command is executed.
10:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:51:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:51:18 INFO  : Context for 'APU' is selected.
10:51:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:19 INFO  : Context for 'APU' is selected.
10:51:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:51:20 INFO  : 'ps7_init' command is executed.
10:51:20 INFO  : 'ps7_post_config' command is executed.
10:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:20 INFO  : Memory regions updated for context APU
10:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:20 INFO  : 'con' command is executed.
10:51:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:51:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:01:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:01:31 INFO  : Disconnected from the channel tcfchan#3.
11:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:01:31 INFO  : 'jtag frequency' command is executed.
11:01:31 INFO  : Context for 'APU' is selected.
11:01:31 INFO  : System reset is completed.
11:01:34 INFO  : 'after 3000' command is executed.
11:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:01:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:01:36 INFO  : Context for 'APU' is selected.
11:01:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:37 INFO  : Context for 'APU' is selected.
11:01:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:01:37 INFO  : 'ps7_init' command is executed.
11:01:37 INFO  : 'ps7_post_config' command is executed.
11:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:38 INFO  : Memory regions updated for context APU
11:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:38 INFO  : 'con' command is executed.
11:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:01:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:04:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:04:09 INFO  : Disconnected from the channel tcfchan#4.
11:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:04:10 INFO  : 'jtag frequency' command is executed.
11:04:10 INFO  : Context for 'APU' is selected.
11:04:10 INFO  : System reset is completed.
11:04:13 INFO  : 'after 3000' command is executed.
11:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:04:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:04:14 INFO  : Context for 'APU' is selected.
11:04:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:15 INFO  : Context for 'APU' is selected.
11:04:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:04:16 INFO  : 'ps7_init' command is executed.
11:04:16 INFO  : 'ps7_post_config' command is executed.
11:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:16 INFO  : Memory regions updated for context APU
11:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:16 INFO  : 'con' command is executed.
11:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:04:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:10:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:10:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:10:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:10:43 INFO  : Disconnected from the channel tcfchan#5.
11:10:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:10:44 INFO  : 'jtag frequency' command is executed.
11:10:44 INFO  : Context for 'APU' is selected.
11:10:44 INFO  : System reset is completed.
11:10:47 INFO  : 'after 3000' command is executed.
11:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:10:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:10:48 INFO  : Context for 'APU' is selected.
11:10:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:10:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:49 INFO  : Context for 'APU' is selected.
11:10:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:10:49 INFO  : 'ps7_init' command is executed.
11:10:49 INFO  : 'ps7_post_config' command is executed.
11:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:50 INFO  : Memory regions updated for context APU
11:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:50 INFO  : 'con' command is executed.
11:10:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:10:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:12:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:12:07 INFO  : Disconnected from the channel tcfchan#6.
11:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:12:07 INFO  : 'jtag frequency' command is executed.
11:12:07 INFO  : Context for 'APU' is selected.
11:12:07 INFO  : System reset is completed.
11:12:10 INFO  : 'after 3000' command is executed.
11:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:12:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:12:12 INFO  : Context for 'APU' is selected.
11:12:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:12:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:13 INFO  : Context for 'APU' is selected.
11:12:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:12:13 INFO  : 'ps7_init' command is executed.
11:12:13 INFO  : 'ps7_post_config' command is executed.
11:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:14 INFO  : Memory regions updated for context APU
11:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:14 INFO  : 'con' command is executed.
11:12:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:12:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:12:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:12:52 INFO  : Disconnected from the channel tcfchan#7.
11:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:12:52 INFO  : 'jtag frequency' command is executed.
11:12:52 INFO  : Context for 'APU' is selected.
11:12:52 INFO  : System reset is completed.
11:12:55 INFO  : 'after 3000' command is executed.
11:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:12:57 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:12:57 INFO  : Context for 'APU' is selected.
11:12:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:12:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:58 INFO  : Context for 'APU' is selected.
11:12:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:12:59 INFO  : 'ps7_init' command is executed.
11:12:59 INFO  : 'ps7_post_config' command is executed.
11:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:59 INFO  : Memory regions updated for context APU
11:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:59 INFO  : 'con' command is executed.
11:12:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:12:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:13:08 INFO  : Disconnected from the channel tcfchan#8.
11:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:13:08 INFO  : 'jtag frequency' command is executed.
11:13:08 INFO  : Context for 'APU' is selected.
11:13:08 INFO  : System reset is completed.
11:13:11 INFO  : 'after 3000' command is executed.
11:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:13:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:13:13 INFO  : Context for 'APU' is selected.
11:13:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:14 INFO  : Context for 'APU' is selected.
11:13:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:13:14 INFO  : 'ps7_init' command is executed.
11:13:14 INFO  : 'ps7_post_config' command is executed.
11:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:15 INFO  : Memory regions updated for context APU
11:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:15 INFO  : 'con' command is executed.
11:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:13:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:14:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:14:03 INFO  : Disconnected from the channel tcfchan#9.
11:14:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:14:03 INFO  : 'jtag frequency' command is executed.
11:14:03 INFO  : Context for 'APU' is selected.
11:14:04 INFO  : System reset is completed.
11:14:07 INFO  : 'after 3000' command is executed.
11:14:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:14:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:14:08 INFO  : Context for 'APU' is selected.
11:14:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:14:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:09 INFO  : Context for 'APU' is selected.
11:14:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:14:10 INFO  : 'ps7_init' command is executed.
11:14:10 INFO  : 'ps7_post_config' command is executed.
11:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:10 INFO  : Memory regions updated for context APU
11:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:10 INFO  : 'con' command is executed.
11:14:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:14:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:15:00 INFO  : Disconnected from the channel tcfchan#10.
11:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:15:00 INFO  : 'jtag frequency' command is executed.
11:15:00 INFO  : Context for 'APU' is selected.
11:15:00 INFO  : System reset is completed.
11:15:03 INFO  : 'after 3000' command is executed.
11:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:15:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:15:04 INFO  : Context for 'APU' is selected.
11:15:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:15:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:06 INFO  : Context for 'APU' is selected.
11:15:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:15:06 INFO  : 'ps7_init' command is executed.
11:15:06 INFO  : 'ps7_post_config' command is executed.
11:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:06 INFO  : Memory regions updated for context APU
11:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:06 INFO  : 'con' command is executed.
11:15:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:15:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:16:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:16:12 INFO  : Disconnected from the channel tcfchan#11.
11:16:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:12 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:16:12 INFO  : 'jtag frequency' command is executed.
11:16:12 INFO  : Context for 'APU' is selected.
11:16:13 INFO  : System reset is completed.
11:16:16 INFO  : 'after 3000' command is executed.
11:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:16:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:16:17 INFO  : Context for 'APU' is selected.
11:16:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:16:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:18 INFO  : Context for 'APU' is selected.
11:16:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:16:18 INFO  : 'ps7_init' command is executed.
11:16:18 INFO  : 'ps7_post_config' command is executed.
11:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:19 INFO  : Memory regions updated for context APU
11:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:19 INFO  : 'con' command is executed.
11:16:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:16:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:18:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:18:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:18:21 INFO  : Disconnected from the channel tcfchan#12.
11:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:18:22 INFO  : 'jtag frequency' command is executed.
11:18:22 INFO  : Context for 'APU' is selected.
11:18:22 INFO  : System reset is completed.
11:18:25 INFO  : 'after 3000' command is executed.
11:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:18:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:18:26 INFO  : Context for 'APU' is selected.
11:18:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:27 INFO  : Context for 'APU' is selected.
11:18:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:18:28 INFO  : 'ps7_init' command is executed.
11:18:28 INFO  : 'ps7_post_config' command is executed.
11:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:28 INFO  : Memory regions updated for context APU
11:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:28 INFO  : 'con' command is executed.
11:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:20:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:20:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:20:39 INFO  : Disconnected from the channel tcfchan#13.
11:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:20:39 INFO  : 'jtag frequency' command is executed.
11:20:39 INFO  : Context for 'APU' is selected.
11:20:40 INFO  : System reset is completed.
11:20:43 INFO  : 'after 3000' command is executed.
11:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:20:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:20:44 INFO  : Context for 'APU' is selected.
11:20:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:20:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:45 INFO  : Context for 'APU' is selected.
11:20:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:20:45 INFO  : 'ps7_init' command is executed.
11:20:45 INFO  : 'ps7_post_config' command is executed.
11:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:46 INFO  : Memory regions updated for context APU
11:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:46 INFO  : 'con' command is executed.
11:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:20:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:21:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:21:29 INFO  : Disconnected from the channel tcfchan#14.
11:21:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:21:29 INFO  : 'jtag frequency' command is executed.
11:21:29 INFO  : Context for 'APU' is selected.
11:21:29 INFO  : System reset is completed.
11:21:32 INFO  : 'after 3000' command is executed.
11:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:21:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:21:34 INFO  : Context for 'APU' is selected.
11:21:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:21:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:35 INFO  : Context for 'APU' is selected.
11:21:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:21:35 INFO  : 'ps7_init' command is executed.
11:21:35 INFO  : 'ps7_post_config' command is executed.
11:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:36 INFO  : Memory regions updated for context APU
11:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:36 INFO  : 'con' command is executed.
11:21:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:21:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:22:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:23:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:23:05 INFO  : Disconnected from the channel tcfchan#15.
11:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:23:05 INFO  : 'jtag frequency' command is executed.
11:23:05 INFO  : Context for 'APU' is selected.
11:23:05 INFO  : System reset is completed.
11:23:08 INFO  : 'after 3000' command is executed.
11:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:23:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:23:10 INFO  : Context for 'APU' is selected.
11:23:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:23:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:11 INFO  : Context for 'APU' is selected.
11:23:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:23:11 INFO  : 'ps7_init' command is executed.
11:23:11 INFO  : 'ps7_post_config' command is executed.
11:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:11 INFO  : Memory regions updated for context APU
11:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:12 INFO  : 'con' command is executed.
11:23:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:23:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:24:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:24:39 INFO  : Disconnected from the channel tcfchan#16.
11:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:24:39 INFO  : 'jtag frequency' command is executed.
11:24:39 INFO  : Context for 'APU' is selected.
11:24:39 INFO  : System reset is completed.
11:24:42 INFO  : 'after 3000' command is executed.
11:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:24:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:24:44 INFO  : Context for 'APU' is selected.
11:24:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:45 INFO  : Context for 'APU' is selected.
11:24:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:24:45 INFO  : 'ps7_init' command is executed.
11:24:45 INFO  : 'ps7_post_config' command is executed.
11:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:46 INFO  : Memory regions updated for context APU
11:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:46 INFO  : 'con' command is executed.
11:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:26:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:26:10 INFO  : Disconnected from the channel tcfchan#17.
11:26:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:26:10 INFO  : 'jtag frequency' command is executed.
11:26:10 INFO  : Context for 'APU' is selected.
11:26:10 INFO  : System reset is completed.
11:26:13 INFO  : 'after 3000' command is executed.
11:26:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:26:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:26:15 INFO  : Context for 'APU' is selected.
11:26:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:26:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:16 INFO  : Context for 'APU' is selected.
11:26:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:26:16 INFO  : 'ps7_init' command is executed.
11:26:16 INFO  : 'ps7_post_config' command is executed.
11:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:17 INFO  : Memory regions updated for context APU
11:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:17 INFO  : 'con' command is executed.
11:26:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:26:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:27:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:27:48 INFO  : Disconnected from the channel tcfchan#18.
11:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:27:48 INFO  : 'jtag frequency' command is executed.
11:27:48 INFO  : Context for 'APU' is selected.
11:27:48 INFO  : System reset is completed.
11:27:51 INFO  : 'after 3000' command is executed.
11:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:27:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:27:53 INFO  : Context for 'APU' is selected.
11:27:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:27:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:54 INFO  : Context for 'APU' is selected.
11:27:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:27:54 INFO  : 'ps7_init' command is executed.
11:27:55 INFO  : 'ps7_post_config' command is executed.
11:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:55 INFO  : Memory regions updated for context APU
11:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:55 INFO  : 'con' command is executed.
11:27:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:27:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:29:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:29:12 INFO  : Disconnected from the channel tcfchan#19.
11:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:29:13 INFO  : 'jtag frequency' command is executed.
11:29:13 INFO  : Context for 'APU' is selected.
11:29:13 INFO  : System reset is completed.
11:29:16 INFO  : 'after 3000' command is executed.
11:29:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:29:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:29:17 INFO  : Context for 'APU' is selected.
11:29:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:18 INFO  : Context for 'APU' is selected.
11:29:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:29:19 INFO  : 'ps7_init' command is executed.
11:29:19 INFO  : 'ps7_post_config' command is executed.
11:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:19 INFO  : Memory regions updated for context APU
11:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:19 INFO  : 'con' command is executed.
11:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:31:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:32:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:35:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:35:35 INFO  : Disconnected from the channel tcfchan#20.
11:35:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:35:36 INFO  : 'jtag frequency' command is executed.
11:35:36 INFO  : Context for 'APU' is selected.
11:35:36 INFO  : System reset is completed.
11:35:39 INFO  : 'after 3000' command is executed.
11:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:35:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:35:40 INFO  : Context for 'APU' is selected.
11:35:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:41 INFO  : Context for 'APU' is selected.
11:35:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:35:42 INFO  : 'ps7_init' command is executed.
11:35:42 INFO  : 'ps7_post_config' command is executed.
11:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:42 INFO  : Memory regions updated for context APU
11:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:42 INFO  : 'con' command is executed.
11:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:39:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:39:38 INFO  : Disconnected from the channel tcfchan#21.
11:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:39:38 INFO  : 'jtag frequency' command is executed.
11:39:38 INFO  : Context for 'APU' is selected.
11:39:38 INFO  : System reset is completed.
11:39:41 INFO  : 'after 3000' command is executed.
11:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:39:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:39:43 INFO  : Context for 'APU' is selected.
11:39:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:44 INFO  : Context for 'APU' is selected.
11:39:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:39:45 INFO  : 'ps7_init' command is executed.
11:39:45 INFO  : 'ps7_post_config' command is executed.
11:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:45 INFO  : Memory regions updated for context APU
11:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:45 INFO  : 'con' command is executed.
11:39:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:39:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:40:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:40:59 INFO  : Disconnected from the channel tcfchan#22.
11:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:40:59 INFO  : 'jtag frequency' command is executed.
11:40:59 INFO  : Context for 'APU' is selected.
11:41:00 INFO  : System reset is completed.
11:41:03 INFO  : 'after 3000' command is executed.
11:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:41:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:41:04 INFO  : Context for 'APU' is selected.
11:41:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:05 INFO  : Context for 'APU' is selected.
11:41:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:41:06 INFO  : 'ps7_init' command is executed.
11:41:06 INFO  : 'ps7_post_config' command is executed.
11:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:06 INFO  : Memory regions updated for context APU
11:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:06 INFO  : 'con' command is executed.
11:41:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:41:17 INFO  : Disconnected from the channel tcfchan#23.
11:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:41:18 INFO  : 'jtag frequency' command is executed.
11:41:18 INFO  : Context for 'APU' is selected.
11:41:18 INFO  : System reset is completed.
11:41:21 INFO  : 'after 3000' command is executed.
11:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:41:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:41:22 INFO  : Context for 'APU' is selected.
11:41:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:41:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:23 INFO  : Context for 'APU' is selected.
11:41:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:41:24 INFO  : 'ps7_init' command is executed.
11:41:24 INFO  : 'ps7_post_config' command is executed.
11:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:24 INFO  : Memory regions updated for context APU
11:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:24 INFO  : 'con' command is executed.
11:41:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:33:26 INFO  : Hardware specification for platform project 'env1_cora' is updated.
12:33:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:33:44 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:33:44 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
12:33:44 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
12:33:44 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:33:49 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
12:34:04 INFO  : Disconnected from the channel tcfchan#24.
12:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:34:05 INFO  : 'jtag frequency' command is executed.
12:34:05 INFO  : Context for 'APU' is selected.
12:34:05 INFO  : System reset is completed.
12:34:08 INFO  : 'after 3000' command is executed.
12:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:34:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:34:09 INFO  : Context for 'APU' is selected.
12:34:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:34:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:09 INFO  : Context for 'APU' is selected.
12:34:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:34:09 INFO  : 'ps7_init' command is executed.
12:34:09 INFO  : 'ps7_post_config' command is executed.
12:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:10 INFO  : Memory regions updated for context APU
12:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:10 INFO  : 'con' command is executed.
12:34:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:43:30 INFO  : Hardware specification for platform project 'env1_cora' is updated.
15:43:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:43:55 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:43:55 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
15:43:55 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
15:43:55 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:44:01 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
15:46:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:46:29 INFO  : Disconnected from the channel tcfchan#27.
15:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:46:30 INFO  : 'jtag frequency' command is executed.
15:46:30 INFO  : Context for 'APU' is selected.
15:46:30 INFO  : System reset is completed.
15:46:33 INFO  : 'after 3000' command is executed.
15:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:46:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:46:34 INFO  : Context for 'APU' is selected.
15:46:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:46:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:34 INFO  : Context for 'APU' is selected.
15:46:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:46:35 INFO  : 'ps7_init' command is executed.
15:46:35 INFO  : 'ps7_post_config' command is executed.
15:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:35 INFO  : Memory regions updated for context APU
15:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:35 INFO  : 'con' command is executed.
15:46:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:47:18 INFO  : Disconnected from the channel tcfchan#30.
15:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:47:18 INFO  : 'jtag frequency' command is executed.
15:47:19 INFO  : Context for 'APU' is selected.
15:47:19 INFO  : System reset is completed.
15:47:22 INFO  : 'after 3000' command is executed.
15:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:47:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:47:23 INFO  : Context for 'APU' is selected.
15:47:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:47:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:23 INFO  : Context for 'APU' is selected.
15:47:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:47:23 INFO  : 'ps7_init' command is executed.
15:47:23 INFO  : 'ps7_post_config' command is executed.
15:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:23 INFO  : Memory regions updated for context APU
15:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:24 INFO  : 'con' command is executed.
15:47:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:47:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:48:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:48:50 INFO  : Disconnected from the channel tcfchan#31.
15:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:48:50 INFO  : 'jtag frequency' command is executed.
15:48:50 INFO  : Context for 'APU' is selected.
15:48:50 INFO  : System reset is completed.
15:48:53 INFO  : 'after 3000' command is executed.
15:48:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:48:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:48:55 INFO  : Context for 'APU' is selected.
15:48:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:55 INFO  : Context for 'APU' is selected.
15:48:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:48:55 INFO  : 'ps7_init' command is executed.
15:48:55 INFO  : 'ps7_post_config' command is executed.
15:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:55 INFO  : Memory regions updated for context APU
15:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:55 INFO  : 'con' command is executed.
15:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:25:15 INFO  : Hardware specification for platform project 'env1_cora' is updated.
16:25:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:25:39 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:25:39 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
16:25:39 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
16:25:39 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:25:46 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
16:26:02 INFO  : Disconnected from the channel tcfchan#32.
16:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:26:02 INFO  : 'jtag frequency' command is executed.
16:26:02 INFO  : Context for 'APU' is selected.
16:26:02 INFO  : System reset is completed.
16:26:05 INFO  : 'after 3000' command is executed.
16:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:26:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:26:07 INFO  : Context for 'APU' is selected.
16:26:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:26:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:07 INFO  : Context for 'APU' is selected.
16:26:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:26:07 INFO  : 'ps7_init' command is executed.
16:26:07 INFO  : 'ps7_post_config' command is executed.
16:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:07 INFO  : Memory regions updated for context APU
16:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:07 INFO  : 'con' command is executed.
16:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:34:10 INFO  : Hardware specification for platform project 'env1_cora' is updated.
16:34:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:34:51 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:34:51 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
16:34:51 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
16:34:51 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:34:57 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
16:36:26 INFO  : Disconnected from the channel tcfchan#35.
16:36:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:36:26 INFO  : 'jtag frequency' command is executed.
16:36:26 INFO  : Context for 'APU' is selected.
16:36:26 INFO  : System reset is completed.
16:36:29 INFO  : 'after 3000' command is executed.
16:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:36:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:36:31 INFO  : Context for 'APU' is selected.
16:36:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:36:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:31 INFO  : Context for 'APU' is selected.
16:36:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:36:32 INFO  : 'ps7_init' command is executed.
16:36:32 INFO  : 'ps7_post_config' command is executed.
16:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:32 INFO  : Memory regions updated for context APU
16:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:32 INFO  : 'con' command is executed.
16:36:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:47:54 INFO  : Hardware specification for platform project 'env1_cora' is updated.
16:48:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:48:27 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:48:27 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
16:48:27 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
16:48:27 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:48:32 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
16:50:09 INFO  : Disconnected from the channel tcfchan#39.
16:50:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:50:10 INFO  : 'jtag frequency' command is executed.
16:50:10 INFO  : Context for 'APU' is selected.
16:50:10 INFO  : System reset is completed.
16:50:13 INFO  : 'after 3000' command is executed.
16:50:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:50:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:50:14 INFO  : Context for 'APU' is selected.
16:50:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:50:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:14 INFO  : Context for 'APU' is selected.
16:50:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:50:14 INFO  : 'ps7_init' command is executed.
16:50:14 INFO  : 'ps7_post_config' command is executed.
16:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:15 INFO  : Memory regions updated for context APU
16:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:15 INFO  : 'con' command is executed.
16:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:50:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:10:59 INFO  : Hardware specification for platform project 'env1_cora' is updated.
17:11:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:11:16 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:11:16 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:11:16 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
17:11:16 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:11:23 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
17:11:36 INFO  : Disconnected from the channel tcfchan#42.
17:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:11:37 INFO  : 'jtag frequency' command is executed.
17:11:37 INFO  : Context for 'APU' is selected.
17:11:37 INFO  : System reset is completed.
17:11:40 INFO  : 'after 3000' command is executed.
17:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:11:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:11:41 INFO  : Context for 'APU' is selected.
17:11:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:11:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:41 INFO  : Context for 'APU' is selected.
17:11:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:11:41 INFO  : 'ps7_init' command is executed.
17:11:41 INFO  : 'ps7_post_config' command is executed.
17:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:42 INFO  : Memory regions updated for context APU
17:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:42 INFO  : 'con' command is executed.
17:11:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:21:38 INFO  : Hardware specification for platform project 'env1_cora' is updated.
17:21:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:22:03 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:22:03 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:22:03 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
17:22:03 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:22:08 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
17:22:34 INFO  : Disconnected from the channel tcfchan#45.
17:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:22:35 INFO  : 'jtag frequency' command is executed.
17:22:35 INFO  : Context for 'APU' is selected.
17:22:35 INFO  : System reset is completed.
17:22:38 INFO  : 'after 3000' command is executed.
17:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:22:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:22:39 INFO  : Context for 'APU' is selected.
17:22:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:39 INFO  : Context for 'APU' is selected.
17:22:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:22:40 INFO  : 'ps7_init' command is executed.
17:22:40 INFO  : 'ps7_post_config' command is executed.
17:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:40 INFO  : Memory regions updated for context APU
17:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:40 INFO  : 'con' command is executed.
17:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:23:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:23:25 INFO  : Disconnected from the channel tcfchan#48.
17:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:23:25 INFO  : 'jtag frequency' command is executed.
17:23:25 INFO  : Context for 'APU' is selected.
17:23:25 INFO  : System reset is completed.
17:23:28 INFO  : 'after 3000' command is executed.
17:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:23:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:23:29 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:29 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:23:30 INFO  : 'ps7_init' command is executed.
17:23:30 INFO  : 'ps7_post_config' command is executed.
17:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:30 INFO  : Memory regions updated for context APU
17:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:30 INFO  : 'con' command is executed.
17:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:30:14 INFO  : Hardware specification for platform project 'env1_cora' is updated.
17:31:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:31:42 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:31:42 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
17:31:42 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
17:31:42 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:31:49 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
17:32:18 INFO  : Disconnected from the channel tcfchan#49.
17:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:32:18 INFO  : 'jtag frequency' command is executed.
17:32:18 INFO  : Context for 'APU' is selected.
17:32:18 INFO  : System reset is completed.
17:32:22 INFO  : 'after 3000' command is executed.
17:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:32:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:32:23 INFO  : Context for 'APU' is selected.
17:32:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:32:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:23 INFO  : Context for 'APU' is selected.
17:32:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:32:24 INFO  : 'ps7_init' command is executed.
17:32:24 INFO  : 'ps7_post_config' command is executed.
17:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:24 INFO  : Memory regions updated for context APU
17:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:24 INFO  : 'con' command is executed.
17:32:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:32:34 INFO  : Disconnected from the channel tcfchan#52.
17:32:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:32:34 INFO  : 'jtag frequency' command is executed.
17:32:34 INFO  : Context for 'APU' is selected.
17:32:34 INFO  : System reset is completed.
17:32:37 INFO  : 'after 3000' command is executed.
17:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:32:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:32:38 INFO  : Context for 'APU' is selected.
17:32:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:32:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:38 INFO  : Context for 'APU' is selected.
17:32:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:32:38 INFO  : 'ps7_init' command is executed.
17:32:38 INFO  : 'ps7_post_config' command is executed.
17:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:39 INFO  : Memory regions updated for context APU
17:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:39 INFO  : 'con' command is executed.
17:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:40:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:40:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:40:56 INFO  : Disconnected from the channel tcfchan#53.
17:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:40:56 INFO  : 'jtag frequency' command is executed.
17:40:56 INFO  : Context for 'APU' is selected.
17:40:56 INFO  : System reset is completed.
17:40:59 INFO  : 'after 3000' command is executed.
17:40:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:41:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:41:00 INFO  : Context for 'APU' is selected.
17:41:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:00 INFO  : Context for 'APU' is selected.
17:41:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:41:01 INFO  : 'ps7_init' command is executed.
17:41:01 INFO  : 'ps7_post_config' command is executed.
17:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:01 INFO  : Memory regions updated for context APU
17:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:01 INFO  : 'con' command is executed.
17:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:45:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:45:58 INFO  : Disconnected from the channel tcfchan#54.
17:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:45:58 INFO  : 'jtag frequency' command is executed.
17:45:58 INFO  : Context for 'APU' is selected.
17:45:58 INFO  : System reset is completed.
17:46:01 INFO  : 'after 3000' command is executed.
17:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:46:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:46:02 INFO  : Context for 'APU' is selected.
17:46:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:46:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:02 INFO  : Context for 'APU' is selected.
17:46:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:46:03 INFO  : 'ps7_init' command is executed.
17:46:03 INFO  : 'ps7_post_config' command is executed.
17:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:03 INFO  : Memory regions updated for context APU
17:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:03 INFO  : 'con' command is executed.
17:46:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:47:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:47:08 INFO  : Disconnected from the channel tcfchan#55.
17:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:47:08 INFO  : 'jtag frequency' command is executed.
17:47:08 INFO  : Context for 'APU' is selected.
17:47:08 INFO  : System reset is completed.
17:47:11 INFO  : 'after 3000' command is executed.
17:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:47:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:47:13 INFO  : Context for 'APU' is selected.
17:47:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:47:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:13 INFO  : Context for 'APU' is selected.
17:47:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:47:13 INFO  : 'ps7_init' command is executed.
17:47:13 INFO  : 'ps7_post_config' command is executed.
17:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:13 INFO  : Memory regions updated for context APU
17:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:13 INFO  : 'con' command is executed.
17:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:47:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:47:27 INFO  : Disconnected from the channel tcfchan#56.
17:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:47:28 INFO  : 'jtag frequency' command is executed.
17:47:28 INFO  : Context for 'APU' is selected.
17:47:28 INFO  : System reset is completed.
17:47:31 INFO  : 'after 3000' command is executed.
17:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:47:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:47:32 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:32 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:47:32 INFO  : 'ps7_init' command is executed.
17:47:32 INFO  : 'ps7_post_config' command is executed.
17:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:33 INFO  : Memory regions updated for context APU
17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : 'con' command is executed.
17:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:48:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:48:16 INFO  : Disconnected from the channel tcfchan#57.
17:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:48:16 INFO  : 'jtag frequency' command is executed.
17:48:16 INFO  : Context for 'APU' is selected.
17:48:16 INFO  : System reset is completed.
17:48:19 INFO  : 'after 3000' command is executed.
17:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:48:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:48:20 INFO  : Context for 'APU' is selected.
17:48:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:20 INFO  : Context for 'APU' is selected.
17:48:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:48:21 INFO  : 'ps7_init' command is executed.
17:48:21 INFO  : 'ps7_post_config' command is executed.
17:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:21 INFO  : Memory regions updated for context APU
17:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:21 INFO  : 'con' command is executed.
17:48:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:48:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:50:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:51:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:51:25 INFO  : Disconnected from the channel tcfchan#58.
17:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:51:25 INFO  : 'jtag frequency' command is executed.
17:51:25 INFO  : Context for 'APU' is selected.
17:51:25 INFO  : System reset is completed.
17:51:28 INFO  : 'after 3000' command is executed.
17:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:51:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:51:29 INFO  : Context for 'APU' is selected.
17:51:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:51:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:29 INFO  : Context for 'APU' is selected.
17:51:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:51:30 INFO  : 'ps7_init' command is executed.
17:51:30 INFO  : 'ps7_post_config' command is executed.
17:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:30 INFO  : Memory regions updated for context APU
17:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:30 INFO  : 'con' command is executed.
17:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:51:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:51:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:51:55 INFO  : Disconnected from the channel tcfchan#59.
17:51:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:51:55 INFO  : 'jtag frequency' command is executed.
17:51:55 INFO  : Context for 'APU' is selected.
17:51:55 INFO  : System reset is completed.
17:51:58 INFO  : 'after 3000' command is executed.
17:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:52:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:52:00 INFO  : Context for 'APU' is selected.
17:52:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:52:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:00 INFO  : Context for 'APU' is selected.
17:52:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:52:00 INFO  : 'ps7_init' command is executed.
17:52:00 INFO  : 'ps7_post_config' command is executed.
17:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:00 INFO  : Memory regions updated for context APU
17:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:00 INFO  : 'con' command is executed.
17:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:52:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:55:08 INFO  : Disconnected from the channel tcfchan#60.
17:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:55:09 INFO  : 'jtag frequency' command is executed.
17:55:09 INFO  : Context for 'APU' is selected.
17:55:09 INFO  : System reset is completed.
17:55:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:55:12 INFO  : 'after 3000' command is executed.
17:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:55:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:55:13 INFO  : Context for 'APU' is selected.
17:55:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:13 INFO  : Context for 'APU' is selected.
17:55:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:55:13 INFO  : 'ps7_init' command is executed.
17:55:13 INFO  : 'ps7_post_config' command is executed.
17:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:14 INFO  : Memory regions updated for context APU
17:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:14 INFO  : 'con' command is executed.
17:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:56:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:56:07 INFO  : Disconnected from the channel tcfchan#61.
17:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:56:07 INFO  : 'jtag frequency' command is executed.
17:56:07 INFO  : Context for 'APU' is selected.
17:56:07 INFO  : System reset is completed.
17:56:10 INFO  : 'after 3000' command is executed.
17:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:56:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:56:12 INFO  : Context for 'APU' is selected.
17:56:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:12 INFO  : Context for 'APU' is selected.
17:56:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:56:12 INFO  : 'ps7_init' command is executed.
17:56:12 INFO  : 'ps7_post_config' command is executed.
17:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:12 INFO  : Memory regions updated for context APU
17:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:12 INFO  : 'con' command is executed.
17:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:57:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:57:23 INFO  : Disconnected from the channel tcfchan#62.
17:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:57:24 INFO  : 'jtag frequency' command is executed.
17:57:24 INFO  : Context for 'APU' is selected.
17:57:24 INFO  : System reset is completed.
17:57:27 INFO  : 'after 3000' command is executed.
17:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:57:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:57:28 INFO  : Context for 'APU' is selected.
17:57:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:57:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:28 INFO  : Context for 'APU' is selected.
17:57:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:57:29 INFO  : 'ps7_init' command is executed.
17:57:29 INFO  : 'ps7_post_config' command is executed.
17:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:29 INFO  : Memory regions updated for context APU
17:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:29 INFO  : 'con' command is executed.
17:57:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:57:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:57:46 INFO  : Disconnected from the channel tcfchan#63.
17:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:57:46 INFO  : 'jtag frequency' command is executed.
17:57:46 INFO  : Context for 'APU' is selected.
17:57:46 INFO  : System reset is completed.
17:57:49 INFO  : 'after 3000' command is executed.
17:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:57:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:57:51 INFO  : Context for 'APU' is selected.
17:57:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:51 INFO  : Context for 'APU' is selected.
17:57:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:57:51 INFO  : 'ps7_init' command is executed.
17:57:51 INFO  : 'ps7_post_config' command is executed.
17:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:51 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:51 INFO  : Memory regions updated for context APU
17:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:51 INFO  : 'con' command is executed.
17:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:51 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:00:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:00:40 INFO  : Disconnected from the channel tcfchan#64.
18:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:00:40 INFO  : 'jtag frequency' command is executed.
18:00:40 INFO  : Context for 'APU' is selected.
18:00:40 INFO  : System reset is completed.
18:00:43 INFO  : 'after 3000' command is executed.
18:00:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:00:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:00:45 INFO  : Context for 'APU' is selected.
18:00:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:00:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:45 INFO  : Context for 'APU' is selected.
18:00:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:00:45 INFO  : 'ps7_init' command is executed.
18:00:45 INFO  : 'ps7_post_config' command is executed.
18:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:45 INFO  : Memory regions updated for context APU
18:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:45 INFO  : 'con' command is executed.
18:00:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:03:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:03:57 INFO  : Disconnected from the channel tcfchan#65.
18:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:03:57 INFO  : 'jtag frequency' command is executed.
18:03:58 INFO  : Context for 'APU' is selected.
18:03:58 INFO  : System reset is completed.
18:04:01 INFO  : 'after 3000' command is executed.
18:04:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:04:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:04:02 INFO  : Context for 'APU' is selected.
18:04:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:04:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:02 INFO  : Context for 'APU' is selected.
18:04:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:04:02 INFO  : 'ps7_init' command is executed.
18:04:02 INFO  : 'ps7_post_config' command is executed.
18:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:02 INFO  : Memory regions updated for context APU
18:04:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:03 INFO  : 'con' command is executed.
18:04:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:05:15 INFO  : Disconnected from the channel tcfchan#66.
18:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:05:15 INFO  : 'jtag frequency' command is executed.
18:05:15 INFO  : Context for 'APU' is selected.
18:05:15 INFO  : System reset is completed.
18:05:18 INFO  : 'after 3000' command is executed.
18:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:05:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:05:19 INFO  : Context for 'APU' is selected.
18:05:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:05:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:19 INFO  : Context for 'APU' is selected.
18:05:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:05:19 INFO  : 'ps7_init' command is executed.
18:05:19 INFO  : 'ps7_post_config' command is executed.
18:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:20 INFO  : Memory regions updated for context APU
18:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:20 INFO  : 'con' command is executed.
18:05:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:06:06 INFO  : Disconnected from the channel tcfchan#67.
18:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:06:06 INFO  : 'jtag frequency' command is executed.
18:06:06 INFO  : Context for 'APU' is selected.
18:06:06 INFO  : System reset is completed.
18:06:09 INFO  : 'after 3000' command is executed.
18:06:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:06:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:06:11 INFO  : Context for 'APU' is selected.
18:06:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:06:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:11 INFO  : Context for 'APU' is selected.
18:06:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:06:11 INFO  : 'ps7_init' command is executed.
18:06:11 INFO  : 'ps7_post_config' command is executed.
18:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:11 INFO  : Memory regions updated for context APU
18:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:11 INFO  : 'con' command is executed.
18:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:06:50 INFO  : Disconnected from the channel tcfchan#68.
18:06:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:06:50 INFO  : 'jtag frequency' command is executed.
18:06:50 INFO  : Context for 'APU' is selected.
18:06:50 INFO  : System reset is completed.
18:06:53 INFO  : 'after 3000' command is executed.
18:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:06:54 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:06:54 INFO  : Context for 'APU' is selected.
18:06:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:54 INFO  : Context for 'APU' is selected.
18:06:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:06:55 INFO  : 'ps7_init' command is executed.
18:06:55 INFO  : 'ps7_post_config' command is executed.
18:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:55 INFO  : Memory regions updated for context APU
18:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:55 INFO  : 'con' command is executed.
18:06:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:07:22 INFO  : Disconnected from the channel tcfchan#69.
18:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:07:23 INFO  : 'jtag frequency' command is executed.
18:07:23 INFO  : Context for 'APU' is selected.
18:07:23 INFO  : System reset is completed.
18:07:26 INFO  : 'after 3000' command is executed.
18:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:07:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:07:27 INFO  : Context for 'APU' is selected.
18:07:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:27 INFO  : Context for 'APU' is selected.
18:07:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:07:28 INFO  : 'ps7_init' command is executed.
18:07:28 INFO  : 'ps7_post_config' command is executed.
18:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:28 INFO  : Memory regions updated for context APU
18:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:28 INFO  : 'con' command is executed.
18:07:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:07:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:08:34 INFO  : Disconnected from the channel tcfchan#70.
18:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:08:34 INFO  : 'jtag frequency' command is executed.
18:08:34 INFO  : Context for 'APU' is selected.
18:08:34 INFO  : System reset is completed.
18:08:37 INFO  : 'after 3000' command is executed.
18:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:08:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:08:38 INFO  : Context for 'APU' is selected.
18:08:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:08:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:38 INFO  : Context for 'APU' is selected.
18:08:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:08:39 INFO  : 'ps7_init' command is executed.
18:08:39 INFO  : 'ps7_post_config' command is executed.
18:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:39 INFO  : Memory regions updated for context APU
18:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:39 INFO  : 'con' command is executed.
18:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:09:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:09:54 INFO  : Disconnected from the channel tcfchan#71.
18:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:09:54 INFO  : 'jtag frequency' command is executed.
18:09:54 INFO  : Context for 'APU' is selected.
18:09:54 INFO  : System reset is completed.
18:09:57 INFO  : 'after 3000' command is executed.
18:09:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:09:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:09:59 INFO  : Context for 'APU' is selected.
18:09:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:09:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:59 INFO  : Context for 'APU' is selected.
18:09:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:09:59 INFO  : 'ps7_init' command is executed.
18:09:59 INFO  : 'ps7_post_config' command is executed.
18:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:59 INFO  : Memory regions updated for context APU
18:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:59 INFO  : 'con' command is executed.
18:09:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:10:14 INFO  : Disconnected from the channel tcfchan#72.
18:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:10:14 INFO  : 'jtag frequency' command is executed.
18:10:14 INFO  : Context for 'APU' is selected.
18:10:14 INFO  : System reset is completed.
18:10:17 INFO  : 'after 3000' command is executed.
18:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:10:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:10:18 INFO  : Context for 'APU' is selected.
18:10:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:18 INFO  : Context for 'APU' is selected.
18:10:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:10:18 INFO  : 'ps7_init' command is executed.
18:10:18 INFO  : 'ps7_post_config' command is executed.
18:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:19 INFO  : Memory regions updated for context APU
18:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:19 INFO  : 'con' command is executed.
18:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:15:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:15:27 INFO  : Disconnected from the channel tcfchan#73.
18:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:15:27 INFO  : 'jtag frequency' command is executed.
18:15:27 INFO  : Context for 'APU' is selected.
18:15:27 INFO  : System reset is completed.
18:15:30 INFO  : 'after 3000' command is executed.
18:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:15:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:15:32 INFO  : Context for 'APU' is selected.
18:15:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:32 INFO  : Context for 'APU' is selected.
18:15:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:15:32 INFO  : 'ps7_init' command is executed.
18:15:32 INFO  : 'ps7_post_config' command is executed.
18:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:32 INFO  : Memory regions updated for context APU
18:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:32 INFO  : 'con' command is executed.
18:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:16:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:16:41 INFO  : Disconnected from the channel tcfchan#74.
18:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:16:42 INFO  : 'jtag frequency' command is executed.
18:16:42 INFO  : Context for 'APU' is selected.
18:16:42 INFO  : System reset is completed.
18:16:45 INFO  : 'after 3000' command is executed.
18:16:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:16:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:16:46 INFO  : Context for 'APU' is selected.
18:16:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:16:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:46 INFO  : Context for 'APU' is selected.
18:16:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:16:46 INFO  : 'ps7_init' command is executed.
18:16:46 INFO  : 'ps7_post_config' command is executed.
18:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:47 INFO  : Memory regions updated for context APU
18:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:47 INFO  : 'con' command is executed.
18:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:17:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:18:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:18:12 INFO  : Disconnected from the channel tcfchan#75.
18:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:12 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:18:12 INFO  : 'jtag frequency' command is executed.
18:18:12 INFO  : Context for 'APU' is selected.
18:18:12 INFO  : System reset is completed.
18:18:15 INFO  : 'after 3000' command is executed.
18:18:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:18:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:18:17 INFO  : Context for 'APU' is selected.
18:18:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:17 INFO  : Context for 'APU' is selected.
18:18:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:18:17 INFO  : 'ps7_init' command is executed.
18:18:17 INFO  : 'ps7_post_config' command is executed.
18:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:17 INFO  : Memory regions updated for context APU
18:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:17 INFO  : 'con' command is executed.
18:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:55:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:56:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:56:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:56:27 INFO  : Disconnected from the channel tcfchan#76.
18:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:56:27 INFO  : 'jtag frequency' command is executed.
18:56:27 INFO  : Context for 'APU' is selected.
18:56:27 INFO  : System reset is completed.
18:56:30 INFO  : 'after 3000' command is executed.
18:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:56:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:56:32 INFO  : Context for 'APU' is selected.
18:56:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:56:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:32 INFO  : Context for 'APU' is selected.
18:56:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:56:32 INFO  : 'ps7_init' command is executed.
18:56:32 INFO  : 'ps7_post_config' command is executed.
18:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:32 INFO  : Memory regions updated for context APU
18:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:33 INFO  : 'con' command is executed.
18:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:56:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:03:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:03:53 INFO  : Disconnected from the channel tcfchan#77.
19:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:03:53 INFO  : 'jtag frequency' command is executed.
19:03:53 INFO  : Context for 'APU' is selected.
19:03:53 INFO  : System reset is completed.
19:03:56 INFO  : 'after 3000' command is executed.
19:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:03:57 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:03:57 INFO  : Context for 'APU' is selected.
19:03:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:03:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:57 INFO  : Context for 'APU' is selected.
19:03:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:03:58 INFO  : 'ps7_init' command is executed.
19:03:58 INFO  : 'ps7_post_config' command is executed.
19:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:58 INFO  : Memory regions updated for context APU
19:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:59 INFO  : 'con' command is executed.
19:03:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:03:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:04:27 INFO  : Disconnected from the channel tcfchan#78.
19:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:04:27 INFO  : 'jtag frequency' command is executed.
19:04:27 INFO  : Context for 'APU' is selected.
19:04:27 INFO  : System reset is completed.
19:04:30 INFO  : 'after 3000' command is executed.
19:04:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:04:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:04:32 INFO  : Context for 'APU' is selected.
19:04:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:04:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:32 INFO  : Context for 'APU' is selected.
19:04:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:04:32 INFO  : 'ps7_init' command is executed.
19:04:32 INFO  : 'ps7_post_config' command is executed.
19:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:32 INFO  : Memory regions updated for context APU
19:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:32 INFO  : 'con' command is executed.
19:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:04:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:05:50 INFO  : Disconnected from the channel tcfchan#79.
19:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:05:50 INFO  : 'jtag frequency' command is executed.
19:05:50 INFO  : Context for 'APU' is selected.
19:05:50 INFO  : System reset is completed.
19:05:53 INFO  : 'after 3000' command is executed.
19:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:05:54 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:05:54 INFO  : Context for 'APU' is selected.
19:05:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:05:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:54 INFO  : Context for 'APU' is selected.
19:05:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:05:55 INFO  : 'ps7_init' command is executed.
19:05:55 INFO  : 'ps7_post_config' command is executed.
19:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:55 INFO  : Memory regions updated for context APU
19:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:55 INFO  : 'con' command is executed.
19:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:06:28 INFO  : Disconnected from the channel tcfchan#80.
19:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:06:28 INFO  : 'jtag frequency' command is executed.
19:06:28 INFO  : Context for 'APU' is selected.
19:06:28 INFO  : System reset is completed.
19:06:31 INFO  : 'after 3000' command is executed.
19:06:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:06:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:06:32 INFO  : Context for 'APU' is selected.
19:06:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:32 INFO  : Context for 'APU' is selected.
19:06:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:06:33 INFO  : 'ps7_init' command is executed.
19:06:33 INFO  : 'ps7_post_config' command is executed.
19:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:33 INFO  : Memory regions updated for context APU
19:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:33 INFO  : 'con' command is executed.
19:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:07:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:07:32 INFO  : Disconnected from the channel tcfchan#81.
19:07:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:07:33 INFO  : 'jtag frequency' command is executed.
19:07:33 INFO  : Context for 'APU' is selected.
19:07:33 INFO  : System reset is completed.
19:07:36 INFO  : 'after 3000' command is executed.
19:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:07:37 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:07:37 INFO  : Context for 'APU' is selected.
19:07:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:07:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:37 INFO  : Context for 'APU' is selected.
19:07:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:07:38 INFO  : 'ps7_init' command is executed.
19:07:38 INFO  : 'ps7_post_config' command is executed.
19:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:38 INFO  : Memory regions updated for context APU
19:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:38 INFO  : 'con' command is executed.
19:07:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:08:18 INFO  : Disconnected from the channel tcfchan#82.
19:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:08:18 INFO  : 'jtag frequency' command is executed.
19:08:18 INFO  : Context for 'APU' is selected.
19:08:18 INFO  : System reset is completed.
19:08:21 INFO  : 'after 3000' command is executed.
19:08:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:08:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:08:23 INFO  : Context for 'APU' is selected.
19:08:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:23 INFO  : Context for 'APU' is selected.
19:08:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:08:23 INFO  : 'ps7_init' command is executed.
19:08:23 INFO  : 'ps7_post_config' command is executed.
19:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:23 INFO  : Memory regions updated for context APU
19:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:23 INFO  : 'con' command is executed.
19:08:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:08:30 INFO  : Disconnected from the channel tcfchan#83.
19:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:08:30 INFO  : 'jtag frequency' command is executed.
19:08:30 INFO  : Context for 'APU' is selected.
19:08:31 INFO  : System reset is completed.
19:08:34 INFO  : 'after 3000' command is executed.
19:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:08:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:08:35 INFO  : Context for 'APU' is selected.
19:08:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:08:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:35 INFO  : Context for 'APU' is selected.
19:08:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:08:35 INFO  : 'ps7_init' command is executed.
19:08:35 INFO  : 'ps7_post_config' command is executed.
19:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:35 INFO  : Memory regions updated for context APU
19:08:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:36 INFO  : 'con' command is executed.
19:08:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:11:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:11:21 INFO  : Disconnected from the channel tcfchan#84.
19:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:11:22 INFO  : 'jtag frequency' command is executed.
19:11:22 INFO  : Context for 'APU' is selected.
19:11:22 INFO  : System reset is completed.
19:11:25 INFO  : 'after 3000' command is executed.
19:11:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:11:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:11:26 INFO  : Context for 'APU' is selected.
19:11:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:11:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:26 INFO  : Context for 'APU' is selected.
19:11:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:11:26 INFO  : 'ps7_init' command is executed.
19:11:26 INFO  : 'ps7_post_config' command is executed.
19:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:27 INFO  : Memory regions updated for context APU
19:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:27 INFO  : 'con' command is executed.
19:11:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:13:17 INFO  : Disconnected from the channel tcfchan#87.
19:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:13:17 INFO  : 'jtag frequency' command is executed.
19:13:17 INFO  : Context for 'APU' is selected.
19:13:17 INFO  : System reset is completed.
19:13:20 INFO  : 'after 3000' command is executed.
19:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:13:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:13:22 INFO  : Context for 'APU' is selected.
19:13:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:22 INFO  : Context for 'APU' is selected.
19:13:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:13:22 INFO  : 'ps7_init' command is executed.
19:13:22 INFO  : 'ps7_post_config' command is executed.
19:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:22 INFO  : Memory regions updated for context APU
19:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:22 INFO  : 'con' command is executed.
19:13:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:14:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:14:45 INFO  : Disconnected from the channel tcfchan#88.
19:14:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:14:45 INFO  : 'jtag frequency' command is executed.
19:14:45 INFO  : Context for 'APU' is selected.
19:14:45 INFO  : System reset is completed.
19:14:48 INFO  : 'after 3000' command is executed.
19:14:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:14:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:14:49 INFO  : Context for 'APU' is selected.
19:14:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:14:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:49 INFO  : Context for 'APU' is selected.
19:14:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:14:50 INFO  : 'ps7_init' command is executed.
19:14:50 INFO  : 'ps7_post_config' command is executed.
19:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:50 INFO  : Memory regions updated for context APU
19:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:50 INFO  : 'con' command is executed.
19:14:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:14:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:15:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:15:43 INFO  : Disconnected from the channel tcfchan#89.
19:15:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:15:43 INFO  : 'jtag frequency' command is executed.
19:15:43 INFO  : Context for 'APU' is selected.
19:15:43 INFO  : System reset is completed.
19:15:46 INFO  : 'after 3000' command is executed.
19:15:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:15:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:15:48 INFO  : Context for 'APU' is selected.
19:15:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:48 INFO  : Context for 'APU' is selected.
19:15:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:15:48 INFO  : 'ps7_init' command is executed.
19:15:48 INFO  : 'ps7_post_config' command is executed.
19:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:48 INFO  : Memory regions updated for context APU
19:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:48 INFO  : 'con' command is executed.
19:15:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:17:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:17:09 INFO  : Disconnected from the channel tcfchan#90.
19:17:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:17:09 INFO  : 'jtag frequency' command is executed.
19:17:09 INFO  : Context for 'APU' is selected.
19:17:09 INFO  : System reset is completed.
19:17:12 INFO  : 'after 3000' command is executed.
19:17:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:17:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:17:14 INFO  : Context for 'APU' is selected.
19:17:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:17:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:14 INFO  : Context for 'APU' is selected.
19:17:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:17:14 INFO  : 'ps7_init' command is executed.
19:17:14 INFO  : 'ps7_post_config' command is executed.
19:17:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:14 INFO  : Memory regions updated for context APU
19:17:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:14 INFO  : 'con' command is executed.
19:17:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:20:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:20:40 INFO  : Disconnected from the channel tcfchan#91.
19:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:20:40 INFO  : 'jtag frequency' command is executed.
19:20:40 INFO  : Context for 'APU' is selected.
19:20:40 INFO  : System reset is completed.
19:20:43 INFO  : 'after 3000' command is executed.
19:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:20:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:20:44 INFO  : Context for 'APU' is selected.
19:20:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:20:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:44 INFO  : Context for 'APU' is selected.
19:20:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:20:45 INFO  : 'ps7_init' command is executed.
19:20:45 INFO  : 'ps7_post_config' command is executed.
19:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:46 INFO  : Memory regions updated for context APU
19:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:46 INFO  : 'con' command is executed.
19:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:25:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:25:56 INFO  : Disconnected from the channel tcfchan#92.
19:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:25:56 INFO  : 'jtag frequency' command is executed.
19:25:56 INFO  : Context for 'APU' is selected.
19:25:56 INFO  : System reset is completed.
19:25:59 INFO  : 'after 3000' command is executed.
19:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:26:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:26:01 INFO  : Context for 'APU' is selected.
19:26:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:26:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:01 INFO  : Context for 'APU' is selected.
19:26:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:26:01 INFO  : 'ps7_init' command is executed.
19:26:01 INFO  : 'ps7_post_config' command is executed.
19:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:01 INFO  : Memory regions updated for context APU
19:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:02 INFO  : 'con' command is executed.
19:26:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:26:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:26:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:26:51 INFO  : Disconnected from the channel tcfchan#93.
19:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:26:52 INFO  : 'jtag frequency' command is executed.
19:26:52 INFO  : Context for 'APU' is selected.
19:26:52 INFO  : System reset is completed.
19:26:55 INFO  : 'after 3000' command is executed.
19:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:26:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:26:56 INFO  : Context for 'APU' is selected.
19:26:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:26:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:56 INFO  : Context for 'APU' is selected.
19:26:56 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:26:57 INFO  : 'ps7_init' command is executed.
19:26:57 INFO  : 'ps7_post_config' command is executed.
19:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:57 INFO  : Memory regions updated for context APU
19:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:57 INFO  : 'con' command is executed.
19:26:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:26:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:28:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:28:11 INFO  : Disconnected from the channel tcfchan#94.
19:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:28:11 INFO  : 'jtag frequency' command is executed.
19:28:11 INFO  : Context for 'APU' is selected.
19:28:11 INFO  : System reset is completed.
19:28:14 INFO  : 'after 3000' command is executed.
19:28:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:28:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:28:15 INFO  : Context for 'APU' is selected.
19:28:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:15 INFO  : Context for 'APU' is selected.
19:28:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:28:16 INFO  : 'ps7_init' command is executed.
19:28:16 INFO  : 'ps7_post_config' command is executed.
19:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:16 INFO  : Memory regions updated for context APU
19:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:16 INFO  : 'con' command is executed.
19:28:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:28:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:28:31 INFO  : Disconnected from the channel tcfchan#95.
19:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:28:32 INFO  : 'jtag frequency' command is executed.
19:28:32 INFO  : Context for 'APU' is selected.
19:28:32 INFO  : System reset is completed.
19:28:35 INFO  : 'after 3000' command is executed.
19:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:28:37 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:28:37 INFO  : Context for 'APU' is selected.
19:28:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:28:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:37 INFO  : Context for 'APU' is selected.
19:28:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:28:37 INFO  : 'ps7_init' command is executed.
19:28:37 INFO  : 'ps7_post_config' command is executed.
19:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:37 INFO  : Memory regions updated for context APU
19:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:37 INFO  : 'con' command is executed.
19:28:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:28:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:28:57 INFO  : Disconnected from the channel tcfchan#96.
19:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:28:57 INFO  : 'jtag frequency' command is executed.
19:28:57 INFO  : Context for 'APU' is selected.
19:28:57 INFO  : System reset is completed.
19:29:00 INFO  : 'after 3000' command is executed.
19:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:29:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:29:02 INFO  : Context for 'APU' is selected.
19:29:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:29:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:02 INFO  : Context for 'APU' is selected.
19:29:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:29:02 INFO  : 'ps7_init' command is executed.
19:29:02 INFO  : 'ps7_post_config' command is executed.
19:29:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:02 INFO  : 'jtag frequency' command is executed.
19:29:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:02 INFO  : Context for 'APU' is selected.
19:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:03 INFO  : Memory regions updated for context APU
19:29:03 INFO  : System reset is completed.
19:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:06 INFO  : 'after 3000' command is executed.
19:29:06 ERROR : Already running
19:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:29:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:29:07 INFO  : Context for 'APU' is selected.
19:29:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:29:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:07 INFO  : Context for 'APU' is selected.
19:29:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:29:07 INFO  : 'ps7_init' command is executed.
19:29:07 INFO  : 'ps7_post_config' command is executed.
19:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:08 INFO  : Memory regions updated for context APU
19:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:08 INFO  : 'con' command is executed.
19:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:29:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:30:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:30:10 INFO  : Disconnected from the channel tcfchan#97.
19:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:30:11 INFO  : 'jtag frequency' command is executed.
19:30:11 INFO  : Context for 'APU' is selected.
19:30:11 INFO  : System reset is completed.
19:30:14 INFO  : 'after 3000' command is executed.
19:30:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:30:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:30:16 INFO  : Context for 'APU' is selected.
19:30:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:30:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:16 INFO  : Context for 'APU' is selected.
19:30:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:30:16 INFO  : 'ps7_init' command is executed.
19:30:16 INFO  : 'ps7_post_config' command is executed.
19:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:16 INFO  : Memory regions updated for context APU
19:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:16 INFO  : 'con' command is executed.
19:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:30:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:33:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:33:57 INFO  : Disconnected from the channel tcfchan#98.
19:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:33:58 INFO  : 'jtag frequency' command is executed.
19:33:58 INFO  : Context for 'APU' is selected.
19:33:58 INFO  : System reset is completed.
19:34:01 INFO  : 'after 3000' command is executed.
19:34:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:34:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:34:03 INFO  : Context for 'APU' is selected.
19:34:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:34:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:03 INFO  : Context for 'APU' is selected.
19:34:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:34:03 INFO  : 'ps7_init' command is executed.
19:34:03 INFO  : 'ps7_post_config' command is executed.
19:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:03 INFO  : Memory regions updated for context APU
19:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:03 INFO  : 'con' command is executed.
19:34:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:34:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:35:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:35:27 INFO  : Disconnected from the channel tcfchan#99.
19:35:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:35:27 INFO  : 'jtag frequency' command is executed.
19:35:27 INFO  : Context for 'APU' is selected.
19:35:27 INFO  : System reset is completed.
19:35:30 INFO  : 'after 3000' command is executed.
19:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:35:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:35:31 INFO  : Context for 'APU' is selected.
19:35:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:35:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:31 INFO  : Context for 'APU' is selected.
19:35:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:35:32 INFO  : 'ps7_init' command is executed.
19:35:32 INFO  : 'ps7_post_config' command is executed.
19:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:32 INFO  : Memory regions updated for context APU
19:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:32 INFO  : 'con' command is executed.
19:35:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:35:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:36:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:36:11 INFO  : Disconnected from the channel tcfchan#100.
19:36:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:36:11 INFO  : 'jtag frequency' command is executed.
19:36:11 INFO  : Context for 'APU' is selected.
19:36:11 INFO  : System reset is completed.
19:36:14 INFO  : 'after 3000' command is executed.
19:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:36:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:36:16 INFO  : Context for 'APU' is selected.
19:36:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:16 INFO  : Context for 'APU' is selected.
19:36:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:36:17 INFO  : 'ps7_init' command is executed.
19:36:17 INFO  : 'ps7_post_config' command is executed.
19:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:17 INFO  : Memory regions updated for context APU
19:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:17 INFO  : 'con' command is executed.
19:36:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:36:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:36:41 INFO  : Disconnected from the channel tcfchan#101.
19:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:36:41 INFO  : 'jtag frequency' command is executed.
19:36:41 INFO  : Context for 'APU' is selected.
19:36:42 INFO  : System reset is completed.
19:36:45 INFO  : 'after 3000' command is executed.
19:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:36:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:36:46 INFO  : Context for 'APU' is selected.
19:36:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:36:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:46 INFO  : Context for 'APU' is selected.
19:36:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:36:47 INFO  : 'ps7_init' command is executed.
19:36:47 INFO  : 'ps7_post_config' command is executed.
19:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:47 INFO  : Memory regions updated for context APU
19:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:47 INFO  : 'con' command is executed.
19:36:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:37:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:37:27 INFO  : Disconnected from the channel tcfchan#102.
19:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:37:27 INFO  : 'jtag frequency' command is executed.
19:37:27 INFO  : Context for 'APU' is selected.
19:37:27 INFO  : System reset is completed.
19:37:30 INFO  : 'after 3000' command is executed.
19:37:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:37:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:37:32 INFO  : Context for 'APU' is selected.
19:37:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:37:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:32 INFO  : Context for 'APU' is selected.
19:37:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:37:33 INFO  : 'ps7_init' command is executed.
19:37:33 INFO  : 'ps7_post_config' command is executed.
19:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:33 INFO  : Memory regions updated for context APU
19:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:33 INFO  : 'con' command is executed.
19:37:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:37:54 INFO  : Disconnected from the channel tcfchan#103.
19:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:37:54 INFO  : 'jtag frequency' command is executed.
19:37:54 INFO  : Context for 'APU' is selected.
19:37:54 INFO  : System reset is completed.
19:37:57 INFO  : 'after 3000' command is executed.
19:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:37:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:37:58 INFO  : Context for 'APU' is selected.
19:37:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:58 INFO  : Context for 'APU' is selected.
19:37:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:37:59 INFO  : 'ps7_init' command is executed.
19:37:59 INFO  : 'ps7_post_config' command is executed.
19:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:59 INFO  : Memory regions updated for context APU
19:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:59 INFO  : 'con' command is executed.
19:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:45:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:46:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:46:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:48:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:49:07 INFO  : Disconnected from the channel tcfchan#104.
19:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:49:08 INFO  : 'jtag frequency' command is executed.
19:49:08 INFO  : Context for 'APU' is selected.
19:49:08 INFO  : System reset is completed.
19:49:11 INFO  : 'after 3000' command is executed.
19:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:49:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:49:12 INFO  : Context for 'APU' is selected.
19:49:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:12 INFO  : Context for 'APU' is selected.
19:49:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:49:12 INFO  : 'ps7_init' command is executed.
19:49:12 INFO  : 'ps7_post_config' command is executed.
19:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:13 INFO  : Memory regions updated for context APU
19:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:13 INFO  : 'con' command is executed.
19:49:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:51:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:52:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:53:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:54:04 INFO  : Disconnected from the channel tcfchan#105.
19:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:54:04 INFO  : 'jtag frequency' command is executed.
19:54:04 INFO  : Context for 'APU' is selected.
19:54:04 INFO  : System reset is completed.
19:54:07 INFO  : 'after 3000' command is executed.
19:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:54:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:54:09 INFO  : Context for 'APU' is selected.
19:54:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:54:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:09 INFO  : Context for 'APU' is selected.
19:54:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:54:09 INFO  : 'ps7_init' command is executed.
19:54:09 INFO  : 'ps7_post_config' command is executed.
19:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:10 INFO  : Memory regions updated for context APU
19:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:10 INFO  : 'con' command is executed.
19:54:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:54:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:54:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:54:37 INFO  : Disconnected from the channel tcfchan#106.
19:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:54:37 INFO  : 'jtag frequency' command is executed.
19:54:37 INFO  : Context for 'APU' is selected.
19:54:37 INFO  : System reset is completed.
19:54:40 INFO  : 'after 3000' command is executed.
19:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:54:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:54:42 INFO  : Context for 'APU' is selected.
19:54:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:42 INFO  : Context for 'APU' is selected.
19:54:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:54:42 INFO  : 'ps7_init' command is executed.
19:54:42 INFO  : 'ps7_post_config' command is executed.
19:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:42 INFO  : Memory regions updated for context APU
19:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:42 INFO  : 'con' command is executed.
19:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:54:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:56:12 INFO  : Disconnected from the channel tcfchan#107.
08:35:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
08:35:51 INFO  : XSCT server has started successfully.
08:35:51 INFO  : plnx-install-location is set to ''
08:35:51 INFO  : Successfully done setting XSCT server connection channel  
08:35:51 INFO  : Successfully done setting workspace for the tool. 
08:35:57 INFO  : Registering command handlers for Vitis TCF services
08:36:06 INFO  : Successfully done query RDI_DATADIR 
08:36:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:36:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:36:27 INFO  : 'jtag frequency' command is executed.
08:36:27 INFO  : Context for 'APU' is selected.
08:36:27 INFO  : System reset is completed.
08:36:30 INFO  : 'after 3000' command is executed.
08:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:36:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:36:32 INFO  : Context for 'APU' is selected.
08:36:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
08:36:32 INFO  : Context for 'APU' is selected.
08:36:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:36:32 INFO  : 'ps7_init' command is executed.
08:36:32 INFO  : 'ps7_post_config' command is executed.
08:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:36:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:36:33 INFO  : 'configparams force-mem-access 0' command is executed.
08:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:36:33 INFO  : Memory regions updated for context APU
08:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:36:33 INFO  : 'con' command is executed.
08:36:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:36:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:50:47 INFO  : Hardware specification for platform project 'env1_cora' is updated.
08:51:08 INFO  : Disconnected from the channel tcfchan#1.
08:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:51:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:51:09 INFO  : 'jtag frequency' command is executed.
08:51:09 INFO  : Context for 'APU' is selected.
08:51:09 INFO  : System reset is completed.
08:51:12 INFO  : 'after 3000' command is executed.
08:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:51:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:51:13 INFO  : Context for 'APU' is selected.
08:51:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
08:51:14 INFO  : Context for 'APU' is selected.
08:51:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:51:15 INFO  : 'ps7_init' command is executed.
08:51:15 INFO  : 'ps7_post_config' command is executed.
08:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
08:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:51:15 INFO  : Memory regions updated for context APU
08:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:15 INFO  : 'con' command is executed.
08:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:51:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:51:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:51:34 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
08:51:34 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
08:51:34 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
08:51:34 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
08:51:38 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
08:52:01 INFO  : Disconnected from the channel tcfchan#2.
08:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:52:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:52:01 INFO  : 'jtag frequency' command is executed.
08:52:01 INFO  : Context for 'APU' is selected.
08:52:01 INFO  : System reset is completed.
08:52:04 INFO  : 'after 3000' command is executed.
08:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:52:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:52:05 INFO  : Context for 'APU' is selected.
08:52:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:52:05 INFO  : 'configparams force-mem-access 1' command is executed.
08:52:05 INFO  : Context for 'APU' is selected.
08:52:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:52:06 INFO  : 'ps7_init' command is executed.
08:52:06 INFO  : 'ps7_post_config' command is executed.
08:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:52:06 INFO  : 'configparams force-mem-access 0' command is executed.
08:52:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:52:06 INFO  : Memory regions updated for context APU
08:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:06 INFO  : 'con' command is executed.
08:52:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:52:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:52:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:52:24 INFO  : Disconnected from the channel tcfchan#5.
08:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:52:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:52:24 INFO  : 'jtag frequency' command is executed.
08:52:24 INFO  : Context for 'APU' is selected.
08:52:24 INFO  : System reset is completed.
08:52:27 INFO  : 'after 3000' command is executed.
08:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:52:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:52:29 INFO  : Context for 'APU' is selected.
08:52:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:52:29 INFO  : 'configparams force-mem-access 1' command is executed.
08:52:29 INFO  : Context for 'APU' is selected.
08:52:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:52:29 INFO  : 'ps7_init' command is executed.
08:52:29 INFO  : 'ps7_post_config' command is executed.
08:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
08:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:52:29 INFO  : Memory regions updated for context APU
08:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:29 INFO  : 'con' command is executed.
08:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:52:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
08:54:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
08:55:01 INFO  : Disconnected from the channel tcfchan#6.
08:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:55:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
08:55:02 INFO  : 'jtag frequency' command is executed.
08:55:02 INFO  : Context for 'APU' is selected.
08:55:02 INFO  : System reset is completed.
08:55:05 INFO  : 'after 3000' command is executed.
08:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
08:55:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
08:55:06 INFO  : Context for 'APU' is selected.
08:55:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
08:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
08:55:06 INFO  : Context for 'APU' is selected.
08:55:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
08:55:06 INFO  : 'ps7_init' command is executed.
08:55:06 INFO  : 'ps7_post_config' command is executed.
08:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
08:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:55:07 INFO  : Memory regions updated for context APU
08:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:07 INFO  : 'con' command is executed.
08:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:55:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:18:57 INFO  : Hardware specification for platform project 'env1_cora' is updated.
09:19:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:19:20 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:19:20 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
09:19:20 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
09:19:20 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
09:19:24 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
09:20:23 INFO  : Disconnected from the channel tcfchan#7.
09:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:20:23 INFO  : 'jtag frequency' command is executed.
09:20:23 INFO  : Context for 'APU' is selected.
09:20:23 INFO  : System reset is completed.
09:20:26 INFO  : 'after 3000' command is executed.
09:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:20:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:20:28 INFO  : Context for 'APU' is selected.
09:20:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:20:28 INFO  : 'configparams force-mem-access 1' command is executed.
09:20:28 INFO  : Context for 'APU' is selected.
09:20:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:20:28 INFO  : 'ps7_init' command is executed.
09:20:28 INFO  : 'ps7_post_config' command is executed.
09:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:20:28 INFO  : 'configparams force-mem-access 0' command is executed.
09:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:20:28 INFO  : Memory regions updated for context APU
09:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:28 INFO  : 'con' command is executed.
09:20:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:20:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:20:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:20:42 INFO  : Disconnected from the channel tcfchan#10.
09:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:20:42 INFO  : 'jtag frequency' command is executed.
09:20:42 INFO  : Context for 'APU' is selected.
09:20:42 INFO  : System reset is completed.
09:20:45 INFO  : 'after 3000' command is executed.
09:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:20:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:20:47 INFO  : Context for 'APU' is selected.
09:20:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:20:47 INFO  : Context for 'APU' is selected.
09:20:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:20:47 INFO  : 'ps7_init' command is executed.
09:20:47 INFO  : 'ps7_post_config' command is executed.
09:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:20:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:20:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:20:47 INFO  : Memory regions updated for context APU
09:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:47 INFO  : 'con' command is executed.
09:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:20:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:42:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:43:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:43:03 INFO  : Disconnected from the channel tcfchan#11.
09:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:43:03 INFO  : 'jtag frequency' command is executed.
09:43:03 INFO  : Context for 'APU' is selected.
09:43:03 INFO  : System reset is completed.
09:43:06 INFO  : 'after 3000' command is executed.
09:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:43:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:43:08 INFO  : Context for 'APU' is selected.
09:43:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:43:08 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:08 INFO  : Context for 'APU' is selected.
09:43:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:43:08 INFO  : 'ps7_init' command is executed.
09:43:08 INFO  : 'ps7_post_config' command is executed.
09:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:08 INFO  : Memory regions updated for context APU
09:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:08 INFO  : 'con' command is executed.
09:43:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:43:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:43:18 INFO  : Disconnected from the channel tcfchan#12.
09:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:43:19 INFO  : 'jtag frequency' command is executed.
09:43:19 INFO  : Context for 'APU' is selected.
09:43:19 INFO  : System reset is completed.
09:43:22 INFO  : 'after 3000' command is executed.
09:43:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:43:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:43:23 INFO  : Context for 'APU' is selected.
09:43:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:23 INFO  : Context for 'APU' is selected.
09:43:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:43:23 INFO  : 'ps7_init' command is executed.
09:43:23 INFO  : 'ps7_post_config' command is executed.
09:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:24 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:24 INFO  : Memory regions updated for context APU
09:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:24 INFO  : 'con' command is executed.
09:43:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:43:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:44:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:45:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:45:25 INFO  : Disconnected from the channel tcfchan#13.
09:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:45:25 INFO  : 'jtag frequency' command is executed.
09:45:25 INFO  : Context for 'APU' is selected.
09:45:25 INFO  : System reset is completed.
09:45:28 INFO  : 'after 3000' command is executed.
09:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:45:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:45:30 INFO  : Context for 'APU' is selected.
09:45:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:45:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:30 INFO  : Context for 'APU' is selected.
09:45:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:45:30 INFO  : 'ps7_init' command is executed.
09:45:30 INFO  : 'ps7_post_config' command is executed.
09:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:30 INFO  : Memory regions updated for context APU
09:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:30 INFO  : 'con' command is executed.
09:45:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:45:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:48:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:49:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:49:07 INFO  : Disconnected from the channel tcfchan#14.
09:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:49:07 INFO  : 'jtag frequency' command is executed.
09:49:07 INFO  : Context for 'APU' is selected.
09:49:07 INFO  : System reset is completed.
09:49:10 INFO  : 'after 3000' command is executed.
09:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:49:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:49:12 INFO  : Context for 'APU' is selected.
09:49:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:12 INFO  : Context for 'APU' is selected.
09:49:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:49:12 INFO  : 'ps7_init' command is executed.
09:49:12 INFO  : 'ps7_post_config' command is executed.
09:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:12 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:12 INFO  : Memory regions updated for context APU
09:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:12 INFO  : 'con' command is executed.
09:49:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:49:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:50:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:50:17 INFO  : Disconnected from the channel tcfchan#15.
09:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:50:17 INFO  : 'jtag frequency' command is executed.
09:50:17 INFO  : Context for 'APU' is selected.
09:50:17 INFO  : System reset is completed.
09:50:20 INFO  : 'after 3000' command is executed.
09:50:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:50:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:50:22 INFO  : Context for 'APU' is selected.
09:50:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:22 INFO  : Context for 'APU' is selected.
09:50:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:50:22 INFO  : 'ps7_init' command is executed.
09:50:22 INFO  : 'ps7_post_config' command is executed.
09:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:23 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:23 INFO  : Memory regions updated for context APU
09:50:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:23 INFO  : 'con' command is executed.
09:50:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:50:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:54:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:54:08 INFO  : Disconnected from the channel tcfchan#16.
09:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:54:09 INFO  : 'jtag frequency' command is executed.
09:54:09 INFO  : Context for 'APU' is selected.
09:54:09 INFO  : System reset is completed.
09:54:12 INFO  : 'after 3000' command is executed.
09:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:54:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:54:13 INFO  : Context for 'APU' is selected.
09:54:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:13 INFO  : Context for 'APU' is selected.
09:54:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:54:13 INFO  : 'ps7_init' command is executed.
09:54:13 INFO  : 'ps7_post_config' command is executed.
09:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:14 INFO  : Memory regions updated for context APU
09:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:14 INFO  : 'con' command is executed.
09:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:54:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:56:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:56:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:56:23 INFO  : Disconnected from the channel tcfchan#17.
09:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:56:23 INFO  : 'jtag frequency' command is executed.
09:56:23 INFO  : Context for 'APU' is selected.
09:56:23 INFO  : System reset is completed.
09:56:26 INFO  : 'after 3000' command is executed.
09:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:56:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:56:27 INFO  : Context for 'APU' is selected.
09:56:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:27 INFO  : Context for 'APU' is selected.
09:56:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:56:28 INFO  : 'ps7_init' command is executed.
09:56:28 INFO  : 'ps7_post_config' command is executed.
09:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:28 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:28 INFO  : Memory regions updated for context APU
09:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:28 INFO  : 'con' command is executed.
09:56:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:56:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:57:22 INFO  : Disconnected from the channel tcfchan#18.
09:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:57:23 INFO  : 'jtag frequency' command is executed.
09:57:23 INFO  : Context for 'APU' is selected.
09:57:23 INFO  : System reset is completed.
09:57:26 INFO  : 'after 3000' command is executed.
09:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:57:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:57:27 INFO  : Context for 'APU' is selected.
09:57:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:27 INFO  : Context for 'APU' is selected.
09:57:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:57:27 INFO  : 'ps7_init' command is executed.
09:57:27 INFO  : 'ps7_post_config' command is executed.
09:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:28 INFO  : Memory regions updated for context APU
09:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:28 INFO  : 'con' command is executed.
09:57:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:57:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:01:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:01:13 INFO  : Disconnected from the channel tcfchan#19.
10:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:01:13 INFO  : 'jtag frequency' command is executed.
10:01:13 INFO  : Context for 'APU' is selected.
10:01:13 INFO  : System reset is completed.
10:01:16 INFO  : 'after 3000' command is executed.
10:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:01:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:01:17 INFO  : Context for 'APU' is selected.
10:01:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:17 INFO  : Context for 'APU' is selected.
10:01:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:01:18 INFO  : 'ps7_init' command is executed.
10:01:18 INFO  : 'ps7_post_config' command is executed.
10:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:18 INFO  : Memory regions updated for context APU
10:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:18 INFO  : 'con' command is executed.
10:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:01:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:05:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:05:39 INFO  : Disconnected from the channel tcfchan#20.
10:05:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:05:40 INFO  : 'jtag frequency' command is executed.
10:05:40 INFO  : Context for 'APU' is selected.
10:05:40 INFO  : System reset is completed.
10:05:43 INFO  : 'after 3000' command is executed.
10:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:05:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:05:44 INFO  : Context for 'APU' is selected.
10:05:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:05:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:44 INFO  : Context for 'APU' is selected.
10:05:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:05:45 INFO  : 'ps7_init' command is executed.
10:05:45 INFO  : 'ps7_post_config' command is executed.
10:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:45 INFO  : Memory regions updated for context APU
10:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:45 INFO  : 'con' command is executed.
10:05:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:05:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:06:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:07:02 INFO  : Disconnected from the channel tcfchan#21.
10:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:07:03 INFO  : 'jtag frequency' command is executed.
10:07:03 INFO  : Context for 'APU' is selected.
10:07:03 INFO  : System reset is completed.
10:07:06 INFO  : 'after 3000' command is executed.
10:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:07:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:07:07 INFO  : Context for 'APU' is selected.
10:07:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:07 INFO  : Context for 'APU' is selected.
10:07:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:07:07 INFO  : 'ps7_init' command is executed.
10:07:07 INFO  : 'ps7_post_config' command is executed.
10:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:08 INFO  : Memory regions updated for context APU
10:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:08 INFO  : 'con' command is executed.
10:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:26:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:26:55 INFO  : Disconnected from the channel tcfchan#22.
11:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:26:56 INFO  : 'jtag frequency' command is executed.
11:26:56 INFO  : Context for 'APU' is selected.
11:26:56 INFO  : System reset is completed.
11:26:59 INFO  : 'after 3000' command is executed.
11:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:27:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:27:00 INFO  : Context for 'APU' is selected.
11:27:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:00 INFO  : Context for 'APU' is selected.
11:27:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:27:00 INFO  : 'ps7_init' command is executed.
11:27:00 INFO  : 'ps7_post_config' command is executed.
11:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:01 INFO  : Memory regions updated for context APU
11:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:01 INFO  : 'con' command is executed.
11:27:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:27:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:32:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:32:50 INFO  : Disconnected from the channel tcfchan#23.
11:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:32:51 INFO  : 'jtag frequency' command is executed.
11:32:51 INFO  : Context for 'APU' is selected.
11:32:51 INFO  : System reset is completed.
11:32:54 INFO  : 'after 3000' command is executed.
11:32:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:32:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:32:55 INFO  : Context for 'APU' is selected.
11:32:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:32:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:55 INFO  : Context for 'APU' is selected.
11:32:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:32:55 INFO  : 'ps7_init' command is executed.
11:32:55 INFO  : 'ps7_post_config' command is executed.
11:32:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:56 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:56 INFO  : Memory regions updated for context APU
11:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:56 INFO  : 'con' command is executed.
11:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:32:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:41:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:41:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:41:35 INFO  : Disconnected from the channel tcfchan#24.
11:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:41:35 INFO  : 'jtag frequency' command is executed.
11:41:35 INFO  : Context for 'APU' is selected.
11:41:36 INFO  : System reset is completed.
11:41:39 INFO  : 'after 3000' command is executed.
11:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:41:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:41:40 INFO  : Context for 'APU' is selected.
11:41:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:40 INFO  : Context for 'APU' is selected.
11:41:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:41:40 INFO  : 'ps7_init' command is executed.
11:41:40 INFO  : 'ps7_post_config' command is executed.
11:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:40 INFO  : Memory regions updated for context APU
11:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:41 INFO  : 'con' command is executed.
11:41:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:43:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:43:15 INFO  : Disconnected from the channel tcfchan#25.
11:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:43:15 INFO  : 'jtag frequency' command is executed.
11:43:15 INFO  : Context for 'APU' is selected.
11:43:15 INFO  : System reset is completed.
11:43:18 INFO  : 'after 3000' command is executed.
11:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:43:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:43:20 INFO  : Context for 'APU' is selected.
11:43:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:20 INFO  : Context for 'APU' is selected.
11:43:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:43:20 INFO  : 'ps7_init' command is executed.
11:43:20 INFO  : 'ps7_post_config' command is executed.
11:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:21 INFO  : Memory regions updated for context APU
11:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:21 INFO  : 'con' command is executed.
11:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:49:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:49:19 INFO  : Disconnected from the channel tcfchan#26.
11:49:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:49:19 INFO  : 'jtag frequency' command is executed.
11:49:19 INFO  : Context for 'APU' is selected.
11:49:19 INFO  : System reset is completed.
11:49:22 INFO  : 'after 3000' command is executed.
11:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:49:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:49:24 INFO  : Context for 'APU' is selected.
11:49:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:24 INFO  : Context for 'APU' is selected.
11:49:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:49:24 INFO  : 'ps7_init' command is executed.
11:49:24 INFO  : 'ps7_post_config' command is executed.
11:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:24 INFO  : Memory regions updated for context APU
11:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:24 INFO  : 'con' command is executed.
11:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:50:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:50:11 INFO  : Disconnected from the channel tcfchan#27.
11:50:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:50:11 INFO  : 'jtag frequency' command is executed.
11:50:11 INFO  : Context for 'APU' is selected.
11:50:11 INFO  : System reset is completed.
11:50:14 INFO  : 'after 3000' command is executed.
11:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:50:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:50:16 INFO  : Context for 'APU' is selected.
11:50:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:50:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:16 INFO  : Context for 'APU' is selected.
11:50:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:50:16 INFO  : 'ps7_init' command is executed.
11:50:16 INFO  : 'ps7_post_config' command is executed.
11:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:16 INFO  : Memory regions updated for context APU
11:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:16 INFO  : 'con' command is executed.
11:50:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:50:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:51:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:51:58 INFO  : Disconnected from the channel tcfchan#28.
11:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:51:58 INFO  : 'jtag frequency' command is executed.
11:51:58 INFO  : Context for 'APU' is selected.
11:51:58 INFO  : System reset is completed.
11:52:01 INFO  : 'after 3000' command is executed.
11:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:52:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:52:02 INFO  : Context for 'APU' is selected.
11:52:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:02 INFO  : Context for 'APU' is selected.
11:52:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:52:03 INFO  : 'ps7_init' command is executed.
11:52:03 INFO  : 'ps7_post_config' command is executed.
11:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:03 INFO  : Memory regions updated for context APU
11:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:03 INFO  : 'con' command is executed.
11:52:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:52:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:52:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:52:25 INFO  : Disconnected from the channel tcfchan#29.
11:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:52:25 INFO  : 'jtag frequency' command is executed.
11:52:25 INFO  : Context for 'APU' is selected.
11:52:26 INFO  : System reset is completed.
11:52:29 INFO  : 'after 3000' command is executed.
11:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:52:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:52:30 INFO  : Context for 'APU' is selected.
11:52:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:52:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:30 INFO  : Context for 'APU' is selected.
11:52:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:52:30 INFO  : 'ps7_init' command is executed.
11:52:30 INFO  : 'ps7_post_config' command is executed.
11:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:30 INFO  : Memory regions updated for context APU
11:52:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:31 INFO  : 'con' command is executed.
11:52:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:52:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:52:36 INFO  : Disconnected from the channel tcfchan#30.
11:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:52:36 INFO  : 'jtag frequency' command is executed.
11:52:36 INFO  : Context for 'APU' is selected.
11:52:36 INFO  : System reset is completed.
11:52:39 INFO  : 'after 3000' command is executed.
11:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:52:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:52:40 INFO  : Context for 'APU' is selected.
11:52:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:40 INFO  : Context for 'APU' is selected.
11:52:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:52:41 INFO  : 'ps7_init' command is executed.
11:52:41 INFO  : 'ps7_post_config' command is executed.
11:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:41 INFO  : Memory regions updated for context APU
11:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:41 INFO  : 'con' command is executed.
11:52:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:52:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:54:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:54:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:54:49 INFO  : Disconnected from the channel tcfchan#31.
11:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:54:49 INFO  : 'jtag frequency' command is executed.
11:54:49 INFO  : Context for 'APU' is selected.
11:54:49 INFO  : System reset is completed.
11:54:52 INFO  : 'after 3000' command is executed.
11:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:54:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:54:53 INFO  : Context for 'APU' is selected.
11:54:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:54:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:53 INFO  : Context for 'APU' is selected.
11:54:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:54:54 INFO  : 'ps7_init' command is executed.
11:54:54 INFO  : 'ps7_post_config' command is executed.
11:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:54 INFO  : Memory regions updated for context APU
11:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:54 INFO  : 'con' command is executed.
11:54:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:54:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:51:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:51:35 INFO  : Disconnected from the channel tcfchan#32.
15:51:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:51:35 INFO  : 'jtag frequency' command is executed.
15:51:35 INFO  : Context for 'APU' is selected.
15:51:35 INFO  : System reset is completed.
15:51:38 INFO  : 'after 3000' command is executed.
15:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:51:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:51:40 INFO  : Context for 'APU' is selected.
15:51:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:40 INFO  : Context for 'APU' is selected.
15:51:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:51:40 INFO  : 'ps7_init' command is executed.
15:51:40 INFO  : 'ps7_post_config' command is executed.
15:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:40 INFO  : Memory regions updated for context APU
15:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:40 INFO  : 'con' command is executed.
15:51:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:53:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:53:56 INFO  : Disconnected from the channel tcfchan#33.
15:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:53:56 INFO  : 'jtag frequency' command is executed.
15:53:56 INFO  : Context for 'APU' is selected.
15:53:56 INFO  : System reset is completed.
15:53:59 INFO  : 'after 3000' command is executed.
15:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:54:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:54:01 INFO  : Context for 'APU' is selected.
15:54:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:54:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:01 INFO  : Context for 'APU' is selected.
15:54:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:54:01 INFO  : 'ps7_init' command is executed.
15:54:01 INFO  : 'ps7_post_config' command is executed.
15:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:01 INFO  : Memory regions updated for context APU
15:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:01 INFO  : 'con' command is executed.
15:54:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:55:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:55:31 INFO  : Disconnected from the channel tcfchan#34.
15:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:55:31 INFO  : 'jtag frequency' command is executed.
15:55:31 INFO  : Context for 'APU' is selected.
15:55:31 INFO  : System reset is completed.
15:55:34 INFO  : 'after 3000' command is executed.
15:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:55:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:55:36 INFO  : Context for 'APU' is selected.
15:55:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:36 INFO  : Context for 'APU' is selected.
15:55:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:55:36 INFO  : 'ps7_init' command is executed.
15:55:36 INFO  : 'ps7_post_config' command is executed.
15:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:37 INFO  : Memory regions updated for context APU
15:55:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:37 INFO  : 'con' command is executed.
15:55:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:55:49 INFO  : Disconnected from the channel tcfchan#35.
15:55:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:55:49 INFO  : 'jtag frequency' command is executed.
15:55:49 INFO  : Context for 'APU' is selected.
15:55:49 INFO  : System reset is completed.
15:55:52 INFO  : 'after 3000' command is executed.
15:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:55:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:55:53 INFO  : Context for 'APU' is selected.
15:55:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:53 INFO  : Context for 'APU' is selected.
15:55:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:55:54 INFO  : 'ps7_init' command is executed.
15:55:54 INFO  : 'ps7_post_config' command is executed.
15:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:54 INFO  : Memory regions updated for context APU
15:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:54 INFO  : 'con' command is executed.
15:55:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:01:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:01:23 INFO  : Disconnected from the channel tcfchan#36.
16:01:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:01:23 INFO  : 'jtag frequency' command is executed.
16:01:23 INFO  : Context for 'APU' is selected.
16:01:23 INFO  : System reset is completed.
16:01:26 INFO  : 'after 3000' command is executed.
16:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:01:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:01:27 INFO  : Context for 'APU' is selected.
16:01:27 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:01:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:27 INFO  : Context for 'APU' is selected.
16:01:27 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:01:27 INFO  : 'ps7_init' command is executed.
16:01:27 INFO  : 'ps7_post_config' command is executed.
16:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:28 INFO  : Memory regions updated for context APU
16:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:28 INFO  : 'con' command is executed.
16:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:15:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:15:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:15:50 INFO  : Disconnected from the channel tcfchan#37.
16:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:15:50 INFO  : 'jtag frequency' command is executed.
16:15:50 INFO  : Context for 'APU' is selected.
16:15:50 INFO  : System reset is completed.
16:15:53 INFO  : 'after 3000' command is executed.
16:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:15:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:15:55 INFO  : Context for 'APU' is selected.
16:15:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:55 INFO  : Context for 'APU' is selected.
16:15:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:15:55 INFO  : 'ps7_init' command is executed.
16:15:55 INFO  : 'ps7_post_config' command is executed.
16:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:55 INFO  : Memory regions updated for context APU
16:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:55 INFO  : 'con' command is executed.
16:15:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:17:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:18:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:18:55 INFO  : Disconnected from the channel tcfchan#38.
17:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:18:55 INFO  : 'jtag frequency' command is executed.
17:18:55 INFO  : Context for 'APU' is selected.
17:18:55 INFO  : System reset is completed.
17:18:58 INFO  : 'after 3000' command is executed.
17:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:19:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:19:00 INFO  : Context for 'APU' is selected.
17:19:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:19:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:00 INFO  : Context for 'APU' is selected.
17:19:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:19:01 INFO  : 'ps7_init' command is executed.
17:19:01 INFO  : 'ps7_post_config' command is executed.
17:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:01 INFO  : Memory regions updated for context APU
17:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:01 INFO  : 'con' command is executed.
17:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:19:10 INFO  : Disconnected from the channel tcfchan#39.
17:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:19:10 INFO  : 'jtag frequency' command is executed.
17:19:10 INFO  : Context for 'APU' is selected.
17:19:10 INFO  : System reset is completed.
17:19:13 INFO  : 'after 3000' command is executed.
17:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:19:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:19:15 INFO  : Context for 'APU' is selected.
17:19:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:15 INFO  : Context for 'APU' is selected.
17:19:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:19:15 INFO  : 'ps7_init' command is executed.
17:19:15 INFO  : 'ps7_post_config' command is executed.
17:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:15 INFO  : Memory regions updated for context APU
17:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:16 INFO  : 'con' command is executed.
17:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:48:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:48:07 INFO  : Disconnected from the channel tcfchan#40.
17:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:48:07 INFO  : 'jtag frequency' command is executed.
17:48:07 INFO  : Context for 'APU' is selected.
17:48:07 INFO  : System reset is completed.
17:48:10 INFO  : 'after 3000' command is executed.
17:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:48:11 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:48:11 INFO  : Context for 'APU' is selected.
17:48:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:48:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:11 INFO  : Context for 'APU' is selected.
17:48:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:48:11 INFO  : 'ps7_init' command is executed.
17:48:11 INFO  : 'ps7_post_config' command is executed.
17:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:12 INFO  : Memory regions updated for context APU
17:48:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:12 INFO  : 'con' command is executed.
17:48:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:07:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:07:55 INFO  : Disconnected from the channel tcfchan#41.
18:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:07:55 INFO  : 'jtag frequency' command is executed.
18:07:55 INFO  : Context for 'APU' is selected.
18:07:55 INFO  : System reset is completed.
18:07:58 INFO  : 'after 3000' command is executed.
18:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:07:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:07:59 INFO  : Context for 'APU' is selected.
18:07:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:07:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:59 INFO  : Context for 'APU' is selected.
18:07:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:07:59 INFO  : 'ps7_init' command is executed.
18:07:59 INFO  : 'ps7_post_config' command is executed.
18:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:00 INFO  : Memory regions updated for context APU
18:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:00 INFO  : 'con' command is executed.
18:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:13:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:13:37 INFO  : Disconnected from the channel tcfchan#42.
18:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:13:37 INFO  : 'jtag frequency' command is executed.
18:13:37 INFO  : Context for 'APU' is selected.
18:13:37 INFO  : System reset is completed.
18:13:40 INFO  : 'after 3000' command is executed.
18:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:13:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:13:41 INFO  : Context for 'APU' is selected.
18:13:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:41 INFO  : Context for 'APU' is selected.
18:13:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:13:42 INFO  : 'ps7_init' command is executed.
18:13:42 INFO  : 'ps7_post_config' command is executed.
18:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:42 INFO  : Memory regions updated for context APU
18:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:42 INFO  : 'con' command is executed.
18:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:32:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:32:43 INFO  : Disconnected from the channel tcfchan#43.
18:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:32:43 INFO  : 'jtag frequency' command is executed.
18:32:43 INFO  : Context for 'APU' is selected.
18:32:43 INFO  : System reset is completed.
18:32:46 INFO  : 'after 3000' command is executed.
18:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:32:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:32:48 INFO  : Context for 'APU' is selected.
18:32:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:48 INFO  : Context for 'APU' is selected.
18:32:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:32:49 INFO  : 'ps7_init' command is executed.
18:32:49 INFO  : 'ps7_post_config' command is executed.
18:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:49 INFO  : Memory regions updated for context APU
18:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:49 INFO  : 'con' command is executed.
18:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:33:03 INFO  : Disconnected from the channel tcfchan#44.
18:33:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:33:03 INFO  : 'jtag frequency' command is executed.
18:33:03 INFO  : Context for 'APU' is selected.
18:33:03 INFO  : System reset is completed.
18:33:06 INFO  : 'after 3000' command is executed.
18:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:33:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:33:07 INFO  : Context for 'APU' is selected.
18:33:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:33:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:07 INFO  : Context for 'APU' is selected.
18:33:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:33:07 INFO  : 'ps7_init' command is executed.
18:33:07 INFO  : 'ps7_post_config' command is executed.
18:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:08 INFO  : Memory regions updated for context APU
18:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:08 INFO  : 'con' command is executed.
18:33:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:37:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:38:01 INFO  : Disconnected from the channel tcfchan#45.
18:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:38:01 INFO  : 'jtag frequency' command is executed.
18:38:01 INFO  : Context for 'APU' is selected.
18:38:01 INFO  : System reset is completed.
18:38:04 INFO  : 'after 3000' command is executed.
18:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:38:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:38:05 INFO  : Context for 'APU' is selected.
18:38:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:38:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:05 INFO  : Context for 'APU' is selected.
18:38:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:38:06 INFO  : 'ps7_init' command is executed.
18:38:06 INFO  : 'ps7_post_config' command is executed.
18:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:06 INFO  : Memory regions updated for context APU
18:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:06 INFO  : 'con' command is executed.
18:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:47:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:47:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:48:03 INFO  : Disconnected from the channel tcfchan#46.
18:48:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:48:03 INFO  : 'jtag frequency' command is executed.
18:48:03 INFO  : Context for 'APU' is selected.
18:48:03 INFO  : System reset is completed.
18:48:06 INFO  : 'after 3000' command is executed.
18:48:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:48:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:48:08 INFO  : Context for 'APU' is selected.
18:48:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:48:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:08 INFO  : Context for 'APU' is selected.
18:48:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:48:08 INFO  : 'ps7_init' command is executed.
18:48:08 INFO  : 'ps7_post_config' command is executed.
18:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:09 INFO  : Memory regions updated for context APU
18:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:09 INFO  : 'con' command is executed.
18:48:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:48:15 INFO  : Disconnected from the channel tcfchan#47.
18:48:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:48:15 INFO  : 'jtag frequency' command is executed.
18:48:15 INFO  : Context for 'APU' is selected.
18:48:16 INFO  : System reset is completed.
18:48:19 INFO  : 'after 3000' command is executed.
18:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:48:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:48:20 INFO  : Context for 'APU' is selected.
18:48:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:20 INFO  : Context for 'APU' is selected.
18:48:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:48:20 INFO  : 'ps7_init' command is executed.
18:48:20 INFO  : 'ps7_post_config' command is executed.
18:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:21 INFO  : Memory regions updated for context APU
18:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : 'con' command is executed.
18:48:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:49:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:49:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:49:25 INFO  : Disconnected from the channel tcfchan#48.
18:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:49:25 INFO  : 'jtag frequency' command is executed.
18:49:25 INFO  : Context for 'APU' is selected.
18:49:25 INFO  : System reset is completed.
18:49:28 INFO  : 'after 3000' command is executed.
18:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:49:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:49:30 INFO  : Context for 'APU' is selected.
18:49:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:30 INFO  : Context for 'APU' is selected.
18:49:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:49:31 INFO  : 'ps7_init' command is executed.
18:49:31 INFO  : 'ps7_post_config' command is executed.
18:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:31 INFO  : Memory regions updated for context APU
18:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:31 INFO  : 'con' command is executed.
18:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:15:49 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
10:15:56 INFO  : XSCT server has started successfully.
10:15:56 INFO  : plnx-install-location is set to ''
10:15:56 INFO  : Successfully done setting XSCT server connection channel  
10:15:56 INFO  : Successfully done setting workspace for the tool. 
10:16:03 INFO  : Registering command handlers for Vitis TCF services
10:16:10 INFO  : Successfully done query RDI_DATADIR 
10:16:37 INFO  : Hardware specification for platform project 'env1_cora' is updated.
10:16:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:16:55 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:16:55 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
10:16:55 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
10:16:55 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:17:00 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
10:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:17:26 INFO  : 'jtag frequency' command is executed.
10:17:26 INFO  : Context for 'APU' is selected.
10:17:26 INFO  : System reset is completed.
10:17:29 INFO  : 'after 3000' command is executed.
10:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:17:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:17:30 INFO  : Context for 'APU' is selected.
10:17:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:17:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:31 INFO  : Context for 'APU' is selected.
10:17:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:17:31 INFO  : 'ps7_init' command is executed.
10:17:31 INFO  : 'ps7_post_config' command is executed.
10:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:32 INFO  : Memory regions updated for context APU
10:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:32 INFO  : 'con' command is executed.
10:17:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:17:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:19:23 INFO  : Disconnected from the channel tcfchan#3.
10:19:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:19:23 INFO  : 'jtag frequency' command is executed.
10:19:23 INFO  : Context for 'APU' is selected.
10:19:23 INFO  : System reset is completed.
10:19:26 INFO  : 'after 3000' command is executed.
10:19:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:19:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:19:28 INFO  : Context for 'APU' is selected.
10:19:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:28 INFO  : Context for 'APU' is selected.
10:19:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:19:28 INFO  : 'ps7_init' command is executed.
10:19:28 INFO  : 'ps7_post_config' command is executed.
10:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:28 INFO  : Memory regions updated for context APU
10:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:29 INFO  : 'con' command is executed.
10:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:19:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:31:26 INFO  : Hardware specification for platform project 'env1_cora' is updated.
10:32:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:32:28 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:32:28 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
10:32:28 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
10:32:28 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:32:32 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
10:34:38 INFO  : Disconnected from the channel tcfchan#4.
10:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:34:38 INFO  : 'jtag frequency' command is executed.
10:34:38 INFO  : Context for 'APU' is selected.
10:34:38 INFO  : System reset is completed.
10:34:41 INFO  : 'after 3000' command is executed.
10:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:34:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:34:43 INFO  : Context for 'APU' is selected.
10:34:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:34:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:43 INFO  : Context for 'APU' is selected.
10:34:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:34:43 INFO  : 'ps7_init' command is executed.
10:34:43 INFO  : 'ps7_post_config' command is executed.
10:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:43 INFO  : Memory regions updated for context APU
10:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:44 INFO  : 'con' command is executed.
10:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:34:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:35:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:35:58 INFO  : Disconnected from the channel tcfchan#7.
10:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:35:58 INFO  : 'jtag frequency' command is executed.
10:35:58 INFO  : Context for 'APU' is selected.
10:35:58 INFO  : System reset is completed.
10:36:01 INFO  : 'after 3000' command is executed.
10:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:36:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:36:02 INFO  : Context for 'APU' is selected.
10:36:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:02 INFO  : Context for 'APU' is selected.
10:36:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:36:02 INFO  : 'ps7_init' command is executed.
10:36:03 INFO  : 'ps7_post_config' command is executed.
10:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:03 INFO  : Memory regions updated for context APU
10:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:03 INFO  : 'con' command is executed.
10:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:36:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:36:16 INFO  : Disconnected from the channel tcfchan#8.
10:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:36:16 INFO  : 'jtag frequency' command is executed.
10:36:16 INFO  : Context for 'APU' is selected.
10:36:16 INFO  : System reset is completed.
10:36:19 INFO  : 'after 3000' command is executed.
10:36:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:36:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:36:20 INFO  : Context for 'APU' is selected.
10:36:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:36:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:20 INFO  : Context for 'APU' is selected.
10:36:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:36:21 INFO  : 'ps7_init' command is executed.
10:36:21 INFO  : 'ps7_post_config' command is executed.
10:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:21 INFO  : Memory regions updated for context APU
10:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:21 INFO  : 'con' command is executed.
10:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:36:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:36:23 INFO  : Disconnected from the channel tcfchan#9.
10:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:36:24 INFO  : 'jtag frequency' command is executed.
10:36:24 INFO  : Context for 'APU' is selected.
10:36:24 INFO  : System reset is completed.
10:36:27 INFO  : 'after 3000' command is executed.
10:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:36:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:36:28 INFO  : Context for 'APU' is selected.
10:36:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:36:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:28 INFO  : Context for 'APU' is selected.
10:36:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:36:28 INFO  : 'ps7_init' command is executed.
10:36:28 INFO  : 'ps7_post_config' command is executed.
10:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:29 INFO  : Memory regions updated for context APU
10:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:29 INFO  : 'con' command is executed.
10:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:36:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:37:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:37:58 INFO  : Disconnected from the channel tcfchan#10.
10:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:37:58 INFO  : 'jtag frequency' command is executed.
10:37:58 INFO  : Context for 'APU' is selected.
10:37:58 INFO  : System reset is completed.
10:38:01 INFO  : 'after 3000' command is executed.
10:38:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:38:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:38:03 INFO  : Context for 'APU' is selected.
10:38:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:38:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:03 INFO  : Context for 'APU' is selected.
10:38:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:38:03 INFO  : 'ps7_init' command is executed.
10:38:03 INFO  : 'ps7_post_config' command is executed.
10:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:03 INFO  : Memory regions updated for context APU
10:38:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:04 INFO  : 'con' command is executed.
10:38:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:38:18 INFO  : Disconnected from the channel tcfchan#11.
10:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:38:18 INFO  : 'jtag frequency' command is executed.
10:38:18 INFO  : Context for 'APU' is selected.
10:38:18 INFO  : System reset is completed.
10:38:21 INFO  : 'after 3000' command is executed.
10:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:38:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:38:22 INFO  : Context for 'APU' is selected.
10:38:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:22 INFO  : Context for 'APU' is selected.
10:38:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:38:23 INFO  : 'ps7_init' command is executed.
10:38:23 INFO  : 'ps7_post_config' command is executed.
10:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:23 INFO  : Memory regions updated for context APU
10:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:23 INFO  : 'con' command is executed.
10:38:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:39:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:39:42 INFO  : Disconnected from the channel tcfchan#12.
10:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:39:42 INFO  : 'jtag frequency' command is executed.
10:39:42 INFO  : Context for 'APU' is selected.
10:39:42 INFO  : System reset is completed.
10:39:45 INFO  : 'after 3000' command is executed.
10:39:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:39:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:39:46 INFO  : Context for 'APU' is selected.
10:39:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:39:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:46 INFO  : Context for 'APU' is selected.
10:39:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:39:47 INFO  : 'ps7_init' command is executed.
10:39:47 INFO  : 'ps7_post_config' command is executed.
10:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:47 INFO  : Memory regions updated for context APU
10:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:47 INFO  : 'con' command is executed.
10:39:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:39:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:41:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:42:45 INFO  : Disconnected from the channel tcfchan#13.
10:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:42:45 INFO  : 'jtag frequency' command is executed.
10:42:45 INFO  : Context for 'APU' is selected.
10:42:45 INFO  : System reset is completed.
10:42:48 INFO  : 'after 3000' command is executed.
10:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:42:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:42:49 INFO  : Context for 'APU' is selected.
10:42:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:49 INFO  : Context for 'APU' is selected.
10:42:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:42:49 INFO  : 'ps7_init' command is executed.
10:42:50 INFO  : 'ps7_post_config' command is executed.
10:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:50 INFO  : Memory regions updated for context APU
10:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:50 INFO  : 'con' command is executed.
10:42:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:43:25 INFO  : Disconnected from the channel tcfchan#14.
10:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:43:25 INFO  : 'jtag frequency' command is executed.
10:43:25 INFO  : Context for 'APU' is selected.
10:43:25 INFO  : System reset is completed.
10:43:28 INFO  : 'after 3000' command is executed.
10:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:43:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:43:29 INFO  : Context for 'APU' is selected.
10:43:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:29 INFO  : Context for 'APU' is selected.
10:43:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:43:30 INFO  : 'ps7_init' command is executed.
10:43:30 INFO  : 'ps7_post_config' command is executed.
10:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:30 INFO  : Memory regions updated for context APU
10:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:30 INFO  : 'con' command is executed.
10:43:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:43:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:44:07 INFO  : Disconnected from the channel tcfchan#15.
10:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:44:07 INFO  : 'jtag frequency' command is executed.
10:44:07 INFO  : Context for 'APU' is selected.
10:44:07 INFO  : System reset is completed.
10:44:10 INFO  : 'after 3000' command is executed.
10:44:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:44:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:44:12 INFO  : Context for 'APU' is selected.
10:44:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:44:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:12 INFO  : Context for 'APU' is selected.
10:44:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:44:12 INFO  : 'ps7_init' command is executed.
10:44:12 INFO  : 'ps7_post_config' command is executed.
10:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:12 INFO  : Memory regions updated for context APU
10:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:12 INFO  : 'con' command is executed.
10:44:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:44:56 INFO  : Disconnected from the channel tcfchan#16.
10:44:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:44:56 INFO  : 'jtag frequency' command is executed.
10:44:56 INFO  : Context for 'APU' is selected.
10:44:56 INFO  : System reset is completed.
10:44:59 INFO  : 'after 3000' command is executed.
10:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:45:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:45:01 INFO  : Context for 'APU' is selected.
10:45:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:45:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:01 INFO  : Context for 'APU' is selected.
10:45:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:45:02 INFO  : 'ps7_init' command is executed.
10:45:02 INFO  : 'ps7_post_config' command is executed.
10:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:02 INFO  : Memory regions updated for context APU
10:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:02 INFO  : 'con' command is executed.
10:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:45:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:22:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:23:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:25:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:37:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:37:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:38:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:38:14 INFO  : Disconnected from the channel tcfchan#17.
12:38:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:38:14 INFO  : 'jtag frequency' command is executed.
12:38:14 INFO  : Context for 'APU' is selected.
12:38:14 INFO  : System reset is completed.
12:38:17 INFO  : 'after 3000' command is executed.
12:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:38:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:38:18 INFO  : Context for 'APU' is selected.
12:38:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:38:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:18 INFO  : Context for 'APU' is selected.
12:38:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:38:19 INFO  : 'ps7_init' command is executed.
12:38:19 INFO  : 'ps7_post_config' command is executed.
12:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:19 INFO  : Memory regions updated for context APU
12:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:19 INFO  : 'con' command is executed.
12:38:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:39:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:39:41 INFO  : Disconnected from the channel tcfchan#18.
12:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:39:41 INFO  : 'jtag frequency' command is executed.
12:39:41 INFO  : Context for 'APU' is selected.
12:39:41 INFO  : System reset is completed.
12:39:44 INFO  : 'after 3000' command is executed.
12:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:39:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:39:45 INFO  : Context for 'APU' is selected.
12:39:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:45 INFO  : Context for 'APU' is selected.
12:39:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:39:46 INFO  : 'ps7_init' command is executed.
12:39:46 INFO  : 'ps7_post_config' command is executed.
12:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:47 INFO  : Memory regions updated for context APU
12:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:47 INFO  : 'con' command is executed.
12:39:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:39:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:39:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:40:01 INFO  : Disconnected from the channel tcfchan#19.
12:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:40:01 INFO  : 'jtag frequency' command is executed.
12:40:01 INFO  : Context for 'APU' is selected.
12:40:01 INFO  : System reset is completed.
12:40:04 INFO  : 'after 3000' command is executed.
12:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:40:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:40:06 INFO  : Context for 'APU' is selected.
12:40:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:06 INFO  : Context for 'APU' is selected.
12:40:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:40:06 INFO  : 'ps7_init' command is executed.
12:40:06 INFO  : 'ps7_post_config' command is executed.
12:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:06 INFO  : Memory regions updated for context APU
12:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:06 INFO  : 'con' command is executed.
12:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:41:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:41:31 INFO  : Disconnected from the channel tcfchan#20.
12:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:41:31 INFO  : 'jtag frequency' command is executed.
12:41:31 INFO  : Context for 'APU' is selected.
12:41:31 INFO  : System reset is completed.
12:41:34 INFO  : 'after 3000' command is executed.
12:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:41:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:41:35 INFO  : Context for 'APU' is selected.
12:41:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:35 INFO  : Context for 'APU' is selected.
12:41:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:41:36 INFO  : 'ps7_init' command is executed.
12:41:36 INFO  : 'ps7_post_config' command is executed.
12:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:36 INFO  : Memory regions updated for context APU
12:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:36 INFO  : 'con' command is executed.
12:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:41:41 INFO  : Disconnected from the channel tcfchan#21.
12:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:41:41 INFO  : 'jtag frequency' command is executed.
12:41:41 INFO  : Context for 'APU' is selected.
12:41:41 INFO  : System reset is completed.
12:41:44 INFO  : 'after 3000' command is executed.
12:41:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:41:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:41:46 INFO  : Context for 'APU' is selected.
12:41:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:41:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:46 INFO  : Context for 'APU' is selected.
12:41:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:41:46 INFO  : 'ps7_init' command is executed.
12:41:46 INFO  : 'ps7_post_config' command is executed.
12:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:46 INFO  : Memory regions updated for context APU
12:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:46 INFO  : 'con' command is executed.
12:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:46:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:46:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:47:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:47:27 INFO  : Disconnected from the channel tcfchan#22.
12:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:47:28 INFO  : 'jtag frequency' command is executed.
12:47:28 INFO  : Context for 'APU' is selected.
12:47:28 INFO  : System reset is completed.
12:47:31 INFO  : 'after 3000' command is executed.
12:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:47:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:47:32 INFO  : Context for 'APU' is selected.
12:47:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:32 INFO  : Context for 'APU' is selected.
12:47:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:47:32 INFO  : 'ps7_init' command is executed.
12:47:32 INFO  : 'ps7_post_config' command is executed.
12:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:33 INFO  : Memory regions updated for context APU
12:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:33 INFO  : 'con' command is executed.
12:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:47:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:48:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:48:33 INFO  : Disconnected from the channel tcfchan#23.
12:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:48:34 INFO  : 'jtag frequency' command is executed.
12:48:34 INFO  : Context for 'APU' is selected.
12:48:34 INFO  : System reset is completed.
12:48:37 INFO  : 'after 3000' command is executed.
12:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:48:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:48:38 INFO  : Context for 'APU' is selected.
12:48:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:48:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:38 INFO  : Context for 'APU' is selected.
12:48:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:48:38 INFO  : 'ps7_init' command is executed.
12:48:38 INFO  : 'ps7_post_config' command is executed.
12:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:39 INFO  : Memory regions updated for context APU
12:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:39 INFO  : 'con' command is executed.
12:48:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:49:02 INFO  : Disconnected from the channel tcfchan#24.
12:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:49:02 INFO  : 'jtag frequency' command is executed.
12:49:02 INFO  : Context for 'APU' is selected.
12:49:02 INFO  : System reset is completed.
12:49:05 INFO  : 'after 3000' command is executed.
12:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:49:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:49:07 INFO  : Context for 'APU' is selected.
12:49:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:07 INFO  : Context for 'APU' is selected.
12:49:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:49:07 INFO  : 'ps7_init' command is executed.
12:49:07 INFO  : 'ps7_post_config' command is executed.
12:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:07 INFO  : Memory regions updated for context APU
12:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:07 INFO  : 'con' command is executed.
12:49:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:49:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:51:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:51:30 INFO  : Disconnected from the channel tcfchan#25.
12:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:51:30 INFO  : 'jtag frequency' command is executed.
12:51:30 INFO  : Context for 'APU' is selected.
12:51:30 INFO  : System reset is completed.
12:51:33 INFO  : 'after 3000' command is executed.
12:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:51:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:51:35 INFO  : Context for 'APU' is selected.
12:51:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:51:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:35 INFO  : Context for 'APU' is selected.
12:51:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:51:35 INFO  : 'ps7_init' command is executed.
12:51:35 INFO  : 'ps7_post_config' command is executed.
12:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:35 INFO  : Memory regions updated for context APU
12:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:35 INFO  : 'con' command is executed.
12:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:51:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:52:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:52:09 INFO  : Disconnected from the channel tcfchan#26.
12:52:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:52:09 INFO  : 'jtag frequency' command is executed.
12:52:09 INFO  : Context for 'APU' is selected.
12:52:09 INFO  : System reset is completed.
12:52:12 INFO  : 'after 3000' command is executed.
12:52:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:52:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:52:13 INFO  : Context for 'APU' is selected.
12:52:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:52:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:13 INFO  : Context for 'APU' is selected.
12:52:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:52:14 INFO  : 'ps7_init' command is executed.
12:52:14 INFO  : 'ps7_post_config' command is executed.
12:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:14 INFO  : Memory regions updated for context APU
12:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:14 INFO  : 'con' command is executed.
12:52:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:52:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:52:21 INFO  : Disconnected from the channel tcfchan#27.
12:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:52:21 INFO  : 'jtag frequency' command is executed.
12:52:21 INFO  : Context for 'APU' is selected.
12:52:21 INFO  : System reset is completed.
12:52:24 INFO  : 'after 3000' command is executed.
12:52:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:52:25 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:52:25 INFO  : Context for 'APU' is selected.
12:52:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:25 INFO  : Context for 'APU' is selected.
12:52:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:52:26 INFO  : 'ps7_init' command is executed.
12:52:26 INFO  : 'ps7_post_config' command is executed.
12:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:26 INFO  : Memory regions updated for context APU
12:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:26 INFO  : 'con' command is executed.
12:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:52:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:52:53 INFO  : Disconnected from the channel tcfchan#28.
12:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:52:53 INFO  : 'jtag frequency' command is executed.
12:52:53 INFO  : Context for 'APU' is selected.
12:52:53 INFO  : System reset is completed.
12:52:56 INFO  : 'after 3000' command is executed.
12:52:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:52:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:52:58 INFO  : Context for 'APU' is selected.
12:52:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:52:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:58 INFO  : Context for 'APU' is selected.
12:52:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:52:58 INFO  : 'ps7_init' command is executed.
12:52:58 INFO  : 'ps7_post_config' command is executed.
12:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:58 INFO  : Memory regions updated for context APU
12:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:58 INFO  : 'con' command is executed.
12:52:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:52:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
13:05:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:11:45 INFO  : Hardware specification for platform project 'env1_cora' is updated.
13:12:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:52:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:54:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:55:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:56:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:56:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:57:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:59:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:59:28 INFO  : Disconnected from the channel tcfchan#29.
13:59:28 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:59:28 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
13:59:28 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
13:59:28 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:59:33 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
13:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
13:59:34 INFO  : 'jtag frequency' command is executed.
13:59:34 INFO  : Context for 'APU' is selected.
13:59:34 INFO  : System reset is completed.
13:59:37 INFO  : 'after 3000' command is executed.
13:59:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
13:59:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
13:59:38 INFO  : Context for 'APU' is selected.
13:59:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
13:59:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:38 INFO  : Context for 'APU' is selected.
13:59:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
13:59:39 INFO  : 'ps7_init' command is executed.
13:59:39 INFO  : 'ps7_post_config' command is executed.
13:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:39 INFO  : Memory regions updated for context APU
13:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:39 INFO  : 'con' command is executed.
13:59:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:01:10 INFO  : Disconnected from the channel tcfchan#31.
14:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:01:10 INFO  : 'jtag frequency' command is executed.
14:01:10 INFO  : Context for 'APU' is selected.
14:01:10 INFO  : System reset is completed.
14:01:13 INFO  : 'after 3000' command is executed.
14:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:01:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:01:14 INFO  : Context for 'APU' is selected.
14:01:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:01:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:14 INFO  : Context for 'APU' is selected.
14:01:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:01:14 INFO  : 'ps7_init' command is executed.
14:01:14 INFO  : 'ps7_post_config' command is executed.
14:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:15 INFO  : Memory regions updated for context APU
14:01:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:15 INFO  : 'con' command is executed.
14:01:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:02:28 INFO  : Disconnected from the channel tcfchan#32.
14:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:02:28 INFO  : 'jtag frequency' command is executed.
14:02:28 INFO  : Context for 'APU' is selected.
14:02:28 INFO  : System reset is completed.
14:02:31 INFO  : 'after 3000' command is executed.
14:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:02:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:02:33 INFO  : Context for 'APU' is selected.
14:02:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:02:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:33 INFO  : Context for 'APU' is selected.
14:02:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:02:33 INFO  : 'ps7_init' command is executed.
14:02:33 INFO  : 'ps7_post_config' command is executed.
14:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:33 INFO  : Memory regions updated for context APU
14:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:33 INFO  : 'con' command is executed.
14:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:02:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:02:48 INFO  : Hardware specification for platform project 'env1_cora' is updated.
14:02:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:03:01 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:03:01 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
14:03:01 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
14:03:01 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:03:06 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
14:03:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:03:22 INFO  : Disconnected from the channel tcfchan#33.
14:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:03:22 INFO  : 'jtag frequency' command is executed.
14:03:22 INFO  : Context for 'APU' is selected.
14:03:22 INFO  : System reset is completed.
14:03:25 INFO  : 'after 3000' command is executed.
14:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:03:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:03:26 INFO  : Context for 'APU' is selected.
14:03:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:26 INFO  : Context for 'APU' is selected.
14:03:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:03:27 INFO  : 'ps7_init' command is executed.
14:03:27 INFO  : 'ps7_post_config' command is executed.
14:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:27 INFO  : Memory regions updated for context APU
14:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:27 INFO  : 'con' command is executed.
14:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:11:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:11:15 INFO  : Disconnected from the channel tcfchan#36.
14:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:11:15 INFO  : 'jtag frequency' command is executed.
14:11:15 INFO  : Context for 'APU' is selected.
14:11:15 INFO  : System reset is completed.
14:11:18 INFO  : 'after 3000' command is executed.
14:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:11:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:11:19 INFO  : Context for 'APU' is selected.
14:11:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:19 INFO  : Context for 'APU' is selected.
14:11:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:11:20 INFO  : 'ps7_init' command is executed.
14:11:20 INFO  : 'ps7_post_config' command is executed.
14:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:20 INFO  : Memory regions updated for context APU
14:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:20 INFO  : 'con' command is executed.
14:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:11:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:11:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:11:57 INFO  : Disconnected from the channel tcfchan#37.
14:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:11:57 INFO  : 'jtag frequency' command is executed.
14:11:57 INFO  : Context for 'APU' is selected.
14:11:57 INFO  : System reset is completed.
14:12:00 INFO  : 'after 3000' command is executed.
14:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:12:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:12:02 INFO  : Context for 'APU' is selected.
14:12:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:12:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:02 INFO  : Context for 'APU' is selected.
14:12:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:12:02 INFO  : 'ps7_init' command is executed.
14:12:02 INFO  : 'ps7_post_config' command is executed.
14:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:02 INFO  : Memory regions updated for context APU
14:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:02 INFO  : 'con' command is executed.
14:12:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:12:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:18:43 INFO  : Disconnected from the channel tcfchan#38.
15:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:18:44 INFO  : 'jtag frequency' command is executed.
15:18:44 INFO  : Context for 'APU' is selected.
15:18:44 INFO  : System reset is completed.
15:18:47 INFO  : 'after 3000' command is executed.
15:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:18:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:18:49 INFO  : Context for 'APU' is selected.
15:18:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:18:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:49 INFO  : Context for 'APU' is selected.
15:18:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:18:50 INFO  : 'ps7_init' command is executed.
15:18:50 INFO  : 'ps7_post_config' command is executed.
15:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:50 INFO  : Memory regions updated for context APU
15:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:50 INFO  : 'con' command is executed.
15:18:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:22:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:22:53 INFO  : Disconnected from the channel tcfchan#39.
15:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:22:54 INFO  : 'jtag frequency' command is executed.
15:22:54 INFO  : Context for 'APU' is selected.
15:22:54 INFO  : System reset is completed.
15:22:57 INFO  : 'after 3000' command is executed.
15:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:22:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:22:58 INFO  : Context for 'APU' is selected.
15:22:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:22:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:58 INFO  : Context for 'APU' is selected.
15:22:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:22:59 INFO  : 'ps7_init' command is executed.
15:22:59 INFO  : 'ps7_post_config' command is executed.
15:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:59 INFO  : Memory regions updated for context APU
15:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:59 INFO  : 'con' command is executed.
15:22:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:22:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:23:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:23:32 INFO  : Disconnected from the channel tcfchan#40.
15:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:23:32 INFO  : 'jtag frequency' command is executed.
15:23:32 INFO  : Context for 'APU' is selected.
15:23:32 INFO  : System reset is completed.
15:23:35 INFO  : 'after 3000' command is executed.
15:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:23:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:23:36 INFO  : Context for 'APU' is selected.
15:23:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:36 INFO  : Context for 'APU' is selected.
15:23:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:23:37 INFO  : 'ps7_init' command is executed.
15:23:37 INFO  : 'ps7_post_config' command is executed.
15:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:37 INFO  : Memory regions updated for context APU
15:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:37 INFO  : 'con' command is executed.
15:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:29:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:29:55 INFO  : Disconnected from the channel tcfchan#41.
15:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:29:55 INFO  : 'jtag frequency' command is executed.
15:29:55 INFO  : Context for 'APU' is selected.
15:29:55 INFO  : System reset is completed.
15:29:58 INFO  : 'after 3000' command is executed.
15:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:30:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:30:00 INFO  : Context for 'APU' is selected.
15:30:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:30:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:00 INFO  : Context for 'APU' is selected.
15:30:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:30:00 INFO  : 'ps7_init' command is executed.
15:30:00 INFO  : 'ps7_post_config' command is executed.
15:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:00 INFO  : Memory regions updated for context APU
15:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:00 INFO  : 'con' command is executed.
15:30:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:30:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:30:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:31:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:31:19 INFO  : Disconnected from the channel tcfchan#42.
15:31:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:31:19 INFO  : 'jtag frequency' command is executed.
15:31:19 INFO  : Context for 'APU' is selected.
15:31:19 INFO  : System reset is completed.
15:31:22 INFO  : 'after 3000' command is executed.
15:31:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:31:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:31:23 INFO  : Context for 'APU' is selected.
15:31:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:23 INFO  : Context for 'APU' is selected.
15:31:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:31:24 INFO  : 'ps7_init' command is executed.
15:31:24 INFO  : 'ps7_post_config' command is executed.
15:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:24 INFO  : Memory regions updated for context APU
15:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:24 INFO  : 'con' command is executed.
15:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:32:13 INFO  : Disconnected from the channel tcfchan#44.
15:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:32:13 INFO  : 'jtag frequency' command is executed.
15:32:13 INFO  : Context for 'APU' is selected.
15:32:13 INFO  : System reset is completed.
15:32:16 INFO  : 'after 3000' command is executed.
15:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:32:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:32:17 INFO  : Context for 'APU' is selected.
15:32:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:32:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:17 INFO  : Context for 'APU' is selected.
15:32:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:32:18 INFO  : 'ps7_init' command is executed.
15:32:18 INFO  : 'ps7_post_config' command is executed.
15:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:18 INFO  : Memory regions updated for context APU
15:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:18 INFO  : 'con' command is executed.
15:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:36:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:47:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:48:09 INFO  : Disconnected from the channel tcfchan#45.
15:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:48:11 INFO  : 'jtag frequency' command is executed.
15:48:11 INFO  : Context for 'APU' is selected.
15:48:11 INFO  : System reset is completed.
15:48:14 INFO  : 'after 3000' command is executed.
15:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:48:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:48:16 INFO  : Context for 'APU' is selected.
15:48:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:16 INFO  : Context for 'APU' is selected.
15:48:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:48:16 INFO  : 'ps7_init' command is executed.
15:48:16 INFO  : 'ps7_post_config' command is executed.
15:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:16 INFO  : Memory regions updated for context APU
15:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:17 INFO  : 'con' command is executed.
15:48:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:49:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:49:35 INFO  : Disconnected from the channel tcfchan#46.
15:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:49:36 INFO  : 'jtag frequency' command is executed.
15:49:36 INFO  : Context for 'APU' is selected.
15:49:36 INFO  : System reset is completed.
15:49:39 INFO  : 'after 3000' command is executed.
15:49:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:49:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:49:41 INFO  : Context for 'APU' is selected.
15:49:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:49:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:41 INFO  : Context for 'APU' is selected.
15:49:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:49:41 INFO  : 'ps7_init' command is executed.
15:49:41 INFO  : 'ps7_post_config' command is executed.
15:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:41 INFO  : Memory regions updated for context APU
15:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:42 INFO  : 'con' command is executed.
15:49:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:51:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:51:19 INFO  : Disconnected from the channel tcfchan#47.
15:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:51:19 INFO  : 'jtag frequency' command is executed.
15:51:19 INFO  : Context for 'APU' is selected.
15:51:19 INFO  : System reset is completed.
15:51:22 INFO  : 'after 3000' command is executed.
15:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:51:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:51:24 INFO  : Context for 'APU' is selected.
15:51:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:51:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:24 INFO  : Context for 'APU' is selected.
15:51:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:51:24 INFO  : 'ps7_init' command is executed.
15:51:24 INFO  : 'ps7_post_config' command is executed.
15:51:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:24 INFO  : 'jtag frequency' command is executed.
15:51:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:24 INFO  : Context for 'APU' is selected.
15:51:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:25 INFO  : Memory regions updated for context APU
15:51:25 INFO  : System reset is completed.
15:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:28 INFO  : 'after 3000' command is executed.
15:51:28 ERROR : Already running
15:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:51:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:51:30 INFO  : Context for 'APU' is selected.
15:51:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:51:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:30 INFO  : Context for 'APU' is selected.
15:51:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:51:30 INFO  : 'ps7_init' command is executed.
15:51:30 INFO  : 'ps7_post_config' command is executed.
15:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:30 INFO  : Memory regions updated for context APU
15:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:30 INFO  : 'con' command is executed.
15:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:51:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:05:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:05:48 INFO  : Disconnected from the channel tcfchan#48.
16:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:05:49 INFO  : 'jtag frequency' command is executed.
16:05:49 INFO  : Context for 'APU' is selected.
16:05:49 INFO  : System reset is completed.
16:05:52 INFO  : 'after 3000' command is executed.
16:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:05:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:05:53 INFO  : Context for 'APU' is selected.
16:05:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:05:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:53 INFO  : Context for 'APU' is selected.
16:05:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:05:54 INFO  : 'ps7_init' command is executed.
16:05:54 INFO  : 'ps7_post_config' command is executed.
16:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:54 INFO  : Memory regions updated for context APU
16:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:55 INFO  : 'con' command is executed.
16:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:11:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:14:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:16:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:16:31 INFO  : Disconnected from the channel tcfchan#49.
16:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:16:32 INFO  : 'jtag frequency' command is executed.
16:16:32 INFO  : Context for 'APU' is selected.
16:16:32 INFO  : System reset is completed.
16:16:35 INFO  : 'after 3000' command is executed.
16:16:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:16:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:16:36 INFO  : Context for 'APU' is selected.
16:16:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:36 INFO  : Context for 'APU' is selected.
16:16:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:16:36 INFO  : 'ps7_init' command is executed.
16:16:36 INFO  : 'ps7_post_config' command is executed.
16:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:37 INFO  : Memory regions updated for context APU
16:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:37 INFO  : 'con' command is executed.
16:16:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:43:53 INFO  : Hardware specification for platform project 'env1_cora' is updated.
16:44:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:44:29 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:44:29 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
16:44:29 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
16:44:29 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:44:37 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
16:44:52 INFO  : Disconnected from the channel tcfchan#50.
16:44:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:44:53 INFO  : 'jtag frequency' command is executed.
16:44:53 INFO  : Context for 'APU' is selected.
16:44:53 INFO  : System reset is completed.
16:44:56 INFO  : 'after 3000' command is executed.
16:44:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:44:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:44:58 INFO  : Context for 'APU' is selected.
16:44:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:44:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:58 INFO  : Context for 'APU' is selected.
16:44:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:44:58 INFO  : 'ps7_init' command is executed.
16:44:58 INFO  : 'ps7_post_config' command is executed.
16:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:59 INFO  : Memory regions updated for context APU
16:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:59 INFO  : 'con' command is executed.
16:44:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:45:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:45:59 INFO  : Disconnected from the channel tcfchan#53.
16:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:45:59 INFO  : 'jtag frequency' command is executed.
16:45:59 INFO  : Context for 'APU' is selected.
16:45:59 INFO  : System reset is completed.
16:46:02 INFO  : 'after 3000' command is executed.
16:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:46:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:46:04 INFO  : Context for 'APU' is selected.
16:46:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:04 INFO  : Context for 'APU' is selected.
16:46:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:46:04 INFO  : 'ps7_init' command is executed.
16:46:04 INFO  : 'ps7_post_config' command is executed.
16:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:04 INFO  : Memory regions updated for context APU
16:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:05 INFO  : 'con' command is executed.
16:46:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:46:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:46:33 INFO  : Disconnected from the channel tcfchan#54.
16:46:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:46:33 INFO  : 'jtag frequency' command is executed.
16:46:33 INFO  : Context for 'APU' is selected.
16:46:33 INFO  : System reset is completed.
16:46:36 INFO  : 'after 3000' command is executed.
16:46:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:46:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:46:38 INFO  : Context for 'APU' is selected.
16:46:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:38 INFO  : Context for 'APU' is selected.
16:46:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:46:38 INFO  : 'ps7_init' command is executed.
16:46:38 INFO  : 'ps7_post_config' command is executed.
16:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:39 INFO  : Memory regions updated for context APU
16:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:39 INFO  : 'con' command is executed.
16:46:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:47:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:47:58 INFO  : Disconnected from the channel tcfchan#55.
16:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:47:59 INFO  : 'jtag frequency' command is executed.
16:47:59 INFO  : Context for 'APU' is selected.
16:47:59 INFO  : System reset is completed.
16:48:02 INFO  : 'after 3000' command is executed.
16:48:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:48:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:48:03 INFO  : Context for 'APU' is selected.
16:48:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:48:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:03 INFO  : Context for 'APU' is selected.
16:48:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:48:03 INFO  : 'ps7_init' command is executed.
16:48:03 INFO  : 'ps7_post_config' command is executed.
16:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:04 INFO  : Memory regions updated for context APU
16:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:04 INFO  : 'con' command is executed.
16:48:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:53:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:53:31 INFO  : Disconnected from the channel tcfchan#56.
16:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:53:31 INFO  : 'jtag frequency' command is executed.
16:53:31 INFO  : Context for 'APU' is selected.
16:53:31 INFO  : System reset is completed.
16:53:34 INFO  : 'after 3000' command is executed.
16:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:53:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:53:35 INFO  : Context for 'APU' is selected.
16:53:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:35 INFO  : Context for 'APU' is selected.
16:53:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:53:35 INFO  : 'ps7_init' command is executed.
16:53:35 INFO  : 'ps7_post_config' command is executed.
16:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:36 INFO  : Memory regions updated for context APU
16:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:36 INFO  : 'con' command is executed.
16:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:55:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:55:12 INFO  : Disconnected from the channel tcfchan#57.
16:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:55:13 INFO  : 'jtag frequency' command is executed.
16:55:13 INFO  : Context for 'APU' is selected.
16:55:13 INFO  : System reset is completed.
16:55:16 INFO  : 'after 3000' command is executed.
16:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:55:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:55:17 INFO  : Context for 'APU' is selected.
16:55:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:17 INFO  : Context for 'APU' is selected.
16:55:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:55:17 INFO  : 'ps7_init' command is executed.
16:55:17 INFO  : 'ps7_post_config' command is executed.
16:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:18 INFO  : Memory regions updated for context APU
16:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:18 INFO  : 'con' command is executed.
16:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:11:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:13:00 INFO  : Disconnected from the channel tcfchan#58.
17:13:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:13:01 INFO  : 'jtag frequency' command is executed.
17:13:01 INFO  : Context for 'APU' is selected.
17:13:01 INFO  : System reset is completed.
17:13:04 INFO  : 'after 3000' command is executed.
17:13:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:13:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:13:06 INFO  : Context for 'APU' is selected.
17:13:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:13:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:06 INFO  : Context for 'APU' is selected.
17:13:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:13:06 INFO  : 'ps7_init' command is executed.
17:13:06 INFO  : 'ps7_post_config' command is executed.
17:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:07 INFO  : Memory regions updated for context APU
17:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:07 INFO  : 'con' command is executed.
17:13:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:13:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:14:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:15:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:15:20 INFO  : Disconnected from the channel tcfchan#59.
17:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:15:20 INFO  : 'jtag frequency' command is executed.
17:15:20 INFO  : Context for 'APU' is selected.
17:15:20 INFO  : System reset is completed.
17:15:23 INFO  : 'after 3000' command is executed.
17:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:15:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:15:25 INFO  : Context for 'APU' is selected.
17:15:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:25 INFO  : Context for 'APU' is selected.
17:15:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:15:25 INFO  : 'ps7_init' command is executed.
17:15:25 INFO  : 'ps7_post_config' command is executed.
17:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:25 INFO  : Memory regions updated for context APU
17:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:25 INFO  : 'con' command is executed.
17:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:18:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:18:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:18:29 INFO  : Disconnected from the channel tcfchan#60.
17:18:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:18:29 INFO  : 'jtag frequency' command is executed.
17:18:30 INFO  : Context for 'APU' is selected.
17:18:30 INFO  : System reset is completed.
17:18:33 INFO  : 'after 3000' command is executed.
17:18:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:18:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:18:34 INFO  : Context for 'APU' is selected.
17:18:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:18:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:34 INFO  : Context for 'APU' is selected.
17:18:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:18:34 INFO  : 'ps7_init' command is executed.
17:18:34 INFO  : 'ps7_post_config' command is executed.
17:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:35 INFO  : Memory regions updated for context APU
17:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:35 INFO  : 'con' command is executed.
17:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:19:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:19:54 INFO  : Disconnected from the channel tcfchan#61.
17:19:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:19:55 INFO  : 'jtag frequency' command is executed.
17:19:55 INFO  : Context for 'APU' is selected.
17:19:55 INFO  : System reset is completed.
17:19:58 INFO  : 'after 3000' command is executed.
17:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:19:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:19:59 INFO  : Context for 'APU' is selected.
17:19:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:19:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:59 INFO  : Context for 'APU' is selected.
17:19:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:19:59 INFO  : 'ps7_init' command is executed.
17:19:59 INFO  : 'ps7_post_config' command is executed.
17:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:00 INFO  : Memory regions updated for context APU
17:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:00 INFO  : 'con' command is executed.
17:20:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:20:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:20:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:21:26 INFO  : Disconnected from the channel tcfchan#62.
17:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:21:26 INFO  : 'jtag frequency' command is executed.
17:21:26 INFO  : Context for 'APU' is selected.
17:21:26 INFO  : System reset is completed.
17:21:29 INFO  : 'after 3000' command is executed.
17:21:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:21:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:21:30 INFO  : Context for 'APU' is selected.
17:21:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:21:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:30 INFO  : Context for 'APU' is selected.
17:21:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:21:31 INFO  : 'ps7_init' command is executed.
17:21:31 INFO  : 'ps7_post_config' command is executed.
17:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:31 INFO  : Memory regions updated for context APU
17:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:31 INFO  : 'con' command is executed.
17:21:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:25:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:29:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:29:23 INFO  : Disconnected from the channel tcfchan#63.
17:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:29:24 INFO  : 'jtag frequency' command is executed.
17:29:24 INFO  : Context for 'APU' is selected.
17:29:24 INFO  : System reset is completed.
17:29:27 INFO  : 'after 3000' command is executed.
17:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:29:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:29:28 INFO  : Context for 'APU' is selected.
17:29:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:29:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:28 INFO  : Context for 'APU' is selected.
17:29:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:29:28 INFO  : 'ps7_init' command is executed.
17:29:28 INFO  : 'ps7_post_config' command is executed.
17:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:29 INFO  : Memory regions updated for context APU
17:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:29 INFO  : 'con' command is executed.
17:29:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:07:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:09:27 INFO  : Hardware specification for platform project 'env1_cora' is updated.
18:10:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:13:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:13:29 INFO  : Disconnected from the channel tcfchan#64.
18:13:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:13:30 INFO  : 'jtag frequency' command is executed.
18:13:30 INFO  : Context for 'APU' is selected.
18:13:30 INFO  : System reset is completed.
18:13:33 INFO  : 'after 3000' command is executed.
18:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:13:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:13:34 INFO  : Context for 'APU' is selected.
18:13:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:13:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:35 INFO  : Context for 'APU' is selected.
18:13:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:13:36 INFO  : 'ps7_init' command is executed.
18:13:36 INFO  : 'ps7_post_config' command is executed.
18:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:36 INFO  : Memory regions updated for context APU
18:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:36 INFO  : 'con' command is executed.
18:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:15:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:15:33 INFO  : Disconnected from the channel tcfchan#70.
18:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:15:33 INFO  : 'jtag frequency' command is executed.
18:15:33 INFO  : Context for 'APU' is selected.
18:15:33 INFO  : System reset is completed.
18:15:36 INFO  : 'after 3000' command is executed.
18:15:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:15:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:15:38 INFO  : Context for 'APU' is selected.
18:15:38 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:15:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:38 INFO  : Context for 'APU' is selected.
18:15:38 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:15:39 INFO  : 'ps7_init' command is executed.
18:15:39 INFO  : 'ps7_post_config' command is executed.
18:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:39 INFO  : Memory regions updated for context APU
18:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:39 INFO  : 'con' command is executed.
18:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:17:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:17:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:17:59 INFO  : Disconnected from the channel tcfchan#71.
18:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:17:59 INFO  : 'jtag frequency' command is executed.
18:17:59 INFO  : Context for 'APU' is selected.
18:17:59 INFO  : System reset is completed.
18:18:02 INFO  : 'after 3000' command is executed.
18:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:18:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:18:04 INFO  : Context for 'APU' is selected.
18:18:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:18:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:04 INFO  : Context for 'APU' is selected.
18:18:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:18:04 INFO  : 'ps7_init' command is executed.
18:18:04 INFO  : 'ps7_post_config' command is executed.
18:18:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:04 INFO  : 'jtag frequency' command is executed.
18:18:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:04 INFO  : Context for 'APU' is selected.
18:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:04 INFO  : Memory regions updated for context APU
18:18:05 INFO  : System reset is completed.
18:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:08 INFO  : 'after 3000' command is executed.
18:18:08 ERROR : Already running
18:18:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:18:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:18:09 INFO  : Context for 'APU' is selected.
18:18:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:18:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:09 INFO  : Context for 'APU' is selected.
18:18:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:18:09 INFO  : 'ps7_init' command is executed.
18:18:09 INFO  : 'ps7_post_config' command is executed.
18:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:10 INFO  : Memory regions updated for context APU
18:18:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:10 INFO  : 'con' command is executed.
18:18:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:18:14 INFO  : Disconnected from the channel tcfchan#72.
18:18:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:18:15 INFO  : 'jtag frequency' command is executed.
18:18:15 INFO  : Context for 'APU' is selected.
18:18:15 INFO  : System reset is completed.
18:18:18 INFO  : 'after 3000' command is executed.
18:18:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:18:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:18:20 INFO  : Context for 'APU' is selected.
18:18:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:18:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:20 INFO  : Context for 'APU' is selected.
18:18:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:18:21 INFO  : 'ps7_init' command is executed.
18:18:21 INFO  : 'ps7_post_config' command is executed.
18:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:21 INFO  : Memory regions updated for context APU
18:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:21 INFO  : 'con' command is executed.
18:18:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:19:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:19:53 INFO  : Disconnected from the channel tcfchan#73.
18:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:19:54 INFO  : 'jtag frequency' command is executed.
18:19:54 INFO  : Context for 'APU' is selected.
18:19:54 INFO  : System reset is completed.
18:19:57 INFO  : 'after 3000' command is executed.
18:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:19:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:19:58 INFO  : Context for 'APU' is selected.
18:19:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:58 INFO  : Context for 'APU' is selected.
18:19:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:19:58 INFO  : 'ps7_init' command is executed.
18:19:59 INFO  : 'ps7_post_config' command is executed.
18:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:59 INFO  : Memory regions updated for context APU
18:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:59 INFO  : 'con' command is executed.
18:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:21:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:21:09 INFO  : Disconnected from the channel tcfchan#74.
18:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:21:11 INFO  : 'jtag frequency' command is executed.
18:21:11 INFO  : Context for 'APU' is selected.
18:21:11 INFO  : System reset is completed.
18:21:14 INFO  : 'after 3000' command is executed.
18:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:21:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:21:15 INFO  : Context for 'APU' is selected.
18:21:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:15 INFO  : Context for 'APU' is selected.
18:21:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:21:16 INFO  : 'ps7_init' command is executed.
18:21:16 INFO  : 'ps7_post_config' command is executed.
18:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:16 INFO  : Memory regions updated for context APU
18:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:16 INFO  : 'con' command is executed.
18:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:23:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:23:59 INFO  : Disconnected from the channel tcfchan#75.
18:23:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:23:59 INFO  : 'jtag frequency' command is executed.
18:23:59 INFO  : Context for 'APU' is selected.
18:23:59 INFO  : System reset is completed.
18:24:02 INFO  : 'after 3000' command is executed.
18:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:24:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:24:04 INFO  : Context for 'APU' is selected.
18:24:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:05 INFO  : Context for 'APU' is selected.
18:24:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:24:05 INFO  : 'ps7_init' command is executed.
18:24:05 INFO  : 'ps7_post_config' command is executed.
18:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:06 INFO  : Memory regions updated for context APU
18:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:06 INFO  : 'con' command is executed.
18:24:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:24:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:24:31 INFO  : Disconnected from the channel tcfchan#76.
18:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:24:34 INFO  : 'jtag frequency' command is executed.
18:24:34 INFO  : Context for 'APU' is selected.
18:24:34 INFO  : System reset is completed.
18:24:37 INFO  : 'after 3000' command is executed.
18:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:24:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:24:39 INFO  : Context for 'APU' is selected.
18:24:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:24:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:39 INFO  : Context for 'APU' is selected.
18:24:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:24:39 INFO  : 'ps7_init' command is executed.
18:24:39 INFO  : 'ps7_post_config' command is executed.
18:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:39 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:39 INFO  : Memory regions updated for context APU
18:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:39 INFO  : 'con' command is executed.
18:24:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:39 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:26:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:26:25 INFO  : Disconnected from the channel tcfchan#77.
18:26:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:26:25 INFO  : 'jtag frequency' command is executed.
18:26:25 INFO  : Context for 'APU' is selected.
18:26:25 INFO  : System reset is completed.
18:26:28 INFO  : 'after 3000' command is executed.
18:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:26:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:26:29 INFO  : Context for 'APU' is selected.
18:26:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:29 INFO  : Context for 'APU' is selected.
18:26:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:26:30 INFO  : 'ps7_init' command is executed.
18:26:30 INFO  : 'ps7_post_config' command is executed.
18:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:30 INFO  : Memory regions updated for context APU
18:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:30 INFO  : 'con' command is executed.
18:26:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:26:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:27:01 INFO  : Disconnected from the channel tcfchan#78.
18:27:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:27:02 INFO  : 'jtag frequency' command is executed.
18:27:02 INFO  : Context for 'APU' is selected.
18:27:02 INFO  : System reset is completed.
18:27:05 INFO  : 'after 3000' command is executed.
18:27:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:27:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:27:06 INFO  : Context for 'APU' is selected.
18:27:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:06 INFO  : Context for 'APU' is selected.
18:27:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:27:06 INFO  : 'ps7_init' command is executed.
18:27:06 INFO  : 'ps7_post_config' command is executed.
18:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:07 INFO  : Memory regions updated for context APU
18:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:07 INFO  : 'con' command is executed.
18:27:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:27:22 INFO  : Disconnected from the channel tcfchan#79.
18:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:27:22 INFO  : 'jtag frequency' command is executed.
18:27:22 INFO  : Context for 'APU' is selected.
18:27:22 INFO  : System reset is completed.
18:27:25 INFO  : 'after 3000' command is executed.
18:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:27:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:27:26 INFO  : Context for 'APU' is selected.
18:27:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:26 INFO  : Context for 'APU' is selected.
18:27:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:27:27 INFO  : 'ps7_init' command is executed.
18:27:27 INFO  : 'ps7_post_config' command is executed.
18:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:27 INFO  : Memory regions updated for context APU
18:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:27 INFO  : 'con' command is executed.
18:27:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:29:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:29:13 INFO  : Disconnected from the channel tcfchan#80.
18:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:29:14 INFO  : 'jtag frequency' command is executed.
18:29:14 INFO  : Context for 'APU' is selected.
18:29:14 INFO  : System reset is completed.
18:29:17 INFO  : 'after 3000' command is executed.
18:29:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:29:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:29:18 INFO  : Context for 'APU' is selected.
18:29:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:18 INFO  : Context for 'APU' is selected.
18:29:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:29:18 INFO  : 'ps7_init' command is executed.
18:29:18 INFO  : 'ps7_post_config' command is executed.
18:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:19 INFO  : Memory regions updated for context APU
18:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:19 INFO  : 'con' command is executed.
18:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:29:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:37:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:37:11 INFO  : Disconnected from the channel tcfchan#81.
18:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:37:11 INFO  : 'jtag frequency' command is executed.
18:37:11 INFO  : Context for 'APU' is selected.
18:37:11 INFO  : System reset is completed.
18:37:14 INFO  : 'after 3000' command is executed.
18:37:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:37:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:37:15 INFO  : Context for 'APU' is selected.
18:37:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:15 INFO  : Context for 'APU' is selected.
18:37:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:37:16 INFO  : 'ps7_init' command is executed.
18:37:16 INFO  : 'ps7_post_config' command is executed.
18:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:16 INFO  : Memory regions updated for context APU
18:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:16 INFO  : 'con' command is executed.
18:37:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:37:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:39:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:39:03 INFO  : Disconnected from the channel tcfchan#82.
18:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:39:04 INFO  : 'jtag frequency' command is executed.
18:39:04 INFO  : Context for 'APU' is selected.
18:39:04 INFO  : System reset is completed.
18:39:07 INFO  : 'after 3000' command is executed.
18:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:39:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:39:09 INFO  : Context for 'APU' is selected.
18:39:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:09 INFO  : Context for 'APU' is selected.
18:39:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:39:09 INFO  : 'ps7_init' command is executed.
18:39:09 INFO  : 'ps7_post_config' command is executed.
18:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:10 INFO  : Memory regions updated for context APU
18:39:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:10 INFO  : 'con' command is executed.
18:39:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:39:15 INFO  : Disconnected from the channel tcfchan#83.
18:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:39:15 INFO  : 'jtag frequency' command is executed.
18:39:15 INFO  : Context for 'APU' is selected.
18:39:15 INFO  : System reset is completed.
18:39:18 INFO  : 'after 3000' command is executed.
18:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:39:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:39:20 INFO  : Context for 'APU' is selected.
18:39:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:39:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:20 INFO  : Context for 'APU' is selected.
18:39:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:39:20 INFO  : 'ps7_init' command is executed.
18:39:20 INFO  : 'ps7_post_config' command is executed.
18:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:20 INFO  : Memory regions updated for context APU
18:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:21 INFO  : 'con' command is executed.
18:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:39:25 INFO  : Disconnected from the channel tcfchan#84.
18:39:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:39:25 INFO  : 'jtag frequency' command is executed.
18:39:25 INFO  : Context for 'APU' is selected.
18:39:26 INFO  : System reset is completed.
18:39:29 INFO  : 'after 3000' command is executed.
18:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:39:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:39:30 INFO  : Context for 'APU' is selected.
18:39:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:39:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:30 INFO  : Context for 'APU' is selected.
18:39:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:39:30 INFO  : 'ps7_init' command is executed.
18:39:30 INFO  : 'ps7_post_config' command is executed.
18:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:30 INFO  : Memory regions updated for context APU
18:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:30 INFO  : 'con' command is executed.
18:39:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:39:41 INFO  : Disconnected from the channel tcfchan#85.
18:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:39:41 INFO  : 'jtag frequency' command is executed.
18:39:41 INFO  : Context for 'APU' is selected.
18:39:41 INFO  : System reset is completed.
18:39:44 INFO  : 'after 3000' command is executed.
18:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:39:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:39:46 INFO  : Context for 'APU' is selected.
18:39:46 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:39:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:46 INFO  : Context for 'APU' is selected.
18:39:46 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:39:46 INFO  : 'ps7_init' command is executed.
18:39:46 INFO  : 'ps7_post_config' command is executed.
18:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:46 INFO  : Memory regions updated for context APU
18:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:46 INFO  : 'con' command is executed.
18:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:43:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:43:51 INFO  : Disconnected from the channel tcfchan#86.
18:43:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:43:52 INFO  : 'jtag frequency' command is executed.
18:43:52 INFO  : Context for 'APU' is selected.
18:43:52 INFO  : System reset is completed.
18:43:55 INFO  : 'after 3000' command is executed.
18:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:43:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:43:56 INFO  : Context for 'APU' is selected.
18:43:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:43:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:56 INFO  : Context for 'APU' is selected.
18:43:56 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:43:56 INFO  : 'ps7_init' command is executed.
18:43:56 INFO  : 'ps7_post_config' command is executed.
18:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:57 INFO  : Memory regions updated for context APU
18:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:57 INFO  : 'con' command is executed.
18:43:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:44:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:44:25 INFO  : Disconnected from the channel tcfchan#87.
18:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:44:25 INFO  : 'jtag frequency' command is executed.
18:44:25 INFO  : Context for 'APU' is selected.
18:44:25 INFO  : System reset is completed.
18:44:28 INFO  : 'after 3000' command is executed.
18:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:44:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:44:30 INFO  : Context for 'APU' is selected.
18:44:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:44:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:30 INFO  : Context for 'APU' is selected.
18:44:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:44:30 INFO  : 'ps7_init' command is executed.
18:44:30 INFO  : 'ps7_post_config' command is executed.
18:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:31 INFO  : Memory regions updated for context APU
18:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:31 INFO  : 'con' command is executed.
18:44:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:45:00 INFO  : Disconnected from the channel tcfchan#88.
18:45:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:45:00 INFO  : 'jtag frequency' command is executed.
18:45:00 INFO  : Context for 'APU' is selected.
18:45:00 INFO  : System reset is completed.
18:45:03 INFO  : 'after 3000' command is executed.
18:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:45:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:45:04 INFO  : Context for 'APU' is selected.
18:45:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:45:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:04 INFO  : Context for 'APU' is selected.
18:45:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:45:05 INFO  : 'ps7_init' command is executed.
18:45:05 INFO  : 'ps7_post_config' command is executed.
18:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:05 INFO  : Memory regions updated for context APU
18:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:05 INFO  : 'con' command is executed.
18:45:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:45:08 INFO  : Disconnected from the channel tcfchan#89.
18:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:45:08 INFO  : 'jtag frequency' command is executed.
18:45:08 INFO  : Context for 'APU' is selected.
18:45:08 INFO  : System reset is completed.
18:45:11 INFO  : 'after 3000' command is executed.
18:45:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:45:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:45:12 INFO  : Context for 'APU' is selected.
18:45:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:12 INFO  : Context for 'APU' is selected.
18:45:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:45:13 INFO  : 'ps7_init' command is executed.
18:45:13 INFO  : 'ps7_post_config' command is executed.
18:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:13 INFO  : Memory regions updated for context APU
18:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:13 INFO  : 'con' command is executed.
18:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:45:21 INFO  : Disconnected from the channel tcfchan#90.
18:45:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:45:22 INFO  : 'jtag frequency' command is executed.
18:45:22 INFO  : Context for 'APU' is selected.
18:45:22 INFO  : System reset is completed.
18:45:25 INFO  : 'after 3000' command is executed.
18:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:45:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:45:26 INFO  : Context for 'APU' is selected.
18:45:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:45:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:26 INFO  : Context for 'APU' is selected.
18:45:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:45:26 INFO  : 'ps7_init' command is executed.
18:45:26 INFO  : 'ps7_post_config' command is executed.
18:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:27 INFO  : Memory regions updated for context APU
18:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:27 INFO  : 'con' command is executed.
18:45:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:47:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:47:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:47:59 INFO  : Disconnected from the channel tcfchan#91.
18:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:47:59 INFO  : 'jtag frequency' command is executed.
18:47:59 INFO  : Context for 'APU' is selected.
18:47:59 INFO  : System reset is completed.
18:48:02 INFO  : 'after 3000' command is executed.
18:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:48:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:48:04 INFO  : Context for 'APU' is selected.
18:48:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:48:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:04 INFO  : Context for 'APU' is selected.
18:48:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:48:05 INFO  : 'ps7_init' command is executed.
18:48:05 INFO  : 'ps7_post_config' command is executed.
18:48:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:05 INFO  : Memory regions updated for context APU
18:48:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:05 INFO  : 'con' command is executed.
18:48:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:05 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:48:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:48:30 INFO  : Disconnected from the channel tcfchan#92.
18:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:48:31 INFO  : 'jtag frequency' command is executed.
18:48:31 INFO  : Context for 'APU' is selected.
18:48:31 INFO  : System reset is completed.
18:48:34 INFO  : 'after 3000' command is executed.
18:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:48:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:48:35 INFO  : Context for 'APU' is selected.
18:48:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:48:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:35 INFO  : Context for 'APU' is selected.
18:48:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:48:35 INFO  : 'ps7_init' command is executed.
18:48:35 INFO  : 'ps7_post_config' command is executed.
18:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:36 INFO  : Memory regions updated for context APU
18:48:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:36 INFO  : 'con' command is executed.
18:48:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:49:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:49:03 INFO  : Disconnected from the channel tcfchan#93.
18:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:49:04 INFO  : 'jtag frequency' command is executed.
18:49:04 INFO  : Context for 'APU' is selected.
18:49:04 INFO  : System reset is completed.
18:49:07 INFO  : 'after 3000' command is executed.
18:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:49:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:49:08 INFO  : Context for 'APU' is selected.
18:49:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:08 INFO  : Context for 'APU' is selected.
18:49:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:49:08 INFO  : 'ps7_init' command is executed.
18:49:08 INFO  : 'ps7_post_config' command is executed.
18:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:09 INFO  : Memory regions updated for context APU
18:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:09 INFO  : 'con' command is executed.
18:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:49:13 INFO  : Disconnected from the channel tcfchan#94.
18:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:49:13 INFO  : 'jtag frequency' command is executed.
18:49:13 INFO  : Context for 'APU' is selected.
18:49:13 INFO  : System reset is completed.
18:49:16 INFO  : 'after 3000' command is executed.
18:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:49:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:49:18 INFO  : Context for 'APU' is selected.
18:49:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:49:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:18 INFO  : Context for 'APU' is selected.
18:49:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:49:18 INFO  : 'ps7_init' command is executed.
18:49:18 INFO  : 'ps7_post_config' command is executed.
18:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:19 INFO  : Memory regions updated for context APU
18:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:19 INFO  : 'con' command is executed.
18:49:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:50:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:50:17 INFO  : Disconnected from the channel tcfchan#95.
18:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:50:17 INFO  : 'jtag frequency' command is executed.
18:50:17 INFO  : Context for 'APU' is selected.
18:50:17 INFO  : System reset is completed.
18:50:20 INFO  : 'after 3000' command is executed.
18:50:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:50:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:50:21 INFO  : Context for 'APU' is selected.
18:50:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:50:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:21 INFO  : Context for 'APU' is selected.
18:50:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:50:22 INFO  : 'ps7_init' command is executed.
18:50:22 INFO  : 'ps7_post_config' command is executed.
18:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:22 INFO  : Memory regions updated for context APU
18:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:22 INFO  : 'con' command is executed.
18:50:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:50:27 INFO  : Disconnected from the channel tcfchan#96.
18:50:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:50:27 INFO  : 'jtag frequency' command is executed.
18:50:27 INFO  : Context for 'APU' is selected.
18:50:27 INFO  : System reset is completed.
18:50:30 INFO  : 'after 3000' command is executed.
18:50:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:50:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:50:32 INFO  : Context for 'APU' is selected.
18:50:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:32 INFO  : Context for 'APU' is selected.
18:50:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:50:32 INFO  : 'ps7_init' command is executed.
18:50:32 INFO  : 'ps7_post_config' command is executed.
18:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:32 INFO  : Memory regions updated for context APU
18:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:33 INFO  : 'con' command is executed.
18:50:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:50:35 INFO  : Disconnected from the channel tcfchan#97.
18:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:50:35 INFO  : 'jtag frequency' command is executed.
18:50:35 INFO  : Context for 'APU' is selected.
18:50:35 INFO  : System reset is completed.
18:50:38 INFO  : 'after 3000' command is executed.
18:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:50:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:50:39 INFO  : Context for 'APU' is selected.
18:50:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:50:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:39 INFO  : Context for 'APU' is selected.
18:50:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:50:40 INFO  : 'ps7_init' command is executed.
18:50:40 INFO  : 'ps7_post_config' command is executed.
18:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:41 INFO  : Memory regions updated for context APU
18:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:41 INFO  : 'con' command is executed.
18:50:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:50:47 INFO  : Disconnected from the channel tcfchan#98.
18:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:50:47 INFO  : 'jtag frequency' command is executed.
18:50:47 INFO  : Context for 'APU' is selected.
18:50:47 INFO  : System reset is completed.
18:50:50 INFO  : 'after 3000' command is executed.
18:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:50:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:50:52 INFO  : Context for 'APU' is selected.
18:50:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:50:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:52 INFO  : Context for 'APU' is selected.
18:50:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:50:52 INFO  : 'ps7_init' command is executed.
18:50:52 INFO  : 'ps7_post_config' command is executed.
18:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:52 INFO  : Memory regions updated for context APU
18:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:52 INFO  : 'con' command is executed.
18:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:52 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:51:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:51:15 INFO  : Disconnected from the channel tcfchan#99.
18:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:51:16 INFO  : 'jtag frequency' command is executed.
18:51:16 INFO  : Context for 'APU' is selected.
18:51:16 INFO  : System reset is completed.
18:51:19 INFO  : 'after 3000' command is executed.
18:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:51:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:51:20 INFO  : Context for 'APU' is selected.
18:51:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:51:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:20 INFO  : Context for 'APU' is selected.
18:51:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:51:20 INFO  : 'ps7_init' command is executed.
18:51:20 INFO  : 'ps7_post_config' command is executed.
18:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:21 INFO  : Memory regions updated for context APU
18:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:21 INFO  : 'con' command is executed.
18:51:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:55:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:55:08 INFO  : Disconnected from the channel tcfchan#100.
18:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:55:09 INFO  : 'jtag frequency' command is executed.
18:55:09 INFO  : Context for 'APU' is selected.
18:55:09 INFO  : System reset is completed.
18:55:12 INFO  : 'after 3000' command is executed.
18:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:55:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:55:14 INFO  : Context for 'APU' is selected.
18:55:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:55:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:14 INFO  : Context for 'APU' is selected.
18:55:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:55:14 INFO  : 'ps7_init' command is executed.
18:55:14 INFO  : 'ps7_post_config' command is executed.
18:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:15 INFO  : Memory regions updated for context APU
18:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:15 INFO  : 'con' command is executed.
18:55:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:06:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:06:21 INFO  : Disconnected from the channel tcfchan#101.
19:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:06:21 INFO  : 'jtag frequency' command is executed.
19:06:21 INFO  : Context for 'APU' is selected.
19:06:21 INFO  : System reset is completed.
19:06:24 INFO  : 'after 3000' command is executed.
19:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:06:25 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:06:25 INFO  : Context for 'APU' is selected.
19:06:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:25 INFO  : Context for 'APU' is selected.
19:06:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:06:26 INFO  : 'ps7_init' command is executed.
19:06:26 INFO  : 'ps7_post_config' command is executed.
19:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:26 INFO  : Memory regions updated for context APU
19:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:26 INFO  : 'con' command is executed.
19:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:09:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:10:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:11:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
21:11:47 INFO  : Disconnected from the channel tcfchan#102.
21:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:11:48 INFO  : 'jtag frequency' command is executed.
21:11:48 INFO  : Context for 'APU' is selected.
21:11:48 INFO  : System reset is completed.
21:11:51 INFO  : 'after 3000' command is executed.
21:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:11:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:11:53 INFO  : Context for 'APU' is selected.
21:11:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:53 INFO  : Context for 'APU' is selected.
21:11:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:11:54 INFO  : 'ps7_init' command is executed.
21:11:54 INFO  : 'ps7_post_config' command is executed.
21:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:54 INFO  : Memory regions updated for context APU
21:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:54 INFO  : 'con' command is executed.
21:11:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:11:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:12:03 INFO  : Disconnected from the channel tcfchan#103.
21:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:12:03 INFO  : 'jtag frequency' command is executed.
21:12:03 INFO  : Context for 'APU' is selected.
21:12:03 INFO  : System reset is completed.
21:12:06 INFO  : 'after 3000' command is executed.
21:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:12:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:12:08 INFO  : Context for 'APU' is selected.
21:12:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:12:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:08 INFO  : Context for 'APU' is selected.
21:12:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:12:08 INFO  : 'ps7_init' command is executed.
21:12:08 INFO  : 'ps7_post_config' command is executed.
21:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:08 INFO  : Memory regions updated for context APU
21:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:08 INFO  : 'con' command is executed.
21:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
21:16:02 INFO  : Disconnected from the channel tcfchan#104.
21:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
21:16:02 INFO  : 'jtag frequency' command is executed.
21:16:02 INFO  : Context for 'APU' is selected.
21:16:02 INFO  : System reset is completed.
21:16:05 INFO  : 'after 3000' command is executed.
21:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
21:16:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
21:16:06 INFO  : Context for 'APU' is selected.
21:16:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
21:16:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:06 INFO  : Context for 'APU' is selected.
21:16:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
21:16:07 INFO  : 'ps7_init' command is executed.
21:16:07 INFO  : 'ps7_post_config' command is executed.
21:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:07 INFO  : Memory regions updated for context APU
21:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:07 INFO  : 'con' command is executed.
21:16:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:16:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:20:25 INFO  : Disconnected from the channel tcfchan#105.
14:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:20:25 INFO  : 'jtag frequency' command is executed.
14:20:25 INFO  : Context for 'APU' is selected.
14:20:26 INFO  : System reset is completed.
14:20:29 INFO  : 'after 3000' command is executed.
14:20:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:20:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:20:30 INFO  : Context for 'APU' is selected.
14:20:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:20:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:30 INFO  : Context for 'APU' is selected.
14:20:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:20:30 INFO  : 'ps7_init' command is executed.
14:20:30 INFO  : 'ps7_post_config' command is executed.
14:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:31 INFO  : Memory regions updated for context APU
14:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:31 INFO  : 'con' command is executed.
14:20:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:20:36 INFO  : Disconnected from the channel tcfchan#106.
14:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:20:37 INFO  : 'jtag frequency' command is executed.
14:20:37 INFO  : Context for 'APU' is selected.
14:20:37 INFO  : System reset is completed.
14:20:40 INFO  : 'after 3000' command is executed.
14:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:20:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:20:41 INFO  : Context for 'APU' is selected.
14:20:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:41 INFO  : Context for 'APU' is selected.
14:20:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:20:41 INFO  : 'ps7_init' command is executed.
14:20:41 INFO  : 'ps7_post_config' command is executed.
14:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:42 INFO  : Memory regions updated for context APU
14:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:42 INFO  : 'con' command is executed.
14:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:20:46 INFO  : Disconnected from the channel tcfchan#107.
14:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:20:46 INFO  : 'jtag frequency' command is executed.
14:20:46 INFO  : Context for 'APU' is selected.
14:20:46 INFO  : System reset is completed.
14:20:49 INFO  : 'after 3000' command is executed.
14:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:20:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:20:51 INFO  : Context for 'APU' is selected.
14:20:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:20:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:51 INFO  : Context for 'APU' is selected.
14:20:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:20:51 INFO  : 'ps7_init' command is executed.
14:20:51 INFO  : 'ps7_post_config' command is executed.
14:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:51 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:51 INFO  : Memory regions updated for context APU
14:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:51 INFO  : 'con' command is executed.
14:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:51 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:21:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:21:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:21:37 INFO  : Disconnected from the channel tcfchan#108.
14:21:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:21:37 INFO  : 'jtag frequency' command is executed.
14:21:38 INFO  : Context for 'APU' is selected.
14:21:38 INFO  : System reset is completed.
14:21:41 INFO  : 'after 3000' command is executed.
14:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:21:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:21:42 INFO  : Context for 'APU' is selected.
14:21:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:21:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:42 INFO  : Context for 'APU' is selected.
14:21:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:21:43 INFO  : 'ps7_init' command is executed.
14:21:43 INFO  : 'ps7_post_config' command is executed.
14:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:43 INFO  : Memory regions updated for context APU
14:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:43 INFO  : 'con' command is executed.
14:21:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:21:58 INFO  : Disconnected from the channel tcfchan#109.
14:21:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:21:59 INFO  : 'jtag frequency' command is executed.
14:21:59 INFO  : Context for 'APU' is selected.
14:21:59 INFO  : System reset is completed.
14:22:02 INFO  : 'after 3000' command is executed.
14:22:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:22:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:22:03 INFO  : Context for 'APU' is selected.
14:22:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:22:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:03 INFO  : Context for 'APU' is selected.
14:22:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:22:03 INFO  : 'ps7_init' command is executed.
14:22:03 INFO  : 'ps7_post_config' command is executed.
14:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:04 INFO  : Memory regions updated for context APU
14:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:04 INFO  : 'con' command is executed.
14:22:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:22:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:22:06 INFO  : Disconnected from the channel tcfchan#110.
14:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:22:06 INFO  : 'jtag frequency' command is executed.
14:22:06 INFO  : Context for 'APU' is selected.
14:22:06 INFO  : System reset is completed.
14:22:09 INFO  : 'after 3000' command is executed.
14:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:22:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:22:10 INFO  : Context for 'APU' is selected.
14:22:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:22:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:10 INFO  : Context for 'APU' is selected.
14:22:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:22:11 INFO  : 'ps7_init' command is executed.
14:22:11 INFO  : 'ps7_post_config' command is executed.
14:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:11 INFO  : Memory regions updated for context APU
14:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:11 INFO  : 'con' command is executed.
14:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:22:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:23:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:23:47 INFO  : Disconnected from the channel tcfchan#111.
14:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:23:48 INFO  : 'jtag frequency' command is executed.
14:23:48 INFO  : Context for 'APU' is selected.
14:23:48 INFO  : System reset is completed.
14:23:51 INFO  : 'after 3000' command is executed.
14:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:23:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:23:52 INFO  : Context for 'APU' is selected.
14:23:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:52 INFO  : Context for 'APU' is selected.
14:23:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:23:53 INFO  : 'ps7_init' command is executed.
14:23:53 INFO  : 'ps7_post_config' command is executed.
14:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:53 INFO  : Memory regions updated for context APU
14:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:53 INFO  : 'con' command is executed.
14:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:24:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:24:10 INFO  : Disconnected from the channel tcfchan#112.
14:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:24:11 INFO  : 'jtag frequency' command is executed.
14:24:11 INFO  : Context for 'APU' is selected.
14:24:11 INFO  : System reset is completed.
14:24:14 INFO  : 'after 3000' command is executed.
14:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:24:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:24:15 INFO  : Context for 'APU' is selected.
14:24:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:24:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:15 INFO  : Context for 'APU' is selected.
14:24:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:24:16 INFO  : 'ps7_init' command is executed.
14:24:16 INFO  : 'ps7_post_config' command is executed.
14:24:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:16 INFO  : Memory regions updated for context APU
14:24:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:16 INFO  : 'con' command is executed.
14:24:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:27:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:27:16 INFO  : Disconnected from the channel tcfchan#113.
14:27:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:27:17 INFO  : 'jtag frequency' command is executed.
14:27:17 INFO  : Context for 'APU' is selected.
14:27:17 INFO  : System reset is completed.
14:27:20 INFO  : 'after 3000' command is executed.
14:27:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:27:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:27:21 INFO  : Context for 'APU' is selected.
14:27:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:27:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:21 INFO  : Context for 'APU' is selected.
14:27:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:27:21 INFO  : 'ps7_init' command is executed.
14:27:21 INFO  : 'ps7_post_config' command is executed.
14:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:22 INFO  : Memory regions updated for context APU
14:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:22 INFO  : 'con' command is executed.
14:27:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:27:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:28:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:28:14 INFO  : Disconnected from the channel tcfchan#114.
14:28:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:28:15 INFO  : 'jtag frequency' command is executed.
14:28:15 INFO  : Context for 'APU' is selected.
14:28:15 INFO  : System reset is completed.
14:28:18 INFO  : 'after 3000' command is executed.
14:28:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:28:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:28:19 INFO  : Context for 'APU' is selected.
14:28:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:28:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:19 INFO  : Context for 'APU' is selected.
14:28:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:28:19 INFO  : 'ps7_init' command is executed.
14:28:19 INFO  : 'ps7_post_config' command is executed.
14:28:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:20 INFO  : Memory regions updated for context APU
14:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:20 INFO  : 'con' command is executed.
14:28:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:28:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:29:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:29:07 INFO  : Disconnected from the channel tcfchan#115.
14:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:29:08 INFO  : 'jtag frequency' command is executed.
14:29:08 INFO  : Context for 'APU' is selected.
14:29:08 INFO  : System reset is completed.
14:29:11 INFO  : 'after 3000' command is executed.
14:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:29:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:29:12 INFO  : Context for 'APU' is selected.
14:29:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:29:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:12 INFO  : Context for 'APU' is selected.
14:29:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:29:13 INFO  : 'ps7_init' command is executed.
14:29:13 INFO  : 'ps7_post_config' command is executed.
14:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:13 INFO  : Memory regions updated for context APU
14:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:13 INFO  : 'con' command is executed.
14:29:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:01:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:01:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:02:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:02:20 INFO  : Disconnected from the channel tcfchan#116.
15:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:02:20 INFO  : 'jtag frequency' command is executed.
15:02:20 INFO  : Context for 'APU' is selected.
15:02:20 INFO  : System reset is completed.
15:02:23 INFO  : 'after 3000' command is executed.
15:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:02:25 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:02:25 INFO  : Context for 'APU' is selected.
15:02:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:02:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:25 INFO  : Context for 'APU' is selected.
15:02:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:02:25 INFO  : 'ps7_init' command is executed.
15:02:25 INFO  : 'ps7_post_config' command is executed.
15:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:26 INFO  : Memory regions updated for context APU
15:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:26 INFO  : 'con' command is executed.
15:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:02:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:07:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:07:40 INFO  : Disconnected from the channel tcfchan#117.
15:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:07:40 INFO  : 'jtag frequency' command is executed.
15:07:40 INFO  : Context for 'APU' is selected.
15:07:40 INFO  : System reset is completed.
15:07:43 INFO  : 'after 3000' command is executed.
15:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:07:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:07:44 INFO  : Context for 'APU' is selected.
15:07:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:07:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:44 INFO  : Context for 'APU' is selected.
15:07:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:07:45 INFO  : 'ps7_init' command is executed.
15:07:45 INFO  : 'ps7_post_config' command is executed.
15:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:45 INFO  : Memory regions updated for context APU
15:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:45 INFO  : 'con' command is executed.
15:07:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:08:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:08:42 INFO  : Disconnected from the channel tcfchan#118.
15:08:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:08:42 INFO  : 'jtag frequency' command is executed.
15:08:42 INFO  : Context for 'APU' is selected.
15:08:42 INFO  : System reset is completed.
15:08:45 INFO  : 'after 3000' command is executed.
15:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:08:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:08:47 INFO  : Context for 'APU' is selected.
15:08:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:08:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:47 INFO  : Context for 'APU' is selected.
15:08:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:08:47 INFO  : 'ps7_init' command is executed.
15:08:47 INFO  : 'ps7_post_config' command is executed.
15:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:47 INFO  : Memory regions updated for context APU
15:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:47 INFO  : 'con' command is executed.
15:08:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:14:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:14:50 INFO  : Disconnected from the channel tcfchan#119.
16:14:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:14:50 INFO  : 'jtag frequency' command is executed.
16:14:50 INFO  : Context for 'APU' is selected.
16:14:50 INFO  : System reset is completed.
16:14:53 INFO  : 'after 3000' command is executed.
16:14:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:14:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:14:55 INFO  : Context for 'APU' is selected.
16:14:55 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:14:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:55 INFO  : Context for 'APU' is selected.
16:14:55 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:14:55 INFO  : 'ps7_init' command is executed.
16:14:55 INFO  : 'ps7_post_config' command is executed.
16:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:56 INFO  : Memory regions updated for context APU
16:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:56 INFO  : 'con' command is executed.
16:14:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:14:56 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:16:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:16:23 INFO  : Disconnected from the channel tcfchan#120.
16:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:16:24 INFO  : 'jtag frequency' command is executed.
16:16:24 INFO  : Context for 'APU' is selected.
16:16:24 INFO  : System reset is completed.
16:16:27 INFO  : 'after 3000' command is executed.
16:16:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:16:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:16:28 INFO  : Context for 'APU' is selected.
16:16:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:16:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:28 INFO  : Context for 'APU' is selected.
16:16:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:16:28 INFO  : 'ps7_init' command is executed.
16:16:28 INFO  : 'ps7_post_config' command is executed.
16:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:29 INFO  : Memory regions updated for context APU
16:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:29 INFO  : 'con' command is executed.
16:16:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:23:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
12:23:19 INFO  : XSCT server has started successfully.
12:23:19 INFO  : Successfully done setting XSCT server connection channel  
12:23:19 INFO  : plnx-install-location is set to ''
12:23:19 INFO  : Successfully done setting workspace for the tool. 
12:23:25 INFO  : Registering command handlers for Vitis TCF services
12:23:31 INFO  : Successfully done query RDI_DATADIR 
12:24:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:24:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:28:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:32:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:33:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:33:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:35:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:35:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:36:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:37:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:40:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
13:40:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:02:11 INFO  : Hardware specification for platform project 'env1_cora' is updated.
14:02:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:02:35 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:02:35 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
14:02:35 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
14:02:35 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:02:40 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
14:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:04:58 INFO  : 'jtag frequency' command is executed.
14:04:58 INFO  : Context for 'APU' is selected.
14:04:58 INFO  : System reset is completed.
14:05:01 INFO  : 'after 3000' command is executed.
14:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:05:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:05:02 INFO  : Context for 'APU' is selected.
14:05:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:05:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:02 INFO  : Context for 'APU' is selected.
14:05:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:05:03 INFO  : 'ps7_init' command is executed.
14:05:03 INFO  : 'ps7_post_config' command is executed.
14:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:03 INFO  : Memory regions updated for context APU
14:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:03 INFO  : 'con' command is executed.
14:05:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:05:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:06:32 INFO  : Disconnected from the channel tcfchan#5.
14:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:06:32 INFO  : 'jtag frequency' command is executed.
14:06:32 INFO  : Context for 'APU' is selected.
14:06:32 INFO  : System reset is completed.
14:06:35 INFO  : 'after 3000' command is executed.
14:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:06:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:06:36 INFO  : Context for 'APU' is selected.
14:06:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:06:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:36 INFO  : Context for 'APU' is selected.
14:06:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:06:37 INFO  : 'ps7_init' command is executed.
14:06:37 INFO  : 'ps7_post_config' command is executed.
14:06:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:37 INFO  : Memory regions updated for context APU
14:06:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:37 INFO  : 'con' command is executed.
14:06:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:06:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:08:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:08:35 INFO  : Disconnected from the channel tcfchan#6.
14:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:08:35 INFO  : 'jtag frequency' command is executed.
14:08:35 INFO  : Context for 'APU' is selected.
14:08:35 INFO  : System reset is completed.
14:08:38 INFO  : 'after 3000' command is executed.
14:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:08:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:08:40 INFO  : Context for 'APU' is selected.
14:08:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:08:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:40 INFO  : Context for 'APU' is selected.
14:08:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:08:40 INFO  : 'ps7_init' command is executed.
14:08:40 INFO  : 'ps7_post_config' command is executed.
14:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:40 INFO  : Memory regions updated for context APU
14:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:41 INFO  : 'con' command is executed.
14:08:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:10:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:10:34 INFO  : Disconnected from the channel tcfchan#7.
14:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:10:35 INFO  : 'jtag frequency' command is executed.
14:10:35 INFO  : Context for 'APU' is selected.
14:10:35 INFO  : System reset is completed.
14:10:38 INFO  : 'after 3000' command is executed.
14:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:10:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:10:39 INFO  : Context for 'APU' is selected.
14:10:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:10:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:39 INFO  : Context for 'APU' is selected.
14:10:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:10:40 INFO  : 'ps7_init' command is executed.
14:10:40 INFO  : 'ps7_post_config' command is executed.
14:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:40 INFO  : Memory regions updated for context APU
14:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:40 INFO  : 'con' command is executed.
14:10:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:10:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:12:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:12:04 INFO  : Disconnected from the channel tcfchan#8.
14:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:12:04 INFO  : 'jtag frequency' command is executed.
14:12:04 INFO  : Context for 'APU' is selected.
14:12:04 INFO  : System reset is completed.
14:12:07 INFO  : 'after 3000' command is executed.
14:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:12:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:12:09 INFO  : Context for 'APU' is selected.
14:12:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:09 INFO  : Context for 'APU' is selected.
14:12:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:12:09 INFO  : 'ps7_init' command is executed.
14:12:09 INFO  : 'ps7_post_config' command is executed.
14:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:10 INFO  : Memory regions updated for context APU
14:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:10 INFO  : 'con' command is executed.
14:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:12:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:14:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:14:32 INFO  : Disconnected from the channel tcfchan#9.
14:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:14:32 INFO  : 'jtag frequency' command is executed.
14:14:32 INFO  : Context for 'APU' is selected.
14:14:32 INFO  : System reset is completed.
14:14:35 INFO  : 'after 3000' command is executed.
14:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:14:37 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:14:37 INFO  : Context for 'APU' is selected.
14:14:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:37 INFO  : Context for 'APU' is selected.
14:14:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:14:37 INFO  : 'ps7_init' command is executed.
14:14:37 INFO  : 'ps7_post_config' command is executed.
14:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:37 INFO  : Memory regions updated for context APU
14:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:38 INFO  : 'con' command is executed.
14:14:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:41:21 INFO  : Hardware specification for platform project 'env1_cora' is updated.
14:41:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:41:56 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:41:56 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
14:41:56 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
14:41:56 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:42:01 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
14:44:55 INFO  : Disconnected from the channel tcfchan#10.
14:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:44:56 INFO  : 'jtag frequency' command is executed.
14:44:56 INFO  : Context for 'APU' is selected.
14:44:56 INFO  : System reset is completed.
14:44:59 INFO  : 'after 3000' command is executed.
14:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:45:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:45:00 INFO  : Context for 'APU' is selected.
14:45:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:45:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:00 INFO  : Context for 'APU' is selected.
14:45:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:45:01 INFO  : 'ps7_init' command is executed.
14:45:01 INFO  : 'ps7_post_config' command is executed.
14:45:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:02 INFO  : Memory regions updated for context APU
14:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:02 INFO  : 'con' command is executed.
14:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:45:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:45:48 INFO  : Disconnected from the channel tcfchan#13.
14:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:45:49 INFO  : 'jtag frequency' command is executed.
14:45:49 INFO  : Context for 'APU' is selected.
14:45:49 INFO  : System reset is completed.
14:45:52 INFO  : 'after 3000' command is executed.
14:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:45:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:45:53 INFO  : Context for 'APU' is selected.
14:45:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:53 INFO  : Context for 'APU' is selected.
14:45:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:45:53 INFO  : 'ps7_init' command is executed.
14:45:53 INFO  : 'ps7_post_config' command is executed.
14:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:54 INFO  : Memory regions updated for context APU
14:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:54 INFO  : 'con' command is executed.
14:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:45:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:50:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:51:03 INFO  : Disconnected from the channel tcfchan#14.
14:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:51:04 INFO  : 'jtag frequency' command is executed.
14:51:04 INFO  : Context for 'APU' is selected.
14:51:04 INFO  : System reset is completed.
14:51:07 INFO  : 'after 3000' command is executed.
14:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:51:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:51:08 INFO  : Context for 'APU' is selected.
14:51:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:51:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:08 INFO  : Context for 'APU' is selected.
14:51:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:51:09 INFO  : 'ps7_init' command is executed.
14:51:09 INFO  : 'ps7_post_config' command is executed.
14:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:09 INFO  : Memory regions updated for context APU
14:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:09 INFO  : 'con' command is executed.
14:51:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:05:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:08:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:09:28 INFO  : Disconnected from the channel tcfchan#15.
15:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:09:28 INFO  : 'jtag frequency' command is executed.
15:09:28 INFO  : Context for 'APU' is selected.
15:09:28 INFO  : System reset is completed.
15:09:31 INFO  : 'after 3000' command is executed.
15:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:09:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:09:33 INFO  : Context for 'APU' is selected.
15:09:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:09:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:33 INFO  : Context for 'APU' is selected.
15:09:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:09:33 INFO  : 'ps7_init' command is executed.
15:09:33 INFO  : 'ps7_post_config' command is executed.
15:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:33 INFO  : Memory regions updated for context APU
15:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:33 INFO  : 'con' command is executed.
15:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:09:42 INFO  : Disconnected from the channel tcfchan#16.
15:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:09:42 INFO  : 'jtag frequency' command is executed.
15:09:42 INFO  : Context for 'APU' is selected.
15:09:42 INFO  : System reset is completed.
15:09:45 INFO  : 'after 3000' command is executed.
15:09:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:09:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:09:47 INFO  : Context for 'APU' is selected.
15:09:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:09:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:47 INFO  : Context for 'APU' is selected.
15:09:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:09:47 INFO  : 'ps7_init' command is executed.
15:09:47 INFO  : 'ps7_post_config' command is executed.
15:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:48 INFO  : Memory regions updated for context APU
15:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:48 INFO  : 'con' command is executed.
15:09:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:14:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:14:03 INFO  : Disconnected from the channel tcfchan#17.
15:14:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:14:03 INFO  : 'jtag frequency' command is executed.
15:14:04 INFO  : Context for 'APU' is selected.
15:14:04 INFO  : System reset is completed.
15:14:07 INFO  : 'after 3000' command is executed.
15:14:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:14:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:14:08 INFO  : Context for 'APU' is selected.
15:14:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:14:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:08 INFO  : Context for 'APU' is selected.
15:14:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:14:08 INFO  : 'ps7_init' command is executed.
15:14:08 INFO  : 'ps7_post_config' command is executed.
15:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:08 INFO  : Memory regions updated for context APU
15:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:09 INFO  : 'con' command is executed.
15:14:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:14:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:15:32 INFO  : Disconnected from the channel tcfchan#18.
15:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:15:32 INFO  : 'jtag frequency' command is executed.
15:15:32 INFO  : Context for 'APU' is selected.
15:15:32 INFO  : System reset is completed.
15:15:35 INFO  : 'after 3000' command is executed.
15:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:15:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:15:37 INFO  : Context for 'APU' is selected.
15:15:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:15:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:37 INFO  : Context for 'APU' is selected.
15:15:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:15:37 INFO  : 'ps7_init' command is executed.
15:15:37 INFO  : 'ps7_post_config' command is executed.
15:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:38 INFO  : Memory regions updated for context APU
15:15:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:38 INFO  : 'con' command is executed.
15:15:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:17:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:18:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:18:07 INFO  : Disconnected from the channel tcfchan#19.
15:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:18:07 INFO  : 'jtag frequency' command is executed.
15:18:07 INFO  : Context for 'APU' is selected.
15:18:07 INFO  : System reset is completed.
15:18:10 INFO  : 'after 3000' command is executed.
15:18:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:18:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:18:12 INFO  : Context for 'APU' is selected.
15:18:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:18:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:12 INFO  : Context for 'APU' is selected.
15:18:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:18:12 INFO  : 'ps7_init' command is executed.
15:18:12 INFO  : 'ps7_post_config' command is executed.
15:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:12 INFO  : Memory regions updated for context APU
15:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:12 INFO  : 'con' command is executed.
15:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:18:26 INFO  : Disconnected from the channel tcfchan#20.
15:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:18:26 INFO  : 'jtag frequency' command is executed.
15:18:26 INFO  : Context for 'APU' is selected.
15:18:27 INFO  : System reset is completed.
15:18:30 INFO  : 'after 3000' command is executed.
15:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:18:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:18:31 INFO  : Context for 'APU' is selected.
15:18:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:31 INFO  : Context for 'APU' is selected.
15:18:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:18:31 INFO  : 'ps7_init' command is executed.
15:18:31 INFO  : 'ps7_post_config' command is executed.
15:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:32 INFO  : Memory regions updated for context APU
15:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:32 INFO  : 'con' command is executed.
15:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:18:38 INFO  : Disconnected from the channel tcfchan#21.
15:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:18:39 INFO  : 'jtag frequency' command is executed.
15:18:39 INFO  : Context for 'APU' is selected.
15:18:39 INFO  : System reset is completed.
15:18:42 INFO  : 'after 3000' command is executed.
15:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:18:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:18:43 INFO  : Context for 'APU' is selected.
15:18:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:18:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:43 INFO  : Context for 'APU' is selected.
15:18:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:18:43 INFO  : 'ps7_init' command is executed.
15:18:43 INFO  : 'ps7_post_config' command is executed.
15:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:44 INFO  : Memory regions updated for context APU
15:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:44 INFO  : 'con' command is executed.
15:18:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:18:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:18:56 INFO  : Disconnected from the channel tcfchan#22.
15:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:18:59 INFO  : 'jtag frequency' command is executed.
15:18:59 INFO  : Context for 'APU' is selected.
15:18:59 INFO  : System reset is completed.
15:19:02 INFO  : 'after 3000' command is executed.
15:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:19:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:19:04 INFO  : Context for 'APU' is selected.
15:19:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:19:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:04 INFO  : Context for 'APU' is selected.
15:19:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:19:04 INFO  : 'ps7_init' command is executed.
15:19:04 INFO  : 'ps7_post_config' command is executed.
15:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:04 INFO  : Memory regions updated for context APU
15:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:04 INFO  : 'con' command is executed.
15:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:19:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:21:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:21:32 INFO  : Disconnected from the channel tcfchan#23.
15:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:21:33 INFO  : 'jtag frequency' command is executed.
15:21:33 INFO  : Context for 'APU' is selected.
15:21:33 INFO  : System reset is completed.
15:21:36 INFO  : 'after 3000' command is executed.
15:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:21:37 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:21:37 INFO  : Context for 'APU' is selected.
15:21:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:37 INFO  : Context for 'APU' is selected.
15:21:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:21:37 INFO  : 'ps7_init' command is executed.
15:21:37 INFO  : 'ps7_post_config' command is executed.
15:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:38 INFO  : Memory regions updated for context APU
15:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:38 INFO  : 'con' command is executed.
15:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:30:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:30:13 INFO  : Disconnected from the channel tcfchan#24.
15:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:30:13 INFO  : 'jtag frequency' command is executed.
15:30:13 INFO  : Context for 'APU' is selected.
15:30:13 INFO  : System reset is completed.
15:30:16 INFO  : 'after 3000' command is executed.
15:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:30:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:30:18 INFO  : Context for 'APU' is selected.
15:30:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:30:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:18 INFO  : Context for 'APU' is selected.
15:30:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:30:18 INFO  : 'ps7_init' command is executed.
15:30:18 INFO  : 'ps7_post_config' command is executed.
15:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:18 INFO  : Memory regions updated for context APU
15:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:18 INFO  : 'con' command is executed.
15:30:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:30:36 INFO  : Disconnected from the channel tcfchan#25.
15:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:30:36 INFO  : 'jtag frequency' command is executed.
15:30:36 INFO  : Context for 'APU' is selected.
15:30:36 INFO  : System reset is completed.
15:30:39 INFO  : 'after 3000' command is executed.
15:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:30:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:30:40 INFO  : Context for 'APU' is selected.
15:30:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:40 INFO  : Context for 'APU' is selected.
15:30:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:30:40 INFO  : 'ps7_init' command is executed.
15:30:40 INFO  : 'ps7_post_config' command is executed.
15:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:41 INFO  : Memory regions updated for context APU
15:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:41 INFO  : 'con' command is executed.
15:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:31:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:31:40 INFO  : Disconnected from the channel tcfchan#26.
15:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:31:40 INFO  : 'jtag frequency' command is executed.
15:31:40 INFO  : Context for 'APU' is selected.
15:31:40 INFO  : System reset is completed.
15:31:43 INFO  : 'after 3000' command is executed.
15:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:31:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:31:45 INFO  : Context for 'APU' is selected.
15:31:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:31:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:45 INFO  : Context for 'APU' is selected.
15:31:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:31:45 INFO  : 'ps7_init' command is executed.
15:31:45 INFO  : 'ps7_post_config' command is executed.
15:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:45 INFO  : Memory regions updated for context APU
15:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:45 INFO  : 'con' command is executed.
15:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:34:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:34:06 INFO  : Disconnected from the channel tcfchan#27.
15:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:34:06 INFO  : 'jtag frequency' command is executed.
15:34:06 INFO  : Context for 'APU' is selected.
15:34:06 INFO  : System reset is completed.
15:34:09 INFO  : 'after 3000' command is executed.
15:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:34:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:34:10 INFO  : Context for 'APU' is selected.
15:34:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:10 INFO  : Context for 'APU' is selected.
15:34:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:34:11 INFO  : 'ps7_init' command is executed.
15:34:11 INFO  : 'ps7_post_config' command is executed.
15:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:11 INFO  : Memory regions updated for context APU
15:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:11 INFO  : 'con' command is executed.
15:34:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:34:51 INFO  : Disconnected from the channel tcfchan#28.
15:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:34:51 INFO  : 'jtag frequency' command is executed.
15:34:51 INFO  : Context for 'APU' is selected.
15:34:51 INFO  : System reset is completed.
15:34:54 INFO  : 'after 3000' command is executed.
15:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:34:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:34:56 INFO  : Context for 'APU' is selected.
15:34:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:56 INFO  : Context for 'APU' is selected.
15:34:56 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:34:56 INFO  : 'ps7_init' command is executed.
15:34:56 INFO  : 'ps7_post_config' command is executed.
15:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:57 INFO  : Memory regions updated for context APU
15:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:57 INFO  : 'con' command is executed.
15:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:38:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:38:48 INFO  : Disconnected from the channel tcfchan#29.
15:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:38:49 INFO  : 'jtag frequency' command is executed.
15:38:49 INFO  : Context for 'APU' is selected.
15:38:49 INFO  : System reset is completed.
15:38:52 INFO  : 'after 3000' command is executed.
15:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:38:53 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:38:53 INFO  : Context for 'APU' is selected.
15:38:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:53 INFO  : Context for 'APU' is selected.
15:38:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:38:53 INFO  : 'ps7_init' command is executed.
15:38:53 INFO  : 'ps7_post_config' command is executed.
15:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:54 INFO  : Memory regions updated for context APU
15:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:54 INFO  : 'con' command is executed.
15:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:50:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:50:20 INFO  : Disconnected from the channel tcfchan#30.
15:50:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:50:20 INFO  : 'jtag frequency' command is executed.
15:50:20 INFO  : Context for 'APU' is selected.
15:50:20 INFO  : System reset is completed.
15:50:23 INFO  : 'after 3000' command is executed.
15:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:50:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:50:24 INFO  : Context for 'APU' is selected.
15:50:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:50:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:24 INFO  : Context for 'APU' is selected.
15:50:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:50:25 INFO  : 'ps7_init' command is executed.
15:50:25 INFO  : 'ps7_post_config' command is executed.
15:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:25 INFO  : Memory regions updated for context APU
15:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:25 INFO  : 'con' command is executed.
15:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:51:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:52:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:52:16 INFO  : Disconnected from the channel tcfchan#31.
15:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:52:16 INFO  : 'jtag frequency' command is executed.
15:52:16 INFO  : Context for 'APU' is selected.
15:52:16 INFO  : System reset is completed.
15:52:19 INFO  : 'after 3000' command is executed.
15:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:52:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:52:21 INFO  : Context for 'APU' is selected.
15:52:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:21 INFO  : Context for 'APU' is selected.
15:52:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:52:21 INFO  : 'ps7_init' command is executed.
15:52:21 INFO  : 'ps7_post_config' command is executed.
15:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:21 INFO  : Memory regions updated for context APU
15:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:21 INFO  : 'con' command is executed.
15:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:00:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:01:00 INFO  : Disconnected from the channel tcfchan#32.
16:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:01:01 INFO  : 'jtag frequency' command is executed.
16:01:01 INFO  : Context for 'APU' is selected.
16:01:01 INFO  : System reset is completed.
16:01:04 INFO  : 'after 3000' command is executed.
16:01:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:01:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:01:05 INFO  : Context for 'APU' is selected.
16:01:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:05 INFO  : Context for 'APU' is selected.
16:01:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:01:05 INFO  : 'ps7_init' command is executed.
16:01:05 INFO  : 'ps7_post_config' command is executed.
16:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:06 INFO  : Memory regions updated for context APU
16:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:06 INFO  : 'con' command is executed.
16:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:01:39 INFO  : Disconnected from the channel tcfchan#33.
10:52:57 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
10:53:03 INFO  : XSCT server has started successfully.
10:53:03 INFO  : Successfully done setting XSCT server connection channel  
10:53:03 INFO  : plnx-install-location is set to ''
10:53:03 INFO  : Successfully done setting workspace for the tool. 
10:53:08 INFO  : Registering command handlers for Vitis TCF services
10:53:16 INFO  : Successfully done query RDI_DATADIR 
10:53:55 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:54:11 INFO  : 'jtag frequency' command is executed.
10:54:11 INFO  : Context for 'APU' is selected.
10:54:11 INFO  : System reset is completed.
10:54:14 INFO  : 'after 3000' command is executed.
10:54:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:54:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:54:15 INFO  : Context for 'APU' is selected.
10:54:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:15 INFO  : Context for 'APU' is selected.
10:54:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:54:16 INFO  : 'ps7_init' command is executed.
10:54:16 INFO  : 'ps7_post_config' command is executed.
10:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:16 INFO  : Memory regions updated for context APU
10:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:16 INFO  : 'con' command is executed.
10:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:54:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:06:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:07:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:08:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:09:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:10:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:15:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:16:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:17:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:20:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:21:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:22:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:22:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:23:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:23:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:23:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:24:02 INFO  : Disconnected from the channel tcfchan#1.
11:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:24:03 INFO  : 'jtag frequency' command is executed.
11:24:03 INFO  : Context for 'APU' is selected.
11:24:03 INFO  : System reset is completed.
11:24:06 INFO  : 'after 3000' command is executed.
11:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:24:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:24:07 INFO  : Context for 'APU' is selected.
11:24:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:24:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:08 INFO  : Context for 'APU' is selected.
11:24:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:24:09 INFO  : 'ps7_init' command is executed.
11:24:09 INFO  : 'ps7_post_config' command is executed.
11:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:09 INFO  : Memory regions updated for context APU
11:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:09 INFO  : 'con' command is executed.
11:24:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:24:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:24:31 INFO  : Disconnected from the channel tcfchan#2.
11:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:24:32 INFO  : 'jtag frequency' command is executed.
11:24:32 INFO  : Context for 'APU' is selected.
11:24:32 INFO  : System reset is completed.
11:24:35 INFO  : 'after 3000' command is executed.
11:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:24:36 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:24:36 INFO  : Context for 'APU' is selected.
11:24:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:24:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:37 INFO  : Context for 'APU' is selected.
11:24:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:24:37 INFO  : 'ps7_init' command is executed.
11:24:37 INFO  : 'ps7_post_config' command is executed.
11:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:38 INFO  : Memory regions updated for context APU
11:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:38 INFO  : 'con' command is executed.
11:24:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:25:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:25:34 INFO  : Disconnected from the channel tcfchan#3.
11:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:25:34 INFO  : 'jtag frequency' command is executed.
11:25:34 INFO  : Context for 'APU' is selected.
11:25:34 INFO  : System reset is completed.
11:25:37 INFO  : 'after 3000' command is executed.
11:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:25:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:25:38 INFO  : Context for 'APU' is selected.
11:25:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:40 INFO  : Context for 'APU' is selected.
11:25:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:25:40 INFO  : 'ps7_init' command is executed.
11:25:40 INFO  : 'ps7_post_config' command is executed.
11:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:41 INFO  : Memory regions updated for context APU
11:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:41 INFO  : 'con' command is executed.
11:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:25:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:26:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:26:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

11:26:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:26:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

11:27:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:27:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa is already opened

11:27:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:27:26 INFO  : Disconnected from the channel tcfchan#4.
11:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:27:26 INFO  : 'jtag frequency' command is executed.
11:27:26 INFO  : Context for 'APU' is selected.
11:27:27 INFO  : System reset is completed.
11:27:30 INFO  : 'after 3000' command is executed.
11:27:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:27:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:27:31 INFO  : Context for 'APU' is selected.
11:27:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:27:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:32 INFO  : Context for 'APU' is selected.
11:27:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:27:32 INFO  : 'ps7_init' command is executed.
11:27:32 INFO  : 'ps7_post_config' command is executed.
11:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:33 INFO  : Memory regions updated for context APU
11:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:33 INFO  : 'con' command is executed.
11:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:27:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:29:37 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:29:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:29:47 INFO  : Disconnected from the channel tcfchan#8.
11:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:29:47 INFO  : 'jtag frequency' command is executed.
11:29:47 INFO  : Context for 'APU' is selected.
11:29:47 INFO  : System reset is completed.
11:29:50 INFO  : 'after 3000' command is executed.
11:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:29:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:29:51 INFO  : Context for 'APU' is selected.
11:29:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:53 INFO  : Context for 'APU' is selected.
11:29:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:29:53 INFO  : 'ps7_init' command is executed.
11:29:53 INFO  : 'ps7_post_config' command is executed.
11:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:53 INFO  : Memory regions updated for context APU
11:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:54 INFO  : 'con' command is executed.
11:29:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:30:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:30:53 INFO  : Disconnected from the channel tcfchan#9.
11:30:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:30:54 INFO  : 'jtag frequency' command is executed.
11:30:54 INFO  : Context for 'APU' is selected.
11:30:54 INFO  : System reset is completed.
11:30:57 INFO  : 'after 3000' command is executed.
11:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:30:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:30:58 INFO  : Context for 'APU' is selected.
11:31:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:00 INFO  : Context for 'APU' is selected.
11:31:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:31:00 INFO  : 'ps7_init' command is executed.
11:31:00 INFO  : 'ps7_post_config' command is executed.
11:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:00 INFO  : Memory regions updated for context APU
11:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:00 INFO  : 'con' command is executed.
11:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:31:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:31:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:31:46 INFO  : Disconnected from the channel tcfchan#10.
11:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:31:46 INFO  : 'jtag frequency' command is executed.
11:31:46 INFO  : Context for 'APU' is selected.
11:31:46 INFO  : System reset is completed.
11:31:49 INFO  : 'after 3000' command is executed.
11:31:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:31:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:31:51 INFO  : Context for 'APU' is selected.
11:31:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:31:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:52 INFO  : Context for 'APU' is selected.
11:31:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:31:52 INFO  : 'ps7_init' command is executed.
11:31:52 INFO  : 'ps7_post_config' command is executed.
11:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:53 INFO  : Memory regions updated for context APU
11:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:53 INFO  : 'con' command is executed.
11:31:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:31:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:35:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:36:01 INFO  : Disconnected from the channel tcfchan#11.
11:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:36:01 INFO  : 'jtag frequency' command is executed.
11:36:01 INFO  : Context for 'APU' is selected.
11:36:01 INFO  : System reset is completed.
11:36:04 INFO  : 'after 3000' command is executed.
11:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:36:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:36:05 INFO  : Context for 'APU' is selected.
11:36:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:07 INFO  : Context for 'APU' is selected.
11:36:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:36:07 INFO  : 'ps7_init' command is executed.
11:36:07 INFO  : 'ps7_post_config' command is executed.
11:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:07 INFO  : Memory regions updated for context APU
11:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:07 INFO  : 'con' command is executed.
11:36:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:39:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:39:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:41:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:41:14 INFO  : Disconnected from the channel tcfchan#12.
11:41:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:41:14 INFO  : 'jtag frequency' command is executed.
11:41:14 INFO  : Context for 'APU' is selected.
11:41:14 INFO  : System reset is completed.
11:41:17 INFO  : 'after 3000' command is executed.
11:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:41:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:41:19 INFO  : Context for 'APU' is selected.
11:41:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:20 INFO  : Context for 'APU' is selected.
11:41:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:41:21 INFO  : 'ps7_init' command is executed.
11:41:21 INFO  : 'ps7_post_config' command is executed.
11:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:21 INFO  : Memory regions updated for context APU
11:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:21 INFO  : 'con' command is executed.
11:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:41:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:41:45 INFO  : Disconnected from the channel tcfchan#13.
11:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:41:45 INFO  : 'jtag frequency' command is executed.
11:41:45 INFO  : Context for 'APU' is selected.
11:41:46 INFO  : System reset is completed.
11:41:49 INFO  : 'after 3000' command is executed.
11:41:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:41:50 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:41:50 INFO  : Context for 'APU' is selected.
11:41:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:41:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:51 INFO  : Context for 'APU' is selected.
11:41:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:41:51 INFO  : 'ps7_init' command is executed.
11:41:51 INFO  : 'ps7_post_config' command is executed.
11:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:52 INFO  : Memory regions updated for context APU
11:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:52 INFO  : 'con' command is executed.
11:41:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:52 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:47:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:47:30 INFO  : Disconnected from the channel tcfchan#14.
11:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:47:30 INFO  : 'jtag frequency' command is executed.
11:47:30 INFO  : Context for 'APU' is selected.
11:47:30 INFO  : System reset is completed.
11:47:33 INFO  : 'after 3000' command is executed.
11:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:47:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:47:35 INFO  : Context for 'APU' is selected.
11:47:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:47:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:36 INFO  : Context for 'APU' is selected.
11:47:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:47:36 INFO  : 'ps7_init' command is executed.
11:47:36 INFO  : 'ps7_post_config' command is executed.
11:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:37 INFO  : Memory regions updated for context APU
11:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:37 INFO  : 'con' command is executed.
11:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:47:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:48:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:48:39 INFO  : Disconnected from the channel tcfchan#15.
11:48:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:48:39 INFO  : 'jtag frequency' command is executed.
11:48:39 INFO  : Context for 'APU' is selected.
11:48:39 INFO  : System reset is completed.
11:48:42 INFO  : 'after 3000' command is executed.
11:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:48:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:48:43 INFO  : Context for 'APU' is selected.
11:48:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:48:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:45 INFO  : Context for 'APU' is selected.
11:48:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:48:45 INFO  : 'ps7_init' command is executed.
11:48:45 INFO  : 'ps7_post_config' command is executed.
11:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:45 INFO  : Memory regions updated for context APU
11:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:45 INFO  : 'con' command is executed.
11:48:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:48:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:51:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:51:10 INFO  : Disconnected from the channel tcfchan#16.
11:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:51:10 INFO  : 'jtag frequency' command is executed.
11:51:10 INFO  : Context for 'APU' is selected.
11:51:10 INFO  : System reset is completed.
11:51:13 INFO  : 'after 3000' command is executed.
11:51:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:51:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:51:15 INFO  : Context for 'APU' is selected.
11:51:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:51:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:16 INFO  : Context for 'APU' is selected.
11:51:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:51:16 INFO  : 'ps7_init' command is executed.
11:51:16 INFO  : 'ps7_post_config' command is executed.
11:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:17 INFO  : Memory regions updated for context APU
11:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:17 INFO  : 'con' command is executed.
11:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:51:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:54:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:54:56 INFO  : Disconnected from the channel tcfchan#17.
11:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:54:56 INFO  : 'jtag frequency' command is executed.
11:54:56 INFO  : Context for 'APU' is selected.
11:54:56 INFO  : System reset is completed.
11:54:59 INFO  : 'after 3000' command is executed.
11:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:55:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:55:00 INFO  : Context for 'APU' is selected.
11:55:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:55:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:02 INFO  : Context for 'APU' is selected.
11:55:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:55:02 INFO  : 'ps7_init' command is executed.
11:55:02 INFO  : 'ps7_post_config' command is executed.
11:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:02 INFO  : Memory regions updated for context APU
11:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:02 INFO  : 'con' command is executed.
11:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:55:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
11:56:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
11:56:16 INFO  : Disconnected from the channel tcfchan#18.
11:56:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
11:56:16 INFO  : 'jtag frequency' command is executed.
11:56:16 INFO  : Context for 'APU' is selected.
11:56:16 INFO  : System reset is completed.
11:56:19 INFO  : 'after 3000' command is executed.
11:56:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
11:56:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
11:56:21 INFO  : Context for 'APU' is selected.
11:56:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
11:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:22 INFO  : Context for 'APU' is selected.
11:56:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
11:56:22 INFO  : 'ps7_init' command is executed.
11:56:22 INFO  : 'ps7_post_config' command is executed.
11:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:23 INFO  : Memory regions updated for context APU
11:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:23 INFO  : 'con' command is executed.
11:56:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:56:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:00:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:00:33 INFO  : Disconnected from the channel tcfchan#19.
12:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:00:33 INFO  : 'jtag frequency' command is executed.
12:00:33 INFO  : Context for 'APU' is selected.
12:00:33 INFO  : System reset is completed.
12:00:36 INFO  : 'after 3000' command is executed.
12:00:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:00:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:00:38 INFO  : Context for 'APU' is selected.
12:00:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:00:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:39 INFO  : Context for 'APU' is selected.
12:00:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:00:39 INFO  : 'ps7_init' command is executed.
12:00:39 INFO  : 'ps7_post_config' command is executed.
12:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:40 INFO  : Memory regions updated for context APU
12:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:40 INFO  : 'con' command is executed.
12:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:00:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:01:01 INFO  : Disconnected from the channel tcfchan#20.
12:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:01:01 INFO  : 'jtag frequency' command is executed.
12:01:01 INFO  : Context for 'APU' is selected.
12:01:01 INFO  : System reset is completed.
12:01:04 INFO  : 'after 3000' command is executed.
12:01:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:01:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:01:06 INFO  : Context for 'APU' is selected.
12:01:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:01:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:07 INFO  : Context for 'APU' is selected.
12:01:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:01:07 INFO  : 'ps7_init' command is executed.
12:01:07 INFO  : 'ps7_post_config' command is executed.
12:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:08 INFO  : Memory regions updated for context APU
12:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:08 INFO  : 'con' command is executed.
12:01:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:01:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:04:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:04:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:05:03 INFO  : Disconnected from the channel tcfchan#21.
12:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:05:03 INFO  : 'jtag frequency' command is executed.
12:05:03 INFO  : Context for 'APU' is selected.
12:05:03 INFO  : System reset is completed.
12:05:06 INFO  : 'after 3000' command is executed.
12:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:05:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:05:07 INFO  : Context for 'APU' is selected.
12:05:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:09 INFO  : Context for 'APU' is selected.
12:05:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:05:09 INFO  : 'ps7_init' command is executed.
12:05:09 INFO  : 'ps7_post_config' command is executed.
12:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:09 INFO  : Memory regions updated for context APU
12:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:09 INFO  : 'con' command is executed.
12:05:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:05:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:06:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:06:17 INFO  : Disconnected from the channel tcfchan#22.
12:06:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:06:18 INFO  : 'jtag frequency' command is executed.
12:06:18 INFO  : Context for 'APU' is selected.
12:06:18 INFO  : System reset is completed.
12:06:21 INFO  : 'after 3000' command is executed.
12:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:06:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:06:22 INFO  : Context for 'APU' is selected.
12:06:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:06:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:24 INFO  : Context for 'APU' is selected.
12:06:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:06:24 INFO  : 'ps7_init' command is executed.
12:06:24 INFO  : 'ps7_post_config' command is executed.
12:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:24 INFO  : Memory regions updated for context APU
12:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:24 INFO  : 'con' command is executed.
12:06:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:07:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:26:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:27:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:27:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:27:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:28:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:28:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:28:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:29:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:29:06 INFO  : Disconnected from the channel tcfchan#23.
12:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:29:06 INFO  : 'jtag frequency' command is executed.
12:29:06 INFO  : Context for 'APU' is selected.
12:29:06 INFO  : System reset is completed.
12:29:09 INFO  : 'after 3000' command is executed.
12:29:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:29:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:29:11 INFO  : Context for 'APU' is selected.
12:29:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:29:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:12 INFO  : Context for 'APU' is selected.
12:29:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:29:12 INFO  : 'ps7_init' command is executed.
12:29:12 INFO  : 'ps7_post_config' command is executed.
12:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:13 INFO  : Memory regions updated for context APU
12:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:13 INFO  : 'con' command is executed.
12:29:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:29:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:29:35 INFO  : Disconnected from the channel tcfchan#24.
12:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:29:36 INFO  : 'jtag frequency' command is executed.
12:29:36 INFO  : Context for 'APU' is selected.
12:29:36 INFO  : System reset is completed.
12:29:39 INFO  : 'after 3000' command is executed.
12:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:29:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:29:40 INFO  : Context for 'APU' is selected.
12:29:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:29:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:42 INFO  : Context for 'APU' is selected.
12:29:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:29:42 INFO  : 'ps7_init' command is executed.
12:29:42 INFO  : 'ps7_post_config' command is executed.
12:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:42 INFO  : Memory regions updated for context APU
12:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:42 INFO  : 'con' command is executed.
12:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:30:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:30:18 INFO  : Disconnected from the channel tcfchan#25.
12:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:30:18 INFO  : 'jtag frequency' command is executed.
12:30:18 INFO  : Context for 'APU' is selected.
12:30:18 INFO  : System reset is completed.
12:30:21 INFO  : 'after 3000' command is executed.
12:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:30:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:30:22 INFO  : Context for 'APU' is selected.
12:30:24 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:30:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:24 INFO  : Context for 'APU' is selected.
12:30:24 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:30:24 INFO  : 'ps7_init' command is executed.
12:30:24 INFO  : 'ps7_post_config' command is executed.
12:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:25 INFO  : Memory regions updated for context APU
12:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:25 INFO  : 'con' command is executed.
12:30:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:30:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:31:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:32:04 INFO  : Disconnected from the channel tcfchan#26.
12:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:32:04 INFO  : 'jtag frequency' command is executed.
12:32:04 INFO  : Context for 'APU' is selected.
12:32:04 INFO  : System reset is completed.
12:32:07 INFO  : 'after 3000' command is executed.
12:32:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:32:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:32:08 INFO  : Context for 'APU' is selected.
12:32:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:10 INFO  : Context for 'APU' is selected.
12:32:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:32:10 INFO  : 'ps7_init' command is executed.
12:32:10 INFO  : 'ps7_post_config' command is executed.
12:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:10 INFO  : Memory regions updated for context APU
12:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:11 INFO  : 'con' command is executed.
12:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:32:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:33:00 INFO  : Disconnected from the channel tcfchan#27.
12:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:33:00 INFO  : 'jtag frequency' command is executed.
12:33:00 INFO  : Context for 'APU' is selected.
12:33:00 INFO  : System reset is completed.
12:33:03 INFO  : 'after 3000' command is executed.
12:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:33:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:33:05 INFO  : Context for 'APU' is selected.
12:33:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:33:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:06 INFO  : Context for 'APU' is selected.
12:33:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:33:07 INFO  : 'ps7_init' command is executed.
12:33:07 INFO  : 'ps7_post_config' command is executed.
12:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:07 INFO  : Memory regions updated for context APU
12:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:07 INFO  : 'con' command is executed.
12:33:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:33:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:33:33 INFO  : Disconnected from the channel tcfchan#28.
12:33:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:33:33 INFO  : 'jtag frequency' command is executed.
12:33:33 INFO  : Context for 'APU' is selected.
12:33:33 INFO  : System reset is completed.
12:33:36 INFO  : 'after 3000' command is executed.
12:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:33:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:33:38 INFO  : Context for 'APU' is selected.
12:33:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:33:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:39 INFO  : Context for 'APU' is selected.
12:33:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:33:39 INFO  : 'ps7_init' command is executed.
12:33:39 INFO  : 'ps7_post_config' command is executed.
12:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:40 INFO  : Memory regions updated for context APU
12:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:40 INFO  : 'con' command is executed.
12:33:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:36:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:36:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:36:37 INFO  : Disconnected from the channel tcfchan#29.
12:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:36:37 INFO  : 'jtag frequency' command is executed.
12:36:37 INFO  : Context for 'APU' is selected.
12:36:37 INFO  : System reset is completed.
12:36:40 INFO  : 'after 3000' command is executed.
12:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:36:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:36:42 INFO  : Context for 'APU' is selected.
12:36:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:36:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:43 INFO  : Context for 'APU' is selected.
12:36:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:36:43 INFO  : 'ps7_init' command is executed.
12:36:43 INFO  : 'ps7_post_config' command is executed.
12:36:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:44 INFO  : Memory regions updated for context APU
12:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:44 INFO  : 'con' command is executed.
12:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:36:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:38:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:38:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:38:46 INFO  : Disconnected from the channel tcfchan#30.
12:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:38:46 INFO  : 'jtag frequency' command is executed.
12:38:46 INFO  : Context for 'APU' is selected.
12:38:46 INFO  : System reset is completed.
12:38:49 INFO  : 'after 3000' command is executed.
12:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:38:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:38:51 INFO  : Context for 'APU' is selected.
12:38:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:38:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:52 INFO  : Context for 'APU' is selected.
12:38:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:38:53 INFO  : 'ps7_init' command is executed.
12:38:53 INFO  : 'ps7_post_config' command is executed.
12:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:53 INFO  : Memory regions updated for context APU
12:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:53 INFO  : 'con' command is executed.
12:38:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:39:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:39:16 INFO  : Disconnected from the channel tcfchan#31.
12:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:39:16 INFO  : 'jtag frequency' command is executed.
12:39:16 INFO  : Context for 'APU' is selected.
12:39:16 INFO  : System reset is completed.
12:39:19 INFO  : 'after 3000' command is executed.
12:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:39:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:39:21 INFO  : Context for 'APU' is selected.
12:39:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:39:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:22 INFO  : Context for 'APU' is selected.
12:39:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:39:22 INFO  : 'ps7_init' command is executed.
12:39:22 INFO  : 'ps7_post_config' command is executed.
12:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:23 INFO  : Memory regions updated for context APU
12:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:23 INFO  : 'con' command is executed.
12:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:39:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:40:06 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:40:08 INFO  : Disconnected from the channel tcfchan#32.
12:40:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:40:08 INFO  : 'jtag frequency' command is executed.
12:40:08 INFO  : Context for 'APU' is selected.
12:40:08 INFO  : System reset is completed.
12:40:11 INFO  : 'after 3000' command is executed.
12:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:40:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:40:12 INFO  : Context for 'APU' is selected.
12:40:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:40:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:14 INFO  : Context for 'APU' is selected.
12:40:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:40:14 INFO  : 'ps7_init' command is executed.
12:40:14 INFO  : 'ps7_post_config' command is executed.
12:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:14 INFO  : Memory regions updated for context APU
12:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:15 INFO  : 'con' command is executed.
12:40:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:40:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:40:37 INFO  : Disconnected from the channel tcfchan#33.
12:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:40:38 INFO  : 'jtag frequency' command is executed.
12:40:38 INFO  : Context for 'APU' is selected.
12:40:38 INFO  : System reset is completed.
12:40:41 INFO  : 'after 3000' command is executed.
12:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:40:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:40:42 INFO  : Context for 'APU' is selected.
12:40:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:43 INFO  : Context for 'APU' is selected.
12:40:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:40:44 INFO  : 'ps7_init' command is executed.
12:40:44 INFO  : 'ps7_post_config' command is executed.
12:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:44 INFO  : Memory regions updated for context APU
12:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:44 INFO  : 'con' command is executed.
12:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
12:44:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
12:44:10 INFO  : Disconnected from the channel tcfchan#34.
12:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
12:44:10 INFO  : 'jtag frequency' command is executed.
12:44:10 INFO  : Context for 'APU' is selected.
12:44:10 INFO  : System reset is completed.
12:44:13 INFO  : 'after 3000' command is executed.
12:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
12:44:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
12:44:15 INFO  : Context for 'APU' is selected.
12:44:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
12:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:16 INFO  : Context for 'APU' is selected.
12:44:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
12:44:16 INFO  : 'ps7_init' command is executed.
12:44:16 INFO  : 'ps7_post_config' command is executed.
12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:16 INFO  : Memory regions updated for context APU
12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:16 INFO  : 'con' command is executed.
12:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:44:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:36:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:36:37 INFO  : Disconnected from the channel tcfchan#35.
14:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:36:38 INFO  : 'jtag frequency' command is executed.
14:36:38 INFO  : Context for 'APU' is selected.
14:36:38 INFO  : System reset is completed.
14:36:41 INFO  : 'after 3000' command is executed.
14:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:36:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:36:42 INFO  : Context for 'APU' is selected.
14:36:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:36:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:43 INFO  : Context for 'APU' is selected.
14:36:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:36:43 INFO  : 'ps7_init' command is executed.
14:36:43 INFO  : 'ps7_post_config' command is executed.
14:36:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:44 INFO  : Memory regions updated for context APU
14:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:44 INFO  : 'con' command is executed.
14:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:37:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:37:30 INFO  : Disconnected from the channel tcfchan#36.
14:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:37:30 INFO  : 'jtag frequency' command is executed.
14:37:30 INFO  : Context for 'APU' is selected.
14:37:30 INFO  : System reset is completed.
14:37:33 INFO  : 'after 3000' command is executed.
14:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:37:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:37:35 INFO  : Context for 'APU' is selected.
14:37:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:36 INFO  : Context for 'APU' is selected.
14:37:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:37:36 INFO  : 'ps7_init' command is executed.
14:37:36 INFO  : 'ps7_post_config' command is executed.
14:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:37 INFO  : Memory regions updated for context APU
14:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:37 INFO  : 'con' command is executed.
14:37:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:37:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:38:00 INFO  : Disconnected from the channel tcfchan#37.
14:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:38:00 INFO  : 'jtag frequency' command is executed.
14:38:00 INFO  : Context for 'APU' is selected.
14:38:01 INFO  : System reset is completed.
14:38:04 INFO  : 'after 3000' command is executed.
14:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:38:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:38:05 INFO  : Context for 'APU' is selected.
14:38:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:07 INFO  : Context for 'APU' is selected.
14:38:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:38:07 INFO  : 'ps7_init' command is executed.
14:38:07 INFO  : 'ps7_post_config' command is executed.
14:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:07 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:07 INFO  : Memory regions updated for context APU
14:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:07 INFO  : 'con' command is executed.
14:38:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:38:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:39:14 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:39:17 INFO  : Disconnected from the channel tcfchan#38.
14:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:39:17 INFO  : 'jtag frequency' command is executed.
14:39:17 INFO  : Context for 'APU' is selected.
14:39:17 INFO  : System reset is completed.
14:39:20 INFO  : 'after 3000' command is executed.
14:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:39:21 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:39:21 INFO  : Context for 'APU' is selected.
14:39:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:23 INFO  : Context for 'APU' is selected.
14:39:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:39:23 INFO  : 'ps7_init' command is executed.
14:39:23 INFO  : 'ps7_post_config' command is executed.
14:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:23 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:23 INFO  : Memory regions updated for context APU
14:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:23 INFO  : 'con' command is executed.
14:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:39:23 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:40:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:40:04 INFO  : Disconnected from the channel tcfchan#39.
14:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:40:04 INFO  : 'jtag frequency' command is executed.
14:40:04 INFO  : Context for 'APU' is selected.
14:40:04 INFO  : System reset is completed.
14:40:07 INFO  : 'after 3000' command is executed.
14:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:40:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:40:08 INFO  : Context for 'APU' is selected.
14:40:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:40:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:10 INFO  : Context for 'APU' is selected.
14:40:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:40:10 INFO  : 'ps7_init' command is executed.
14:40:10 INFO  : 'ps7_post_config' command is executed.
14:40:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:11 INFO  : Memory regions updated for context APU
14:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:11 INFO  : 'con' command is executed.
14:40:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:40:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:40:36 INFO  : Disconnected from the channel tcfchan#40.
14:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:40:37 INFO  : 'jtag frequency' command is executed.
14:40:37 INFO  : Context for 'APU' is selected.
14:40:37 INFO  : System reset is completed.
14:40:40 INFO  : 'after 3000' command is executed.
14:40:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:40:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:40:41 INFO  : Context for 'APU' is selected.
14:40:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:40:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:42 INFO  : Context for 'APU' is selected.
14:40:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:40:43 INFO  : 'ps7_init' command is executed.
14:40:43 INFO  : 'ps7_post_config' command is executed.
14:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:43 INFO  : Memory regions updated for context APU
14:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:43 INFO  : 'con' command is executed.
14:40:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:41:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:41:05 INFO  : Disconnected from the channel tcfchan#41.
14:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:41:05 INFO  : 'jtag frequency' command is executed.
14:41:05 INFO  : Context for 'APU' is selected.
14:41:05 INFO  : System reset is completed.
14:41:08 INFO  : 'after 3000' command is executed.
14:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:41:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:41:10 INFO  : Context for 'APU' is selected.
14:41:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:41:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:11 INFO  : Context for 'APU' is selected.
14:41:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:41:12 INFO  : 'ps7_init' command is executed.
14:41:12 INFO  : 'ps7_post_config' command is executed.
14:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:12 INFO  : Memory regions updated for context APU
14:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:12 INFO  : 'con' command is executed.
14:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:41:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:41:44 INFO  : Disconnected from the channel tcfchan#42.
14:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:41:44 INFO  : 'jtag frequency' command is executed.
14:41:44 INFO  : Context for 'APU' is selected.
14:41:44 INFO  : System reset is completed.
14:41:47 INFO  : 'after 3000' command is executed.
14:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:41:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:41:49 INFO  : Context for 'APU' is selected.
14:41:50 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:41:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:50 INFO  : Context for 'APU' is selected.
14:41:50 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:41:51 INFO  : 'ps7_init' command is executed.
14:41:51 INFO  : 'ps7_post_config' command is executed.
14:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:51 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:51 INFO  : Memory regions updated for context APU
14:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:51 INFO  : 'con' command is executed.
14:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:51 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:42:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:42:30 INFO  : Disconnected from the channel tcfchan#43.
14:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:42:30 INFO  : 'jtag frequency' command is executed.
14:42:30 INFO  : Context for 'APU' is selected.
14:42:30 INFO  : System reset is completed.
14:42:33 INFO  : 'after 3000' command is executed.
14:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:42:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:42:34 INFO  : Context for 'APU' is selected.
14:42:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:36 INFO  : Context for 'APU' is selected.
14:42:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:42:36 INFO  : 'ps7_init' command is executed.
14:42:36 INFO  : 'ps7_post_config' command is executed.
14:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:36 INFO  : Memory regions updated for context APU
14:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:36 INFO  : 'con' command is executed.
14:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:45:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:45:37 INFO  : Disconnected from the channel tcfchan#44.
14:45:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:45:38 INFO  : 'jtag frequency' command is executed.
14:45:38 INFO  : Context for 'APU' is selected.
14:45:38 INFO  : System reset is completed.
14:45:41 INFO  : 'after 3000' command is executed.
14:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:45:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:45:42 INFO  : Context for 'APU' is selected.
14:45:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:45:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:44 INFO  : Context for 'APU' is selected.
14:45:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:45:44 INFO  : 'ps7_init' command is executed.
14:45:44 INFO  : 'ps7_post_config' command is executed.
14:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:44 INFO  : Memory regions updated for context APU
14:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:44 INFO  : 'con' command is executed.
14:45:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:45:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:53:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:53:49 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:53:52 INFO  : Disconnected from the channel tcfchan#45.
14:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:53:52 INFO  : 'jtag frequency' command is executed.
14:53:52 INFO  : Context for 'APU' is selected.
14:53:52 INFO  : System reset is completed.
14:53:55 INFO  : 'after 3000' command is executed.
14:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:53:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:53:56 INFO  : Context for 'APU' is selected.
14:53:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:58 INFO  : Context for 'APU' is selected.
14:53:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:53:58 INFO  : 'ps7_init' command is executed.
14:53:58 INFO  : 'ps7_post_config' command is executed.
14:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:59 INFO  : Memory regions updated for context APU
14:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:59 INFO  : 'con' command is executed.
14:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:53:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
14:57:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
14:57:47 INFO  : Disconnected from the channel tcfchan#46.
14:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
14:57:47 INFO  : 'jtag frequency' command is executed.
14:57:47 INFO  : Context for 'APU' is selected.
14:57:47 INFO  : System reset is completed.
14:57:50 INFO  : 'after 3000' command is executed.
14:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
14:57:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
14:57:51 INFO  : Context for 'APU' is selected.
14:57:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
14:57:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:53 INFO  : Context for 'APU' is selected.
14:57:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
14:57:53 INFO  : 'ps7_init' command is executed.
14:57:53 INFO  : 'ps7_post_config' command is executed.
14:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:54 INFO  : Memory regions updated for context APU
14:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:54 INFO  : 'con' command is executed.
14:57:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:01:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:01:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:01:59 INFO  : Disconnected from the channel tcfchan#47.
15:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:01:59 INFO  : 'jtag frequency' command is executed.
15:01:59 INFO  : Context for 'APU' is selected.
15:01:59 INFO  : System reset is completed.
15:02:02 INFO  : 'after 3000' command is executed.
15:02:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:02:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:02:03 INFO  : Context for 'APU' is selected.
15:02:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:05 INFO  : Context for 'APU' is selected.
15:02:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:02:05 INFO  : 'ps7_init' command is executed.
15:02:05 INFO  : 'ps7_post_config' command is executed.
15:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:06 INFO  : Memory regions updated for context APU
15:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:06 INFO  : 'con' command is executed.
15:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:02:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:06:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:07:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:07:06 INFO  : Disconnected from the channel tcfchan#48.
15:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:07:06 INFO  : 'jtag frequency' command is executed.
15:07:06 INFO  : Context for 'APU' is selected.
15:07:06 INFO  : System reset is completed.
15:07:09 INFO  : 'after 3000' command is executed.
15:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:07:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:07:10 INFO  : Context for 'APU' is selected.
15:07:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:07:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:12 INFO  : Context for 'APU' is selected.
15:07:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:07:12 INFO  : 'ps7_init' command is executed.
15:07:12 INFO  : 'ps7_post_config' command is executed.
15:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:12 INFO  : Memory regions updated for context APU
15:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:12 INFO  : 'con' command is executed.
15:07:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:19:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:19:09 INFO  : Disconnected from the channel tcfchan#49.
15:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:19:09 INFO  : 'jtag frequency' command is executed.
15:19:09 INFO  : Context for 'APU' is selected.
15:19:09 INFO  : System reset is completed.
15:19:12 INFO  : 'after 3000' command is executed.
15:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:19:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:19:13 INFO  : Context for 'APU' is selected.
15:19:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:15 INFO  : Context for 'APU' is selected.
15:19:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:19:15 INFO  : 'ps7_init' command is executed.
15:19:15 INFO  : 'ps7_post_config' command is executed.
15:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:15 INFO  : Memory regions updated for context APU
15:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:15 INFO  : 'con' command is executed.
15:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:19:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:27:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:27:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:27:55 INFO  : Disconnected from the channel tcfchan#50.
15:27:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:27:55 INFO  : 'jtag frequency' command is executed.
15:27:55 INFO  : Context for 'APU' is selected.
15:27:55 INFO  : System reset is completed.
15:27:58 INFO  : 'after 3000' command is executed.
15:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:27:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:27:59 INFO  : Context for 'APU' is selected.
15:28:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:01 INFO  : Context for 'APU' is selected.
15:28:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:28:01 INFO  : 'ps7_init' command is executed.
15:28:01 INFO  : 'ps7_post_config' command is executed.
15:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:01 INFO  : Memory regions updated for context APU
15:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:01 INFO  : 'con' command is executed.
15:28:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:28:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:28:34 INFO  : Disconnected from the channel tcfchan#51.
15:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:28:34 INFO  : 'jtag frequency' command is executed.
15:28:34 INFO  : Context for 'APU' is selected.
15:28:34 INFO  : System reset is completed.
15:28:37 INFO  : 'after 3000' command is executed.
15:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:28:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:28:38 INFO  : Context for 'APU' is selected.
15:28:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:28:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:40 INFO  : Context for 'APU' is selected.
15:28:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:28:40 INFO  : 'ps7_init' command is executed.
15:28:40 INFO  : 'ps7_post_config' command is executed.
15:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:41 INFO  : Memory regions updated for context APU
15:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:41 INFO  : 'con' command is executed.
15:28:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:30:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:30:25 INFO  : Disconnected from the channel tcfchan#52.
15:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:30:25 INFO  : 'jtag frequency' command is executed.
15:30:25 INFO  : Context for 'APU' is selected.
15:30:25 INFO  : System reset is completed.
15:30:28 INFO  : 'after 3000' command is executed.
15:30:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:30:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:30:30 INFO  : Context for 'APU' is selected.
15:30:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:30:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:31 INFO  : Context for 'APU' is selected.
15:30:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:30:32 INFO  : 'ps7_init' command is executed.
15:30:32 INFO  : 'ps7_post_config' command is executed.
15:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:32 INFO  : Memory regions updated for context APU
15:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:32 INFO  : 'con' command is executed.
15:30:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:31:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:31:36 INFO  : Disconnected from the channel tcfchan#53.
15:31:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:31:36 INFO  : 'jtag frequency' command is executed.
15:31:36 INFO  : Context for 'APU' is selected.
15:31:36 INFO  : System reset is completed.
15:31:39 INFO  : 'after 3000' command is executed.
15:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:31:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:31:40 INFO  : Context for 'APU' is selected.
15:31:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:31:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:42 INFO  : Context for 'APU' is selected.
15:31:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:31:42 INFO  : 'ps7_init' command is executed.
15:31:42 INFO  : 'ps7_post_config' command is executed.
15:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:42 INFO  : Memory regions updated for context APU
15:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:42 INFO  : 'con' command is executed.
15:31:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:42 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:32:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:32:28 INFO  : Disconnected from the channel tcfchan#54.
15:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:32:28 INFO  : 'jtag frequency' command is executed.
15:32:28 INFO  : Context for 'APU' is selected.
15:32:28 INFO  : System reset is completed.
15:32:31 INFO  : 'after 3000' command is executed.
15:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:32:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:32:32 INFO  : Context for 'APU' is selected.
15:32:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:32:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:34 INFO  : Context for 'APU' is selected.
15:32:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:32:34 INFO  : 'ps7_init' command is executed.
15:32:34 INFO  : 'ps7_post_config' command is executed.
15:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:35 INFO  : Memory regions updated for context APU
15:32:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:35 INFO  : 'con' command is executed.
15:32:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:34:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:34:14 INFO  : Disconnected from the channel tcfchan#55.
15:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:34:14 INFO  : 'jtag frequency' command is executed.
15:34:14 INFO  : Context for 'APU' is selected.
15:34:14 INFO  : System reset is completed.
15:34:17 INFO  : 'after 3000' command is executed.
15:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:34:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:34:18 INFO  : Context for 'APU' is selected.
15:34:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:34:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:20 INFO  : Context for 'APU' is selected.
15:34:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:34:20 INFO  : 'ps7_init' command is executed.
15:34:20 INFO  : 'ps7_post_config' command is executed.
15:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:21 INFO  : Memory regions updated for context APU
15:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:21 INFO  : 'con' command is executed.
15:34:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:36:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:36:05 INFO  : Disconnected from the channel tcfchan#56.
15:36:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:36:06 INFO  : 'jtag frequency' command is executed.
15:36:06 INFO  : Context for 'APU' is selected.
15:36:06 INFO  : System reset is completed.
15:36:09 INFO  : 'after 3000' command is executed.
15:36:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:36:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:36:10 INFO  : Context for 'APU' is selected.
15:36:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:36:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:11 INFO  : Context for 'APU' is selected.
15:36:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:36:12 INFO  : 'ps7_init' command is executed.
15:36:12 INFO  : 'ps7_post_config' command is executed.
15:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:12 INFO  : Memory regions updated for context APU
15:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:12 INFO  : 'con' command is executed.
15:36:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:36:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:37:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:37:33 INFO  : Disconnected from the channel tcfchan#57.
15:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:37:34 INFO  : 'jtag frequency' command is executed.
15:37:34 INFO  : Context for 'APU' is selected.
15:37:34 INFO  : System reset is completed.
15:37:37 INFO  : 'after 3000' command is executed.
15:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:37:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:37:38 INFO  : Context for 'APU' is selected.
15:37:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:40 INFO  : Context for 'APU' is selected.
15:37:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:37:40 INFO  : 'ps7_init' command is executed.
15:37:40 INFO  : 'ps7_post_config' command is executed.
15:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:40 INFO  : Memory regions updated for context APU
15:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:40 INFO  : 'con' command is executed.
15:37:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:37:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:38:37 INFO  : Disconnected from the channel tcfchan#58.
15:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:38:37 INFO  : 'jtag frequency' command is executed.
15:38:37 INFO  : Context for 'APU' is selected.
15:38:37 INFO  : System reset is completed.
15:38:40 INFO  : 'after 3000' command is executed.
15:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:38:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:38:42 INFO  : Context for 'APU' is selected.
15:38:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:43 INFO  : Context for 'APU' is selected.
15:38:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:38:43 INFO  : 'ps7_init' command is executed.
15:38:43 INFO  : 'ps7_post_config' command is executed.
15:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:44 INFO  : Memory regions updated for context APU
15:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:44 INFO  : 'con' command is executed.
15:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:39:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:39:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:40:02 INFO  : Disconnected from the channel tcfchan#59.
15:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:40:02 INFO  : 'jtag frequency' command is executed.
15:40:02 INFO  : Context for 'APU' is selected.
15:40:02 INFO  : System reset is completed.
15:40:05 INFO  : 'after 3000' command is executed.
15:40:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:40:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:40:06 INFO  : Context for 'APU' is selected.
15:40:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:40:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:08 INFO  : Context for 'APU' is selected.
15:40:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:40:08 INFO  : 'ps7_init' command is executed.
15:40:08 INFO  : 'ps7_post_config' command is executed.
15:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:09 INFO  : Memory regions updated for context APU
15:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:09 INFO  : 'con' command is executed.
15:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:40:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:40:44 INFO  : Disconnected from the channel tcfchan#60.
15:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:40:44 INFO  : 'jtag frequency' command is executed.
15:40:44 INFO  : Context for 'APU' is selected.
15:40:44 INFO  : System reset is completed.
15:40:47 INFO  : 'after 3000' command is executed.
15:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:40:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:40:49 INFO  : Context for 'APU' is selected.
15:40:50 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:40:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:50 INFO  : Context for 'APU' is selected.
15:40:50 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:40:50 INFO  : 'ps7_init' command is executed.
15:40:50 INFO  : 'ps7_post_config' command is executed.
15:40:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:51 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:51 INFO  : Memory regions updated for context APU
15:40:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:51 INFO  : 'con' command is executed.
15:40:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:51 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:43:01 INFO  : Disconnected from the channel tcfchan#61.
15:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:43:01 INFO  : 'jtag frequency' command is executed.
15:43:01 INFO  : Context for 'APU' is selected.
15:43:01 INFO  : System reset is completed.
15:43:04 INFO  : 'after 3000' command is executed.
15:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:43:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:43:06 INFO  : Context for 'APU' is selected.
15:43:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:43:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:07 INFO  : Context for 'APU' is selected.
15:43:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:43:07 INFO  : 'ps7_init' command is executed.
15:43:07 INFO  : 'ps7_post_config' command is executed.
15:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:08 INFO  : Memory regions updated for context APU
15:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:08 INFO  : 'con' command is executed.
15:43:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:44:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:44:45 INFO  : Disconnected from the channel tcfchan#62.
15:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:44:45 INFO  : 'jtag frequency' command is executed.
15:44:45 INFO  : Context for 'APU' is selected.
15:44:45 INFO  : System reset is completed.
15:44:48 INFO  : 'after 3000' command is executed.
15:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:44:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:44:49 INFO  : Context for 'APU' is selected.
15:44:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:51 INFO  : Context for 'APU' is selected.
15:44:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:44:51 INFO  : 'ps7_init' command is executed.
15:44:51 INFO  : 'ps7_post_config' command is executed.
15:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:51 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:51 INFO  : Memory regions updated for context APU
15:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:51 INFO  : 'con' command is executed.
15:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:51 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:45:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:45:30 INFO  : Disconnected from the channel tcfchan#63.
15:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:45:31 INFO  : 'jtag frequency' command is executed.
15:45:31 INFO  : Context for 'APU' is selected.
15:45:31 INFO  : System reset is completed.
15:45:34 INFO  : 'after 3000' command is executed.
15:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:45:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:45:35 INFO  : Context for 'APU' is selected.
15:45:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:45:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:36 INFO  : Context for 'APU' is selected.
15:45:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:45:37 INFO  : 'ps7_init' command is executed.
15:45:37 INFO  : 'ps7_post_config' command is executed.
15:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:37 INFO  : Memory regions updated for context APU
15:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:37 INFO  : 'con' command is executed.
15:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:45:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:46:01 INFO  : Disconnected from the channel tcfchan#64.
15:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:46:01 INFO  : 'jtag frequency' command is executed.
15:46:01 INFO  : Context for 'APU' is selected.
15:46:01 INFO  : System reset is completed.
15:46:04 INFO  : 'after 3000' command is executed.
15:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:46:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:46:05 INFO  : Context for 'APU' is selected.
15:46:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:07 INFO  : Context for 'APU' is selected.
15:46:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:46:08 INFO  : 'ps7_init' command is executed.
15:46:08 INFO  : 'ps7_post_config' command is executed.
15:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:08 INFO  : Memory regions updated for context APU
15:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:08 INFO  : 'con' command is executed.
15:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:46:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:46:59 INFO  : Disconnected from the channel tcfchan#65.
15:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:46:59 INFO  : 'jtag frequency' command is executed.
15:46:59 INFO  : Context for 'APU' is selected.
15:46:59 INFO  : System reset is completed.
15:47:02 INFO  : 'after 3000' command is executed.
15:47:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:47:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:47:03 INFO  : Context for 'APU' is selected.
15:47:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:05 INFO  : Context for 'APU' is selected.
15:47:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:47:05 INFO  : 'ps7_init' command is executed.
15:47:05 INFO  : 'ps7_post_config' command is executed.
15:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:05 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:05 INFO  : Memory regions updated for context APU
15:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:06 INFO  : 'con' command is executed.
15:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:47:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:52:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:52:05 INFO  : Disconnected from the channel tcfchan#66.
15:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:52:05 INFO  : 'jtag frequency' command is executed.
15:52:05 INFO  : Context for 'APU' is selected.
15:52:05 INFO  : System reset is completed.
15:52:08 INFO  : 'after 3000' command is executed.
15:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:52:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:52:10 INFO  : Context for 'APU' is selected.
15:52:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:52:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:11 INFO  : Context for 'APU' is selected.
15:52:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:52:12 INFO  : 'ps7_init' command is executed.
15:52:12 INFO  : 'ps7_post_config' command is executed.
15:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:12 INFO  : Memory regions updated for context APU
15:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:12 INFO  : 'con' command is executed.
15:52:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:56:35 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:56:38 INFO  : Disconnected from the channel tcfchan#67.
15:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:56:38 INFO  : 'jtag frequency' command is executed.
15:56:38 INFO  : Context for 'APU' is selected.
15:56:38 INFO  : System reset is completed.
15:56:41 INFO  : 'after 3000' command is executed.
15:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:56:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:56:42 INFO  : Context for 'APU' is selected.
15:56:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:44 INFO  : Context for 'APU' is selected.
15:56:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:56:44 INFO  : 'ps7_init' command is executed.
15:56:44 INFO  : 'ps7_post_config' command is executed.
15:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:44 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:44 INFO  : Memory regions updated for context APU
15:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:44 INFO  : 'con' command is executed.
15:56:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:44 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:56:54 INFO  : Disconnected from the channel tcfchan#68.
15:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:56:54 INFO  : 'jtag frequency' command is executed.
15:56:54 INFO  : Context for 'APU' is selected.
15:56:55 INFO  : System reset is completed.
15:56:58 INFO  : 'after 3000' command is executed.
15:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:56:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:56:59 INFO  : Context for 'APU' is selected.
15:57:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:01 INFO  : Context for 'APU' is selected.
15:57:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:57:01 INFO  : 'ps7_init' command is executed.
15:57:01 INFO  : 'ps7_post_config' command is executed.
15:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:01 INFO  : Memory regions updated for context APU
15:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:01 INFO  : 'con' command is executed.
15:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:59:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:02:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:02:29 INFO  : Disconnected from the channel tcfchan#69.
16:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:02:30 INFO  : 'jtag frequency' command is executed.
16:02:30 INFO  : Context for 'APU' is selected.
16:02:30 INFO  : System reset is completed.
16:02:33 INFO  : 'after 3000' command is executed.
16:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:02:34 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:02:34 INFO  : Context for 'APU' is selected.
16:02:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:35 INFO  : Context for 'APU' is selected.
16:02:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:02:36 INFO  : 'ps7_init' command is executed.
16:02:36 INFO  : 'ps7_post_config' command is executed.
16:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:36 INFO  : Memory regions updated for context APU
16:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:36 INFO  : 'con' command is executed.
16:02:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:02:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:05:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:05:42 INFO  : Disconnected from the channel tcfchan#70.
16:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:05:42 INFO  : 'jtag frequency' command is executed.
16:05:42 INFO  : Context for 'APU' is selected.
16:05:42 INFO  : System reset is completed.
16:05:45 INFO  : 'after 3000' command is executed.
16:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:05:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:05:46 INFO  : Context for 'APU' is selected.
16:05:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:48 INFO  : Context for 'APU' is selected.
16:05:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:05:48 INFO  : 'ps7_init' command is executed.
16:05:48 INFO  : 'ps7_post_config' command is executed.
16:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:49 INFO  : Memory regions updated for context APU
16:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:49 INFO  : 'con' command is executed.
16:05:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:08:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:08:53 INFO  : Disconnected from the channel tcfchan#71.
16:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:08:54 INFO  : 'jtag frequency' command is executed.
16:08:54 INFO  : Context for 'APU' is selected.
16:08:54 INFO  : System reset is completed.
16:08:57 INFO  : 'after 3000' command is executed.
16:08:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:08:58 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:08:58 INFO  : Context for 'APU' is selected.
16:09:00 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:09:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:00 INFO  : Context for 'APU' is selected.
16:09:00 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:09:00 INFO  : 'ps7_init' command is executed.
16:09:00 INFO  : 'ps7_post_config' command is executed.
16:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:00 INFO  : Memory regions updated for context APU
16:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:01 INFO  : 'con' command is executed.
16:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:11:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:11:07 INFO  : Disconnected from the channel tcfchan#72.
16:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:11:08 INFO  : 'jtag frequency' command is executed.
16:11:08 INFO  : Context for 'APU' is selected.
16:11:08 INFO  : System reset is completed.
16:11:11 INFO  : 'after 3000' command is executed.
16:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:11:12 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:11:12 INFO  : Context for 'APU' is selected.
16:11:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:11:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:14 INFO  : Context for 'APU' is selected.
16:11:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:11:14 INFO  : 'ps7_init' command is executed.
16:11:14 INFO  : 'ps7_post_config' command is executed.
16:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:14 INFO  : Memory regions updated for context APU
16:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:14 INFO  : 'con' command is executed.
16:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:11:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:11:42 INFO  : Disconnected from the channel tcfchan#73.
16:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:11:42 INFO  : 'jtag frequency' command is executed.
16:11:42 INFO  : Context for 'APU' is selected.
16:11:42 INFO  : System reset is completed.
16:11:45 INFO  : 'after 3000' command is executed.
16:11:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:11:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:11:46 INFO  : Context for 'APU' is selected.
16:11:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:11:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:48 INFO  : Context for 'APU' is selected.
16:11:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:11:48 INFO  : 'ps7_init' command is executed.
16:11:48 INFO  : 'ps7_post_config' command is executed.
16:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:48 INFO  : Memory regions updated for context APU
16:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:49 INFO  : 'con' command is executed.
16:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:27:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:27:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:28:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:28:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:28:47 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:28:51 INFO  : Disconnected from the channel tcfchan#74.
16:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:28:51 INFO  : 'jtag frequency' command is executed.
16:28:51 INFO  : Context for 'APU' is selected.
16:28:52 INFO  : System reset is completed.
16:28:55 INFO  : 'after 3000' command is executed.
16:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:28:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:28:56 INFO  : Context for 'APU' is selected.
16:28:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:28:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:57 INFO  : Context for 'APU' is selected.
16:28:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:28:58 INFO  : 'ps7_init' command is executed.
16:28:58 INFO  : 'ps7_post_config' command is executed.
16:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:58 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:58 INFO  : Memory regions updated for context APU
16:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:58 INFO  : 'con' command is executed.
16:28:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:29:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:29:50 INFO  : Disconnected from the channel tcfchan#75.
16:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:29:50 INFO  : 'jtag frequency' command is executed.
16:29:50 INFO  : Context for 'APU' is selected.
16:29:50 INFO  : System reset is completed.
16:29:53 INFO  : 'after 3000' command is executed.
16:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:29:54 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:29:54 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:29:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:56 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:29:56 INFO  : 'ps7_init' command is executed.
16:29:56 INFO  : 'ps7_post_config' command is executed.
16:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:56 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:57 INFO  : Memory regions updated for context APU
16:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:57 INFO  : 'con' command is executed.
16:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:29:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:31:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:32:06 INFO  : Disconnected from the channel tcfchan#76.
16:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:06 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:32:06 INFO  : 'jtag frequency' command is executed.
16:32:06 INFO  : Context for 'APU' is selected.
16:32:06 INFO  : System reset is completed.
16:32:09 INFO  : 'after 3000' command is executed.
16:32:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:32:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:32:10 INFO  : Context for 'APU' is selected.
16:32:12 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:32:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:12 INFO  : Context for 'APU' is selected.
16:32:12 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:32:12 INFO  : 'ps7_init' command is executed.
16:32:12 INFO  : 'ps7_post_config' command is executed.
16:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:13 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:13 INFO  : Memory regions updated for context APU
16:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:13 INFO  : 'con' command is executed.
16:32:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:13 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:33:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:33:04 INFO  : Disconnected from the channel tcfchan#77.
16:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:33:04 INFO  : 'jtag frequency' command is executed.
16:33:04 INFO  : Context for 'APU' is selected.
16:33:04 INFO  : System reset is completed.
16:33:07 INFO  : 'after 3000' command is executed.
16:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:33:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:33:09 INFO  : Context for 'APU' is selected.
16:33:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:11 INFO  : Context for 'APU' is selected.
16:33:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:33:11 INFO  : 'ps7_init' command is executed.
16:33:11 INFO  : 'ps7_post_config' command is executed.
16:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:11 INFO  : Memory regions updated for context APU
16:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:11 INFO  : 'con' command is executed.
16:33:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:33:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:33:33 INFO  : Disconnected from the channel tcfchan#78.
16:33:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:33:33 INFO  : 'jtag frequency' command is executed.
16:33:33 INFO  : Context for 'APU' is selected.
16:33:33 INFO  : System reset is completed.
16:33:36 INFO  : 'after 3000' command is executed.
16:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:33:37 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:33:37 INFO  : Context for 'APU' is selected.
16:33:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:33:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:39 INFO  : Context for 'APU' is selected.
16:33:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:33:40 INFO  : 'ps7_init' command is executed.
16:33:40 INFO  : 'ps7_post_config' command is executed.
16:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:40 INFO  : Memory regions updated for context APU
16:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:40 INFO  : 'con' command is executed.
16:33:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:34:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:34:33 INFO  : Disconnected from the channel tcfchan#79.
16:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:34:33 INFO  : 'jtag frequency' command is executed.
16:34:33 INFO  : Context for 'APU' is selected.
16:34:33 INFO  : System reset is completed.
16:34:36 INFO  : 'after 3000' command is executed.
16:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:34:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:34:38 INFO  : Context for 'APU' is selected.
16:34:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:40 INFO  : Context for 'APU' is selected.
16:34:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:34:40 INFO  : 'ps7_init' command is executed.
16:34:40 INFO  : 'ps7_post_config' command is executed.
16:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:40 INFO  : Memory regions updated for context APU
16:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:40 INFO  : 'con' command is executed.
16:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:34:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:35:01 INFO  : Disconnected from the channel tcfchan#80.
16:35:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:35:01 INFO  : 'jtag frequency' command is executed.
16:35:01 INFO  : Context for 'APU' is selected.
16:35:01 INFO  : System reset is completed.
16:35:04 INFO  : 'after 3000' command is executed.
16:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:35:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:35:05 INFO  : Context for 'APU' is selected.
16:35:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:07 INFO  : Context for 'APU' is selected.
16:35:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:35:07 INFO  : 'ps7_init' command is executed.
16:35:07 INFO  : 'ps7_post_config' command is executed.
16:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:08 INFO  : Memory regions updated for context APU
16:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:08 INFO  : 'con' command is executed.
16:35:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:35:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:35:26 INFO  : Disconnected from the channel tcfchan#81.
16:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:35:26 INFO  : 'jtag frequency' command is executed.
16:35:26 INFO  : Context for 'APU' is selected.
16:35:26 INFO  : System reset is completed.
16:35:29 INFO  : 'after 3000' command is executed.
16:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:35:31 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:35:31 INFO  : Context for 'APU' is selected.
16:35:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:35:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:32 INFO  : Context for 'APU' is selected.
16:35:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:35:33 INFO  : 'ps7_init' command is executed.
16:35:33 INFO  : 'ps7_post_config' command is executed.
16:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:33 INFO  : Memory regions updated for context APU
16:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:33 INFO  : 'con' command is executed.
16:35:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:35:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:35:59 INFO  : Disconnected from the channel tcfchan#82.
16:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:35:59 INFO  : 'jtag frequency' command is executed.
16:35:59 INFO  : Context for 'APU' is selected.
16:35:59 INFO  : System reset is completed.
16:36:02 INFO  : 'after 3000' command is executed.
16:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:36:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:36:03 INFO  : Context for 'APU' is selected.
16:36:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:36:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:05 INFO  : Context for 'APU' is selected.
16:36:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:36:05 INFO  : 'ps7_init' command is executed.
16:36:05 INFO  : 'ps7_post_config' command is executed.
16:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:06 INFO  : Memory regions updated for context APU
16:36:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:06 INFO  : 'con' command is executed.
16:36:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:36:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:36:26 INFO  : Disconnected from the channel tcfchan#83.
16:36:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:36:26 INFO  : 'jtag frequency' command is executed.
16:36:26 INFO  : Context for 'APU' is selected.
16:36:26 INFO  : System reset is completed.
16:36:29 INFO  : 'after 3000' command is executed.
16:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:36:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:36:30 INFO  : Context for 'APU' is selected.
16:36:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:32 INFO  : Context for 'APU' is selected.
16:36:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:36:32 INFO  : 'ps7_init' command is executed.
16:36:32 INFO  : 'ps7_post_config' command is executed.
16:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:33 INFO  : Memory regions updated for context APU
16:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:33 INFO  : 'con' command is executed.
16:36:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:36:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:36:47 INFO  : Disconnected from the channel tcfchan#84.
16:36:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:36:47 INFO  : 'jtag frequency' command is executed.
16:36:47 INFO  : Context for 'APU' is selected.
16:36:48 INFO  : System reset is completed.
16:36:51 INFO  : 'after 3000' command is executed.
16:36:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:36:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:36:52 INFO  : Context for 'APU' is selected.
16:36:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:36:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:53 INFO  : Context for 'APU' is selected.
16:36:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:36:54 INFO  : 'ps7_init' command is executed.
16:36:54 INFO  : 'ps7_post_config' command is executed.
16:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:54 INFO  : Memory regions updated for context APU
16:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:54 INFO  : 'con' command is executed.
16:36:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:37:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:37:23 INFO  : Disconnected from the channel tcfchan#85.
16:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:37:23 INFO  : 'jtag frequency' command is executed.
16:37:23 INFO  : Context for 'APU' is selected.
16:37:23 INFO  : System reset is completed.
16:37:26 INFO  : 'after 3000' command is executed.
16:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:37:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:37:27 INFO  : Context for 'APU' is selected.
16:37:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:29 INFO  : Context for 'APU' is selected.
16:37:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:37:29 INFO  : 'ps7_init' command is executed.
16:37:29 INFO  : 'ps7_post_config' command is executed.
16:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:30 INFO  : Memory regions updated for context APU
16:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:30 INFO  : 'con' command is executed.
16:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:38:24 INFO  : Disconnected from the channel tcfchan#86.
16:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:25 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:38:25 INFO  : 'jtag frequency' command is executed.
16:38:25 INFO  : Context for 'APU' is selected.
16:38:25 INFO  : System reset is completed.
16:38:28 INFO  : 'after 3000' command is executed.
16:38:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:38:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:38:29 INFO  : Context for 'APU' is selected.
16:38:31 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:38:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:31 INFO  : Context for 'APU' is selected.
16:38:31 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:38:31 INFO  : 'ps7_init' command is executed.
16:38:31 INFO  : 'ps7_post_config' command is executed.
16:38:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:31 INFO  : Memory regions updated for context APU
16:38:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:31 INFO  : 'con' command is executed.
16:38:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:39:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:40:00 INFO  : Disconnected from the channel tcfchan#87.
16:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:40:00 INFO  : 'jtag frequency' command is executed.
16:40:00 INFO  : Context for 'APU' is selected.
16:40:00 INFO  : System reset is completed.
16:40:03 INFO  : 'after 3000' command is executed.
16:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:40:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:40:04 INFO  : Context for 'APU' is selected.
16:40:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:06 INFO  : Context for 'APU' is selected.
16:40:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:40:06 INFO  : 'ps7_init' command is executed.
16:40:06 INFO  : 'ps7_post_config' command is executed.
16:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:07 INFO  : Memory regions updated for context APU
16:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:07 INFO  : 'con' command is executed.
16:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:07 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:41:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:41:03 INFO  : Disconnected from the channel tcfchan#88.
16:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:41:03 INFO  : 'jtag frequency' command is executed.
16:41:03 INFO  : Context for 'APU' is selected.
16:41:03 INFO  : System reset is completed.
16:41:06 INFO  : 'after 3000' command is executed.
16:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:41:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:41:08 INFO  : Context for 'APU' is selected.
16:41:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:09 INFO  : Context for 'APU' is selected.
16:41:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:41:10 INFO  : 'ps7_init' command is executed.
16:41:10 INFO  : 'ps7_post_config' command is executed.
16:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:10 INFO  : Memory regions updated for context APU
16:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:10 INFO  : 'con' command is executed.
16:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:41:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:41:30 INFO  : Disconnected from the channel tcfchan#89.
16:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:41:30 INFO  : 'jtag frequency' command is executed.
16:41:30 INFO  : Context for 'APU' is selected.
16:41:30 INFO  : System reset is completed.
16:41:33 INFO  : 'after 3000' command is executed.
16:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:41:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:41:35 INFO  : Context for 'APU' is selected.
16:41:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:36 INFO  : Context for 'APU' is selected.
16:41:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:41:37 INFO  : 'ps7_init' command is executed.
16:41:37 INFO  : 'ps7_post_config' command is executed.
16:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:37 INFO  : Memory regions updated for context APU
16:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:37 INFO  : 'con' command is executed.
16:41:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:02:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:02:12 INFO  : Disconnected from the channel tcfchan#90.
17:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:12 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:02:12 INFO  : 'jtag frequency' command is executed.
17:02:12 INFO  : Context for 'APU' is selected.
17:02:12 INFO  : System reset is completed.
17:02:15 INFO  : 'after 3000' command is executed.
17:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:02:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:02:17 INFO  : Context for 'APU' is selected.
17:02:18 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:02:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:18 INFO  : Context for 'APU' is selected.
17:02:18 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:02:19 INFO  : 'ps7_init' command is executed.
17:02:19 INFO  : 'ps7_post_config' command is executed.
17:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:19 INFO  : Memory regions updated for context APU
17:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:19 INFO  : 'con' command is executed.
17:02:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:09:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:10:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:10:15 INFO  : Disconnected from the channel tcfchan#91.
17:10:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:10:16 INFO  : 'jtag frequency' command is executed.
17:10:16 INFO  : Context for 'APU' is selected.
17:10:16 INFO  : System reset is completed.
17:10:19 INFO  : 'after 3000' command is executed.
17:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:10:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:10:20 INFO  : Context for 'APU' is selected.
17:10:22 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:10:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:22 INFO  : Context for 'APU' is selected.
17:10:22 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:10:22 INFO  : 'ps7_init' command is executed.
17:10:22 INFO  : 'ps7_post_config' command is executed.
17:10:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:22 INFO  : Memory regions updated for context APU
17:10:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:22 INFO  : 'con' command is executed.
17:10:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:11:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:11:09 INFO  : Disconnected from the channel tcfchan#92.
17:11:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:11:10 INFO  : 'jtag frequency' command is executed.
17:11:10 INFO  : Context for 'APU' is selected.
17:11:10 INFO  : System reset is completed.
17:11:13 INFO  : 'after 3000' command is executed.
17:11:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:11:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:11:14 INFO  : Context for 'APU' is selected.
17:11:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:11:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:16 INFO  : Context for 'APU' is selected.
17:11:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:11:16 INFO  : 'ps7_init' command is executed.
17:11:16 INFO  : 'ps7_post_config' command is executed.
17:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:16 INFO  : Memory regions updated for context APU
17:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:16 INFO  : 'con' command is executed.
17:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:11:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:11:52 INFO  : Disconnected from the channel tcfchan#93.
17:11:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:11:53 INFO  : 'jtag frequency' command is executed.
17:11:53 INFO  : Context for 'APU' is selected.
17:11:53 INFO  : System reset is completed.
17:11:56 INFO  : 'after 3000' command is executed.
17:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:11:57 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:11:57 INFO  : Context for 'APU' is selected.
17:11:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:11:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:59 INFO  : Context for 'APU' is selected.
17:11:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:11:59 INFO  : 'ps7_init' command is executed.
17:11:59 INFO  : 'ps7_post_config' command is executed.
17:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:00 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:00 INFO  : Memory regions updated for context APU
17:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:00 INFO  : 'con' command is executed.
17:12:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:12:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:13:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:13:22 INFO  : Disconnected from the channel tcfchan#94.
17:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:13:23 INFO  : 'jtag frequency' command is executed.
17:13:23 INFO  : Context for 'APU' is selected.
17:13:23 INFO  : System reset is completed.
17:13:26 INFO  : 'after 3000' command is executed.
17:13:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:13:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:13:27 INFO  : Context for 'APU' is selected.
17:13:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:13:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:29 INFO  : Context for 'APU' is selected.
17:13:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:13:29 INFO  : 'ps7_init' command is executed.
17:13:29 INFO  : 'ps7_post_config' command is executed.
17:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:30 INFO  : Memory regions updated for context APU
17:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:30 INFO  : 'con' command is executed.
17:13:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:13:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:18:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:18:11 INFO  : Disconnected from the channel tcfchan#95.
17:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:18:11 INFO  : 'jtag frequency' command is executed.
17:18:11 INFO  : Context for 'APU' is selected.
17:18:11 INFO  : System reset is completed.
17:18:14 INFO  : 'after 3000' command is executed.
17:18:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:18:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:18:16 INFO  : Context for 'APU' is selected.
17:18:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:17 INFO  : Context for 'APU' is selected.
17:18:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:18:18 INFO  : 'ps7_init' command is executed.
17:18:18 INFO  : 'ps7_post_config' command is executed.
17:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:18 INFO  : Memory regions updated for context APU
17:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:18 INFO  : 'con' command is executed.
17:18:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:19:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:19:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:19:22 INFO  : Disconnected from the channel tcfchan#96.
17:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:19:23 INFO  : 'jtag frequency' command is executed.
17:19:23 INFO  : Context for 'APU' is selected.
17:19:23 INFO  : System reset is completed.
17:19:26 INFO  : 'after 3000' command is executed.
17:19:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:19:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:19:27 INFO  : Context for 'APU' is selected.
17:19:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:19:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:29 INFO  : Context for 'APU' is selected.
17:19:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:19:29 INFO  : 'ps7_init' command is executed.
17:19:29 INFO  : 'ps7_post_config' command is executed.
17:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:30 INFO  : Memory regions updated for context APU
17:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:30 INFO  : 'con' command is executed.
17:19:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:32:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:32:19 INFO  : Disconnected from the channel tcfchan#97.
17:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:32:19 INFO  : 'jtag frequency' command is executed.
17:32:19 INFO  : Context for 'APU' is selected.
17:32:19 INFO  : System reset is completed.
17:32:22 INFO  : 'after 3000' command is executed.
17:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:32:24 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:32:24 INFO  : Context for 'APU' is selected.
17:32:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:32:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:26 INFO  : Context for 'APU' is selected.
17:32:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:32:26 INFO  : 'ps7_init' command is executed.
17:32:26 INFO  : 'ps7_post_config' command is executed.
17:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:26 INFO  : Memory regions updated for context APU
17:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:26 INFO  : 'con' command is executed.
17:32:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:32:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:32:47 INFO  : Disconnected from the channel tcfchan#98.
17:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:32:47 INFO  : 'jtag frequency' command is executed.
17:32:47 INFO  : Context for 'APU' is selected.
17:32:47 INFO  : System reset is completed.
17:32:50 INFO  : 'after 3000' command is executed.
17:32:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:32:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:32:51 INFO  : Context for 'APU' is selected.
17:32:53 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:53 INFO  : Context for 'APU' is selected.
17:32:53 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:32:53 INFO  : 'ps7_init' command is executed.
17:32:53 INFO  : 'ps7_post_config' command is executed.
17:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:53 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:53 INFO  : Memory regions updated for context APU
17:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:54 INFO  : 'con' command is executed.
17:32:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:54 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:33:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:33:26 INFO  : Disconnected from the channel tcfchan#99.
17:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:33:26 INFO  : 'jtag frequency' command is executed.
17:33:26 INFO  : Context for 'APU' is selected.
17:33:26 INFO  : System reset is completed.
17:33:29 INFO  : 'after 3000' command is executed.
17:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:33:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:33:30 INFO  : Context for 'APU' is selected.
17:33:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:32 INFO  : Context for 'APU' is selected.
17:33:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:33:32 INFO  : 'ps7_init' command is executed.
17:33:32 INFO  : 'ps7_post_config' command is executed.
17:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:32 INFO  : Memory regions updated for context APU
17:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:32 INFO  : 'con' command is executed.
17:33:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:35:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:36:01 INFO  : Disconnected from the channel tcfchan#100.
17:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:36:02 INFO  : 'jtag frequency' command is executed.
17:36:02 INFO  : Context for 'APU' is selected.
17:36:02 INFO  : System reset is completed.
17:36:05 INFO  : 'after 3000' command is executed.
17:36:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:36:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:36:06 INFO  : Context for 'APU' is selected.
17:36:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:36:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:08 INFO  : Context for 'APU' is selected.
17:36:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:36:08 INFO  : 'ps7_init' command is executed.
17:36:08 INFO  : 'ps7_post_config' command is executed.
17:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:08 INFO  : Memory regions updated for context APU
17:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:08 INFO  : 'con' command is executed.
17:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:36:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:37:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:37:42 INFO  : Disconnected from the channel tcfchan#101.
17:37:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:37:42 INFO  : 'jtag frequency' command is executed.
17:37:42 INFO  : Context for 'APU' is selected.
17:37:42 INFO  : System reset is completed.
17:37:45 INFO  : 'after 3000' command is executed.
17:37:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:37:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:37:46 INFO  : Context for 'APU' is selected.
17:37:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:37:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:48 INFO  : Context for 'APU' is selected.
17:37:48 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:37:48 INFO  : 'ps7_init' command is executed.
17:37:48 INFO  : 'ps7_post_config' command is executed.
17:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:48 INFO  : Memory regions updated for context APU
17:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:48 INFO  : 'con' command is executed.
17:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:39:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:39:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:39:23 INFO  : Disconnected from the channel tcfchan#102.
17:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:39:23 INFO  : 'jtag frequency' command is executed.
17:39:23 INFO  : Context for 'APU' is selected.
17:39:23 INFO  : System reset is completed.
17:39:26 INFO  : 'after 3000' command is executed.
17:39:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:39:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:39:27 INFO  : Context for 'APU' is selected.
17:39:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:39:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:29 INFO  : Context for 'APU' is selected.
17:39:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:39:29 INFO  : 'ps7_init' command is executed.
17:39:29 INFO  : 'ps7_post_config' command is executed.
17:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:30 INFO  : Memory regions updated for context APU
17:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:30 INFO  : 'con' command is executed.
17:39:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:41:27 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:41:30 INFO  : Disconnected from the channel tcfchan#103.
17:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:41:30 INFO  : 'jtag frequency' command is executed.
17:41:30 INFO  : Context for 'APU' is selected.
17:41:30 INFO  : System reset is completed.
17:41:33 INFO  : 'after 3000' command is executed.
17:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:41:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:41:35 INFO  : Context for 'APU' is selected.
17:41:36 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:36 INFO  : Context for 'APU' is selected.
17:41:36 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:41:36 INFO  : 'ps7_init' command is executed.
17:41:36 INFO  : 'ps7_post_config' command is executed.
17:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:37 INFO  : Memory regions updated for context APU
17:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:37 INFO  : 'con' command is executed.
17:41:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:37 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:42:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:43:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:43:13 INFO  : Disconnected from the channel tcfchan#104.
17:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:43:13 INFO  : 'jtag frequency' command is executed.
17:43:13 INFO  : Context for 'APU' is selected.
17:43:14 INFO  : System reset is completed.
17:43:17 INFO  : 'after 3000' command is executed.
17:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:43:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:43:18 INFO  : Context for 'APU' is selected.
17:43:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:19 INFO  : Context for 'APU' is selected.
17:43:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:43:20 INFO  : 'ps7_init' command is executed.
17:43:20 INFO  : 'ps7_post_config' command is executed.
17:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:20 INFO  : Memory regions updated for context APU
17:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:20 INFO  : 'con' command is executed.
17:43:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:43:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:43:28 INFO  : Disconnected from the channel tcfchan#105.
17:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:43:28 INFO  : 'jtag frequency' command is executed.
17:43:28 INFO  : Context for 'APU' is selected.
17:43:28 INFO  : System reset is completed.
17:43:31 INFO  : 'after 3000' command is executed.
17:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:43:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:43:32 INFO  : Context for 'APU' is selected.
17:43:34 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:34 INFO  : Context for 'APU' is selected.
17:43:34 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:43:35 INFO  : 'ps7_init' command is executed.
17:43:35 INFO  : 'ps7_post_config' command is executed.
17:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:35 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:35 INFO  : Memory regions updated for context APU
17:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:35 INFO  : 'con' command is executed.
17:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:35 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:45:03 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:45:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:47:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:47:18 INFO  : Disconnected from the channel tcfchan#106.
17:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:47:19 INFO  : 'jtag frequency' command is executed.
17:47:19 INFO  : Context for 'APU' is selected.
17:47:19 INFO  : System reset is completed.
17:47:22 INFO  : 'after 3000' command is executed.
17:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:47:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:47:23 INFO  : Context for 'APU' is selected.
17:47:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:47:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:25 INFO  : Context for 'APU' is selected.
17:47:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:47:25 INFO  : 'ps7_init' command is executed.
17:47:25 INFO  : 'ps7_post_config' command is executed.
17:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:25 INFO  : Memory regions updated for context APU
17:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:25 INFO  : 'con' command is executed.
17:47:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:49:17 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:49:22 INFO  : Disconnected from the channel tcfchan#107.
17:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:49:22 INFO  : 'jtag frequency' command is executed.
17:49:22 INFO  : Context for 'APU' is selected.
17:49:22 INFO  : System reset is completed.
17:49:25 INFO  : 'after 3000' command is executed.
17:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:49:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:49:26 INFO  : Context for 'APU' is selected.
17:49:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:49:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:28 INFO  : Context for 'APU' is selected.
17:49:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:49:28 INFO  : 'ps7_init' command is executed.
17:49:28 INFO  : 'ps7_post_config' command is executed.
17:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:29 INFO  : Memory regions updated for context APU
17:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:29 INFO  : 'con' command is executed.
17:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:50:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:50:05 INFO  : Disconnected from the channel tcfchan#108.
17:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:50:05 INFO  : 'jtag frequency' command is executed.
17:50:05 INFO  : Context for 'APU' is selected.
17:50:05 INFO  : System reset is completed.
17:50:08 INFO  : 'after 3000' command is executed.
17:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:50:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:50:09 INFO  : Context for 'APU' is selected.
17:50:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:11 INFO  : Context for 'APU' is selected.
17:50:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:50:12 INFO  : 'ps7_init' command is executed.
17:50:12 INFO  : 'ps7_post_config' command is executed.
17:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:12 INFO  : Memory regions updated for context APU
17:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:12 INFO  : 'con' command is executed.
17:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:52:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:52:52 INFO  : Disconnected from the channel tcfchan#109.
17:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:52:53 INFO  : 'jtag frequency' command is executed.
17:52:53 INFO  : Context for 'APU' is selected.
17:52:53 INFO  : System reset is completed.
17:52:56 INFO  : 'after 3000' command is executed.
17:52:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:52:57 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:52:57 INFO  : Context for 'APU' is selected.
17:52:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:59 INFO  : Context for 'APU' is selected.
17:52:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:52:59 INFO  : 'ps7_init' command is executed.
17:52:59 INFO  : 'ps7_post_config' command is executed.
17:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:00 INFO  : Memory regions updated for context APU
17:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:00 INFO  : 'con' command is executed.
17:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:54:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:54:04 INFO  : Disconnected from the channel tcfchan#110.
17:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:54:04 INFO  : 'jtag frequency' command is executed.
17:54:04 INFO  : Context for 'APU' is selected.
17:54:04 INFO  : System reset is completed.
17:54:07 INFO  : 'after 3000' command is executed.
17:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:54:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:54:09 INFO  : Context for 'APU' is selected.
17:54:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:54:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:10 INFO  : Context for 'APU' is selected.
17:54:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:54:10 INFO  : 'ps7_init' command is executed.
17:54:10 INFO  : 'ps7_post_config' command is executed.
17:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:11 INFO  : Memory regions updated for context APU
17:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:11 INFO  : 'con' command is executed.
17:54:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:55:55 INFO  : Disconnected from the channel tcfchan#111.
17:55:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:55:56 INFO  : 'jtag frequency' command is executed.
17:55:56 INFO  : Context for 'APU' is selected.
17:55:56 INFO  : System reset is completed.
17:55:59 INFO  : 'after 3000' command is executed.
17:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:56:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:56:00 INFO  : Context for 'APU' is selected.
17:56:02 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:56:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:02 INFO  : Context for 'APU' is selected.
17:56:02 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:56:02 INFO  : 'ps7_init' command is executed.
17:56:02 INFO  : 'ps7_post_config' command is executed.
17:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:03 INFO  : Memory regions updated for context APU
17:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:03 INFO  : 'con' command is executed.
17:56:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:03 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:56:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:56:14 INFO  : Disconnected from the channel tcfchan#112.
17:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:56:14 INFO  : 'jtag frequency' command is executed.
17:56:14 INFO  : Context for 'APU' is selected.
17:56:14 INFO  : System reset is completed.
17:56:17 INFO  : 'after 3000' command is executed.
17:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:56:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:56:18 INFO  : Context for 'APU' is selected.
17:56:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:20 INFO  : Context for 'APU' is selected.
17:56:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:56:20 INFO  : 'ps7_init' command is executed.
17:56:20 INFO  : 'ps7_post_config' command is executed.
17:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:21 INFO  : Memory regions updated for context APU
17:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:21 INFO  : 'con' command is executed.
17:56:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:57:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:57:33 INFO  : Disconnected from the channel tcfchan#113.
17:57:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:57:33 INFO  : 'jtag frequency' command is executed.
17:57:33 INFO  : Context for 'APU' is selected.
17:57:34 INFO  : System reset is completed.
17:57:37 INFO  : 'after 3000' command is executed.
17:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:57:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:57:38 INFO  : Context for 'APU' is selected.
17:57:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:57:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:39 INFO  : Context for 'APU' is selected.
17:57:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:57:40 INFO  : 'ps7_init' command is executed.
17:57:40 INFO  : 'ps7_post_config' command is executed.
17:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:41 INFO  : Memory regions updated for context APU
17:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:41 INFO  : 'con' command is executed.
17:57:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
17:58:40 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
17:58:42 INFO  : Disconnected from the channel tcfchan#114.
17:58:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
17:58:42 INFO  : 'jtag frequency' command is executed.
17:58:42 INFO  : Context for 'APU' is selected.
17:58:42 INFO  : System reset is completed.
17:58:45 INFO  : 'after 3000' command is executed.
17:58:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
17:58:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
17:58:47 INFO  : Context for 'APU' is selected.
17:58:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
17:58:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:49 INFO  : Context for 'APU' is selected.
17:58:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
17:58:49 INFO  : 'ps7_init' command is executed.
17:58:49 INFO  : 'ps7_post_config' command is executed.
17:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:49 INFO  : Memory regions updated for context APU
17:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:49 INFO  : 'con' command is executed.
17:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:00:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:01:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:01:18 INFO  : Disconnected from the channel tcfchan#115.
18:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:01:18 INFO  : 'jtag frequency' command is executed.
18:01:18 INFO  : Context for 'APU' is selected.
18:01:18 INFO  : System reset is completed.
18:01:21 INFO  : 'after 3000' command is executed.
18:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:01:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:01:23 INFO  : Context for 'APU' is selected.
18:01:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:25 INFO  : Context for 'APU' is selected.
18:01:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:01:25 INFO  : 'ps7_init' command is executed.
18:01:25 INFO  : 'ps7_post_config' command is executed.
18:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:25 INFO  : Memory regions updated for context APU
18:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:25 INFO  : 'con' command is executed.
18:01:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:04:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:05:01 INFO  : Disconnected from the channel tcfchan#116.
18:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:05:01 INFO  : 'jtag frequency' command is executed.
18:05:01 INFO  : Context for 'APU' is selected.
18:05:01 INFO  : System reset is completed.
18:05:04 INFO  : 'after 3000' command is executed.
18:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:05:06 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:05:06 INFO  : Context for 'APU' is selected.
18:05:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:08 INFO  : Context for 'APU' is selected.
18:05:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:05:08 INFO  : 'ps7_init' command is executed.
18:05:08 INFO  : 'ps7_post_config' command is executed.
18:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:08 INFO  : Memory regions updated for context APU
18:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:08 INFO  : 'con' command is executed.
18:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:06:07 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:06:10 INFO  : Disconnected from the channel tcfchan#117.
18:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:06:10 INFO  : 'jtag frequency' command is executed.
18:06:10 INFO  : Context for 'APU' is selected.
18:06:10 INFO  : System reset is completed.
18:06:13 INFO  : 'after 3000' command is executed.
18:06:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:06:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:06:15 INFO  : Context for 'APU' is selected.
18:06:16 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:06:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:16 INFO  : Context for 'APU' is selected.
18:06:16 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:06:16 INFO  : 'ps7_init' command is executed.
18:06:16 INFO  : 'ps7_post_config' command is executed.
18:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:17 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:17 INFO  : Memory regions updated for context APU
18:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:17 INFO  : 'con' command is executed.
18:06:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:17 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:07:20 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:07:23 INFO  : Disconnected from the channel tcfchan#118.
18:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:07:23 INFO  : 'jtag frequency' command is executed.
18:07:23 INFO  : Context for 'APU' is selected.
18:07:23 INFO  : System reset is completed.
18:07:26 INFO  : 'after 3000' command is executed.
18:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:07:27 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:07:27 INFO  : Context for 'APU' is selected.
18:07:29 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:29 INFO  : Context for 'APU' is selected.
18:07:29 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:07:29 INFO  : 'ps7_init' command is executed.
18:07:29 INFO  : 'ps7_post_config' command is executed.
18:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:30 INFO  : Memory regions updated for context APU
18:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:30 INFO  : 'con' command is executed.
18:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:07:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:08:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:08:04 INFO  : Disconnected from the channel tcfchan#119.
18:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:08:04 INFO  : 'jtag frequency' command is executed.
18:08:04 INFO  : Context for 'APU' is selected.
18:08:04 INFO  : System reset is completed.
18:08:07 INFO  : 'after 3000' command is executed.
18:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:08:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:08:09 INFO  : Context for 'APU' is selected.
18:08:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:10 INFO  : Context for 'APU' is selected.
18:08:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:08:11 INFO  : 'ps7_init' command is executed.
18:08:11 INFO  : 'ps7_post_config' command is executed.
18:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:11 INFO  : Memory regions updated for context APU
18:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:11 INFO  : 'con' command is executed.
18:08:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:09:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:09:14 INFO  : Disconnected from the channel tcfchan#120.
18:09:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:09:14 INFO  : 'jtag frequency' command is executed.
18:09:14 INFO  : Context for 'APU' is selected.
18:09:14 INFO  : System reset is completed.
18:09:17 INFO  : 'after 3000' command is executed.
18:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:09:18 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:09:18 INFO  : Context for 'APU' is selected.
18:09:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:09:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:20 INFO  : Context for 'APU' is selected.
18:09:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:09:21 INFO  : 'ps7_init' command is executed.
18:09:21 INFO  : 'ps7_post_config' command is executed.
18:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:21 INFO  : Memory regions updated for context APU
18:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:21 INFO  : 'con' command is executed.
18:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:21 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:10:45 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:10:48 INFO  : Disconnected from the channel tcfchan#121.
18:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:10:48 INFO  : 'jtag frequency' command is executed.
18:10:48 INFO  : Context for 'APU' is selected.
18:10:48 INFO  : System reset is completed.
18:10:51 INFO  : 'after 3000' command is executed.
18:10:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:10:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:10:53 INFO  : Context for 'APU' is selected.
18:10:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:10:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:54 INFO  : Context for 'APU' is selected.
18:10:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:10:54 INFO  : 'ps7_init' command is executed.
18:10:54 INFO  : 'ps7_post_config' command is executed.
18:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:54 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:55 INFO  : Memory regions updated for context APU
18:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:55 INFO  : 'con' command is executed.
18:10:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:18:38 INFO  : Disconnected from the channel tcfchan#122.
15:42:50 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
15:42:53 INFO  : XSCT server has started successfully.
15:42:53 INFO  : plnx-install-location is set to ''
15:42:53 INFO  : Successfully done setting XSCT server connection channel  
15:42:53 INFO  : Successfully done setting workspace for the tool. 
15:43:00 INFO  : Registering command handlers for Vitis TCF services
15:43:09 INFO  : Successfully done query RDI_DATADIR 
15:43:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:43:26 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:43:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:44:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:44:22 INFO  : 'jtag frequency' command is executed.
15:44:22 INFO  : Context for 'APU' is selected.
15:44:22 INFO  : System reset is completed.
15:44:25 INFO  : 'after 3000' command is executed.
15:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:44:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:44:26 INFO  : Context for 'APU' is selected.
15:44:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:26 INFO  : Context for 'APU' is selected.
15:44:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:44:27 INFO  : 'ps7_init' command is executed.
15:44:27 INFO  : 'ps7_post_config' command is executed.
15:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:27 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:27 INFO  : Memory regions updated for context APU
15:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:27 INFO  : 'con' command is executed.
15:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:27 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:45:19 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:45:21 INFO  : Disconnected from the channel tcfchan#1.
15:45:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:45:22 INFO  : 'jtag frequency' command is executed.
15:45:22 INFO  : Context for 'APU' is selected.
15:45:22 INFO  : System reset is completed.
15:45:25 INFO  : 'after 3000' command is executed.
15:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:45:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:45:26 INFO  : Context for 'APU' is selected.
15:45:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:28 INFO  : Context for 'APU' is selected.
15:45:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:45:28 INFO  : 'ps7_init' command is executed.
15:45:28 INFO  : 'ps7_post_config' command is executed.
15:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:28 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:28 INFO  : Memory regions updated for context APU
15:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:28 INFO  : 'con' command is executed.
15:45:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:28 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:47:51 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:47:55 INFO  : Disconnected from the channel tcfchan#2.
15:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:47:55 INFO  : 'jtag frequency' command is executed.
15:47:55 INFO  : Context for 'APU' is selected.
15:47:55 INFO  : System reset is completed.
15:47:58 INFO  : 'after 3000' command is executed.
15:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:47:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:47:59 INFO  : Context for 'APU' is selected.
15:48:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:01 INFO  : Context for 'APU' is selected.
15:48:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:48:01 INFO  : 'ps7_init' command is executed.
15:48:01 INFO  : 'ps7_post_config' command is executed.
15:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:01 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:01 INFO  : Memory regions updated for context APU
15:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:01 INFO  : 'con' command is executed.
15:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:01 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:48:12 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:48:15 INFO  : Disconnected from the channel tcfchan#3.
15:48:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:48:15 INFO  : 'jtag frequency' command is executed.
15:48:15 INFO  : Context for 'APU' is selected.
15:48:15 INFO  : System reset is completed.
15:48:18 INFO  : 'after 3000' command is executed.
15:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:48:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:48:19 INFO  : Context for 'APU' is selected.
15:48:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:20 INFO  : Context for 'APU' is selected.
15:48:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:48:21 INFO  : 'ps7_init' command is executed.
15:48:21 INFO  : 'ps7_post_config' command is executed.
15:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:22 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:22 INFO  : Memory regions updated for context APU
15:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:22 INFO  : 'con' command is executed.
15:48:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:50:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:50:05 INFO  : Disconnected from the channel tcfchan#4.
15:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:50:05 INFO  : 'jtag frequency' command is executed.
15:50:05 INFO  : Context for 'APU' is selected.
15:50:05 INFO  : System reset is completed.
15:50:08 INFO  : 'after 3000' command is executed.
15:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:50:09 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:50:09 INFO  : Context for 'APU' is selected.
15:50:11 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:11 INFO  : Context for 'APU' is selected.
15:50:11 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:50:11 INFO  : 'ps7_init' command is executed.
15:50:11 INFO  : 'ps7_post_config' command is executed.
15:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:12 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:12 INFO  : Memory regions updated for context APU
15:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:12 INFO  : 'con' command is executed.
15:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:12 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:54:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:54:24 INFO  : Disconnected from the channel tcfchan#5.
15:54:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:54:24 INFO  : 'jtag frequency' command is executed.
15:54:24 INFO  : Context for 'APU' is selected.
15:54:24 INFO  : System reset is completed.
15:54:27 INFO  : 'after 3000' command is executed.
15:54:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:54:29 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:54:29 INFO  : Context for 'APU' is selected.
15:54:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:30 INFO  : Context for 'APU' is selected.
15:54:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:54:31 INFO  : 'ps7_init' command is executed.
15:54:31 INFO  : 'ps7_post_config' command is executed.
15:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:31 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:31 INFO  : Memory regions updated for context APU
15:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:31 INFO  : 'con' command is executed.
15:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:31 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:54:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:54:41 INFO  : Disconnected from the channel tcfchan#6.
15:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:54:41 INFO  : 'jtag frequency' command is executed.
15:54:41 INFO  : Context for 'APU' is selected.
15:54:41 INFO  : System reset is completed.
15:54:44 INFO  : 'after 3000' command is executed.
15:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:54:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:54:46 INFO  : Context for 'APU' is selected.
15:54:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:47 INFO  : Context for 'APU' is selected.
15:54:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:54:48 INFO  : 'ps7_init' command is executed.
15:54:48 INFO  : 'ps7_post_config' command is executed.
15:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:48 INFO  : Memory regions updated for context APU
15:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:48 INFO  : 'con' command is executed.
15:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:55:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:55:41 INFO  : Disconnected from the channel tcfchan#7.
15:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:55:41 INFO  : 'jtag frequency' command is executed.
15:55:41 INFO  : Context for 'APU' is selected.
15:55:41 INFO  : System reset is completed.
15:55:44 INFO  : 'after 3000' command is executed.
15:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:55:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:55:46 INFO  : Context for 'APU' is selected.
15:55:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:55:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:47 INFO  : Context for 'APU' is selected.
15:55:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:55:48 INFO  : 'ps7_init' command is executed.
15:55:48 INFO  : 'ps7_post_config' command is executed.
15:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:48 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:48 INFO  : Memory regions updated for context APU
15:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:48 INFO  : 'con' command is executed.
15:55:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:48 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:56:33 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:56:41 INFO  : Disconnected from the channel tcfchan#8.
15:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:56:41 INFO  : 'jtag frequency' command is executed.
15:56:41 INFO  : Context for 'APU' is selected.
15:56:41 INFO  : System reset is completed.
15:56:44 INFO  : 'after 3000' command is executed.
15:56:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:56:46 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:56:46 INFO  : Context for 'APU' is selected.
15:56:47 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:56:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:47 INFO  : Context for 'APU' is selected.
15:56:47 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:56:47 INFO  : 'ps7_init' command is executed.
15:56:47 INFO  : 'ps7_post_config' command is executed.
15:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:47 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:47 INFO  : Memory regions updated for context APU
15:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:47 INFO  : 'con' command is executed.
15:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:47 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:57:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:57:03 INFO  : Disconnected from the channel tcfchan#9.
15:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:57:03 INFO  : 'jtag frequency' command is executed.
15:57:03 INFO  : Context for 'APU' is selected.
15:57:03 INFO  : System reset is completed.
15:57:06 INFO  : 'after 3000' command is executed.
15:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:57:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:57:08 INFO  : Context for 'APU' is selected.
15:57:09 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:09 INFO  : Context for 'APU' is selected.
15:57:09 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:57:09 INFO  : 'ps7_init' command is executed.
15:57:09 INFO  : 'ps7_post_config' command is executed.
15:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:10 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:10 INFO  : Memory regions updated for context APU
15:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:10 INFO  : 'con' command is executed.
15:57:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:10 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:57:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:57:36 INFO  : Disconnected from the channel tcfchan#10.
15:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:57:37 INFO  : 'jtag frequency' command is executed.
15:57:37 INFO  : Context for 'APU' is selected.
15:57:37 INFO  : System reset is completed.
15:57:40 INFO  : 'after 3000' command is executed.
15:57:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:57:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:57:41 INFO  : Context for 'APU' is selected.
15:57:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:57:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:42 INFO  : Context for 'APU' is selected.
15:57:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:57:42 INFO  : 'ps7_init' command is executed.
15:57:42 INFO  : 'ps7_post_config' command is executed.
15:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:43 INFO  : Memory regions updated for context APU
15:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:43 INFO  : 'con' command is executed.
15:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
15:58:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
15:58:33 INFO  : Disconnected from the channel tcfchan#11.
15:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
15:58:34 INFO  : 'jtag frequency' command is executed.
15:58:34 INFO  : Context for 'APU' is selected.
15:58:34 INFO  : System reset is completed.
15:58:37 INFO  : 'after 3000' command is executed.
15:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
15:58:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
15:58:38 INFO  : Context for 'APU' is selected.
15:58:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
15:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:39 INFO  : Context for 'APU' is selected.
15:58:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
15:58:40 INFO  : 'ps7_init' command is executed.
15:58:40 INFO  : 'ps7_post_config' command is executed.
15:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:40 INFO  : Memory regions updated for context APU
15:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:40 INFO  : 'con' command is executed.
15:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:06:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:08:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:09:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:09:24 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:10:05 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:10:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:12:09 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:12:11 INFO  : Disconnected from the channel tcfchan#12.
16:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:12:11 INFO  : 'jtag frequency' command is executed.
16:12:11 INFO  : Context for 'APU' is selected.
16:12:11 INFO  : System reset is completed.
16:12:14 INFO  : 'after 3000' command is executed.
16:12:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:12:16 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:12:16 INFO  : Context for 'APU' is selected.
16:12:17 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:17 INFO  : Context for 'APU' is selected.
16:12:17 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:12:17 INFO  : 'ps7_init' command is executed.
16:12:17 INFO  : 'ps7_post_config' command is executed.
16:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:18 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:18 INFO  : Memory regions updated for context APU
16:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:18 INFO  : 'con' command is executed.
16:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:18 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:12:32 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:12:34 INFO  : Disconnected from the channel tcfchan#13.
16:12:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:12:34 INFO  : 'jtag frequency' command is executed.
16:12:34 INFO  : Context for 'APU' is selected.
16:12:34 INFO  : System reset is completed.
16:12:37 INFO  : 'after 3000' command is executed.
16:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:12:38 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:12:38 INFO  : Context for 'APU' is selected.
16:12:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:40 INFO  : Context for 'APU' is selected.
16:12:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:12:40 INFO  : 'ps7_init' command is executed.
16:12:40 INFO  : 'ps7_post_config' command is executed.
16:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:40 INFO  : Memory regions updated for context APU
16:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:40 INFO  : 'con' command is executed.
16:12:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:13:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:13:17 INFO  : Disconnected from the channel tcfchan#14.
16:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:13:17 INFO  : 'jtag frequency' command is executed.
16:13:17 INFO  : Context for 'APU' is selected.
16:13:17 INFO  : System reset is completed.
16:13:20 INFO  : 'after 3000' command is executed.
16:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:13:22 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:13:22 INFO  : Context for 'APU' is selected.
16:13:23 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:13:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:23 INFO  : Context for 'APU' is selected.
16:13:23 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:13:24 INFO  : 'ps7_init' command is executed.
16:13:24 INFO  : 'ps7_post_config' command is executed.
16:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:24 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:24 INFO  : Memory regions updated for context APU
16:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:24 INFO  : 'con' command is executed.
16:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:24 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:14:29 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:14:31 INFO  : Disconnected from the channel tcfchan#15.
16:14:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:14:31 INFO  : 'jtag frequency' command is executed.
16:14:31 INFO  : Context for 'APU' is selected.
16:14:31 INFO  : System reset is completed.
16:14:34 INFO  : 'after 3000' command is executed.
16:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:14:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:14:35 INFO  : Context for 'APU' is selected.
16:14:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:37 INFO  : Context for 'APU' is selected.
16:14:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:14:37 INFO  : 'ps7_init' command is executed.
16:14:37 INFO  : 'ps7_post_config' command is executed.
16:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:37 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:38 INFO  : Memory regions updated for context APU
16:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:38 INFO  : 'con' command is executed.
16:14:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:14:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:21:39 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:22:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:23:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:23:44 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:23:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:23:57 INFO  : Disconnected from the channel tcfchan#16.
16:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:23:57 INFO  : 'jtag frequency' command is executed.
16:23:57 INFO  : Context for 'APU' is selected.
16:23:57 INFO  : System reset is completed.
16:24:00 INFO  : 'after 3000' command is executed.
16:24:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:24:02 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:24:02 INFO  : Context for 'APU' is selected.
16:24:03 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:03 INFO  : Context for 'APU' is selected.
16:24:03 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:24:03 INFO  : 'ps7_init' command is executed.
16:24:03 INFO  : 'ps7_post_config' command is executed.
16:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:03 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:04 INFO  : Memory regions updated for context APU
16:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:04 INFO  : 'con' command is executed.
16:24:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:24:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:24:44 INFO  : Disconnected from the channel tcfchan#17.
16:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:24:44 INFO  : 'jtag frequency' command is executed.
16:24:44 INFO  : Context for 'APU' is selected.
16:24:44 INFO  : System reset is completed.
16:24:47 INFO  : 'after 3000' command is executed.
16:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:24:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:24:48 INFO  : Context for 'APU' is selected.
16:24:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:49 INFO  : Context for 'APU' is selected.
16:24:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:24:50 INFO  : 'ps7_init' command is executed.
16:24:50 INFO  : 'ps7_post_config' command is executed.
16:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:50 INFO  : Memory regions updated for context APU
16:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:50 INFO  : 'con' command is executed.
16:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:26:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:26:19 INFO  : Disconnected from the channel tcfchan#18.
16:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:26:19 INFO  : 'jtag frequency' command is executed.
16:26:19 INFO  : Context for 'APU' is selected.
16:26:19 INFO  : System reset is completed.
16:26:22 INFO  : 'after 3000' command is executed.
16:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:26:23 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:26:23 INFO  : Context for 'APU' is selected.
16:26:25 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:26:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:25 INFO  : Context for 'APU' is selected.
16:26:25 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:26:25 INFO  : 'ps7_init' command is executed.
16:26:25 INFO  : 'ps7_post_config' command is executed.
16:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:25 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:25 INFO  : Memory regions updated for context APU
16:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:25 INFO  : 'con' command is executed.
16:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:25 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:26:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:26:44 INFO  : Disconnected from the channel tcfchan#19.
16:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:26:44 INFO  : 'jtag frequency' command is executed.
16:26:44 INFO  : Context for 'APU' is selected.
16:26:44 INFO  : System reset is completed.
16:26:47 INFO  : 'after 3000' command is executed.
16:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:26:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:26:48 INFO  : Context for 'APU' is selected.
16:26:50 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:50 INFO  : Context for 'APU' is selected.
16:26:50 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:26:50 INFO  : 'ps7_init' command is executed.
16:26:50 INFO  : 'ps7_post_config' command is executed.
16:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:50 INFO  : Memory regions updated for context APU
16:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:50 INFO  : 'con' command is executed.
16:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:30:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:30:23 INFO  : Disconnected from the channel tcfchan#20.
16:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:30:24 INFO  : 'jtag frequency' command is executed.
16:30:24 INFO  : Context for 'APU' is selected.
16:30:24 INFO  : System reset is completed.
16:30:27 INFO  : 'after 3000' command is executed.
16:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:30:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:30:28 INFO  : Context for 'APU' is selected.
16:30:30 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:30 INFO  : Context for 'APU' is selected.
16:30:30 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:30:30 INFO  : 'ps7_init' command is executed.
16:30:30 INFO  : 'ps7_post_config' command is executed.
16:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:30 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:30 INFO  : Memory regions updated for context APU
16:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:30 INFO  : 'con' command is executed.
16:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:30 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:30:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:30:52 INFO  : Disconnected from the channel tcfchan#21.
16:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:30:52 INFO  : 'jtag frequency' command is executed.
16:30:52 INFO  : Context for 'APU' is selected.
16:30:52 INFO  : System reset is completed.
16:30:55 INFO  : 'after 3000' command is executed.
16:30:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:30:57 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:30:57 INFO  : Context for 'APU' is selected.
16:30:58 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:30:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:58 INFO  : Context for 'APU' is selected.
16:30:58 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:30:58 INFO  : 'ps7_init' command is executed.
16:30:58 INFO  : 'ps7_post_config' command is executed.
16:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:59 INFO  : Memory regions updated for context APU
16:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:59 INFO  : 'con' command is executed.
16:30:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:31:23 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:31:25 INFO  : Disconnected from the channel tcfchan#22.
16:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:31:26 INFO  : 'jtag frequency' command is executed.
16:31:26 INFO  : Context for 'APU' is selected.
16:31:26 INFO  : System reset is completed.
16:31:29 INFO  : 'after 3000' command is executed.
16:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:31:30 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:31:30 INFO  : Context for 'APU' is selected.
16:31:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:32 INFO  : Context for 'APU' is selected.
16:31:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:31:32 INFO  : 'ps7_init' command is executed.
16:31:32 INFO  : 'ps7_post_config' command is executed.
16:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:32 INFO  : Memory regions updated for context APU
16:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:32 INFO  : 'con' command is executed.
16:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:31:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:31:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:32:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:32:03 INFO  : Disconnected from the channel tcfchan#23.
16:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:32:03 INFO  : 'jtag frequency' command is executed.
16:32:04 INFO  : Context for 'APU' is selected.
16:32:04 INFO  : System reset is completed.
16:32:07 INFO  : 'after 3000' command is executed.
16:32:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:32:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:32:08 INFO  : Context for 'APU' is selected.
16:32:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:10 INFO  : Context for 'APU' is selected.
16:32:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:32:10 INFO  : 'ps7_init' command is executed.
16:32:10 INFO  : 'ps7_post_config' command is executed.
16:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:11 INFO  : Memory regions updated for context APU
16:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:11 INFO  : 'con' command is executed.
16:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:33:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:33:59 INFO  : Disconnected from the channel tcfchan#24.
16:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:33:59 INFO  : 'jtag frequency' command is executed.
16:33:59 INFO  : Context for 'APU' is selected.
16:33:59 INFO  : System reset is completed.
16:34:02 INFO  : 'after 3000' command is executed.
16:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:34:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:34:04 INFO  : Context for 'APU' is selected.
16:34:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:05 INFO  : Context for 'APU' is selected.
16:34:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:34:06 INFO  : 'ps7_init' command is executed.
16:34:06 INFO  : 'ps7_post_config' command is executed.
16:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:06 INFO  : Memory regions updated for context APU
16:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:06 INFO  : 'con' command is executed.
16:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:34:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:34:43 INFO  : Disconnected from the channel tcfchan#25.
16:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:34:43 INFO  : 'jtag frequency' command is executed.
16:34:43 INFO  : Context for 'APU' is selected.
16:34:43 INFO  : System reset is completed.
16:34:46 INFO  : 'after 3000' command is executed.
16:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:34:47 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:34:47 INFO  : Context for 'APU' is selected.
16:34:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:34:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:49 INFO  : Context for 'APU' is selected.
16:34:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:34:49 INFO  : 'ps7_init' command is executed.
16:34:49 INFO  : 'ps7_post_config' command is executed.
16:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:50 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:50 INFO  : Memory regions updated for context APU
16:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:50 INFO  : 'con' command is executed.
16:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:36:15 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:36:38 INFO  : Disconnected from the channel tcfchan#26.
16:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:36:39 INFO  : 'jtag frequency' command is executed.
16:36:39 INFO  : Context for 'APU' is selected.
16:36:39 INFO  : System reset is completed.
16:36:42 INFO  : 'after 3000' command is executed.
16:36:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:36:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:36:43 INFO  : Context for 'APU' is selected.
16:36:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:45 INFO  : Context for 'APU' is selected.
16:36:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:36:45 INFO  : 'ps7_init' command is executed.
16:36:45 INFO  : 'ps7_post_config' command is executed.
16:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:45 INFO  : Memory regions updated for context APU
16:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:45 INFO  : 'con' command is executed.
16:36:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:38:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:38:51 INFO  : Disconnected from the channel tcfchan#27.
16:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:38:51 INFO  : 'jtag frequency' command is executed.
16:38:51 INFO  : Context for 'APU' is selected.
16:38:51 INFO  : System reset is completed.
16:38:54 INFO  : 'after 3000' command is executed.
16:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:38:55 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:38:55 INFO  : Context for 'APU' is selected.
16:38:57 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:38:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:57 INFO  : Context for 'APU' is selected.
16:38:57 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:38:57 INFO  : 'ps7_init' command is executed.
16:38:57 INFO  : 'ps7_post_config' command is executed.
16:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:57 INFO  : Memory regions updated for context APU
16:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:58 INFO  : 'con' command is executed.
16:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:58 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:39:57 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
16:39:59 INFO  : Disconnected from the channel tcfchan#28.
16:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
16:40:00 INFO  : 'jtag frequency' command is executed.
16:40:00 INFO  : Context for 'APU' is selected.
16:40:00 INFO  : System reset is completed.
16:40:03 INFO  : 'after 3000' command is executed.
16:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
16:40:04 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
16:40:04 INFO  : Context for 'APU' is selected.
16:40:06 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
16:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:06 INFO  : Context for 'APU' is selected.
16:40:06 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
16:40:06 INFO  : 'ps7_init' command is executed.
16:40:06 INFO  : 'ps7_post_config' command is executed.
16:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:06 INFO  : Memory regions updated for context APU
16:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:06 INFO  : 'con' command is executed.
16:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
16:40:22 INFO  : Disconnected from the channel tcfchan#29.
15:19:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
15:19:07 INFO  : XSCT server has started successfully.
15:19:07 INFO  : Successfully done setting XSCT server connection channel  
15:19:07 INFO  : plnx-install-location is set to ''
15:19:07 INFO  : Successfully done setting workspace for the tool. 
15:19:13 INFO  : Registering command handlers for Vitis TCF services
15:19:21 INFO  : Successfully done query RDI_DATADIR 
18:00:27 INFO  : Hardware specification for platform project 'env1_cora' is updated.
18:00:53 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:00:59 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:00:59 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
18:00:59 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
18:00:59 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:01:03 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
18:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:01:44 INFO  : 'jtag frequency' command is executed.
18:01:44 INFO  : Context for 'APU' is selected.
18:01:44 INFO  : System reset is completed.
18:01:47 INFO  : 'after 3000' command is executed.
18:01:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:01:49 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:01:49 INFO  : Context for 'APU' is selected.
18:01:49 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:01:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:49 INFO  : Context for 'APU' is selected.
18:01:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:01:49 INFO  : 'ps7_init' command is executed.
18:01:49 INFO  : 'ps7_post_config' command is executed.
18:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:50 INFO  : Memory regions updated for context APU
18:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:50 INFO  : 'con' command is executed.
18:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:50 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:03:37 INFO  : Disconnected from the channel tcfchan#3.
18:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:03:37 INFO  : 'jtag frequency' command is executed.
18:03:37 INFO  : Context for 'APU' is selected.
18:03:37 INFO  : System reset is completed.
18:03:40 INFO  : 'after 3000' command is executed.
18:03:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:03:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:03:42 INFO  : Context for 'APU' is selected.
18:03:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:03:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:42 INFO  : Context for 'APU' is selected.
18:03:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:03:42 INFO  : 'ps7_init' command is executed.
18:03:42 INFO  : 'ps7_post_config' command is executed.
18:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:43 INFO  : Memory regions updated for context APU
18:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:43 INFO  : 'con' command is executed.
18:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:03:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:04:41 INFO  : Disconnected from the channel tcfchan#4.
18:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:04:41 INFO  : 'jtag frequency' command is executed.
18:04:41 INFO  : Context for 'APU' is selected.
18:04:41 INFO  : System reset is completed.
18:04:44 INFO  : 'after 3000' command is executed.
18:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:04:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:04:45 INFO  : Context for 'APU' is selected.
18:04:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:04:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:45 INFO  : Context for 'APU' is selected.
18:04:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:04:45 INFO  : 'ps7_init' command is executed.
18:04:45 INFO  : 'ps7_post_config' command is executed.
18:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:46 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:46 INFO  : Memory regions updated for context APU
18:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:46 INFO  : 'con' command is executed.
18:04:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:05:03 INFO  : Disconnected from the channel tcfchan#5.
18:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:05:03 INFO  : 'jtag frequency' command is executed.
18:05:03 INFO  : Context for 'APU' is selected.
18:05:03 INFO  : System reset is completed.
18:05:06 INFO  : 'after 3000' command is executed.
18:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:05:07 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:05:07 INFO  : Context for 'APU' is selected.
18:05:07 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:07 INFO  : Context for 'APU' is selected.
18:05:07 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:05:07 INFO  : 'ps7_init' command is executed.
18:05:07 INFO  : 'ps7_post_config' command is executed.
18:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:08 INFO  : Memory regions updated for context APU
18:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:08 INFO  : 'con' command is executed.
18:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:05:15 INFO  : Disconnected from the channel tcfchan#6.
18:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:05:15 INFO  : 'jtag frequency' command is executed.
18:05:15 INFO  : Context for 'APU' is selected.
18:05:15 INFO  : System reset is completed.
18:05:18 INFO  : 'after 3000' command is executed.
18:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:05:20 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:05:20 INFO  : Context for 'APU' is selected.
18:05:20 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:05:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:20 INFO  : Context for 'APU' is selected.
18:05:20 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:05:20 INFO  : 'ps7_init' command is executed.
18:05:20 INFO  : 'ps7_post_config' command is executed.
18:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:20 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:20 INFO  : Memory regions updated for context APU
18:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:20 INFO  : 'con' command is executed.
18:05:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:20 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:06:00 INFO  : Disconnected from the channel tcfchan#7.
18:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:06:01 INFO  : 'jtag frequency' command is executed.
18:06:01 INFO  : Context for 'APU' is selected.
18:06:01 INFO  : System reset is completed.
18:06:04 INFO  : 'after 3000' command is executed.
18:06:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:06:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:06:05 INFO  : Context for 'APU' is selected.
18:06:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:05 INFO  : Context for 'APU' is selected.
18:06:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:06:05 INFO  : 'ps7_init' command is executed.
18:06:05 INFO  : 'ps7_post_config' command is executed.
18:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:06 INFO  : Memory regions updated for context APU
18:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:06 INFO  : 'con' command is executed.
18:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:06:16 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:06:24 INFO  : Disconnected from the channel tcfchan#8.
18:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:06:24 INFO  : 'jtag frequency' command is executed.
18:06:24 INFO  : Context for 'APU' is selected.
18:06:24 INFO  : System reset is completed.
18:06:27 INFO  : 'after 3000' command is executed.
18:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:06:28 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:06:28 INFO  : Context for 'APU' is selected.
18:06:28 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:06:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:28 INFO  : Context for 'APU' is selected.
18:06:28 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:06:29 INFO  : 'ps7_init' command is executed.
18:06:29 INFO  : 'ps7_post_config' command is executed.
18:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:29 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:29 INFO  : Memory regions updated for context APU
18:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:29 INFO  : 'con' command is executed.
18:06:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:29 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:07:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:16:39 INFO  : Hardware specification for platform project 'env1_cora' is updated.
18:17:04 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:27:09 INFO  : Hardware specification for platform project 'env1_cora' is updated.
18:29:13 INFO  : Disconnected from the channel tcfchan#9.
18:29:38 INFO  : Hardware specification for platform project 'env1_cora' is updated.
18:29:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:29:50 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:29:50 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
18:29:51 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
18:29:51 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:29:56 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
18:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:30:11 INFO  : 'jtag frequency' command is executed.
18:30:11 INFO  : Context for 'APU' is selected.
18:30:11 INFO  : System reset is completed.
18:30:14 INFO  : 'after 3000' command is executed.
18:30:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:30:15 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:30:15 INFO  : Context for 'APU' is selected.
18:30:15 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:30:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:15 INFO  : Context for 'APU' is selected.
18:30:15 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:30:15 INFO  : 'ps7_init' command is executed.
18:30:15 INFO  : 'ps7_post_config' command is executed.
18:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:16 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:16 INFO  : Memory regions updated for context APU
18:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:16 INFO  : 'con' command is executed.
18:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:30:16 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:51:59 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:52:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:52:18 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:52:21 INFO  : Disconnected from the channel tcfchan#18.
18:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:52:21 INFO  : 'jtag frequency' command is executed.
18:52:21 INFO  : Context for 'APU' is selected.
18:52:21 INFO  : System reset is completed.
18:52:24 INFO  : 'after 3000' command is executed.
18:52:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:52:26 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:52:26 INFO  : Context for 'APU' is selected.
18:52:26 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:52:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:26 INFO  : Context for 'APU' is selected.
18:52:26 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:52:26 INFO  : 'ps7_init' command is executed.
18:52:26 INFO  : 'ps7_post_config' command is executed.
18:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:26 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:26 INFO  : Memory regions updated for context APU
18:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:26 INFO  : 'con' command is executed.
18:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:26 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
18:58:54 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
18:58:57 INFO  : Disconnected from the channel tcfchan#19.
18:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
18:58:57 INFO  : 'jtag frequency' command is executed.
18:58:57 INFO  : Context for 'APU' is selected.
18:58:57 INFO  : System reset is completed.
18:59:00 INFO  : 'after 3000' command is executed.
18:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
18:59:01 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
18:59:01 INFO  : Context for 'APU' is selected.
18:59:01 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
18:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:01 INFO  : Context for 'APU' is selected.
18:59:01 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
18:59:02 INFO  : 'ps7_init' command is executed.
18:59:02 INFO  : 'ps7_post_config' command is executed.
18:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:02 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:02 INFO  : Memory regions updated for context APU
18:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:02 INFO  : 'con' command is executed.
18:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:02 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:22:36 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:22:38 INFO  : Disconnected from the channel tcfchan#20.
19:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:22:38 INFO  : 'jtag frequency' command is executed.
19:22:38 INFO  : Context for 'APU' is selected.
19:22:38 INFO  : System reset is completed.
19:22:41 INFO  : 'after 3000' command is executed.
19:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:22:43 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:22:43 INFO  : Context for 'APU' is selected.
19:22:43 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:22:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:43 INFO  : Context for 'APU' is selected.
19:22:43 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:22:43 INFO  : 'ps7_init' command is executed.
19:22:43 INFO  : 'ps7_post_config' command is executed.
19:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:43 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:43 INFO  : Memory regions updated for context APU
19:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:43 INFO  : 'con' command is executed.
19:22:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:22:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:42:53 INFO  : Hardware specification for platform project 'env1_cora' is updated.
19:43:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:43:19 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:43:19 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:43:19 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
19:43:19 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:43:25 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
19:43:51 INFO  : Disconnected from the channel tcfchan#21.
19:43:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:43:51 INFO  : 'jtag frequency' command is executed.
19:43:51 INFO  : Context for 'APU' is selected.
19:43:51 INFO  : System reset is completed.
19:43:54 INFO  : 'after 3000' command is executed.
19:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:43:56 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:43:56 INFO  : Context for 'APU' is selected.
19:43:56 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:43:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:56 INFO  : Context for 'APU' is selected.
19:43:56 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:43:56 INFO  : 'ps7_init' command is executed.
19:43:56 INFO  : 'ps7_post_config' command is executed.
19:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:57 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:57 INFO  : Memory regions updated for context APU
19:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:57 INFO  : 'con' command is executed.
19:43:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:57 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:54:56 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:55:11 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:55:14 INFO  : Disconnected from the channel tcfchan#24.
19:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:55:14 INFO  : 'jtag frequency' command is executed.
19:55:14 INFO  : Context for 'APU' is selected.
19:55:14 INFO  : System reset is completed.
19:55:17 INFO  : 'after 3000' command is executed.
19:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:55:19 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:55:19 INFO  : Context for 'APU' is selected.
19:55:19 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:55:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:19 INFO  : Context for 'APU' is selected.
19:55:19 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:55:19 INFO  : 'ps7_init' command is executed.
19:55:19 INFO  : 'ps7_post_config' command is executed.
19:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:19 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:19 INFO  : Memory regions updated for context APU
19:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:19 INFO  : 'con' command is executed.
19:55:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:55:19 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:56:28 INFO  : Disconnected from the channel tcfchan#25.
19:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:56:28 INFO  : 'jtag frequency' command is executed.
19:56:29 INFO  : Context for 'APU' is selected.
19:56:29 INFO  : System reset is completed.
19:56:32 INFO  : 'after 3000' command is executed.
19:56:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:56:33 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:56:33 INFO  : Context for 'APU' is selected.
19:56:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:33 INFO  : Context for 'APU' is selected.
19:56:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:56:33 INFO  : 'ps7_init' command is executed.
19:56:33 INFO  : 'ps7_post_config' command is executed.
19:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:34 INFO  : Memory regions updated for context APU
19:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:34 INFO  : 'con' command is executed.
19:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:56:34 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:59:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:59:46 INFO  : Disconnected from the channel tcfchan#26.
19:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:59:47 INFO  : 'jtag frequency' command is executed.
19:59:47 INFO  : Context for 'APU' is selected.
19:59:47 INFO  : System reset is completed.
19:59:50 INFO  : 'after 3000' command is executed.
19:59:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:59:51 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:59:51 INFO  : Context for 'APU' is selected.
19:59:51 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:59:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:51 INFO  : Context for 'APU' is selected.
19:59:51 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:59:51 INFO  : 'ps7_init' command is executed.
19:59:51 INFO  : 'ps7_post_config' command is executed.
19:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:52 INFO  : Memory regions updated for context APU
19:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : 'con' command is executed.
19:59:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:52 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:00:54 INFO  : Disconnected from the channel tcfchan#27.
20:00:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:00:54 INFO  : 'jtag frequency' command is executed.
20:00:54 INFO  : Context for 'APU' is selected.
20:00:55 INFO  : System reset is completed.
20:00:58 INFO  : 'after 3000' command is executed.
20:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:00:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:00:59 INFO  : Context for 'APU' is selected.
20:00:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:00:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:59 INFO  : Context for 'APU' is selected.
20:00:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:00:59 INFO  : 'ps7_init' command is executed.
20:00:59 INFO  : 'ps7_post_config' command is executed.
20:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:59 INFO  : Memory regions updated for context APU
20:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:00 INFO  : 'con' command is executed.
20:01:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:01:00 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:03:00 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:03:04 INFO  : Disconnected from the channel tcfchan#28.
20:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:03:04 INFO  : 'jtag frequency' command is executed.
20:03:04 INFO  : Context for 'APU' is selected.
20:03:04 INFO  : System reset is completed.
20:03:07 INFO  : 'after 3000' command is executed.
20:03:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:03:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:03:08 INFO  : Context for 'APU' is selected.
20:03:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:08 INFO  : Context for 'APU' is selected.
20:03:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:03:09 INFO  : 'ps7_init' command is executed.
20:03:09 INFO  : 'ps7_post_config' command is executed.
20:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:09 INFO  : Memory regions updated for context APU
20:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:09 INFO  : 'con' command is executed.
20:03:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:11:05 INFO  : Hardware specification for platform project 'env1_cora' is updated.
20:11:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:11:28 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:11:28 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
20:11:28 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
20:11:28 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:11:35 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
20:12:12 INFO  : Disconnected from the channel tcfchan#29.
20:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:12:13 INFO  : 'jtag frequency' command is executed.
20:12:13 INFO  : Context for 'APU' is selected.
20:12:13 INFO  : System reset is completed.
20:12:16 INFO  : 'after 3000' command is executed.
20:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:12:17 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:12:20 INFO  : Context for 'APU' is selected.
20:12:21 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:21 INFO  : Context for 'APU' is selected.
20:12:21 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:12:21 INFO  : 'ps7_init' command is executed.
20:12:21 INFO  : 'ps7_post_config' command is executed.
20:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:21 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:21 INFO  : Memory regions updated for context APU
20:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:22 INFO  : 'con' command is executed.
20:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:22 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:12:44 INFO  : Disconnected from the channel tcfchan#32.
20:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:12:44 INFO  : 'jtag frequency' command is executed.
20:12:44 INFO  : Context for 'APU' is selected.
20:12:44 INFO  : System reset is completed.
20:12:47 INFO  : 'after 3000' command is executed.
20:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:12:48 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:12:48 INFO  : Context for 'APU' is selected.
20:12:48 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:49 INFO  : Context for 'APU' is selected.
20:12:49 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:12:49 INFO  : 'ps7_init' command is executed.
20:12:49 INFO  : 'ps7_post_config' command is executed.
20:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:49 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:49 INFO  : Memory regions updated for context APU
20:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:49 INFO  : 'con' command is executed.
20:12:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:49 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:13:34 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:13:36 INFO  : Disconnected from the channel tcfchan#33.
20:13:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:13:36 INFO  : 'jtag frequency' command is executed.
20:13:36 INFO  : Context for 'APU' is selected.
20:13:36 INFO  : System reset is completed.
20:13:39 INFO  : 'after 3000' command is executed.
20:13:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:13:41 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:13:41 INFO  : Context for 'APU' is selected.
20:13:41 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:41 INFO  : Context for 'APU' is selected.
20:13:41 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:13:41 INFO  : 'ps7_init' command is executed.
20:13:41 INFO  : 'ps7_post_config' command is executed.
20:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:41 INFO  : Memory regions updated for context APU
20:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:41 INFO  : 'con' command is executed.
20:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:13:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:17:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:17:34 INFO  : Disconnected from the channel tcfchan#34.
20:17:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:17:35 INFO  : 'jtag frequency' command is executed.
20:17:35 INFO  : Context for 'APU' is selected.
20:17:35 INFO  : System reset is completed.
20:17:38 INFO  : 'after 3000' command is executed.
20:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:17:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:17:39 INFO  : Context for 'APU' is selected.
20:17:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:39 INFO  : Context for 'APU' is selected.
20:17:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:17:40 INFO  : 'ps7_init' command is executed.
20:17:40 INFO  : 'ps7_post_config' command is executed.
20:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:40 INFO  : Memory regions updated for context APU
20:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:40 INFO  : 'con' command is executed.
20:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:18:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:18:05 INFO  : Disconnected from the channel tcfchan#35.
20:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:18:05 INFO  : 'jtag frequency' command is executed.
20:18:05 INFO  : Context for 'APU' is selected.
20:18:05 INFO  : System reset is completed.
20:18:08 INFO  : 'after 3000' command is executed.
20:18:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:18:10 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:18:10 INFO  : Context for 'APU' is selected.
20:18:10 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:18:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:10 INFO  : Context for 'APU' is selected.
20:18:10 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:18:10 INFO  : 'ps7_init' command is executed.
20:18:10 INFO  : 'ps7_post_config' command is executed.
20:18:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:11 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:11 INFO  : Memory regions updated for context APU
20:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:11 INFO  : 'con' command is executed.
20:18:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:11 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:18:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:18:40 INFO  : Disconnected from the channel tcfchan#36.
20:18:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:18:40 INFO  : 'jtag frequency' command is executed.
20:18:40 INFO  : Context for 'APU' is selected.
20:18:40 INFO  : System reset is completed.
20:18:43 INFO  : 'after 3000' command is executed.
20:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:18:45 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:18:45 INFO  : Context for 'APU' is selected.
20:18:45 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:18:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:45 INFO  : Context for 'APU' is selected.
20:18:45 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:18:45 INFO  : 'ps7_init' command is executed.
20:18:45 INFO  : 'ps7_post_config' command is executed.
20:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:45 INFO  : Memory regions updated for context APU
20:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:45 INFO  : 'con' command is executed.
20:18:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:45 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:19:52 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:19:54 INFO  : Disconnected from the channel tcfchan#37.
20:19:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:19:54 INFO  : 'jtag frequency' command is executed.
20:19:54 INFO  : Context for 'APU' is selected.
20:19:55 INFO  : System reset is completed.
20:19:58 INFO  : 'after 3000' command is executed.
20:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:19:59 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:19:59 INFO  : Context for 'APU' is selected.
20:19:59 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:19:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:59 INFO  : Context for 'APU' is selected.
20:19:59 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:19:59 INFO  : 'ps7_init' command is executed.
20:19:59 INFO  : 'ps7_post_config' command is executed.
20:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:59 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:59 INFO  : Memory regions updated for context APU
20:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:59 INFO  : 'con' command is executed.
20:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:59 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:20:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:20:35 INFO  : Disconnected from the channel tcfchan#38.
20:20:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:20:35 INFO  : 'jtag frequency' command is executed.
20:20:35 INFO  : Context for 'APU' is selected.
20:20:35 INFO  : System reset is completed.
20:20:38 INFO  : 'after 3000' command is executed.
20:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:20:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:20:39 INFO  : Context for 'APU' is selected.
20:20:39 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:39 INFO  : Context for 'APU' is selected.
20:20:39 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:20:39 INFO  : 'ps7_init' command is executed.
20:20:39 INFO  : 'ps7_post_config' command is executed.
20:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:40 INFO  : Memory regions updated for context APU
20:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:40 INFO  : 'con' command is executed.
20:20:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:40 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:21:25 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:21:27 INFO  : Disconnected from the channel tcfchan#39.
20:21:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:21:27 INFO  : 'jtag frequency' command is executed.
20:21:27 INFO  : Context for 'APU' is selected.
20:21:27 INFO  : System reset is completed.
20:21:30 INFO  : 'after 3000' command is executed.
20:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:21:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:21:32 INFO  : Context for 'APU' is selected.
20:21:32 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:21:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:32 INFO  : Context for 'APU' is selected.
20:21:32 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:21:32 INFO  : 'ps7_init' command is executed.
20:21:32 INFO  : 'ps7_post_config' command is executed.
20:21:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:32 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:32 INFO  : Memory regions updated for context APU
20:21:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:32 INFO  : 'con' command is executed.
20:21:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:21:32 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:21:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:21:50 INFO  : Disconnected from the channel tcfchan#40.
20:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:21:50 INFO  : 'jtag frequency' command is executed.
20:21:50 INFO  : Context for 'APU' is selected.
20:21:50 INFO  : System reset is completed.
20:21:53 INFO  : 'after 3000' command is executed.
20:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:21:54 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:21:54 INFO  : Context for 'APU' is selected.
20:21:54 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:54 INFO  : Context for 'APU' is selected.
20:21:54 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:21:55 INFO  : 'ps7_init' command is executed.
20:21:55 INFO  : 'ps7_post_config' command is executed.
20:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:55 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:55 INFO  : Memory regions updated for context APU
20:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:55 INFO  : 'con' command is executed.
20:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:21:55 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:23:28 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:23:30 INFO  : Disconnected from the channel tcfchan#41.
20:23:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:23:31 INFO  : 'jtag frequency' command is executed.
20:23:31 INFO  : Context for 'APU' is selected.
20:23:31 INFO  : System reset is completed.
20:23:34 INFO  : 'after 3000' command is executed.
20:23:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:23:35 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:23:35 INFO  : Context for 'APU' is selected.
20:23:35 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:23:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:35 INFO  : Context for 'APU' is selected.
20:23:35 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:23:35 INFO  : 'ps7_init' command is executed.
20:23:35 INFO  : 'ps7_post_config' command is executed.
20:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:36 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:36 INFO  : Memory regions updated for context APU
20:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:36 INFO  : 'con' command is executed.
20:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:36 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:26:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:28:08 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:28:10 INFO  : Disconnected from the channel tcfchan#42.
20:28:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:28:10 INFO  : 'jtag frequency' command is executed.
20:28:10 INFO  : Context for 'APU' is selected.
20:28:10 INFO  : System reset is completed.
20:28:13 INFO  : 'after 3000' command is executed.
20:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:28:14 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:28:14 INFO  : Context for 'APU' is selected.
20:28:14 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:28:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:14 INFO  : Context for 'APU' is selected.
20:28:14 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:28:15 INFO  : 'ps7_init' command is executed.
20:28:15 INFO  : 'ps7_post_config' command is executed.
20:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:15 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:15 INFO  : Memory regions updated for context APU
20:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:15 INFO  : 'con' command is executed.
20:28:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:28:15 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:40:27 INFO  : Hardware specification for platform project 'env1_cora' is updated.
20:40:42 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
20:40:47 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:40:47 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
20:40:47 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
20:40:47 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:40:54 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
20:41:03 INFO  : Disconnected from the channel tcfchan#43.
20:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:41:03 INFO  : 'jtag frequency' command is executed.
20:41:03 INFO  : Context for 'APU' is selected.
20:41:03 INFO  : System reset is completed.
20:41:06 INFO  : 'after 3000' command is executed.
20:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:41:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:41:08 INFO  : Context for 'APU' is selected.
20:41:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:41:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:08 INFO  : Context for 'APU' is selected.
20:41:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:41:08 INFO  : 'ps7_init' command is executed.
20:41:08 INFO  : 'ps7_post_config' command is executed.
20:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:08 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:08 INFO  : Memory regions updated for context APU
20:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:08 INFO  : 'con' command is executed.
20:41:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:41:08 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:41:59 INFO  : Disconnected from the channel tcfchan#46.
20:41:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:41:59 INFO  : 'jtag frequency' command is executed.
20:41:59 INFO  : Context for 'APU' is selected.
20:41:59 INFO  : System reset is completed.
20:42:02 INFO  : 'after 3000' command is executed.
20:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:42:03 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:42:04 INFO  : Context for 'APU' is selected.
20:42:04 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:42:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:04 INFO  : Context for 'APU' is selected.
20:42:04 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:42:04 INFO  : 'ps7_init' command is executed.
20:42:04 INFO  : 'ps7_post_config' command is executed.
20:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:04 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:04 INFO  : Memory regions updated for context APU
20:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:04 INFO  : 'con' command is executed.
20:42:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:04 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
20:43:08 INFO  : Disconnected from the channel tcfchan#47.
20:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
20:43:09 INFO  : 'jtag frequency' command is executed.
20:43:09 INFO  : Context for 'APU' is selected.
20:43:09 INFO  : System reset is completed.
20:43:12 INFO  : 'after 3000' command is executed.
20:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
20:43:13 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
20:43:13 INFO  : Context for 'APU' is selected.
20:43:13 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
20:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:13 INFO  : Context for 'APU' is selected.
20:43:13 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
20:43:13 INFO  : 'ps7_init' command is executed.
20:43:13 INFO  : 'ps7_post_config' command is executed.
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:14 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:14 INFO  : Memory regions updated for context APU
20:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:14 INFO  : 'con' command is executed.
20:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:43:14 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:06:04 INFO  : Hardware specification for platform project 'env1_cora' is updated.
10:06:21 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:06:27 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:06:27 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
10:06:27 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
10:06:27 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:06:33 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
10:08:32 INFO  : Disconnected from the channel tcfchan#48.
10:08:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:08:33 INFO  : 'jtag frequency' command is executed.
10:08:33 INFO  : Context for 'APU' is selected.
10:08:33 INFO  : System reset is completed.
10:08:36 INFO  : 'after 3000' command is executed.
10:08:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:08:37 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:08:37 INFO  : Context for 'APU' is selected.
10:08:37 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:08:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:37 INFO  : Context for 'APU' is selected.
10:08:37 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:08:38 INFO  : 'ps7_init' command is executed.
10:08:38 INFO  : 'ps7_post_config' command is executed.
10:08:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:38 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:38 INFO  : Memory regions updated for context APU
10:08:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:38 INFO  : 'con' command is executed.
10:08:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:38 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:53:18 INFO  : Disconnected from the channel tcfchan#51.
19:17:08 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
19:17:12 INFO  : XSCT server has started successfully.
19:17:12 INFO  : plnx-install-location is set to ''
19:17:12 INFO  : Successfully done setting XSCT server connection channel  
19:17:12 INFO  : Successfully done setting workspace for the tool. 
19:17:20 INFO  : Registering command handlers for Vitis TCF services
19:17:33 INFO  : Successfully done query RDI_DATADIR 
19:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:17:39 INFO  : 'jtag frequency' command is executed.
19:17:39 INFO  : Context for 'APU' is selected.
19:17:39 INFO  : System reset is completed.
19:17:42 INFO  : 'after 3000' command is executed.
19:17:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:17:44 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:17:44 INFO  : Context for 'APU' is selected.
19:17:44 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:17:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:44 INFO  : Context for 'APU' is selected.
19:17:44 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:17:45 INFO  : 'ps7_init' command is executed.
19:17:45 INFO  : 'ps7_post_config' command is executed.
19:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:45 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:45 INFO  : Memory regions updated for context APU
19:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:45 INFO  : 'con' command is executed.
19:17:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:46 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:19:22 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:19:31 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:19:34 INFO  : Disconnected from the channel tcfchan#1.
19:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:19:35 INFO  : 'jtag frequency' command is executed.
19:19:35 INFO  : Context for 'APU' is selected.
19:19:35 INFO  : System reset is completed.
19:19:38 INFO  : 'after 3000' command is executed.
19:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:19:39 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:19:39 INFO  : Context for 'APU' is selected.
19:19:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:19:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:40 INFO  : Context for 'APU' is selected.
19:19:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:19:41 INFO  : 'ps7_init' command is executed.
19:19:41 INFO  : 'ps7_post_config' command is executed.
19:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:41 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:41 INFO  : Memory regions updated for context APU
19:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:41 INFO  : 'con' command is executed.
19:19:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:19:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:35:55 INFO  : Hardware specification for platform project 'env1_cora' is updated.
19:37:37 INFO  : Hardware specification for platform project 'env1_cora' is updated.
19:37:57 INFO  : Hardware specification for platform project 'env1_cora' is updated.
19:38:10 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:38:13 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:38:13 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
19:38:13 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
19:38:13 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:38:17 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
19:38:37 INFO  : Disconnected from the channel tcfchan#2.
19:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:38:37 INFO  : 'jtag frequency' command is executed.
19:38:37 INFO  : Context for 'APU' is selected.
19:38:37 INFO  : System reset is completed.
19:38:40 INFO  : 'after 3000' command is executed.
19:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:38:42 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:38:42 INFO  : Context for 'APU' is selected.
19:38:42 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:42 INFO  : Context for 'APU' is selected.
19:38:42 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:38:42 INFO  : 'ps7_init' command is executed.
19:38:42 INFO  : 'ps7_post_config' command is executed.
19:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:42 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:43 INFO  : Memory regions updated for context APU
19:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:43 INFO  : 'con' command is executed.
19:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:38:43 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:38:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
19:39:01 INFO  : Disconnected from the channel tcfchan#5.
19:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
19:39:01 INFO  : 'jtag frequency' command is executed.
19:39:01 INFO  : Context for 'APU' is selected.
19:39:01 INFO  : System reset is completed.
19:39:04 INFO  : 'after 3000' command is executed.
19:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
19:39:05 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
19:39:05 INFO  : Context for 'APU' is selected.
19:39:05 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
19:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:05 INFO  : Context for 'APU' is selected.
19:39:05 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
19:39:06 INFO  : 'ps7_init' command is executed.
19:39:06 INFO  : 'ps7_post_config' command is executed.
19:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:06 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:06 INFO  : Memory regions updated for context APU
19:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:06 INFO  : 'con' command is executed.
19:39:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:39:06 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
19:40:44 INFO  : Disconnected from the channel tcfchan#6.
08:55:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
08:56:04 INFO  : XSCT server has started successfully.
08:56:04 INFO  : Successfully done setting XSCT server connection channel  
08:56:04 INFO  : plnx-install-location is set to ''
08:56:04 INFO  : Successfully done setting workspace for the tool. 
08:56:13 INFO  : Registering command handlers for Vitis TCF services
08:56:25 INFO  : Successfully done query RDI_DATADIR 
09:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:01:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:01:28 INFO  : 'jtag frequency' command is executed.
09:01:28 INFO  : Context for 'APU' is selected.
09:01:28 INFO  : System reset is completed.
09:01:31 INFO  : 'after 3000' command is executed.
09:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:01:32 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:01:32 INFO  : Context for 'APU' is selected.
09:01:33 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:01:33 INFO  : Context for 'APU' is selected.
09:01:33 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:01:33 INFO  : 'ps7_init' command is executed.
09:01:33 INFO  : 'ps7_post_config' command is executed.
09:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:33 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
09:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:01:33 INFO  : Memory regions updated for context APU
09:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:33 INFO  : 'con' command is executed.
09:01:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:01:33 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
09:29:25 INFO  : Hardware specification for platform project 'env1_cora' is updated.
09:29:50 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:29:58 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:29:58 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
09:29:58 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
09:29:58 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
09:30:03 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
09:30:30 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
09:30:34 INFO  : Disconnected from the channel tcfchan#1.
09:30:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
09:30:35 INFO  : 'jtag frequency' command is executed.
09:30:35 INFO  : Context for 'APU' is selected.
09:30:35 INFO  : System reset is completed.
09:30:38 INFO  : 'after 3000' command is executed.
09:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
09:30:40 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
09:30:40 INFO  : Context for 'APU' is selected.
09:30:40 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
09:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:40 INFO  : Context for 'APU' is selected.
09:30:40 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
09:30:40 INFO  : 'ps7_init' command is executed.
09:30:40 INFO  : 'ps7_post_config' command is executed.
09:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:40 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:41 INFO  : Memory regions updated for context APU
09:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:41 INFO  : 'con' command is executed.
09:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:41 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:00:45 INFO  : Hardware specification for platform project 'env1_cora' is updated.
10:00:58 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:01:03 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:01:03 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
10:01:03 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
10:01:03 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:01:09 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
10:01:47 INFO  : Disconnected from the channel tcfchan#4.
10:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:01:47 INFO  : 'jtag frequency' command is executed.
10:01:47 INFO  : Context for 'APU' is selected.
10:01:47 INFO  : System reset is completed.
10:01:50 INFO  : 'after 3000' command is executed.
10:01:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:01:52 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:01:52 INFO  : Context for 'APU' is selected.
10:01:52 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:52 INFO  : Context for 'APU' is selected.
10:01:52 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:01:52 INFO  : 'ps7_init' command is executed.
10:01:52 INFO  : 'ps7_post_config' command is executed.
10:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:52 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:53 INFO  : Memory regions updated for context APU
10:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:53 INFO  : 'con' command is executed.
10:01:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:01:53 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:02:01 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:02:04 INFO  : Disconnected from the channel tcfchan#7.
10:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:02:04 INFO  : 'jtag frequency' command is executed.
10:02:04 INFO  : Context for 'APU' is selected.
10:02:04 INFO  : System reset is completed.
10:02:07 INFO  : 'after 3000' command is executed.
10:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:02:08 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:02:08 INFO  : Context for 'APU' is selected.
10:02:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:02:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:08 INFO  : Context for 'APU' is selected.
10:02:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:02:08 INFO  : 'ps7_init' command is executed.
10:02:08 INFO  : 'ps7_post_config' command is executed.
10:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:09 INFO  : Memory regions updated for context APU
10:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:09 INFO  : 'con' command is executed.
10:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:02:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:21:39 INFO  : Hardware specification for platform project 'env1_cora' is updated.
10:22:02 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:22:11 INFO  : The hardware specfication used by project 'test_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:22:11 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit' stored in project is removed.
10:22:11 INFO  : The updated bitstream files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream' in project 'test_1'.
10:22:11 INFO  : The file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:22:19 INFO  : The updated ps init files are copied from platform to folder '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit' in project 'test_1'.
10:22:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1'...
10:22:55 INFO  : Disconnected from the channel tcfchan#8.
10:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AD79CAA' is selected.
10:22:55 INFO  : 'jtag frequency' command is executed.
10:22:55 INFO  : Context for 'APU' is selected.
10:22:55 INFO  : System reset is completed.
10:22:58 INFO  : 'after 3000' command is executed.
10:22:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1' command is executed.
10:23:00 INFO  : FPGA configured successfully with bitstream "/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit"
10:23:08 INFO  : Context for 'APU' is selected.
10:23:08 INFO  : Hardware design information is loaded from '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa'.
10:23:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:23:08 INFO  : Context for 'APU' is selected.
10:23:08 INFO  : Sourcing of '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl' is done.
10:23:09 INFO  : 'ps7_init' command is executed.
10:23:09 INFO  : 'ps7_post_config' command is executed.
10:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:09 INFO  : The application '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:23:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AD79CAA" && level==0} -index 1
fpga -file /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/bitstream/env_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/env1_cora/export/env1_cora/hw/env_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/test_1/Debug/test_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:23:09 INFO  : Memory regions updated for context APU
10:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:09 INFO  : 'con' command is executed.
10:23:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:23:09 INFO  : Launch script is exported to file '/home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/.sdk/launch_scripts/single_application_debug/systemdebugger_test1_standalone.tcl'
10:31:37 INFO  : Disconnected from the channel tcfchan#12.
09:18:13 INFO  : Launching XSCT server: xsct -n  -interactive /home/gerard/Documents/TFG/ZynqDmaAnalysis/SW/env1_cora/temp_xsdb_launch_script.tcl
09:18:23 INFO  : XSCT server has started successfully.
09:18:24 INFO  : Successfully done setting XSCT server connection channel  
09:18:24 INFO  : plnx-install-location is set to ''
09:18:24 INFO  : Successfully done setting workspace for the tool. 
09:18:26 INFO  : Registering command handlers for Vitis TCF services
09:18:32 INFO  : Successfully done query RDI_DATADIR 
