-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
-- Date        : Mon Nov 10 14:12:56 2025
-- Host        : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
-- Command     : write_vhdl -force -mode synth_stub -rename_top Design_2_block_interleaver_0_0 -prefix
--               Design_2_block_interleaver_0_0_ Design_2_block_interleaver_0_0_stub.vhdl
-- Design      : Design_2_block_interleaver_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xczu28dr-ffvg1517-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Design_2_block_interleaver_0_0 is
  Port ( 
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data_in_ready : in STD_LOGIC;
    data_in_last : in STD_LOGIC;
    end_of_frame : in STD_LOGIC;
    write_en : in STD_LOGIC;
    code_rate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out_ready : out STD_LOGIC;
    last_frame : out STD_LOGIC;
    read_valid : out STD_LOGIC
  );

end Design_2_block_interleaver_0_0;

architecture stub of Design_2_block_interleaver_0_0 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "clk,rst,data_in[31:0],data_in_ready,data_in_last,end_of_frame,write_en,code_rate[1:0],data_out[31:0],data_out_ready,last_frame,read_valid";
attribute x_core_info : string;
attribute x_core_info of stub : architecture is "block_interleaver,Vivado 2021.2";
begin
end;
