/*
 * Generated by Bluespec Compiler (build e4c11968)
 * 
 * On Wed Sep  4 18:43:50 PDT 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkDRAM_Kernel.h"


/* String declarations */
static std::string const __str_literal_2("\tACT: %d, %x", 12u);
static std::string const __str_literal_3("\tPRE: %d, %x", 12u);
static std::string const __str_literal_4("\tRD: %d, %x", 11u);
static std::string const __str_literal_6("\tSet to read from bank: %d", 26u);
static std::string const __str_literal_7("\tSet to write to bank: %d", 25u);
static std::string const __str_literal_5("\tWR: %d, %x", 11u);
static std::string const __str_literal_1("Decoding: %d, %x, %x", 20u);


/* Constructor */
MOD_mkDRAM_Kernel::MOD_mkDRAM_Kernel(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_bank_to_read(simHdl, "bank_to_read", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_bank_to_write(simHdl, "bank_to_write", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_controlQ(simHdl, "controlQ", this, 23u, 2u, (tUInt8)1u, 0u),
    INST_dataInQ(simHdl, "dataInQ", this, 4u, 2u, (tUInt8)1u, 0u),
    INST_dataOutQ(simHdl, "dataOutQ", this, 4u, 2u, (tUInt8)1u, 0u),
    INST_dram_bank_read_burst_counter(simHdl,
				      "dram_bank_read_burst_counter",
				      this,
				      8u,
				      (tUInt8)0u,
				      (tUInt8)0u),
    INST_dram_bank_read_queue(simHdl, "dram_bank_read_queue", this, 4u, 4u, (tUInt8)1u, 0u),
    INST_dram_bank_write_burst_counter(simHdl,
				       "dram_bank_write_burst_counter",
				       this,
				       8u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_dram_bank_write_queue(simHdl, "dram_bank_write_queue", this, 4u, 4u, (tUInt8)1u, 0u),
    INST_dram_banks_0(simHdl, "dram_banks_0", this),
    INST_dram_banks_1(simHdl, "dram_banks_1", this),
    INST_dram_banks_10(simHdl, "dram_banks_10", this),
    INST_dram_banks_11(simHdl, "dram_banks_11", this),
    INST_dram_banks_12(simHdl, "dram_banks_12", this),
    INST_dram_banks_13(simHdl, "dram_banks_13", this),
    INST_dram_banks_14(simHdl, "dram_banks_14", this),
    INST_dram_banks_15(simHdl, "dram_banks_15", this),
    INST_dram_banks_2(simHdl, "dram_banks_2", this),
    INST_dram_banks_3(simHdl, "dram_banks_3", this),
    INST_dram_banks_4(simHdl, "dram_banks_4", this),
    INST_dram_banks_5(simHdl, "dram_banks_5", this),
    INST_dram_banks_6(simHdl, "dram_banks_6", this),
    INST_dram_banks_7(simHdl, "dram_banks_7", this),
    INST_dram_banks_8(simHdl, "dram_banks_8", this),
    INST_dram_banks_9(simHdl, "dram_banks_9", this),
    INST_dram_banks_addrQ_0(simHdl, "dram_banks_addrQ_0", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_1(simHdl, "dram_banks_addrQ_1", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_10(simHdl, "dram_banks_addrQ_10", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_11(simHdl, "dram_banks_addrQ_11", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_12(simHdl, "dram_banks_addrQ_12", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_13(simHdl, "dram_banks_addrQ_13", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_14(simHdl, "dram_banks_addrQ_14", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_15(simHdl, "dram_banks_addrQ_15", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_2(simHdl, "dram_banks_addrQ_2", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_3(simHdl, "dram_banks_addrQ_3", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_4(simHdl, "dram_banks_addrQ_4", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_5(simHdl, "dram_banks_addrQ_5", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_6(simHdl, "dram_banks_addrQ_6", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_7(simHdl, "dram_banks_addrQ_7", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_8(simHdl, "dram_banks_addrQ_8", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_addrQ_9(simHdl, "dram_banks_addrQ_9", this, 14u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_0(simHdl, "dram_banks_cmdQ_0", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_1(simHdl, "dram_banks_cmdQ_1", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_10(simHdl, "dram_banks_cmdQ_10", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_11(simHdl, "dram_banks_cmdQ_11", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_12(simHdl, "dram_banks_cmdQ_12", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_13(simHdl, "dram_banks_cmdQ_13", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_14(simHdl, "dram_banks_cmdQ_14", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_15(simHdl, "dram_banks_cmdQ_15", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_2(simHdl, "dram_banks_cmdQ_2", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_3(simHdl, "dram_banks_cmdQ_3", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_4(simHdl, "dram_banks_cmdQ_4", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_5(simHdl, "dram_banks_cmdQ_5", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_6(simHdl, "dram_banks_cmdQ_6", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_7(simHdl, "dram_banks_cmdQ_7", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_8(simHdl, "dram_banks_cmdQ_8", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_cmdQ_9(simHdl, "dram_banks_cmdQ_9", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_dram_banks_stall_cnt_0(simHdl, "dram_banks_stall_cnt_0", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_1(simHdl, "dram_banks_stall_cnt_1", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_10(simHdl, "dram_banks_stall_cnt_10", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_11(simHdl, "dram_banks_stall_cnt_11", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_12(simHdl, "dram_banks_stall_cnt_12", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_13(simHdl, "dram_banks_stall_cnt_13", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_14(simHdl, "dram_banks_stall_cnt_14", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_15(simHdl, "dram_banks_stall_cnt_15", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_2(simHdl, "dram_banks_stall_cnt_2", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_3(simHdl, "dram_banks_stall_cnt_3", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_4(simHdl, "dram_banks_stall_cnt_4", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_5(simHdl, "dram_banks_stall_cnt_5", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_6(simHdl, "dram_banks_stall_cnt_6", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_7(simHdl, "dram_banks_stall_cnt_7", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_8(simHdl, "dram_banks_stall_cnt_8", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_dram_banks_stall_cnt_9(simHdl, "dram_banks_stall_cnt_9", this, 8u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 101u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkDRAM_Kernel::init_symbols_0()
{
  init_symbol(&symbols[0u], "_read__h6271", SYM_DEF, &DEF__read__h6271, 8u);
  init_symbol(&symbols[1u], "_read__h6302", SYM_DEF, &DEF__read__h6302, 8u);
  init_symbol(&symbols[2u], "_read__h6333", SYM_DEF, &DEF__read__h6333, 8u);
  init_symbol(&symbols[3u], "_read__h6364", SYM_DEF, &DEF__read__h6364, 8u);
  init_symbol(&symbols[4u], "_read__h6395", SYM_DEF, &DEF__read__h6395, 8u);
  init_symbol(&symbols[5u], "_read__h6426", SYM_DEF, &DEF__read__h6426, 8u);
  init_symbol(&symbols[6u], "_read__h6457", SYM_DEF, &DEF__read__h6457, 8u);
  init_symbol(&symbols[7u], "_read__h6488", SYM_DEF, &DEF__read__h6488, 8u);
  init_symbol(&symbols[8u], "_read__h6519", SYM_DEF, &DEF__read__h6519, 8u);
  init_symbol(&symbols[9u], "_read__h6550", SYM_DEF, &DEF__read__h6550, 8u);
  init_symbol(&symbols[10u], "_read__h6581", SYM_DEF, &DEF__read__h6581, 8u);
  init_symbol(&symbols[11u], "_read__h6612", SYM_DEF, &DEF__read__h6612, 8u);
  init_symbol(&symbols[12u], "_read__h6643", SYM_DEF, &DEF__read__h6643, 8u);
  init_symbol(&symbols[13u], "_read__h6674", SYM_DEF, &DEF__read__h6674, 8u);
  init_symbol(&symbols[14u], "_read__h6705", SYM_DEF, &DEF__read__h6705, 8u);
  init_symbol(&symbols[15u], "_read__h6736", SYM_DEF, &DEF__read__h6736, 8u);
  init_symbol(&symbols[16u], "bank_to_read", SYM_MODULE, &INST_bank_to_read);
  init_symbol(&symbols[17u], "bank_to_write", SYM_MODULE, &INST_bank_to_write);
  init_symbol(&symbols[18u], "bankidx__h6812", SYM_DEF, &DEF_bankidx__h6812, 4u);
  init_symbol(&symbols[19u], "cmd__h6813", SYM_DEF, &DEF_cmd__h6813, 5u);
  init_symbol(&symbols[20u], "controlQ", SYM_MODULE, &INST_controlQ);
  init_symbol(&symbols[21u], "dataInQ", SYM_MODULE, &INST_dataInQ);
  init_symbol(&symbols[22u], "dataOutQ", SYM_MODULE, &INST_dataOutQ);
  init_symbol(&symbols[23u],
	      "dram_bank_read_burst_counter",
	      SYM_MODULE,
	      &INST_dram_bank_read_burst_counter);
  init_symbol(&symbols[24u], "dram_bank_read_queue", SYM_MODULE, &INST_dram_bank_read_queue);
  init_symbol(&symbols[25u],
	      "dram_bank_write_burst_counter",
	      SYM_MODULE,
	      &INST_dram_bank_write_burst_counter);
  init_symbol(&symbols[26u], "dram_bank_write_queue", SYM_MODULE, &INST_dram_bank_write_queue);
  init_symbol(&symbols[27u], "dram_banks_0", SYM_MODULE, &INST_dram_banks_0);
  init_symbol(&symbols[28u], "dram_banks_1", SYM_MODULE, &INST_dram_banks_1);
  init_symbol(&symbols[29u], "dram_banks_10", SYM_MODULE, &INST_dram_banks_10);
  init_symbol(&symbols[30u], "dram_banks_11", SYM_MODULE, &INST_dram_banks_11);
  init_symbol(&symbols[31u], "dram_banks_12", SYM_MODULE, &INST_dram_banks_12);
  init_symbol(&symbols[32u], "dram_banks_13", SYM_MODULE, &INST_dram_banks_13);
  init_symbol(&symbols[33u], "dram_banks_14", SYM_MODULE, &INST_dram_banks_14);
  init_symbol(&symbols[34u], "dram_banks_15", SYM_MODULE, &INST_dram_banks_15);
  init_symbol(&symbols[35u], "dram_banks_2", SYM_MODULE, &INST_dram_banks_2);
  init_symbol(&symbols[36u], "dram_banks_3", SYM_MODULE, &INST_dram_banks_3);
  init_symbol(&symbols[37u], "dram_banks_4", SYM_MODULE, &INST_dram_banks_4);
  init_symbol(&symbols[38u], "dram_banks_5", SYM_MODULE, &INST_dram_banks_5);
  init_symbol(&symbols[39u], "dram_banks_6", SYM_MODULE, &INST_dram_banks_6);
  init_symbol(&symbols[40u], "dram_banks_7", SYM_MODULE, &INST_dram_banks_7);
  init_symbol(&symbols[41u], "dram_banks_8", SYM_MODULE, &INST_dram_banks_8);
  init_symbol(&symbols[42u], "dram_banks_9", SYM_MODULE, &INST_dram_banks_9);
  init_symbol(&symbols[43u], "dram_banks_addrQ_0", SYM_MODULE, &INST_dram_banks_addrQ_0);
  init_symbol(&symbols[44u], "dram_banks_addrQ_1", SYM_MODULE, &INST_dram_banks_addrQ_1);
  init_symbol(&symbols[45u], "dram_banks_addrQ_10", SYM_MODULE, &INST_dram_banks_addrQ_10);
  init_symbol(&symbols[46u], "dram_banks_addrQ_11", SYM_MODULE, &INST_dram_banks_addrQ_11);
  init_symbol(&symbols[47u], "dram_banks_addrQ_12", SYM_MODULE, &INST_dram_banks_addrQ_12);
  init_symbol(&symbols[48u], "dram_banks_addrQ_13", SYM_MODULE, &INST_dram_banks_addrQ_13);
  init_symbol(&symbols[49u], "dram_banks_addrQ_14", SYM_MODULE, &INST_dram_banks_addrQ_14);
  init_symbol(&symbols[50u], "dram_banks_addrQ_15", SYM_MODULE, &INST_dram_banks_addrQ_15);
  init_symbol(&symbols[51u], "dram_banks_addrQ_2", SYM_MODULE, &INST_dram_banks_addrQ_2);
  init_symbol(&symbols[52u], "dram_banks_addrQ_3", SYM_MODULE, &INST_dram_banks_addrQ_3);
  init_symbol(&symbols[53u], "dram_banks_addrQ_4", SYM_MODULE, &INST_dram_banks_addrQ_4);
  init_symbol(&symbols[54u], "dram_banks_addrQ_5", SYM_MODULE, &INST_dram_banks_addrQ_5);
  init_symbol(&symbols[55u], "dram_banks_addrQ_6", SYM_MODULE, &INST_dram_banks_addrQ_6);
  init_symbol(&symbols[56u], "dram_banks_addrQ_7", SYM_MODULE, &INST_dram_banks_addrQ_7);
  init_symbol(&symbols[57u], "dram_banks_addrQ_8", SYM_MODULE, &INST_dram_banks_addrQ_8);
  init_symbol(&symbols[58u], "dram_banks_addrQ_9", SYM_MODULE, &INST_dram_banks_addrQ_9);
  init_symbol(&symbols[59u], "dram_banks_cmdQ_0", SYM_MODULE, &INST_dram_banks_cmdQ_0);
  init_symbol(&symbols[60u], "dram_banks_cmdQ_1", SYM_MODULE, &INST_dram_banks_cmdQ_1);
  init_symbol(&symbols[61u], "dram_banks_cmdQ_10", SYM_MODULE, &INST_dram_banks_cmdQ_10);
  init_symbol(&symbols[62u], "dram_banks_cmdQ_11", SYM_MODULE, &INST_dram_banks_cmdQ_11);
  init_symbol(&symbols[63u], "dram_banks_cmdQ_12", SYM_MODULE, &INST_dram_banks_cmdQ_12);
  init_symbol(&symbols[64u], "dram_banks_cmdQ_13", SYM_MODULE, &INST_dram_banks_cmdQ_13);
  init_symbol(&symbols[65u], "dram_banks_cmdQ_14", SYM_MODULE, &INST_dram_banks_cmdQ_14);
  init_symbol(&symbols[66u], "dram_banks_cmdQ_15", SYM_MODULE, &INST_dram_banks_cmdQ_15);
  init_symbol(&symbols[67u], "dram_banks_cmdQ_2", SYM_MODULE, &INST_dram_banks_cmdQ_2);
  init_symbol(&symbols[68u], "dram_banks_cmdQ_3", SYM_MODULE, &INST_dram_banks_cmdQ_3);
  init_symbol(&symbols[69u], "dram_banks_cmdQ_4", SYM_MODULE, &INST_dram_banks_cmdQ_4);
  init_symbol(&symbols[70u], "dram_banks_cmdQ_5", SYM_MODULE, &INST_dram_banks_cmdQ_5);
  init_symbol(&symbols[71u], "dram_banks_cmdQ_6", SYM_MODULE, &INST_dram_banks_cmdQ_6);
  init_symbol(&symbols[72u], "dram_banks_cmdQ_7", SYM_MODULE, &INST_dram_banks_cmdQ_7);
  init_symbol(&symbols[73u], "dram_banks_cmdQ_8", SYM_MODULE, &INST_dram_banks_cmdQ_8);
  init_symbol(&symbols[74u], "dram_banks_cmdQ_9", SYM_MODULE, &INST_dram_banks_cmdQ_9);
  init_symbol(&symbols[75u], "dram_banks_stall_cnt_0", SYM_MODULE, &INST_dram_banks_stall_cnt_0);
  init_symbol(&symbols[76u], "dram_banks_stall_cnt_1", SYM_MODULE, &INST_dram_banks_stall_cnt_1);
  init_symbol(&symbols[77u], "dram_banks_stall_cnt_10", SYM_MODULE, &INST_dram_banks_stall_cnt_10);
  init_symbol(&symbols[78u], "dram_banks_stall_cnt_11", SYM_MODULE, &INST_dram_banks_stall_cnt_11);
  init_symbol(&symbols[79u], "dram_banks_stall_cnt_12", SYM_MODULE, &INST_dram_banks_stall_cnt_12);
  init_symbol(&symbols[80u], "dram_banks_stall_cnt_13", SYM_MODULE, &INST_dram_banks_stall_cnt_13);
  init_symbol(&symbols[81u], "dram_banks_stall_cnt_14", SYM_MODULE, &INST_dram_banks_stall_cnt_14);
  init_symbol(&symbols[82u], "dram_banks_stall_cnt_15", SYM_MODULE, &INST_dram_banks_stall_cnt_15);
  init_symbol(&symbols[83u], "dram_banks_stall_cnt_2", SYM_MODULE, &INST_dram_banks_stall_cnt_2);
  init_symbol(&symbols[84u], "dram_banks_stall_cnt_3", SYM_MODULE, &INST_dram_banks_stall_cnt_3);
  init_symbol(&symbols[85u], "dram_banks_stall_cnt_4", SYM_MODULE, &INST_dram_banks_stall_cnt_4);
  init_symbol(&symbols[86u], "dram_banks_stall_cnt_5", SYM_MODULE, &INST_dram_banks_stall_cnt_5);
  init_symbol(&symbols[87u], "dram_banks_stall_cnt_6", SYM_MODULE, &INST_dram_banks_stall_cnt_6);
  init_symbol(&symbols[88u], "dram_banks_stall_cnt_7", SYM_MODULE, &INST_dram_banks_stall_cnt_7);
  init_symbol(&symbols[89u], "dram_banks_stall_cnt_8", SYM_MODULE, &INST_dram_banks_stall_cnt_8);
  init_symbol(&symbols[90u], "dram_banks_stall_cnt_9", SYM_MODULE, &INST_dram_banks_stall_cnt_9);
  init_symbol(&symbols[91u], "RL_decode", SYM_RULE);
  init_symbol(&symbols[92u], "RL_readDataFromBank", SYM_RULE);
  init_symbol(&symbols[93u], "RL_setBankToRead", SYM_RULE);
  init_symbol(&symbols[94u], "RL_setBankToWrite", SYM_RULE);
  init_symbol(&symbols[95u], "RL_writeDataToBank", SYM_RULE);
  init_symbol(&symbols[96u], "x__h10273", SYM_DEF, &DEF_x__h10273, 8u);
  init_symbol(&symbols[97u], "x__h10434", SYM_DEF, &DEF_x__h10434, 4u);
  init_symbol(&symbols[98u], "x__h10672", SYM_DEF, &DEF_x__h10672, 8u);
  init_symbol(&symbols[99u], "x__h7523", SYM_DEF, &DEF_x__h7523, 8u);
  init_symbol(&symbols[100u], "x__h9999", SYM_DEF, &DEF_x__h9999, 4u);
}


/* Rule actions */

void MOD_mkDRAM_Kernel::RL_decode()
{
  tUInt8 DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  tUInt8 DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  tUInt8 DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  tUInt8 DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  tUInt8 DEF_NOT_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0_5___d94;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0___d62;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1___d64;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2___d66;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3___d68;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4___d70;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5___d72;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6___d74;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7___d76;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8___d78;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9___d80;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10___d82;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11___d84;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12___d86;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13___d88;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14___d90;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15___d92;
  tUInt8 DEF_x__h7423;
  tUInt8 DEF__dfoo1;
  tUInt8 DEF__dfoo2;
  tUInt8 DEF__dfoo3;
  tUInt8 DEF__dfoo4;
  tUInt8 DEF__dfoo5;
  tUInt8 DEF__dfoo6;
  tUInt8 DEF__dfoo7;
  tUInt8 DEF__dfoo8;
  tUInt8 DEF__dfoo9;
  tUInt8 DEF__dfoo10;
  tUInt8 DEF__dfoo11;
  tUInt8 DEF__dfoo12;
  tUInt8 DEF__dfoo13;
  tUInt8 DEF__dfoo14;
  tUInt8 DEF__dfoo15;
  tUInt8 DEF__dfoo16;
  tUInt8 DEF__dfoo17;
  tUInt8 DEF__dfoo18;
  tUInt8 DEF__dfoo19;
  tUInt8 DEF__dfoo20;
  tUInt8 DEF__dfoo21;
  tUInt8 DEF__dfoo22;
  tUInt8 DEF__dfoo23;
  tUInt8 DEF__dfoo24;
  tUInt8 DEF__dfoo25;
  tUInt8 DEF__dfoo26;
  tUInt8 DEF__dfoo27;
  tUInt8 DEF__dfoo28;
  tUInt8 DEF__dfoo29;
  tUInt8 DEF__dfoo30;
  tUInt8 DEF__dfoo31;
  tUInt8 DEF__dfoo32;
  tUInt8 DEF__dfoo33;
  tUInt8 DEF__dfoo34;
  tUInt8 DEF__dfoo35;
  tUInt8 DEF__dfoo36;
  tUInt8 DEF__dfoo37;
  tUInt8 DEF__dfoo38;
  tUInt8 DEF__dfoo39;
  tUInt8 DEF__dfoo40;
  tUInt8 DEF__dfoo41;
  tUInt8 DEF__dfoo42;
  tUInt8 DEF__dfoo43;
  tUInt8 DEF__dfoo44;
  tUInt8 DEF__dfoo45;
  tUInt8 DEF__dfoo46;
  tUInt8 DEF__dfoo47;
  tUInt8 DEF__dfoo48;
  tUInt8 DEF__dfoo49;
  tUInt8 DEF__dfoo50;
  tUInt8 DEF__dfoo51;
  tUInt8 DEF__dfoo52;
  tUInt8 DEF__dfoo53;
  tUInt8 DEF__dfoo54;
  tUInt8 DEF__dfoo55;
  tUInt8 DEF__dfoo56;
  tUInt8 DEF__dfoo57;
  tUInt8 DEF__dfoo58;
  tUInt8 DEF__dfoo59;
  tUInt8 DEF__dfoo60;
  tUInt8 DEF__dfoo61;
  tUInt8 DEF__dfoo62;
  tUInt8 DEF__dfoo63;
  tUInt8 DEF__dfoo64;
  tUInt8 DEF__dfoo65;
  tUInt8 DEF__dfoo66;
  tUInt32 DEF__dfoo67;
  tUInt8 DEF__dfoo68;
  tUInt8 DEF__dfoo69;
  tUInt32 DEF__dfoo70;
  tUInt8 DEF__dfoo71;
  tUInt8 DEF__dfoo72;
  tUInt32 DEF__dfoo73;
  tUInt8 DEF__dfoo74;
  tUInt8 DEF__dfoo75;
  tUInt32 DEF__dfoo76;
  tUInt8 DEF__dfoo77;
  tUInt8 DEF__dfoo78;
  tUInt32 DEF__dfoo79;
  tUInt8 DEF__dfoo80;
  tUInt8 DEF__dfoo81;
  tUInt32 DEF__dfoo82;
  tUInt8 DEF__dfoo83;
  tUInt8 DEF__dfoo84;
  tUInt32 DEF__dfoo85;
  tUInt8 DEF__dfoo86;
  tUInt8 DEF__dfoo87;
  tUInt32 DEF__dfoo88;
  tUInt8 DEF__dfoo89;
  tUInt8 DEF__dfoo90;
  tUInt32 DEF__dfoo91;
  tUInt8 DEF__dfoo92;
  tUInt8 DEF__dfoo93;
  tUInt32 DEF__dfoo94;
  tUInt8 DEF__dfoo95;
  tUInt8 DEF__dfoo96;
  tUInt32 DEF__dfoo97;
  tUInt8 DEF__dfoo98;
  tUInt8 DEF__dfoo99;
  tUInt32 DEF__dfoo100;
  tUInt8 DEF__dfoo101;
  tUInt8 DEF__dfoo102;
  tUInt32 DEF__dfoo103;
  tUInt8 DEF__dfoo104;
  tUInt8 DEF__dfoo105;
  tUInt32 DEF__dfoo106;
  tUInt8 DEF__dfoo107;
  tUInt8 DEF__dfoo108;
  tUInt32 DEF__dfoo109;
  tUInt8 DEF__dfoo110;
  tUInt8 DEF__dfoo111;
  tUInt32 DEF__dfoo112;
  tUInt8 DEF__dfoo113;
  tUInt8 DEF__dfoo114;
  tUInt8 DEF__dfoo194;
  tUInt8 DEF__dfoo115;
  tUInt8 DEF__dfoo116;
  tUInt8 DEF__dfoo196;
  tUInt8 DEF__dfoo117;
  tUInt8 DEF__dfoo118;
  tUInt8 DEF__dfoo198;
  tUInt8 DEF__dfoo119;
  tUInt8 DEF__dfoo120;
  tUInt8 DEF__dfoo200;
  tUInt8 DEF__dfoo121;
  tUInt8 DEF__dfoo122;
  tUInt8 DEF__dfoo202;
  tUInt8 DEF__dfoo123;
  tUInt8 DEF__dfoo124;
  tUInt8 DEF__dfoo204;
  tUInt8 DEF__dfoo125;
  tUInt8 DEF__dfoo126;
  tUInt8 DEF__dfoo206;
  tUInt8 DEF__dfoo127;
  tUInt8 DEF__dfoo128;
  tUInt8 DEF__dfoo208;
  tUInt8 DEF__dfoo129;
  tUInt8 DEF__dfoo130;
  tUInt8 DEF__dfoo210;
  tUInt8 DEF__dfoo131;
  tUInt8 DEF__dfoo132;
  tUInt8 DEF__dfoo212;
  tUInt8 DEF__dfoo133;
  tUInt8 DEF__dfoo134;
  tUInt8 DEF__dfoo214;
  tUInt8 DEF__dfoo135;
  tUInt8 DEF__dfoo136;
  tUInt8 DEF__dfoo216;
  tUInt8 DEF__dfoo137;
  tUInt8 DEF__dfoo138;
  tUInt8 DEF__dfoo218;
  tUInt8 DEF__dfoo139;
  tUInt8 DEF__dfoo140;
  tUInt8 DEF__dfoo220;
  tUInt8 DEF__dfoo141;
  tUInt8 DEF__dfoo142;
  tUInt8 DEF__dfoo222;
  tUInt8 DEF__dfoo143;
  tUInt8 DEF__dfoo144;
  tUInt8 DEF__dfoo224;
  tUInt8 DEF__dfoo145;
  tUInt8 DEF__dfoo146;
  tUInt8 DEF__dfoo226;
  tUInt32 DEF__dfoo147;
  tUInt32 DEF__dfoo227;
  tUInt8 DEF__dfoo148;
  tUInt8 DEF__dfoo149;
  tUInt8 DEF__dfoo229;
  tUInt32 DEF__dfoo150;
  tUInt32 DEF__dfoo230;
  tUInt8 DEF__dfoo151;
  tUInt8 DEF__dfoo152;
  tUInt8 DEF__dfoo232;
  tUInt32 DEF__dfoo153;
  tUInt32 DEF__dfoo233;
  tUInt8 DEF__dfoo154;
  tUInt8 DEF__dfoo155;
  tUInt8 DEF__dfoo235;
  tUInt32 DEF__dfoo156;
  tUInt32 DEF__dfoo236;
  tUInt8 DEF__dfoo157;
  tUInt8 DEF__dfoo158;
  tUInt8 DEF__dfoo238;
  tUInt32 DEF__dfoo159;
  tUInt32 DEF__dfoo239;
  tUInt8 DEF__dfoo160;
  tUInt8 DEF__dfoo161;
  tUInt8 DEF__dfoo241;
  tUInt32 DEF__dfoo162;
  tUInt32 DEF__dfoo242;
  tUInt8 DEF__dfoo163;
  tUInt8 DEF__dfoo164;
  tUInt8 DEF__dfoo244;
  tUInt32 DEF__dfoo165;
  tUInt32 DEF__dfoo245;
  tUInt8 DEF__dfoo166;
  tUInt8 DEF__dfoo167;
  tUInt8 DEF__dfoo247;
  tUInt32 DEF__dfoo168;
  tUInt32 DEF__dfoo248;
  tUInt8 DEF__dfoo169;
  tUInt8 DEF__dfoo170;
  tUInt8 DEF__dfoo250;
  tUInt32 DEF__dfoo171;
  tUInt32 DEF__dfoo251;
  tUInt8 DEF__dfoo172;
  tUInt8 DEF__dfoo173;
  tUInt8 DEF__dfoo253;
  tUInt32 DEF__dfoo174;
  tUInt32 DEF__dfoo254;
  tUInt8 DEF__dfoo175;
  tUInt8 DEF__dfoo176;
  tUInt8 DEF__dfoo256;
  tUInt32 DEF__dfoo177;
  tUInt32 DEF__dfoo257;
  tUInt8 DEF__dfoo178;
  tUInt8 DEF__dfoo179;
  tUInt8 DEF__dfoo259;
  tUInt32 DEF__dfoo180;
  tUInt32 DEF__dfoo260;
  tUInt8 DEF__dfoo181;
  tUInt8 DEF__dfoo182;
  tUInt8 DEF__dfoo262;
  tUInt32 DEF__dfoo183;
  tUInt32 DEF__dfoo263;
  tUInt8 DEF__dfoo184;
  tUInt8 DEF__dfoo185;
  tUInt8 DEF__dfoo265;
  tUInt32 DEF__dfoo186;
  tUInt32 DEF__dfoo266;
  tUInt8 DEF__dfoo187;
  tUInt8 DEF__dfoo188;
  tUInt8 DEF__dfoo268;
  tUInt32 DEF__dfoo189;
  tUInt32 DEF__dfoo269;
  tUInt8 DEF__dfoo190;
  tUInt8 DEF__dfoo191;
  tUInt8 DEF__dfoo271;
  tUInt32 DEF__dfoo192;
  tUInt32 DEF_addr__h6811;
  tUInt32 DEF__dfoo272;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d97;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d63;
  tUInt8 DEF__dfoo270;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d98;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d65;
  tUInt8 DEF__dfoo267;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d99;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d67;
  tUInt8 DEF__dfoo264;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d100;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d69;
  tUInt8 DEF__dfoo261;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d101;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d71;
  tUInt8 DEF__dfoo258;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d102;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d73;
  tUInt8 DEF__dfoo255;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d103;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d75;
  tUInt8 DEF__dfoo252;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d104;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d77;
  tUInt8 DEF__dfoo249;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d105;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d79;
  tUInt8 DEF__dfoo246;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d106;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d81;
  tUInt8 DEF__dfoo243;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d107;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d83;
  tUInt8 DEF__dfoo240;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d108;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d85;
  tUInt8 DEF__dfoo237;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d109;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d87;
  tUInt8 DEF__dfoo234;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d110;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d89;
  tUInt8 DEF__dfoo231;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d111;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d91;
  tUInt8 DEF__dfoo228;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d112;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d93;
  tUInt8 DEF__dfoo225;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d133;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d115;
  tUInt8 DEF__dfoo223;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d134;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d116;
  tUInt8 DEF__dfoo221;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d135;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d117;
  tUInt8 DEF__dfoo219;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d136;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d118;
  tUInt8 DEF__dfoo217;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d137;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d119;
  tUInt8 DEF__dfoo215;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d138;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d120;
  tUInt8 DEF__dfoo213;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d139;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d121;
  tUInt8 DEF__dfoo211;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d140;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d122;
  tUInt8 DEF__dfoo209;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d141;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d123;
  tUInt8 DEF__dfoo207;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d142;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d124;
  tUInt8 DEF__dfoo205;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d143;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d125;
  tUInt8 DEF__dfoo203;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d144;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d126;
  tUInt8 DEF__dfoo201;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d145;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d127;
  tUInt8 DEF__dfoo199;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d146;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d128;
  tUInt8 DEF__dfoo197;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d147;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d129;
  tUInt8 DEF__dfoo195;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d148;
  tUInt8 DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d130;
  tUInt8 DEF__dfoo193;
  DEF_controlQ_first____d19 = INST_controlQ.METH_first();
  DEF_cmd__h6813 = (tUInt8)(DEF_controlQ_first____d19 >> 18u);
  DEF_addr__h6811 = (tUInt32)(16383u & DEF_controlQ_first____d19);
  DEF__read__h6736 = INST_dram_banks_stall_cnt_15.METH_read();
  DEF__read__h6705 = INST_dram_banks_stall_cnt_14.METH_read();
  DEF__read__h6674 = INST_dram_banks_stall_cnt_13.METH_read();
  DEF__read__h6643 = INST_dram_banks_stall_cnt_12.METH_read();
  DEF__read__h6581 = INST_dram_banks_stall_cnt_10.METH_read();
  DEF__read__h6612 = INST_dram_banks_stall_cnt_11.METH_read();
  DEF__read__h6550 = INST_dram_banks_stall_cnt_9.METH_read();
  DEF__read__h6519 = INST_dram_banks_stall_cnt_8.METH_read();
  DEF__read__h6488 = INST_dram_banks_stall_cnt_7.METH_read();
  DEF__read__h6457 = INST_dram_banks_stall_cnt_6.METH_read();
  DEF__read__h6426 = INST_dram_banks_stall_cnt_5.METH_read();
  DEF__read__h6364 = INST_dram_banks_stall_cnt_3.METH_read();
  DEF__read__h6395 = INST_dram_banks_stall_cnt_4.METH_read();
  DEF__read__h6333 = INST_dram_banks_stall_cnt_2.METH_read();
  DEF__read__h6302 = INST_dram_banks_stall_cnt_1.METH_read();
  DEF__read__h6271 = INST_dram_banks_stall_cnt_0.METH_read();
  DEF_bankidx__h6812 = (tUInt8)((tUInt8)15u & (DEF_controlQ_first____d19 >> 4u));
  switch (DEF_bankidx__h6812) {
  case (tUInt8)0u:
    DEF_x__h7523 = DEF__read__h6271;
    break;
  case (tUInt8)1u:
    DEF_x__h7523 = DEF__read__h6302;
    break;
  case (tUInt8)2u:
    DEF_x__h7523 = DEF__read__h6333;
    break;
  case (tUInt8)3u:
    DEF_x__h7523 = DEF__read__h6364;
    break;
  case (tUInt8)4u:
    DEF_x__h7523 = DEF__read__h6395;
    break;
  case (tUInt8)5u:
    DEF_x__h7523 = DEF__read__h6426;
    break;
  case (tUInt8)6u:
    DEF_x__h7523 = DEF__read__h6457;
    break;
  case (tUInt8)7u:
    DEF_x__h7523 = DEF__read__h6488;
    break;
  case (tUInt8)8u:
    DEF_x__h7523 = DEF__read__h6519;
    break;
  case (tUInt8)9u:
    DEF_x__h7523 = DEF__read__h6550;
    break;
  case (tUInt8)10u:
    DEF_x__h7523 = DEF__read__h6581;
    break;
  case (tUInt8)11u:
    DEF_x__h7523 = DEF__read__h6612;
    break;
  case (tUInt8)12u:
    DEF_x__h7523 = DEF__read__h6643;
    break;
  case (tUInt8)13u:
    DEF_x__h7523 = DEF__read__h6674;
    break;
  case (tUInt8)14u:
    DEF_x__h7523 = DEF__read__h6705;
    break;
  case (tUInt8)15u:
    DEF_x__h7523 = DEF__read__h6736;
    break;
  default:
    DEF_x__h7523 = (tUInt8)170u;
  }
  DEF_x__h7423 = (tUInt8)255u & (DEF_x__h7523 - (tUInt8)1u);
  DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46 = DEF_cmd__h6813 == (tUInt8)13u;
  DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22 = DEF_x__h7523 == (tUInt8)0u;
  DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49 = DEF_cmd__h6813 == (tUInt8)12u;
  DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27 = DEF_cmd__h6813 == (tUInt8)10u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15___d92 = DEF_bankidx__h6812 == (tUInt8)15u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14___d90 = DEF_bankidx__h6812 == (tUInt8)14u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12___d86 = DEF_bankidx__h6812 == (tUInt8)12u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13___d88 = DEF_bankidx__h6812 == (tUInt8)13u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11___d84 = DEF_bankidx__h6812 == (tUInt8)11u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10___d82 = DEF_bankidx__h6812 == (tUInt8)10u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9___d80 = DEF_bankidx__h6812 == (tUInt8)9u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8___d78 = DEF_bankidx__h6812 == (tUInt8)8u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7___d76 = DEF_bankidx__h6812 == (tUInt8)7u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6___d74 = DEF_bankidx__h6812 == (tUInt8)6u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5___d72 = DEF_bankidx__h6812 == (tUInt8)5u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4___d70 = DEF_bankidx__h6812 == (tUInt8)4u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3___d68 = DEF_bankidx__h6812 == (tUInt8)3u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2___d66 = DEF_bankidx__h6812 == (tUInt8)2u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1___d64 = DEF_bankidx__h6812 == (tUInt8)1u;
  DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25 = ((tUInt8)(DEF_controlQ_first____d19 >> 21u)) == (tUInt8)0u;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0___d62 = DEF_bankidx__h6812 == (tUInt8)0u;
  DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23 = !DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22;
  DEF_NOT_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0_5___d94 = !DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25;
  DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132 = DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22 && (DEF_NOT_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0_5___d94 && DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49);
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d148 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15___d92 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d147 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14___d90 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d146 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13___d88 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d145 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12___d86 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d144 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11___d84 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d143 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10___d82 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d142 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9___d80 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d141 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8___d78 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d140 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7___d76 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d139 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6___d74 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d138 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5___d72 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d137 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4___d70 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d136 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3___d68 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d135 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2___d66 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d134 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1___d64 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d133 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0___d62 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132;
  DEF__dfoo32 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d133 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo31 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d133 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0___d62 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo30 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d134 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo29 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d134 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1___d64 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo28 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d135 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo26 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d136 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo27 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d135 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2___d66 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo25 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d136 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3___d68 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo24 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d137 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo23 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d137 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4___d70 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo22 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d138 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo20 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d139 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo21 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d138 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5___d72 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo19 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d139 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6___d74 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo18 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d140 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo17 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d140 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7___d76 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo16 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d141 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo15 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d141 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8___d78 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo13 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d142 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9___d80 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo14 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d142 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo12 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d143 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo11 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d143 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10___d82 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo10 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d144 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo9 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d144 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11___d84 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo8 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d145 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo7 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d145 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12___d86 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo6 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d146 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo5 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d146 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13___d88 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo4 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d147 ? (tUInt8)4u : DEF_x__h7423;
  DEF__dfoo3 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d147 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14___d90 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo1 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d148 || (DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15___d92 && DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23);
  DEF__dfoo2 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d148 ? (tUInt8)4u : DEF_x__h7423;
  DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114 = DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22 && (DEF_NOT_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0_5___d94 && DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46);
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d130 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15___d92 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d129 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14___d90 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d128 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13___d88 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d127 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12___d86 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d126 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11___d84 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d125 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10___d82 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d124 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9___d80 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d123 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8___d78 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d122 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7___d76 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d121 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6___d74 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d120 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5___d72 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d116 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1___d64 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d119 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4___d70 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d118 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3___d68 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d117 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2___d66 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d115 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0___d62 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114;
  DEF__dfoo112 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d115 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo111 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d115 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo110 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d115 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d133;
  DEF__dfoo109 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d116 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo108 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d116 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo107 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d116 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d134;
  DEF__dfoo105 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d117 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo106 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d117 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo104 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d117 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d135;
  DEF__dfoo103 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d118 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo102 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d118 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo101 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d118 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d136;
  DEF__dfoo99 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d119 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo100 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d119 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo98 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d119 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d137;
  DEF__dfoo97 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d120 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo96 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d120 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo95 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d120 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d138;
  DEF__dfoo94 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d121 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo92 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d121 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d139;
  DEF__dfoo93 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d121 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo85 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d124 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo91 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d122 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo90 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d122 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo89 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d122 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d140;
  DEF__dfoo88 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d123 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo86 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d123 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d141;
  DEF__dfoo87 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d123 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo84 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d124 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo83 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d124 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d142;
  DEF__dfoo82 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d125 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo81 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d125 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo79 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d126 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo80 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d125 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d143;
  DEF__dfoo78 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d126 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo77 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d126 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d144;
  DEF__dfoo76 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d127 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo75 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d127 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo73 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d128 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo74 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d127 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d145;
  DEF__dfoo72 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d128 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo71 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d128 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d146;
  DEF__dfoo70 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d129 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo69 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d129 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo68 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d129 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d147;
  DEF__dfoo66 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d130 ? (tUInt8)13u : (tUInt8)12u;
  DEF__dfoo67 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d130 ? DEF_addr__h6811 : DEF_addr__h6811;
  DEF__dfoo65 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d130 || DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d148;
  DEF__dfoo64 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d115 ? (tUInt8)4u : DEF__dfoo32;
  DEF__dfoo63 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d115 || DEF__dfoo31;
  DEF__dfoo62 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d116 ? (tUInt8)4u : DEF__dfoo30;
  DEF__dfoo61 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d116 || DEF__dfoo29;
  DEF__dfoo59 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d117 || DEF__dfoo27;
  DEF__dfoo60 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d117 ? (tUInt8)4u : DEF__dfoo28;
  DEF__dfoo58 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d118 ? (tUInt8)4u : DEF__dfoo26;
  DEF__dfoo57 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d118 || DEF__dfoo25;
  DEF__dfoo56 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d119 ? (tUInt8)4u : DEF__dfoo24;
  DEF__dfoo55 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d119 || DEF__dfoo23;
  DEF__dfoo54 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d120 ? (tUInt8)4u : DEF__dfoo22;
  DEF__dfoo52 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d121 ? (tUInt8)4u : DEF__dfoo20;
  DEF__dfoo53 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d120 || DEF__dfoo21;
  DEF__dfoo45 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d124 || DEF__dfoo13;
  DEF__dfoo51 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d121 || DEF__dfoo19;
  DEF__dfoo50 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d122 ? (tUInt8)4u : DEF__dfoo18;
  DEF__dfoo49 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d122 || DEF__dfoo17;
  DEF__dfoo48 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d123 ? (tUInt8)4u : DEF__dfoo16;
  DEF__dfoo46 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d124 ? (tUInt8)4u : DEF__dfoo14;
  DEF__dfoo47 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d123 || DEF__dfoo15;
  DEF__dfoo44 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d125 ? (tUInt8)4u : DEF__dfoo12;
  DEF__dfoo43 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d125 || DEF__dfoo11;
  DEF__dfoo42 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d126 ? (tUInt8)4u : DEF__dfoo10;
  DEF__dfoo41 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d126 || DEF__dfoo9;
  DEF__dfoo39 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d127 || DEF__dfoo7;
  DEF__dfoo40 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d127 ? (tUInt8)4u : DEF__dfoo8;
  DEF__dfoo38 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d128 ? (tUInt8)4u : DEF__dfoo6;
  DEF__dfoo37 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d128 || DEF__dfoo5;
  DEF__dfoo36 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d129 ? (tUInt8)4u : DEF__dfoo4;
  DEF__dfoo35 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d129 || DEF__dfoo3;
  DEF__dfoo33 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d130 || DEF__dfoo1;
  DEF__dfoo34 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d130 ? (tUInt8)4u : DEF__dfoo2;
  DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96 = DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22 && (DEF_NOT_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0_5___d94 && DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27);
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d112 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15___d92 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d111 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14___d90 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d110 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13___d88 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d109 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12___d86 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d108 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11___d84 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d107 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10___d82 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d106 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9___d80 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d105 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8___d78 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d104 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7___d76 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d103 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6___d74 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d102 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5___d72 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d101 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4___d70 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d100 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3___d68 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d97 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0___d62 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d99 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2___d66 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d98 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1___d64 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96;
  DEF__dfoo192 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d97 ? DEF_addr__h6811 : DEF__dfoo112;
  DEF__dfoo191 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d97 ? (tUInt8)10u : DEF__dfoo111;
  DEF__dfoo190 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d97 || DEF__dfoo110;
  DEF__dfoo189 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d98 ? DEF_addr__h6811 : DEF__dfoo109;
  DEF__dfoo188 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d98 ? (tUInt8)10u : DEF__dfoo108;
  DEF__dfoo187 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d98 || DEF__dfoo107;
  DEF__dfoo186 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d99 ? DEF_addr__h6811 : DEF__dfoo106;
  DEF__dfoo185 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d99 ? (tUInt8)10u : DEF__dfoo105;
  DEF__dfoo184 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d99 || DEF__dfoo104;
  DEF__dfoo183 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d100 ? DEF_addr__h6811 : DEF__dfoo103;
  DEF__dfoo180 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d101 ? DEF_addr__h6811 : DEF__dfoo100;
  DEF__dfoo182 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d100 ? (tUInt8)10u : DEF__dfoo102;
  DEF__dfoo181 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d100 || DEF__dfoo101;
  DEF__dfoo179 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d101 ? (tUInt8)10u : DEF__dfoo99;
  DEF__dfoo178 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d101 || DEF__dfoo98;
  DEF__dfoo177 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d102 ? DEF_addr__h6811 : DEF__dfoo97;
  DEF__dfoo174 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d103 ? DEF_addr__h6811 : DEF__dfoo94;
  DEF__dfoo176 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d102 ? (tUInt8)10u : DEF__dfoo96;
  DEF__dfoo175 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d102 || DEF__dfoo95;
  DEF__dfoo173 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d103 ? (tUInt8)10u : DEF__dfoo93;
  DEF__dfoo172 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d103 || DEF__dfoo92;
  DEF__dfoo171 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d104 ? DEF_addr__h6811 : DEF__dfoo91;
  DEF__dfoo170 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d104 ? (tUInt8)10u : DEF__dfoo90;
  DEF__dfoo169 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d104 || DEF__dfoo89;
  DEF__dfoo168 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d105 ? DEF_addr__h6811 : DEF__dfoo88;
  DEF__dfoo163 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d106 || DEF__dfoo83;
  DEF__dfoo167 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d105 ? (tUInt8)10u : DEF__dfoo87;
  DEF__dfoo166 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d105 || DEF__dfoo86;
  DEF__dfoo165 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d106 ? DEF_addr__h6811 : DEF__dfoo85;
  DEF__dfoo164 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d106 ? (tUInt8)10u : DEF__dfoo84;
  DEF__dfoo162 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d107 ? DEF_addr__h6811 : DEF__dfoo82;
  DEF__dfoo161 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d107 ? (tUInt8)10u : DEF__dfoo81;
  DEF__dfoo160 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d107 || DEF__dfoo80;
  DEF__dfoo159 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d108 ? DEF_addr__h6811 : DEF__dfoo79;
  DEF__dfoo158 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d108 ? (tUInt8)10u : DEF__dfoo78;
  DEF__dfoo157 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d108 || DEF__dfoo77;
  DEF__dfoo156 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d109 ? DEF_addr__h6811 : DEF__dfoo76;
  DEF__dfoo155 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d109 ? (tUInt8)10u : DEF__dfoo75;
  DEF__dfoo154 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d109 || DEF__dfoo74;
  DEF__dfoo153 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d110 ? DEF_addr__h6811 : DEF__dfoo73;
  DEF__dfoo152 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d110 ? (tUInt8)10u : DEF__dfoo72;
  DEF__dfoo151 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d110 || DEF__dfoo71;
  DEF__dfoo149 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d111 ? (tUInt8)10u : DEF__dfoo69;
  DEF__dfoo150 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d111 ? DEF_addr__h6811 : DEF__dfoo70;
  DEF__dfoo148 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d111 || DEF__dfoo68;
  DEF__dfoo147 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d112 ? DEF_addr__h6811 : DEF__dfoo67;
  DEF__dfoo146 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d112 ? (tUInt8)10u : DEF__dfoo66;
  DEF__dfoo145 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d112 || DEF__dfoo65;
  DEF__dfoo142 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d98 ? (tUInt8)1u : DEF__dfoo62;
  DEF__dfoo144 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d97 ? (tUInt8)1u : DEF__dfoo64;
  DEF__dfoo143 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d97 || DEF__dfoo63;
  DEF__dfoo141 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d98 || DEF__dfoo61;
  DEF__dfoo140 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d99 ? (tUInt8)1u : DEF__dfoo60;
  DEF__dfoo139 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d99 || DEF__dfoo59;
  DEF__dfoo138 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d100 ? (tUInt8)1u : DEF__dfoo58;
  DEF__dfoo137 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d100 || DEF__dfoo57;
  DEF__dfoo136 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d101 ? (tUInt8)1u : DEF__dfoo56;
  DEF__dfoo135 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d101 || DEF__dfoo55;
  DEF__dfoo130 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d104 ? (tUInt8)1u : DEF__dfoo50;
  DEF__dfoo134 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d102 ? (tUInt8)1u : DEF__dfoo54;
  DEF__dfoo133 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d102 || DEF__dfoo53;
  DEF__dfoo132 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d103 ? (tUInt8)1u : DEF__dfoo52;
  DEF__dfoo131 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d103 || DEF__dfoo51;
  DEF__dfoo129 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d104 || DEF__dfoo49;
  DEF__dfoo128 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d105 ? (tUInt8)1u : DEF__dfoo48;
  DEF__dfoo127 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d105 || DEF__dfoo47;
  DEF__dfoo126 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d106 ? (tUInt8)1u : DEF__dfoo46;
  DEF__dfoo121 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d108 || DEF__dfoo41;
  DEF__dfoo125 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d106 || DEF__dfoo45;
  DEF__dfoo124 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d107 ? (tUInt8)1u : DEF__dfoo44;
  DEF__dfoo123 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d107 || DEF__dfoo43;
  DEF__dfoo122 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d108 ? (tUInt8)1u : DEF__dfoo42;
  DEF__dfoo120 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d109 ? (tUInt8)1u : DEF__dfoo40;
  DEF__dfoo119 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d109 || DEF__dfoo39;
  DEF__dfoo118 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d110 ? (tUInt8)1u : DEF__dfoo38;
  DEF__dfoo117 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d110 || DEF__dfoo37;
  DEF__dfoo116 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d111 ? (tUInt8)1u : DEF__dfoo36;
  DEF__dfoo115 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d111 || DEF__dfoo35;
  DEF__dfoo114 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d112 ? (tUInt8)1u : DEF__dfoo34;
  DEF__dfoo113 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d112 || DEF__dfoo33;
  if (DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114)
    INST_dram_bank_read_queue.METH_enq(DEF_bankidx__h6812);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,4,5,14",
		   &__str_literal_1,
		   DEF_bankidx__h6812,
		   DEF_cmd__h6813,
		   DEF_addr__h6811);
  DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61 = DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22 && DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d93 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15___d92 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo193 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d93 || DEF__dfoo113;
  DEF__dfoo225 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d93 || DEF__dfoo145;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d91 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14___d90 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo195 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d91 || DEF__dfoo115;
  DEF__dfoo228 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d91 || DEF__dfoo148;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d89 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13___d88 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo197 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d89 || DEF__dfoo117;
  DEF__dfoo231 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d89 || DEF__dfoo151;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d87 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12___d86 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo199 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d87 || DEF__dfoo119;
  DEF__dfoo234 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d87 || DEF__dfoo154;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d85 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11___d84 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo201 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d85 || DEF__dfoo121;
  DEF__dfoo237 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d85 || DEF__dfoo157;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d83 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10___d82 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo203 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d83 || DEF__dfoo123;
  DEF__dfoo240 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d83 || DEF__dfoo160;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d81 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9___d80 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo205 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d81 || DEF__dfoo125;
  DEF__dfoo243 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d81 || DEF__dfoo163;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d79 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8___d78 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo207 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d79 || DEF__dfoo127;
  DEF__dfoo246 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d79 || DEF__dfoo166;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d77 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7___d76 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo209 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d77 || DEF__dfoo129;
  DEF__dfoo249 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d77 || DEF__dfoo169;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d75 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6___d74 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo211 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d75 || DEF__dfoo131;
  DEF__dfoo252 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d75 || DEF__dfoo172;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d73 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5___d72 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo213 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d73 || DEF__dfoo133;
  DEF__dfoo255 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d73 || DEF__dfoo175;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d71 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4___d70 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo215 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d71 || DEF__dfoo135;
  DEF__dfoo258 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d71 || DEF__dfoo178;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d69 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3___d68 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo217 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d69 || DEF__dfoo137;
  DEF__dfoo261 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d69 || DEF__dfoo181;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d67 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2___d66 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo219 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d67 || DEF__dfoo139;
  DEF__dfoo264 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d67 || DEF__dfoo184;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d65 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1___d64 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo221 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d65 || DEF__dfoo141;
  DEF__dfoo267 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d65 || DEF__dfoo187;
  DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d63 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0___d62 && DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61;
  DEF__dfoo223 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d63 || DEF__dfoo143;
  DEF__dfoo270 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d63 || DEF__dfoo190;
  DEF__dfoo272 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d63 ? DEF_addr__h6811 : DEF__dfoo192;
  DEF__dfoo271 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d63 ? (tUInt8)0u : DEF__dfoo191;
  DEF__dfoo269 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d65 ? DEF_addr__h6811 : DEF__dfoo189;
  DEF__dfoo268 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d65 ? (tUInt8)0u : DEF__dfoo188;
  DEF__dfoo266 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d67 ? DEF_addr__h6811 : DEF__dfoo186;
  DEF__dfoo265 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d67 ? (tUInt8)0u : DEF__dfoo185;
  DEF__dfoo263 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d69 ? DEF_addr__h6811 : DEF__dfoo183;
  DEF__dfoo262 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d69 ? (tUInt8)0u : DEF__dfoo182;
  DEF__dfoo260 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d71 ? DEF_addr__h6811 : DEF__dfoo180;
  DEF__dfoo257 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d73 ? DEF_addr__h6811 : DEF__dfoo177;
  DEF__dfoo259 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d71 ? (tUInt8)0u : DEF__dfoo179;
  DEF__dfoo256 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d73 ? (tUInt8)0u : DEF__dfoo176;
  DEF__dfoo254 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d75 ? DEF_addr__h6811 : DEF__dfoo174;
  DEF__dfoo253 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d75 ? (tUInt8)0u : DEF__dfoo173;
  DEF__dfoo251 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d77 ? DEF_addr__h6811 : DEF__dfoo171;
  DEF__dfoo250 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d77 ? (tUInt8)0u : DEF__dfoo170;
  DEF__dfoo247 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d79 ? (tUInt8)0u : DEF__dfoo167;
  DEF__dfoo248 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d79 ? DEF_addr__h6811 : DEF__dfoo168;
  DEF__dfoo245 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d81 ? DEF_addr__h6811 : DEF__dfoo165;
  DEF__dfoo242 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d83 ? DEF_addr__h6811 : DEF__dfoo162;
  DEF__dfoo244 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d81 ? (tUInt8)0u : DEF__dfoo164;
  DEF__dfoo241 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d83 ? (tUInt8)0u : DEF__dfoo161;
  DEF__dfoo239 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d85 ? DEF_addr__h6811 : DEF__dfoo159;
  DEF__dfoo238 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d85 ? (tUInt8)0u : DEF__dfoo158;
  DEF__dfoo236 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d87 ? DEF_addr__h6811 : DEF__dfoo156;
  DEF__dfoo235 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d87 ? (tUInt8)0u : DEF__dfoo155;
  DEF__dfoo233 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d89 ? DEF_addr__h6811 : DEF__dfoo153;
  DEF__dfoo232 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d89 ? (tUInt8)0u : DEF__dfoo152;
  DEF__dfoo230 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d91 ? DEF_addr__h6811 : DEF__dfoo150;
  DEF__dfoo229 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d91 ? (tUInt8)0u : DEF__dfoo149;
  DEF__dfoo226 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d93 ? (tUInt8)0u : DEF__dfoo146;
  DEF__dfoo227 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d93 ? DEF_addr__h6811 : DEF__dfoo147;
  DEF__dfoo224 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_0_2_AND_SEL_ETC___d63 ? (tUInt8)1u : DEF__dfoo144;
  DEF__dfoo222 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_1_4_AND_SEL_ETC___d65 ? (tUInt8)1u : DEF__dfoo142;
  DEF__dfoo220 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_2_6_AND_SEL_ETC___d67 ? (tUInt8)1u : DEF__dfoo140;
  DEF__dfoo218 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_3_8_AND_SEL_ETC___d69 ? (tUInt8)1u : DEF__dfoo138;
  DEF__dfoo214 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_5_2_AND_SEL_ETC___d73 ? (tUInt8)1u : DEF__dfoo134;
  DEF__dfoo216 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_4_0_AND_SEL_ETC___d71 ? (tUInt8)1u : DEF__dfoo136;
  DEF__dfoo212 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_6_4_AND_SEL_ETC___d75 ? (tUInt8)1u : DEF__dfoo132;
  DEF__dfoo210 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_7_6_AND_SEL_ETC___d77 ? (tUInt8)1u : DEF__dfoo130;
  DEF__dfoo208 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_8_8_AND_SEL_ETC___d79 ? (tUInt8)1u : DEF__dfoo128;
  DEF__dfoo206 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_9_0_AND_SEL_ETC___d81 ? (tUInt8)1u : DEF__dfoo126;
  DEF__dfoo204 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_10_2_AND_SE_ETC___d83 ? (tUInt8)1u : DEF__dfoo124;
  DEF__dfoo202 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_11_4_AND_SE_ETC___d85 ? (tUInt8)1u : DEF__dfoo122;
  DEF__dfoo200 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_12_6_AND_SE_ETC___d87 ? (tUInt8)1u : DEF__dfoo120;
  DEF__dfoo198 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_13_8_AND_SE_ETC___d89 ? (tUInt8)1u : DEF__dfoo118;
  DEF__dfoo196 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_14_0_AND_SE_ETC___d91 ? (tUInt8)1u : DEF__dfoo116;
  DEF__dfoo194 = DEF_controlQ_first__9_BITS_7_TO_4_0_EQ_15_2_AND_SE_ETC___d93 ? (tUInt8)1u : DEF__dfoo114;
  if (DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22)
    INST_controlQ.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d61)
      dollar_display(sim_hdl, this, "s,4,14", &__str_literal_2, DEF_bankidx__h6812, DEF_addr__h6811);
  if (DEF__dfoo270)
    INST_dram_banks_0.METH_put_bank_cmd(DEF__dfoo271, DEF__dfoo272);
  if (DEF__dfoo267)
    INST_dram_banks_1.METH_put_bank_cmd(DEF__dfoo268, DEF__dfoo269);
  if (DEF__dfoo264)
    INST_dram_banks_2.METH_put_bank_cmd(DEF__dfoo265, DEF__dfoo266);
  if (DEF__dfoo258)
    INST_dram_banks_4.METH_put_bank_cmd(DEF__dfoo259, DEF__dfoo260);
  if (DEF__dfoo261)
    INST_dram_banks_3.METH_put_bank_cmd(DEF__dfoo262, DEF__dfoo263);
  if (DEF__dfoo255)
    INST_dram_banks_5.METH_put_bank_cmd(DEF__dfoo256, DEF__dfoo257);
  if (DEF__dfoo252)
    INST_dram_banks_6.METH_put_bank_cmd(DEF__dfoo253, DEF__dfoo254);
  if (DEF__dfoo249)
    INST_dram_banks_7.METH_put_bank_cmd(DEF__dfoo250, DEF__dfoo251);
  if (DEF__dfoo246)
    INST_dram_banks_8.METH_put_bank_cmd(DEF__dfoo247, DEF__dfoo248);
  if (DEF__dfoo240)
    INST_dram_banks_10.METH_put_bank_cmd(DEF__dfoo241, DEF__dfoo242);
  if (DEF__dfoo243)
    INST_dram_banks_9.METH_put_bank_cmd(DEF__dfoo244, DEF__dfoo245);
  if (DEF__dfoo237)
    INST_dram_banks_11.METH_put_bank_cmd(DEF__dfoo238, DEF__dfoo239);
  if (DEF__dfoo234)
    INST_dram_banks_12.METH_put_bank_cmd(DEF__dfoo235, DEF__dfoo236);
  if (DEF__dfoo231)
    INST_dram_banks_13.METH_put_bank_cmd(DEF__dfoo232, DEF__dfoo233);
  if (DEF__dfoo228)
    INST_dram_banks_14.METH_put_bank_cmd(DEF__dfoo229, DEF__dfoo230);
  if (DEF__dfoo225)
    INST_dram_banks_15.METH_put_bank_cmd(DEF__dfoo226, DEF__dfoo227);
  if (DEF__dfoo221)
    INST_dram_banks_stall_cnt_1.METH_write(DEF__dfoo222);
  if (DEF__dfoo223)
    INST_dram_banks_stall_cnt_0.METH_write(DEF__dfoo224);
  if (DEF__dfoo219)
    INST_dram_banks_stall_cnt_2.METH_write(DEF__dfoo220);
  if (DEF__dfoo217)
    INST_dram_banks_stall_cnt_3.METH_write(DEF__dfoo218);
  if (DEF__dfoo215)
    INST_dram_banks_stall_cnt_4.METH_write(DEF__dfoo216);
  if (DEF__dfoo213)
    INST_dram_banks_stall_cnt_5.METH_write(DEF__dfoo214);
  if (DEF__dfoo209)
    INST_dram_banks_stall_cnt_7.METH_write(DEF__dfoo210);
  if (DEF__dfoo211)
    INST_dram_banks_stall_cnt_6.METH_write(DEF__dfoo212);
  if (DEF__dfoo207)
    INST_dram_banks_stall_cnt_8.METH_write(DEF__dfoo208);
  if (DEF__dfoo205)
    INST_dram_banks_stall_cnt_9.METH_write(DEF__dfoo206);
  if (DEF__dfoo203)
    INST_dram_banks_stall_cnt_10.METH_write(DEF__dfoo204);
  if (DEF__dfoo201)
    INST_dram_banks_stall_cnt_11.METH_write(DEF__dfoo202);
  if (DEF__dfoo199)
    INST_dram_banks_stall_cnt_12.METH_write(DEF__dfoo200);
  if (DEF__dfoo195)
    INST_dram_banks_stall_cnt_14.METH_write(DEF__dfoo196);
  if (DEF__dfoo197)
    INST_dram_banks_stall_cnt_13.METH_write(DEF__dfoo198);
  if (DEF__dfoo193)
    INST_dram_banks_stall_cnt_15.METH_write(DEF__dfoo194);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d96)
      dollar_display(sim_hdl, this, "s,4,14", &__str_literal_3, DEF_bankidx__h6812, DEF_addr__h6811);
    if (DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d114)
      dollar_display(sim_hdl, this, "s,4,14", &__str_literal_4, DEF_bankidx__h6812, DEF_addr__h6811);
    if (DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132)
      dollar_display(sim_hdl, this, "s,4,14", &__str_literal_5, DEF_bankidx__h6812, DEF_addr__h6811);
  }
  if (DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d132)
    INST_dram_bank_write_queue.METH_enq(DEF_bankidx__h6812);
}

void MOD_mkDRAM_Kernel::RL_setBankToRead()
{
  tUInt8 DEF_x__h9895;
  DEF_x__h9895 = INST_dram_bank_read_queue.METH_first();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,4", &__str_literal_6, DEF_x__h9895);
  INST_dram_bank_read_queue.METH_deq();
  INST_bank_to_read.METH_write(DEF_x__h9895);
  INST_dram_bank_read_burst_counter.METH_write((tUInt8)4u);
}

void MOD_mkDRAM_Kernel::RL_readDataFromBank()
{
  tUInt8 DEF_x__h10269;
  tUInt8 DEF_bank_to_read_90_EQ_0_15_AND_SEL_ARR_dram_banks_ETC___d216;
  tUInt8 DEF_bank_to_read_90_EQ_1_17_AND_SEL_ARR_dram_banks_ETC___d218;
  tUInt8 DEF_bank_to_read_90_EQ_2_19_AND_SEL_ARR_dram_banks_ETC___d220;
  tUInt8 DEF_bank_to_read_90_EQ_3_21_AND_SEL_ARR_dram_banks_ETC___d222;
  tUInt8 DEF_bank_to_read_90_EQ_4_23_AND_SEL_ARR_dram_banks_ETC___d224;
  tUInt8 DEF_bank_to_read_90_EQ_5_25_AND_SEL_ARR_dram_banks_ETC___d226;
  tUInt8 DEF_bank_to_read_90_EQ_6_27_AND_SEL_ARR_dram_banks_ETC___d228;
  tUInt8 DEF_bank_to_read_90_EQ_7_29_AND_SEL_ARR_dram_banks_ETC___d230;
  tUInt8 DEF_bank_to_read_90_EQ_8_31_AND_SEL_ARR_dram_banks_ETC___d232;
  tUInt8 DEF_bank_to_read_90_EQ_9_33_AND_SEL_ARR_dram_banks_ETC___d234;
  tUInt8 DEF_bank_to_read_90_EQ_10_35_AND_SEL_ARR_dram_bank_ETC___d236;
  tUInt8 DEF_bank_to_read_90_EQ_11_37_AND_SEL_ARR_dram_bank_ETC___d238;
  tUInt8 DEF_bank_to_read_90_EQ_12_39_AND_SEL_ARR_dram_bank_ETC___d240;
  tUInt8 DEF_bank_to_read_90_EQ_13_41_AND_SEL_ARR_dram_bank_ETC___d242;
  tUInt8 DEF_bank_to_read_90_EQ_14_43_AND_SEL_ARR_dram_bank_ETC___d244;
  tUInt8 DEF_bank_to_read_90_EQ_15_45_AND_SEL_ARR_dram_bank_ETC___d246;
  tUInt8 DEF_v__h9996;
  tUInt8 DEF_AVMeth_dram_banks_0_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_1_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_2_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_3_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_4_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_5_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_6_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_7_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_8_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_9_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_10_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_11_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_12_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_13_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_14_get_data_response;
  tUInt8 DEF_AVMeth_dram_banks_15_get_data_response;
  DEF_x__h10273 = INST_dram_bank_read_burst_counter.METH_read();
  DEF_x__h9999 = INST_bank_to_read.METH_read();
  switch (DEF_x__h9999) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_0.METH_data_response_ready();
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_1.METH_data_response_ready();
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_2.METH_data_response_ready();
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_3.METH_data_response_ready();
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_4.METH_data_response_ready();
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_5.METH_data_response_ready();
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_6.METH_data_response_ready();
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_7.METH_data_response_ready();
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_8.METH_data_response_ready();
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_9.METH_data_response_ready();
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_10.METH_data_response_ready();
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_11.METH_data_response_ready();
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_12.METH_data_response_ready();
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_13.METH_data_response_ready();
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_14.METH_data_response_ready();
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = INST_dram_banks_15.METH_data_response_ready();
    break;
  default:
    DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = (tUInt8)0u;
  }
  DEF_bank_to_read_90_EQ_15_45_AND_SEL_ARR_dram_bank_ETC___d246 = DEF_x__h9999 == (tUInt8)15u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_14_43_AND_SEL_ARR_dram_bank_ETC___d244 = DEF_x__h9999 == (tUInt8)14u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_13_41_AND_SEL_ARR_dram_bank_ETC___d242 = DEF_x__h9999 == (tUInt8)13u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_12_39_AND_SEL_ARR_dram_bank_ETC___d240 = DEF_x__h9999 == (tUInt8)12u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_11_37_AND_SEL_ARR_dram_bank_ETC___d238 = DEF_x__h9999 == (tUInt8)11u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_10_35_AND_SEL_ARR_dram_bank_ETC___d236 = DEF_x__h9999 == (tUInt8)10u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_9_33_AND_SEL_ARR_dram_banks_ETC___d234 = DEF_x__h9999 == (tUInt8)9u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_7_29_AND_SEL_ARR_dram_banks_ETC___d230 = DEF_x__h9999 == (tUInt8)7u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_8_31_AND_SEL_ARR_dram_banks_ETC___d232 = DEF_x__h9999 == (tUInt8)8u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_6_27_AND_SEL_ARR_dram_banks_ETC___d228 = DEF_x__h9999 == (tUInt8)6u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_5_25_AND_SEL_ARR_dram_banks_ETC___d226 = DEF_x__h9999 == (tUInt8)5u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_4_23_AND_SEL_ARR_dram_banks_ETC___d224 = DEF_x__h9999 == (tUInt8)4u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_3_21_AND_SEL_ARR_dram_banks_ETC___d222 = DEF_x__h9999 == (tUInt8)3u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_1_17_AND_SEL_ARR_dram_banks_ETC___d218 = DEF_x__h9999 == (tUInt8)1u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_2_19_AND_SEL_ARR_dram_banks_ETC___d220 = DEF_x__h9999 == (tUInt8)2u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_bank_to_read_90_EQ_0_15_AND_SEL_ARR_dram_banks_ETC___d216 = DEF_x__h9999 == (tUInt8)0u && DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
  DEF_x__h10269 = (tUInt8)255u & (DEF_x__h10273 - (tUInt8)1u);
  if (DEF_bank_to_read_90_EQ_0_15_AND_SEL_ARR_dram_banks_ETC___d216)
    DEF_AVMeth_dram_banks_0_get_data_response = INST_dram_banks_0.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_1_17_AND_SEL_ARR_dram_banks_ETC___d218)
    DEF_AVMeth_dram_banks_1_get_data_response = INST_dram_banks_1.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_2_19_AND_SEL_ARR_dram_banks_ETC___d220)
    DEF_AVMeth_dram_banks_2_get_data_response = INST_dram_banks_2.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_3_21_AND_SEL_ARR_dram_banks_ETC___d222)
    DEF_AVMeth_dram_banks_3_get_data_response = INST_dram_banks_3.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_4_23_AND_SEL_ARR_dram_banks_ETC___d224)
    DEF_AVMeth_dram_banks_4_get_data_response = INST_dram_banks_4.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_5_25_AND_SEL_ARR_dram_banks_ETC___d226)
    DEF_AVMeth_dram_banks_5_get_data_response = INST_dram_banks_5.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_6_27_AND_SEL_ARR_dram_banks_ETC___d228)
    DEF_AVMeth_dram_banks_6_get_data_response = INST_dram_banks_6.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_7_29_AND_SEL_ARR_dram_banks_ETC___d230)
    DEF_AVMeth_dram_banks_7_get_data_response = INST_dram_banks_7.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_8_31_AND_SEL_ARR_dram_banks_ETC___d232)
    DEF_AVMeth_dram_banks_8_get_data_response = INST_dram_banks_8.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_9_33_AND_SEL_ARR_dram_banks_ETC___d234)
    DEF_AVMeth_dram_banks_9_get_data_response = INST_dram_banks_9.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_11_37_AND_SEL_ARR_dram_bank_ETC___d238)
    DEF_AVMeth_dram_banks_11_get_data_response = INST_dram_banks_11.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_10_35_AND_SEL_ARR_dram_bank_ETC___d236)
    DEF_AVMeth_dram_banks_10_get_data_response = INST_dram_banks_10.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_12_39_AND_SEL_ARR_dram_bank_ETC___d240)
    DEF_AVMeth_dram_banks_12_get_data_response = INST_dram_banks_12.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_13_41_AND_SEL_ARR_dram_bank_ETC___d242)
    DEF_AVMeth_dram_banks_13_get_data_response = INST_dram_banks_13.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_14_43_AND_SEL_ARR_dram_bank_ETC___d244)
    DEF_AVMeth_dram_banks_14_get_data_response = INST_dram_banks_14.METH_get_data_response();
  if (DEF_bank_to_read_90_EQ_15_45_AND_SEL_ARR_dram_bank_ETC___d246)
    DEF_AVMeth_dram_banks_15_get_data_response = INST_dram_banks_15.METH_get_data_response();
  switch (DEF_x__h9999) {
  case (tUInt8)0u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_0_get_data_response;
    break;
  case (tUInt8)1u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_1_get_data_response;
    break;
  case (tUInt8)2u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_2_get_data_response;
    break;
  case (tUInt8)3u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_3_get_data_response;
    break;
  case (tUInt8)4u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_4_get_data_response;
    break;
  case (tUInt8)5u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_5_get_data_response;
    break;
  case (tUInt8)6u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_6_get_data_response;
    break;
  case (tUInt8)7u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_7_get_data_response;
    break;
  case (tUInt8)8u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_8_get_data_response;
    break;
  case (tUInt8)9u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_9_get_data_response;
    break;
  case (tUInt8)10u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_10_get_data_response;
    break;
  case (tUInt8)11u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_11_get_data_response;
    break;
  case (tUInt8)12u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_12_get_data_response;
    break;
  case (tUInt8)13u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_13_get_data_response;
    break;
  case (tUInt8)14u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_14_get_data_response;
    break;
  case (tUInt8)15u:
    DEF_v__h9996 = DEF_AVMeth_dram_banks_15_get_data_response;
    break;
  default:
    DEF_v__h9996 = (tUInt8)10u;
  }
  if (DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191)
    INST_dataOutQ.METH_enq(DEF_v__h9996);
  if (DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191)
    INST_dram_bank_read_burst_counter.METH_write(DEF_x__h10269);
}

void MOD_mkDRAM_Kernel::RL_setBankToWrite()
{
  tUInt8 DEF_x__h10368;
  DEF_x__h10368 = INST_dram_bank_write_queue.METH_first();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,4", &__str_literal_7, DEF_x__h10368);
  INST_dram_bank_write_queue.METH_deq();
  INST_bank_to_write.METH_write(DEF_x__h10368);
  INST_dram_bank_write_burst_counter.METH_write((tUInt8)4u);
}

void MOD_mkDRAM_Kernel::RL_writeDataToBank()
{
  tUInt8 DEF_x__h10668;
  tUInt8 DEF_bank_to_write_74_EQ_0___d295;
  tUInt8 DEF_bank_to_write_74_EQ_1___d297;
  tUInt8 DEF_bank_to_write_74_EQ_2___d298;
  tUInt8 DEF_bank_to_write_74_EQ_3___d299;
  tUInt8 DEF_bank_to_write_74_EQ_4___d300;
  tUInt8 DEF_bank_to_write_74_EQ_5___d301;
  tUInt8 DEF_bank_to_write_74_EQ_6___d302;
  tUInt8 DEF_bank_to_write_74_EQ_7___d303;
  tUInt8 DEF_bank_to_write_74_EQ_8___d304;
  tUInt8 DEF_bank_to_write_74_EQ_9___d305;
  tUInt8 DEF_bank_to_write_74_EQ_10___d306;
  tUInt8 DEF_bank_to_write_74_EQ_11___d307;
  tUInt8 DEF_bank_to_write_74_EQ_12___d308;
  tUInt8 DEF_bank_to_write_74_EQ_13___d309;
  tUInt8 DEF_bank_to_write_74_EQ_14___d310;
  tUInt8 DEF_bank_to_write_74_EQ_15___d311;
  tUInt8 DEF_d__h10424;
  DEF_x__h10434 = INST_bank_to_write.METH_read();
  DEF_x__h10672 = INST_dram_bank_write_burst_counter.METH_read();
  DEF_d__h10424 = INST_dataInQ.METH_first();
  DEF_bank_to_write_74_EQ_15___d311 = DEF_x__h10434 == (tUInt8)15u;
  DEF_bank_to_write_74_EQ_14___d310 = DEF_x__h10434 == (tUInt8)14u;
  DEF_bank_to_write_74_EQ_13___d309 = DEF_x__h10434 == (tUInt8)13u;
  DEF_bank_to_write_74_EQ_12___d308 = DEF_x__h10434 == (tUInt8)12u;
  DEF_bank_to_write_74_EQ_11___d307 = DEF_x__h10434 == (tUInt8)11u;
  DEF_bank_to_write_74_EQ_10___d306 = DEF_x__h10434 == (tUInt8)10u;
  DEF_bank_to_write_74_EQ_9___d305 = DEF_x__h10434 == (tUInt8)9u;
  DEF_bank_to_write_74_EQ_8___d304 = DEF_x__h10434 == (tUInt8)8u;
  DEF_bank_to_write_74_EQ_6___d302 = DEF_x__h10434 == (tUInt8)6u;
  DEF_bank_to_write_74_EQ_7___d303 = DEF_x__h10434 == (tUInt8)7u;
  DEF_bank_to_write_74_EQ_5___d301 = DEF_x__h10434 == (tUInt8)5u;
  DEF_bank_to_write_74_EQ_4___d300 = DEF_x__h10434 == (tUInt8)4u;
  DEF_bank_to_write_74_EQ_3___d299 = DEF_x__h10434 == (tUInt8)3u;
  DEF_bank_to_write_74_EQ_2___d298 = DEF_x__h10434 == (tUInt8)2u;
  DEF_bank_to_write_74_EQ_1___d297 = DEF_x__h10434 == (tUInt8)1u;
  DEF_bank_to_write_74_EQ_0___d295 = DEF_x__h10434 == (tUInt8)0u;
  DEF_x__h10668 = (tUInt8)255u & (DEF_x__h10672 - (tUInt8)1u);
  INST_dataInQ.METH_deq();
  if (DEF_bank_to_write_74_EQ_0___d295)
    INST_dram_banks_0.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_1___d297)
    INST_dram_banks_1.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_2___d298)
    INST_dram_banks_2.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_3___d299)
    INST_dram_banks_3.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_4___d300)
    INST_dram_banks_4.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_5___d301)
    INST_dram_banks_5.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_6___d302)
    INST_dram_banks_6.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_7___d303)
    INST_dram_banks_7.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_8___d304)
    INST_dram_banks_8.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_10___d306)
    INST_dram_banks_10.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_9___d305)
    INST_dram_banks_9.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_11___d307)
    INST_dram_banks_11.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_12___d308)
    INST_dram_banks_12.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_13___d309)
    INST_dram_banks_13.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_14___d310)
    INST_dram_banks_14.METH_put_bank_data(DEF_d__h10424);
  if (DEF_bank_to_write_74_EQ_15___d311)
    INST_dram_banks_15.METH_put_bank_data(DEF_d__h10424);
  INST_dram_bank_write_burst_counter.METH_write(DEF_x__h10668);
}


/* Methods */

void MOD_mkDRAM_Kernel::METH_put_mem_control(tUInt32 ARG_put_mem_control_control)
{
  INST_controlQ.METH_enq(ARG_put_mem_control_control);
}

tUInt8 MOD_mkDRAM_Kernel::METH_RDY_put_mem_control()
{
  tUInt8 PORT_RDY_put_mem_control;
  tUInt8 DEF_CAN_FIRE_put_mem_control;
  DEF_CAN_FIRE_put_mem_control = INST_controlQ.METH_i_notFull();
  PORT_RDY_put_mem_control = DEF_CAN_FIRE_put_mem_control;
  return PORT_RDY_put_mem_control;
}

void MOD_mkDRAM_Kernel::METH_put_mem_data(tUInt8 ARG_put_mem_data_data)
{
  INST_dataInQ.METH_enq(ARG_put_mem_data_data);
}

tUInt8 MOD_mkDRAM_Kernel::METH_RDY_put_mem_data()
{
  tUInt8 PORT_RDY_put_mem_data;
  tUInt8 DEF_CAN_FIRE_put_mem_data;
  DEF_CAN_FIRE_put_mem_data = INST_dataInQ.METH_i_notFull();
  PORT_RDY_put_mem_data = DEF_CAN_FIRE_put_mem_data;
  return PORT_RDY_put_mem_data;
}

tUInt8 MOD_mkDRAM_Kernel::METH_get_data_response()
{
  tUInt8 DEF_get_data_response__avValue1;
  tUInt8 PORT_get_data_response;
  DEF_get_data_response__avValue1 = INST_dataOutQ.METH_first();
  PORT_get_data_response = DEF_get_data_response__avValue1;
  INST_dataOutQ.METH_deq();
  return PORT_get_data_response;
}

tUInt8 MOD_mkDRAM_Kernel::METH_RDY_get_data_response()
{
  tUInt8 PORT_RDY_get_data_response;
  tUInt8 DEF_CAN_FIRE_get_data_response;
  DEF_CAN_FIRE_get_data_response = INST_dataOutQ.METH_i_notEmpty();
  PORT_RDY_get_data_response = DEF_CAN_FIRE_get_data_response;
  return PORT_RDY_get_data_response;
}


/* Reset routines */

void MOD_mkDRAM_Kernel::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_dram_banks_stall_cnt_9.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_8.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_7.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_6.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_5.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_4.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_3.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_2.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_15.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_14.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_13.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_12.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_11.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_10.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_1.reset_RST(ARG_rst_in);
  INST_dram_banks_stall_cnt_0.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_9.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_8.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_7.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_6.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_5.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_4.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_3.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_2.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_15.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_14.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_13.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_12.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_11.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_10.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_1.reset_RST(ARG_rst_in);
  INST_dram_banks_cmdQ_0.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_9.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_8.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_7.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_6.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_5.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_4.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_3.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_2.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_15.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_14.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_13.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_12.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_11.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_10.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_1.reset_RST(ARG_rst_in);
  INST_dram_banks_addrQ_0.reset_RST(ARG_rst_in);
  INST_dram_banks_9.reset_RST_N(ARG_rst_in);
  INST_dram_banks_8.reset_RST_N(ARG_rst_in);
  INST_dram_banks_7.reset_RST_N(ARG_rst_in);
  INST_dram_banks_6.reset_RST_N(ARG_rst_in);
  INST_dram_banks_5.reset_RST_N(ARG_rst_in);
  INST_dram_banks_4.reset_RST_N(ARG_rst_in);
  INST_dram_banks_3.reset_RST_N(ARG_rst_in);
  INST_dram_banks_2.reset_RST_N(ARG_rst_in);
  INST_dram_banks_15.reset_RST_N(ARG_rst_in);
  INST_dram_banks_14.reset_RST_N(ARG_rst_in);
  INST_dram_banks_13.reset_RST_N(ARG_rst_in);
  INST_dram_banks_12.reset_RST_N(ARG_rst_in);
  INST_dram_banks_11.reset_RST_N(ARG_rst_in);
  INST_dram_banks_10.reset_RST_N(ARG_rst_in);
  INST_dram_banks_1.reset_RST_N(ARG_rst_in);
  INST_dram_banks_0.reset_RST_N(ARG_rst_in);
  INST_dram_bank_write_queue.reset_RST(ARG_rst_in);
  INST_dram_bank_write_burst_counter.reset_RST(ARG_rst_in);
  INST_dram_bank_read_queue.reset_RST(ARG_rst_in);
  INST_dram_bank_read_burst_counter.reset_RST(ARG_rst_in);
  INST_dataOutQ.reset_RST(ARG_rst_in);
  INST_dataInQ.reset_RST(ARG_rst_in);
  INST_controlQ.reset_RST(ARG_rst_in);
  INST_bank_to_write.reset_RST(ARG_rst_in);
  INST_bank_to_read.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkDRAM_Kernel::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkDRAM_Kernel::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_bank_to_read.dump_state(indent + 2u);
  INST_bank_to_write.dump_state(indent + 2u);
  INST_controlQ.dump_state(indent + 2u);
  INST_dataInQ.dump_state(indent + 2u);
  INST_dataOutQ.dump_state(indent + 2u);
  INST_dram_bank_read_burst_counter.dump_state(indent + 2u);
  INST_dram_bank_read_queue.dump_state(indent + 2u);
  INST_dram_bank_write_burst_counter.dump_state(indent + 2u);
  INST_dram_bank_write_queue.dump_state(indent + 2u);
  INST_dram_banks_0.dump_state(indent + 2u);
  INST_dram_banks_1.dump_state(indent + 2u);
  INST_dram_banks_10.dump_state(indent + 2u);
  INST_dram_banks_11.dump_state(indent + 2u);
  INST_dram_banks_12.dump_state(indent + 2u);
  INST_dram_banks_13.dump_state(indent + 2u);
  INST_dram_banks_14.dump_state(indent + 2u);
  INST_dram_banks_15.dump_state(indent + 2u);
  INST_dram_banks_2.dump_state(indent + 2u);
  INST_dram_banks_3.dump_state(indent + 2u);
  INST_dram_banks_4.dump_state(indent + 2u);
  INST_dram_banks_5.dump_state(indent + 2u);
  INST_dram_banks_6.dump_state(indent + 2u);
  INST_dram_banks_7.dump_state(indent + 2u);
  INST_dram_banks_8.dump_state(indent + 2u);
  INST_dram_banks_9.dump_state(indent + 2u);
  INST_dram_banks_addrQ_0.dump_state(indent + 2u);
  INST_dram_banks_addrQ_1.dump_state(indent + 2u);
  INST_dram_banks_addrQ_10.dump_state(indent + 2u);
  INST_dram_banks_addrQ_11.dump_state(indent + 2u);
  INST_dram_banks_addrQ_12.dump_state(indent + 2u);
  INST_dram_banks_addrQ_13.dump_state(indent + 2u);
  INST_dram_banks_addrQ_14.dump_state(indent + 2u);
  INST_dram_banks_addrQ_15.dump_state(indent + 2u);
  INST_dram_banks_addrQ_2.dump_state(indent + 2u);
  INST_dram_banks_addrQ_3.dump_state(indent + 2u);
  INST_dram_banks_addrQ_4.dump_state(indent + 2u);
  INST_dram_banks_addrQ_5.dump_state(indent + 2u);
  INST_dram_banks_addrQ_6.dump_state(indent + 2u);
  INST_dram_banks_addrQ_7.dump_state(indent + 2u);
  INST_dram_banks_addrQ_8.dump_state(indent + 2u);
  INST_dram_banks_addrQ_9.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_0.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_1.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_10.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_11.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_12.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_13.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_14.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_15.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_2.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_3.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_4.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_5.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_6.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_7.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_8.dump_state(indent + 2u);
  INST_dram_banks_cmdQ_9.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_0.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_1.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_10.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_11.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_12.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_13.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_14.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_15.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_2.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_3.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_4.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_5.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_6.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_7.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_8.dump_state(indent + 2u);
  INST_dram_banks_stall_cnt_9.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkDRAM_Kernel::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 89u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6271", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6302", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6333", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6364", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6395", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6426", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6457", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6488", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6519", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6550", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6581", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6612", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6643", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6674", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6705", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h6736", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bankidx__h6812", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cmd__h6813", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controlQ_first____d19", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10273", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10434", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10672", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7523", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9999", 4u);
  num = INST_bank_to_read.dump_VCD_defs(num);
  num = INST_bank_to_write.dump_VCD_defs(num);
  num = INST_controlQ.dump_VCD_defs(num);
  num = INST_dataInQ.dump_VCD_defs(num);
  num = INST_dataOutQ.dump_VCD_defs(num);
  num = INST_dram_bank_read_burst_counter.dump_VCD_defs(num);
  num = INST_dram_bank_read_queue.dump_VCD_defs(num);
  num = INST_dram_bank_write_burst_counter.dump_VCD_defs(num);
  num = INST_dram_bank_write_queue.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_0.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_1.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_10.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_11.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_12.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_13.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_14.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_15.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_2.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_3.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_4.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_5.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_6.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_7.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_8.dump_VCD_defs(num);
  num = INST_dram_banks_addrQ_9.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_0.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_1.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_10.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_11.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_12.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_13.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_14.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_15.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_2.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_3.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_4.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_5.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_6.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_7.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_8.dump_VCD_defs(num);
  num = INST_dram_banks_cmdQ_9.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_0.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_1.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_10.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_11.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_12.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_13.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_14.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_15.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_2.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_3.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_4.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_5.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_6.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_7.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_8.dump_VCD_defs(num);
  num = INST_dram_banks_stall_cnt_9.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_dram_banks_0.dump_VCD_defs(l);
    num = INST_dram_banks_1.dump_VCD_defs(l);
    num = INST_dram_banks_10.dump_VCD_defs(l);
    num = INST_dram_banks_11.dump_VCD_defs(l);
    num = INST_dram_banks_12.dump_VCD_defs(l);
    num = INST_dram_banks_13.dump_VCD_defs(l);
    num = INST_dram_banks_14.dump_VCD_defs(l);
    num = INST_dram_banks_15.dump_VCD_defs(l);
    num = INST_dram_banks_2.dump_VCD_defs(l);
    num = INST_dram_banks_3.dump_VCD_defs(l);
    num = INST_dram_banks_4.dump_VCD_defs(l);
    num = INST_dram_banks_5.dump_VCD_defs(l);
    num = INST_dram_banks_6.dump_VCD_defs(l);
    num = INST_dram_banks_7.dump_VCD_defs(l);
    num = INST_dram_banks_8.dump_VCD_defs(l);
    num = INST_dram_banks_9.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkDRAM_Kernel::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkDRAM_Kernel &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkDRAM_Kernel::vcd_defs(tVCDDumpType dt, MOD_mkDRAM_Kernel &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 4u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23) != DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23, 1u);
	backing.DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23 = DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191) != DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191, 1u);
	backing.DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22) != DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22, 1u);
	backing.DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22 = DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22;
      }
      ++num;
      if ((backing.DEF__read__h6271) != DEF__read__h6271)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6271, 8u);
	backing.DEF__read__h6271 = DEF__read__h6271;
      }
      ++num;
      if ((backing.DEF__read__h6302) != DEF__read__h6302)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6302, 8u);
	backing.DEF__read__h6302 = DEF__read__h6302;
      }
      ++num;
      if ((backing.DEF__read__h6333) != DEF__read__h6333)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6333, 8u);
	backing.DEF__read__h6333 = DEF__read__h6333;
      }
      ++num;
      if ((backing.DEF__read__h6364) != DEF__read__h6364)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6364, 8u);
	backing.DEF__read__h6364 = DEF__read__h6364;
      }
      ++num;
      if ((backing.DEF__read__h6395) != DEF__read__h6395)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6395, 8u);
	backing.DEF__read__h6395 = DEF__read__h6395;
      }
      ++num;
      if ((backing.DEF__read__h6426) != DEF__read__h6426)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6426, 8u);
	backing.DEF__read__h6426 = DEF__read__h6426;
      }
      ++num;
      if ((backing.DEF__read__h6457) != DEF__read__h6457)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6457, 8u);
	backing.DEF__read__h6457 = DEF__read__h6457;
      }
      ++num;
      if ((backing.DEF__read__h6488) != DEF__read__h6488)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6488, 8u);
	backing.DEF__read__h6488 = DEF__read__h6488;
      }
      ++num;
      if ((backing.DEF__read__h6519) != DEF__read__h6519)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6519, 8u);
	backing.DEF__read__h6519 = DEF__read__h6519;
      }
      ++num;
      if ((backing.DEF__read__h6550) != DEF__read__h6550)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6550, 8u);
	backing.DEF__read__h6550 = DEF__read__h6550;
      }
      ++num;
      if ((backing.DEF__read__h6581) != DEF__read__h6581)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6581, 8u);
	backing.DEF__read__h6581 = DEF__read__h6581;
      }
      ++num;
      if ((backing.DEF__read__h6612) != DEF__read__h6612)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6612, 8u);
	backing.DEF__read__h6612 = DEF__read__h6612;
      }
      ++num;
      if ((backing.DEF__read__h6643) != DEF__read__h6643)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6643, 8u);
	backing.DEF__read__h6643 = DEF__read__h6643;
      }
      ++num;
      if ((backing.DEF__read__h6674) != DEF__read__h6674)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6674, 8u);
	backing.DEF__read__h6674 = DEF__read__h6674;
      }
      ++num;
      if ((backing.DEF__read__h6705) != DEF__read__h6705)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6705, 8u);
	backing.DEF__read__h6705 = DEF__read__h6705;
      }
      ++num;
      if ((backing.DEF__read__h6736) != DEF__read__h6736)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h6736, 8u);
	backing.DEF__read__h6736 = DEF__read__h6736;
      }
      ++num;
      if ((backing.DEF_bankidx__h6812) != DEF_bankidx__h6812)
      {
	vcd_write_val(sim_hdl, num, DEF_bankidx__h6812, 4u);
	backing.DEF_bankidx__h6812 = DEF_bankidx__h6812;
      }
      ++num;
      if ((backing.DEF_cmd__h6813) != DEF_cmd__h6813)
      {
	vcd_write_val(sim_hdl, num, DEF_cmd__h6813, 5u);
	backing.DEF_cmd__h6813 = DEF_cmd__h6813;
      }
      ++num;
      if ((backing.DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27) != DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27, 1u);
	backing.DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27 = DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27;
      }
      ++num;
      if ((backing.DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49) != DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49)
      {
	vcd_write_val(sim_hdl, num, DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49, 1u);
	backing.DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49 = DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49;
      }
      ++num;
      if ((backing.DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46) != DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46)
      {
	vcd_write_val(sim_hdl, num, DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46, 1u);
	backing.DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46 = DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46;
      }
      ++num;
      if ((backing.DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25) != DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25, 1u);
	backing.DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25 = DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25;
      }
      ++num;
      if ((backing.DEF_controlQ_first____d19) != DEF_controlQ_first____d19)
      {
	vcd_write_val(sim_hdl, num, DEF_controlQ_first____d19, 23u);
	backing.DEF_controlQ_first____d19 = DEF_controlQ_first____d19;
      }
      ++num;
      if ((backing.DEF_x__h10273) != DEF_x__h10273)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10273, 8u);
	backing.DEF_x__h10273 = DEF_x__h10273;
      }
      ++num;
      if ((backing.DEF_x__h10434) != DEF_x__h10434)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10434, 4u);
	backing.DEF_x__h10434 = DEF_x__h10434;
      }
      ++num;
      if ((backing.DEF_x__h10672) != DEF_x__h10672)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10672, 8u);
	backing.DEF_x__h10672 = DEF_x__h10672;
      }
      ++num;
      if ((backing.DEF_x__h7523) != DEF_x__h7523)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7523, 8u);
	backing.DEF_x__h7523 = DEF_x__h7523;
      }
      ++num;
      if ((backing.DEF_x__h9999) != DEF_x__h9999)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9999, 4u);
	backing.DEF_x__h9999 = DEF_x__h9999;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23, 1u);
      backing.DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23 = DEF_NOT_SEL_ARR_dram_banks_stall_cnt_0_dram_banks__ETC___d23;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191, 1u);
      backing.DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191 = DEF_SEL_ARR_dram_banks_0_data_response_ready__73_d_ETC___d191;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22, 1u);
      backing.DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22 = DEF_SEL_ARR_dram_banks_stall_cnt_0_dram_banks_stal_ETC___d22;
      vcd_write_val(sim_hdl, num++, DEF__read__h6271, 8u);
      backing.DEF__read__h6271 = DEF__read__h6271;
      vcd_write_val(sim_hdl, num++, DEF__read__h6302, 8u);
      backing.DEF__read__h6302 = DEF__read__h6302;
      vcd_write_val(sim_hdl, num++, DEF__read__h6333, 8u);
      backing.DEF__read__h6333 = DEF__read__h6333;
      vcd_write_val(sim_hdl, num++, DEF__read__h6364, 8u);
      backing.DEF__read__h6364 = DEF__read__h6364;
      vcd_write_val(sim_hdl, num++, DEF__read__h6395, 8u);
      backing.DEF__read__h6395 = DEF__read__h6395;
      vcd_write_val(sim_hdl, num++, DEF__read__h6426, 8u);
      backing.DEF__read__h6426 = DEF__read__h6426;
      vcd_write_val(sim_hdl, num++, DEF__read__h6457, 8u);
      backing.DEF__read__h6457 = DEF__read__h6457;
      vcd_write_val(sim_hdl, num++, DEF__read__h6488, 8u);
      backing.DEF__read__h6488 = DEF__read__h6488;
      vcd_write_val(sim_hdl, num++, DEF__read__h6519, 8u);
      backing.DEF__read__h6519 = DEF__read__h6519;
      vcd_write_val(sim_hdl, num++, DEF__read__h6550, 8u);
      backing.DEF__read__h6550 = DEF__read__h6550;
      vcd_write_val(sim_hdl, num++, DEF__read__h6581, 8u);
      backing.DEF__read__h6581 = DEF__read__h6581;
      vcd_write_val(sim_hdl, num++, DEF__read__h6612, 8u);
      backing.DEF__read__h6612 = DEF__read__h6612;
      vcd_write_val(sim_hdl, num++, DEF__read__h6643, 8u);
      backing.DEF__read__h6643 = DEF__read__h6643;
      vcd_write_val(sim_hdl, num++, DEF__read__h6674, 8u);
      backing.DEF__read__h6674 = DEF__read__h6674;
      vcd_write_val(sim_hdl, num++, DEF__read__h6705, 8u);
      backing.DEF__read__h6705 = DEF__read__h6705;
      vcd_write_val(sim_hdl, num++, DEF__read__h6736, 8u);
      backing.DEF__read__h6736 = DEF__read__h6736;
      vcd_write_val(sim_hdl, num++, DEF_bankidx__h6812, 4u);
      backing.DEF_bankidx__h6812 = DEF_bankidx__h6812;
      vcd_write_val(sim_hdl, num++, DEF_cmd__h6813, 5u);
      backing.DEF_cmd__h6813 = DEF_cmd__h6813;
      vcd_write_val(sim_hdl, num++, DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27, 1u);
      backing.DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27 = DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1010___d27;
      vcd_write_val(sim_hdl, num++, DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49, 1u);
      backing.DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49 = DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1100___d49;
      vcd_write_val(sim_hdl, num++, DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46, 1u);
      backing.DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46 = DEF_controlQ_first__9_BITS_22_TO_18_6_EQ_0b1101___d46;
      vcd_write_val(sim_hdl, num++, DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25, 1u);
      backing.DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25 = DEF_controlQ_first__9_BITS_22_TO_21_4_EQ_0b0___d25;
      vcd_write_val(sim_hdl, num++, DEF_controlQ_first____d19, 23u);
      backing.DEF_controlQ_first____d19 = DEF_controlQ_first____d19;
      vcd_write_val(sim_hdl, num++, DEF_x__h10273, 8u);
      backing.DEF_x__h10273 = DEF_x__h10273;
      vcd_write_val(sim_hdl, num++, DEF_x__h10434, 4u);
      backing.DEF_x__h10434 = DEF_x__h10434;
      vcd_write_val(sim_hdl, num++, DEF_x__h10672, 8u);
      backing.DEF_x__h10672 = DEF_x__h10672;
      vcd_write_val(sim_hdl, num++, DEF_x__h7523, 8u);
      backing.DEF_x__h7523 = DEF_x__h7523;
      vcd_write_val(sim_hdl, num++, DEF_x__h9999, 4u);
      backing.DEF_x__h9999 = DEF_x__h9999;
    }
}

void MOD_mkDRAM_Kernel::vcd_prims(tVCDDumpType dt, MOD_mkDRAM_Kernel &backing)
{
  INST_bank_to_read.dump_VCD(dt, backing.INST_bank_to_read);
  INST_bank_to_write.dump_VCD(dt, backing.INST_bank_to_write);
  INST_controlQ.dump_VCD(dt, backing.INST_controlQ);
  INST_dataInQ.dump_VCD(dt, backing.INST_dataInQ);
  INST_dataOutQ.dump_VCD(dt, backing.INST_dataOutQ);
  INST_dram_bank_read_burst_counter.dump_VCD(dt, backing.INST_dram_bank_read_burst_counter);
  INST_dram_bank_read_queue.dump_VCD(dt, backing.INST_dram_bank_read_queue);
  INST_dram_bank_write_burst_counter.dump_VCD(dt, backing.INST_dram_bank_write_burst_counter);
  INST_dram_bank_write_queue.dump_VCD(dt, backing.INST_dram_bank_write_queue);
  INST_dram_banks_addrQ_0.dump_VCD(dt, backing.INST_dram_banks_addrQ_0);
  INST_dram_banks_addrQ_1.dump_VCD(dt, backing.INST_dram_banks_addrQ_1);
  INST_dram_banks_addrQ_10.dump_VCD(dt, backing.INST_dram_banks_addrQ_10);
  INST_dram_banks_addrQ_11.dump_VCD(dt, backing.INST_dram_banks_addrQ_11);
  INST_dram_banks_addrQ_12.dump_VCD(dt, backing.INST_dram_banks_addrQ_12);
  INST_dram_banks_addrQ_13.dump_VCD(dt, backing.INST_dram_banks_addrQ_13);
  INST_dram_banks_addrQ_14.dump_VCD(dt, backing.INST_dram_banks_addrQ_14);
  INST_dram_banks_addrQ_15.dump_VCD(dt, backing.INST_dram_banks_addrQ_15);
  INST_dram_banks_addrQ_2.dump_VCD(dt, backing.INST_dram_banks_addrQ_2);
  INST_dram_banks_addrQ_3.dump_VCD(dt, backing.INST_dram_banks_addrQ_3);
  INST_dram_banks_addrQ_4.dump_VCD(dt, backing.INST_dram_banks_addrQ_4);
  INST_dram_banks_addrQ_5.dump_VCD(dt, backing.INST_dram_banks_addrQ_5);
  INST_dram_banks_addrQ_6.dump_VCD(dt, backing.INST_dram_banks_addrQ_6);
  INST_dram_banks_addrQ_7.dump_VCD(dt, backing.INST_dram_banks_addrQ_7);
  INST_dram_banks_addrQ_8.dump_VCD(dt, backing.INST_dram_banks_addrQ_8);
  INST_dram_banks_addrQ_9.dump_VCD(dt, backing.INST_dram_banks_addrQ_9);
  INST_dram_banks_cmdQ_0.dump_VCD(dt, backing.INST_dram_banks_cmdQ_0);
  INST_dram_banks_cmdQ_1.dump_VCD(dt, backing.INST_dram_banks_cmdQ_1);
  INST_dram_banks_cmdQ_10.dump_VCD(dt, backing.INST_dram_banks_cmdQ_10);
  INST_dram_banks_cmdQ_11.dump_VCD(dt, backing.INST_dram_banks_cmdQ_11);
  INST_dram_banks_cmdQ_12.dump_VCD(dt, backing.INST_dram_banks_cmdQ_12);
  INST_dram_banks_cmdQ_13.dump_VCD(dt, backing.INST_dram_banks_cmdQ_13);
  INST_dram_banks_cmdQ_14.dump_VCD(dt, backing.INST_dram_banks_cmdQ_14);
  INST_dram_banks_cmdQ_15.dump_VCD(dt, backing.INST_dram_banks_cmdQ_15);
  INST_dram_banks_cmdQ_2.dump_VCD(dt, backing.INST_dram_banks_cmdQ_2);
  INST_dram_banks_cmdQ_3.dump_VCD(dt, backing.INST_dram_banks_cmdQ_3);
  INST_dram_banks_cmdQ_4.dump_VCD(dt, backing.INST_dram_banks_cmdQ_4);
  INST_dram_banks_cmdQ_5.dump_VCD(dt, backing.INST_dram_banks_cmdQ_5);
  INST_dram_banks_cmdQ_6.dump_VCD(dt, backing.INST_dram_banks_cmdQ_6);
  INST_dram_banks_cmdQ_7.dump_VCD(dt, backing.INST_dram_banks_cmdQ_7);
  INST_dram_banks_cmdQ_8.dump_VCD(dt, backing.INST_dram_banks_cmdQ_8);
  INST_dram_banks_cmdQ_9.dump_VCD(dt, backing.INST_dram_banks_cmdQ_9);
  INST_dram_banks_stall_cnt_0.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_0);
  INST_dram_banks_stall_cnt_1.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_1);
  INST_dram_banks_stall_cnt_10.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_10);
  INST_dram_banks_stall_cnt_11.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_11);
  INST_dram_banks_stall_cnt_12.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_12);
  INST_dram_banks_stall_cnt_13.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_13);
  INST_dram_banks_stall_cnt_14.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_14);
  INST_dram_banks_stall_cnt_15.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_15);
  INST_dram_banks_stall_cnt_2.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_2);
  INST_dram_banks_stall_cnt_3.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_3);
  INST_dram_banks_stall_cnt_4.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_4);
  INST_dram_banks_stall_cnt_5.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_5);
  INST_dram_banks_stall_cnt_6.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_6);
  INST_dram_banks_stall_cnt_7.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_7);
  INST_dram_banks_stall_cnt_8.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_8);
  INST_dram_banks_stall_cnt_9.dump_VCD(dt, backing.INST_dram_banks_stall_cnt_9);
}

void MOD_mkDRAM_Kernel::vcd_submodules(tVCDDumpType dt,
				       unsigned int levels,
				       MOD_mkDRAM_Kernel &backing)
{
  INST_dram_banks_0.dump_VCD(dt, levels, backing.INST_dram_banks_0);
  INST_dram_banks_1.dump_VCD(dt, levels, backing.INST_dram_banks_1);
  INST_dram_banks_10.dump_VCD(dt, levels, backing.INST_dram_banks_10);
  INST_dram_banks_11.dump_VCD(dt, levels, backing.INST_dram_banks_11);
  INST_dram_banks_12.dump_VCD(dt, levels, backing.INST_dram_banks_12);
  INST_dram_banks_13.dump_VCD(dt, levels, backing.INST_dram_banks_13);
  INST_dram_banks_14.dump_VCD(dt, levels, backing.INST_dram_banks_14);
  INST_dram_banks_15.dump_VCD(dt, levels, backing.INST_dram_banks_15);
  INST_dram_banks_2.dump_VCD(dt, levels, backing.INST_dram_banks_2);
  INST_dram_banks_3.dump_VCD(dt, levels, backing.INST_dram_banks_3);
  INST_dram_banks_4.dump_VCD(dt, levels, backing.INST_dram_banks_4);
  INST_dram_banks_5.dump_VCD(dt, levels, backing.INST_dram_banks_5);
  INST_dram_banks_6.dump_VCD(dt, levels, backing.INST_dram_banks_6);
  INST_dram_banks_7.dump_VCD(dt, levels, backing.INST_dram_banks_7);
  INST_dram_banks_8.dump_VCD(dt, levels, backing.INST_dram_banks_8);
  INST_dram_banks_9.dump_VCD(dt, levels, backing.INST_dram_banks_9);
}
