$date
	Thu Jan 22 05:54:25 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_imem_access_unit $end
$var wire 32 ! M_AXI_ARADDR [31:0] $end
$var wire 3 " M_AXI_ARPROT [2:0] $end
$var wire 1 # M_AXI_ARVALID $end
$var wire 32 $ M_AXI_AWADDR [31:0] $end
$var wire 3 % M_AXI_AWPROT [2:0] $end
$var wire 1 & M_AXI_AWVALID $end
$var wire 1 ' M_AXI_BREADY $end
$var wire 1 ( M_AXI_RREADY $end
$var wire 32 ) M_AXI_WDATA [31:0] $end
$var wire 4 * M_AXI_WSTRB [3:0] $end
$var wire 1 + M_AXI_WVALID $end
$var wire 32 , if_data [31:0] $end
$var wire 1 - if_error $end
$var wire 1 . if_ready $end
$var reg 1 / M_AXI_ARREADY $end
$var reg 1 0 M_AXI_AWREADY $end
$var reg 2 1 M_AXI_BRESP [1:0] $end
$var reg 1 2 M_AXI_BVALID $end
$var reg 32 3 M_AXI_RDATA [31:0] $end
$var reg 2 4 M_AXI_RRESP [1:0] $end
$var reg 1 5 M_AXI_RVALID $end
$var reg 1 6 M_AXI_WREADY $end
$var reg 1 7 clk $end
$var integer 32 8 fail_count [31:0] $end
$var integer 32 9 i [31:0] $end
$var reg 32 : if_addr [31:0] $end
$var reg 1 ; if_req $end
$var integer 32 < pass_count [31:0] $end
$var reg 1 = rst_n $end
$var integer 32 > test_num [31:0] $end
$scope module dut $end
$var wire 32 ? M_AXI_ARADDR [31:0] $end
$var wire 3 @ M_AXI_ARPROT [2:0] $end
$var wire 1 A M_AXI_ARREADY $end
$var wire 1 # M_AXI_ARVALID $end
$var wire 32 B M_AXI_AWADDR [31:0] $end
$var wire 3 C M_AXI_AWPROT [2:0] $end
$var wire 1 D M_AXI_AWREADY $end
$var wire 1 & M_AXI_AWVALID $end
$var wire 1 ' M_AXI_BREADY $end
$var wire 2 E M_AXI_BRESP [1:0] $end
$var wire 1 F M_AXI_BVALID $end
$var wire 32 G M_AXI_RDATA [31:0] $end
$var wire 1 ( M_AXI_RREADY $end
$var wire 2 H M_AXI_RRESP [1:0] $end
$var wire 1 I M_AXI_RVALID $end
$var wire 32 J M_AXI_WDATA [31:0] $end
$var wire 1 K M_AXI_WREADY $end
$var wire 4 L M_AXI_WSTRB [3:0] $end
$var wire 1 + M_AXI_WVALID $end
$var wire 1 M axi_cpu_error $end
$var wire 32 N axi_cpu_rdata [31:0] $end
$var wire 1 O axi_cpu_ready $end
$var wire 1 P clk $end
$var wire 32 Q if_addr [31:0] $end
$var wire 1 R if_req $end
$var wire 1 S rst_n $end
$var reg 32 T axi_cpu_addr [31:0] $end
$var reg 1 U axi_cpu_req $end
$var reg 32 V axi_cpu_wdata [31:0] $end
$var reg 1 W axi_cpu_wr $end
$var reg 4 X axi_cpu_wstrb [3:0] $end
$var reg 32 Y if_addr_reg [31:0] $end
$var reg 32 Z if_data [31:0] $end
$var reg 1 [ if_error $end
$var reg 1 \ if_ready $end
$var reg 1 ] if_req_pending $end
$var reg 2 ^ next_state [1:0] $end
$var reg 2 _ state [1:0] $end
$scope module axi_master $end
$var wire 3 ` M_AXI_ARPROT [2:0] $end
$var wire 1 A M_AXI_ARREADY $end
$var wire 3 a M_AXI_AWPROT [2:0] $end
$var wire 1 D M_AXI_AWREADY $end
$var wire 2 b M_AXI_BRESP [1:0] $end
$var wire 1 F M_AXI_BVALID $end
$var wire 32 c M_AXI_RDATA [31:0] $end
$var wire 2 d M_AXI_RRESP [1:0] $end
$var wire 1 I M_AXI_RVALID $end
$var wire 1 K M_AXI_WREADY $end
$var wire 1 P clk $end
$var wire 32 e cpu_addr [31:0] $end
$var wire 1 f cpu_req $end
$var wire 32 g cpu_wdata [31:0] $end
$var wire 1 h cpu_wr $end
$var wire 4 i cpu_wstrb [3:0] $end
$var wire 1 S rst_n $end
$var reg 32 j M_AXI_ARADDR [31:0] $end
$var reg 1 k M_AXI_ARVALID $end
$var reg 32 l M_AXI_AWADDR [31:0] $end
$var reg 1 m M_AXI_AWVALID $end
$var reg 1 n M_AXI_BREADY $end
$var reg 1 o M_AXI_RREADY $end
$var reg 32 p M_AXI_WDATA [31:0] $end
$var reg 4 q M_AXI_WSTRB [3:0] $end
$var reg 1 r M_AXI_WVALID $end
$var reg 32 s addr_reg [31:0] $end
$var reg 1 t cpu_error $end
$var reg 32 u cpu_rdata [31:0] $end
$var reg 1 v cpu_ready $end
$var reg 3 w next_state [2:0] $end
$var reg 1 x req_pending $end
$var reg 3 y state [2:0] $end
$var reg 32 z wdata_reg [31:0] $end
$var reg 1 { wr_reg $end
$var reg 4 | wstrb_reg [3:0] $end
$upscope $end
$upscope $end
$scope begin consecutive_reads $end
$var integer 32 } errors [31:0] $end
$var integer 32 ~ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ~
bx }
b0 |
0{
b0 z
b0 y
0x
b0 w
0v
b0 u
0t
b0 s
0r
b0 q
b0 p
0o
0n
0m
b0 l
0k
b0 j
b1111 i
0h
b0 g
0f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
0]
0\
0[
b0 Z
b0 Y
b1111 X
0W
b0 V
0U
b0 T
0S
0R
b0 Q
0P
0O
b0 N
0M
b0 L
0K
b0 J
0I
b0 H
b0 G
0F
b0 E
0D
b0 C
b0 B
0A
b0 @
b0 ?
b0 >
0=
b0 <
0;
b0 :
b100000000 9
b0 8
07
06
05
b0 4
b0 3
02
b0 1
00
0/
0.
0-
b0 ,
0+
b0 *
b0 )
0(
0'
0&
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
17
1P
#10000
07
0P
#15000
17
1P
#20000
07
0P
1=
1S
#25000
17
1P
#30000
07
0P
#35000
17
1P
#40000
07
0P
b1 >
#45000
b1 ^
1]
1;
1R
17
1P
#50000
07
0P
#55000
1U
1f
b10 ^
b1 _
0;
0R
17
1P
#60000
07
0P
#65000
0U
0f
b100 w
b10 _
1x
b1111 |
17
1P
#70000
07
0P
#75000
b100 y
1k
1#
17
1P
#80000
07
0P
#85000
b101 w
1/
1A
17
1P
#90000
07
0P
#95000
b101 y
0k
0#
0/
0A
17
1P
#96000
b0 w
15
1I
b11011110101011010000000000000000 3
b11011110101011010000000000000000 G
b11011110101011010000000000000000 c
#100000
07
0P
#105000
b0 ^
b11011110101011010000000000000000 u
b11011110101011010000000000000000 N
1v
1O
1o
1(
0x
b0 y
17
1P
#110000
07
0P
#115000
0o
0(
0v
0O
b0 _
0]
b11011110101011010000000000000000 Z
b11011110101011010000000000000000 ,
1\
1.
05
0I
17
1P
#120000
07
0P
#125000
0\
0.
b1 <
17
1P
#130000
07
0P
#135000
17
1P
#140000
07
0P
#145000
17
1P
#150000
07
0P
#155000
17
1P
#160000
07
0P
#165000
17
1P
#170000
07
0P
#175000
b1 ^
b100000000 T
b100000000 e
1]
b100000000 Y
1;
1R
b100000000 :
b100000000 Q
17
1P
b10 >
#180000
07
0P
#185000
1U
1f
b10 ^
b1 _
0;
0R
17
1P
#190000
07
0P
#195000
b100 w
0U
0f
1x
b100000000 s
b10 _
17
1P
#200000
07
0P
#205000
1k
1#
b100000000 j
b100000000 !
b100000000 ?
b100 y
17
1P
#210000
07
0P
#215000
b101 w
1/
1A
17
1P
#220000
07
0P
#225000
0k
0#
b101 y
0/
0A
17
1P
#226000
b0 w
15
1I
b11011110101011010000000001000000 3
b11011110101011010000000001000000 G
b11011110101011010000000001000000 c
#230000
07
0P
#235000
b0 ^
b0 y
0x
1o
1(
1v
1O
b11011110101011010000000001000000 u
b11011110101011010000000001000000 N
17
1P
#240000
07
0P
#245000
b11011110101011010000000001000000 Z
b11011110101011010000000001000000 ,
1\
1.
0]
b0 _
0v
0O
0o
0(
05
0I
17
1P
#250000
07
0P
#255000
0\
0.
b10 <
17
1P
#260000
07
0P
#265000
17
1P
#270000
07
0P
#275000
17
1P
#280000
07
0P
#285000
17
1P
#290000
07
0P
#295000
17
1P
#300000
07
0P
#305000
b1 ^
b0 T
b0 e
1]
b0 Y
1;
1R
b0 :
b0 Q
17
1P
b0 ~
b0 }
b11 >
#310000
07
0P
#315000
1U
1f
b10 ^
b1 _
0;
0R
17
1P
#320000
07
0P
#325000
0U
0f
b100 w
b10 _
1x
b0 s
17
1P
#330000
07
0P
#335000
b100 y
1k
1#
b0 j
b0 !
b0 ?
17
1P
#340000
07
0P
#345000
b101 w
1/
1A
17
1P
#350000
07
0P
#355000
b101 y
0k
0#
0/
0A
17
1P
#356000
b0 w
15
1I
b11011110101011010000000000000000 3
b11011110101011010000000000000000 G
b11011110101011010000000000000000 c
#360000
07
0P
#365000
b0 ^
b11011110101011010000000000000000 u
b11011110101011010000000000000000 N
1v
1O
1o
1(
0x
b0 y
17
1P
#370000
07
0P
#375000
0o
0(
0v
0O
b0 _
0]
b11011110101011010000000000000000 Z
b11011110101011010000000000000000 ,
1\
1.
05
0I
17
1P
#380000
07
0P
#385000
0\
0.
17
1P
#390000
07
0P
#395000
17
1P
#400000
07
0P
#405000
b1 ^
b100 T
b100 e
1]
b100 Y
1;
1R
b100 :
b100 Q
17
1P
b1 ~
#410000
07
0P
#415000
1U
1f
b10 ^
b1 _
0;
0R
17
1P
#420000
07
0P
#425000
0U
0f
b100 w
b10 _
1x
b100 s
17
1P
#430000
07
0P
#435000
b100 y
1k
1#
b100 j
b100 !
b100 ?
17
1P
#440000
07
0P
#445000
b101 w
1/
1A
17
1P
#450000
07
0P
#455000
b101 y
0k
0#
0/
0A
17
1P
#456000
b0 w
15
1I
b11011110101011010000000000000001 3
b11011110101011010000000000000001 G
b11011110101011010000000000000001 c
#460000
07
0P
#465000
b0 ^
b11011110101011010000000000000001 u
b11011110101011010000000000000001 N
1v
1O
1o
1(
0x
b0 y
17
1P
#470000
07
0P
#475000
0o
0(
0v
0O
b0 _
0]
b11011110101011010000000000000001 Z
b11011110101011010000000000000001 ,
1\
1.
05
0I
17
1P
#480000
07
0P
#485000
0\
0.
17
1P
#490000
07
0P
#495000
17
1P
#500000
07
0P
#505000
b1 ^
b1000 T
b1000 e
1]
b1000 Y
1;
1R
b1000 :
b1000 Q
17
1P
b10 ~
#510000
07
0P
#515000
1U
1f
b10 ^
b1 _
0;
0R
17
1P
#520000
07
0P
#525000
0U
0f
b100 w
b10 _
1x
b1000 s
17
1P
#530000
07
0P
#535000
b100 y
1k
1#
b1000 j
b1000 !
b1000 ?
17
1P
#540000
07
0P
#545000
b101 w
1/
1A
17
1P
#550000
07
0P
#555000
b101 y
0k
0#
0/
0A
17
1P
#556000
b0 w
15
1I
b11011110101011010000000000000010 3
b11011110101011010000000000000010 G
b11011110101011010000000000000010 c
#560000
07
0P
#565000
b0 ^
b11011110101011010000000000000010 u
b11011110101011010000000000000010 N
1v
1O
1o
1(
0x
b0 y
17
1P
#570000
07
0P
#575000
0o
0(
0v
0O
b0 _
0]
b11011110101011010000000000000010 Z
b11011110101011010000000000000010 ,
1\
1.
05
0I
17
1P
#580000
07
0P
#585000
0\
0.
17
1P
#590000
07
0P
#595000
17
1P
#600000
07
0P
#605000
b1 ^
b1100 T
b1100 e
1]
b1100 Y
1;
1R
b1100 :
b1100 Q
17
1P
b11 ~
#610000
07
0P
#615000
1U
1f
b10 ^
b1 _
0;
0R
17
1P
#620000
07
0P
#625000
0U
0f
b100 w
b10 _
1x
b1100 s
17
1P
#630000
07
0P
#635000
b100 y
1k
1#
b1100 j
b1100 !
b1100 ?
17
1P
#640000
07
0P
#645000
b101 w
1/
1A
17
1P
#650000
07
0P
#655000
b101 y
0k
0#
0/
0A
17
1P
#656000
b0 w
15
1I
b11011110101011010000000000000011 3
b11011110101011010000000000000011 G
b11011110101011010000000000000011 c
#660000
07
0P
#665000
b0 ^
b11011110101011010000000000000011 u
b11011110101011010000000000000011 N
1v
1O
1o
1(
0x
b0 y
17
1P
#670000
07
0P
#675000
0o
0(
0v
0O
b0 _
0]
b11011110101011010000000000000011 Z
b11011110101011010000000000000011 ,
1\
1.
05
0I
17
1P
#680000
07
0P
#685000
0\
0.
17
1P
#690000
07
0P
#695000
17
1P
#700000
07
0P
#705000
b1 ^
b10000 T
b10000 e
1]
b10000 Y
1;
1R
b10000 :
b10000 Q
17
1P
b100 ~
#710000
07
0P
#715000
1U
1f
b10 ^
b1 _
0;
0R
17
1P
#720000
07
0P
#725000
0U
0f
b100 w
b10 _
1x
b10000 s
17
1P
#730000
07
0P
#735000
b100 y
1k
1#
b10000 j
b10000 !
b10000 ?
17
1P
#740000
07
0P
#745000
b101 w
1/
1A
17
1P
#750000
07
0P
#755000
b101 y
0k
0#
0/
0A
17
1P
#756000
b0 w
15
1I
b11011110101011010000000000000100 3
b11011110101011010000000000000100 G
b11011110101011010000000000000100 c
#760000
07
0P
#765000
b0 ^
b11011110101011010000000000000100 u
b11011110101011010000000000000100 N
1v
1O
1o
1(
0x
b0 y
17
1P
#770000
07
0P
#775000
0o
0(
0v
0O
b0 _
0]
b11011110101011010000000000000100 Z
b11011110101011010000000000000100 ,
1\
1.
05
0I
17
1P
#780000
07
0P
#785000
0\
0.
17
1P
#790000
07
0P
#795000
17
1P
#800000
07
0P
#805000
17
1P
b11 <
b101 ~
#810000
07
0P
#815000
17
1P
#820000
07
0P
#825000
17
1P
#830000
07
0P
#835000
17
1P
#840000
07
0P
#845000
17
1P
#850000
07
0P
#855000
b1 ^
1]
1;
1R
17
1P
b100 >
#860000
07
0P
#865000
1U
1f
b10 ^
b1 _
b10100 :
b10100 Q
17
1P
#870000
07
0P
#875000
b100 w
0U
0f
1x
b10 _
0;
0R
17
1P
#880000
07
0P
#885000
1k
1#
b100 y
17
1P
#890000
07
0P
#895000
b101 w
1/
1A
17
1P
#900000
07
0P
#905000
0k
0#
b101 y
0/
0A
17
1P
#906000
b0 w
15
1I
#910000
07
0P
#915000
b0 ^
b0 y
0x
1o
1(
1v
1O
17
1P
#920000
07
0P
#925000
1\
1.
0]
b0 _
0v
0O
0o
0(
05
0I
17
1P
#930000
07
0P
#935000
0\
0.
b100 <
17
1P
#940000
07
0P
#945000
17
1P
#950000
07
0P
#955000
17
1P
#960000
07
0P
#965000
17
1P
#970000
07
0P
#975000
17
1P
#980000
07
0P
#985000
b0 T
b0 e
b0 Z
b0 ,
b0 Y
b0 u
b0 N
b0 j
b0 !
b0 ?
b0 |
b0 s
17
1P
0=
0S
b101 >
#990000
07
0P
#995000
1;
1R
b100000 :
b100000 Q
17
1P
#1000000
07
0P
#1005000
0;
0R
17
1P
#1010000
07
0P
#1015000
17
1P
#1020000
07
0P
#1025000
17
1P
#1030000
07
0P
#1035000
17
1P
1=
1S
#1040000
07
0P
#1045000
17
1P
#1050000
07
0P
#1055000
17
1P
#1060000
07
0P
#1065000
17
1P
#1070000
07
0P
#1075000
17
1P
#1080000
07
0P
#1085000
17
1P
b101 <
#1090000
07
0P
#1095000
17
1P
#1100000
07
0P
#1105000
17
1P
#1110000
07
0P
#1115000
17
1P
#1120000
07
0P
#1125000
17
1P
#1130000
07
0P
#1135000
17
1P
#1140000
07
0P
#1145000
17
1P
#1150000
07
0P
#1155000
17
1P
#1160000
07
0P
#1165000
17
1P
#1170000
07
0P
#1175000
17
1P
#1180000
07
0P
#1185000
17
1P
#1190000
07
0P
#1195000
17
1P
#1200000
07
0P
#1205000
17
1P
#1210000
07
0P
#1215000
17
1P
#1220000
07
0P
#1225000
17
1P
#1230000
07
0P
#1235000
17
1P
