// Seed: 3669248630
module module_0 (
    output uwire id_0,
    input  tri0  id_1
);
  parameter id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1
);
  parameter id_3 = -1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    output tri id_1,
    inout logic id_2,
    output supply1 id_3,
    output wor id_4,
    output tri id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri id_8,
    input supply0 id_9,
    input uwire id_10,
    output tri id_11,
    input tri1 id_12,
    output uwire id_13,
    input tri1 id_14
);
  wire id_16;
  always id_2 = #id_17 -1;
  assign id_11 = -1;
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_9
  );
  wire id_19;
endmodule
