

================================================================
== Vitis HLS Report for 'lab2_z1'
================================================================
* Date:           Sat Sep 30 02:50:51 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab2_z1
* Solution:       ex_sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  4.00 ns|  3.872 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        1|     1531|  4.000 ns|  6.124 us|    2|  1532|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_6_1  |        0|     1530|         6|          -|          -|  0 ~ 255|        no|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fact = alloca i32 1"   --->   Operation 8 'alloca' 'fact' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n" [./source/lab2_z1.cpp:3]   --->   Operation 14 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i8 %n_read" [./source/lab2_z1.cpp:6]   --->   Operation 15 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.11ns)   --->   "%add_ln6 = add i9 %zext_ln6, i9 1" [./source/lab2_z1.cpp:6]   --->   Operation 16 'add' 'add_ln6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln6 = store i9 1, i9 %i" [./source/lab2_z1.cpp:6]   --->   Operation 17 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln6 = store i32 1, i32 %fact" [./source/lab2_z1.cpp:6]   --->   Operation 18 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab2_z1.cpp:6]   --->   Operation 19 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [./source/lab2_z1.cpp:6]   --->   Operation 20 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i9 %i_2" [./source/lab2_z1.cpp:6]   --->   Operation 21 'zext' 'zext_ln6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.58ns)   --->   "%icmp_ln6 = icmp_eq  i9 %i_2, i9 %add_ln6" [./source/lab2_z1.cpp:6]   --->   Operation 22 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split, void %._crit_edge.loopexit" [./source/lab2_z1.cpp:6]   --->   Operation 24 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%fact_load = load i32 %fact" [./source/lab2_z1.cpp:9]   --->   Operation 25 'load' 'fact_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 26 [5/5] (3.87ns)   --->   "%fact_1 = mul i32 %zext_ln6_1, i32 %fact_load" [./source/lab2_z1.cpp:9]   --->   Operation 26 'mul' 'fact_1' <Predicate = (!icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.11ns)   --->   "%i_3 = add i9 %i_2, i9 1" [./source/lab2_z1.cpp:6]   --->   Operation 27 'add' 'i_3' <Predicate = (!icmp_ln6)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%fact_load_1 = load i32 %fact" [./source/lab2_z1.cpp:11]   --->   Operation 28 'load' 'fact_load_1' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln11 = ret i32 %fact_load_1" [./source/lab2_z1.cpp:11]   --->   Operation 29 'ret' 'ret_ln11' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 30 [4/5] (3.87ns)   --->   "%fact_1 = mul i32 %zext_ln6_1, i32 %fact_load" [./source/lab2_z1.cpp:9]   --->   Operation 30 'mul' 'fact_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln6 = store i9 %i_3, i9 %i" [./source/lab2_z1.cpp:6]   --->   Operation 31 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 32 [3/5] (3.87ns)   --->   "%fact_1 = mul i32 %zext_ln6_1, i32 %fact_load" [./source/lab2_z1.cpp:9]   --->   Operation 32 'mul' 'fact_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 33 [2/5] (3.87ns)   --->   "%fact_1 = mul i32 %zext_ln6_1, i32 %fact_load" [./source/lab2_z1.cpp:9]   --->   Operation 33 'mul' 'fact_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 34 [1/5] (3.87ns)   --->   "%fact_1 = mul i32 %zext_ln6_1, i32 %fact_load" [./source/lab2_z1.cpp:9]   --->   Operation 34 'mul' 'fact_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.61>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab2_z1.cpp:5]   --->   Operation 35 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln9 = store i32 %fact_1, i32 %fact" [./source/lab2_z1.cpp:9]   --->   Operation 36 'store' 'store_ln9' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1ns.

 <State 1>: 2.12ns
The critical path consists of the following:
	wire read operation ('n', ./source/lab2_z1.cpp:3) on port 'n' (./source/lab2_z1.cpp:3) [8]  (0 ns)
	'add' operation ('add_ln6', ./source/lab2_z1.cpp:6) [10]  (2.12 ns)

 <State 2>: 3.87ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab2_z1.cpp:6) on local variable 'i' [15]  (0 ns)
	'mul' operation ('fact', ./source/lab2_z1.cpp:9) [23]  (3.87 ns)

 <State 3>: 3.87ns
The critical path consists of the following:
	'mul' operation ('fact', ./source/lab2_z1.cpp:9) [23]  (3.87 ns)

 <State 4>: 3.87ns
The critical path consists of the following:
	'mul' operation ('fact', ./source/lab2_z1.cpp:9) [23]  (3.87 ns)

 <State 5>: 3.87ns
The critical path consists of the following:
	'mul' operation ('fact', ./source/lab2_z1.cpp:9) [23]  (3.87 ns)

 <State 6>: 3.87ns
The critical path consists of the following:
	'mul' operation ('fact', ./source/lab2_z1.cpp:9) [23]  (3.87 ns)

 <State 7>: 1.61ns
The critical path consists of the following:
	'store' operation ('store_ln9', ./source/lab2_z1.cpp:9) of variable 'fact', ./source/lab2_z1.cpp:9 on local variable 'fact' [26]  (1.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
