$date
	Tue Aug 27 21:19:34 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! o_out $end
$var reg 1 " n_in $end
$var reg 1 # r_in $end
$var reg 1 $ u_in $end
$scope module box $end
$var wire 1 ! b $end
$var wire 1 " g $end
$var wire 1 $ r $end
$var wire 1 # t $end
$var wire 1 % w01 $end
$var wire 1 & w02 $end
$var wire 1 ' w03 $end
$var wire 1 ( w04 $end
$var wire 1 ) w11 $end
$var wire 1 * w23 $end
$var wire 1 + w28 $end
$var wire 1 , w35 $end
$var wire 1 - w44 $end
$var wire 1 . w45 $end
$var wire 1 / w55 $end
$var wire 1 0 w80 $end
$var wire 1 1 w81 $end
$var wire 1 2 w86 $end
$var wire 1 3 w88 $end
$var wire 1 4 w89 $end
$var wire 1 5 w92 $end
$var wire 1 6 w94 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
06
05
04
13
12
01
10
1/
0.
1-
0,
0+
1*
1)
1(
1'
0&
1%
0$
0#
0"
0!
$end
#10
03
0%
15
11
0'
1#
#20
1!
1&
1+
1.
13
1(
1%
16
02
05
01
1'
0/
0-
0#
1$
#30
0!
0&
0+
0.
0%
04
06
11
0'
1#
#40
1!
1&
1+
1.
1%
1,
01
1'
1/
00
1-
12
0)
0*
0#
0$
1"
#50
03
15
0'
1#
#60
0&
0+
0!
0.
13
1(
0,
05
1'
0/
10
0-
0#
1$
#70
03
0%
15
11
0'
1#
#80
