# L1-L2-Cache-Controller
Implementation of an L1 and L2 cache controller in Verilog.  It is designed to be simulated using Icarus Verilog (iverilog) and GTKWave.
