################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2026/02/07 10:09:03)
# requested at line 3 in /home/angel/designs/P_FEC_ASIC/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

+incdir+source/desing

### AUTOCONFIG ERROR: Unresolved includes
# The following includes could not be resolved:
#`include "tb_macros.vh" in crc_tb.sv (/home/angel/designs/P_FEC_ASIC/source/testbench/crc_tb.sv)
#`include "tb_macros.vh" in decoder_tb.sv (/home/angel/designs/P_FEC_ASIC/source/testbench/decoder_tb.sv)
#`include "tb_macros.vh" in ef_spi_tb.v (/home/angel/designs/P_FEC_ASIC/source/testbench/ef_spi_tb.v)
#`include "spi.sv" in ef_spi_tb.v (/home/angel/designs/P_FEC_ASIC/source/testbench/ef_spi_tb.v)
#`include "tb_macros.vh" in ef_uart_tb.sv (/home/angel/designs/P_FEC_ASIC/source/testbench/ef_uart_tb.sv)
#`include "tb_macros.vh" in encoder_tb.sv (/home/angel/designs/P_FEC_ASIC/source/testbench/encoder_tb.sv)
#`include "tb_macros.vh" in fec_tb.sv (/home/angel/designs/P_FEC_ASIC/source/testbench/fec_tb.sv)
#`include "tb_macros.vh" in fec_top_tb.sv (/home/angel/designs/P_FEC_ASIC/source/testbench/fec_top_tb.sv)
#`include "tb_macros.vh" in serializer_tb.sv (/home/angel/designs/P_FEC_ASIC/source/testbench/serializer_tb.sv)
#`include "deser.v" in serializer_tb.sv (/home/angel/designs/P_FEC_ASIC/source/testbench/serializer_tb.sv)

### AUTOCONFIG WARNING: Missing macro definitions
# The following macros are used but not defined:
# +define+SPI_CLK_DIV

# Available `ifdef / `ifndef controls:
# +define+CLKG_SKY130_HD
# +define+PRINT_LICENSE
# +define+USE_POWER_PINS

source/desing/ul_fec.sv
source/desing/fec_top.sv
source/desing/dl_fec.sv
source/desing/dl_ctrl.sv
source/testbench/fec_top_tb.sv
source/testbench/testbench.sv
source/testbench/ef_spi_tb.v
source/testbench/crc_tb.sv
source/testbench/decoder_tb.sv
source/testbench/ef_uart_tb.sv
source/testbench/encoder_tb.sv
source/testbench/serializer_tb.sv
source/testbench/fec_tb.sv
openlane2/runs/RUN_2026-01-28_19-22-18/tmp/53cd24e89b824e76bc15474edb3f9073.bb.v
openlane2/runs/RUN_2026-01-28_20-50-48/tmp/c63849f800ae41a3969efb4a8cb34198.bb.v
openlane2/runs/RUN_2026-01-28_20-58-45/tmp/d06b1c2dc8f94ce5857be95cf646fe84.bb.v
openlane2/runs/RUN_2026-01-28_22-03-08/tmp/7094f51031e94f0eb4335880b4480643.bb.v
openlane2/runs/RUN_2026-01-28_23-16-41/tmp/04aa34cf1935441bb602ec65c804324c.bb.v
openlane2/runs/RUN_2026-01-28_23-20-26/tmp/b3b6da0127134cfca330be7d26d4d229.bb.v
openlane2/runs/RUN_2026-01-28_23-32-44/tmp/9f1e74bd3b214fa4b1331d5ac57297a1.bb.v
openlane2/runs/RUN_2026-01-29_18-46-35/tmp/a872a01a5a864d5abb3528a8f3f7f324.bb.v
openlane2/runs/RUN_2026-01-29_19-49-06/tmp/b6f8b77de44e4b34b19bab0f79dca2d4.bb.v
openlane2/runs/RUN_2026-01-31_20-46-18/tmp/895ca7f9ea074078929cf40ecb3ea27e.bb.v
openlane2/runs/RUN_2026-01-31_22-54-10/tmp/2a3b325408364fffb97a4c21090537ae.bb.v
source/desing/deser.sv
source/desing/fec_fsm.sv
source/desing/packet.sv
source/desing/reg_cfg.sv
source/desing/training.sv
source/desing/ul_mon.sv

