read_verilog ../top.v
proc
techmap -extern
synth
write_verilog synth.v
