From 1dcc7058e820e64d89a20d2a2d81d526635ebe63 Mon Sep 17 00:00:00 2001
From: Sandy Huang <hjc@rock-chips.com>
Date: Fri, 18 Jan 2019 16:10:48 +0800
Subject: [PATCH] phy/rockchip: mipi-dphy: set default vod as max range for
 mipi cts

Change-Id: I9788d9afa9526f8b1a0c5ebd59ef70746e75f3bf
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
---
 drivers/phy/rockchip/phy-rockchip-inno-mipi-dphy.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/drivers/phy/rockchip/phy-rockchip-inno-mipi-dphy.c b/drivers/phy/rockchip/phy-rockchip-inno-mipi-dphy.c
index b2ee0020ecf4..652878dc6443 100644
--- a/drivers/phy/rockchip/phy-rockchip-inno-mipi-dphy.c
+++ b/drivers/phy/rockchip/phy-rockchip-inno-mipi-dphy.c
@@ -104,6 +104,10 @@
 /* Analog Register Part: reg0b */
 #define CLOCK_LANE_VOD_RANGE_SET_MASK	GENMASK(3, 0)
 #define CLOCK_LANE_VOD_RANGE_SET(x)	UPDATE(x, 3, 0)
+#define VOD_MIN_RANGE			0x1
+#define VOD_MID_RANGE			0x3
+#define VOD_BIG_RANGE			0x7
+#define VOD_MAX_RANGE			0xf
 /* Analog Register Part: reg11 */
 #define DATA_SAMPLE_PHASE_SET_MASK	GENMASK(7, 6)
 #define DATA_SAMPLE_PHASE_SET(x)	UPDATE(x, 7, 6)
@@ -354,6 +358,9 @@ static void inno_mipi_dphy_pll_enable(struct inno_mipi_dphy *inno)
 			 REG_FBDIV_LO_MASK, REG_FBDIV_LO(inno->pll.fbdiv));
 	inno_update_bits(inno, REGISTER_PART_ANALOG, 0x08,
 			 PLL_POST_DIV_ENABLE_MASK, PLL_POST_DIV_ENABLE);
+	inno_update_bits(inno, REGISTER_PART_ANALOG, 0x0b,
+			 CLOCK_LANE_VOD_RANGE_SET_MASK,
+			 CLOCK_LANE_VOD_RANGE_SET(VOD_MAX_RANGE));
 	inno_update_bits(inno, REGISTER_PART_ANALOG, 0x01,
 			 REG_LDOPD_MASK | REG_PLLPD_MASK,
 			 REG_LDOPD_POWER_ON | REG_PLLPD_POWER_ON);
-- 
2.35.3

