D:/Git/VHDL/Coursework/tb_files/run_sim1.do {0 {vcom -work work -2002 -explicit D:/Git/VHDL/Coursework/tb_files/run_sim1.do
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
** Error: D:/Git/VHDL/Coursework/tb_files/run_sim1.do(2): near "vdel": syntax error

} {4.0 5.0} {}}
