TASK-5
***Observing waveform using RISC-V Core Verilog netlist and testbench for functional simulation experiment.***

### These are the following steps to perform simulation.

