-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Thu Jan  2 11:38:54 2025
-- Host        : DESKTOP-U3T2UJ9 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ MQFU_AXI4_Lite_IP_sim_netlist.vhdl
-- Design      : MQFU_AXI4_Lite_IP
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MQFU_AXI4_Lite_IP_v1_0_S_AXI is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    start : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axi_rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axi_rdata_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axi_rdata_reg[2]_0\ : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MQFU_AXI4_Lite_IP_v1_0_S_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MQFU_AXI4_Lite_IP_v1_0_S_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal enable : STD_LOGIC;
  signal enable_i_1_n_0 : STD_LOGIC;
  signal enable_i_2_n_0 : STD_LOGIC;
  signal int_en_i_1_n_0 : STD_LOGIC;
  signal int_en_reg_n_0 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  signal \^start\ : STD_LOGIC;
  signal start_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of enable_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_en_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \slv_reg1[31]_i_2\ : label is "soft_lutpair0";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  p_0_in <= \^p_0_in\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  start <= \^start\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8CCC8CCC8CCC"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => aw_en_reg_n_0,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \^p_0_in\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_arready0,
      D => s_axi_araddr(0),
      Q => sel0(0),
      R => \^p_0_in\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_arready0,
      D => s_axi_araddr(1),
      Q => sel0(1),
      R => \^p_0_in\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_arready0,
      D => s_axi_araddr(2),
      Q => sel0(2),
      R => \^p_0_in\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_arready0,
      D => s_axi_araddr(3),
      Q => sel0(3),
      R => \^p_0_in\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => \^p_0_in\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_awready0,
      D => s_axi_awaddr(0),
      Q => \p_0_in__0\(0),
      R => \^p_0_in\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_awready0,
      D => s_axi_awaddr(1),
      Q => \p_0_in__0\(1),
      R => \^p_0_in\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_awready0,
      D => s_axi_awaddr(2),
      Q => \p_0_in__0\(2),
      R => \^p_0_in\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_awready0,
      D => s_axi_awaddr(3),
      Q => \p_0_in__0\(3),
      R => \^p_0_in\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^p_0_in\
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => \^p_0_in\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_wready\,
      I2 => \^s_axi_awready\,
      I3 => s_axi_wvalid,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => \^p_0_in\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[0]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[0]_i_4_n_0\,
      O => reg_data_out(0)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(0),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(0),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(0),
      I5 => sel0(2),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(0),
      I1 => \slv_reg6_reg_n_0_[0]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[0]\,
      I1 => \slv_reg2_reg_n_0_[0]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => enable,
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[10]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[10]_i_4_n_0\,
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(10),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(10),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(10),
      I5 => sel0(2),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(10),
      I1 => \slv_reg6_reg_n_0_[10]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[10]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[10]\,
      I1 => \slv_reg2_reg_n_0_[10]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[11]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[11]_i_4_n_0\,
      O => reg_data_out(11)
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(11),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(11),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(11),
      I5 => sel0(2),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(11),
      I1 => \slv_reg6_reg_n_0_[11]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[11]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[11]\,
      I1 => \slv_reg2_reg_n_0_[11]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[12]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[12]_i_4_n_0\,
      O => reg_data_out(12)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(12),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(12),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(12),
      I5 => sel0(2),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(12),
      I1 => \slv_reg6_reg_n_0_[12]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[12]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[12]\,
      I1 => \slv_reg2_reg_n_0_[12]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[13]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[13]_i_4_n_0\,
      O => reg_data_out(13)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(13),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(13),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(13),
      I5 => sel0(2),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(13),
      I1 => \slv_reg6_reg_n_0_[13]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[13]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[13]\,
      I1 => \slv_reg2_reg_n_0_[13]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[14]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[14]_i_4_n_0\,
      O => reg_data_out(14)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(14),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(14),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(14),
      I5 => sel0(2),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(14),
      I1 => \slv_reg6_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[14]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[14]\,
      I1 => \slv_reg2_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[15]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[15]_i_4_n_0\,
      O => reg_data_out(15)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(15),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(15),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(15),
      I5 => sel0(2),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(15),
      I1 => \slv_reg6_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[15]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[15]\,
      I1 => \slv_reg2_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[16]_i_1_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[16]\,
      I1 => \slv_reg2_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[16]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[16]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[17]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[17]_i_1_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[17]\,
      I1 => \slv_reg2_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[17]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[17]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[18]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[18]_i_1_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[18]\,
      I1 => \slv_reg2_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[18]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[18]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[19]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[19]_i_1_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[19]\,
      I1 => \slv_reg2_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[19]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[19]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[1]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[1]_i_4_n_0\,
      O => reg_data_out(1)
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(1),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(1),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(1),
      I5 => sel0(2),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(1),
      I1 => \slv_reg6_reg_n_0_[1]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[1]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[1]\,
      I1 => \slv_reg2_reg_n_0_[1]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[1]\,
      I4 => sel0(0),
      I5 => \^start\,
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[20]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[20]_i_1_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[20]\,
      I1 => \slv_reg2_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[20]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[20]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[21]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[21]_i_1_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[21]\,
      I1 => \slv_reg2_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[21]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[21]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[22]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[22]_i_1_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[22]\,
      I1 => \slv_reg2_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[22]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[22]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[23]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[23]_i_1_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[23]\,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[23]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[23]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[24]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[24]_i_1_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[24]\,
      I1 => \slv_reg2_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[24]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[24]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[25]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[25]_i_1_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[25]\,
      I1 => \slv_reg2_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[25]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[25]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[26]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[26]_i_1_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[26]\,
      I1 => \slv_reg2_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[26]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[26]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[27]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[27]_i_1_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[27]\,
      I1 => \slv_reg2_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[27]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[27]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[28]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[28]_i_1_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[28]\,
      I1 => \slv_reg2_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[28]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[28]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[29]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[29]_i_1_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[29]\,
      I1 => \slv_reg2_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[29]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[29]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[2]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[2]_i_4_n_0\,
      O => reg_data_out(2)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(2),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(2),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(2),
      I5 => sel0(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(2),
      I1 => \slv_reg6_reg_n_0_[2]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[2]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[2]\,
      I1 => \slv_reg2_reg_n_0_[2]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[2]\,
      I4 => sel0(0),
      I5 => \axi_rdata_reg[2]_0\,
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[30]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[30]_i_1_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[30]\,
      I1 => \slv_reg2_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[30]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[30]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_arvalid,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[31]_i_4_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[31]\,
      I1 => \slv_reg2_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg6_reg_n_0_[31]\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[31]\,
      I3 => sel0(0),
      I4 => \slv_reg4_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[3]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[3]_i_4_n_0\,
      O => reg_data_out(3)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(3),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(3),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(3),
      I5 => sel0(2),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(3),
      I1 => \slv_reg6_reg_n_0_[3]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[3]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[3]\,
      I1 => \slv_reg2_reg_n_0_[3]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[3]\,
      I4 => sel0(0),
      I5 => int_en_reg_n_0,
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[4]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[4]_i_4_n_0\,
      O => reg_data_out(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(4),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(4),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(4),
      I5 => sel0(2),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(4),
      I1 => \slv_reg6_reg_n_0_[4]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[4]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[4]\,
      I1 => \slv_reg2_reg_n_0_[4]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[5]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[5]_i_4_n_0\,
      O => reg_data_out(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(5),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(5),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(5),
      I5 => sel0(2),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(5),
      I1 => \slv_reg6_reg_n_0_[5]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[5]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[5]\,
      I1 => \slv_reg2_reg_n_0_[5]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[6]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[6]_i_4_n_0\,
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(6),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(6),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(6),
      I5 => sel0(2),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(6),
      I1 => \slv_reg6_reg_n_0_[6]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[6]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[6]\,
      I1 => \slv_reg2_reg_n_0_[6]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[7]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[7]_i_4_n_0\,
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(7),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(7),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(7),
      I5 => sel0(2),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(7),
      I1 => \slv_reg6_reg_n_0_[7]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[7]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[7]\,
      I1 => \slv_reg2_reg_n_0_[7]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[8]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[8]_i_4_n_0\,
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(8),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(8),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(8),
      I5 => sel0(2),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(8),
      I1 => \slv_reg6_reg_n_0_[8]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[8]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[8]\,
      I1 => \slv_reg2_reg_n_0_[8]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[9]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[9]_i_4_n_0\,
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(9),
      I1 => sel0(0),
      I2 => \axi_rdata_reg[15]_0\(9),
      I3 => sel0(1),
      I4 => \axi_rdata_reg[15]_1\(9),
      I5 => sel0(2),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_2\(9),
      I1 => \slv_reg6_reg_n_0_[9]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[9]\,
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[9]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg1_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s_axi_rdata(0),
      R => \^p_0_in\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s_axi_rdata(10),
      R => \^p_0_in\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s_axi_rdata(11),
      R => \^p_0_in\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s_axi_rdata(12),
      R => \^p_0_in\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s_axi_rdata(13),
      R => \^p_0_in\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s_axi_rdata(14),
      R => \^p_0_in\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s_axi_rdata(15),
      R => \^p_0_in\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[16]_i_1_n_0\,
      Q => s_axi_rdata(16),
      R => \^p_0_in\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[17]_i_1_n_0\,
      Q => s_axi_rdata(17),
      R => \^p_0_in\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[18]_i_1_n_0\,
      Q => s_axi_rdata(18),
      R => \^p_0_in\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[19]_i_1_n_0\,
      Q => s_axi_rdata(19),
      R => \^p_0_in\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s_axi_rdata(1),
      R => \^p_0_in\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[20]_i_1_n_0\,
      Q => s_axi_rdata(20),
      R => \^p_0_in\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[21]_i_1_n_0\,
      Q => s_axi_rdata(21),
      R => \^p_0_in\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[22]_i_1_n_0\,
      Q => s_axi_rdata(22),
      R => \^p_0_in\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[23]_i_1_n_0\,
      Q => s_axi_rdata(23),
      R => \^p_0_in\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[24]_i_1_n_0\,
      Q => s_axi_rdata(24),
      R => \^p_0_in\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[25]_i_1_n_0\,
      Q => s_axi_rdata(25),
      R => \^p_0_in\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[26]_i_1_n_0\,
      Q => s_axi_rdata(26),
      R => \^p_0_in\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[27]_i_1_n_0\,
      Q => s_axi_rdata(27),
      R => \^p_0_in\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[28]_i_1_n_0\,
      Q => s_axi_rdata(28),
      R => \^p_0_in\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[29]_i_1_n_0\,
      Q => s_axi_rdata(29),
      R => \^p_0_in\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s_axi_rdata(2),
      R => \^p_0_in\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[30]_i_1_n_0\,
      Q => s_axi_rdata(30),
      R => \^p_0_in\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[31]_i_2_n_0\,
      Q => s_axi_rdata(31),
      R => \^p_0_in\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s_axi_rdata(3),
      R => \^p_0_in\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s_axi_rdata(4),
      R => \^p_0_in\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s_axi_rdata(5),
      R => \^p_0_in\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s_axi_rdata(6),
      R => \^p_0_in\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s_axi_rdata(7),
      R => \^p_0_in\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s_axi_rdata(8),
      R => \^p_0_in\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s_axi_rdata(9),
      R => \^p_0_in\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => \^p_0_in\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => \^p_0_in\
    );
enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => enable_i_2_n_0,
      I2 => enable,
      O => enable_i_1_n_0
    );
enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \p_0_in__0\(3),
      I1 => \p_0_in__0\(1),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(2),
      I4 => slv_reg_wren,
      I5 => s_axi_aresetn,
      O => enable_i_2_n_0
    );
enable_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => enable_i_1_n_0,
      Q => enable,
      R => '0'
    );
int_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => enable_i_2_n_0,
      I2 => int_en_reg_n_0,
      O => int_en_i_1_n_0
    );
int_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int_en_i_1_n_0,
      Q => int_en_reg_n_0,
      R => '0'
    );
rst_n_madgwick_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => enable,
      O => s_axi_aresetn_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(0),
      I3 => s_axi_wstrb(1),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(2),
      O => p_1_in(15)
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(0),
      I3 => s_axi_wstrb(2),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(2),
      O => p_1_in(23)
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(0),
      I3 => s_axi_wstrb(3),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(2),
      O => p_1_in(31)
    );
\slv_reg1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_wready\,
      I2 => \^s_axi_awready\,
      I3 => s_axi_wvalid,
      O => slv_reg_wren
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(0),
      I3 => s_axi_wstrb(0),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(2),
      O => p_1_in(7)
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(0),
      Q => \slv_reg1_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(10),
      Q => \slv_reg1_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(11),
      Q => \slv_reg1_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(12),
      Q => \slv_reg1_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(13),
      Q => \slv_reg1_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(14),
      Q => \slv_reg1_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(15),
      Q => \slv_reg1_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(16),
      Q => \slv_reg1_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(17),
      Q => \slv_reg1_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(18),
      Q => \slv_reg1_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(19),
      Q => \slv_reg1_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(1),
      Q => \slv_reg1_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(20),
      Q => \slv_reg1_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(21),
      Q => \slv_reg1_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(22),
      Q => \slv_reg1_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(23),
      Q => \slv_reg1_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(24),
      Q => \slv_reg1_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(25),
      Q => \slv_reg1_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(26),
      Q => \slv_reg1_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(27),
      Q => \slv_reg1_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(28),
      Q => \slv_reg1_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(29),
      Q => \slv_reg1_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(2),
      Q => \slv_reg1_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(30),
      Q => \slv_reg1_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(31),
      Q => \slv_reg1_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(3),
      Q => \slv_reg1_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(4),
      Q => \slv_reg1_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(5),
      Q => \slv_reg1_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(6),
      Q => \slv_reg1_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(7),
      Q => \slv_reg1_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(8),
      Q => \slv_reg1_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(9),
      Q => \slv_reg1_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(1),
      I3 => s_axi_wstrb(1),
      I4 => \p_0_in__0\(0),
      I5 => \p_0_in__0\(2),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(1),
      I3 => s_axi_wstrb(2),
      I4 => \p_0_in__0\(0),
      I5 => \p_0_in__0\(2),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(1),
      I3 => s_axi_wstrb(3),
      I4 => \p_0_in__0\(0),
      I5 => \p_0_in__0\(2),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(1),
      I3 => s_axi_wstrb(0),
      I4 => \p_0_in__0\(0),
      I5 => \p_0_in__0\(2),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \slv_reg2_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => \slv_reg2_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => \slv_reg2_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => \slv_reg2_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => \slv_reg2_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => \slv_reg2_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => \slv_reg2_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \slv_reg2_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \slv_reg2_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \slv_reg2_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \slv_reg2_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \slv_reg2_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \slv_reg2_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \slv_reg2_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \slv_reg2_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \slv_reg2_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => \slv_reg2_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => \slv_reg2_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \slv_reg2_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => \slv_reg2_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => \slv_reg2_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => \slv_reg2_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => \slv_reg2_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => \slv_reg2_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => s_axi_wstrb(1),
      I3 => \p_0_in__0\(0),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(2),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => s_axi_wstrb(2),
      I3 => \p_0_in__0\(0),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => s_axi_wstrb(3),
      I3 => \p_0_in__0\(0),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(2),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => s_axi_wstrb(0),
      I3 => \p_0_in__0\(0),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(2),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \slv_reg3_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => \slv_reg3_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => \slv_reg3_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => \slv_reg3_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => \slv_reg3_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => \slv_reg3_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => \slv_reg3_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \slv_reg3_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \slv_reg3_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \slv_reg3_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \slv_reg3_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \slv_reg3_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \slv_reg3_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \slv_reg3_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \slv_reg3_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \slv_reg3_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \slv_reg3_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \slv_reg3_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \slv_reg3_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \slv_reg3_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \slv_reg3_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \slv_reg3_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => \slv_reg3_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => \slv_reg3_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => \slv_reg3_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => \slv_reg3_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \slv_reg3_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => \slv_reg3_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => \slv_reg3_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => \slv_reg3_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => \slv_reg3_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => \slv_reg3_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => s_axi_wstrb(1),
      I3 => \p_0_in__0\(2),
      I4 => \p_0_in__0\(0),
      I5 => \p_0_in__0\(1),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => s_axi_wstrb(2),
      I3 => \p_0_in__0\(2),
      I4 => \p_0_in__0\(0),
      I5 => \p_0_in__0\(1),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => s_axi_wstrb(3),
      I3 => \p_0_in__0\(2),
      I4 => \p_0_in__0\(0),
      I5 => \p_0_in__0\(1),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => s_axi_wstrb(0),
      I3 => \p_0_in__0\(2),
      I4 => \p_0_in__0\(0),
      I5 => \p_0_in__0\(1),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \slv_reg4_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => \slv_reg4_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => \slv_reg4_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => \slv_reg4_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => \slv_reg4_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => \slv_reg4_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => \slv_reg4_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \slv_reg4_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \slv_reg4_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \slv_reg4_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \slv_reg4_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \slv_reg4_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \slv_reg4_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \slv_reg4_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \slv_reg4_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \slv_reg4_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \slv_reg4_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \slv_reg4_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \slv_reg4_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \slv_reg4_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \slv_reg4_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \slv_reg4_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => \slv_reg4_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => \slv_reg4_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => \slv_reg4_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => \slv_reg4_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \slv_reg4_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => \slv_reg4_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => \slv_reg4_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => \slv_reg4_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => \slv_reg4_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => \slv_reg4_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(2),
      I3 => \p_0_in__0\(0),
      I4 => s_axi_wstrb(1),
      I5 => \p_0_in__0\(1),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(2),
      I3 => \p_0_in__0\(0),
      I4 => s_axi_wstrb(2),
      I5 => \p_0_in__0\(1),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(2),
      I3 => \p_0_in__0\(0),
      I4 => s_axi_wstrb(3),
      I5 => \p_0_in__0\(1),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(2),
      I3 => \p_0_in__0\(0),
      I4 => s_axi_wstrb(0),
      I5 => \p_0_in__0\(1),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \slv_reg5_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => \slv_reg5_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => \slv_reg5_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => \slv_reg5_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => \slv_reg5_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => \slv_reg5_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => \slv_reg5_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \slv_reg5_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \slv_reg5_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \slv_reg5_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \slv_reg5_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \slv_reg5_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \slv_reg5_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \slv_reg5_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \slv_reg5_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \slv_reg5_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \slv_reg5_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \slv_reg5_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \slv_reg5_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \slv_reg5_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \slv_reg5_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \slv_reg5_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => \slv_reg5_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => \slv_reg5_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => \slv_reg5_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => \slv_reg5_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \slv_reg5_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => \slv_reg5_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => \slv_reg5_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => \slv_reg5_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => \slv_reg5_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => \slv_reg5_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(2),
      I3 => s_axi_wstrb(1),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(0),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(2),
      I3 => s_axi_wstrb(2),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(0),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(2),
      I3 => s_axi_wstrb(3),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(0),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(3),
      I2 => \p_0_in__0\(2),
      I3 => s_axi_wstrb(0),
      I4 => \p_0_in__0\(1),
      I5 => \p_0_in__0\(0),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \slv_reg6_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => \slv_reg6_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => \slv_reg6_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => \slv_reg6_reg_n_0_[12]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => \slv_reg6_reg_n_0_[13]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => \slv_reg6_reg_n_0_[14]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => \slv_reg6_reg_n_0_[15]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \slv_reg6_reg_n_0_[16]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \slv_reg6_reg_n_0_[17]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \slv_reg6_reg_n_0_[18]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \slv_reg6_reg_n_0_[19]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \slv_reg6_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \slv_reg6_reg_n_0_[20]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \slv_reg6_reg_n_0_[21]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \slv_reg6_reg_n_0_[22]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \slv_reg6_reg_n_0_[23]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \slv_reg6_reg_n_0_[24]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \slv_reg6_reg_n_0_[25]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \slv_reg6_reg_n_0_[26]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \slv_reg6_reg_n_0_[27]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \slv_reg6_reg_n_0_[28]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \slv_reg6_reg_n_0_[29]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => \slv_reg6_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => \slv_reg6_reg_n_0_[30]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => \slv_reg6_reg_n_0_[31]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => \slv_reg6_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \slv_reg6_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => \slv_reg6_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => \slv_reg6_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => \slv_reg6_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => \slv_reg6_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => \slv_reg6_reg_n_0_[9]\,
      R => \^p_0_in\
    );
start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => enable_i_2_n_0,
      I2 => \^start\,
      O => start_i_1_n_0
    );
start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start_i_1_n_0,
      Q => \^start\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \A_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \data_in_singleToFix_reg[27]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[27]_0\ : out STD_LOGIC;
    valid_in_invSqrtAccNorm_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_in_singleToFix_reg[24]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_1\ : out STD_LOGIC;
    \A1_i_53__0_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[17]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_3\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_4\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_5\ : out STD_LOGIC;
    \data_in_singleToFix_reg[14]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[13]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[12]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[10]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[21]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_6\ : out STD_LOGIC;
    \data_in_singleToFix_reg[22]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[18]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[18]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[19]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    y_rounded : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    acc_norm_mag_sqr_rounded : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \A1_i_47__0_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \A1_i_44__0_0\ : in STD_LOGIC;
    \i__carry__5_i_20\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__6\ : in STD_LOGIC;
    \A1_i_61__0_0\ : in STD_LOGIC;
    \A1_i_60__0_0\ : in STD_LOGIC;
    \i__carry__4_i_3__0\ : in STD_LOGIC;
    fixed_point_value5 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \A1_i_54__0_0\ : in STD_LOGIC;
    start_newt_raph_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rst_n_madgwick : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    y_temp0_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    y_temp0_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    y_temp0_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    A1_0 : in STD_LOGIC;
    A1_1 : in STD_LOGIC;
    \A1_i_47__0_1\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__6_0\ : in STD_LOGIC;
    A1_2 : in STD_LOGIC;
    A1_3 : in STD_LOGIC;
    A1_4 : in STD_LOGIC;
    \i__carry__4_i_11__0\ : in STD_LOGIC;
    \i__carry__4_i_11__0_0\ : in STD_LOGIC;
    \i__carry__5_i_3__0\ : in STD_LOGIC;
    \i__carry__3_i_3\ : in STD_LOGIC;
    \A1_i_52__0\ : in STD_LOGIC;
    \A1_i_52__0_0\ : in STD_LOGIC;
    \A1_i_27__0_0\ : in STD_LOGIC;
    \A1_i_27__0_1\ : in STD_LOGIC;
    \A1_i_27__0_2\ : in STD_LOGIC;
    \A1_i_53__0_1\ : in STD_LOGIC;
    \A1_i_53__0_2\ : in STD_LOGIC;
    \A1_i_53__0_3\ : in STD_LOGIC;
    \A1_i_53__0_4\ : in STD_LOGIC;
    \A1_i_51__0\ : in STD_LOGIC;
    \A1_i_51__0_0\ : in STD_LOGIC;
    \A1_i_51__0_1\ : in STD_LOGIC;
    \A1_i_51__0_2\ : in STD_LOGIC;
    \i__carry_i_4__0\ : in STD_LOGIC;
    \A1_i_51__0_3\ : in STD_LOGIC;
    \A1_i_51__0_4\ : in STD_LOGIC;
    \A1_i_51__0_5\ : in STD_LOGIC;
    \A1_i_51__0_6\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__6_1\ : in STD_LOGIC;
    \i__carry__4_i_13__0\ : in STD_LOGIC;
    \i__carry__4_i_13__0_0\ : in STD_LOGIC;
    \A1_i_63__0_0\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__6_2\ : in STD_LOGIC;
    \i__carry__4_i_13__0_1\ : in STD_LOGIC;
    \A1_i_52__0_1\ : in STD_LOGIC;
    \A1_i_52__0_2\ : in STD_LOGIC;
    \A1_i_52__0_3\ : in STD_LOGIC;
    \A1_i_52__0_4\ : in STD_LOGIC;
    \i__carry__2_i_28\ : in STD_LOGIC;
    \i__carry__2_i_28_0\ : in STD_LOGIC;
    \i__carry__2_i_28_1\ : in STD_LOGIC;
    \i__carry__2_i_30\ : in STD_LOGIC;
    \i__carry__2_i_30_0\ : in STD_LOGIC;
    \A1_i_59__0_0\ : in STD_LOGIC;
    \A1_i_77__0_0\ : in STD_LOGIC;
    \A1_i_28__0\ : in STD_LOGIC;
    \A1_i_28__0_0\ : in STD_LOGIC;
    \A1_i_28__0_1\ : in STD_LOGIC;
    \A1_i_54__0_1\ : in STD_LOGIC;
    \A1_i_54__0_2\ : in STD_LOGIC;
    \A1_i_72__0_0\ : in STD_LOGIC;
    \A1_i_72__0_1\ : in STD_LOGIC;
    \A1_i_55__0_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson is
  signal \/i__n_0\ : STD_LOGIC;
  signal A : STD_LOGIC;
  signal A0_n_100 : STD_LOGIC;
  signal A0_n_101 : STD_LOGIC;
  signal A0_n_102 : STD_LOGIC;
  signal A0_n_103 : STD_LOGIC;
  signal A0_n_104 : STD_LOGIC;
  signal A0_n_105 : STD_LOGIC;
  signal A0_n_106 : STD_LOGIC;
  signal A0_n_107 : STD_LOGIC;
  signal A0_n_108 : STD_LOGIC;
  signal A0_n_109 : STD_LOGIC;
  signal A0_n_110 : STD_LOGIC;
  signal A0_n_111 : STD_LOGIC;
  signal A0_n_112 : STD_LOGIC;
  signal A0_n_113 : STD_LOGIC;
  signal A0_n_114 : STD_LOGIC;
  signal A0_n_115 : STD_LOGIC;
  signal A0_n_116 : STD_LOGIC;
  signal A0_n_117 : STD_LOGIC;
  signal A0_n_118 : STD_LOGIC;
  signal A0_n_119 : STD_LOGIC;
  signal A0_n_120 : STD_LOGIC;
  signal A0_n_121 : STD_LOGIC;
  signal A0_n_122 : STD_LOGIC;
  signal A0_n_123 : STD_LOGIC;
  signal A0_n_124 : STD_LOGIC;
  signal A0_n_125 : STD_LOGIC;
  signal A0_n_126 : STD_LOGIC;
  signal A0_n_127 : STD_LOGIC;
  signal A0_n_128 : STD_LOGIC;
  signal A0_n_129 : STD_LOGIC;
  signal A0_n_130 : STD_LOGIC;
  signal A0_n_131 : STD_LOGIC;
  signal A0_n_132 : STD_LOGIC;
  signal A0_n_133 : STD_LOGIC;
  signal A0_n_134 : STD_LOGIC;
  signal A0_n_135 : STD_LOGIC;
  signal A0_n_136 : STD_LOGIC;
  signal A0_n_137 : STD_LOGIC;
  signal A0_n_138 : STD_LOGIC;
  signal A0_n_139 : STD_LOGIC;
  signal A0_n_140 : STD_LOGIC;
  signal A0_n_141 : STD_LOGIC;
  signal A0_n_142 : STD_LOGIC;
  signal A0_n_143 : STD_LOGIC;
  signal A0_n_144 : STD_LOGIC;
  signal A0_n_145 : STD_LOGIC;
  signal A0_n_146 : STD_LOGIC;
  signal A0_n_147 : STD_LOGIC;
  signal A0_n_148 : STD_LOGIC;
  signal A0_n_149 : STD_LOGIC;
  signal A0_n_150 : STD_LOGIC;
  signal A0_n_151 : STD_LOGIC;
  signal A0_n_152 : STD_LOGIC;
  signal A0_n_153 : STD_LOGIC;
  signal A0_n_58 : STD_LOGIC;
  signal A0_n_59 : STD_LOGIC;
  signal A0_n_60 : STD_LOGIC;
  signal A0_n_61 : STD_LOGIC;
  signal A0_n_62 : STD_LOGIC;
  signal A0_n_63 : STD_LOGIC;
  signal A0_n_64 : STD_LOGIC;
  signal A0_n_65 : STD_LOGIC;
  signal A0_n_66 : STD_LOGIC;
  signal A0_n_67 : STD_LOGIC;
  signal A0_n_68 : STD_LOGIC;
  signal A0_n_69 : STD_LOGIC;
  signal A0_n_70 : STD_LOGIC;
  signal A0_n_71 : STD_LOGIC;
  signal A0_n_72 : STD_LOGIC;
  signal A0_n_73 : STD_LOGIC;
  signal A0_n_74 : STD_LOGIC;
  signal A0_n_75 : STD_LOGIC;
  signal A0_n_76 : STD_LOGIC;
  signal A0_n_77 : STD_LOGIC;
  signal A0_n_78 : STD_LOGIC;
  signal A0_n_79 : STD_LOGIC;
  signal A0_n_80 : STD_LOGIC;
  signal A0_n_81 : STD_LOGIC;
  signal A0_n_82 : STD_LOGIC;
  signal A0_n_83 : STD_LOGIC;
  signal A0_n_84 : STD_LOGIC;
  signal A0_n_85 : STD_LOGIC;
  signal A0_n_86 : STD_LOGIC;
  signal A0_n_87 : STD_LOGIC;
  signal A0_n_88 : STD_LOGIC;
  signal A0_n_89 : STD_LOGIC;
  signal A0_n_90 : STD_LOGIC;
  signal A0_n_91 : STD_LOGIC;
  signal A0_n_92 : STD_LOGIC;
  signal A0_n_93 : STD_LOGIC;
  signal A0_n_94 : STD_LOGIC;
  signal A0_n_95 : STD_LOGIC;
  signal A0_n_96 : STD_LOGIC;
  signal A0_n_97 : STD_LOGIC;
  signal A0_n_98 : STD_LOGIC;
  signal A0_n_99 : STD_LOGIC;
  signal A1_i_2_n_0 : STD_LOGIC;
  signal \A1_i_53__0_n_0\ : STD_LOGIC;
  signal \A1_i_58__1_n_0\ : STD_LOGIC;
  signal \A1_i_59__0_n_0\ : STD_LOGIC;
  signal \A1_i_60__0_n_0\ : STD_LOGIC;
  signal \A1_i_61__0_n_0\ : STD_LOGIC;
  signal \A1_i_62__0_n_0\ : STD_LOGIC;
  signal \A1_i_69__0_n_0\ : STD_LOGIC;
  signal \A1_i_70__1_n_0\ : STD_LOGIC;
  signal \A1_i_71__1_n_0\ : STD_LOGIC;
  signal \A1_i_72__0_n_0\ : STD_LOGIC;
  signal \A1_i_73__0_n_0\ : STD_LOGIC;
  signal \A1_i_75__0_n_0\ : STD_LOGIC;
  signal \A1_i_76__0_n_0\ : STD_LOGIC;
  signal \A1_i_77__0_n_0\ : STD_LOGIC;
  signal \A1_i_78__0_n_0\ : STD_LOGIC;
  signal \A1_i_79__1_n_0\ : STD_LOGIC;
  signal \A1_i_80__1_n_0\ : STD_LOGIC;
  signal \A1_i_81__0_n_0\ : STD_LOGIC;
  signal A1_i_82_n_0 : STD_LOGIC;
  signal \A1_i_83__1_n_0\ : STD_LOGIC;
  signal A1_i_84_n_0 : STD_LOGIC;
  signal A1_i_85_n_0 : STD_LOGIC;
  signal \A1_i_86__0_n_0\ : STD_LOGIC;
  signal \A1_i_87__0_n_0\ : STD_LOGIC;
  signal \A1_i_88__0_n_0\ : STD_LOGIC;
  signal A1_i_89_n_0 : STD_LOGIC;
  signal \A1_i_90__0_n_0\ : STD_LOGIC;
  signal \A1_i_91__0_n_0\ : STD_LOGIC;
  signal \A1_i_92__0_n_0\ : STD_LOGIC;
  signal A1_n_100 : STD_LOGIC;
  signal A1_n_101 : STD_LOGIC;
  signal A1_n_102 : STD_LOGIC;
  signal A1_n_103 : STD_LOGIC;
  signal A1_n_104 : STD_LOGIC;
  signal A1_n_105 : STD_LOGIC;
  signal A1_n_74 : STD_LOGIC;
  signal A1_n_75 : STD_LOGIC;
  signal A1_n_76 : STD_LOGIC;
  signal A1_n_77 : STD_LOGIC;
  signal A1_n_78 : STD_LOGIC;
  signal A1_n_79 : STD_LOGIC;
  signal A1_n_80 : STD_LOGIC;
  signal A1_n_81 : STD_LOGIC;
  signal A1_n_82 : STD_LOGIC;
  signal A1_n_83 : STD_LOGIC;
  signal A1_n_84 : STD_LOGIC;
  signal A1_n_85 : STD_LOGIC;
  signal A1_n_86 : STD_LOGIC;
  signal A1_n_87 : STD_LOGIC;
  signal A1_n_88 : STD_LOGIC;
  signal A1_n_89 : STD_LOGIC;
  signal A1_n_90 : STD_LOGIC;
  signal A1_n_91 : STD_LOGIC;
  signal A1_n_92 : STD_LOGIC;
  signal A1_n_93 : STD_LOGIC;
  signal A1_n_94 : STD_LOGIC;
  signal A1_n_95 : STD_LOGIC;
  signal A1_n_96 : STD_LOGIC;
  signal A1_n_97 : STD_LOGIC;
  signal A1_n_98 : STD_LOGIC;
  signal A1_n_99 : STD_LOGIC;
  signal \^a_reg[16]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal A_reg_n_58 : STD_LOGIC;
  signal A_reg_n_59 : STD_LOGIC;
  signal A_reg_n_60 : STD_LOGIC;
  signal A_reg_n_61 : STD_LOGIC;
  signal A_reg_n_62 : STD_LOGIC;
  signal A_reg_n_63 : STD_LOGIC;
  signal A_reg_n_64 : STD_LOGIC;
  signal A_reg_n_65 : STD_LOGIC;
  signal A_reg_n_66 : STD_LOGIC;
  signal A_reg_n_67 : STD_LOGIC;
  signal A_reg_n_68 : STD_LOGIC;
  signal A_reg_n_69 : STD_LOGIC;
  signal A_reg_n_70 : STD_LOGIC;
  signal A_reg_n_71 : STD_LOGIC;
  signal A_reg_n_72 : STD_LOGIC;
  signal A_reg_n_73 : STD_LOGIC;
  signal A_reg_n_74 : STD_LOGIC;
  signal A_reg_n_75 : STD_LOGIC;
  signal A_reg_n_76 : STD_LOGIC;
  signal A_reg_n_77 : STD_LOGIC;
  signal A_reg_n_78 : STD_LOGIC;
  signal A_reg_n_79 : STD_LOGIC;
  signal A_reg_n_80 : STD_LOGIC;
  signal A_reg_n_81 : STD_LOGIC;
  signal A_reg_n_82 : STD_LOGIC;
  signal A_reg_n_83 : STD_LOGIC;
  signal A_reg_n_84 : STD_LOGIC;
  signal A_reg_n_85 : STD_LOGIC;
  signal A_reg_n_86 : STD_LOGIC;
  signal A_reg_n_87 : STD_LOGIC;
  signal A_reg_n_88 : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_y_norm_rounded_i_2_n_3 : STD_LOGIC;
  signal a_y_norm_rounded_i_3_n_0 : STD_LOGIC;
  signal a_y_norm_rounded_i_3_n_1 : STD_LOGIC;
  signal a_y_norm_rounded_i_3_n_2 : STD_LOGIC;
  signal a_y_norm_rounded_i_3_n_3 : STD_LOGIC;
  signal a_y_norm_rounded_i_4_n_0 : STD_LOGIC;
  signal a_y_norm_rounded_i_4_n_1 : STD_LOGIC;
  signal a_y_norm_rounded_i_4_n_2 : STD_LOGIC;
  signal a_y_norm_rounded_i_4_n_3 : STD_LOGIC;
  signal a_y_norm_rounded_i_5_n_0 : STD_LOGIC;
  signal a_y_norm_rounded_i_5_n_1 : STD_LOGIC;
  signal a_y_norm_rounded_i_5_n_2 : STD_LOGIC;
  signal a_y_norm_rounded_i_5_n_3 : STD_LOGIC;
  signal a_y_norm_rounded_i_6_n_0 : STD_LOGIC;
  signal a_y_norm_rounded_i_6_n_1 : STD_LOGIC;
  signal a_y_norm_rounded_i_6_n_2 : STD_LOGIC;
  signal a_y_norm_rounded_i_6_n_3 : STD_LOGIC;
  signal a_y_norm_rounded_i_7_n_0 : STD_LOGIC;
  signal \^data_in_singletofix_reg[10]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[12]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[13]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[14]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[17]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[18]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[19]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[22]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_3\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_4\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_5\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_6\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[26]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[26]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[26]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[27]_0\ : STD_LOGIC;
  signal \done_i_1__0_n_0\ : STD_LOGIC;
  signal done_newt_raph : STD_LOGIC;
  signal fixed_point_value : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \i__carry__6_i_13__0_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_9__0_n_0\ : STD_LOGIC;
  signal next_state_n_0 : STD_LOGIC;
  signal x_half : STD_LOGIC;
  signal y_temp : STD_LOGIC;
  signal y_temp0_i_1_n_0 : STD_LOGIC;
  signal y_temp0_i_1_n_1 : STD_LOGIC;
  signal y_temp0_i_1_n_2 : STD_LOGIC;
  signal y_temp0_i_1_n_3 : STD_LOGIC;
  signal y_temp0_i_2_n_0 : STD_LOGIC;
  signal y_temp0_i_2_n_1 : STD_LOGIC;
  signal y_temp0_i_2_n_2 : STD_LOGIC;
  signal y_temp0_i_2_n_3 : STD_LOGIC;
  signal y_temp0_i_3_n_0 : STD_LOGIC;
  signal y_temp0_i_3_n_1 : STD_LOGIC;
  signal y_temp0_i_3_n_2 : STD_LOGIC;
  signal y_temp0_i_3_n_3 : STD_LOGIC;
  signal y_temp0_i_4_n_0 : STD_LOGIC;
  signal y_temp0_i_4_n_1 : STD_LOGIC;
  signal y_temp0_i_4_n_2 : STD_LOGIC;
  signal y_temp0_i_4_n_3 : STD_LOGIC;
  signal y_temp0_n_100 : STD_LOGIC;
  signal y_temp0_n_101 : STD_LOGIC;
  signal y_temp0_n_102 : STD_LOGIC;
  signal y_temp0_n_103 : STD_LOGIC;
  signal y_temp0_n_104 : STD_LOGIC;
  signal y_temp0_n_105 : STD_LOGIC;
  signal y_temp0_n_106 : STD_LOGIC;
  signal y_temp0_n_107 : STD_LOGIC;
  signal y_temp0_n_108 : STD_LOGIC;
  signal y_temp0_n_109 : STD_LOGIC;
  signal y_temp0_n_110 : STD_LOGIC;
  signal y_temp0_n_111 : STD_LOGIC;
  signal y_temp0_n_112 : STD_LOGIC;
  signal y_temp0_n_113 : STD_LOGIC;
  signal y_temp0_n_114 : STD_LOGIC;
  signal y_temp0_n_115 : STD_LOGIC;
  signal y_temp0_n_116 : STD_LOGIC;
  signal y_temp0_n_117 : STD_LOGIC;
  signal y_temp0_n_118 : STD_LOGIC;
  signal y_temp0_n_119 : STD_LOGIC;
  signal y_temp0_n_120 : STD_LOGIC;
  signal y_temp0_n_121 : STD_LOGIC;
  signal y_temp0_n_122 : STD_LOGIC;
  signal y_temp0_n_123 : STD_LOGIC;
  signal y_temp0_n_124 : STD_LOGIC;
  signal y_temp0_n_125 : STD_LOGIC;
  signal y_temp0_n_126 : STD_LOGIC;
  signal y_temp0_n_127 : STD_LOGIC;
  signal y_temp0_n_128 : STD_LOGIC;
  signal y_temp0_n_129 : STD_LOGIC;
  signal y_temp0_n_130 : STD_LOGIC;
  signal y_temp0_n_131 : STD_LOGIC;
  signal y_temp0_n_132 : STD_LOGIC;
  signal y_temp0_n_133 : STD_LOGIC;
  signal y_temp0_n_134 : STD_LOGIC;
  signal y_temp0_n_135 : STD_LOGIC;
  signal y_temp0_n_136 : STD_LOGIC;
  signal y_temp0_n_137 : STD_LOGIC;
  signal y_temp0_n_138 : STD_LOGIC;
  signal y_temp0_n_139 : STD_LOGIC;
  signal y_temp0_n_140 : STD_LOGIC;
  signal y_temp0_n_141 : STD_LOGIC;
  signal y_temp0_n_142 : STD_LOGIC;
  signal y_temp0_n_143 : STD_LOGIC;
  signal y_temp0_n_144 : STD_LOGIC;
  signal y_temp0_n_145 : STD_LOGIC;
  signal y_temp0_n_146 : STD_LOGIC;
  signal y_temp0_n_147 : STD_LOGIC;
  signal y_temp0_n_148 : STD_LOGIC;
  signal y_temp0_n_149 : STD_LOGIC;
  signal y_temp0_n_150 : STD_LOGIC;
  signal y_temp0_n_151 : STD_LOGIC;
  signal y_temp0_n_152 : STD_LOGIC;
  signal y_temp0_n_153 : STD_LOGIC;
  signal y_temp0_n_58 : STD_LOGIC;
  signal y_temp0_n_59 : STD_LOGIC;
  signal y_temp0_n_60 : STD_LOGIC;
  signal y_temp0_n_61 : STD_LOGIC;
  signal y_temp0_n_62 : STD_LOGIC;
  signal y_temp0_n_63 : STD_LOGIC;
  signal y_temp0_n_64 : STD_LOGIC;
  signal y_temp0_n_65 : STD_LOGIC;
  signal y_temp0_n_66 : STD_LOGIC;
  signal y_temp0_n_67 : STD_LOGIC;
  signal y_temp0_n_68 : STD_LOGIC;
  signal y_temp0_n_69 : STD_LOGIC;
  signal y_temp0_n_70 : STD_LOGIC;
  signal y_temp0_n_71 : STD_LOGIC;
  signal y_temp0_n_72 : STD_LOGIC;
  signal y_temp0_n_73 : STD_LOGIC;
  signal y_temp0_n_74 : STD_LOGIC;
  signal y_temp0_n_75 : STD_LOGIC;
  signal y_temp0_n_76 : STD_LOGIC;
  signal y_temp0_n_77 : STD_LOGIC;
  signal y_temp0_n_78 : STD_LOGIC;
  signal y_temp0_n_79 : STD_LOGIC;
  signal y_temp0_n_80 : STD_LOGIC;
  signal y_temp0_n_81 : STD_LOGIC;
  signal y_temp0_n_82 : STD_LOGIC;
  signal y_temp0_n_83 : STD_LOGIC;
  signal y_temp0_n_84 : STD_LOGIC;
  signal y_temp0_n_85 : STD_LOGIC;
  signal y_temp0_n_86 : STD_LOGIC;
  signal y_temp0_n_87 : STD_LOGIC;
  signal y_temp0_n_88 : STD_LOGIC;
  signal y_temp0_n_89 : STD_LOGIC;
  signal y_temp0_n_90 : STD_LOGIC;
  signal y_temp0_n_91 : STD_LOGIC;
  signal y_temp0_n_92 : STD_LOGIC;
  signal y_temp0_n_93 : STD_LOGIC;
  signal y_temp0_n_94 : STD_LOGIC;
  signal y_temp0_n_95 : STD_LOGIC;
  signal y_temp0_n_96 : STD_LOGIC;
  signal y_temp0_n_97 : STD_LOGIC;
  signal y_temp0_n_98 : STD_LOGIC;
  signal y_temp0_n_99 : STD_LOGIC;
  signal y_temp1 : STD_LOGIC_VECTOR ( 33 downto 1 );
  signal \y_temp_reg[10]__0_n_0\ : STD_LOGIC;
  signal \y_temp_reg[11]__0_n_0\ : STD_LOGIC;
  signal \y_temp_reg[12]__0_n_0\ : STD_LOGIC;
  signal \y_temp_reg[13]__0_n_0\ : STD_LOGIC;
  signal \y_temp_reg[14]__0_n_0\ : STD_LOGIC;
  signal \y_temp_reg[15]__0_n_0\ : STD_LOGIC;
  signal \y_temp_reg[16]__0_n_0\ : STD_LOGIC;
  signal y_temp_reg_i_2_n_0 : STD_LOGIC;
  signal y_temp_reg_i_2_n_1 : STD_LOGIC;
  signal y_temp_reg_i_2_n_2 : STD_LOGIC;
  signal y_temp_reg_i_2_n_3 : STD_LOGIC;
  signal y_temp_reg_i_3_n_0 : STD_LOGIC;
  signal y_temp_reg_i_3_n_1 : STD_LOGIC;
  signal y_temp_reg_i_3_n_2 : STD_LOGIC;
  signal y_temp_reg_i_3_n_3 : STD_LOGIC;
  signal y_temp_reg_i_4_n_0 : STD_LOGIC;
  signal y_temp_reg_i_4_n_1 : STD_LOGIC;
  signal y_temp_reg_i_4_n_2 : STD_LOGIC;
  signal y_temp_reg_i_4_n_3 : STD_LOGIC;
  signal y_temp_reg_i_5_n_0 : STD_LOGIC;
  signal y_temp_reg_i_5_n_1 : STD_LOGIC;
  signal y_temp_reg_i_5_n_2 : STD_LOGIC;
  signal y_temp_reg_i_5_n_3 : STD_LOGIC;
  signal y_temp_reg_n_100 : STD_LOGIC;
  signal y_temp_reg_n_101 : STD_LOGIC;
  signal y_temp_reg_n_102 : STD_LOGIC;
  signal y_temp_reg_n_103 : STD_LOGIC;
  signal y_temp_reg_n_104 : STD_LOGIC;
  signal y_temp_reg_n_105 : STD_LOGIC;
  signal y_temp_reg_n_58 : STD_LOGIC;
  signal y_temp_reg_n_59 : STD_LOGIC;
  signal y_temp_reg_n_60 : STD_LOGIC;
  signal y_temp_reg_n_61 : STD_LOGIC;
  signal y_temp_reg_n_62 : STD_LOGIC;
  signal y_temp_reg_n_63 : STD_LOGIC;
  signal y_temp_reg_n_64 : STD_LOGIC;
  signal y_temp_reg_n_65 : STD_LOGIC;
  signal y_temp_reg_n_66 : STD_LOGIC;
  signal y_temp_reg_n_67 : STD_LOGIC;
  signal y_temp_reg_n_68 : STD_LOGIC;
  signal y_temp_reg_n_69 : STD_LOGIC;
  signal y_temp_reg_n_70 : STD_LOGIC;
  signal y_temp_reg_n_71 : STD_LOGIC;
  signal y_temp_reg_n_72 : STD_LOGIC;
  signal y_temp_reg_n_73 : STD_LOGIC;
  signal y_temp_reg_n_74 : STD_LOGIC;
  signal y_temp_reg_n_75 : STD_LOGIC;
  signal y_temp_reg_n_76 : STD_LOGIC;
  signal y_temp_reg_n_77 : STD_LOGIC;
  signal y_temp_reg_n_78 : STD_LOGIC;
  signal y_temp_reg_n_79 : STD_LOGIC;
  signal y_temp_reg_n_80 : STD_LOGIC;
  signal y_temp_reg_n_81 : STD_LOGIC;
  signal y_temp_reg_n_82 : STD_LOGIC;
  signal y_temp_reg_n_83 : STD_LOGIC;
  signal y_temp_reg_n_84 : STD_LOGIC;
  signal y_temp_reg_n_85 : STD_LOGIC;
  signal y_temp_reg_n_86 : STD_LOGIC;
  signal y_temp_reg_n_87 : STD_LOGIC;
  signal y_temp_reg_n_88 : STD_LOGIC;
  signal y_temp_reg_n_89 : STD_LOGIC;
  signal y_temp_reg_n_90 : STD_LOGIC;
  signal y_temp_reg_n_91 : STD_LOGIC;
  signal y_temp_reg_n_92 : STD_LOGIC;
  signal y_temp_reg_n_93 : STD_LOGIC;
  signal y_temp_reg_n_94 : STD_LOGIC;
  signal y_temp_reg_n_95 : STD_LOGIC;
  signal y_temp_reg_n_96 : STD_LOGIC;
  signal y_temp_reg_n_97 : STD_LOGIC;
  signal y_temp_reg_n_98 : STD_LOGIC;
  signal y_temp_reg_n_99 : STD_LOGIC;
  signal NLW_A0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_A0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_A0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_A1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_A1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_A1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_A1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_A1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_A_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_A_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_A_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_A_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_a_y_norm_rounded_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_a_y_norm_rounded_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_a_y_norm_rounded_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_y_temp0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_temp0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_temp0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_temp_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_temp_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_temp_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_temp_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_temp_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_temp_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of A0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of A1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A1_i_57__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of A1_i_82 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \A1_i_88__0\ : label is "soft_lutpair5";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute SOFT_HLUTNM of \i__carry__4_i_24\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i__carry__4_i_28\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i__carry__5_i_31__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i__carry__6_i_13__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i__carry__6_i_9__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i__carry_i_34__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \i__carry_i_8__0\ : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of y_temp0 : label is "{SYNTH-10 {cell *THIS*} {string 17x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of y_temp_reg : label is "{SYNTH-10 {cell *THIS*} {string 17x18 4}}";
begin
  \A_reg[16]_0\(16 downto 0) <= \^a_reg[16]_0\(16 downto 0);
  SR(0) <= \^sr\(0);
  \data_in_singleToFix_reg[10]\ <= \^data_in_singletofix_reg[10]\;
  \data_in_singleToFix_reg[12]\ <= \^data_in_singletofix_reg[12]\;
  \data_in_singleToFix_reg[13]\ <= \^data_in_singletofix_reg[13]\;
  \data_in_singleToFix_reg[14]\ <= \^data_in_singletofix_reg[14]\;
  \data_in_singleToFix_reg[17]\ <= \^data_in_singletofix_reg[17]\;
  \data_in_singleToFix_reg[18]_0\ <= \^data_in_singletofix_reg[18]_0\;
  \data_in_singleToFix_reg[19]\ <= \^data_in_singletofix_reg[19]\;
  \data_in_singleToFix_reg[22]\ <= \^data_in_singletofix_reg[22]\;
  \data_in_singleToFix_reg[23]\ <= \^data_in_singletofix_reg[23]\;
  \data_in_singleToFix_reg[23]_0\ <= \^data_in_singletofix_reg[23]_0\;
  \data_in_singleToFix_reg[24]_0\ <= \^data_in_singletofix_reg[24]_0\;
  \data_in_singleToFix_reg[24]_1\ <= \^data_in_singletofix_reg[24]_1\;
  \data_in_singleToFix_reg[24]_2\ <= \^data_in_singletofix_reg[24]_2\;
  \data_in_singleToFix_reg[24]_3\ <= \^data_in_singletofix_reg[24]_3\;
  \data_in_singleToFix_reg[24]_4\ <= \^data_in_singletofix_reg[24]_4\;
  \data_in_singleToFix_reg[24]_5\ <= \^data_in_singletofix_reg[24]_5\;
  \data_in_singleToFix_reg[24]_6\ <= \^data_in_singletofix_reg[24]_6\;
  \data_in_singleToFix_reg[26]\ <= \^data_in_singletofix_reg[26]\;
  \data_in_singleToFix_reg[26]_0\ <= \^data_in_singletofix_reg[26]_0\;
  \data_in_singleToFix_reg[26]_2\ <= \^data_in_singletofix_reg[26]_2\;
  \data_in_singleToFix_reg[27]_0\ <= \^data_in_singletofix_reg[27]_0\;
\/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => y_temp,
      I1 => start_newt_raph_reg,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \/i__n_0\
    );
A0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => A1_n_89,
      A(15) => A1_n_90,
      A(14) => A1_n_91,
      A(13) => A1_n_92,
      A(12) => A1_n_93,
      A(11) => A1_n_94,
      A(10) => A1_n_95,
      A(9) => A1_n_96,
      A(8) => A1_n_97,
      A(7) => A1_n_98,
      A(6) => A1_n_99,
      A(5) => A1_n_100,
      A(4) => A1_n_101,
      A(3) => A1_n_102,
      A(2) => A1_n_103,
      A(1) => A1_n_104,
      A(0) => A1_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_A0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_A0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_A0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_A0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A1_i_2_n_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_A0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_A0_OVERFLOW_UNCONNECTED,
      P(47) => A0_n_58,
      P(46) => A0_n_59,
      P(45) => A0_n_60,
      P(44) => A0_n_61,
      P(43) => A0_n_62,
      P(42) => A0_n_63,
      P(41) => A0_n_64,
      P(40) => A0_n_65,
      P(39) => A0_n_66,
      P(38) => A0_n_67,
      P(37) => A0_n_68,
      P(36) => A0_n_69,
      P(35) => A0_n_70,
      P(34) => A0_n_71,
      P(33) => A0_n_72,
      P(32) => A0_n_73,
      P(31) => A0_n_74,
      P(30) => A0_n_75,
      P(29) => A0_n_76,
      P(28) => A0_n_77,
      P(27) => A0_n_78,
      P(26) => A0_n_79,
      P(25) => A0_n_80,
      P(24) => A0_n_81,
      P(23) => A0_n_82,
      P(22) => A0_n_83,
      P(21) => A0_n_84,
      P(20) => A0_n_85,
      P(19) => A0_n_86,
      P(18) => A0_n_87,
      P(17) => A0_n_88,
      P(16) => A0_n_89,
      P(15) => A0_n_90,
      P(14) => A0_n_91,
      P(13) => A0_n_92,
      P(12) => A0_n_93,
      P(11) => A0_n_94,
      P(10) => A0_n_95,
      P(9) => A0_n_96,
      P(8) => A0_n_97,
      P(7) => A0_n_98,
      P(6) => A0_n_99,
      P(5) => A0_n_100,
      P(4) => A0_n_101,
      P(3) => A0_n_102,
      P(2) => A0_n_103,
      P(1) => A0_n_104,
      P(0) => A0_n_105,
      PATTERNBDETECT => NLW_A0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_A0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => A0_n_106,
      PCOUT(46) => A0_n_107,
      PCOUT(45) => A0_n_108,
      PCOUT(44) => A0_n_109,
      PCOUT(43) => A0_n_110,
      PCOUT(42) => A0_n_111,
      PCOUT(41) => A0_n_112,
      PCOUT(40) => A0_n_113,
      PCOUT(39) => A0_n_114,
      PCOUT(38) => A0_n_115,
      PCOUT(37) => A0_n_116,
      PCOUT(36) => A0_n_117,
      PCOUT(35) => A0_n_118,
      PCOUT(34) => A0_n_119,
      PCOUT(33) => A0_n_120,
      PCOUT(32) => A0_n_121,
      PCOUT(31) => A0_n_122,
      PCOUT(30) => A0_n_123,
      PCOUT(29) => A0_n_124,
      PCOUT(28) => A0_n_125,
      PCOUT(27) => A0_n_126,
      PCOUT(26) => A0_n_127,
      PCOUT(25) => A0_n_128,
      PCOUT(24) => A0_n_129,
      PCOUT(23) => A0_n_130,
      PCOUT(22) => A0_n_131,
      PCOUT(21) => A0_n_132,
      PCOUT(20) => A0_n_133,
      PCOUT(19) => A0_n_134,
      PCOUT(18) => A0_n_135,
      PCOUT(17) => A0_n_136,
      PCOUT(16) => A0_n_137,
      PCOUT(15) => A0_n_138,
      PCOUT(14) => A0_n_139,
      PCOUT(13) => A0_n_140,
      PCOUT(12) => A0_n_141,
      PCOUT(11) => A0_n_142,
      PCOUT(10) => A0_n_143,
      PCOUT(9) => A0_n_144,
      PCOUT(8) => A0_n_145,
      PCOUT(7) => A0_n_146,
      PCOUT(6) => A0_n_147,
      PCOUT(5) => A0_n_148,
      PCOUT(4) => A0_n_149,
      PCOUT(3) => A0_n_150,
      PCOUT(2) => A0_n_151,
      PCOUT(1) => A0_n_152,
      PCOUT(0) => A0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_A0_UNDERFLOW_UNCONNECTED
    );
A1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => acc_norm_mag_sqr_rounded(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_A1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_A1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_A1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_A1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => x_half,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A1_i_2_n_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_A1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_A1_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_A1_P_UNCONNECTED(47 downto 32),
      P(31) => A1_n_74,
      P(30) => A1_n_75,
      P(29) => A1_n_76,
      P(28) => A1_n_77,
      P(27) => A1_n_78,
      P(26) => A1_n_79,
      P(25) => A1_n_80,
      P(24) => A1_n_81,
      P(23) => A1_n_82,
      P(22) => A1_n_83,
      P(21) => A1_n_84,
      P(20) => A1_n_85,
      P(19) => A1_n_86,
      P(18) => A1_n_87,
      P(17) => A1_n_88,
      P(16) => A1_n_89,
      P(15) => A1_n_90,
      P(14) => A1_n_91,
      P(13) => A1_n_92,
      P(12) => A1_n_93,
      P(11) => A1_n_94,
      P(10) => A1_n_95,
      P(9) => A1_n_96,
      P(8) => A1_n_97,
      P(7) => A1_n_98,
      P(6) => A1_n_99,
      P(5) => A1_n_100,
      P(4) => A1_n_101,
      P(3) => A1_n_102,
      P(2) => A1_n_103,
      P(1) => A1_n_104,
      P(0) => A1_n_105,
      PATTERNBDETECT => NLW_A1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_A1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_A1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \^sr\(0),
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_A1_UNDERFLOW_UNCONNECTED
    );
A1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      O => x_half
    );
A1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rst_n_madgwick,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => A1_i_2_n_0
    );
\A1_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => A1_2,
      I1 => \^data_in_singletofix_reg[26]_2\,
      I2 => A1_3,
      I3 => A1_4,
      I4 => \A1_i_53__0_n_0\,
      O => \A1_i_53__0_0\
    );
\A1_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04B4FFB4B4B4B4"
    )
        port map (
      I0 => \^data_in_singletofix_reg[26]_0\,
      I1 => \A1_i_58__1_n_0\,
      I2 => \^data_in_singletofix_reg[26]_2\,
      I3 => A1_0,
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => A1_1,
      O => \data_in_singleToFix_reg[26]_1\
    );
\A1_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_0\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_0\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \i__carry__6_i_9__0_n_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \^data_in_singletofix_reg[24]_1\,
      O => \data_in_singleToFix_reg[24]\(5)
    );
\A1_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000111BBB1B"
    )
        port map (
      I0 => \A1_i_47__0_0\(23),
      I1 => \A1_i_59__0_n_0\,
      I2 => \A1_i_60__0_n_0\,
      I3 => \A1_i_47__0_0\(24),
      I4 => \A1_i_61__0_n_0\,
      I5 => \A1_i_62__0_n_0\,
      O => \^data_in_singletofix_reg[23]\
    );
\A1_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_4\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_2\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \i__carry__6_i_13__0_n_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \^data_in_singletofix_reg[24]_5\,
      O => \data_in_singleToFix_reg[24]\(4)
    );
\A1_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \A1_i_27__0_0\,
      I1 => \A1_i_27__0_1\,
      I2 => \A1_i_27__0_2\,
      I3 => fixed_point_value(24),
      O => \A1_i_53__0_n_0\
    );
\A1_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0707070F"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_6\,
      I1 => \A1_i_69__0_n_0\,
      I2 => \A1_i_28__0\,
      I3 => \A1_i_70__1_n_0\,
      I4 => \A1_i_71__1_n_0\,
      I5 => \A1_i_72__0_n_0\,
      O => \data_in_singleToFix_reg[21]\
    );
\A1_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF47"
    )
        port map (
      I0 => \^data_in_singletofix_reg[18]_0\,
      I1 => fixed_point_value5(0),
      I2 => \^data_in_singletofix_reg[19]\,
      I3 => \A1_i_73__0_n_0\,
      I4 => \A1_i_28__0_0\,
      I5 => \A1_i_28__0_1\,
      O => \data_in_singleToFix_reg[18]\
    );
\A1_i_57__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA9"
    )
        port map (
      I0 => \A1_i_47__0_0\(27),
      I1 => \A1_i_47__0_0\(24),
      I2 => \A1_i_47__0_0\(25),
      I3 => \A1_i_47__0_0\(26),
      I4 => \^data_in_singletofix_reg[26]\,
      O => \data_in_singleToFix_reg[27]\
    );
\A1_i_58__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \A1_i_47__0_0\(25),
      I1 => \A1_i_47__0_0\(24),
      I2 => \A1_i_44__0_0\,
      I3 => \A1_i_47__0_0\(23),
      I4 => \i__carry__5_i_20\,
      I5 => \fixed_point_value0_inferred__1/i__carry__6\,
      O => \A1_i_58__1_n_0\
    );
\A1_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \A1_i_75__0_n_0\,
      I1 => \A1_i_61__0_0\,
      I2 => \A1_i_76__0_n_0\,
      I3 => \A1_i_47__0_0\(24),
      I4 => \A1_i_77__0_n_0\,
      I5 => \A1_i_78__0_n_0\,
      O => \A1_i_59__0_n_0\
    );
\A1_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0DDDDDDD0DDD"
    )
        port map (
      I0 => \A1_i_79__1_n_0\,
      I1 => \A1_i_80__1_n_0\,
      I2 => \^data_in_singletofix_reg[27]_0\,
      I3 => \A1_i_81__0_n_0\,
      I4 => \A1_i_59__0_0\,
      I5 => A1_i_82_n_0,
      O => \A1_i_60__0_n_0\
    );
\A1_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777FFFF5757FF00"
    )
        port map (
      I0 => \A1_i_83__1_n_0\,
      I1 => A1_i_84_n_0,
      I2 => \A1_i_47__0_0\(2),
      I3 => A1_i_85_n_0,
      I4 => \^data_in_singletofix_reg[26]_0\,
      I5 => \fixed_point_value0_inferred__1/i__carry__6\,
      O => \A1_i_61__0_n_0\
    );
\A1_i_62__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFD"
    )
        port map (
      I0 => \A1_i_47__0_0\(30),
      I1 => \i__carry__4_i_3__0\,
      I2 => \A1_i_47__0_1\,
      I3 => \A1_i_47__0_0\(28),
      I4 => \A1_i_47__0_0\(29),
      O => \A1_i_62__0_n_0\
    );
\A1_i_63__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_3\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_1\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \i__carry__6_i_6__0_n_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      O => \data_in_singleToFix_reg[24]\(6)
    );
\A1_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_51__0\,
      I1 => \A1_i_51__0_0\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \A1_i_51__0_1\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \A1_i_51__0_2\,
      O => \data_in_singleToFix_reg[24]\(3)
    );
\A1_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_51__0_3\,
      I1 => \A1_i_51__0_4\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \A1_i_51__0_5\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \A1_i_51__0_6\,
      O => \data_in_singleToFix_reg[24]\(2)
    );
\A1_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__3_i_3\,
      I1 => \A1_i_52__0\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \A1_i_52__0_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \^data_in_singletofix_reg[24]_2\,
      O => \data_in_singleToFix_reg[24]\(1)
    );
\A1_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_52__0_1\,
      I1 => \A1_i_52__0_2\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \A1_i_52__0_3\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \A1_i_52__0_4\,
      O => \data_in_singleToFix_reg[24]\(0)
    );
\A1_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_53__0_1\,
      I1 => \A1_i_53__0_2\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \A1_i_53__0_3\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \A1_i_53__0_4\,
      O => fixed_point_value(24)
    );
\A1_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88BBBBBB8B"
    )
        port map (
      I0 => \^data_in_singletofix_reg[22]\,
      I1 => fixed_point_value5(0),
      I2 => fixed_point_value5(1),
      I3 => fixed_point_value5(2),
      I4 => \A1_i_54__0_0\,
      I5 => \A1_i_47__0_0\(21),
      O => \A1_i_69__0_n_0\
    );
\A1_i_70__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455545454555555"
    )
        port map (
      I0 => fixed_point_value5(0),
      I1 => fixed_point_value5(2),
      I2 => \A1_i_54__0_0\,
      I3 => \A1_i_47__0_0\(22),
      I4 => fixed_point_value5(1),
      I5 => \A1_i_47__0_0\(20),
      O => \A1_i_70__1_n_0\
    );
\A1_i_71__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFD0000"
    )
        port map (
      I0 => \A1_i_47__0_0\(21),
      I1 => \A1_i_54__0_0\,
      I2 => fixed_point_value5(2),
      I3 => fixed_point_value5(1),
      I4 => fixed_point_value5(0),
      O => \A1_i_71__1_n_0\
    );
\A1_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302030303020300"
    )
        port map (
      I0 => \A1_i_54__0_1\,
      I1 => \A1_i_86__0_n_0\,
      I2 => \A1_i_73__0_n_0\,
      I3 => \A1_i_54__0_2\,
      I4 => fixed_point_value5(0),
      I5 => \^data_in_singletofix_reg[18]_0\,
      O => \A1_i_72__0_n_0\
    );
\A1_i_73__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => fixed_point_value5(7),
      I1 => fixed_point_value5(17),
      I2 => fixed_point_value5(15),
      I3 => \A1_i_55__0_0\,
      I4 => \A1_i_87__0_n_0\,
      O => \A1_i_73__0_n_0\
    );
\A1_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F5F5030FF5F5F3"
    )
        port map (
      I0 => \A1_i_47__0_0\(15),
      I1 => \A1_i_77__0_0\,
      I2 => \A1_i_47__0_0\(27),
      I3 => \A1_i_88__0_n_0\,
      I4 => \A1_i_47__0_0\(26),
      I5 => \A1_i_47__0_0\(7),
      O => \A1_i_75__0_n_0\
    );
\A1_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47CCFFFF47FF"
    )
        port map (
      I0 => \A1_i_47__0_0\(11),
      I1 => \fixed_point_value0_inferred__1/i__carry__6\,
      I2 => \A1_i_47__0_0\(3),
      I3 => \^data_in_singletofix_reg[26]_0\,
      I4 => \i__carry__4_i_3__0\,
      I5 => \A1_i_47__0_0\(19),
      O => \A1_i_76__0_n_0\
    );
\A1_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555F7FFFF55F7"
    )
        port map (
      I0 => \^data_in_singletofix_reg[26]_0\,
      I1 => \A1_i_47__0_0\(1),
      I2 => \fixed_point_value0_inferred__1/i__carry__6\,
      I3 => A1_i_89_n_0,
      I4 => \A1_i_61__0_0\,
      I5 => \A1_i_90__0_n_0\,
      O => \A1_i_77__0_n_0\
    );
\A1_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => \fixed_point_value0_inferred__1/i__carry__6\,
      I1 => \^data_in_singletofix_reg[26]_0\,
      I2 => \A1_i_47__0_0\(17),
      I3 => \A1_i_59__0_0\,
      I4 => \i__carry__4_i_3__0\,
      I5 => \A1_i_47__0_0\(21),
      O => \A1_i_78__0_n_0\
    );
\A1_i_79__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB8B8FF"
    )
        port map (
      I0 => \A1_i_47__0_0\(4),
      I1 => \A1_i_47__0_0\(26),
      I2 => \A1_i_47__0_0\(12),
      I3 => \A1_i_47__0_0\(24),
      I4 => \A1_i_47__0_0\(25),
      I5 => \i__carry__4_i_3__0\,
      O => \A1_i_79__1_n_0\
    );
\A1_i_80__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15001515FFFFFFFF"
    )
        port map (
      I0 => \A1_i_61__0_0\,
      I1 => \A1_i_60__0_0\,
      I2 => \A1_i_47__0_0\(8),
      I3 => \fixed_point_value0_inferred__1/i__carry__6\,
      I4 => \A1_i_47__0_0\(0),
      I5 => \^data_in_singletofix_reg[26]_0\,
      O => \A1_i_80__1_n_0\
    );
\A1_i_81__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \A1_i_47__0_0\(16),
      I1 => \i__carry__4_i_3__0\,
      O => \A1_i_81__0_n_0\
    );
A1_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \A1_i_47__0_0\(20),
      I1 => \i__carry__4_i_3__0\,
      O => A1_i_82_n_0
    );
\A1_i_83__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB8B8FF"
    )
        port map (
      I0 => \A1_i_47__0_0\(6),
      I1 => \A1_i_47__0_0\(26),
      I2 => \A1_i_47__0_0\(14),
      I3 => \A1_i_47__0_0\(24),
      I4 => \A1_i_47__0_0\(25),
      I5 => \i__carry__4_i_3__0\,
      O => \A1_i_83__1_n_0\
    );
A1_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBEAAAA"
    )
        port map (
      I0 => \A1_i_61__0_0\,
      I1 => \A1_i_47__0_0\(26),
      I2 => \A1_i_47__0_0\(25),
      I3 => \A1_i_47__0_0\(24),
      I4 => \A1_i_47__0_0\(10),
      O => A1_i_84_n_0
    );
A1_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDDCFDDF"
    )
        port map (
      I0 => \A1_i_47__0_0\(22),
      I1 => \i__carry__4_i_3__0\,
      I2 => \A1_i_47__0_0\(25),
      I3 => \A1_i_47__0_0\(24),
      I4 => \A1_i_47__0_0\(18),
      O => A1_i_85_n_0
    );
\A1_i_86__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \A1_i_72__0_0\,
      I1 => \A1_i_91__0_n_0\,
      I2 => \A1_i_72__0_1\,
      I3 => \A1_i_92__0_n_0\,
      O => \A1_i_86__0_n_0\
    );
\A1_i_87__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fixed_point_value5(18),
      I1 => fixed_point_value5(9),
      I2 => fixed_point_value5(16),
      I3 => fixed_point_value5(14),
      O => \A1_i_87__0_n_0\
    );
\A1_i_88__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \A1_i_47__0_0\(24),
      I1 => \A1_i_47__0_0\(25),
      O => \A1_i_88__0_n_0\
    );
A1_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => \A1_i_47__0_0\(9),
      I1 => \A1_i_47__0_0\(24),
      I2 => \A1_i_47__0_0\(25),
      I3 => \A1_i_47__0_0\(26),
      O => A1_i_89_n_0
    );
\A1_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EB28EB28E828"
    )
        port map (
      I0 => \A1_i_47__0_0\(13),
      I1 => \A1_i_47__0_0\(26),
      I2 => \A1_i_88__0_n_0\,
      I3 => \A1_i_47__0_0\(5),
      I4 => \A1_i_77__0_0\,
      I5 => \A1_i_47__0_0\(27),
      O => \A1_i_90__0_n_0\
    );
\A1_i_91__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fixed_point_value5(8),
      I1 => fixed_point_value5(6),
      I2 => fixed_point_value5(19),
      I3 => fixed_point_value5(5),
      O => \A1_i_91__0_n_0\
    );
\A1_i_92__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fixed_point_value5(13),
      I1 => fixed_point_value5(10),
      I2 => fixed_point_value5(12),
      I3 => fixed_point_value5(11),
      O => \A1_i_92__0_n_0\
    );
A_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => B(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_A_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => A1_n_74,
      B(13) => A1_n_75,
      B(12) => A1_n_76,
      B(11) => A1_n_77,
      B(10) => A1_n_78,
      B(9) => A1_n_79,
      B(8) => A1_n_80,
      B(7) => A1_n_81,
      B(6) => A1_n_82,
      B(5) => A1_n_83,
      B(4) => A1_n_84,
      B(3) => A1_n_85,
      B(2) => A1_n_86,
      B(1) => A1_n_87,
      B(0) => A1_n_88,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_A_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_A_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_A_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => A1_i_2_n_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => A,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_A_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_A_reg_OVERFLOW_UNCONNECTED,
      P(47) => A_reg_n_58,
      P(46) => A_reg_n_59,
      P(45) => A_reg_n_60,
      P(44) => A_reg_n_61,
      P(43) => A_reg_n_62,
      P(42) => A_reg_n_63,
      P(41) => A_reg_n_64,
      P(40) => A_reg_n_65,
      P(39) => A_reg_n_66,
      P(38) => A_reg_n_67,
      P(37) => A_reg_n_68,
      P(36) => A_reg_n_69,
      P(35) => A_reg_n_70,
      P(34) => A_reg_n_71,
      P(33) => A_reg_n_72,
      P(32) => A_reg_n_73,
      P(31) => A_reg_n_74,
      P(30) => A_reg_n_75,
      P(29) => A_reg_n_76,
      P(28) => A_reg_n_77,
      P(27) => A_reg_n_78,
      P(26) => A_reg_n_79,
      P(25) => A_reg_n_80,
      P(24) => A_reg_n_81,
      P(23) => A_reg_n_82,
      P(22) => A_reg_n_83,
      P(21) => A_reg_n_84,
      P(20) => A_reg_n_85,
      P(19) => A_reg_n_86,
      P(18) => A_reg_n_87,
      P(17) => A_reg_n_88,
      P(16 downto 0) => P(16 downto 0),
      PATTERNBDETECT => NLW_A_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_A_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => A0_n_106,
      PCIN(46) => A0_n_107,
      PCIN(45) => A0_n_108,
      PCIN(44) => A0_n_109,
      PCIN(43) => A0_n_110,
      PCIN(42) => A0_n_111,
      PCIN(41) => A0_n_112,
      PCIN(40) => A0_n_113,
      PCIN(39) => A0_n_114,
      PCIN(38) => A0_n_115,
      PCIN(37) => A0_n_116,
      PCIN(36) => A0_n_117,
      PCIN(35) => A0_n_118,
      PCIN(34) => A0_n_119,
      PCIN(33) => A0_n_120,
      PCIN(32) => A0_n_121,
      PCIN(31) => A0_n_122,
      PCIN(30) => A0_n_123,
      PCIN(29) => A0_n_124,
      PCIN(28) => A0_n_125,
      PCIN(27) => A0_n_126,
      PCIN(26) => A0_n_127,
      PCIN(25) => A0_n_128,
      PCIN(24) => A0_n_129,
      PCIN(23) => A0_n_130,
      PCIN(22) => A0_n_131,
      PCIN(21) => A0_n_132,
      PCIN(20) => A0_n_133,
      PCIN(19) => A0_n_134,
      PCIN(18) => A0_n_135,
      PCIN(17) => A0_n_136,
      PCIN(16) => A0_n_137,
      PCIN(15) => A0_n_138,
      PCIN(14) => A0_n_139,
      PCIN(13) => A0_n_140,
      PCIN(12) => A0_n_141,
      PCIN(11) => A0_n_142,
      PCIN(10) => A0_n_143,
      PCIN(9) => A0_n_144,
      PCIN(8) => A0_n_145,
      PCIN(7) => A0_n_146,
      PCIN(6) => A0_n_147,
      PCIN(5) => A0_n_148,
      PCIN(4) => A0_n_149,
      PCIN(3) => A0_n_150,
      PCIN(2) => A0_n_151,
      PCIN(1) => A0_n_152,
      PCIN(0) => A0_n_153,
      PCOUT(47 downto 0) => NLW_A_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^sr\(0),
      UNDERFLOW => NLW_A_reg_UNDERFLOW_UNCONNECTED
    );
\A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_105,
      Q => \^a_reg[16]_0\(0),
      R => \^sr\(0)
    );
\A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_95,
      Q => \^a_reg[16]_0\(10),
      R => \^sr\(0)
    );
\A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_94,
      Q => \^a_reg[16]_0\(11),
      R => \^sr\(0)
    );
\A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_93,
      Q => \^a_reg[16]_0\(12),
      R => \^sr\(0)
    );
\A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_92,
      Q => \^a_reg[16]_0\(13),
      R => \^sr\(0)
    );
\A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_91,
      Q => \^a_reg[16]_0\(14),
      R => \^sr\(0)
    );
\A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_90,
      Q => \^a_reg[16]_0\(15),
      R => \^sr\(0)
    );
\A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_89,
      Q => \^a_reg[16]_0\(16),
      R => \^sr\(0)
    );
\A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_104,
      Q => \^a_reg[16]_0\(1),
      R => \^sr\(0)
    );
\A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_103,
      Q => \^a_reg[16]_0\(2),
      R => \^sr\(0)
    );
\A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_102,
      Q => \^a_reg[16]_0\(3),
      R => \^sr\(0)
    );
\A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_101,
      Q => \^a_reg[16]_0\(4),
      R => \^sr\(0)
    );
\A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_100,
      Q => \^a_reg[16]_0\(5),
      R => \^sr\(0)
    );
\A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_99,
      Q => \^a_reg[16]_0\(6),
      R => \^sr\(0)
    );
\A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_98,
      Q => \^a_reg[16]_0\(7),
      R => \^sr\(0)
    );
\A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_97,
      Q => \^a_reg[16]_0\(8),
      R => \^sr\(0)
    );
\A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_96,
      Q => \^a_reg[16]_0\(9),
      R => \^sr\(0)
    );
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => start_newt_raph_reg,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n_madgwick,
      O => \^sr\(0)
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => \FSM_onehot_state_reg_n_0_[0]\,
      Q => A,
      R => \^sr\(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => A,
      Q => y_temp,
      R => \^sr\(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => \/i__n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0F08F0FF0F08"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => \FSM_sequential_state_reg[0]_1\,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      I5 => done_newt_raph,
      O => valid_in_invSqrtAccNorm_reg
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA5AB05A"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => state(1),
      I3 => state(2),
      I4 => done_newt_raph,
      O => \FSM_sequential_state_reg[0]\
    );
a_y_norm_rounded_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => a_y_norm_rounded_i_3_n_0,
      CO(3 downto 1) => NLW_a_y_norm_rounded_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => a_y_norm_rounded_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_a_y_norm_rounded_i_2_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => y_rounded(15 downto 14),
      S(3 downto 2) => B"00",
      S(1) => y_temp_reg_n_95,
      S(0) => y_temp_reg_n_96
    );
a_y_norm_rounded_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => a_y_norm_rounded_i_4_n_0,
      CO(3) => a_y_norm_rounded_i_3_n_0,
      CO(2) => a_y_norm_rounded_i_3_n_1,
      CO(1) => a_y_norm_rounded_i_3_n_2,
      CO(0) => a_y_norm_rounded_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_rounded(13 downto 10),
      S(3) => y_temp_reg_n_97,
      S(2) => y_temp_reg_n_98,
      S(1) => y_temp_reg_n_99,
      S(0) => y_temp_reg_n_100
    );
a_y_norm_rounded_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => a_y_norm_rounded_i_5_n_0,
      CO(3) => a_y_norm_rounded_i_4_n_0,
      CO(2) => a_y_norm_rounded_i_4_n_1,
      CO(1) => a_y_norm_rounded_i_4_n_2,
      CO(0) => a_y_norm_rounded_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_rounded(9 downto 6),
      S(3) => y_temp_reg_n_101,
      S(2) => y_temp_reg_n_102,
      S(1) => y_temp_reg_n_103,
      S(0) => y_temp_reg_n_104
    );
a_y_norm_rounded_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => a_y_norm_rounded_i_6_n_0,
      CO(3) => a_y_norm_rounded_i_5_n_0,
      CO(2) => a_y_norm_rounded_i_5_n_1,
      CO(1) => a_y_norm_rounded_i_5_n_2,
      CO(0) => a_y_norm_rounded_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_rounded(5 downto 2),
      S(3) => y_temp_reg_n_105,
      S(2) => \y_temp_reg[16]__0_n_0\,
      S(1) => \y_temp_reg[15]__0_n_0\,
      S(0) => \y_temp_reg[14]__0_n_0\
    );
a_y_norm_rounded_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_y_norm_rounded_i_6_n_0,
      CO(2) => a_y_norm_rounded_i_6_n_1,
      CO(1) => a_y_norm_rounded_i_6_n_2,
      CO(0) => a_y_norm_rounded_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \y_temp_reg[11]__0_n_0\,
      DI(0) => '0',
      O(3 downto 2) => y_rounded(1 downto 0),
      O(1 downto 0) => NLW_a_y_norm_rounded_i_6_O_UNCONNECTED(1 downto 0),
      S(3) => \y_temp_reg[13]__0_n_0\,
      S(2) => \y_temp_reg[12]__0_n_0\,
      S(1) => a_y_norm_rounded_i_7_n_0,
      S(0) => \y_temp_reg[10]__0_n_0\
    );
a_y_norm_rounded_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_temp_reg[11]__0_n_0\,
      O => a_y_norm_rounded_i_7_n_0
    );
\done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => done_newt_raph,
      O => \done_i_1__0_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__0_n_0\,
      Q => done_newt_raph,
      R => \^sr\(0)
    );
\i__carry__2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB8CCB8"
    )
        port map (
      I0 => \A1_i_47__0_0\(19),
      I1 => fixed_point_value5(1),
      I2 => \A1_i_47__0_0\(17),
      I3 => fixed_point_value5(2),
      I4 => \A1_i_47__0_0\(21),
      I5 => \A1_i_54__0_0\,
      O => \^data_in_singletofix_reg[19]\
    );
\i__carry__3_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FC550C"
    )
        port map (
      I0 => \^data_in_singletofix_reg[26]\,
      I1 => \i__carry__3_i_3\,
      I2 => \fixed_point_value0_inferred__1/i__carry__6\,
      I3 => \^data_in_singletofix_reg[26]_0\,
      I4 => \^data_in_singletofix_reg[24]_2\,
      O => \^data_in_singletofix_reg[26]_2\
    );
\i__carry__3_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0C0A00000C0A"
    )
        port map (
      I0 => \A1_i_47__0_0\(18),
      I1 => \A1_i_47__0_0\(22),
      I2 => \A1_i_54__0_0\,
      I3 => fixed_point_value5(2),
      I4 => fixed_point_value5(1),
      I5 => \A1_i_47__0_0\(20),
      O => \^data_in_singletofix_reg[18]_0\
    );
\i__carry__4_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => fixed_point_value5(1),
      I1 => fixed_point_value5(3),
      I2 => \i__carry__4_i_3__0\,
      I3 => fixed_point_value5(4),
      I4 => fixed_point_value5(2),
      O => \^data_in_singletofix_reg[24]_6\
    );
\i__carry__4_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => fixed_point_value5(1),
      I1 => fixed_point_value5(3),
      I2 => \i__carry__4_i_3__0\,
      I3 => \A1_i_47__0_0\(22),
      I4 => fixed_point_value5(4),
      I5 => fixed_point_value5(2),
      O => \^data_in_singletofix_reg[22]\
    );
\i__carry__4_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A1_i_47__0_0\(17),
      I1 => \A1_i_47__0_0\(23),
      I2 => \A1_i_47__0_0\(18),
      I3 => \i__carry__5_i_20\,
      O => \^data_in_singletofix_reg[17]\
    );
\i__carry__4_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A1_i_47__0_0\(13),
      I1 => \A1_i_47__0_0\(23),
      I2 => \A1_i_47__0_0\(14),
      I3 => \i__carry__5_i_20\,
      O => \^data_in_singletofix_reg[13]\
    );
\i__carry__4_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA9"
    )
        port map (
      I0 => \A1_i_47__0_0\(27),
      I1 => \A1_i_47__0_0\(24),
      I2 => \A1_i_47__0_0\(25),
      I3 => \A1_i_47__0_0\(26),
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      O => \^data_in_singletofix_reg[27]_0\
    );
\i__carry__5_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[17]\,
      I1 => \i__carry__5_i_3__0\,
      I2 => \A1_i_61__0_0\,
      I3 => \^data_in_singletofix_reg[13]\,
      I4 => \A1_i_47__0_0\(24),
      I5 => \i__carry__2_i_28\,
      O => \^data_in_singletofix_reg[24]_2\
    );
\i__carry__5_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A1_i_47__0_0\(10),
      I1 => \A1_i_47__0_0\(23),
      I2 => \A1_i_47__0_0\(11),
      I3 => \i__carry__5_i_20\,
      O => \^data_in_singletofix_reg[10]\
    );
\i__carry__5_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A1_i_47__0_0\(14),
      I1 => \A1_i_47__0_0\(23),
      I2 => \A1_i_47__0_0\(15),
      I3 => \i__carry__5_i_20\,
      O => \^data_in_singletofix_reg[14]\
    );
\i__carry__5_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A1_i_47__0_0\(12),
      I1 => \A1_i_47__0_0\(23),
      I2 => \A1_i_47__0_0\(13),
      I3 => \i__carry__5_i_20\,
      O => \^data_in_singletofix_reg[12]\
    );
\i__carry__6_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__4_i_11__0\,
      I1 => \i__carry__4_i_11__0_0\,
      I2 => \A1_i_61__0_0\,
      I3 => \^data_in_singletofix_reg[17]\,
      I4 => \A1_i_47__0_0\(24),
      I5 => \i__carry__5_i_3__0\,
      O => \^data_in_singletofix_reg[24]_1\
    );
\i__carry__6_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[12]\,
      I1 => \^data_in_singletofix_reg[10]\,
      I2 => \A1_i_61__0_0\,
      I3 => \i__carry__2_i_30\,
      I4 => \A1_i_47__0_0\(24),
      I5 => \i__carry__2_i_30_0\,
      O => \^data_in_singletofix_reg[24]_4\
    );
\i__carry__6_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000045"
    )
        port map (
      I0 => \i__carry__5_i_20\,
      I1 => \A1_i_47__0_0\(22),
      I2 => \A1_i_47__0_0\(23),
      I3 => \A1_i_47__0_0\(24),
      I4 => \A1_i_61__0_0\,
      O => \i__carry__6_i_13__0_n_0\
    );
\i__carry__6_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__4_i_13__0_1\,
      I1 => \i__carry__4_i_13__0\,
      I2 => \A1_i_61__0_0\,
      I3 => \i__carry__4_i_13__0_0\,
      I4 => \A1_i_47__0_0\(24),
      I5 => \^data_in_singletofix_reg[14]\,
      O => \^data_in_singletofix_reg[24]_5\
    );
\i__carry__6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_3\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_1\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \i__carry__6_i_6__0_n_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      O => \data_in_singleToFix_reg[24]_7\(2)
    );
\i__carry__6_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_0\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_0\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \i__carry__6_i_9__0_n_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \^data_in_singletofix_reg[24]_1\,
      O => \data_in_singleToFix_reg[24]_7\(1)
    );
\i__carry__6_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_4\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_2\,
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => \i__carry__6_i_13__0_n_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \^data_in_singletofix_reg[24]_5\,
      O => \data_in_singleToFix_reg[24]_7\(0)
    );
\i__carry__6_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[14]\,
      I1 => \^data_in_singletofix_reg[12]\,
      I2 => \A1_i_61__0_0\,
      I3 => \^data_in_singletofix_reg[10]\,
      I4 => \A1_i_47__0_0\(24),
      I5 => \i__carry__2_i_30\,
      O => \^data_in_singletofix_reg[24]_3\
    );
\i__carry__6_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \i__carry__4_i_13__0\,
      I1 => \A1_i_47__0_0\(24),
      I2 => \i__carry__4_i_13__0_0\,
      I3 => \A1_i_63__0_0\,
      I4 => \A1_i_61__0_0\,
      O => \i__carry__6_i_6__0_n_0\
    );
\i__carry__6_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[13]\,
      I1 => \i__carry__2_i_28\,
      I2 => \A1_i_61__0_0\,
      I3 => \i__carry__2_i_28_0\,
      I4 => \A1_i_47__0_0\(24),
      I5 => \i__carry__2_i_28_1\,
      O => \^data_in_singletofix_reg[24]_0\
    );
\i__carry__6_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \A1_i_47__0_0\(24),
      I1 => \A1_i_47__0_0\(23),
      I2 => \i__carry__5_i_20\,
      I3 => \A1_i_61__0_0\,
      O => \i__carry__6_i_9__0_n_0\
    );
\i__carry_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3223FF2332FFFFFF"
    )
        port map (
      I0 => \A1_i_47__0_0\(26),
      I1 => \i__carry__4_i_3__0\,
      I2 => \A1_i_47__0_0\(25),
      I3 => \A1_i_47__0_0\(24),
      I4 => \i__carry_i_4__0\,
      I5 => \^data_in_singletofix_reg[23]_0\,
      O => \^data_in_singletofix_reg[26]\
    );
\i__carry_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => \i__carry__5_i_20\,
      I1 => \A1_i_47__0_0\(23),
      I2 => \A1_i_47__0_0\(0),
      I3 => \i__carry__4_i_3__0\,
      I4 => \A1_i_47__0_0\(20),
      O => \^data_in_singletofix_reg[23]_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \A1_i_47__0_0\(26),
      I1 => \A1_i_47__0_0\(25),
      I2 => \A1_i_47__0_0\(24),
      I3 => \A1_i_47__0_0\(27),
      O => \^data_in_singletofix_reg[26]_0\
    );
next_state: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => A,
      I1 => y_temp,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => start_newt_raph_reg,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      O => next_state_n_0
    );
\start_newt_raph_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0500"
    )
        port map (
      I0 => state(1),
      I1 => done_newt_raph,
      I2 => state(0),
      I3 => state(2),
      I4 => start_newt_raph_reg,
      O => \FSM_sequential_state_reg[1]\
    );
y_temp0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => y_temp1(16 downto 1),
      A(0) => \^a_reg[16]_0\(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_temp0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_temp0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_temp0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_temp0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A1_i_2_n_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_temp0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_y_temp0_OVERFLOW_UNCONNECTED,
      P(47) => y_temp0_n_58,
      P(46) => y_temp0_n_59,
      P(45) => y_temp0_n_60,
      P(44) => y_temp0_n_61,
      P(43) => y_temp0_n_62,
      P(42) => y_temp0_n_63,
      P(41) => y_temp0_n_64,
      P(40) => y_temp0_n_65,
      P(39) => y_temp0_n_66,
      P(38) => y_temp0_n_67,
      P(37) => y_temp0_n_68,
      P(36) => y_temp0_n_69,
      P(35) => y_temp0_n_70,
      P(34) => y_temp0_n_71,
      P(33) => y_temp0_n_72,
      P(32) => y_temp0_n_73,
      P(31) => y_temp0_n_74,
      P(30) => y_temp0_n_75,
      P(29) => y_temp0_n_76,
      P(28) => y_temp0_n_77,
      P(27) => y_temp0_n_78,
      P(26) => y_temp0_n_79,
      P(25) => y_temp0_n_80,
      P(24) => y_temp0_n_81,
      P(23) => y_temp0_n_82,
      P(22) => y_temp0_n_83,
      P(21) => y_temp0_n_84,
      P(20) => y_temp0_n_85,
      P(19) => y_temp0_n_86,
      P(18) => y_temp0_n_87,
      P(17) => y_temp0_n_88,
      P(16) => y_temp0_n_89,
      P(15) => y_temp0_n_90,
      P(14) => y_temp0_n_91,
      P(13) => y_temp0_n_92,
      P(12) => y_temp0_n_93,
      P(11) => y_temp0_n_94,
      P(10) => y_temp0_n_95,
      P(9) => y_temp0_n_96,
      P(8) => y_temp0_n_97,
      P(7) => y_temp0_n_98,
      P(6) => y_temp0_n_99,
      P(5) => y_temp0_n_100,
      P(4) => y_temp0_n_101,
      P(3) => y_temp0_n_102,
      P(2) => y_temp0_n_103,
      P(1) => y_temp0_n_104,
      P(0) => y_temp0_n_105,
      PATTERNBDETECT => NLW_y_temp0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_temp0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => y_temp0_n_106,
      PCOUT(46) => y_temp0_n_107,
      PCOUT(45) => y_temp0_n_108,
      PCOUT(44) => y_temp0_n_109,
      PCOUT(43) => y_temp0_n_110,
      PCOUT(42) => y_temp0_n_111,
      PCOUT(41) => y_temp0_n_112,
      PCOUT(40) => y_temp0_n_113,
      PCOUT(39) => y_temp0_n_114,
      PCOUT(38) => y_temp0_n_115,
      PCOUT(37) => y_temp0_n_116,
      PCOUT(36) => y_temp0_n_117,
      PCOUT(35) => y_temp0_n_118,
      PCOUT(34) => y_temp0_n_119,
      PCOUT(33) => y_temp0_n_120,
      PCOUT(32) => y_temp0_n_121,
      PCOUT(31) => y_temp0_n_122,
      PCOUT(30) => y_temp0_n_123,
      PCOUT(29) => y_temp0_n_124,
      PCOUT(28) => y_temp0_n_125,
      PCOUT(27) => y_temp0_n_126,
      PCOUT(26) => y_temp0_n_127,
      PCOUT(25) => y_temp0_n_128,
      PCOUT(24) => y_temp0_n_129,
      PCOUT(23) => y_temp0_n_130,
      PCOUT(22) => y_temp0_n_131,
      PCOUT(21) => y_temp0_n_132,
      PCOUT(20) => y_temp0_n_133,
      PCOUT(19) => y_temp0_n_134,
      PCOUT(18) => y_temp0_n_135,
      PCOUT(17) => y_temp0_n_136,
      PCOUT(16) => y_temp0_n_137,
      PCOUT(15) => y_temp0_n_138,
      PCOUT(14) => y_temp0_n_139,
      PCOUT(13) => y_temp0_n_140,
      PCOUT(12) => y_temp0_n_141,
      PCOUT(11) => y_temp0_n_142,
      PCOUT(10) => y_temp0_n_143,
      PCOUT(9) => y_temp0_n_144,
      PCOUT(8) => y_temp0_n_145,
      PCOUT(7) => y_temp0_n_146,
      PCOUT(6) => y_temp0_n_147,
      PCOUT(5) => y_temp0_n_148,
      PCOUT(4) => y_temp0_n_149,
      PCOUT(3) => y_temp0_n_150,
      PCOUT(2) => y_temp0_n_151,
      PCOUT(1) => y_temp0_n_152,
      PCOUT(0) => y_temp0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_temp0_UNDERFLOW_UNCONNECTED
    );
y_temp0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => y_temp0_i_2_n_0,
      CO(3) => y_temp0_i_1_n_0,
      CO(2) => y_temp0_i_1_n_1,
      CO(1) => y_temp0_i_1_n_2,
      CO(0) => y_temp0_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(16 downto 13),
      S(3 downto 0) => y_temp0_3(3 downto 0)
    );
y_temp0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => y_temp0_i_3_n_0,
      CO(3) => y_temp0_i_2_n_0,
      CO(2) => y_temp0_i_2_n_1,
      CO(1) => y_temp0_i_2_n_2,
      CO(0) => y_temp0_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => y_temp1(12 downto 9),
      S(3 downto 2) => \^a_reg[16]_0\(12 downto 11),
      S(1 downto 0) => y_temp0_2(1 downto 0)
    );
y_temp0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => y_temp0_i_4_n_0,
      CO(3) => y_temp0_i_3_n_0,
      CO(2) => y_temp0_i_3_n_1,
      CO(1) => y_temp0_i_3_n_2,
      CO(0) => y_temp0_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(8 downto 5),
      S(3 downto 0) => y_temp0_1(3 downto 0)
    );
y_temp0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y_temp0_i_4_n_0,
      CO(2) => y_temp0_i_4_n_1,
      CO(1) => y_temp0_i_4_n_2,
      CO(0) => y_temp0_i_4_n_3,
      CYINIT => y_temp0_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
y_temp_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => y_temp1(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_temp_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_temp_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_temp_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_temp_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A1_i_2_n_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => y_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_temp_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_y_temp_reg_OVERFLOW_UNCONNECTED,
      P(47) => y_temp_reg_n_58,
      P(46) => y_temp_reg_n_59,
      P(45) => y_temp_reg_n_60,
      P(44) => y_temp_reg_n_61,
      P(43) => y_temp_reg_n_62,
      P(42) => y_temp_reg_n_63,
      P(41) => y_temp_reg_n_64,
      P(40) => y_temp_reg_n_65,
      P(39) => y_temp_reg_n_66,
      P(38) => y_temp_reg_n_67,
      P(37) => y_temp_reg_n_68,
      P(36) => y_temp_reg_n_69,
      P(35) => y_temp_reg_n_70,
      P(34) => y_temp_reg_n_71,
      P(33) => y_temp_reg_n_72,
      P(32) => y_temp_reg_n_73,
      P(31) => y_temp_reg_n_74,
      P(30) => y_temp_reg_n_75,
      P(29) => y_temp_reg_n_76,
      P(28) => y_temp_reg_n_77,
      P(27) => y_temp_reg_n_78,
      P(26) => y_temp_reg_n_79,
      P(25) => y_temp_reg_n_80,
      P(24) => y_temp_reg_n_81,
      P(23) => y_temp_reg_n_82,
      P(22) => y_temp_reg_n_83,
      P(21) => y_temp_reg_n_84,
      P(20) => y_temp_reg_n_85,
      P(19) => y_temp_reg_n_86,
      P(18) => y_temp_reg_n_87,
      P(17) => y_temp_reg_n_88,
      P(16) => y_temp_reg_n_89,
      P(15) => y_temp_reg_n_90,
      P(14) => y_temp_reg_n_91,
      P(13) => y_temp_reg_n_92,
      P(12) => y_temp_reg_n_93,
      P(11) => y_temp_reg_n_94,
      P(10) => y_temp_reg_n_95,
      P(9) => y_temp_reg_n_96,
      P(8) => y_temp_reg_n_97,
      P(7) => y_temp_reg_n_98,
      P(6) => y_temp_reg_n_99,
      P(5) => y_temp_reg_n_100,
      P(4) => y_temp_reg_n_101,
      P(3) => y_temp_reg_n_102,
      P(2) => y_temp_reg_n_103,
      P(1) => y_temp_reg_n_104,
      P(0) => y_temp_reg_n_105,
      PATTERNBDETECT => NLW_y_temp_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_temp_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => y_temp0_n_106,
      PCIN(46) => y_temp0_n_107,
      PCIN(45) => y_temp0_n_108,
      PCIN(44) => y_temp0_n_109,
      PCIN(43) => y_temp0_n_110,
      PCIN(42) => y_temp0_n_111,
      PCIN(41) => y_temp0_n_112,
      PCIN(40) => y_temp0_n_113,
      PCIN(39) => y_temp0_n_114,
      PCIN(38) => y_temp0_n_115,
      PCIN(37) => y_temp0_n_116,
      PCIN(36) => y_temp0_n_117,
      PCIN(35) => y_temp0_n_118,
      PCIN(34) => y_temp0_n_119,
      PCIN(33) => y_temp0_n_120,
      PCIN(32) => y_temp0_n_121,
      PCIN(31) => y_temp0_n_122,
      PCIN(30) => y_temp0_n_123,
      PCIN(29) => y_temp0_n_124,
      PCIN(28) => y_temp0_n_125,
      PCIN(27) => y_temp0_n_126,
      PCIN(26) => y_temp0_n_127,
      PCIN(25) => y_temp0_n_128,
      PCIN(24) => y_temp0_n_129,
      PCIN(23) => y_temp0_n_130,
      PCIN(22) => y_temp0_n_131,
      PCIN(21) => y_temp0_n_132,
      PCIN(20) => y_temp0_n_133,
      PCIN(19) => y_temp0_n_134,
      PCIN(18) => y_temp0_n_135,
      PCIN(17) => y_temp0_n_136,
      PCIN(16) => y_temp0_n_137,
      PCIN(15) => y_temp0_n_138,
      PCIN(14) => y_temp0_n_139,
      PCIN(13) => y_temp0_n_140,
      PCIN(12) => y_temp0_n_141,
      PCIN(11) => y_temp0_n_142,
      PCIN(10) => y_temp0_n_143,
      PCIN(9) => y_temp0_n_144,
      PCIN(8) => y_temp0_n_145,
      PCIN(7) => y_temp0_n_146,
      PCIN(6) => y_temp0_n_147,
      PCIN(5) => y_temp0_n_148,
      PCIN(4) => y_temp0_n_149,
      PCIN(3) => y_temp0_n_150,
      PCIN(2) => y_temp0_n_151,
      PCIN(1) => y_temp0_n_152,
      PCIN(0) => y_temp0_n_153,
      PCOUT(47 downto 0) => NLW_y_temp_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^sr\(0),
      UNDERFLOW => NLW_y_temp_reg_UNDERFLOW_UNCONNECTED
    );
\y_temp_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y_temp,
      D => y_temp0_n_95,
      Q => \y_temp_reg[10]__0_n_0\,
      R => \^sr\(0)
    );
\y_temp_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y_temp,
      D => y_temp0_n_94,
      Q => \y_temp_reg[11]__0_n_0\,
      R => \^sr\(0)
    );
\y_temp_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y_temp,
      D => y_temp0_n_93,
      Q => \y_temp_reg[12]__0_n_0\,
      R => \^sr\(0)
    );
\y_temp_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y_temp,
      D => y_temp0_n_92,
      Q => \y_temp_reg[13]__0_n_0\,
      R => \^sr\(0)
    );
\y_temp_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y_temp,
      D => y_temp0_n_91,
      Q => \y_temp_reg[14]__0_n_0\,
      R => \^sr\(0)
    );
\y_temp_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y_temp,
      D => y_temp0_n_90,
      Q => \y_temp_reg[15]__0_n_0\,
      R => \^sr\(0)
    );
\y_temp_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y_temp,
      D => y_temp0_n_89,
      Q => \y_temp_reg[16]__0_n_0\,
      R => \^sr\(0)
    );
y_temp_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => y_temp_reg_i_2_n_0,
      CO(3 downto 0) => NLW_y_temp_reg_i_1_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_y_temp_reg_i_1_O_UNCONNECTED(3 downto 1),
      O(0) => y_temp1(33),
      S(3 downto 1) => B"000",
      S(0) => y_temp_reg_4(0)
    );
y_temp_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => y_temp_reg_i_3_n_0,
      CO(3) => y_temp_reg_i_2_n_0,
      CO(2) => y_temp_reg_i_2_n_1,
      CO(1) => y_temp_reg_i_2_n_2,
      CO(0) => y_temp_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(32 downto 29),
      S(3 downto 0) => y_temp_reg_3(3 downto 0)
    );
y_temp_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => y_temp_reg_i_4_n_0,
      CO(3) => y_temp_reg_i_3_n_0,
      CO(2) => y_temp_reg_i_3_n_1,
      CO(1) => y_temp_reg_i_3_n_2,
      CO(0) => y_temp_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(28 downto 25),
      S(3 downto 0) => y_temp_reg_2(3 downto 0)
    );
y_temp_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => y_temp_reg_i_5_n_0,
      CO(3) => y_temp_reg_i_4_n_0,
      CO(2) => y_temp_reg_i_4_n_1,
      CO(1) => y_temp_reg_i_4_n_2,
      CO(0) => y_temp_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(24 downto 21),
      S(3 downto 0) => y_temp_reg_1(3 downto 0)
    );
y_temp_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => y_temp0_i_1_n_0,
      CO(3) => y_temp_reg_i_5_n_0,
      CO(2) => y_temp_reg_i_5_n_1,
      CO(1) => y_temp_reg_i_5_n_2,
      CO(0) => y_temp_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(20 downto 17),
      S(3 downto 0) => y_temp_reg_0(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson__parameterized0\ is
  port (
    P : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \A_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \data_in_singleToFix_reg[24]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[22]\ : out STD_LOGIC;
    valid_in_invSqrtGradErrNorm_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    fixed_point_value : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_in_singleToFix_reg[24]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[27]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[19]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[19]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[20]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_3\ : out STD_LOGIC;
    \data_in_singleToFix_reg[19]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[21]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    A_reg_0 : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q_hat_dot_mag_sqr_rounded : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \y_temp0__0_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_temp0__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_temp0__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_temp0__0_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    y_temp_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    y_temp_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp0_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp0_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    y_temp0_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fixed_point_value5 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \A1_i_48__1\ : in STD_LOGIC;
    \A1_i_65__1_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    start_newt_raph_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rst_n_madgwick : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \A1_i_50__1\ : in STD_LOGIC;
    \A1_i_50__1_0\ : in STD_LOGIC;
    \A1_i_80__0_0\ : in STD_LOGIC;
    \A1_i_50__1_1\ : in STD_LOGIC;
    \A1_i_80__0_1\ : in STD_LOGIC;
    \A1_i_50__1_2\ : in STD_LOGIC;
    \A1_i_63__1\ : in STD_LOGIC;
    \A1_i_63__1_0\ : in STD_LOGIC;
    \A1_i_63__1_1\ : in STD_LOGIC;
    \A1_i_63__1_2\ : in STD_LOGIC;
    \A1_i_62__1\ : in STD_LOGIC;
    \A1_i_62__1_0\ : in STD_LOGIC;
    \A1_i_62__1_1\ : in STD_LOGIC;
    \i__carry__2_i_3__0\ : in STD_LOGIC;
    \i__carry__2_i_3__0_0\ : in STD_LOGIC;
    \A1_i_59__1\ : in STD_LOGIC;
    \A1_i_59__1_0\ : in STD_LOGIC;
    A1_0 : in STD_LOGIC;
    A1_1 : in STD_LOGIC;
    A1_2 : in STD_LOGIC;
    \i__carry__2_i_3__0_1\ : in STD_LOGIC;
    \A1_i_59__1_1\ : in STD_LOGIC;
    \A1_i_59__1_2\ : in STD_LOGIC;
    \A1_i_59__1_3\ : in STD_LOGIC;
    \A1_i_59__1_4\ : in STD_LOGIC;
    \A1_i_64__1\ : in STD_LOGIC;
    \A1_i_64__1_0\ : in STD_LOGIC;
    \A1_i_64__1_1\ : in STD_LOGIC;
    \A1_i_64__1_2\ : in STD_LOGIC;
    \A1_i_64__1_3\ : in STD_LOGIC;
    \A1_i_64__1_4\ : in STD_LOGIC;
    \A1_i_64__1_5\ : in STD_LOGIC;
    \A1_i_64__1_6\ : in STD_LOGIC;
    \A1_i_63__1_3\ : in STD_LOGIC;
    \A1_i_63__1_4\ : in STD_LOGIC;
    \A1_i_63__1_5\ : in STD_LOGIC;
    \A1_i_63__1_6\ : in STD_LOGIC;
    \A1_i_79__0_0\ : in STD_LOGIC;
    \A1_i_60__1\ : in STD_LOGIC;
    \i__carry__3_i_3__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson__parameterized0\ : entity is "newtonRaphson";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson__parameterized0\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal A : STD_LOGIC;
  signal A0_n_100 : STD_LOGIC;
  signal A0_n_101 : STD_LOGIC;
  signal A0_n_102 : STD_LOGIC;
  signal A0_n_103 : STD_LOGIC;
  signal A0_n_104 : STD_LOGIC;
  signal A0_n_105 : STD_LOGIC;
  signal A0_n_106 : STD_LOGIC;
  signal A0_n_107 : STD_LOGIC;
  signal A0_n_108 : STD_LOGIC;
  signal A0_n_109 : STD_LOGIC;
  signal A0_n_110 : STD_LOGIC;
  signal A0_n_111 : STD_LOGIC;
  signal A0_n_112 : STD_LOGIC;
  signal A0_n_113 : STD_LOGIC;
  signal A0_n_114 : STD_LOGIC;
  signal A0_n_115 : STD_LOGIC;
  signal A0_n_116 : STD_LOGIC;
  signal A0_n_117 : STD_LOGIC;
  signal A0_n_118 : STD_LOGIC;
  signal A0_n_119 : STD_LOGIC;
  signal A0_n_120 : STD_LOGIC;
  signal A0_n_121 : STD_LOGIC;
  signal A0_n_122 : STD_LOGIC;
  signal A0_n_123 : STD_LOGIC;
  signal A0_n_124 : STD_LOGIC;
  signal A0_n_125 : STD_LOGIC;
  signal A0_n_126 : STD_LOGIC;
  signal A0_n_127 : STD_LOGIC;
  signal A0_n_128 : STD_LOGIC;
  signal A0_n_129 : STD_LOGIC;
  signal A0_n_130 : STD_LOGIC;
  signal A0_n_131 : STD_LOGIC;
  signal A0_n_132 : STD_LOGIC;
  signal A0_n_133 : STD_LOGIC;
  signal A0_n_134 : STD_LOGIC;
  signal A0_n_135 : STD_LOGIC;
  signal A0_n_136 : STD_LOGIC;
  signal A0_n_137 : STD_LOGIC;
  signal A0_n_138 : STD_LOGIC;
  signal A0_n_139 : STD_LOGIC;
  signal A0_n_140 : STD_LOGIC;
  signal A0_n_141 : STD_LOGIC;
  signal A0_n_142 : STD_LOGIC;
  signal A0_n_143 : STD_LOGIC;
  signal A0_n_144 : STD_LOGIC;
  signal A0_n_145 : STD_LOGIC;
  signal A0_n_146 : STD_LOGIC;
  signal A0_n_147 : STD_LOGIC;
  signal A0_n_148 : STD_LOGIC;
  signal A0_n_149 : STD_LOGIC;
  signal A0_n_150 : STD_LOGIC;
  signal A0_n_151 : STD_LOGIC;
  signal A0_n_152 : STD_LOGIC;
  signal A0_n_153 : STD_LOGIC;
  signal A0_n_58 : STD_LOGIC;
  signal A0_n_59 : STD_LOGIC;
  signal A0_n_60 : STD_LOGIC;
  signal A0_n_61 : STD_LOGIC;
  signal A0_n_62 : STD_LOGIC;
  signal A0_n_63 : STD_LOGIC;
  signal A0_n_64 : STD_LOGIC;
  signal A0_n_65 : STD_LOGIC;
  signal A0_n_66 : STD_LOGIC;
  signal A0_n_67 : STD_LOGIC;
  signal A0_n_68 : STD_LOGIC;
  signal A0_n_69 : STD_LOGIC;
  signal A0_n_70 : STD_LOGIC;
  signal A0_n_71 : STD_LOGIC;
  signal A0_n_72 : STD_LOGIC;
  signal A0_n_73 : STD_LOGIC;
  signal A0_n_74 : STD_LOGIC;
  signal A0_n_75 : STD_LOGIC;
  signal A0_n_76 : STD_LOGIC;
  signal A0_n_77 : STD_LOGIC;
  signal A0_n_78 : STD_LOGIC;
  signal A0_n_79 : STD_LOGIC;
  signal A0_n_80 : STD_LOGIC;
  signal A0_n_81 : STD_LOGIC;
  signal A0_n_82 : STD_LOGIC;
  signal A0_n_83 : STD_LOGIC;
  signal A0_n_84 : STD_LOGIC;
  signal A0_n_85 : STD_LOGIC;
  signal A0_n_86 : STD_LOGIC;
  signal A0_n_87 : STD_LOGIC;
  signal A0_n_88 : STD_LOGIC;
  signal A0_n_89 : STD_LOGIC;
  signal A0_n_90 : STD_LOGIC;
  signal A0_n_91 : STD_LOGIC;
  signal A0_n_92 : STD_LOGIC;
  signal A0_n_93 : STD_LOGIC;
  signal A0_n_94 : STD_LOGIC;
  signal A0_n_95 : STD_LOGIC;
  signal A0_n_96 : STD_LOGIC;
  signal A0_n_97 : STD_LOGIC;
  signal A0_n_98 : STD_LOGIC;
  signal A0_n_99 : STD_LOGIC;
  signal \A1_i_2__0_n_0\ : STD_LOGIC;
  signal \A1_i_78__1_n_0\ : STD_LOGIC;
  signal \A1_i_79__0_n_0\ : STD_LOGIC;
  signal \A1_i_80__0_n_0\ : STD_LOGIC;
  signal \A1_i_81__1_n_0\ : STD_LOGIC;
  signal \A1_i_82__0_n_0\ : STD_LOGIC;
  signal \A1_i_83__0_n_0\ : STD_LOGIC;
  signal \A1_i_84__0_n_0\ : STD_LOGIC;
  signal \A1_i_85__0_n_0\ : STD_LOGIC;
  signal \A1_i_86__1_n_0\ : STD_LOGIC;
  signal \A1_i_87__1_n_0\ : STD_LOGIC;
  signal \A1_i_88__1_n_0\ : STD_LOGIC;
  signal \A1_i_89__0_n_0\ : STD_LOGIC;
  signal A1_n_100 : STD_LOGIC;
  signal A1_n_101 : STD_LOGIC;
  signal A1_n_102 : STD_LOGIC;
  signal A1_n_103 : STD_LOGIC;
  signal A1_n_104 : STD_LOGIC;
  signal A1_n_105 : STD_LOGIC;
  signal A1_n_74 : STD_LOGIC;
  signal A1_n_75 : STD_LOGIC;
  signal A1_n_76 : STD_LOGIC;
  signal A1_n_77 : STD_LOGIC;
  signal A1_n_78 : STD_LOGIC;
  signal A1_n_79 : STD_LOGIC;
  signal A1_n_80 : STD_LOGIC;
  signal A1_n_81 : STD_LOGIC;
  signal A1_n_82 : STD_LOGIC;
  signal A1_n_83 : STD_LOGIC;
  signal A1_n_84 : STD_LOGIC;
  signal A1_n_85 : STD_LOGIC;
  signal A1_n_86 : STD_LOGIC;
  signal A1_n_87 : STD_LOGIC;
  signal A1_n_88 : STD_LOGIC;
  signal A1_n_89 : STD_LOGIC;
  signal A1_n_90 : STD_LOGIC;
  signal A1_n_91 : STD_LOGIC;
  signal A1_n_92 : STD_LOGIC;
  signal A1_n_93 : STD_LOGIC;
  signal A1_n_94 : STD_LOGIC;
  signal A1_n_95 : STD_LOGIC;
  signal A1_n_96 : STD_LOGIC;
  signal A1_n_97 : STD_LOGIC;
  signal A1_n_98 : STD_LOGIC;
  signal A1_n_99 : STD_LOGIC;
  signal \^a_reg[16]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal A_reg_n_58 : STD_LOGIC;
  signal A_reg_n_59 : STD_LOGIC;
  signal A_reg_n_60 : STD_LOGIC;
  signal A_reg_n_61 : STD_LOGIC;
  signal A_reg_n_62 : STD_LOGIC;
  signal A_reg_n_63 : STD_LOGIC;
  signal A_reg_n_64 : STD_LOGIC;
  signal A_reg_n_65 : STD_LOGIC;
  signal A_reg_n_66 : STD_LOGIC;
  signal A_reg_n_67 : STD_LOGIC;
  signal A_reg_n_68 : STD_LOGIC;
  signal A_reg_n_69 : STD_LOGIC;
  signal A_reg_n_70 : STD_LOGIC;
  signal A_reg_n_71 : STD_LOGIC;
  signal A_reg_n_72 : STD_LOGIC;
  signal A_reg_n_73 : STD_LOGIC;
  signal A_reg_n_74 : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^data_in_singletofix_reg[19]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[19]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_3\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[27]\ : STD_LOGIC;
  signal \done_i_1__1_n_0\ : STD_LOGIC;
  signal done_newt_raph : STD_LOGIC;
  signal next_state_n_0 : STD_LOGIC;
  signal x_half : STD_LOGIC;
  signal \y_rounded_carry__0_n_0\ : STD_LOGIC;
  signal \y_rounded_carry__0_n_1\ : STD_LOGIC;
  signal \y_rounded_carry__0_n_2\ : STD_LOGIC;
  signal \y_rounded_carry__0_n_3\ : STD_LOGIC;
  signal \y_rounded_carry__1_n_0\ : STD_LOGIC;
  signal \y_rounded_carry__1_n_1\ : STD_LOGIC;
  signal \y_rounded_carry__1_n_2\ : STD_LOGIC;
  signal \y_rounded_carry__1_n_3\ : STD_LOGIC;
  signal \y_rounded_carry__2_n_0\ : STD_LOGIC;
  signal \y_rounded_carry__2_n_1\ : STD_LOGIC;
  signal \y_rounded_carry__2_n_2\ : STD_LOGIC;
  signal \y_rounded_carry__2_n_3\ : STD_LOGIC;
  signal \y_rounded_carry__3_n_3\ : STD_LOGIC;
  signal y_rounded_carry_i_1_n_0 : STD_LOGIC;
  signal y_rounded_carry_n_0 : STD_LOGIC;
  signal y_rounded_carry_n_1 : STD_LOGIC;
  signal y_rounded_carry_n_2 : STD_LOGIC;
  signal y_rounded_carry_n_3 : STD_LOGIC;
  signal y_temp : STD_LOGIC;
  signal \y_temp0__0_n_100\ : STD_LOGIC;
  signal \y_temp0__0_n_101\ : STD_LOGIC;
  signal \y_temp0__0_n_102\ : STD_LOGIC;
  signal \y_temp0__0_n_103\ : STD_LOGIC;
  signal \y_temp0__0_n_104\ : STD_LOGIC;
  signal \y_temp0__0_n_105\ : STD_LOGIC;
  signal \y_temp0__0_n_106\ : STD_LOGIC;
  signal \y_temp0__0_n_107\ : STD_LOGIC;
  signal \y_temp0__0_n_108\ : STD_LOGIC;
  signal \y_temp0__0_n_109\ : STD_LOGIC;
  signal \y_temp0__0_n_110\ : STD_LOGIC;
  signal \y_temp0__0_n_111\ : STD_LOGIC;
  signal \y_temp0__0_n_112\ : STD_LOGIC;
  signal \y_temp0__0_n_113\ : STD_LOGIC;
  signal \y_temp0__0_n_114\ : STD_LOGIC;
  signal \y_temp0__0_n_115\ : STD_LOGIC;
  signal \y_temp0__0_n_116\ : STD_LOGIC;
  signal \y_temp0__0_n_117\ : STD_LOGIC;
  signal \y_temp0__0_n_118\ : STD_LOGIC;
  signal \y_temp0__0_n_119\ : STD_LOGIC;
  signal \y_temp0__0_n_120\ : STD_LOGIC;
  signal \y_temp0__0_n_121\ : STD_LOGIC;
  signal \y_temp0__0_n_122\ : STD_LOGIC;
  signal \y_temp0__0_n_123\ : STD_LOGIC;
  signal \y_temp0__0_n_124\ : STD_LOGIC;
  signal \y_temp0__0_n_125\ : STD_LOGIC;
  signal \y_temp0__0_n_126\ : STD_LOGIC;
  signal \y_temp0__0_n_127\ : STD_LOGIC;
  signal \y_temp0__0_n_128\ : STD_LOGIC;
  signal \y_temp0__0_n_129\ : STD_LOGIC;
  signal \y_temp0__0_n_130\ : STD_LOGIC;
  signal \y_temp0__0_n_131\ : STD_LOGIC;
  signal \y_temp0__0_n_132\ : STD_LOGIC;
  signal \y_temp0__0_n_133\ : STD_LOGIC;
  signal \y_temp0__0_n_134\ : STD_LOGIC;
  signal \y_temp0__0_n_135\ : STD_LOGIC;
  signal \y_temp0__0_n_136\ : STD_LOGIC;
  signal \y_temp0__0_n_137\ : STD_LOGIC;
  signal \y_temp0__0_n_138\ : STD_LOGIC;
  signal \y_temp0__0_n_139\ : STD_LOGIC;
  signal \y_temp0__0_n_140\ : STD_LOGIC;
  signal \y_temp0__0_n_141\ : STD_LOGIC;
  signal \y_temp0__0_n_142\ : STD_LOGIC;
  signal \y_temp0__0_n_143\ : STD_LOGIC;
  signal \y_temp0__0_n_144\ : STD_LOGIC;
  signal \y_temp0__0_n_145\ : STD_LOGIC;
  signal \y_temp0__0_n_146\ : STD_LOGIC;
  signal \y_temp0__0_n_147\ : STD_LOGIC;
  signal \y_temp0__0_n_148\ : STD_LOGIC;
  signal \y_temp0__0_n_149\ : STD_LOGIC;
  signal \y_temp0__0_n_150\ : STD_LOGIC;
  signal \y_temp0__0_n_151\ : STD_LOGIC;
  signal \y_temp0__0_n_152\ : STD_LOGIC;
  signal \y_temp0__0_n_153\ : STD_LOGIC;
  signal \y_temp0__0_n_58\ : STD_LOGIC;
  signal \y_temp0__0_n_59\ : STD_LOGIC;
  signal \y_temp0__0_n_60\ : STD_LOGIC;
  signal \y_temp0__0_n_61\ : STD_LOGIC;
  signal \y_temp0__0_n_62\ : STD_LOGIC;
  signal \y_temp0__0_n_63\ : STD_LOGIC;
  signal \y_temp0__0_n_64\ : STD_LOGIC;
  signal \y_temp0__0_n_65\ : STD_LOGIC;
  signal \y_temp0__0_n_66\ : STD_LOGIC;
  signal \y_temp0__0_n_67\ : STD_LOGIC;
  signal \y_temp0__0_n_68\ : STD_LOGIC;
  signal \y_temp0__0_n_69\ : STD_LOGIC;
  signal \y_temp0__0_n_70\ : STD_LOGIC;
  signal \y_temp0__0_n_71\ : STD_LOGIC;
  signal \y_temp0__0_n_72\ : STD_LOGIC;
  signal \y_temp0__0_n_73\ : STD_LOGIC;
  signal \y_temp0__0_n_74\ : STD_LOGIC;
  signal \y_temp0__0_n_75\ : STD_LOGIC;
  signal \y_temp0__0_n_76\ : STD_LOGIC;
  signal \y_temp0__0_n_77\ : STD_LOGIC;
  signal \y_temp0__0_n_78\ : STD_LOGIC;
  signal \y_temp0__0_n_79\ : STD_LOGIC;
  signal \y_temp0__0_n_80\ : STD_LOGIC;
  signal \y_temp0__0_n_81\ : STD_LOGIC;
  signal \y_temp0__0_n_82\ : STD_LOGIC;
  signal \y_temp0__0_n_83\ : STD_LOGIC;
  signal \y_temp0__0_n_84\ : STD_LOGIC;
  signal \y_temp0__0_n_85\ : STD_LOGIC;
  signal \y_temp0__0_n_86\ : STD_LOGIC;
  signal \y_temp0__0_n_87\ : STD_LOGIC;
  signal \y_temp0__0_n_88\ : STD_LOGIC;
  signal \y_temp0__0_n_89\ : STD_LOGIC;
  signal \y_temp0__0_n_90\ : STD_LOGIC;
  signal \y_temp0__0_n_91\ : STD_LOGIC;
  signal \y_temp0__0_n_92\ : STD_LOGIC;
  signal \y_temp0__0_n_93\ : STD_LOGIC;
  signal \y_temp0__0_n_94\ : STD_LOGIC;
  signal \y_temp0__0_n_95\ : STD_LOGIC;
  signal \y_temp0__0_n_96\ : STD_LOGIC;
  signal \y_temp0__0_n_97\ : STD_LOGIC;
  signal \y_temp0__0_n_98\ : STD_LOGIC;
  signal \y_temp0__0_n_99\ : STD_LOGIC;
  signal \y_temp0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \y_temp0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \y_temp0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \y_temp0_carry__0_n_2\ : STD_LOGIC;
  signal \y_temp0_carry__0_n_3\ : STD_LOGIC;
  signal y_temp0_carry_i_1_n_0 : STD_LOGIC;
  signal y_temp0_carry_i_2_n_0 : STD_LOGIC;
  signal y_temp0_carry_i_3_n_0 : STD_LOGIC;
  signal y_temp0_carry_n_0 : STD_LOGIC;
  signal y_temp0_carry_n_1 : STD_LOGIC;
  signal y_temp0_carry_n_2 : STD_LOGIC;
  signal y_temp0_carry_n_3 : STD_LOGIC;
  signal y_temp0_n_100 : STD_LOGIC;
  signal y_temp0_n_101 : STD_LOGIC;
  signal y_temp0_n_102 : STD_LOGIC;
  signal y_temp0_n_103 : STD_LOGIC;
  signal y_temp0_n_104 : STD_LOGIC;
  signal y_temp0_n_105 : STD_LOGIC;
  signal y_temp0_n_106 : STD_LOGIC;
  signal y_temp0_n_107 : STD_LOGIC;
  signal y_temp0_n_108 : STD_LOGIC;
  signal y_temp0_n_109 : STD_LOGIC;
  signal y_temp0_n_110 : STD_LOGIC;
  signal y_temp0_n_111 : STD_LOGIC;
  signal y_temp0_n_112 : STD_LOGIC;
  signal y_temp0_n_113 : STD_LOGIC;
  signal y_temp0_n_114 : STD_LOGIC;
  signal y_temp0_n_115 : STD_LOGIC;
  signal y_temp0_n_116 : STD_LOGIC;
  signal y_temp0_n_117 : STD_LOGIC;
  signal y_temp0_n_118 : STD_LOGIC;
  signal y_temp0_n_119 : STD_LOGIC;
  signal y_temp0_n_120 : STD_LOGIC;
  signal y_temp0_n_121 : STD_LOGIC;
  signal y_temp0_n_122 : STD_LOGIC;
  signal y_temp0_n_123 : STD_LOGIC;
  signal y_temp0_n_124 : STD_LOGIC;
  signal y_temp0_n_125 : STD_LOGIC;
  signal y_temp0_n_126 : STD_LOGIC;
  signal y_temp0_n_127 : STD_LOGIC;
  signal y_temp0_n_128 : STD_LOGIC;
  signal y_temp0_n_129 : STD_LOGIC;
  signal y_temp0_n_130 : STD_LOGIC;
  signal y_temp0_n_131 : STD_LOGIC;
  signal y_temp0_n_132 : STD_LOGIC;
  signal y_temp0_n_133 : STD_LOGIC;
  signal y_temp0_n_134 : STD_LOGIC;
  signal y_temp0_n_135 : STD_LOGIC;
  signal y_temp0_n_136 : STD_LOGIC;
  signal y_temp0_n_137 : STD_LOGIC;
  signal y_temp0_n_138 : STD_LOGIC;
  signal y_temp0_n_139 : STD_LOGIC;
  signal y_temp0_n_140 : STD_LOGIC;
  signal y_temp0_n_141 : STD_LOGIC;
  signal y_temp0_n_142 : STD_LOGIC;
  signal y_temp0_n_143 : STD_LOGIC;
  signal y_temp0_n_144 : STD_LOGIC;
  signal y_temp0_n_145 : STD_LOGIC;
  signal y_temp0_n_146 : STD_LOGIC;
  signal y_temp0_n_147 : STD_LOGIC;
  signal y_temp0_n_148 : STD_LOGIC;
  signal y_temp0_n_149 : STD_LOGIC;
  signal y_temp0_n_150 : STD_LOGIC;
  signal y_temp0_n_151 : STD_LOGIC;
  signal y_temp0_n_152 : STD_LOGIC;
  signal y_temp0_n_153 : STD_LOGIC;
  signal y_temp0_n_58 : STD_LOGIC;
  signal y_temp0_n_59 : STD_LOGIC;
  signal y_temp0_n_60 : STD_LOGIC;
  signal y_temp0_n_61 : STD_LOGIC;
  signal y_temp0_n_62 : STD_LOGIC;
  signal y_temp0_n_63 : STD_LOGIC;
  signal y_temp0_n_64 : STD_LOGIC;
  signal y_temp0_n_65 : STD_LOGIC;
  signal y_temp0_n_66 : STD_LOGIC;
  signal y_temp0_n_67 : STD_LOGIC;
  signal y_temp0_n_68 : STD_LOGIC;
  signal y_temp0_n_69 : STD_LOGIC;
  signal y_temp0_n_70 : STD_LOGIC;
  signal y_temp0_n_71 : STD_LOGIC;
  signal y_temp0_n_72 : STD_LOGIC;
  signal y_temp0_n_73 : STD_LOGIC;
  signal y_temp0_n_74 : STD_LOGIC;
  signal y_temp0_n_75 : STD_LOGIC;
  signal y_temp0_n_76 : STD_LOGIC;
  signal y_temp0_n_77 : STD_LOGIC;
  signal y_temp0_n_78 : STD_LOGIC;
  signal y_temp0_n_79 : STD_LOGIC;
  signal y_temp0_n_80 : STD_LOGIC;
  signal y_temp0_n_81 : STD_LOGIC;
  signal y_temp0_n_82 : STD_LOGIC;
  signal y_temp0_n_83 : STD_LOGIC;
  signal y_temp0_n_84 : STD_LOGIC;
  signal y_temp0_n_85 : STD_LOGIC;
  signal y_temp0_n_86 : STD_LOGIC;
  signal y_temp0_n_87 : STD_LOGIC;
  signal y_temp0_n_88 : STD_LOGIC;
  signal y_temp0_n_89 : STD_LOGIC;
  signal y_temp0_n_90 : STD_LOGIC;
  signal y_temp0_n_91 : STD_LOGIC;
  signal y_temp0_n_92 : STD_LOGIC;
  signal y_temp0_n_93 : STD_LOGIC;
  signal y_temp0_n_94 : STD_LOGIC;
  signal y_temp0_n_95 : STD_LOGIC;
  signal y_temp0_n_96 : STD_LOGIC;
  signal y_temp0_n_97 : STD_LOGIC;
  signal y_temp0_n_98 : STD_LOGIC;
  signal y_temp0_n_99 : STD_LOGIC;
  signal y_temp1 : STD_LOGIC_VECTOR ( 50 downto 1 );
  signal \y_temp1_carry__0_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__0_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__0_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__0_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__10_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__10_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__10_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__1_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__1_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__1_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__2_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__2_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__2_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__3_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__3_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__3_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__4_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__4_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__4_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__4_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__5_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__5_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__5_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__5_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__6_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__6_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__6_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__6_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__7_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__7_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__7_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__7_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__8_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__8_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__8_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__8_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__9_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__9_n_1\ : STD_LOGIC;
  signal \y_temp1_carry__9_n_2\ : STD_LOGIC;
  signal \y_temp1_carry__9_n_3\ : STD_LOGIC;
  signal y_temp1_carry_n_0 : STD_LOGIC;
  signal y_temp1_carry_n_1 : STD_LOGIC;
  signal y_temp1_carry_n_2 : STD_LOGIC;
  signal y_temp1_carry_n_3 : STD_LOGIC;
  signal \y_temp_reg__1\ : STD_LOGIC_VECTOR ( 39 downto 33 );
  signal y_temp_reg_n_100 : STD_LOGIC;
  signal y_temp_reg_n_101 : STD_LOGIC;
  signal y_temp_reg_n_102 : STD_LOGIC;
  signal y_temp_reg_n_103 : STD_LOGIC;
  signal y_temp_reg_n_104 : STD_LOGIC;
  signal y_temp_reg_n_105 : STD_LOGIC;
  signal y_temp_reg_n_58 : STD_LOGIC;
  signal y_temp_reg_n_59 : STD_LOGIC;
  signal y_temp_reg_n_60 : STD_LOGIC;
  signal y_temp_reg_n_61 : STD_LOGIC;
  signal y_temp_reg_n_62 : STD_LOGIC;
  signal y_temp_reg_n_63 : STD_LOGIC;
  signal y_temp_reg_n_64 : STD_LOGIC;
  signal y_temp_reg_n_65 : STD_LOGIC;
  signal y_temp_reg_n_66 : STD_LOGIC;
  signal y_temp_reg_n_67 : STD_LOGIC;
  signal y_temp_reg_n_68 : STD_LOGIC;
  signal y_temp_reg_n_69 : STD_LOGIC;
  signal y_temp_reg_n_70 : STD_LOGIC;
  signal y_temp_reg_n_71 : STD_LOGIC;
  signal y_temp_reg_n_72 : STD_LOGIC;
  signal y_temp_reg_n_73 : STD_LOGIC;
  signal y_temp_reg_n_74 : STD_LOGIC;
  signal y_temp_reg_n_75 : STD_LOGIC;
  signal y_temp_reg_n_76 : STD_LOGIC;
  signal y_temp_reg_n_77 : STD_LOGIC;
  signal y_temp_reg_n_78 : STD_LOGIC;
  signal y_temp_reg_n_79 : STD_LOGIC;
  signal y_temp_reg_n_80 : STD_LOGIC;
  signal y_temp_reg_n_81 : STD_LOGIC;
  signal y_temp_reg_n_82 : STD_LOGIC;
  signal y_temp_reg_n_83 : STD_LOGIC;
  signal y_temp_reg_n_84 : STD_LOGIC;
  signal y_temp_reg_n_85 : STD_LOGIC;
  signal y_temp_reg_n_86 : STD_LOGIC;
  signal y_temp_reg_n_87 : STD_LOGIC;
  signal y_temp_reg_n_88 : STD_LOGIC;
  signal y_temp_reg_n_89 : STD_LOGIC;
  signal y_temp_reg_n_90 : STD_LOGIC;
  signal y_temp_reg_n_91 : STD_LOGIC;
  signal y_temp_reg_n_92 : STD_LOGIC;
  signal y_temp_reg_n_93 : STD_LOGIC;
  signal y_temp_reg_n_94 : STD_LOGIC;
  signal y_temp_reg_n_95 : STD_LOGIC;
  signal y_temp_reg_n_96 : STD_LOGIC;
  signal y_temp_reg_n_97 : STD_LOGIC;
  signal y_temp_reg_n_98 : STD_LOGIC;
  signal y_temp_reg_n_99 : STD_LOGIC;
  signal NLW_A0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_A0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_A0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_A1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_A1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_A1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_A1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_A1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_A_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_A_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_A_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_A_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_rounded_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_y_rounded_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_rounded_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_y_temp0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_temp0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_temp0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_temp0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_y_temp0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_y_temp0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_y_temp0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_y_temp0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_y_temp0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_y_temp0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_y_temp0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_y_temp0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_temp0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_temp0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_temp1_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_y_temp_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_temp_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_temp_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_temp_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of A0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of A1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i__carry__4_i_11__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \i__carry__4_i_14__1\ : label is "soft_lutpair36";
  attribute METHODOLOGY_DRC_VIOS of y_temp0 : label is "{SYNTH-10 {cell *THIS*} {string 17x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \y_temp0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 17x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of y_temp_reg : label is "{SYNTH-10 {cell *THIS*} {string 17x18 4}}";
begin
  \A_reg[16]_0\(16 downto 0) <= \^a_reg[16]_0\(16 downto 0);
  P(30 downto 0) <= \^p\(30 downto 0);
  \data_in_singleToFix_reg[19]_0\ <= \^data_in_singletofix_reg[19]_0\;
  \data_in_singleToFix_reg[19]_1\ <= \^data_in_singletofix_reg[19]_1\;
  \data_in_singleToFix_reg[23]\ <= \^data_in_singletofix_reg[23]\;
  \data_in_singleToFix_reg[24]_1\ <= \^data_in_singletofix_reg[24]_1\;
  \data_in_singleToFix_reg[24]_2\ <= \^data_in_singletofix_reg[24]_2\;
  \data_in_singleToFix_reg[24]_3\ <= \^data_in_singletofix_reg[24]_3\;
  \data_in_singleToFix_reg[27]\ <= \^data_in_singletofix_reg[27]\;
\/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => y_temp,
      I1 => start_newt_raph_reg,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \/i__n_0\
    );
A0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => A1_n_89,
      A(15) => A1_n_90,
      A(14) => A1_n_91,
      A(13) => A1_n_92,
      A(12) => A1_n_93,
      A(11) => A1_n_94,
      A(10) => A1_n_95,
      A(9) => A1_n_96,
      A(8) => A1_n_97,
      A(7) => A1_n_98,
      A(6) => A1_n_99,
      A(5) => A1_n_100,
      A(4) => A1_n_101,
      A(3) => A1_n_102,
      A(2) => A1_n_103,
      A(1) => A1_n_104,
      A(0) => A1_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_A0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_A0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_A0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_A0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \A1_i_2__0_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_A0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_A0_OVERFLOW_UNCONNECTED,
      P(47) => A0_n_58,
      P(46) => A0_n_59,
      P(45) => A0_n_60,
      P(44) => A0_n_61,
      P(43) => A0_n_62,
      P(42) => A0_n_63,
      P(41) => A0_n_64,
      P(40) => A0_n_65,
      P(39) => A0_n_66,
      P(38) => A0_n_67,
      P(37) => A0_n_68,
      P(36) => A0_n_69,
      P(35) => A0_n_70,
      P(34) => A0_n_71,
      P(33) => A0_n_72,
      P(32) => A0_n_73,
      P(31) => A0_n_74,
      P(30) => A0_n_75,
      P(29) => A0_n_76,
      P(28) => A0_n_77,
      P(27) => A0_n_78,
      P(26) => A0_n_79,
      P(25) => A0_n_80,
      P(24) => A0_n_81,
      P(23) => A0_n_82,
      P(22) => A0_n_83,
      P(21) => A0_n_84,
      P(20) => A0_n_85,
      P(19) => A0_n_86,
      P(18) => A0_n_87,
      P(17) => A0_n_88,
      P(16) => A0_n_89,
      P(15) => A0_n_90,
      P(14) => A0_n_91,
      P(13) => A0_n_92,
      P(12) => A0_n_93,
      P(11) => A0_n_94,
      P(10) => A0_n_95,
      P(9) => A0_n_96,
      P(8) => A0_n_97,
      P(7) => A0_n_98,
      P(6) => A0_n_99,
      P(5) => A0_n_100,
      P(4) => A0_n_101,
      P(3) => A0_n_102,
      P(2) => A0_n_103,
      P(1) => A0_n_104,
      P(0) => A0_n_105,
      PATTERNBDETECT => NLW_A0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_A0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => A0_n_106,
      PCOUT(46) => A0_n_107,
      PCOUT(45) => A0_n_108,
      PCOUT(44) => A0_n_109,
      PCOUT(43) => A0_n_110,
      PCOUT(42) => A0_n_111,
      PCOUT(41) => A0_n_112,
      PCOUT(40) => A0_n_113,
      PCOUT(39) => A0_n_114,
      PCOUT(38) => A0_n_115,
      PCOUT(37) => A0_n_116,
      PCOUT(36) => A0_n_117,
      PCOUT(35) => A0_n_118,
      PCOUT(34) => A0_n_119,
      PCOUT(33) => A0_n_120,
      PCOUT(32) => A0_n_121,
      PCOUT(31) => A0_n_122,
      PCOUT(30) => A0_n_123,
      PCOUT(29) => A0_n_124,
      PCOUT(28) => A0_n_125,
      PCOUT(27) => A0_n_126,
      PCOUT(26) => A0_n_127,
      PCOUT(25) => A0_n_128,
      PCOUT(24) => A0_n_129,
      PCOUT(23) => A0_n_130,
      PCOUT(22) => A0_n_131,
      PCOUT(21) => A0_n_132,
      PCOUT(20) => A0_n_133,
      PCOUT(19) => A0_n_134,
      PCOUT(18) => A0_n_135,
      PCOUT(17) => A0_n_136,
      PCOUT(16) => A0_n_137,
      PCOUT(15) => A0_n_138,
      PCOUT(14) => A0_n_139,
      PCOUT(13) => A0_n_140,
      PCOUT(12) => A0_n_141,
      PCOUT(11) => A0_n_142,
      PCOUT(10) => A0_n_143,
      PCOUT(9) => A0_n_144,
      PCOUT(8) => A0_n_145,
      PCOUT(7) => A0_n_146,
      PCOUT(6) => A0_n_147,
      PCOUT(5) => A0_n_148,
      PCOUT(4) => A0_n_149,
      PCOUT(3) => A0_n_150,
      PCOUT(2) => A0_n_151,
      PCOUT(1) => A0_n_152,
      PCOUT(0) => A0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_A0_UNDERFLOW_UNCONNECTED
    );
A1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => q_hat_dot_mag_sqr_rounded(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_A1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_A1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_A1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_A1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => x_half,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \A1_i_2__0_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_A1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_A1_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_A1_P_UNCONNECTED(47 downto 32),
      P(31) => A1_n_74,
      P(30) => A1_n_75,
      P(29) => A1_n_76,
      P(28) => A1_n_77,
      P(27) => A1_n_78,
      P(26) => A1_n_79,
      P(25) => A1_n_80,
      P(24) => A1_n_81,
      P(23) => A1_n_82,
      P(22) => A1_n_83,
      P(21) => A1_n_84,
      P(20) => A1_n_85,
      P(19) => A1_n_86,
      P(18) => A1_n_87,
      P(17) => A1_n_88,
      P(16) => A1_n_89,
      P(15) => A1_n_90,
      P(14) => A1_n_91,
      P(13) => A1_n_92,
      P(12) => A1_n_93,
      P(11) => A1_n_94,
      P(10) => A1_n_95,
      P(9) => A1_n_96,
      P(8) => A1_n_97,
      P(7) => A1_n_98,
      P(6) => A1_n_99,
      P(5) => A1_n_100,
      P(4) => A1_n_101,
      P(3) => A1_n_102,
      P(2) => A1_n_103,
      P(1) => A1_n_104,
      P(0) => A1_n_105,
      PATTERNBDETECT => NLW_A1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_A1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_A1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => A_reg_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_A1_UNDERFLOW_UNCONNECTED
    );
\A1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      O => x_half
    );
\A1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rst_n_madgwick,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => \A1_i_2__0_n_0\
    );
\A1_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666F26F"
    )
        port map (
      I0 => A1_0,
      I1 => \^data_in_singletofix_reg[24]_1\,
      I2 => A1_1,
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => A1_2,
      O => \data_in_singleToFix_reg[24]_0\
    );
\A1_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \A1_i_78__1_n_0\,
      I1 => \A1_i_79__0_n_0\,
      I2 => \A1_i_65__1_0\(23),
      I3 => \A1_i_80__0_n_0\,
      I4 => \A1_i_65__1_0\(24),
      I5 => \A1_i_81__1_n_0\,
      O => \^data_in_singletofix_reg[23]\
    );
\A1_i_67__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_50__1\,
      I1 => \A1_i_50__1_0\,
      I2 => \A1_i_80__0_0\,
      I3 => \A1_i_50__1_1\,
      I4 => \A1_i_80__0_1\,
      I5 => \A1_i_50__1_2\,
      O => fixed_point_value(0)
    );
\A1_i_68__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F4F7F3F3F4F7"
    )
        port map (
      I0 => \A1_i_65__1_0\(21),
      I1 => fixed_point_value5(0),
      I2 => \^data_in_singletofix_reg[24]_3\,
      I3 => \A1_i_65__1_0\(20),
      I4 => fixed_point_value5(1),
      I5 => \A1_i_65__1_0\(22),
      O => \data_in_singleToFix_reg[21]\
    );
\A1_i_69__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_3\,
      I1 => \A1_i_65__1_0\(20),
      I2 => fixed_point_value5(1),
      I3 => \A1_i_65__1_0\(22),
      I4 => fixed_point_value5(0),
      I5 => \^data_in_singletofix_reg[19]_1\,
      O => \data_in_singleToFix_reg[20]\
    );
\A1_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__2_i_3__0\,
      I1 => \i__carry__2_i_3__0_0\,
      I2 => \A1_i_80__0_0\,
      I3 => \A1_i_59__1\,
      I4 => \A1_i_80__0_1\,
      I5 => \A1_i_59__1_0\,
      O => fixed_point_value(6)
    );
\A1_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_59__1_1\,
      I1 => \A1_i_59__1_2\,
      I2 => \A1_i_80__0_0\,
      I3 => \A1_i_59__1_3\,
      I4 => \A1_i_80__0_1\,
      I5 => \A1_i_59__1_4\,
      O => fixed_point_value(5)
    );
\A1_i_72__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_in_singletofix_reg[19]_0\,
      I1 => fixed_point_value5(0),
      I2 => \A1_i_60__1\,
      O => \data_in_singleToFix_reg[19]\
    );
\A1_i_73__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A1_i_62__1\,
      I1 => \A1_i_62__1_0\,
      I2 => \A1_i_80__0_0\,
      I3 => \A1_i_62__1_1\,
      I4 => \A1_i_80__0_1\,
      O => fixed_point_value(7)
    );
\A1_i_74__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_63__1_3\,
      I1 => \A1_i_63__1_4\,
      I2 => \A1_i_80__0_0\,
      I3 => \A1_i_63__1_5\,
      I4 => \A1_i_80__0_1\,
      I5 => \A1_i_63__1_6\,
      O => fixed_point_value(2)
    );
\A1_i_75__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_63__1\,
      I1 => \A1_i_63__1_0\,
      I2 => \A1_i_80__0_0\,
      I3 => \A1_i_63__1_1\,
      I4 => \A1_i_80__0_1\,
      I5 => \A1_i_63__1_2\,
      O => fixed_point_value(1)
    );
\A1_i_76__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_64__1\,
      I1 => \A1_i_64__1_0\,
      I2 => \A1_i_80__0_0\,
      I3 => \A1_i_64__1_1\,
      I4 => \A1_i_80__0_1\,
      I5 => \A1_i_64__1_2\,
      O => fixed_point_value(4)
    );
\A1_i_77__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_64__1_3\,
      I1 => \A1_i_64__1_4\,
      I2 => \A1_i_80__0_0\,
      I3 => \A1_i_64__1_5\,
      I4 => \A1_i_80__0_1\,
      I5 => \A1_i_64__1_6\,
      O => fixed_point_value(3)
    );
\A1_i_78__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000240"
    )
        port map (
      I0 => \A1_i_65__1_0\(30),
      I1 => \A1_i_65__1_0\(29),
      I2 => \A1_i_65__1_0\(28),
      I3 => \^data_in_singletofix_reg[27]\,
      I4 => \A1_i_48__1\,
      O => \A1_i_78__1_n_0\
    );
\A1_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \A1_i_82__0_n_0\,
      I1 => \A1_i_83__0_n_0\,
      I2 => \A1_i_65__1_0\(24),
      I3 => \A1_i_84__0_n_0\,
      I4 => \A1_i_65__1_0\(25),
      I5 => \A1_i_85__0_n_0\,
      O => \A1_i_79__0_n_0\
    );
\A1_i_80__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \A1_i_86__1_n_0\,
      I1 => \A1_i_87__1_n_0\,
      O => \A1_i_80__0_n_0\,
      S => \^data_in_singletofix_reg[24]_2\
    );
\A1_i_81__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \A1_i_88__1_n_0\,
      I1 => \A1_i_89__0_n_0\,
      O => \A1_i_81__1_n_0\,
      S => \^data_in_singletofix_reg[24]_2\
    );
\A1_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFF47CCFFFF47FF"
    )
        port map (
      I0 => \A1_i_65__1_0\(11),
      I1 => \A1_i_80__0_1\,
      I2 => \A1_i_65__1_0\(3),
      I3 => \A1_i_80__0_0\,
      I4 => \A1_i_48__1\,
      I5 => \A1_i_65__1_0\(19),
      O => \A1_i_82__0_n_0\
    );
\A1_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3434FFFF1CDF"
    )
        port map (
      I0 => \A1_i_65__1_0\(15),
      I1 => \A1_i_65__1_0\(26),
      I2 => \A1_i_79__0_0\,
      I3 => \A1_i_65__1_0\(7),
      I4 => \A1_i_48__1\,
      I5 => \A1_i_65__1_0\(27),
      O => \A1_i_83__0_n_0\
    );
\A1_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFF47CCFFFF47FF"
    )
        port map (
      I0 => \A1_i_65__1_0\(9),
      I1 => \A1_i_80__0_1\,
      I2 => \A1_i_65__1_0\(1),
      I3 => \A1_i_80__0_0\,
      I4 => \A1_i_48__1\,
      I5 => \A1_i_65__1_0\(17),
      O => \A1_i_84__0_n_0\
    );
\A1_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFF47CCFFFF47FF"
    )
        port map (
      I0 => \A1_i_65__1_0\(13),
      I1 => \A1_i_80__0_1\,
      I2 => \A1_i_65__1_0\(5),
      I3 => \A1_i_80__0_0\,
      I4 => \A1_i_48__1\,
      I5 => \A1_i_65__1_0\(21),
      O => \A1_i_85__0_n_0\
    );
\A1_i_86__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFF47CCFFFF47FF"
    )
        port map (
      I0 => \A1_i_65__1_0\(12),
      I1 => \A1_i_80__0_1\,
      I2 => \A1_i_65__1_0\(4),
      I3 => \A1_i_80__0_0\,
      I4 => \A1_i_48__1\,
      I5 => \A1_i_65__1_0\(20),
      O => \A1_i_86__1_n_0\
    );
\A1_i_87__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFF47CCFFFF47FF"
    )
        port map (
      I0 => \A1_i_65__1_0\(8),
      I1 => \A1_i_80__0_1\,
      I2 => \A1_i_65__1_0\(0),
      I3 => \A1_i_80__0_0\,
      I4 => \A1_i_48__1\,
      I5 => \A1_i_65__1_0\(16),
      O => \A1_i_87__1_n_0\
    );
\A1_i_88__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFF47CCFFFF47FF"
    )
        port map (
      I0 => \A1_i_65__1_0\(14),
      I1 => \A1_i_80__0_1\,
      I2 => \A1_i_65__1_0\(6),
      I3 => \A1_i_80__0_0\,
      I4 => \A1_i_48__1\,
      I5 => \A1_i_65__1_0\(22),
      O => \A1_i_88__1_n_0\
    );
\A1_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFF47CCFFFF47FF"
    )
        port map (
      I0 => \A1_i_65__1_0\(10),
      I1 => \A1_i_80__0_1\,
      I2 => \A1_i_65__1_0\(2),
      I3 => \A1_i_80__0_0\,
      I4 => \A1_i_48__1\,
      I5 => \A1_i_65__1_0\(18),
      O => \A1_i_89__0_n_0\
    );
A_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => B(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_A_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => A1_n_74,
      B(13) => A1_n_75,
      B(12) => A1_n_76,
      B(11) => A1_n_77,
      B(10) => A1_n_78,
      B(9) => A1_n_79,
      B(8) => A1_n_80,
      B(7) => A1_n_81,
      B(6) => A1_n_82,
      B(5) => A1_n_83,
      B(4) => A1_n_84,
      B(3) => A1_n_85,
      B(2) => A1_n_86,
      B(1) => A1_n_87,
      B(0) => A1_n_88,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_A_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_A_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_A_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \A1_i_2__0_n_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => A,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_A_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_A_reg_OVERFLOW_UNCONNECTED,
      P(47) => A_reg_n_58,
      P(46) => A_reg_n_59,
      P(45) => A_reg_n_60,
      P(44) => A_reg_n_61,
      P(43) => A_reg_n_62,
      P(42) => A_reg_n_63,
      P(41) => A_reg_n_64,
      P(40) => A_reg_n_65,
      P(39) => A_reg_n_66,
      P(38) => A_reg_n_67,
      P(37) => A_reg_n_68,
      P(36) => A_reg_n_69,
      P(35) => A_reg_n_70,
      P(34) => A_reg_n_71,
      P(33) => A_reg_n_72,
      P(32) => A_reg_n_73,
      P(31) => A_reg_n_74,
      P(30 downto 0) => \^p\(30 downto 0),
      PATTERNBDETECT => NLW_A_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_A_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => A0_n_106,
      PCIN(46) => A0_n_107,
      PCIN(45) => A0_n_108,
      PCIN(44) => A0_n_109,
      PCIN(43) => A0_n_110,
      PCIN(42) => A0_n_111,
      PCIN(41) => A0_n_112,
      PCIN(40) => A0_n_113,
      PCIN(39) => A0_n_114,
      PCIN(38) => A0_n_115,
      PCIN(37) => A0_n_116,
      PCIN(36) => A0_n_117,
      PCIN(35) => A0_n_118,
      PCIN(34) => A0_n_119,
      PCIN(33) => A0_n_120,
      PCIN(32) => A0_n_121,
      PCIN(31) => A0_n_122,
      PCIN(30) => A0_n_123,
      PCIN(29) => A0_n_124,
      PCIN(28) => A0_n_125,
      PCIN(27) => A0_n_126,
      PCIN(26) => A0_n_127,
      PCIN(25) => A0_n_128,
      PCIN(24) => A0_n_129,
      PCIN(23) => A0_n_130,
      PCIN(22) => A0_n_131,
      PCIN(21) => A0_n_132,
      PCIN(20) => A0_n_133,
      PCIN(19) => A0_n_134,
      PCIN(18) => A0_n_135,
      PCIN(17) => A0_n_136,
      PCIN(16) => A0_n_137,
      PCIN(15) => A0_n_138,
      PCIN(14) => A0_n_139,
      PCIN(13) => A0_n_140,
      PCIN(12) => A0_n_141,
      PCIN(11) => A0_n_142,
      PCIN(10) => A0_n_143,
      PCIN(9) => A0_n_144,
      PCIN(8) => A0_n_145,
      PCIN(7) => A0_n_146,
      PCIN(6) => A0_n_147,
      PCIN(5) => A0_n_148,
      PCIN(4) => A0_n_149,
      PCIN(3) => A0_n_150,
      PCIN(2) => A0_n_151,
      PCIN(1) => A0_n_152,
      PCIN(0) => A0_n_153,
      PCOUT(47 downto 0) => NLW_A_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => A_reg_0,
      UNDERFLOW => NLW_A_reg_UNDERFLOW_UNCONNECTED
    );
\A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_105,
      Q => \^a_reg[16]_0\(0),
      R => A_reg_0
    );
\A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_95,
      Q => \^a_reg[16]_0\(10),
      R => A_reg_0
    );
\A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_94,
      Q => \^a_reg[16]_0\(11),
      R => A_reg_0
    );
\A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_93,
      Q => \^a_reg[16]_0\(12),
      R => A_reg_0
    );
\A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_92,
      Q => \^a_reg[16]_0\(13),
      R => A_reg_0
    );
\A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_91,
      Q => \^a_reg[16]_0\(14),
      R => A_reg_0
    );
\A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_90,
      Q => \^a_reg[16]_0\(15),
      R => A_reg_0
    );
\A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_89,
      Q => \^a_reg[16]_0\(16),
      R => A_reg_0
    );
\A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_104,
      Q => \^a_reg[16]_0\(1),
      R => A_reg_0
    );
\A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_103,
      Q => \^a_reg[16]_0\(2),
      R => A_reg_0
    );
\A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_102,
      Q => \^a_reg[16]_0\(3),
      R => A_reg_0
    );
\A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_101,
      Q => \^a_reg[16]_0\(4),
      R => A_reg_0
    );
\A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_100,
      Q => \^a_reg[16]_0\(5),
      R => A_reg_0
    );
\A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_99,
      Q => \^a_reg[16]_0\(6),
      R => A_reg_0
    );
\A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_98,
      Q => \^a_reg[16]_0\(7),
      R => A_reg_0
    );
\A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_97,
      Q => \^a_reg[16]_0\(8),
      R => A_reg_0
    );
\A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => A,
      D => A0_n_96,
      Q => \^a_reg[16]_0\(9),
      R => A_reg_0
    );
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => start_newt_raph_reg,
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => A_reg_0
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => \FSM_onehot_state_reg_n_0_[0]\,
      Q => A,
      R => A_reg_0
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => A,
      Q => y_temp,
      R => A_reg_0
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => \/i__n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => A_reg_0
    );
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0F08F0FF0F08"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => \FSM_sequential_state_reg[0]_1\,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      I5 => done_newt_raph,
      O => valid_in_invSqrtGradErrNorm_reg
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA5AB05A"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => state(1),
      I3 => state(2),
      I4 => done_newt_raph,
      O => \FSM_sequential_state_reg[0]\
    );
\done_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => done_newt_raph,
      O => \done_i_1__1_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__1_n_0\,
      Q => done_newt_raph,
      R => A_reg_0
    );
\i__carry__2_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EABF2A80"
    )
        port map (
      I0 => \i__carry__2_i_3__0_0\,
      I1 => \A1_i_65__1_0\(24),
      I2 => \A1_i_65__1_0\(25),
      I3 => \A1_i_65__1_0\(26),
      I4 => \i__carry__2_i_3__0\,
      I5 => \i__carry__2_i_3__0_1\,
      O => \^data_in_singletofix_reg[24]_1\
    );
\i__carry__2_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \A1_i_65__1_0\(24),
      I1 => \A1_i_65__1_0\(25),
      O => \^data_in_singletofix_reg[24]_2\
    );
\i__carry__2_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F4F7F3F3F4F7"
    )
        port map (
      I0 => \A1_i_65__1_0\(19),
      I1 => fixed_point_value5(1),
      I2 => \i__carry__3_i_3__0\,
      I3 => \A1_i_65__1_0\(17),
      I4 => fixed_point_value5(2),
      I5 => \A1_i_65__1_0\(21),
      O => \^data_in_singletofix_reg[19]_0\
    );
\i__carry__3_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCDFFCD"
    )
        port map (
      I0 => \A1_i_65__1_0\(19),
      I1 => \i__carry__3_i_3__0\,
      I2 => fixed_point_value5(2),
      I3 => fixed_point_value5(1),
      I4 => \A1_i_65__1_0\(21),
      O => \^data_in_singletofix_reg[19]_1\
    );
\i__carry__4_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fixed_point_value5(2),
      I1 => fixed_point_value5(4),
      I2 => \A1_i_48__1\,
      I3 => fixed_point_value5(3),
      O => \^data_in_singletofix_reg[24]_3\
    );
\i__carry__4_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => fixed_point_value5(1),
      I1 => fixed_point_value5(3),
      I2 => \A1_i_48__1\,
      I3 => \A1_i_65__1_0\(22),
      I4 => fixed_point_value5(4),
      I5 => fixed_point_value5(2),
      O => \data_in_singleToFix_reg[22]\
    );
\i__carry__4_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fixed_point_value5(1),
      I1 => fixed_point_value5(3),
      I2 => \A1_i_48__1\,
      I3 => fixed_point_value5(4),
      I4 => fixed_point_value5(2),
      O => \data_in_singleToFix_reg[24]\
    );
\i__carry__5_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \A1_i_65__1_0\(27),
      I1 => \A1_i_65__1_0\(24),
      I2 => \A1_i_65__1_0\(25),
      I3 => \A1_i_65__1_0\(26),
      O => \^data_in_singletofix_reg[27]\
    );
next_state: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => A,
      I1 => y_temp,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => start_newt_raph_reg,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      O => next_state_n_0
    );
\start_newt_raph_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0500"
    )
        port map (
      I0 => state(1),
      I1 => done_newt_raph,
      I2 => state(0),
      I3 => state(2),
      I4 => start_newt_raph_reg,
      O => \FSM_sequential_state_reg[1]\
    );
y_rounded_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y_rounded_carry_n_0,
      CO(2) => y_rounded_carry_n_1,
      CO(1) => y_rounded_carry_n_2,
      CO(0) => y_rounded_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => y_temp_reg_n_99,
      DI(0) => '0',
      O(3 downto 2) => D(1 downto 0),
      O(1 downto 0) => NLW_y_rounded_carry_O_UNCONNECTED(1 downto 0),
      S(3) => y_temp_reg_n_97,
      S(2) => y_temp_reg_n_98,
      S(1) => y_rounded_carry_i_1_n_0,
      S(0) => y_temp_reg_n_100
    );
\y_rounded_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y_rounded_carry_n_0,
      CO(3) => \y_rounded_carry__0_n_0\,
      CO(2) => \y_rounded_carry__0_n_1\,
      CO(1) => \y_rounded_carry__0_n_2\,
      CO(0) => \y_rounded_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(5 downto 2),
      S(3) => y_temp_reg_n_93,
      S(2) => y_temp_reg_n_94,
      S(1) => y_temp_reg_n_95,
      S(0) => y_temp_reg_n_96
    );
\y_rounded_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_rounded_carry__0_n_0\,
      CO(3) => \y_rounded_carry__1_n_0\,
      CO(2) => \y_rounded_carry__1_n_1\,
      CO(1) => \y_rounded_carry__1_n_2\,
      CO(0) => \y_rounded_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(9 downto 6),
      S(3) => \y_temp_reg__1\(33),
      S(2) => y_temp_reg_n_90,
      S(1) => y_temp_reg_n_91,
      S(0) => y_temp_reg_n_92
    );
\y_rounded_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_rounded_carry__1_n_0\,
      CO(3) => \y_rounded_carry__2_n_0\,
      CO(2) => \y_rounded_carry__2_n_1\,
      CO(1) => \y_rounded_carry__2_n_2\,
      CO(0) => \y_rounded_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(13 downto 10),
      S(3 downto 0) => \y_temp_reg__1\(37 downto 34)
    );
\y_rounded_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_rounded_carry__2_n_0\,
      CO(3 downto 1) => \NLW_y_rounded_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \y_rounded_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_y_rounded_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(15 downto 14),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \y_temp_reg__1\(39 downto 38)
    );
y_rounded_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_temp_reg_n_99,
      O => y_rounded_carry_i_1_n_0
    );
y_temp0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => y_temp1(50),
      A(15) => y_temp1(50),
      A(14) => y_temp1(50),
      A(13 downto 0) => y_temp1(47 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_temp0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_temp0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_temp0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_temp0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \A1_i_2__0_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => y_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_temp0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_y_temp0_OVERFLOW_UNCONNECTED,
      P(47) => y_temp0_n_58,
      P(46) => y_temp0_n_59,
      P(45) => y_temp0_n_60,
      P(44) => y_temp0_n_61,
      P(43) => y_temp0_n_62,
      P(42) => y_temp0_n_63,
      P(41) => y_temp0_n_64,
      P(40) => y_temp0_n_65,
      P(39) => y_temp0_n_66,
      P(38) => y_temp0_n_67,
      P(37) => y_temp0_n_68,
      P(36) => y_temp0_n_69,
      P(35) => y_temp0_n_70,
      P(34) => y_temp0_n_71,
      P(33) => y_temp0_n_72,
      P(32) => y_temp0_n_73,
      P(31) => y_temp0_n_74,
      P(30) => y_temp0_n_75,
      P(29) => y_temp0_n_76,
      P(28) => y_temp0_n_77,
      P(27) => y_temp0_n_78,
      P(26) => y_temp0_n_79,
      P(25) => y_temp0_n_80,
      P(24) => y_temp0_n_81,
      P(23) => y_temp0_n_82,
      P(22) => y_temp0_n_83,
      P(21) => y_temp0_n_84,
      P(20) => y_temp0_n_85,
      P(19) => y_temp0_n_86,
      P(18) => y_temp0_n_87,
      P(17) => y_temp0_n_88,
      P(16) => y_temp0_n_89,
      P(15) => y_temp0_n_90,
      P(14) => y_temp0_n_91,
      P(13) => y_temp0_n_92,
      P(12) => y_temp0_n_93,
      P(11) => y_temp0_n_94,
      P(10) => y_temp0_n_95,
      P(9) => y_temp0_n_96,
      P(8) => y_temp0_n_97,
      P(7) => y_temp0_n_98,
      P(6) => y_temp0_n_99,
      P(5) => y_temp0_n_100,
      P(4) => y_temp0_n_101,
      P(3) => y_temp0_n_102,
      P(2) => y_temp0_n_103,
      P(1) => y_temp0_n_104,
      P(0) => y_temp0_n_105,
      PATTERNBDETECT => NLW_y_temp0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_temp0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => y_temp0_n_106,
      PCOUT(46) => y_temp0_n_107,
      PCOUT(45) => y_temp0_n_108,
      PCOUT(44) => y_temp0_n_109,
      PCOUT(43) => y_temp0_n_110,
      PCOUT(42) => y_temp0_n_111,
      PCOUT(41) => y_temp0_n_112,
      PCOUT(40) => y_temp0_n_113,
      PCOUT(39) => y_temp0_n_114,
      PCOUT(38) => y_temp0_n_115,
      PCOUT(37) => y_temp0_n_116,
      PCOUT(36) => y_temp0_n_117,
      PCOUT(35) => y_temp0_n_118,
      PCOUT(34) => y_temp0_n_119,
      PCOUT(33) => y_temp0_n_120,
      PCOUT(32) => y_temp0_n_121,
      PCOUT(31) => y_temp0_n_122,
      PCOUT(30) => y_temp0_n_123,
      PCOUT(29) => y_temp0_n_124,
      PCOUT(28) => y_temp0_n_125,
      PCOUT(27) => y_temp0_n_126,
      PCOUT(26) => y_temp0_n_127,
      PCOUT(25) => y_temp0_n_128,
      PCOUT(24) => y_temp0_n_129,
      PCOUT(23) => y_temp0_n_130,
      PCOUT(22) => y_temp0_n_131,
      PCOUT(21) => y_temp0_n_132,
      PCOUT(20) => y_temp0_n_133,
      PCOUT(19) => y_temp0_n_134,
      PCOUT(18) => y_temp0_n_135,
      PCOUT(17) => y_temp0_n_136,
      PCOUT(16) => y_temp0_n_137,
      PCOUT(15) => y_temp0_n_138,
      PCOUT(14) => y_temp0_n_139,
      PCOUT(13) => y_temp0_n_140,
      PCOUT(12) => y_temp0_n_141,
      PCOUT(11) => y_temp0_n_142,
      PCOUT(10) => y_temp0_n_143,
      PCOUT(9) => y_temp0_n_144,
      PCOUT(8) => y_temp0_n_145,
      PCOUT(7) => y_temp0_n_146,
      PCOUT(6) => y_temp0_n_147,
      PCOUT(5) => y_temp0_n_148,
      PCOUT(4) => y_temp0_n_149,
      PCOUT(3) => y_temp0_n_150,
      PCOUT(2) => y_temp0_n_151,
      PCOUT(1) => y_temp0_n_152,
      PCOUT(0) => y_temp0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => A_reg_0,
      UNDERFLOW => NLW_y_temp0_UNDERFLOW_UNCONNECTED
    );
\y_temp0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => y_temp1(16 downto 1),
      A(0) => \^a_reg[16]_0\(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_y_temp0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_y_temp0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_y_temp0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_y_temp0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \A1_i_2__0_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_y_temp0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_y_temp0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \y_temp0__0_n_58\,
      P(46) => \y_temp0__0_n_59\,
      P(45) => \y_temp0__0_n_60\,
      P(44) => \y_temp0__0_n_61\,
      P(43) => \y_temp0__0_n_62\,
      P(42) => \y_temp0__0_n_63\,
      P(41) => \y_temp0__0_n_64\,
      P(40) => \y_temp0__0_n_65\,
      P(39) => \y_temp0__0_n_66\,
      P(38) => \y_temp0__0_n_67\,
      P(37) => \y_temp0__0_n_68\,
      P(36) => \y_temp0__0_n_69\,
      P(35) => \y_temp0__0_n_70\,
      P(34) => \y_temp0__0_n_71\,
      P(33) => \y_temp0__0_n_72\,
      P(32) => \y_temp0__0_n_73\,
      P(31) => \y_temp0__0_n_74\,
      P(30) => \y_temp0__0_n_75\,
      P(29) => \y_temp0__0_n_76\,
      P(28) => \y_temp0__0_n_77\,
      P(27) => \y_temp0__0_n_78\,
      P(26) => \y_temp0__0_n_79\,
      P(25) => \y_temp0__0_n_80\,
      P(24) => \y_temp0__0_n_81\,
      P(23) => \y_temp0__0_n_82\,
      P(22) => \y_temp0__0_n_83\,
      P(21) => \y_temp0__0_n_84\,
      P(20) => \y_temp0__0_n_85\,
      P(19) => \y_temp0__0_n_86\,
      P(18) => \y_temp0__0_n_87\,
      P(17) => \y_temp0__0_n_88\,
      P(16) => \y_temp0__0_n_89\,
      P(15) => \y_temp0__0_n_90\,
      P(14) => \y_temp0__0_n_91\,
      P(13) => \y_temp0__0_n_92\,
      P(12) => \y_temp0__0_n_93\,
      P(11) => \y_temp0__0_n_94\,
      P(10) => \y_temp0__0_n_95\,
      P(9) => \y_temp0__0_n_96\,
      P(8) => \y_temp0__0_n_97\,
      P(7) => \y_temp0__0_n_98\,
      P(6) => \y_temp0__0_n_99\,
      P(5) => \y_temp0__0_n_100\,
      P(4) => \y_temp0__0_n_101\,
      P(3) => \y_temp0__0_n_102\,
      P(2) => \y_temp0__0_n_103\,
      P(1) => \y_temp0__0_n_104\,
      P(0) => \y_temp0__0_n_105\,
      PATTERNBDETECT => \NLW_y_temp0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_y_temp0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \y_temp0__0_n_106\,
      PCOUT(46) => \y_temp0__0_n_107\,
      PCOUT(45) => \y_temp0__0_n_108\,
      PCOUT(44) => \y_temp0__0_n_109\,
      PCOUT(43) => \y_temp0__0_n_110\,
      PCOUT(42) => \y_temp0__0_n_111\,
      PCOUT(41) => \y_temp0__0_n_112\,
      PCOUT(40) => \y_temp0__0_n_113\,
      PCOUT(39) => \y_temp0__0_n_114\,
      PCOUT(38) => \y_temp0__0_n_115\,
      PCOUT(37) => \y_temp0__0_n_116\,
      PCOUT(36) => \y_temp0__0_n_117\,
      PCOUT(35) => \y_temp0__0_n_118\,
      PCOUT(34) => \y_temp0__0_n_119\,
      PCOUT(33) => \y_temp0__0_n_120\,
      PCOUT(32) => \y_temp0__0_n_121\,
      PCOUT(31) => \y_temp0__0_n_122\,
      PCOUT(30) => \y_temp0__0_n_123\,
      PCOUT(29) => \y_temp0__0_n_124\,
      PCOUT(28) => \y_temp0__0_n_125\,
      PCOUT(27) => \y_temp0__0_n_126\,
      PCOUT(26) => \y_temp0__0_n_127\,
      PCOUT(25) => \y_temp0__0_n_128\,
      PCOUT(24) => \y_temp0__0_n_129\,
      PCOUT(23) => \y_temp0__0_n_130\,
      PCOUT(22) => \y_temp0__0_n_131\,
      PCOUT(21) => \y_temp0__0_n_132\,
      PCOUT(20) => \y_temp0__0_n_133\,
      PCOUT(19) => \y_temp0__0_n_134\,
      PCOUT(18) => \y_temp0__0_n_135\,
      PCOUT(17) => \y_temp0__0_n_136\,
      PCOUT(16) => \y_temp0__0_n_137\,
      PCOUT(15) => \y_temp0__0_n_138\,
      PCOUT(14) => \y_temp0__0_n_139\,
      PCOUT(13) => \y_temp0__0_n_140\,
      PCOUT(12) => \y_temp0__0_n_141\,
      PCOUT(11) => \y_temp0__0_n_142\,
      PCOUT(10) => \y_temp0__0_n_143\,
      PCOUT(9) => \y_temp0__0_n_144\,
      PCOUT(8) => \y_temp0__0_n_145\,
      PCOUT(7) => \y_temp0__0_n_146\,
      PCOUT(6) => \y_temp0__0_n_147\,
      PCOUT(5) => \y_temp0__0_n_148\,
      PCOUT(4) => \y_temp0__0_n_149\,
      PCOUT(3) => \y_temp0__0_n_150\,
      PCOUT(2) => \y_temp0__0_n_151\,
      PCOUT(1) => \y_temp0__0_n_152\,
      PCOUT(0) => \y_temp0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_y_temp0__0_UNDERFLOW_UNCONNECTED\
    );
y_temp0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y_temp0_carry_n_0,
      CO(2) => y_temp0_carry_n_1,
      CO(1) => y_temp0_carry_n_2,
      CO(0) => y_temp0_carry_n_3,
      CYINIT => '0',
      DI(3) => y_temp_reg_n_86,
      DI(2) => y_temp_reg_n_87,
      DI(1) => y_temp_reg_n_88,
      DI(0) => '0',
      O(3 downto 0) => \y_temp_reg__1\(36 downto 33),
      S(3) => y_temp0_carry_i_1_n_0,
      S(2) => y_temp0_carry_i_2_n_0,
      S(1) => y_temp0_carry_i_3_n_0,
      S(0) => y_temp_reg_n_89
    );
\y_temp0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y_temp0_carry_n_0,
      CO(3 downto 2) => \NLW_y_temp0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_temp0_carry__0_n_2\,
      CO(0) => \y_temp0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => y_temp_reg_n_84,
      DI(0) => y_temp_reg_n_85,
      O(3) => \NLW_y_temp0_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \y_temp_reg__1\(39 downto 37),
      S(3) => '0',
      S(2) => \y_temp0_carry__0_i_1_n_0\,
      S(1) => \y_temp0_carry__0_i_2_n_0\,
      S(0) => \y_temp0_carry__0_i_3_n_0\
    );
\y_temp0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_temp_reg_n_83,
      I1 => y_temp0_n_100,
      O => \y_temp0_carry__0_i_1_n_0\
    );
\y_temp0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_temp_reg_n_84,
      I1 => y_temp0_n_101,
      O => \y_temp0_carry__0_i_2_n_0\
    );
\y_temp0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_temp_reg_n_85,
      I1 => y_temp0_n_102,
      O => \y_temp0_carry__0_i_3_n_0\
    );
y_temp0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_temp_reg_n_86,
      I1 => y_temp0_n_103,
      O => y_temp0_carry_i_1_n_0
    );
y_temp0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_temp_reg_n_87,
      I1 => y_temp0_n_104,
      O => y_temp0_carry_i_2_n_0
    );
y_temp0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_temp_reg_n_88,
      I1 => y_temp0_n_105,
      O => y_temp0_carry_i_3_n_0
    );
y_temp1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y_temp1_carry_n_0,
      CO(2) => y_temp1_carry_n_1,
      CO(1) => y_temp1_carry_n_2,
      CO(0) => y_temp1_carry_n_3,
      CYINIT => \y_temp0__0_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\y_temp1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y_temp1_carry_n_0,
      CO(3) => \y_temp1_carry__0_n_0\,
      CO(2) => \y_temp1_carry__0_n_1\,
      CO(1) => \y_temp1_carry__0_n_2\,
      CO(0) => \y_temp1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(8 downto 5),
      S(3 downto 0) => \y_temp0__0_1\(3 downto 0)
    );
\y_temp1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp1_carry__0_n_0\,
      CO(3) => \y_temp1_carry__1_n_0\,
      CO(2) => \y_temp1_carry__1_n_1\,
      CO(1) => \y_temp1_carry__1_n_2\,
      CO(0) => \y_temp1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(12 downto 9),
      S(3 downto 0) => \y_temp0__0_2\(3 downto 0)
    );
\y_temp1_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp1_carry__9_n_0\,
      CO(3) => \NLW_y_temp1_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \y_temp1_carry__10_n_1\,
      CO(1) => \y_temp1_carry__10_n_2\,
      CO(0) => \y_temp1_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => y_temp1(50),
      O(2 downto 0) => y_temp1(47 downto 45),
      S(3) => '1',
      S(2 downto 0) => y_temp0_3(2 downto 0)
    );
\y_temp1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp1_carry__1_n_0\,
      CO(3) => \y_temp1_carry__2_n_0\,
      CO(2) => \y_temp1_carry__2_n_1\,
      CO(1) => \y_temp1_carry__2_n_2\,
      CO(0) => \y_temp1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(16 downto 13),
      S(3 downto 0) => \y_temp0__0_3\(3 downto 0)
    );
\y_temp1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp1_carry__2_n_0\,
      CO(3) => \y_temp1_carry__3_n_0\,
      CO(2) => \y_temp1_carry__3_n_1\,
      CO(1) => \y_temp1_carry__3_n_2\,
      CO(0) => \y_temp1_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(20 downto 17),
      S(3 downto 0) => y_temp_reg_0(3 downto 0)
    );
\y_temp1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp1_carry__3_n_0\,
      CO(3) => \y_temp1_carry__4_n_0\,
      CO(2) => \y_temp1_carry__4_n_1\,
      CO(1) => \y_temp1_carry__4_n_2\,
      CO(0) => \y_temp1_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => y_temp1(24 downto 21),
      S(3 downto 2) => \^p\(7 downto 6),
      S(1 downto 0) => y_temp_reg_1(1 downto 0)
    );
\y_temp1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp1_carry__4_n_0\,
      CO(3) => \y_temp1_carry__5_n_0\,
      CO(2) => \y_temp1_carry__5_n_1\,
      CO(1) => \y_temp1_carry__5_n_2\,
      CO(0) => \y_temp1_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(28 downto 25),
      S(3 downto 0) => y_temp_reg_2(3 downto 0)
    );
\y_temp1_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp1_carry__5_n_0\,
      CO(3) => \y_temp1_carry__6_n_0\,
      CO(2) => \y_temp1_carry__6_n_1\,
      CO(1) => \y_temp1_carry__6_n_2\,
      CO(0) => \y_temp1_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(32 downto 29),
      S(3 downto 0) => y_temp_reg_3(3 downto 0)
    );
\y_temp1_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp1_carry__6_n_0\,
      CO(3) => \y_temp1_carry__7_n_0\,
      CO(2) => \y_temp1_carry__7_n_1\,
      CO(1) => \y_temp1_carry__7_n_2\,
      CO(0) => \y_temp1_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(36 downto 33),
      S(3 downto 0) => y_temp0_0(3 downto 0)
    );
\y_temp1_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp1_carry__7_n_0\,
      CO(3) => \y_temp1_carry__8_n_0\,
      CO(2) => \y_temp1_carry__8_n_1\,
      CO(1) => \y_temp1_carry__8_n_2\,
      CO(0) => \y_temp1_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(40 downto 37),
      S(3 downto 0) => y_temp0_1(3 downto 0)
    );
\y_temp1_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_temp1_carry__8_n_0\,
      CO(3) => \y_temp1_carry__9_n_0\,
      CO(2) => \y_temp1_carry__9_n_1\,
      CO(1) => \y_temp1_carry__9_n_2\,
      CO(0) => \y_temp1_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_temp1(44 downto 41),
      S(3 downto 0) => y_temp0_2(3 downto 0)
    );
y_temp_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => y_temp1(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_temp_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_temp_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_temp_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_temp_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \A1_i_2__0_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => y_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_temp_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_y_temp_reg_OVERFLOW_UNCONNECTED,
      P(47) => y_temp_reg_n_58,
      P(46) => y_temp_reg_n_59,
      P(45) => y_temp_reg_n_60,
      P(44) => y_temp_reg_n_61,
      P(43) => y_temp_reg_n_62,
      P(42) => y_temp_reg_n_63,
      P(41) => y_temp_reg_n_64,
      P(40) => y_temp_reg_n_65,
      P(39) => y_temp_reg_n_66,
      P(38) => y_temp_reg_n_67,
      P(37) => y_temp_reg_n_68,
      P(36) => y_temp_reg_n_69,
      P(35) => y_temp_reg_n_70,
      P(34) => y_temp_reg_n_71,
      P(33) => y_temp_reg_n_72,
      P(32) => y_temp_reg_n_73,
      P(31) => y_temp_reg_n_74,
      P(30) => y_temp_reg_n_75,
      P(29) => y_temp_reg_n_76,
      P(28) => y_temp_reg_n_77,
      P(27) => y_temp_reg_n_78,
      P(26) => y_temp_reg_n_79,
      P(25) => y_temp_reg_n_80,
      P(24) => y_temp_reg_n_81,
      P(23) => y_temp_reg_n_82,
      P(22) => y_temp_reg_n_83,
      P(21) => y_temp_reg_n_84,
      P(20) => y_temp_reg_n_85,
      P(19) => y_temp_reg_n_86,
      P(18) => y_temp_reg_n_87,
      P(17) => y_temp_reg_n_88,
      P(16) => y_temp_reg_n_89,
      P(15) => y_temp_reg_n_90,
      P(14) => y_temp_reg_n_91,
      P(13) => y_temp_reg_n_92,
      P(12) => y_temp_reg_n_93,
      P(11) => y_temp_reg_n_94,
      P(10) => y_temp_reg_n_95,
      P(9) => y_temp_reg_n_96,
      P(8) => y_temp_reg_n_97,
      P(7) => y_temp_reg_n_98,
      P(6) => y_temp_reg_n_99,
      P(5) => y_temp_reg_n_100,
      P(4) => y_temp_reg_n_101,
      P(3) => y_temp_reg_n_102,
      P(2) => y_temp_reg_n_103,
      P(1) => y_temp_reg_n_104,
      P(0) => y_temp_reg_n_105,
      PATTERNBDETECT => NLW_y_temp_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_temp_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \y_temp0__0_n_106\,
      PCIN(46) => \y_temp0__0_n_107\,
      PCIN(45) => \y_temp0__0_n_108\,
      PCIN(44) => \y_temp0__0_n_109\,
      PCIN(43) => \y_temp0__0_n_110\,
      PCIN(42) => \y_temp0__0_n_111\,
      PCIN(41) => \y_temp0__0_n_112\,
      PCIN(40) => \y_temp0__0_n_113\,
      PCIN(39) => \y_temp0__0_n_114\,
      PCIN(38) => \y_temp0__0_n_115\,
      PCIN(37) => \y_temp0__0_n_116\,
      PCIN(36) => \y_temp0__0_n_117\,
      PCIN(35) => \y_temp0__0_n_118\,
      PCIN(34) => \y_temp0__0_n_119\,
      PCIN(33) => \y_temp0__0_n_120\,
      PCIN(32) => \y_temp0__0_n_121\,
      PCIN(31) => \y_temp0__0_n_122\,
      PCIN(30) => \y_temp0__0_n_123\,
      PCIN(29) => \y_temp0__0_n_124\,
      PCIN(28) => \y_temp0__0_n_125\,
      PCIN(27) => \y_temp0__0_n_126\,
      PCIN(26) => \y_temp0__0_n_127\,
      PCIN(25) => \y_temp0__0_n_128\,
      PCIN(24) => \y_temp0__0_n_129\,
      PCIN(23) => \y_temp0__0_n_130\,
      PCIN(22) => \y_temp0__0_n_131\,
      PCIN(21) => \y_temp0__0_n_132\,
      PCIN(20) => \y_temp0__0_n_133\,
      PCIN(19) => \y_temp0__0_n_134\,
      PCIN(18) => \y_temp0__0_n_135\,
      PCIN(17) => \y_temp0__0_n_136\,
      PCIN(16) => \y_temp0__0_n_137\,
      PCIN(15) => \y_temp0__0_n_138\,
      PCIN(14) => \y_temp0__0_n_139\,
      PCIN(13) => \y_temp0__0_n_140\,
      PCIN(12) => \y_temp0__0_n_141\,
      PCIN(11) => \y_temp0__0_n_142\,
      PCIN(10) => \y_temp0__0_n_143\,
      PCIN(9) => \y_temp0__0_n_144\,
      PCIN(8) => \y_temp0__0_n_145\,
      PCIN(7) => \y_temp0__0_n_146\,
      PCIN(6) => \y_temp0__0_n_147\,
      PCIN(5) => \y_temp0__0_n_148\,
      PCIN(4) => \y_temp0__0_n_149\,
      PCIN(3) => \y_temp0__0_n_150\,
      PCIN(2) => \y_temp0__0_n_151\,
      PCIN(1) => \y_temp0__0_n_152\,
      PCIN(0) => \y_temp0__0_n_153\,
      PCOUT(47 downto 0) => NLW_y_temp_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => A_reg_0,
      UNDERFLOW => NLW_y_temp_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson__parameterized1\ is
  port (
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_singleToFix_reg[24]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]_0\ : out STD_LOGIC;
    valid_in_invSqrtQuatNorm_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_0\ : out STD_LOGIC;
    fixed_point_value : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_in_singleToFix_reg[24]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_3\ : out STD_LOGIC;
    \data_in_singleToFix_reg[25]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[13]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[11]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_4\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_5\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_6\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_7\ : out STD_LOGIC;
    \data_in_singleToFix_reg[14]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[12]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[10]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[8]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[17]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[17]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[21]\ : out STD_LOGIC;
    \i__carry__1_i_54_0\ : out STD_LOGIC;
    \i__carry__1_i_53_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[22]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_8\ : out STD_LOGIC;
    \data_in_singleToFix_reg[17]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[18]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[18]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[19]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[19]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[19]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[20]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_9\ : out STD_LOGIC;
    \data_in_singleToFix_reg[21]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    y_rounded : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    y_temp1_0 : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q_mag_sqr_rounded : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \start_newt_raph__0\ : in STD_LOGIC;
    A1_i_78_0 : in STD_LOGIC;
    A1_i_55_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    A1_i_77_0 : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__6\ : in STD_LOGIC;
    A1_i_77_1 : in STD_LOGIC;
    A1_i_77_2 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rst_n_madgwick : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    A1_0 : in STD_LOGIC;
    A1_1 : in STD_LOGIC;
    A1_i_55_1 : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__6_0\ : in STD_LOGIC;
    \i__carry__4_i_11\ : in STD_LOGIC;
    \i__carry__4_i_11_0\ : in STD_LOGIC;
    \i__carry__5_i_3\ : in STD_LOGIC;
    \i__carry__5_i_3_0\ : in STD_LOGIC;
    \i__carry__3_i_3__1\ : in STD_LOGIC;
    \i__carry__3_i_3__1_0\ : in STD_LOGIC;
    A1_i_48 : in STD_LOGIC;
    A1_i_40 : in STD_LOGIC;
    A1_i_40_0 : in STD_LOGIC;
    A1_i_40_1 : in STD_LOGIC;
    A1_i_40_2 : in STD_LOGIC;
    A1_i_49 : in STD_LOGIC;
    A1_i_26 : in STD_LOGIC;
    A1_i_49_0 : in STD_LOGIC;
    A1_i_49_1 : in STD_LOGIC;
    A1_i_19 : in STD_LOGIC;
    A1_i_19_0 : in STD_LOGIC;
    A1_i_19_1 : in STD_LOGIC;
    A1_i_19_2 : in STD_LOGIC;
    \i__carry__5_i_19\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__6_1\ : in STD_LOGIC;
    \i__carry__4_i_9\ : in STD_LOGIC;
    \i__carry__4_i_14\ : in STD_LOGIC;
    \i__carry__4_i_14_0\ : in STD_LOGIC;
    A1_i_49_2 : in STD_LOGIC;
    A1_i_49_3 : in STD_LOGIC;
    A1_i_49_4 : in STD_LOGIC;
    A1_i_49_5 : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__6_2\ : in STD_LOGIC;
    \i__carry__4_i_14_1\ : in STD_LOGIC;
    A1_i_48_0 : in STD_LOGIC;
    A1_i_48_1 : in STD_LOGIC;
    A1_i_48_2 : in STD_LOGIC;
    A1_i_48_3 : in STD_LOGIC;
    \i__carry__2_i_20\ : in STD_LOGIC;
    \i__carry__2_i_19\ : in STD_LOGIC;
    \i__carry__2_i_19_0\ : in STD_LOGIC;
    A1_i_45 : in STD_LOGIC;
    A1_i_45_0 : in STD_LOGIC;
    fixed_point_value5 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    A1_i_45_1 : in STD_LOGIC;
    A1_i_45_2 : in STD_LOGIC;
    A1_i_54 : in STD_LOGIC;
    A1_i_20 : in STD_LOGIC;
    A1_i_20_0 : in STD_LOGIC;
    A1_i_20_1 : in STD_LOGIC;
    A1_i_41 : in STD_LOGIC;
    \i__carry__2_i_2\ : in STD_LOGIC;
    A1_i_37 : in STD_LOGIC;
    \A1_i_33__1\ : in STD_LOGIC;
    A1_i_63_0 : in STD_LOGIC;
    A1_i_30_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson__parameterized1\ : entity is "newtonRaphson";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson__parameterized1\ is
  signal \A1_i_2__1_n_0\ : STD_LOGIC;
  signal A1_i_57_n_0 : STD_LOGIC;
  signal A1_i_77_n_0 : STD_LOGIC;
  signal A1_i_78_n_0 : STD_LOGIC;
  signal A1_i_79_n_0 : STD_LOGIC;
  signal A1_i_80_n_0 : STD_LOGIC;
  signal A1_i_81_n_0 : STD_LOGIC;
  signal \A1_i_82__1_n_0\ : STD_LOGIC;
  signal A1_i_83_n_0 : STD_LOGIC;
  signal \A1_i_84__1_n_0\ : STD_LOGIC;
  signal \A1_i_85__1_n_0\ : STD_LOGIC;
  signal A1_i_86_n_0 : STD_LOGIC;
  signal A1_i_87_n_0 : STD_LOGIC;
  signal A1_i_88_n_0 : STD_LOGIC;
  signal \A1_i_89__1_n_0\ : STD_LOGIC;
  signal A1_i_90_n_0 : STD_LOGIC;
  signal A1_i_91_n_0 : STD_LOGIC;
  signal A1_i_92_n_0 : STD_LOGIC;
  signal A1_i_93_n_0 : STD_LOGIC;
  signal A1_i_94_n_0 : STD_LOGIC;
  signal A1_n_100 : STD_LOGIC;
  signal A1_n_101 : STD_LOGIC;
  signal A1_n_102 : STD_LOGIC;
  signal A1_n_103 : STD_LOGIC;
  signal A1_n_104 : STD_LOGIC;
  signal A1_n_105 : STD_LOGIC;
  signal A1_n_86 : STD_LOGIC;
  signal A1_n_87 : STD_LOGIC;
  signal A1_n_88 : STD_LOGIC;
  signal A1_n_89 : STD_LOGIC;
  signal A1_n_90 : STD_LOGIC;
  signal A1_n_91 : STD_LOGIC;
  signal A1_n_92 : STD_LOGIC;
  signal A1_n_93 : STD_LOGIC;
  signal A1_n_94 : STD_LOGIC;
  signal A1_n_95 : STD_LOGIC;
  signal A1_n_96 : STD_LOGIC;
  signal A1_n_97 : STD_LOGIC;
  signal A1_n_98 : STD_LOGIC;
  signal A1_n_99 : STD_LOGIC;
  signal \^fsm_onehot_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_in_singletofix_reg[10]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[11]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[12]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[13]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[14]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[18]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[19]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[22]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_3\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_4\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_5\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_6\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_7\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_9\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[26]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[26]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[8]\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_newt_raph : STD_LOGIC;
  signal \^i__carry__1_i_53_0\ : STD_LOGIC;
  signal \i__carry__1_i_53_n_0\ : STD_LOGIC;
  signal \^i__carry__1_i_54_0\ : STD_LOGIC;
  signal \i__carry__1_i_54_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_15_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_13_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_9_n_0\ : STD_LOGIC;
  signal next_state_n_0 : STD_LOGIC;
  signal q_z_norm_rounded_i_10_n_0 : STD_LOGIC;
  signal q_z_norm_rounded_i_2_n_1 : STD_LOGIC;
  signal q_z_norm_rounded_i_2_n_2 : STD_LOGIC;
  signal q_z_norm_rounded_i_2_n_3 : STD_LOGIC;
  signal q_z_norm_rounded_i_3_n_0 : STD_LOGIC;
  signal q_z_norm_rounded_i_3_n_1 : STD_LOGIC;
  signal q_z_norm_rounded_i_3_n_2 : STD_LOGIC;
  signal q_z_norm_rounded_i_3_n_3 : STD_LOGIC;
  signal q_z_norm_rounded_i_4_n_0 : STD_LOGIC;
  signal q_z_norm_rounded_i_4_n_1 : STD_LOGIC;
  signal q_z_norm_rounded_i_4_n_2 : STD_LOGIC;
  signal q_z_norm_rounded_i_4_n_3 : STD_LOGIC;
  signal x_half : STD_LOGIC;
  signal y_temp0_n_100 : STD_LOGIC;
  signal y_temp0_n_101 : STD_LOGIC;
  signal y_temp0_n_102 : STD_LOGIC;
  signal y_temp0_n_103 : STD_LOGIC;
  signal y_temp0_n_104 : STD_LOGIC;
  signal y_temp0_n_105 : STD_LOGIC;
  signal y_temp0_n_106 : STD_LOGIC;
  signal y_temp0_n_107 : STD_LOGIC;
  signal y_temp0_n_108 : STD_LOGIC;
  signal y_temp0_n_109 : STD_LOGIC;
  signal y_temp0_n_110 : STD_LOGIC;
  signal y_temp0_n_111 : STD_LOGIC;
  signal y_temp0_n_112 : STD_LOGIC;
  signal y_temp0_n_113 : STD_LOGIC;
  signal y_temp0_n_114 : STD_LOGIC;
  signal y_temp0_n_115 : STD_LOGIC;
  signal y_temp0_n_116 : STD_LOGIC;
  signal y_temp0_n_117 : STD_LOGIC;
  signal y_temp0_n_118 : STD_LOGIC;
  signal y_temp0_n_119 : STD_LOGIC;
  signal y_temp0_n_120 : STD_LOGIC;
  signal y_temp0_n_121 : STD_LOGIC;
  signal y_temp0_n_122 : STD_LOGIC;
  signal y_temp0_n_123 : STD_LOGIC;
  signal y_temp0_n_124 : STD_LOGIC;
  signal y_temp0_n_125 : STD_LOGIC;
  signal y_temp0_n_126 : STD_LOGIC;
  signal y_temp0_n_127 : STD_LOGIC;
  signal y_temp0_n_128 : STD_LOGIC;
  signal y_temp0_n_129 : STD_LOGIC;
  signal y_temp0_n_130 : STD_LOGIC;
  signal y_temp0_n_131 : STD_LOGIC;
  signal y_temp0_n_132 : STD_LOGIC;
  signal y_temp0_n_133 : STD_LOGIC;
  signal y_temp0_n_134 : STD_LOGIC;
  signal y_temp0_n_135 : STD_LOGIC;
  signal y_temp0_n_136 : STD_LOGIC;
  signal y_temp0_n_137 : STD_LOGIC;
  signal y_temp0_n_138 : STD_LOGIC;
  signal y_temp0_n_139 : STD_LOGIC;
  signal y_temp0_n_140 : STD_LOGIC;
  signal y_temp0_n_141 : STD_LOGIC;
  signal y_temp0_n_142 : STD_LOGIC;
  signal y_temp0_n_143 : STD_LOGIC;
  signal y_temp0_n_144 : STD_LOGIC;
  signal y_temp0_n_145 : STD_LOGIC;
  signal y_temp0_n_146 : STD_LOGIC;
  signal y_temp0_n_147 : STD_LOGIC;
  signal y_temp0_n_148 : STD_LOGIC;
  signal y_temp0_n_149 : STD_LOGIC;
  signal y_temp0_n_150 : STD_LOGIC;
  signal y_temp0_n_151 : STD_LOGIC;
  signal y_temp0_n_152 : STD_LOGIC;
  signal y_temp0_n_153 : STD_LOGIC;
  signal y_temp0_n_58 : STD_LOGIC;
  signal y_temp0_n_59 : STD_LOGIC;
  signal y_temp0_n_60 : STD_LOGIC;
  signal y_temp0_n_61 : STD_LOGIC;
  signal y_temp0_n_62 : STD_LOGIC;
  signal y_temp0_n_63 : STD_LOGIC;
  signal y_temp0_n_64 : STD_LOGIC;
  signal y_temp0_n_65 : STD_LOGIC;
  signal y_temp0_n_66 : STD_LOGIC;
  signal y_temp0_n_67 : STD_LOGIC;
  signal y_temp0_n_68 : STD_LOGIC;
  signal y_temp0_n_69 : STD_LOGIC;
  signal y_temp0_n_70 : STD_LOGIC;
  signal y_temp0_n_71 : STD_LOGIC;
  signal y_temp0_n_72 : STD_LOGIC;
  signal y_temp0_n_73 : STD_LOGIC;
  signal y_temp0_n_74 : STD_LOGIC;
  signal y_temp0_n_75 : STD_LOGIC;
  signal y_temp0_n_76 : STD_LOGIC;
  signal y_temp0_n_77 : STD_LOGIC;
  signal y_temp0_n_78 : STD_LOGIC;
  signal y_temp0_n_79 : STD_LOGIC;
  signal y_temp0_n_80 : STD_LOGIC;
  signal y_temp0_n_81 : STD_LOGIC;
  signal y_temp0_n_82 : STD_LOGIC;
  signal y_temp0_n_83 : STD_LOGIC;
  signal y_temp0_n_84 : STD_LOGIC;
  signal y_temp0_n_85 : STD_LOGIC;
  signal y_temp0_n_86 : STD_LOGIC;
  signal y_temp0_n_87 : STD_LOGIC;
  signal y_temp0_n_88 : STD_LOGIC;
  signal y_temp0_n_89 : STD_LOGIC;
  signal y_temp0_n_90 : STD_LOGIC;
  signal y_temp0_n_91 : STD_LOGIC;
  signal y_temp0_n_92 : STD_LOGIC;
  signal y_temp0_n_93 : STD_LOGIC;
  signal y_temp0_n_94 : STD_LOGIC;
  signal y_temp0_n_95 : STD_LOGIC;
  signal y_temp0_n_96 : STD_LOGIC;
  signal y_temp0_n_97 : STD_LOGIC;
  signal y_temp0_n_98 : STD_LOGIC;
  signal y_temp0_n_99 : STD_LOGIC;
  signal y_temp1_n_100 : STD_LOGIC;
  signal y_temp1_n_101 : STD_LOGIC;
  signal y_temp1_n_102 : STD_LOGIC;
  signal y_temp1_n_103 : STD_LOGIC;
  signal y_temp1_n_104 : STD_LOGIC;
  signal y_temp1_n_105 : STD_LOGIC;
  signal y_temp1_n_65 : STD_LOGIC;
  signal y_temp1_n_66 : STD_LOGIC;
  signal y_temp1_n_67 : STD_LOGIC;
  signal y_temp1_n_68 : STD_LOGIC;
  signal y_temp1_n_69 : STD_LOGIC;
  signal y_temp1_n_70 : STD_LOGIC;
  signal y_temp1_n_71 : STD_LOGIC;
  signal y_temp1_n_72 : STD_LOGIC;
  signal y_temp1_n_73 : STD_LOGIC;
  signal y_temp1_n_74 : STD_LOGIC;
  signal y_temp1_n_75 : STD_LOGIC;
  signal y_temp1_n_76 : STD_LOGIC;
  signal y_temp1_n_77 : STD_LOGIC;
  signal y_temp1_n_78 : STD_LOGIC;
  signal y_temp1_n_79 : STD_LOGIC;
  signal y_temp1_n_80 : STD_LOGIC;
  signal y_temp1_n_81 : STD_LOGIC;
  signal y_temp1_n_82 : STD_LOGIC;
  signal y_temp1_n_83 : STD_LOGIC;
  signal y_temp1_n_84 : STD_LOGIC;
  signal y_temp1_n_85 : STD_LOGIC;
  signal y_temp1_n_86 : STD_LOGIC;
  signal y_temp1_n_87 : STD_LOGIC;
  signal y_temp1_n_88 : STD_LOGIC;
  signal y_temp1_n_89 : STD_LOGIC;
  signal y_temp1_n_90 : STD_LOGIC;
  signal y_temp1_n_91 : STD_LOGIC;
  signal y_temp1_n_92 : STD_LOGIC;
  signal y_temp1_n_93 : STD_LOGIC;
  signal y_temp1_n_94 : STD_LOGIC;
  signal y_temp1_n_95 : STD_LOGIC;
  signal y_temp1_n_96 : STD_LOGIC;
  signal y_temp1_n_97 : STD_LOGIC;
  signal y_temp1_n_98 : STD_LOGIC;
  signal y_temp1_n_99 : STD_LOGIC;
  signal \y_temp_reg__0\ : STD_LOGIC_VECTOR ( 21 downto 10 );
  signal y_temp_reg_n_100 : STD_LOGIC;
  signal y_temp_reg_n_58 : STD_LOGIC;
  signal y_temp_reg_n_59 : STD_LOGIC;
  signal y_temp_reg_n_60 : STD_LOGIC;
  signal y_temp_reg_n_61 : STD_LOGIC;
  signal y_temp_reg_n_62 : STD_LOGIC;
  signal y_temp_reg_n_63 : STD_LOGIC;
  signal y_temp_reg_n_64 : STD_LOGIC;
  signal y_temp_reg_n_65 : STD_LOGIC;
  signal y_temp_reg_n_66 : STD_LOGIC;
  signal y_temp_reg_n_67 : STD_LOGIC;
  signal y_temp_reg_n_68 : STD_LOGIC;
  signal y_temp_reg_n_69 : STD_LOGIC;
  signal y_temp_reg_n_70 : STD_LOGIC;
  signal y_temp_reg_n_71 : STD_LOGIC;
  signal y_temp_reg_n_72 : STD_LOGIC;
  signal y_temp_reg_n_73 : STD_LOGIC;
  signal y_temp_reg_n_74 : STD_LOGIC;
  signal y_temp_reg_n_75 : STD_LOGIC;
  signal y_temp_reg_n_76 : STD_LOGIC;
  signal y_temp_reg_n_77 : STD_LOGIC;
  signal y_temp_reg_n_78 : STD_LOGIC;
  signal y_temp_reg_n_79 : STD_LOGIC;
  signal y_temp_reg_n_80 : STD_LOGIC;
  signal y_temp_reg_n_81 : STD_LOGIC;
  signal y_temp_reg_n_82 : STD_LOGIC;
  signal y_temp_reg_n_83 : STD_LOGIC;
  signal y_temp_reg_n_84 : STD_LOGIC;
  signal y_temp_reg_n_85 : STD_LOGIC;
  signal y_temp_reg_n_86 : STD_LOGIC;
  signal y_temp_reg_n_87 : STD_LOGIC;
  signal y_temp_reg_n_88 : STD_LOGIC;
  signal y_temp_reg_n_89 : STD_LOGIC;
  signal y_temp_reg_n_90 : STD_LOGIC;
  signal y_temp_reg_n_91 : STD_LOGIC;
  signal y_temp_reg_n_92 : STD_LOGIC;
  signal y_temp_reg_n_93 : STD_LOGIC;
  signal y_temp_reg_n_94 : STD_LOGIC;
  signal y_temp_reg_n_95 : STD_LOGIC;
  signal y_temp_reg_n_96 : STD_LOGIC;
  signal y_temp_reg_n_97 : STD_LOGIC;
  signal y_temp_reg_n_98 : STD_LOGIC;
  signal y_temp_reg_n_99 : STD_LOGIC;
  signal NLW_A1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_A1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_A1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_A1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_A1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_A1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_z_norm_rounded_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_q_z_norm_rounded_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_y_temp0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_temp0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_temp0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_temp1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_temp1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_temp1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_temp1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 41 );
  signal NLW_y_temp1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_temp_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_temp_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_temp_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_temp_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_temp_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of A1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of A1_i_57 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of A1_i_91 : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "STATE_1:0010,STATE_2:0100,IDLE:0001,DONE:1000";
  attribute SOFT_HLUTNM of \i__carry__4_i_21\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \i__carry__4_i_22\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \i__carry__5_i_21\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i__carry__5_i_29\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \i__carry__5_i_30\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \i__carry__6_i_13\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \i__carry__6_i_9\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \i__carry_i_10\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i__carry_i_24\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i__carry_i_49\ : label is "soft_lutpair71";
  attribute METHODOLOGY_DRC_VIOS of y_temp0 : label is "{SYNTH-11 {cell *THIS*}}";
begin
  \FSM_onehot_state_reg[3]_0\(3 downto 0) <= \^fsm_onehot_state_reg[3]_0\(3 downto 0);
  \data_in_singleToFix_reg[10]\ <= \^data_in_singletofix_reg[10]\;
  \data_in_singleToFix_reg[11]\ <= \^data_in_singletofix_reg[11]\;
  \data_in_singleToFix_reg[12]\ <= \^data_in_singletofix_reg[12]\;
  \data_in_singleToFix_reg[13]\ <= \^data_in_singletofix_reg[13]\;
  \data_in_singleToFix_reg[14]\ <= \^data_in_singletofix_reg[14]\;
  \data_in_singleToFix_reg[18]\ <= \^data_in_singletofix_reg[18]\;
  \data_in_singleToFix_reg[19]\ <= \^data_in_singletofix_reg[19]\;
  \data_in_singleToFix_reg[22]\ <= \^data_in_singletofix_reg[22]\;
  \data_in_singleToFix_reg[23]_0\ <= \^data_in_singletofix_reg[23]_0\;
  \data_in_singleToFix_reg[24]\ <= \^data_in_singletofix_reg[24]\;
  \data_in_singleToFix_reg[24]_0\ <= \^data_in_singletofix_reg[24]_0\;
  \data_in_singleToFix_reg[24]_1\ <= \^data_in_singletofix_reg[24]_1\;
  \data_in_singleToFix_reg[24]_2\ <= \^data_in_singletofix_reg[24]_2\;
  \data_in_singleToFix_reg[24]_3\ <= \^data_in_singletofix_reg[24]_3\;
  \data_in_singleToFix_reg[24]_4\ <= \^data_in_singletofix_reg[24]_4\;
  \data_in_singleToFix_reg[24]_5\ <= \^data_in_singletofix_reg[24]_5\;
  \data_in_singleToFix_reg[24]_6\ <= \^data_in_singletofix_reg[24]_6\;
  \data_in_singleToFix_reg[24]_7\ <= \^data_in_singletofix_reg[24]_7\;
  \data_in_singleToFix_reg[24]_9\ <= \^data_in_singletofix_reg[24]_9\;
  \data_in_singleToFix_reg[26]\ <= \^data_in_singletofix_reg[26]\;
  \data_in_singleToFix_reg[26]_0\ <= \^data_in_singletofix_reg[26]_0\;
  \data_in_singleToFix_reg[8]\ <= \^data_in_singletofix_reg[8]\;
  \i__carry__1_i_53_0\ <= \^i__carry__1_i_53_0\;
  \i__carry__1_i_54_0\ <= \^i__carry__1_i_54_0\;
A1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 0) => q_mag_sqr_rounded(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_A1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => B(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_A1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_A1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_A1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => x_half,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \A1_i_2__1_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_A1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_A1_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_A1_P_UNCONNECTED(47 downto 20),
      P(19) => A1_n_86,
      P(18) => A1_n_87,
      P(17) => A1_n_88,
      P(16) => A1_n_89,
      P(15) => A1_n_90,
      P(14) => A1_n_91,
      P(13) => A1_n_92,
      P(12) => A1_n_93,
      P(11) => A1_n_94,
      P(10) => A1_n_95,
      P(9) => A1_n_96,
      P(8) => A1_n_97,
      P(7) => A1_n_98,
      P(6) => A1_n_99,
      P(5) => A1_n_100,
      P(4) => A1_n_101,
      P(3) => A1_n_102,
      P(2) => A1_n_103,
      P(1) => A1_n_104,
      P(0) => A1_n_105,
      PATTERNBDETECT => NLW_A1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_A1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_A1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => y_temp1_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_A1_UNDERFLOW_UNCONNECTED
    );
\A1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      O => x_half
    );
\A1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rst_n_madgwick,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => \A1_i_2__1_n_0\
    );
A1_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"753CFE3C"
    )
        port map (
      I0 => \^data_in_singletofix_reg[23]_0\,
      I1 => \^data_in_singletofix_reg[24]_0\,
      I2 => A1_i_57_n_0,
      I3 => A1_0,
      I4 => A1_1,
      O => \data_in_singleToFix_reg[23]\
    );
A1_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFAFAE"
    )
        port map (
      I0 => A1_i_19,
      I1 => A1_i_19_0,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => A1_i_19_1,
      I4 => A1_i_19_2,
      O => \data_in_singleToFix_reg[25]\
    );
A1_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCCCDCF"
    )
        port map (
      I0 => A1_i_54,
      I1 => A1_i_20,
      I2 => A1_i_20_0,
      I3 => fixed_point_value5(0),
      I4 => A1_i_20_1,
      O => \data_in_singleToFix_reg[17]_0\
    );
A1_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000111BBB1B"
    )
        port map (
      I0 => A1_i_55_0(23),
      I1 => A1_i_77_n_0,
      I2 => A1_i_78_n_0,
      I3 => A1_i_55_0(24),
      I4 => A1_i_79_n_0,
      I5 => A1_i_80_n_0,
      O => \^data_in_singletofix_reg[23]_0\
    );
A1_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888000000008"
    )
        port map (
      I0 => A1_i_26,
      I1 => \fixed_point_value0_inferred__1/i__carry__6\,
      I2 => A1_i_55_0(26),
      I3 => A1_i_55_0(25),
      I4 => A1_i_55_0(24),
      I5 => A1_i_55_0(27),
      O => \data_in_singleToFix_reg[26]_1\
    );
A1_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \fixed_point_value0_inferred__1/i__carry__6\,
      I1 => A1_i_30_0,
      I2 => A1_i_55_0(27),
      I3 => A1_i_55_0(24),
      I4 => A1_i_55_0(25),
      O => A1_i_57_n_0
    );
A1_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_9\,
      I1 => A1_i_55_0(20),
      I2 => fixed_point_value5(1),
      I3 => A1_i_55_0(22),
      I4 => fixed_point_value5(0),
      I5 => \A1_i_33__1\,
      O => \data_in_singleToFix_reg[20]\
    );
A1_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F4F7F3F3F4F7"
    )
        port map (
      I0 => A1_i_55_0(21),
      I1 => fixed_point_value5(0),
      I2 => \^data_in_singletofix_reg[24]_9\,
      I3 => A1_i_55_0(20),
      I4 => fixed_point_value5(1),
      I5 => A1_i_55_0(22),
      O => \data_in_singleToFix_reg[21]_0\
    );
A1_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => \^i__carry__1_i_54_0\,
      I1 => \^i__carry__1_i_53_0\,
      I2 => A1_i_81_n_0,
      I3 => \^data_in_singletofix_reg[19]\,
      I4 => fixed_point_value5(0),
      I5 => A1_i_37,
      O => \data_in_singleToFix_reg[19]_0\
    );
A1_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A1_i_33__1\,
      I1 => fixed_point_value5(0),
      I2 => A1_i_37,
      O => \data_in_singleToFix_reg[19]_1\
    );
A1_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => A1_i_40,
      I1 => A1_i_40_0,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => A1_i_40_1,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => A1_i_40_2,
      O => fixed_point_value(0)
    );
A1_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => \^i__carry__1_i_54_0\,
      I1 => \^i__carry__1_i_53_0\,
      I2 => A1_i_81_n_0,
      I3 => A1_i_41,
      I4 => fixed_point_value5(0),
      I5 => \^data_in_singletofix_reg[22]\,
      O => \data_in_singleToFix_reg[21]\
    );
A1_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => fixed_point_value5(1),
      I1 => \i__carry__2_i_2\,
      I2 => fixed_point_value5(2),
      I3 => fixed_point_value5(0),
      I4 => \^data_in_singletofix_reg[22]\,
      O => \data_in_singleToFix_reg[24]_8\
    );
A1_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_1\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_0\,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => \i__carry__6_i_9_n_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \^data_in_singletofix_reg[24]_2\,
      O => fixed_point_value(6)
    );
A1_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_6\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_2\,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => \i__carry__6_i_13_n_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \^data_in_singletofix_reg[24]_7\,
      O => fixed_point_value(5)
    );
A1_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => A1_i_45,
      I1 => A1_i_45_0,
      I2 => fixed_point_value5(0),
      I3 => A1_i_45_1,
      I4 => fixed_point_value5(1),
      I5 => A1_i_45_2,
      O => \data_in_singleToFix_reg[17]\
    );
A1_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_4\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_1\,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => \^data_in_singletofix_reg[24]_5\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      O => fixed_point_value(7)
    );
A1_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__3_i_3__1\,
      I1 => \i__carry__3_i_3__1_0\,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => A1_i_48,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \^data_in_singletofix_reg[24]_3\,
      O => fixed_point_value(2)
    );
A1_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => A1_i_48_0,
      I1 => A1_i_48_1,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => A1_i_48_2,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => A1_i_48_3,
      O => fixed_point_value(1)
    );
A1_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => A1_i_49,
      I1 => A1_i_26,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => A1_i_49_0,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => A1_i_49_1,
      O => fixed_point_value(4)
    );
A1_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => A1_i_49_2,
      I1 => A1_i_49_3,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => A1_i_49_4,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => A1_i_49_5,
      O => fixed_point_value(3)
    );
A1_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000003A"
    )
        port map (
      I0 => A1_i_54,
      I1 => \^data_in_singletofix_reg[18]\,
      I2 => fixed_point_value5(0),
      I3 => A1_i_81_n_0,
      I4 => \^i__carry__1_i_53_0\,
      I5 => \^i__carry__1_i_54_0\,
      O => \data_in_singleToFix_reg[17]_1\
    );
A1_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000035"
    )
        port map (
      I0 => \^data_in_singletofix_reg[18]\,
      I1 => \^data_in_singletofix_reg[19]\,
      I2 => fixed_point_value5(0),
      I3 => A1_i_81_n_0,
      I4 => \^i__carry__1_i_53_0\,
      I5 => \^i__carry__1_i_54_0\,
      O => \data_in_singleToFix_reg[18]_0\
    );
A1_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020202F2F202F"
    )
        port map (
      I0 => \A1_i_82__1_n_0\,
      I1 => A1_i_83_n_0,
      I2 => A1_i_55_0(24),
      I3 => \A1_i_84__1_n_0\,
      I4 => \A1_i_85__1_n_0\,
      I5 => A1_i_86_n_0,
      O => A1_i_77_n_0
    );
A1_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => A1_i_87_n_0,
      I1 => A1_i_88_n_0,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => \A1_i_89__1_n_0\,
      O => A1_i_78_n_0
    );
A1_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBB8BBB8888"
    )
        port map (
      I0 => A1_i_90_n_0,
      I1 => A1_i_77_0,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => A1_i_91_n_0,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => A1_i_92_n_0,
      O => A1_i_79_n_0
    );
A1_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFD"
    )
        port map (
      I0 => A1_i_55_0(30),
      I1 => A1_i_78_0,
      I2 => A1_i_55_1,
      I3 => A1_i_55_0(28),
      I4 => A1_i_55_0(29),
      O => A1_i_80_n_0
    );
A1_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => fixed_point_value5(6),
      I1 => fixed_point_value5(9),
      I2 => fixed_point_value5(5),
      I3 => A1_i_63_0,
      I4 => A1_i_93_n_0,
      O => A1_i_81_n_0
    );
\A1_i_82__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => A1_i_78_0,
      I1 => A1_i_55_0(15),
      I2 => \^data_in_singletofix_reg[24]\,
      I3 => A1_i_55_0(26),
      I4 => A1_i_94_n_0,
      I5 => \^data_in_singletofix_reg[26]\,
      O => \A1_i_82__1_n_0\
    );
A1_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008C8C8F8C"
    )
        port map (
      I0 => A1_i_55_0(7),
      I1 => A1_i_77_0,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => A1_i_55_0(19),
      I4 => A1_i_78_0,
      I5 => \fixed_point_value0_inferred__1/i__carry__6\,
      O => A1_i_83_n_0
    );
\A1_i_84__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE2FF0000E2FF"
    )
        port map (
      I0 => A1_i_55_0(5),
      I1 => \^data_in_singletofix_reg[26]_0\,
      I2 => A1_i_55_0(13),
      I3 => \^data_in_singletofix_reg[24]\,
      I4 => A1_i_77_1,
      I5 => A1_i_77_2,
      O => \A1_i_84__1_n_0\
    );
\A1_i_85__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15001515FFFFFFFF"
    )
        port map (
      I0 => A1_i_77_0,
      I1 => \^data_in_singletofix_reg[26]_0\,
      I2 => A1_i_55_0(9),
      I3 => \fixed_point_value0_inferred__1/i__carry__6\,
      I4 => A1_i_55_0(1),
      I5 => \^data_in_singletofix_reg[26]\,
      O => \A1_i_85__1_n_0\
    );
A1_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => \fixed_point_value0_inferred__1/i__carry__6\,
      I1 => \^data_in_singletofix_reg[26]\,
      I2 => A1_i_55_0(17),
      I3 => \^data_in_singletofix_reg[24]\,
      I4 => A1_i_78_0,
      I5 => A1_i_55_0(21),
      O => A1_i_86_n_0
    );
A1_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDFFFFFCFF"
    )
        port map (
      I0 => A1_i_55_0(20),
      I1 => \^data_in_singletofix_reg[26]\,
      I2 => \fixed_point_value0_inferred__1/i__carry__6\,
      I3 => A1_i_55_0(16),
      I4 => A1_i_78_0,
      I5 => \^data_in_singletofix_reg[24]\,
      O => A1_i_87_n_0
    );
A1_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050033005"
    )
        port map (
      I0 => A1_i_55_0(0),
      I1 => A1_i_55_0(8),
      I2 => A1_i_55_0(24),
      I3 => A1_i_55_0(25),
      I4 => A1_i_55_0(26),
      I5 => A1_i_78_0,
      O => A1_i_88_n_0
    );
\A1_i_89__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB8B8FF"
    )
        port map (
      I0 => A1_i_55_0(4),
      I1 => A1_i_55_0(26),
      I2 => A1_i_55_0(12),
      I3 => A1_i_55_0(24),
      I4 => A1_i_55_0(25),
      I5 => A1_i_78_0,
      O => \A1_i_89__1_n_0\
    );
A1_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47CCFFFF47FF"
    )
        port map (
      I0 => A1_i_55_0(14),
      I1 => \fixed_point_value0_inferred__1/i__carry__6\,
      I2 => A1_i_55_0(6),
      I3 => \^data_in_singletofix_reg[26]\,
      I4 => A1_i_78_0,
      I5 => A1_i_55_0(22),
      O => A1_i_90_n_0
    );
A1_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A1_i_55_0(10),
      I1 => A1_i_78_0,
      O => A1_i_91_n_0
    );
A1_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => A1_i_55_0(22),
      I1 => A1_i_55_0(2),
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => A1_i_78_0,
      I4 => A1_i_55_0(18),
      O => A1_i_92_n_0
    );
A1_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fixed_point_value5(24),
      I1 => fixed_point_value5(21),
      I2 => fixed_point_value5(16),
      I3 => fixed_point_value5(11),
      O => A1_i_93_n_0
    );
A1_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF53FF5353"
    )
        port map (
      I0 => A1_i_55_0(11),
      I1 => A1_i_55_0(3),
      I2 => \^data_in_singletofix_reg[26]_0\,
      I3 => A1_i_77_2,
      I4 => A1_i_77_1,
      I5 => \^data_in_singletofix_reg[24]\,
      O => A1_i_94_n_0
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => D(0),
      Q => \^fsm_onehot_state_reg[3]_0\(0),
      S => y_temp1_0
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => \^fsm_onehot_state_reg[3]_0\(0),
      Q => \^fsm_onehot_state_reg[3]_0\(1),
      R => y_temp1_0
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => D(1),
      Q => \^fsm_onehot_state_reg[3]_0\(2),
      R => y_temp1_0
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => next_state_n_0,
      D => D(2),
      Q => \^fsm_onehot_state_reg[3]_0\(3),
      R => y_temp1_0
    );
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0F08F0FF0F08"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => \FSM_sequential_state_reg[0]_1\,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      I5 => done_newt_raph,
      O => valid_in_invSqrtQuatNorm_reg
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA5AB05A"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => state(1),
      I3 => state(2),
      I4 => done_newt_raph,
      O => \FSM_sequential_state_reg[0]\
    );
done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => \^fsm_onehot_state_reg[3]_0\(3),
      I2 => done_newt_raph,
      O => done_i_1_n_0
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_i_1_n_0,
      Q => done_newt_raph,
      R => y_temp1_0
    );
\i__carry__1_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => fixed_point_value5(22),
      I1 => fixed_point_value5(26),
      I2 => fixed_point_value5(10),
      I3 => fixed_point_value5(12),
      I4 => \i__carry__1_i_53_n_0\,
      O => \^i__carry__1_i_53_0\
    );
\i__carry__1_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => fixed_point_value5(13),
      I1 => fixed_point_value5(19),
      I2 => fixed_point_value5(8),
      I3 => fixed_point_value5(20),
      I4 => \i__carry__1_i_54_n_0\,
      O => \^i__carry__1_i_54_0\
    );
\i__carry__1_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fixed_point_value5(17),
      I1 => fixed_point_value5(14),
      I2 => fixed_point_value5(25),
      I3 => fixed_point_value5(15),
      O => \i__carry__1_i_53_n_0\
    );
\i__carry__1_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fixed_point_value5(27),
      I1 => fixed_point_value5(7),
      I2 => fixed_point_value5(23),
      I3 => fixed_point_value5(18),
      O => \i__carry__1_i_54_n_0\
    );
\i__carry__2_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => fixed_point_value5(4),
      I1 => A1_i_78_0,
      I2 => fixed_point_value5(3),
      I3 => A1_i_55_0(16),
      I4 => fixed_point_value5(2),
      I5 => A1_i_55_0(20),
      O => \i__carry__2_i_15_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \i__carry__2_i_2\,
      I1 => A1_i_55_0(18),
      I2 => fixed_point_value5(2),
      I3 => A1_i_55_0(22),
      I4 => fixed_point_value5(1),
      I5 => \i__carry__2_i_15_n_0\,
      O => \^data_in_singletofix_reg[18]\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F4F7F3F3F4F7"
    )
        port map (
      I0 => A1_i_55_0(19),
      I1 => fixed_point_value5(1),
      I2 => \i__carry__2_i_2\,
      I3 => A1_i_55_0(17),
      I4 => fixed_point_value5(2),
      I5 => A1_i_55_0(21),
      O => \^data_in_singletofix_reg[19]\
    );
\i__carry__3_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i__carry__3_i_3__1_0\,
      I1 => \^data_in_singletofix_reg[26]\,
      I2 => \^data_in_singletofix_reg[24]_3\,
      I3 => \fixed_point_value0_inferred__1/i__carry__6\,
      I4 => \i__carry__3_i_3__1\,
      O => \^data_in_singletofix_reg[24]_0\
    );
\i__carry__4_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fixed_point_value5(2),
      I1 => fixed_point_value5(4),
      I2 => A1_i_78_0,
      I3 => fixed_point_value5(3),
      O => \^data_in_singletofix_reg[24]_9\
    );
\i__carry__4_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => fixed_point_value5(1),
      I1 => fixed_point_value5(3),
      I2 => A1_i_78_0,
      I3 => A1_i_55_0(22),
      I4 => fixed_point_value5(4),
      I5 => fixed_point_value5(2),
      O => \^data_in_singletofix_reg[22]\
    );
\i__carry__4_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => A1_i_55_0(13),
      I1 => A1_i_55_0(23),
      I2 => A1_i_55_0(14),
      I3 => \i__carry__5_i_19\,
      O => \^data_in_singletofix_reg[13]\
    );
\i__carry__4_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => A1_i_55_0(11),
      I1 => A1_i_55_0(23),
      I2 => A1_i_55_0(12),
      I3 => \i__carry__5_i_19\,
      O => \^data_in_singletofix_reg[11]\
    );
\i__carry__5_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__5_i_3\,
      I1 => \i__carry__5_i_3_0\,
      I2 => A1_i_77_0,
      I3 => \^data_in_singletofix_reg[13]\,
      I4 => A1_i_55_0(24),
      I5 => \^data_in_singletofix_reg[11]\,
      O => \^data_in_singletofix_reg[24]_3\
    );
\i__carry__5_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => A1_i_55_0(10),
      I1 => A1_i_55_0(23),
      I2 => A1_i_55_0(11),
      I3 => \i__carry__5_i_19\,
      O => \^data_in_singletofix_reg[10]\
    );
\i__carry__5_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => A1_i_55_0(8),
      I1 => A1_i_55_0(23),
      I2 => A1_i_55_0(9),
      I3 => \i__carry__5_i_19\,
      O => \^data_in_singletofix_reg[8]\
    );
\i__carry__5_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => A1_i_55_0(14),
      I1 => A1_i_55_0(23),
      I2 => A1_i_55_0(15),
      I3 => \i__carry__5_i_19\,
      O => \^data_in_singletofix_reg[14]\
    );
\i__carry__5_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => A1_i_55_0(12),
      I1 => A1_i_55_0(23),
      I2 => A1_i_55_0(13),
      I3 => \i__carry__5_i_19\,
      O => \^data_in_singletofix_reg[12]\
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_4\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_1\,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => \^data_in_singletofix_reg[24]_5\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      O => S(2)
    );
\i__carry__6_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__4_i_11\,
      I1 => \i__carry__4_i_11_0\,
      I2 => A1_i_77_0,
      I3 => \i__carry__5_i_3\,
      I4 => A1_i_55_0(24),
      I5 => \i__carry__5_i_3_0\,
      O => \^data_in_singletofix_reg[24]_2\
    );
\i__carry__6_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[12]\,
      I1 => \^data_in_singletofix_reg[10]\,
      I2 => A1_i_77_0,
      I3 => \^data_in_singletofix_reg[8]\,
      I4 => A1_i_55_0(24),
      I5 => \i__carry__2_i_20\,
      O => \^data_in_singletofix_reg[24]_6\
    );
\i__carry__6_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001011"
    )
        port map (
      I0 => A1_i_55_0(24),
      I1 => \i__carry__5_i_19\,
      I2 => A1_i_55_0(22),
      I3 => A1_i_55_0(23),
      I4 => A1_i_77_0,
      O => \i__carry__6_i_13_n_0\
    );
\i__carry__6_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__4_i_14_1\,
      I1 => \i__carry__4_i_14\,
      I2 => A1_i_77_0,
      I3 => \i__carry__4_i_14_0\,
      I4 => A1_i_55_0(24),
      I5 => \^data_in_singletofix_reg[14]\,
      O => \^data_in_singletofix_reg[24]_7\
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_1\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_0\,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => \i__carry__6_i_9_n_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \^data_in_singletofix_reg[24]_2\,
      O => S(1)
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_6\,
      I1 => \fixed_point_value0_inferred__1/i__carry__6_2\,
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => \i__carry__6_i_13_n_0\,
      I4 => \fixed_point_value0_inferred__1/i__carry__6\,
      I5 => \^data_in_singletofix_reg[24]_7\,
      O => S(0)
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[14]\,
      I1 => \^data_in_singletofix_reg[12]\,
      I2 => A1_i_77_0,
      I3 => \^data_in_singletofix_reg[10]\,
      I4 => A1_i_55_0(24),
      I5 => \^data_in_singletofix_reg[8]\,
      O => \^data_in_singletofix_reg[24]_4\
    );
\i__carry__6_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry__4_i_9\,
      I1 => A1_i_77_0,
      I2 => \i__carry__4_i_14\,
      I3 => A1_i_55_0(24),
      I4 => \i__carry__4_i_14_0\,
      O => \^data_in_singletofix_reg[24]_5\
    );
\i__carry__6_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[13]\,
      I1 => \^data_in_singletofix_reg[11]\,
      I2 => A1_i_77_0,
      I3 => \i__carry__2_i_19\,
      I4 => A1_i_55_0(24),
      I5 => \i__carry__2_i_19_0\,
      O => \^data_in_singletofix_reg[24]_1\
    );
\i__carry__6_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => A1_i_55_0(24),
      I1 => A1_i_55_0(23),
      I2 => \i__carry__5_i_19\,
      I3 => A1_i_77_0,
      O => \i__carry__6_i_9_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => A1_i_55_0(26),
      I1 => A1_i_55_0(25),
      I2 => A1_i_55_0(24),
      I3 => A1_i_55_0(27),
      O => \^data_in_singletofix_reg[26]\
    );
\i__carry_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => A1_i_55_0(26),
      I1 => A1_i_55_0(25),
      I2 => A1_i_55_0(24),
      O => \^data_in_singletofix_reg[26]_0\
    );
\i__carry_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A1_i_55_0(24),
      I1 => A1_i_55_0(25),
      O => \^data_in_singletofix_reg[24]\
    );
next_state: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(1),
      I1 => \^fsm_onehot_state_reg[3]_0\(2),
      I2 => \^fsm_onehot_state_reg[3]_0\(3),
      I3 => \start_newt_raph__0\,
      I4 => \^fsm_onehot_state_reg[3]_0\(0),
      O => next_state_n_0
    );
q_z_norm_rounded_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_temp_reg__0\(11),
      O => q_z_norm_rounded_i_10_n_0
    );
q_z_norm_rounded_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => q_z_norm_rounded_i_3_n_0,
      CO(3) => NLW_q_z_norm_rounded_i_2_CO_UNCONNECTED(3),
      CO(2) => q_z_norm_rounded_i_2_n_1,
      CO(1) => q_z_norm_rounded_i_2_n_2,
      CO(0) => q_z_norm_rounded_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_rounded(9 downto 6),
      S(3 downto 0) => \y_temp_reg__0\(21 downto 18)
    );
q_z_norm_rounded_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q_z_norm_rounded_i_4_n_0,
      CO(3) => q_z_norm_rounded_i_3_n_0,
      CO(2) => q_z_norm_rounded_i_3_n_1,
      CO(1) => q_z_norm_rounded_i_3_n_2,
      CO(0) => q_z_norm_rounded_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_rounded(5 downto 2),
      S(3 downto 0) => \y_temp_reg__0\(17 downto 14)
    );
q_z_norm_rounded_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_z_norm_rounded_i_4_n_0,
      CO(2) => q_z_norm_rounded_i_4_n_1,
      CO(1) => q_z_norm_rounded_i_4_n_2,
      CO(0) => q_z_norm_rounded_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \y_temp_reg__0\(11),
      DI(0) => '0',
      O(3 downto 2) => y_rounded(1 downto 0),
      O(1 downto 0) => NLW_q_z_norm_rounded_i_4_O_UNCONNECTED(1 downto 0),
      S(3 downto 2) => \y_temp_reg__0\(13 downto 12),
      S(1) => q_z_norm_rounded_i_10_n_0,
      S(0) => \y_temp_reg__0\(10)
    );
start_newt_raph_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0500"
    )
        port map (
      I0 => state(1),
      I1 => done_newt_raph,
      I2 => state(0),
      I3 => state(2),
      I4 => \start_newt_raph__0\,
      O => \FSM_sequential_state_reg[1]\
    );
y_temp0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => y_temp1_n_89,
      A(15) => y_temp1_n_90,
      A(14) => y_temp1_n_91,
      A(13) => y_temp1_n_92,
      A(12) => y_temp1_n_93,
      A(11) => y_temp1_n_94,
      A(10) => y_temp1_n_95,
      A(9) => y_temp1_n_96,
      A(8) => y_temp1_n_97,
      A(7) => y_temp1_n_98,
      A(6) => y_temp1_n_99,
      A(5) => y_temp1_n_100,
      A(4) => y_temp1_n_101,
      A(3) => y_temp1_n_102,
      A(2) => y_temp1_n_103,
      A(1) => y_temp1_n_104,
      A(0) => y_temp1_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_temp0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => B(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_temp0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_temp0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_temp0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \A1_i_2__1_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_temp0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_y_temp0_OVERFLOW_UNCONNECTED,
      P(47) => y_temp0_n_58,
      P(46) => y_temp0_n_59,
      P(45) => y_temp0_n_60,
      P(44) => y_temp0_n_61,
      P(43) => y_temp0_n_62,
      P(42) => y_temp0_n_63,
      P(41) => y_temp0_n_64,
      P(40) => y_temp0_n_65,
      P(39) => y_temp0_n_66,
      P(38) => y_temp0_n_67,
      P(37) => y_temp0_n_68,
      P(36) => y_temp0_n_69,
      P(35) => y_temp0_n_70,
      P(34) => y_temp0_n_71,
      P(33) => y_temp0_n_72,
      P(32) => y_temp0_n_73,
      P(31) => y_temp0_n_74,
      P(30) => y_temp0_n_75,
      P(29) => y_temp0_n_76,
      P(28) => y_temp0_n_77,
      P(27) => y_temp0_n_78,
      P(26) => y_temp0_n_79,
      P(25) => y_temp0_n_80,
      P(24) => y_temp0_n_81,
      P(23) => y_temp0_n_82,
      P(22) => y_temp0_n_83,
      P(21) => y_temp0_n_84,
      P(20) => y_temp0_n_85,
      P(19) => y_temp0_n_86,
      P(18) => y_temp0_n_87,
      P(17) => y_temp0_n_88,
      P(16) => y_temp0_n_89,
      P(15) => y_temp0_n_90,
      P(14) => y_temp0_n_91,
      P(13) => y_temp0_n_92,
      P(12) => y_temp0_n_93,
      P(11) => y_temp0_n_94,
      P(10) => y_temp0_n_95,
      P(9) => y_temp0_n_96,
      P(8) => y_temp0_n_97,
      P(7) => y_temp0_n_98,
      P(6) => y_temp0_n_99,
      P(5) => y_temp0_n_100,
      P(4) => y_temp0_n_101,
      P(3) => y_temp0_n_102,
      P(2) => y_temp0_n_103,
      P(1) => y_temp0_n_104,
      P(0) => y_temp0_n_105,
      PATTERNBDETECT => NLW_y_temp0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_temp0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => y_temp0_n_106,
      PCOUT(46) => y_temp0_n_107,
      PCOUT(45) => y_temp0_n_108,
      PCOUT(44) => y_temp0_n_109,
      PCOUT(43) => y_temp0_n_110,
      PCOUT(42) => y_temp0_n_111,
      PCOUT(41) => y_temp0_n_112,
      PCOUT(40) => y_temp0_n_113,
      PCOUT(39) => y_temp0_n_114,
      PCOUT(38) => y_temp0_n_115,
      PCOUT(37) => y_temp0_n_116,
      PCOUT(36) => y_temp0_n_117,
      PCOUT(35) => y_temp0_n_118,
      PCOUT(34) => y_temp0_n_119,
      PCOUT(33) => y_temp0_n_120,
      PCOUT(32) => y_temp0_n_121,
      PCOUT(31) => y_temp0_n_122,
      PCOUT(30) => y_temp0_n_123,
      PCOUT(29) => y_temp0_n_124,
      PCOUT(28) => y_temp0_n_125,
      PCOUT(27) => y_temp0_n_126,
      PCOUT(26) => y_temp0_n_127,
      PCOUT(25) => y_temp0_n_128,
      PCOUT(24) => y_temp0_n_129,
      PCOUT(23) => y_temp0_n_130,
      PCOUT(22) => y_temp0_n_131,
      PCOUT(21) => y_temp0_n_132,
      PCOUT(20) => y_temp0_n_133,
      PCOUT(19) => y_temp0_n_134,
      PCOUT(18) => y_temp0_n_135,
      PCOUT(17) => y_temp0_n_136,
      PCOUT(16) => y_temp0_n_137,
      PCOUT(15) => y_temp0_n_138,
      PCOUT(14) => y_temp0_n_139,
      PCOUT(13) => y_temp0_n_140,
      PCOUT(12) => y_temp0_n_141,
      PCOUT(11) => y_temp0_n_142,
      PCOUT(10) => y_temp0_n_143,
      PCOUT(9) => y_temp0_n_144,
      PCOUT(8) => y_temp0_n_145,
      PCOUT(7) => y_temp0_n_146,
      PCOUT(6) => y_temp0_n_147,
      PCOUT(5) => y_temp0_n_148,
      PCOUT(4) => y_temp0_n_149,
      PCOUT(3) => y_temp0_n_150,
      PCOUT(2) => y_temp0_n_151,
      PCOUT(1) => y_temp0_n_152,
      PCOUT(0) => y_temp0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_temp0_UNDERFLOW_UNCONNECTED
    );
y_temp1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 20) => B"0000000000",
      A(19) => A1_n_86,
      A(18) => A1_n_87,
      A(17) => A1_n_88,
      A(16) => A1_n_89,
      A(15) => A1_n_90,
      A(14) => A1_n_91,
      A(13) => A1_n_92,
      A(12) => A1_n_93,
      A(11) => A1_n_94,
      A(10) => A1_n_95,
      A(9) => A1_n_96,
      A(8) => A1_n_97,
      A(7) => A1_n_98,
      A(6) => A1_n_99,
      A(5) => A1_n_100,
      A(4) => A1_n_101,
      A(3) => A1_n_102,
      A(2) => A1_n_103,
      A(1) => A1_n_104,
      A(0) => A1_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_temp1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => B(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_temp1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_temp1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_temp1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \A1_i_2__1_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^fsm_onehot_state_reg[3]_0\(1),
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_temp1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_y_temp1_OVERFLOW_UNCONNECTED,
      P(47 downto 41) => NLW_y_temp1_P_UNCONNECTED(47 downto 41),
      P(40) => y_temp1_n_65,
      P(39) => y_temp1_n_66,
      P(38) => y_temp1_n_67,
      P(37) => y_temp1_n_68,
      P(36) => y_temp1_n_69,
      P(35) => y_temp1_n_70,
      P(34) => y_temp1_n_71,
      P(33) => y_temp1_n_72,
      P(32) => y_temp1_n_73,
      P(31) => y_temp1_n_74,
      P(30) => y_temp1_n_75,
      P(29) => y_temp1_n_76,
      P(28) => y_temp1_n_77,
      P(27) => y_temp1_n_78,
      P(26) => y_temp1_n_79,
      P(25) => y_temp1_n_80,
      P(24) => y_temp1_n_81,
      P(23) => y_temp1_n_82,
      P(22) => y_temp1_n_83,
      P(21) => y_temp1_n_84,
      P(20) => y_temp1_n_85,
      P(19) => y_temp1_n_86,
      P(18) => y_temp1_n_87,
      P(17) => y_temp1_n_88,
      P(16) => y_temp1_n_89,
      P(15) => y_temp1_n_90,
      P(14) => y_temp1_n_91,
      P(13) => y_temp1_n_92,
      P(12) => y_temp1_n_93,
      P(11) => y_temp1_n_94,
      P(10) => y_temp1_n_95,
      P(9) => y_temp1_n_96,
      P(8) => y_temp1_n_97,
      P(7) => y_temp1_n_98,
      P(6) => y_temp1_n_99,
      P(5) => y_temp1_n_100,
      P(4) => y_temp1_n_101,
      P(3) => y_temp1_n_102,
      P(2) => y_temp1_n_103,
      P(1) => y_temp1_n_104,
      P(0) => y_temp1_n_105,
      PATTERNBDETECT => NLW_y_temp1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_temp1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_temp1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => y_temp1_0,
      UNDERFLOW => NLW_y_temp1_UNDERFLOW_UNCONNECTED
    );
y_temp_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23) => y_temp1_n_65,
      A(22) => y_temp1_n_66,
      A(21) => y_temp1_n_67,
      A(20) => y_temp1_n_68,
      A(19) => y_temp1_n_69,
      A(18) => y_temp1_n_70,
      A(17) => y_temp1_n_71,
      A(16) => y_temp1_n_72,
      A(15) => y_temp1_n_73,
      A(14) => y_temp1_n_74,
      A(13) => y_temp1_n_75,
      A(12) => y_temp1_n_76,
      A(11) => y_temp1_n_77,
      A(10) => y_temp1_n_78,
      A(9) => y_temp1_n_79,
      A(8) => y_temp1_n_80,
      A(7) => y_temp1_n_81,
      A(6) => y_temp1_n_82,
      A(5) => y_temp1_n_83,
      A(4) => y_temp1_n_84,
      A(3) => y_temp1_n_85,
      A(2) => y_temp1_n_86,
      A(1) => y_temp1_n_87,
      A(0) => y_temp1_n_88,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_temp_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => B(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_temp_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_temp_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_temp_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \A1_i_2__1_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^fsm_onehot_state_reg[3]_0\(2),
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_temp_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_y_temp_reg_OVERFLOW_UNCONNECTED,
      P(47) => y_temp_reg_n_58,
      P(46) => y_temp_reg_n_59,
      P(45) => y_temp_reg_n_60,
      P(44) => y_temp_reg_n_61,
      P(43) => y_temp_reg_n_62,
      P(42) => y_temp_reg_n_63,
      P(41) => y_temp_reg_n_64,
      P(40) => y_temp_reg_n_65,
      P(39) => y_temp_reg_n_66,
      P(38) => y_temp_reg_n_67,
      P(37) => y_temp_reg_n_68,
      P(36) => y_temp_reg_n_69,
      P(35) => y_temp_reg_n_70,
      P(34) => y_temp_reg_n_71,
      P(33) => y_temp_reg_n_72,
      P(32) => y_temp_reg_n_73,
      P(31) => y_temp_reg_n_74,
      P(30) => y_temp_reg_n_75,
      P(29) => y_temp_reg_n_76,
      P(28) => y_temp_reg_n_77,
      P(27) => y_temp_reg_n_78,
      P(26) => y_temp_reg_n_79,
      P(25) => y_temp_reg_n_80,
      P(24) => y_temp_reg_n_81,
      P(23) => y_temp_reg_n_82,
      P(22) => y_temp_reg_n_83,
      P(21) => y_temp_reg_n_84,
      P(20) => y_temp_reg_n_85,
      P(19) => y_temp_reg_n_86,
      P(18) => y_temp_reg_n_87,
      P(17) => y_temp_reg_n_88,
      P(16) => y_temp_reg_n_89,
      P(15) => y_temp_reg_n_90,
      P(14) => y_temp_reg_n_91,
      P(13) => y_temp_reg_n_92,
      P(12) => y_temp_reg_n_93,
      P(11) => y_temp_reg_n_94,
      P(10) => y_temp_reg_n_95,
      P(9) => y_temp_reg_n_96,
      P(8) => y_temp_reg_n_97,
      P(7) => y_temp_reg_n_98,
      P(6) => y_temp_reg_n_99,
      P(5) => y_temp_reg_n_100,
      P(4 downto 0) => \y_temp_reg__0\(21 downto 17),
      PATTERNBDETECT => NLW_y_temp_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_temp_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => y_temp0_n_106,
      PCIN(46) => y_temp0_n_107,
      PCIN(45) => y_temp0_n_108,
      PCIN(44) => y_temp0_n_109,
      PCIN(43) => y_temp0_n_110,
      PCIN(42) => y_temp0_n_111,
      PCIN(41) => y_temp0_n_112,
      PCIN(40) => y_temp0_n_113,
      PCIN(39) => y_temp0_n_114,
      PCIN(38) => y_temp0_n_115,
      PCIN(37) => y_temp0_n_116,
      PCIN(36) => y_temp0_n_117,
      PCIN(35) => y_temp0_n_118,
      PCIN(34) => y_temp0_n_119,
      PCIN(33) => y_temp0_n_120,
      PCIN(32) => y_temp0_n_121,
      PCIN(31) => y_temp0_n_122,
      PCIN(30) => y_temp0_n_123,
      PCIN(29) => y_temp0_n_124,
      PCIN(28) => y_temp0_n_125,
      PCIN(27) => y_temp0_n_126,
      PCIN(26) => y_temp0_n_127,
      PCIN(25) => y_temp0_n_128,
      PCIN(24) => y_temp0_n_129,
      PCIN(23) => y_temp0_n_130,
      PCIN(22) => y_temp0_n_131,
      PCIN(21) => y_temp0_n_132,
      PCIN(20) => y_temp0_n_133,
      PCIN(19) => y_temp0_n_134,
      PCIN(18) => y_temp0_n_135,
      PCIN(17) => y_temp0_n_136,
      PCIN(16) => y_temp0_n_137,
      PCIN(15) => y_temp0_n_138,
      PCIN(14) => y_temp0_n_139,
      PCIN(13) => y_temp0_n_140,
      PCIN(12) => y_temp0_n_141,
      PCIN(11) => y_temp0_n_142,
      PCIN(10) => y_temp0_n_143,
      PCIN(9) => y_temp0_n_144,
      PCIN(8) => y_temp0_n_145,
      PCIN(7) => y_temp0_n_146,
      PCIN(6) => y_temp0_n_147,
      PCIN(5) => y_temp0_n_148,
      PCIN(4) => y_temp0_n_149,
      PCIN(3) => y_temp0_n_150,
      PCIN(2) => y_temp0_n_151,
      PCIN(1) => y_temp0_n_152,
      PCIN(0) => y_temp0_n_153,
      PCOUT(47 downto 0) => NLW_y_temp_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => y_temp1_0,
      UNDERFLOW => NLW_y_temp_reg_UNDERFLOW_UNCONNECTED
    );
\y_temp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^fsm_onehot_state_reg[3]_0\(2),
      D => y_temp0_n_95,
      Q => \y_temp_reg__0\(10),
      R => y_temp1_0
    );
\y_temp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^fsm_onehot_state_reg[3]_0\(2),
      D => y_temp0_n_94,
      Q => \y_temp_reg__0\(11),
      R => y_temp1_0
    );
\y_temp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^fsm_onehot_state_reg[3]_0\(2),
      D => y_temp0_n_93,
      Q => \y_temp_reg__0\(12),
      R => y_temp1_0
    );
\y_temp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^fsm_onehot_state_reg[3]_0\(2),
      D => y_temp0_n_92,
      Q => \y_temp_reg__0\(13),
      R => y_temp1_0
    );
\y_temp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^fsm_onehot_state_reg[3]_0\(2),
      D => y_temp0_n_91,
      Q => \y_temp_reg__0\(14),
      R => y_temp1_0
    );
\y_temp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^fsm_onehot_state_reg[3]_0\(2),
      D => y_temp0_n_90,
      Q => \y_temp_reg__0\(15),
      R => y_temp1_0
    );
\y_temp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^fsm_onehot_state_reg[3]_0\(2),
      D => y_temp0_n_89,
      Q => \y_temp_reg__0\(16),
      R => y_temp1_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix is
  port (
    \data_in_singleToFix_reg[24]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[20]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[22]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[16]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[18]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_3\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]_3\ : out STD_LOGIC;
    \data_in_singleToFix_reg[27]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_4\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[10]\ : out STD_LOGIC;
    fixed_point_value5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__2_i_25_0\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_in_singleToFix_reg[24]_5\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[21]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[19]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_6\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]_3\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_7\ : out STD_LOGIC;
    \data_in_singleToFix_reg[20]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_8\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_9\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_10\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_11\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]_4\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_12\ : out STD_LOGIC;
    \data_in_singleToFix_reg[21]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[7]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[9]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_13\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_14\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_15\ : out STD_LOGIC;
    \data_in_singleToFix_reg[20]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[15]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[11]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_16\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_17\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_18\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_19\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_20\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_21\ : out STD_LOGIC;
    \data_in_singleToFix_reg[8]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[6]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_22\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]_4\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]_1\ : out STD_LOGIC;
    \i__carry__2_i_49_0\ : out STD_LOGIC;
    \i__carry__2_i_50_0\ : out STD_LOGIC;
    \i__carry__2_i_33\ : out STD_LOGIC;
    \i__carry__2_i_48\ : out STD_LOGIC;
    \i__carry__2_i_48_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \A1_i_25__0_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \A1_i_24__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \fixed_point_value0_inferred__1/i__carry_0\ : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A1_0 : in STD_LOGIC;
    A1_1 : in STD_LOGIC;
    A1_2 : in STD_LOGIC;
    A1_3 : in STD_LOGIC;
    A1_4 : in STD_LOGIC;
    A1_5 : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__3_0\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__4_0\ : in STD_LOGIC;
    \A1_i_27__0\ : in STD_LOGIC;
    \i__carry__2_i_12__0_0\ : in STD_LOGIC;
    \A1_i_64__0\ : in STD_LOGIC;
    \i__carry__6_i_2__0\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry_1\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__3_1\ : in STD_LOGIC;
    \i__carry__2_i_10__0_0\ : in STD_LOGIC;
    \A1_i_53__0\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__4_1\ : in STD_LOGIC;
    \A1_i_53__0_0\ : in STD_LOGIC;
    \i__carry__2_i_14__0_0\ : in STD_LOGIC;
    \A1_i_68__0\ : in STD_LOGIC;
    \A1_i_67__0\ : in STD_LOGIC;
    \A1_i_67__0_0\ : in STD_LOGIC;
    \A1_i_65__0\ : in STD_LOGIC;
    \A1_i_55__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \fixed_point_value0_inferred__1/i__carry__5_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix is
  signal \A1_i_24__0_n_0\ : STD_LOGIC;
  signal \A1_i_25__0_n_0\ : STD_LOGIC;
  signal \A1_i_26__0_n_0\ : STD_LOGIC;
  signal \A1_i_28__0_n_0\ : STD_LOGIC;
  signal \A1_i_29__0_n_0\ : STD_LOGIC;
  signal \A1_i_30__0_n_0\ : STD_LOGIC;
  signal \A1_i_31__0_n_0\ : STD_LOGIC;
  signal \A1_i_32__0_n_0\ : STD_LOGIC;
  signal A1_i_33_n_0 : STD_LOGIC;
  signal \A1_i_34__0_n_0\ : STD_LOGIC;
  signal A1_i_35_n_0 : STD_LOGIC;
  signal \A1_i_36__0_n_0\ : STD_LOGIC;
  signal \A1_i_37__0_n_0\ : STD_LOGIC;
  signal \A1_i_38__0_n_0\ : STD_LOGIC;
  signal A1_i_39_n_0 : STD_LOGIC;
  signal \A1_i_40__0_n_0\ : STD_LOGIC;
  signal \A1_i_41__0_n_0\ : STD_LOGIC;
  signal \A1_i_42__0_n_0\ : STD_LOGIC;
  signal A1_i_43_n_0 : STD_LOGIC;
  signal \A1_i_49__0_n_0\ : STD_LOGIC;
  signal \A1_i_50__0_n_0\ : STD_LOGIC;
  signal \A1_i_51__0_n_0\ : STD_LOGIC;
  signal \A1_i_52__0_n_0\ : STD_LOGIC;
  signal \A1_i_56__0_n_0\ : STD_LOGIC;
  signal \A1_i_74__0_n_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[10]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[11]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[15]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[16]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[18]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[19]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[20]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[20]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[20]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[21]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[21]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[22]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]_3\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]_4\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_10\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_11\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_12\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_13\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_14\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_15\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_16\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_17\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_18\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_19\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_20\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_21\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_22\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_3\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_4\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_5\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_6\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_7\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_8\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_9\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[26]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[26]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[26]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[27]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]_3\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]_4\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[6]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[7]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[8]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[9]\ : STD_LOGIC;
  signal fixed_point_value : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal fixed_point_value00_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \fixed_point_value0_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__6_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__6_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^fixed_point_value5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_13__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_14__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_15__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_16__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_17__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_18__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_19__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_20_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_13__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_14__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_15__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_16__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_17__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_18__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_19__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_20__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_21__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_22__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_11__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_12__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_13__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_14__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_15__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_17__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_18__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_19__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_20__0_n_0\ : STD_LOGIC;
  signal \^i__carry__2_i_25_0\ : STD_LOGIC;
  signal \i__carry__2_i_26_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_27_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_28_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_29_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_30_n_0\ : STD_LOGIC;
  signal \^i__carry__2_i_33\ : STD_LOGIC;
  signal \^i__carry__2_i_48\ : STD_LOGIC;
  signal \^i__carry__2_i_48_0\ : STD_LOGIC;
  signal \^i__carry__2_i_49_0\ : STD_LOGIC;
  signal \^i__carry__2_i_50_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__0_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_7__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_7__0_n_3\ : STD_LOGIC;
  signal \i__carry__3_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_16__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_18__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_20__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_27__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_29_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_30_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_21__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_25__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_26__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_33__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_17__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_18__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_20__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_21__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_22__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_25__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_27__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_28__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_29__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_30__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_31__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_32__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_35__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_36__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_37_n_0\ : STD_LOGIC;
  signal \i__carry_i_38__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_39__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_40__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_41__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_42__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_44__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_45__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_46__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_47_n_0\ : STD_LOGIC;
  signal \i__carry_i_48__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_49__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_50__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_51__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_52__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__1_n_0\ : STD_LOGIC;
  signal \NLW_fixed_point_value0_inferred__1/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fixed_point_value0_inferred__1/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i__carry__0_i_15__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i__carry__0_i_19__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i__carry__0_i_21\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i__carry__1_i_13__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i__carry__1_i_20__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i__carry__2_i_11__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i__carry__2_i_13__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i__carry__2_i_16__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i__carry__2_i_28\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i__carry__2_i_30\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i__carry__2_i_31\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i__carry__3_i_5__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i__carry__4_i_11__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i__carry__4_i_13__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i__carry__4_i_15__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i__carry__4_i_16__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \i__carry__4_i_18__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i__carry__4_i_19__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i__carry__4_i_21__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i__carry__4_i_23__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \i__carry__4_i_29\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i__carry__4_i_30\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i__carry__4_i_6__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i__carry__5_i_10__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i__carry__5_i_18__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i__carry__5_i_21__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i__carry__5_i_23__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i__carry__5_i_24__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \i__carry__5_i_25__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i__carry__5_i_29__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \i__carry__5_i_32__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i__carry__5_i_34\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i__carry__6_i_12__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i__carry_i_13\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i__carry_i_19__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i__carry_i_25__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i__carry_i_26__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i__carry_i_27__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \i__carry_i_28__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i__carry_i_30__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i__carry_i_31__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \i__carry_i_37\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i__carry_i_38__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i__carry_i_40__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i__carry_i_43__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i__carry_i_48__0\ : label is "soft_lutpair17";
begin
  \data_in_singleToFix_reg[10]\ <= \^data_in_singletofix_reg[10]\;
  \data_in_singleToFix_reg[11]\ <= \^data_in_singletofix_reg[11]\;
  \data_in_singleToFix_reg[15]\ <= \^data_in_singletofix_reg[15]\;
  \data_in_singleToFix_reg[16]\ <= \^data_in_singletofix_reg[16]\;
  \data_in_singleToFix_reg[18]\ <= \^data_in_singletofix_reg[18]\;
  \data_in_singleToFix_reg[19]\ <= \^data_in_singletofix_reg[19]\;
  \data_in_singleToFix_reg[20]\ <= \^data_in_singletofix_reg[20]\;
  \data_in_singleToFix_reg[20]_0\ <= \^data_in_singletofix_reg[20]_0\;
  \data_in_singleToFix_reg[20]_1\ <= \^data_in_singletofix_reg[20]_1\;
  \data_in_singleToFix_reg[21]\ <= \^data_in_singletofix_reg[21]\;
  \data_in_singleToFix_reg[21]_0\ <= \^data_in_singletofix_reg[21]_0\;
  \data_in_singleToFix_reg[22]\ <= \^data_in_singletofix_reg[22]\;
  \data_in_singleToFix_reg[23]\ <= \^data_in_singletofix_reg[23]\;
  \data_in_singleToFix_reg[23]_0\ <= \^data_in_singletofix_reg[23]_0\;
  \data_in_singleToFix_reg[23]_1\ <= \^data_in_singletofix_reg[23]_1\;
  \data_in_singleToFix_reg[23]_2\ <= \^data_in_singletofix_reg[23]_2\;
  \data_in_singleToFix_reg[23]_3\ <= \^data_in_singletofix_reg[23]_3\;
  \data_in_singleToFix_reg[23]_4\ <= \^data_in_singletofix_reg[23]_4\;
  \data_in_singleToFix_reg[24]\ <= \^data_in_singletofix_reg[24]\;
  \data_in_singleToFix_reg[24]_0\ <= \^data_in_singletofix_reg[24]_0\;
  \data_in_singleToFix_reg[24]_1\ <= \^data_in_singletofix_reg[24]_1\;
  \data_in_singleToFix_reg[24]_10\ <= \^data_in_singletofix_reg[24]_10\;
  \data_in_singleToFix_reg[24]_11\ <= \^data_in_singletofix_reg[24]_11\;
  \data_in_singleToFix_reg[24]_12\ <= \^data_in_singletofix_reg[24]_12\;
  \data_in_singleToFix_reg[24]_13\ <= \^data_in_singletofix_reg[24]_13\;
  \data_in_singleToFix_reg[24]_14\ <= \^data_in_singletofix_reg[24]_14\;
  \data_in_singleToFix_reg[24]_15\ <= \^data_in_singletofix_reg[24]_15\;
  \data_in_singleToFix_reg[24]_16\ <= \^data_in_singletofix_reg[24]_16\;
  \data_in_singleToFix_reg[24]_17\ <= \^data_in_singletofix_reg[24]_17\;
  \data_in_singleToFix_reg[24]_18\ <= \^data_in_singletofix_reg[24]_18\;
  \data_in_singleToFix_reg[24]_19\ <= \^data_in_singletofix_reg[24]_19\;
  \data_in_singleToFix_reg[24]_2\ <= \^data_in_singletofix_reg[24]_2\;
  \data_in_singleToFix_reg[24]_20\ <= \^data_in_singletofix_reg[24]_20\;
  \data_in_singleToFix_reg[24]_21\ <= \^data_in_singletofix_reg[24]_21\;
  \data_in_singleToFix_reg[24]_22\ <= \^data_in_singletofix_reg[24]_22\;
  \data_in_singleToFix_reg[24]_3\ <= \^data_in_singletofix_reg[24]_3\;
  \data_in_singleToFix_reg[24]_4\ <= \^data_in_singletofix_reg[24]_4\;
  \data_in_singleToFix_reg[24]_5\ <= \^data_in_singletofix_reg[24]_5\;
  \data_in_singleToFix_reg[24]_6\ <= \^data_in_singletofix_reg[24]_6\;
  \data_in_singleToFix_reg[24]_7\ <= \^data_in_singletofix_reg[24]_7\;
  \data_in_singleToFix_reg[24]_8\ <= \^data_in_singletofix_reg[24]_8\;
  \data_in_singleToFix_reg[24]_9\ <= \^data_in_singletofix_reg[24]_9\;
  \data_in_singleToFix_reg[26]\ <= \^data_in_singletofix_reg[26]\;
  \data_in_singleToFix_reg[26]_0\ <= \^data_in_singletofix_reg[26]_0\;
  \data_in_singleToFix_reg[26]_1\ <= \^data_in_singletofix_reg[26]_1\;
  \data_in_singleToFix_reg[27]\ <= \^data_in_singletofix_reg[27]\;
  \data_in_singleToFix_reg[29]\ <= \^data_in_singletofix_reg[29]\;
  \data_in_singleToFix_reg[29]_0\ <= \^data_in_singletofix_reg[29]_0\;
  \data_in_singleToFix_reg[29]_1\ <= \^data_in_singletofix_reg[29]_1\;
  \data_in_singleToFix_reg[29]_2\ <= \^data_in_singletofix_reg[29]_2\;
  \data_in_singleToFix_reg[29]_3\ <= \^data_in_singletofix_reg[29]_3\;
  \data_in_singleToFix_reg[29]_4\ <= \^data_in_singletofix_reg[29]_4\;
  \data_in_singleToFix_reg[6]\ <= \^data_in_singletofix_reg[6]\;
  \data_in_singleToFix_reg[7]\ <= \^data_in_singletofix_reg[7]\;
  \data_in_singleToFix_reg[8]\ <= \^data_in_singletofix_reg[8]\;
  \data_in_singleToFix_reg[9]\ <= \^data_in_singletofix_reg[9]\;
  fixed_point_value5(3 downto 0) <= \^fixed_point_value5\(3 downto 0);
  \i__carry__2_i_25_0\ <= \^i__carry__2_i_25_0\;
  \i__carry__2_i_33\ <= \^i__carry__2_i_33\;
  \i__carry__2_i_48\ <= \^i__carry__2_i_48\;
  \i__carry__2_i_48_0\ <= \^i__carry__2_i_48_0\;
  \i__carry__2_i_49_0\ <= \^i__carry__2_i_49_0\;
  \i__carry__2_i_50_0\ <= \^i__carry__2_i_50_0\;
\A1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_36__0_n_0\,
      O => B(8)
    );
\A1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_37__0_n_0\,
      O => B(7)
    );
\A1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_38__0_n_0\,
      O => B(6)
    );
\A1_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => A1_i_39_n_0,
      O => B(5)
    );
\A1_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_40__0_n_0\,
      O => B(4)
    );
\A1_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_41__0_n_0\,
      O => B(3)
    );
\A1_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_42__0_n_0\,
      O => B(2)
    );
\A1_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => A1_i_43_n_0,
      O => B(1)
    );
\A1_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => A1_2,
      O => B(0)
    );
\A1_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFFFAFAFECC"
    )
        port map (
      I0 => fixed_point_value00_in(30),
      I1 => \A1_i_25__0_0\(5),
      I2 => fixed_point_value00_in(29),
      I3 => A1_1,
      I4 => A1_0,
      I5 => \A1_i_25__0_0\(4),
      O => \A1_i_24__0_n_0\
    );
\A1_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8FFF888"
    )
        port map (
      I0 => \A1_i_49__0_n_0\,
      I1 => \^data_in_singletofix_reg[29]_3\,
      I2 => fixed_point_value00_in(16),
      I3 => A1_0,
      I4 => \i__carry__2_i_5__0_n_0\,
      I5 => \A1_i_50__0_n_0\,
      O => \A1_i_25__0_n_0\
    );
\A1_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \A1_i_51__0_n_0\,
      I1 => \A1_i_52__0_n_0\,
      O => \A1_i_26__0_n_0\
    );
\A1_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04008C880400"
    )
        port map (
      I0 => A1_1,
      I1 => \^data_in_singletofix_reg[29]_3\,
      I2 => A1_4,
      I3 => A1_5,
      I4 => \A1_i_56__0_n_0\,
      I5 => A1_0,
      O => \A1_i_28__0_n_0\
    );
\A1_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__2_i_10__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__2_i_11__0_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(15),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \A1_i_29__0_n_0\
    );
\A1_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__2_i_12__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__2_i_13__0_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(14),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \A1_i_30__0_n_0\
    );
\A1_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22EF2FEE22EE22"
    )
        port map (
      I0 => \i__carry__2_i_14__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__2_i_15__0_n_0\,
      I3 => fixed_point_value00_in(13),
      I4 => A1_1,
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \A1_i_31__0_n_0\
    );
\A1_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22EF2FEE22EE22"
    )
        port map (
      I0 => \i__carry__1_i_5__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__1_i_6__0_n_0\,
      I3 => fixed_point_value00_in(12),
      I4 => A1_1,
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \A1_i_32__0_n_0\
    );
A1_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__1_i_7__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__1_i_8__1_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(11),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => A1_i_33_n_0
    );
\A1_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__1_i_9__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__1_i_10__1_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(10),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \A1_i_34__0_n_0\
    );
A1_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__1_i_11__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__1_i_12__1_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(9),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => A1_i_35_n_0
    );
\A1_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF22EF2FEE22EE22"
    )
        port map (
      I0 => \i__carry__0_i_5__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__0_i_6__0_n_0\,
      I3 => fixed_point_value00_in(8),
      I4 => A1_1,
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \A1_i_36__0_n_0\
    );
\A1_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__0_i_7__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__0_i_8__0_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(7),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \A1_i_37__0_n_0\
    );
\A1_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__0_i_9__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__0_i_10__0_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(6),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \A1_i_38__0_n_0\
    );
A1_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__0_i_11__1_n_0\,
      I1 => A1_0,
      I2 => \i__carry__0_i_12__0_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(5),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => A1_i_39_n_0
    );
\A1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_29__0_n_0\,
      O => B(15)
    );
\A1_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry_i_11__1_n_0\,
      I1 => A1_0,
      I2 => \i__carry_i_12__0_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(4),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \A1_i_40__0_n_0\
    );
\A1_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry_i_13_n_0\,
      I1 => A1_0,
      I2 => \i__carry_i_14__0_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(3),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \A1_i_41__0_n_0\
    );
\A1_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE22FEF2FE22EE22"
    )
        port map (
      I0 => A1_3,
      I1 => A1_0,
      I2 => \^data_in_singletofix_reg[29]_3\,
      I3 => fixed_point_value00_in(2),
      I4 => A1_1,
      I5 => \i__carry_i_15__1_n_0\,
      O => \A1_i_42__0_n_0\
    );
A1_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry_i_18__1_n_0\,
      I1 => A1_0,
      I2 => \i__carry_i_17__0_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(1),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => A1_i_43_n_0
    );
\A1_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => fixed_point_value00_in(16),
      I1 => A1_1,
      I2 => \i__carry__2_i_6__0_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \fixed_point_value0_inferred__1/i__carry__3_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => \A1_i_49__0_n_0\
    );
\A1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_30__0_n_0\,
      O => B(14)
    );
\A1_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE22"
    )
        port map (
      I0 => \A1_i_25__0_0\(6),
      I1 => A1_0,
      I2 => A1_1,
      I3 => fixed_point_value00_in(31),
      O => \A1_i_50__0_n_0\
    );
\A1_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFFFAFAFECC"
    )
        port map (
      I0 => fixed_point_value00_in(28),
      I1 => \A1_i_25__0_0\(3),
      I2 => fixed_point_value00_in(27),
      I3 => A1_1,
      I4 => A1_0,
      I5 => \A1_i_25__0_0\(2),
      O => \A1_i_51__0_n_0\
    );
\A1_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFFFAFAFECC"
    )
        port map (
      I0 => fixed_point_value00_in(26),
      I1 => \A1_i_25__0_0\(1),
      I2 => fixed_point_value00_in(25),
      I3 => A1_1,
      I4 => A1_0,
      I5 => \A1_i_25__0_0\(0),
      O => \A1_i_52__0_n_0\
    );
\A1_i_56__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fixed_point_value00_in(17),
      I1 => fixed_point_value00_in(23),
      I2 => fixed_point_value00_in(24),
      I3 => fixed_point_value00_in(18),
      I4 => \A1_i_74__0_n_0\,
      O => \A1_i_56__0_n_0\
    );
\A1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_31__0_n_0\,
      O => B(13)
    );
\A1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_32__0_n_0\,
      O => B(12)
    );
\A1_i_74__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fixed_point_value00_in(21),
      I1 => fixed_point_value00_in(20),
      I2 => fixed_point_value00_in(22),
      I3 => fixed_point_value00_in(19),
      O => \A1_i_74__0_n_0\
    );
\A1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => A1_i_33_n_0,
      O => B(11)
    );
\A1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => \A1_i_34__0_n_0\,
      O => B(10)
    );
\A1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \A1_i_24__0_n_0\,
      I1 => \A1_i_25__0_n_0\,
      I2 => \A1_i_26__0_n_0\,
      I3 => A1,
      I4 => \A1_i_28__0_n_0\,
      I5 => A1_i_35_n_0,
      O => B(9)
    );
\fixed_point_value0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fixed_point_value0_inferred__1/i__carry_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry_n_3\,
      CYINIT => fixed_point_value(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(4 downto 1),
      S(3 downto 0) => fixed_point_value(4 downto 1)
    );
\fixed_point_value0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__0_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__0_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__0_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(8 downto 5),
      S(3 downto 0) => fixed_point_value(8 downto 5)
    );
\fixed_point_value0_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__0_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__1_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__1_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__1_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(12 downto 9),
      S(3 downto 0) => fixed_point_value(12 downto 9)
    );
\fixed_point_value0_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__1_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__2_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__2_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__2_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(16 downto 13),
      S(3 downto 0) => fixed_point_value(16 downto 13)
    );
\fixed_point_value0_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__2_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__3_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__3_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__3_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(20 downto 17),
      S(3 downto 0) => fixed_point_value(20 downto 17)
    );
\fixed_point_value0_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__3_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__4_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__4_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__4_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(24 downto 21),
      S(3) => \i__carry__4_i_1__0_n_0\,
      S(2 downto 0) => fixed_point_value(23 downto 21)
    );
\fixed_point_value0_inferred__1/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__4_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__5_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__5_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__5_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(28 downto 25),
      S(3) => \i__carry__5_i_1__0_n_0\,
      S(2) => \i__carry__5_i_2__0_n_0\,
      S(1) => \i__carry__5_i_3__0_n_0\,
      S(0) => \i__carry__5_i_4__0_n_0\
    );
\fixed_point_value0_inferred__1/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_fixed_point_value0_inferred__1/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \fixed_point_value0_inferred__1/i__carry__6_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_fixed_point_value0_inferred__1/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => fixed_point_value00_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \A1_i_24__0_0\(2 downto 0)
    );
\i__carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF474700FF"
    )
        port map (
      I0 => \i__carry__0_i_15__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_27__0_n_0\,
      I3 => \i__carry__0_i_17__0_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry__0_i_10__0_n_0\
    );
\i__carry__0_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000200000000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_3\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]\,
      O => \i__carry__0_i_11__1_n_0\
    );
\i__carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => \i__carry_i_27__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_28__0_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry__0_i_17__0_n_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry__0_i_12__0_n_0\
    );
\i__carry__0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_10\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \i__carry_i_9__1_n_0\,
      I3 => Q(25),
      O => \i__carry__0_i_13__0_n_0\
    );
\i__carry__0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110FFFF11100000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[23]\,
      I1 => \A1_i_55__0\(0),
      I2 => \^fixed_point_value5\(3),
      I3 => Q(15),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry_i_44__0_n_0\,
      O => \i__carry__0_i_14__0_n_0\
    );
\i__carry__0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_18__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_46__0_n_0\,
      O => \i__carry__0_i_15__0_n_0\
    );
\i__carry__0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008B8B"
    )
        port map (
      I0 => \i__carry__0_i_19__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_47_n_0\,
      I3 => \i__carry__0_i_20_n_0\,
      I4 => \^fixed_point_value5\(1),
      O => \i__carry__0_i_16__0_n_0\
    );
\i__carry__0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74747474FF33CC00"
    )
        port map (
      I0 => \i__carry__0_i_19__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_47_n_0\,
      I3 => \i__carry_i_48__0_n_0\,
      I4 => \i__carry_i_36__0_n_0\,
      I5 => \^fixed_point_value5\(1),
      O => \i__carry__0_i_17__0_n_0\
    );
\i__carry__0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => Q(21),
      I1 => \^fixed_point_value5\(3),
      I2 => Q(13),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => \A1_i_55__0\(0),
      O => \i__carry__0_i_18__0_n_0\
    );
\i__carry__0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => Q(20),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => \A1_i_55__0\(0),
      I4 => Q(12),
      O => \i__carry__0_i_19__0_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__0_i_5__0_n_0\,
      I1 => \i__carry__0_i_6__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(8)
    );
\i__carry__0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE0000E0EEFFFF"
    )
        port map (
      I0 => \i__carry__0_i_21_n_0\,
      I1 => \i__carry__5_i_21__1_n_0\,
      I2 => \^data_in_singletofix_reg[24]_22\,
      I3 => Q(14),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry_i_48__0_n_0\,
      O => \i__carry__0_i_20_n_0\
    );
\i__carry__0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \A1_i_55__0\(0),
      I1 => \^fixed_point_value5\(3),
      O => \i__carry__0_i_21_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__0_i_7__0_n_0\,
      I1 => \i__carry__0_i_8__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(7)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__0_i_9__0_n_0\,
      I1 => \i__carry__0_i_10__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(6)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__0_i_11__1_n_0\,
      I1 => \i__carry__0_i_12__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(5)
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80002"
    )
        port map (
      I0 => \i__carry__0_i_13__0_n_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4747FF00"
    )
        port map (
      I0 => \i__carry__0_i_14__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_15__0_n_0\,
      I3 => \i__carry__0_i_16__0_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000200000000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_1\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]\,
      O => \i__carry__0_i_7__0_n_0\
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF004747"
    )
        port map (
      I0 => \i__carry__0_i_15__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_27__0_n_0\,
      I3 => \i__carry__0_i_16__0_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry__0_i_8__0_n_0\
    );
\i__carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000200000000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]\,
      O => \i__carry__0_i_9__0_n_0\
    );
\i__carry__1_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF474700FF"
    )
        port map (
      I0 => \i__carry__1_i_15__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_14__0_n_0\,
      I3 => \i__carry__1_i_19__0_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry__1_i_10__1_n_0\
    );
\i__carry__1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80002"
    )
        port map (
      I0 => \i__carry__1_i_20__0_n_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \i__carry__1_i_11__0_n_0\
    );
\i__carry__1_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => \i__carry__0_i_14__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_15__0_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry__1_i_19__0_n_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry__1_i_12__1_n_0\
    );
\i__carry__1_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_9\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^data_in_singletofix_reg[24]\,
      O => \i__carry__1_i_13__0_n_0\
    );
\i__carry__1_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000B00030008"
    )
        port map (
      I0 => Q(19),
      I1 => \^fixed_point_value5\(2),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => \A1_i_55__0\(0),
      I4 => \^fixed_point_value5\(3),
      I5 => Q(15),
      O => \i__carry__1_i_14__0_n_0\
    );
\i__carry__1_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \A1_i_55__0\(0),
      I1 => Q(17),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => \^fixed_point_value5\(3),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry__0_i_18__0_n_0\,
      O => \i__carry__1_i_15__0_n_0\
    );
\i__carry__1_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8B888B888B"
    )
        port map (
      I0 => \i__carry__1_i_21__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_19__0_n_0\,
      I3 => \^fixed_point_value5\(2),
      I4 => \^data_in_singletofix_reg[24]_22\,
      I5 => Q(16),
      O => \i__carry__1_i_16__0_n_0\
    );
\i__carry__1_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBAAAA8888AAAA8"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_17\,
      I1 => \^data_in_singletofix_reg[23]\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      I5 => \i__carry_i_49__0_n_0\,
      O => \i__carry__1_i_17__0_n_0\
    );
\i__carry__1_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBAAAA8888AAAA8"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_12\,
      I1 => \^data_in_singletofix_reg[23]\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      I5 => \i__carry__1_i_22__0_n_0\,
      O => \i__carry__1_i_18__0_n_0\
    );
\i__carry__1_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D111D110000FFFF"
    )
        port map (
      I0 => \i__carry__0_i_19__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \^data_in_singletofix_reg[24]_22\,
      I3 => Q(16),
      I4 => \i__carry__0_i_20_n_0\,
      I5 => \^fixed_point_value5\(1),
      O => \i__carry__1_i_19__0_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__1_i_5__0_n_0\,
      I1 => \i__carry__1_i_6__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(12)
    );
\i__carry__1_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_21\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => Q(24),
      I3 => \i__carry_i_35__0_n_0\,
      I4 => Q(25),
      O => \i__carry__1_i_20__0_n_0\
    );
\i__carry__1_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011FFF1001100F1"
    )
        port map (
      I0 => \i__carry__0_i_21_n_0\,
      I1 => \i__carry__5_i_21__1_n_0\,
      I2 => Q(14),
      I3 => \^fixed_point_value5\(2),
      I4 => \^data_in_singletofix_reg[24]_22\,
      I5 => Q(18),
      O => \i__carry__1_i_21__0_n_0\
    );
\i__carry__1_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888B"
    )
        port map (
      I0 => \^data_in_singletofix_reg[23]_1\,
      I1 => Q(24),
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => Q(23),
      I4 => \^data_in_singletofix_reg[20]\,
      O => \i__carry__1_i_22__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__1_i_7__0_n_0\,
      I1 => \i__carry__1_i_8__1_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(11)
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__1_i_9__0_n_0\,
      I1 => \i__carry__1_i_10__1_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(10)
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__1_i_11__0_n_0\,
      I1 => \i__carry__1_i_12__1_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(9)
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80002"
    )
        port map (
      I0 => \i__carry__1_i_13__0_n_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \i__carry__1_i_5__0_n_0\
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF474700FF"
    )
        port map (
      I0 => \i__carry__1_i_14__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__1_i_15__0_n_0\,
      I3 => \i__carry__1_i_16__0_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry__1_i_6__0_n_0\
    );
\i__carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80002"
    )
        port map (
      I0 => \i__carry__1_i_17__0_n_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \i__carry__1_i_7__0_n_0\
    );
\i__carry__1_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => \i__carry__1_i_15__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_14__0_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry__1_i_16__0_n_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry__1_i_8__1_n_0\
    );
\i__carry__1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80002"
    )
        port map (
      I0 => \i__carry__1_i_18__0_n_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \i__carry__1_i_9__0_n_0\
    );
\i__carry__2_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80002"
    )
        port map (
      I0 => \i__carry__2_i_26_n_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \i__carry__2_i_10__0_n_0\
    );
\i__carry__2_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \i__carry__2_i_27_n_0\,
      I1 => \^fixed_point_value5\(0),
      I2 => \i__carry__2_i_6__0_n_0\,
      I3 => \^i__carry__2_i_25_0\,
      O => \i__carry__2_i_11__0_n_0\
    );
\i__carry__2_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80002"
    )
        port map (
      I0 => \i__carry__2_i_28_n_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \i__carry__2_i_12__0_n_0\
    );
\i__carry__2_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \i__carry__2_i_29_n_0\,
      I1 => \^fixed_point_value5\(0),
      I2 => \i__carry__2_i_27_n_0\,
      I3 => \^i__carry__2_i_25_0\,
      O => \i__carry__2_i_13__0_n_0\
    );
\i__carry__2_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80002"
    )
        port map (
      I0 => \i__carry__2_i_30_n_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \i__carry__2_i_14__0_n_0\
    );
\i__carry__2_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => \i__carry__1_i_14__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__1_i_15__0_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry__2_i_29_n_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry__2_i_15__0_n_0\
    );
\i__carry__2_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^fixed_point_value5\(3),
      I1 => \^data_in_singletofix_reg[23]\,
      I2 => \A1_i_55__0\(0),
      O => \^data_in_singletofix_reg[24]_22\
    );
\i__carry__2_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => Q(16),
      I1 => \^fixed_point_value5\(2),
      I2 => Q(20),
      I3 => \A1_i_55__0\(0),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => \^fixed_point_value5\(3),
      O => \i__carry__2_i_17__0_n_0\
    );
\i__carry__2_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      I2 => Q(28),
      I3 => Q(23),
      I4 => \i__carry_i_25__0_n_0\,
      I5 => \^data_in_singletofix_reg[26]_1\,
      O => \i__carry__2_i_18__0_n_0\
    );
\i__carry__2_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      I2 => Q(28),
      I3 => Q(23),
      I4 => \i__carry_i_25__0_n_0\,
      I5 => \^data_in_singletofix_reg[24]_4\,
      O => \i__carry__2_i_19__1_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEAAAEA"
    )
        port map (
      I0 => \i__carry__2_i_5__0_n_0\,
      I1 => \^data_in_singletofix_reg[29]_3\,
      I2 => \i__carry__2_i_6__0_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \fixed_point_value0_inferred__1/i__carry__3_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => fixed_point_value(16)
    );
\i__carry__2_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \A1_i_55__0\(19),
      I1 => \A1_i_55__0\(23),
      I2 => \A1_i_55__0\(7),
      I3 => \A1_i_55__0\(26),
      I4 => \^i__carry__2_i_48_0\,
      O => \i__carry__2_i_20__0_n_0\
    );
\i__carry__2_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \A1_i_55__0\(14),
      I1 => \A1_i_55__0\(16),
      I2 => \A1_i_55__0\(10),
      I3 => \A1_i_55__0\(17),
      I4 => \^i__carry__2_i_33\,
      O => \^i__carry__2_i_49_0\
    );
\i__carry__2_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \A1_i_55__0\(1),
      I1 => \A1_i_55__0\(27),
      I2 => \A1_i_55__0\(2),
      I3 => \A1_i_55__0\(6),
      I4 => \^i__carry__2_i_48\,
      O => \^i__carry__2_i_50_0\
    );
\i__carry__2_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__2_i_10__0_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^data_in_singletofix_reg[24]_1\,
      O => \i__carry__2_i_26_n_0\
    );
\i__carry__2_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(17),
      I1 => \^fixed_point_value5\(2),
      I2 => Q(21),
      I3 => \^data_in_singletofix_reg[24]_22\,
      I4 => \^fixed_point_value5\(1),
      I5 => \i__carry__1_i_14__0_n_0\,
      O => \i__carry__2_i_27_n_0\
    );
\i__carry__2_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__2_i_12__0_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^data_in_singletofix_reg[24]_0\,
      O => \i__carry__2_i_28_n_0\
    );
\i__carry__2_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(16),
      I1 => \^fixed_point_value5\(2),
      I2 => Q(20),
      I3 => \^data_in_singletofix_reg[24]_22\,
      I4 => \^fixed_point_value5\(1),
      I5 => \i__carry__1_i_21__0_n_0\,
      O => \i__carry__2_i_29_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__2_i_10__0_n_0\,
      I1 => \i__carry__2_i_11__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(15)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__2_i_12__0_n_0\,
      I1 => \i__carry__2_i_13__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(14)
    );
\i__carry__2_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__2_i_14__0_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^data_in_singletofix_reg[24]_3\,
      O => \i__carry__2_i_30_n_0\
    );
\i__carry__2_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      O => \^data_in_singletofix_reg[24]_4\
    );
\i__carry__2_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \A1_i_55__0\(24),
      I1 => \A1_i_55__0\(11),
      I2 => \A1_i_55__0\(12),
      I3 => \A1_i_55__0\(9),
      O => \^i__carry__2_i_48_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__2_i_14__0_n_0\,
      I1 => \i__carry__2_i_15__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(13)
    );
\i__carry__2_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \A1_i_55__0\(15),
      I1 => \A1_i_55__0\(4),
      I2 => \A1_i_55__0\(20),
      I3 => \A1_i_55__0\(5),
      O => \^i__carry__2_i_33\
    );
\i__carry__2_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \A1_i_55__0\(22),
      I1 => \A1_i_55__0\(18),
      I2 => \A1_i_55__0\(13),
      I3 => \A1_i_55__0\(8),
      O => \^i__carry__2_i_48\
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F400F0F4F400000"
    )
        port map (
      I0 => Q(25),
      I1 => \i__carry_i_9__1_n_0\,
      I2 => \fixed_point_value0_inferred__1/i__carry_0\,
      I3 => \^data_in_singletofix_reg[24]_11\,
      I4 => \^data_in_singletofix_reg[29]\,
      I5 => \^data_in_singletofix_reg[24]_10\,
      O => \i__carry__2_i_5__0_n_0\
    );
\i__carry__2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(18),
      I1 => \^fixed_point_value5\(2),
      I2 => Q(22),
      I3 => \^data_in_singletofix_reg[24]_22\,
      I4 => \^fixed_point_value5\(1),
      I5 => \i__carry__2_i_17__0_n_0\,
      O => \i__carry__2_i_6__0_n_0\
    );
\i__carry__2_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \i__carry__2_i_7__0_n_1\,
      CO(1) => \i__carry__2_i_7__0_n_2\,
      CO(0) => \i__carry__2_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \^fixed_point_value5\(3 downto 0),
      S(3) => \i__carry__2_i_18__0_n_0\,
      S(2) => \i__carry__2_i_19__1_n_0\,
      S(1 downto 0) => Q(24 downto 23)
    );
\i__carry__2_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i__carry__2_i_20__0_n_0\,
      I1 => \A1_i_55__0\(21),
      I2 => \A1_i_55__0\(25),
      I3 => \A1_i_55__0\(3),
      I4 => \^i__carry__2_i_49_0\,
      I5 => \^i__carry__2_i_50_0\,
      O => \^i__carry__2_i_25_0\
    );
\i__carry__3_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_19\,
      I1 => \fixed_point_value0_inferred__1/i__carry_0\,
      I2 => \^data_in_singletofix_reg[24]_20\,
      I3 => \^data_in_singletofix_reg[29]\,
      I4 => \^data_in_singletofix_reg[24]_21\,
      O => \^data_in_singletofix_reg[24]_18\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEEEAEA"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_7\,
      I1 => \^data_in_singletofix_reg[29]_3\,
      I2 => \^data_in_singletofix_reg[20]_0\,
      I3 => \i__carry__3_i_7__0_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__2_i_25_0\,
      O => fixed_point_value(20)
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEAAAEA"
    )
        port map (
      I0 => \^data_in_singletofix_reg[26]_0\,
      I1 => \^data_in_singletofix_reg[29]_3\,
      I2 => \^data_in_singletofix_reg[21]_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \^data_in_singletofix_reg[20]_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => fixed_point_value(19)
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEAAAEA"
    )
        port map (
      I0 => A1_0,
      I1 => \^data_in_singletofix_reg[29]_3\,
      I2 => \fixed_point_value0_inferred__1/i__carry__3_1\,
      I3 => \^fixed_point_value5\(0),
      I4 => \^data_in_singletofix_reg[21]_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => fixed_point_value(18)
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEAAAAAAAAA"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_18\,
      I1 => \fixed_point_value0_inferred__1/i__carry__3_1\,
      I2 => \^fixed_point_value5\(0),
      I3 => \fixed_point_value0_inferred__1/i__carry__3_0\,
      I4 => \^i__carry__2_i_25_0\,
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(17)
    );
\i__carry__3_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]\,
      I1 => \fixed_point_value0_inferred__1/i__carry_0\,
      I2 => \^data_in_singletofix_reg[24]_8\,
      I3 => \^data_in_singletofix_reg[29]\,
      I4 => \^data_in_singletofix_reg[24]_9\,
      O => \^data_in_singletofix_reg[24]_7\
    );
\i__carry__3_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(20),
      I1 => \^fixed_point_value5\(1),
      I2 => Q(22),
      I3 => \^data_in_singletofix_reg[24]_22\,
      I4 => \^fixed_point_value5\(2),
      O => \^data_in_singletofix_reg[20]_0\
    );
\i__carry__3_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFFFFFFD"
    )
        port map (
      I0 => \^fixed_point_value5\(1),
      I1 => \^fixed_point_value5\(2),
      I2 => \A1_i_55__0\(0),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => \^fixed_point_value5\(3),
      I5 => Q(21),
      O => \i__carry__3_i_7__0_n_0\
    );
\i__carry__3_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry_i_30__0_n_0\,
      I1 => \fixed_point_value0_inferred__1/i__carry_0\,
      I2 => \^data_in_singletofix_reg[24]_16\,
      I3 => \^data_in_singletofix_reg[29]\,
      I4 => \^data_in_singletofix_reg[24]_17\,
      O => \^data_in_singletofix_reg[26]_0\
    );
\i__carry__3_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003B0038"
    )
        port map (
      I0 => Q(21),
      I1 => \^fixed_point_value5\(1),
      I2 => \^fixed_point_value5\(2),
      I3 => \^data_in_singletofix_reg[24]_22\,
      I4 => Q(19),
      O => \^data_in_singletofix_reg[21]_0\
    );
\i__carry__4_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fixed_point_value5\(2),
      I1 => \A1_i_55__0\(0),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => \^fixed_point_value5\(3),
      O => \i__carry__4_i_10__0_n_0\
    );
\i__carry__4_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_0\,
      I1 => \fixed_point_value0_inferred__1/i__carry_0\,
      I2 => \A1_i_27__0\,
      I3 => \^data_in_singletofix_reg[29]\,
      I4 => \i__carry__2_i_12__0_0\,
      O => \^data_in_singletofix_reg[24]_5\
    );
\i__carry__4_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_3\,
      I1 => \fixed_point_value0_inferred__1/i__carry_0\,
      I2 => \A1_i_53__0_0\,
      I3 => \^data_in_singletofix_reg[29]\,
      I4 => \i__carry__2_i_14__0_0\,
      O => \^data_in_singletofix_reg[24]_14\
    );
\i__carry__4_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(7),
      I1 => Q(23),
      I2 => Q(8),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[7]\
    );
\i__carry__4_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(5),
      I1 => Q(23),
      I2 => Q(6),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__4_i_16__0_n_0\
    );
\i__carry__4_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      I2 => Q(28),
      I3 => Q(23),
      I4 => \i__carry_i_25__0_n_0\,
      I5 => \^data_in_singletofix_reg[24]_4\,
      O => \^data_in_singletofix_reg[29]_1\
    );
\i__carry__4_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(23),
      I2 => Q(4),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__4_i_18__0_n_0\
    );
\i__carry__4_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => Q(20),
      I1 => \^data_in_singletofix_reg[23]\,
      I2 => Q(0),
      O => \^data_in_singletofix_reg[20]\
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_10\,
      I1 => \^data_in_singletofix_reg[23]_4\,
      I2 => \fixed_point_value0_inferred__1/i__carry_0\,
      I3 => \^data_in_singletofix_reg[24]_6\,
      I4 => \^data_in_singletofix_reg[29]\,
      I5 => \^data_in_singletofix_reg[24]_11\,
      O => \i__carry__4_i_1__0_n_0\
    );
\i__carry__4_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000E000E500E0"
    )
        port map (
      I0 => Q(24),
      I1 => Q(21),
      I2 => Q(23),
      I3 => \^data_in_singletofix_reg[29]_0\,
      I4 => Q(22),
      I5 => \^data_in_singletofix_reg[23]\,
      O => \i__carry__4_i_20__0_n_0\
    );
\i__carry__4_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(19),
      I1 => Q(23),
      I2 => Q(20),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[19]\
    );
\i__carry__4_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(15),
      I1 => Q(23),
      I2 => Q(16),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[15]\
    );
\i__carry__4_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(11),
      I1 => Q(23),
      I2 => Q(12),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[11]\
    );
\i__carry__4_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(9),
      I1 => Q(23),
      I2 => Q(10),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[9]\
    );
\i__carry__4_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7772227200000000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_1\,
      I1 => \^data_in_singletofix_reg[22]\,
      I2 => \^data_in_singletofix_reg[16]\,
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[18]\,
      I5 => \i__carry__4_i_30_n_0\,
      O => \i__carry__4_i_27__0_n_0\
    );
\i__carry__4_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => Q(27),
      I1 => Q(24),
      I2 => Q(25),
      I3 => Q(26),
      O => \i__carry__4_i_29_n_0\
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_13\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__4_i_10__0_n_0\,
      I3 => \^i__carry__2_i_25_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(23)
    );
\i__carry__4_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]\,
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      O => \i__carry__4_i_30_n_0\
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEEEA"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_5\,
      I1 => \^data_in_singletofix_reg[29]_3\,
      I2 => \^fixed_point_value5\(0),
      I3 => Q(22),
      I4 => \^i__carry__2_i_25_0\,
      I5 => \fixed_point_value0_inferred__1/i__carry__4_0\,
      O => fixed_point_value(22)
    );
\i__carry__4_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAEAEAAAE"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_14\,
      I1 => \^data_in_singletofix_reg[29]_3\,
      I2 => \^i__carry__2_i_25_0\,
      I3 => \i__carry__3_i_7__0_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \fixed_point_value0_inferred__1/i__carry__4_1\,
      O => fixed_point_value(21)
    );
\i__carry__4_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[7]\,
      I1 => \i__carry__4_i_16__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \i__carry__4_i_18__0_n_0\,
      I4 => Q(24),
      I5 => \^data_in_singletofix_reg[23]_1\,
      O => \^data_in_singletofix_reg[24]_10\
    );
\i__carry__4_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_0\,
      I1 => Q(23),
      I2 => \^data_in_singletofix_reg[20]\,
      I3 => Q(24),
      I4 => Q(25),
      O => \^data_in_singletofix_reg[23]_4\
    );
\i__carry__4_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry__4_i_20__0_n_0\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => \^data_in_singletofix_reg[19]\,
      I3 => Q(24),
      I4 => \A1_i_64__0\,
      O => \^data_in_singletofix_reg[24]_6\
    );
\i__carry__4_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[15]\,
      I1 => \A1_i_68__0\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \^data_in_singletofix_reg[11]\,
      I4 => Q(24),
      I5 => \^data_in_singletofix_reg[9]\,
      O => \^data_in_singletofix_reg[24]_11\
    );
\i__carry__4_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEAFFEA"
    )
        port map (
      I0 => \i__carry__4_i_27__0_n_0\,
      I1 => \i__carry__2_i_10__0_0\,
      I2 => \A1_i_53__0\,
      I3 => \^data_in_singletofix_reg[24]_1\,
      I4 => \i__carry__4_i_29_n_0\,
      I5 => \^data_in_singletofix_reg[29]_3\,
      O => \^data_in_singletofix_reg[24]_13\
    );
\i__carry__5_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \i__carry_i_35__0_n_0\,
      I1 => Q(24),
      I2 => \i__carry__5_i_26__0_n_0\,
      I3 => \^data_in_singletofix_reg[29]_1\,
      O => \^data_in_singletofix_reg[24]_2\
    );
\i__carry__5_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_1\,
      I1 => \^data_in_singletofix_reg[22]\,
      O => \^data_in_singletofix_reg[29]_2\
    );
\i__carry__5_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[18]\,
      I1 => \^data_in_singletofix_reg[16]\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \A1_i_67__0\,
      I4 => Q(24),
      I5 => \A1_i_67__0_0\,
      O => \^data_in_singletofix_reg[24]_16\
    );
\i__carry__5_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[9]\,
      I1 => \^data_in_singletofix_reg[7]\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \i__carry__4_i_16__0_n_0\,
      I4 => Q(24),
      I5 => \i__carry__4_i_18__0_n_0\,
      O => \^data_in_singletofix_reg[24]_12\
    );
\i__carry__5_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01000100000000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[20]\,
      I1 => Q(23),
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[23]_1\,
      I5 => \^data_in_singletofix_reg[29]_1\,
      O => \^data_in_singletofix_reg[23]_0\
    );
\i__carry__5_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_0\,
      I1 => Q(23),
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \^data_in_singletofix_reg[21]\,
      I4 => Q(24),
      I5 => \^data_in_singletofix_reg[19]\,
      O => \^data_in_singletofix_reg[23]_2\
    );
\i__carry__5_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[8]\,
      I1 => \^data_in_singletofix_reg[6]\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \i__carry__5_i_25__0_n_0\,
      I4 => Q(24),
      I5 => \i__carry__5_i_26__0_n_0\,
      O => \^data_in_singletofix_reg[24]_21\
    );
\i__carry__5_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(24),
      I1 => \i__carry_i_35__0_n_0\,
      I2 => Q(25),
      O => \^data_in_singletofix_reg[24]_19\
    );
\i__carry__5_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry__5_i_33__1_n_0\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => \^data_in_singletofix_reg[20]_1\,
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[18]\,
      O => \^data_in_singletofix_reg[24]_15\
    );
\i__carry__5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_9\,
      I1 => \^data_in_singletofix_reg[24]\,
      I2 => \fixed_point_value0_inferred__1/i__carry_0\,
      I3 => \^data_in_singletofix_reg[23]_3\,
      I4 => \^data_in_singletofix_reg[29]\,
      I5 => \^data_in_singletofix_reg[24]_8\,
      O => \i__carry__5_i_1__0_n_0\
    );
\i__carry__5_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[16]\,
      I1 => \A1_i_67__0\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \A1_i_67__0_0\,
      I4 => Q(24),
      I5 => \A1_i_65__0\,
      O => \^data_in_singletofix_reg[24]_20\
    );
\i__carry__5_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_in_singletofix_reg[23]\,
      I1 => Q(22),
      O => \i__carry__5_i_21__1_n_0\
    );
\i__carry__5_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(23),
      I2 => Q(9),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[8]\
    );
\i__carry__5_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(6),
      I1 => Q(23),
      I2 => Q(7),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[6]\
    );
\i__carry__5_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(4),
      I1 => Q(23),
      I2 => Q(5),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__5_i_25__0_n_0\
    );
\i__carry__5_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504500405040004"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_0\,
      I1 => Q(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => Q(23),
      I4 => Q(2),
      I5 => Q(22),
      O => \i__carry__5_i_26__0_n_0\
    );
\i__carry__5_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4700FFFF4733"
    )
        port map (
      I0 => Q(22),
      I1 => Q(24),
      I2 => Q(20),
      I3 => Q(23),
      I4 => \^data_in_singletofix_reg[29]_0\,
      I5 => Q(21),
      O => \^data_in_singletofix_reg[22]\
    );
\i__carry__5_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(18),
      I1 => Q(23),
      I2 => Q(19),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[18]\
    );
\i__carry__5_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(16),
      I1 => Q(23),
      I2 => Q(17),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[16]\
    );
\i__carry__5_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_17\,
      I1 => \^data_in_singletofix_reg[24]_2\,
      I2 => \fixed_point_value0_inferred__1/i__carry_0\,
      I3 => \^data_in_singletofix_reg[29]_2\,
      I4 => \^data_in_singletofix_reg[29]\,
      I5 => \^data_in_singletofix_reg[24]_16\,
      O => \i__carry__5_i_2__0_n_0\
    );
\i__carry__5_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080B08"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => Q(22),
      I4 => \^data_in_singletofix_reg[23]\,
      O => \^data_in_singletofix_reg[21]\
    );
\i__carry__5_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => Q(24),
      I1 => Q(23),
      I2 => Q(22),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__5_i_33__1_n_0\
    );
\i__carry__5_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(20),
      I1 => Q(23),
      I2 => Q(21),
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[20]_1\
    );
\i__carry__5_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_12\,
      I1 => \^data_in_singletofix_reg[23]_0\,
      I2 => \fixed_point_value0_inferred__1/i__carry_0\,
      I3 => \^data_in_singletofix_reg[23]_2\,
      I4 => \^data_in_singletofix_reg[29]\,
      I5 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      O => \i__carry__5_i_3__0_n_0\
    );
\i__carry__5_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_21\,
      I1 => \^data_in_singletofix_reg[24]_19\,
      I2 => \fixed_point_value0_inferred__1/i__carry_0\,
      I3 => \^data_in_singletofix_reg[24]_15\,
      I4 => \^data_in_singletofix_reg[29]\,
      I5 => \^data_in_singletofix_reg[24]_20\,
      O => \i__carry__5_i_4__0_n_0\
    );
\i__carry__5_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[11]\,
      I1 => \^data_in_singletofix_reg[9]\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \^data_in_singletofix_reg[7]\,
      I4 => Q(24),
      I5 => \i__carry__4_i_16__0_n_0\,
      O => \^data_in_singletofix_reg[24]_9\
    );
\i__carry__5_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \i__carry__4_i_18__0_n_0\,
      I1 => Q(24),
      I2 => \^data_in_singletofix_reg[23]_1\,
      I3 => \^data_in_singletofix_reg[29]_1\,
      I4 => \i__carry_i_9__1_n_0\,
      O => \^data_in_singletofix_reg[24]\
    );
\i__carry__5_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030303101"
    )
        port map (
      I0 => \i__carry__5_i_21__1_n_0\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      I2 => Q(23),
      I3 => Q(21),
      I4 => Q(24),
      I5 => \^data_in_singletofix_reg[29]_1\,
      O => \^data_in_singletofix_reg[23]_3\
    );
\i__carry__5_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[19]\,
      I1 => \A1_i_64__0\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \^data_in_singletofix_reg[15]\,
      I4 => Q(24),
      I5 => \A1_i_68__0\,
      O => \^data_in_singletofix_reg[24]_8\
    );
\i__carry__5_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A1_i_65__0\,
      I1 => \^data_in_singletofix_reg[8]\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \^data_in_singletofix_reg[6]\,
      I4 => Q(24),
      I5 => \i__carry__5_i_25__0_n_0\,
      O => \^data_in_singletofix_reg[24]_17\
    );
\i__carry__6_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \i__carry__5_i_25__0_n_0\,
      I1 => \i__carry__5_i_26__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \i__carry_i_35__0_n_0\,
      I4 => Q(24),
      O => \^data_in_singletofix_reg[24]_3\
    );
\i__carry__6_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[6]\,
      I1 => \i__carry__5_i_25__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \i__carry__5_i_26__0_n_0\,
      I4 => Q(24),
      I5 => \i__carry_i_35__0_n_0\,
      O => \^data_in_singletofix_reg[24]_1\
    );
\i__carry__6_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__4_i_16__0_n_0\,
      I1 => \i__carry__4_i_18__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \^data_in_singletofix_reg[23]_1\,
      I4 => Q(24),
      I5 => \i__carry__6_i_2__0\,
      O => \^data_in_singletofix_reg[24]_0\
    );
\i__carry_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      I2 => Q(28),
      I3 => Q(23),
      I4 => \i__carry_i_25__0_n_0\,
      I5 => \^data_in_singletofix_reg[26]_1\,
      O => \^data_in_singletofix_reg[29]\
    );
\i__carry_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000200000000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(27),
      I5 => \^data_in_singletofix_reg[29]\,
      O => \i__carry_i_11__1_n_0\
    );
\i__carry_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF474700FF"
    )
        port map (
      I0 => \i__carry_i_27__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_28__0_n_0\,
      I3 => \i__carry_i_29__1_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry_i_12__0_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \i__carry_i_30__0_n_0\,
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => \i__carry_i_28__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_31__0_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry_i_29__1_n_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry_i_14__0_n_0\
    );
\i__carry_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => \i__carry_i_28__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_31__0_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry_i_32__1_n_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => \i__carry_i_15__1_n_0\
    );
\i__carry_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => \i__carry_i_32__1_n_0\,
      I1 => \^fixed_point_value5\(0),
      I2 => \i__carry_i_22__0_n_0\,
      I3 => \^i__carry__2_i_25_0\,
      O => \i__carry_i_17__0_n_0\
    );
\i__carry_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => Q(25),
      I1 => \i__carry_i_35__0_n_0\,
      I2 => Q(24),
      I3 => \^data_in_singletofix_reg[29]\,
      I4 => Q(27),
      O => \i__carry_i_18__1_n_0\
    );
\i__carry_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => Q(27),
      I1 => Q(24),
      I2 => Q(25),
      I3 => Q(26),
      O => \^data_in_singletofix_reg[27]\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F222222222222"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_3\,
      I1 => \^data_in_singletofix_reg[10]\,
      I2 => \fixed_point_value0_inferred__1/i__carry_0\,
      I3 => Q(25),
      I4 => \i__carry_i_9__1_n_0\,
      I5 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(0)
    );
\i__carry_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \i__carry_i_36__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => Q(10),
      I3 => \i__carry_i_37_n_0\,
      I4 => \^fixed_point_value5\(3),
      I5 => \i__carry_i_38__0_n_0\,
      O => \i__carry_i_20__0_n_0\
    );
\i__carry_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \i__carry_i_39__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => Q(8),
      I3 => \i__carry_i_37_n_0\,
      I4 => \^fixed_point_value5\(3),
      I5 => \i__carry_i_40__0_n_0\,
      O => \i__carry_i_21__0_n_0\
    );
\i__carry_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry_i_31__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_41__0_n_0\,
      I3 => \^fixed_point_value5\(2),
      I4 => \i__carry_i_42__0_n_0\,
      O => \i__carry_i_22__0_n_0\
    );
\i__carry_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \i__carry_i_25__0_n_0\,
      I1 => Q(23),
      I2 => Q(28),
      I3 => Q(30),
      I4 => Q(29),
      O => \^data_in_singletofix_reg[23]\
    );
\i__carry_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBFFFF"
    )
        port map (
      I0 => Q(29),
      I1 => Q(27),
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => Q(28),
      I4 => Q(30),
      O => \^data_in_singletofix_reg[29]_0\
    );
\i__carry_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      I2 => Q(26),
      I3 => Q(27),
      O => \i__carry_i_25__0_n_0\
    );
\i__carry_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      I2 => Q(24),
      O => \^data_in_singletofix_reg[26]_1\
    );
\i__carry_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_44__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_45__0_n_0\,
      O => \i__carry_i_27__0_n_0\
    );
\i__carry_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_46__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_41__0_n_0\,
      O => \i__carry_i_28__0_n_0\
    );
\i__carry_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \i__carry_i_47_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_39__0_n_0\,
      I3 => \i__carry_i_48__0_n_0\,
      I4 => \i__carry_i_36__0_n_0\,
      I5 => \^fixed_point_value5\(1),
      O => \i__carry_i_29__1_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry_i_11__1_n_0\,
      I1 => \i__carry_i_12__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(4)
    );
\i__carry_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0220"
    )
        port map (
      I0 => \i__carry_i_49__0_n_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_30__0_n_0\
    );
\i__carry_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_45__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_50__0_n_0\,
      O => \i__carry_i_31__0_n_0\
    );
\i__carry_i_32__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \i__carry_i_47_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_39__0_n_0\,
      I3 => \^fixed_point_value5\(1),
      I4 => \i__carry_i_20__0_n_0\,
      O => \i__carry_i_32__1_n_0\
    );
\i__carry_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151510101015101"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_0\,
      I1 => \i__carry_i_51__0_n_0\,
      I2 => Q(23),
      I3 => Q(1),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => Q(21),
      O => \^data_in_singletofix_reg[23]_1\
    );
\i__carry_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151510101015101"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_0\,
      I1 => \i__carry_i_52__0_n_0\,
      I2 => Q(23),
      I3 => Q(0),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => Q(20),
      O => \i__carry_i_35__0_n_0\
    );
\i__carry_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A0000CFC0"
    )
        port map (
      I0 => Q(14),
      I1 => Q(22),
      I2 => \A1_i_55__0\(0),
      I3 => Q(6),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => \^fixed_point_value5\(3),
      O => \i__carry_i_36__0_n_0\
    );
\i__carry_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \A1_i_55__0\(0),
      I1 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_37_n_0\
    );
\i__carry_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0AACC"
    )
        port map (
      I0 => Q(22),
      I1 => Q(2),
      I2 => Q(18),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => \A1_i_55__0\(0),
      O => \i__carry_i_38__0_n_0\
    );
\i__carry_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => Q(12),
      I1 => \^fixed_point_value5\(3),
      I2 => Q(20),
      I3 => \A1_i_55__0\(0),
      I4 => Q(4),
      I5 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_39__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry_i_13_n_0\,
      I1 => \i__carry_i_14__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      O => fixed_point_value(3)
    );
\i__carry_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0AFC0C"
    )
        port map (
      I0 => Q(20),
      I1 => Q(0),
      I2 => \A1_i_55__0\(0),
      I3 => Q(16),
      I4 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_40__0_n_0\
    );
\i__carry_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => Q(13),
      I1 => \^fixed_point_value5\(3),
      I2 => Q(21),
      I3 => \A1_i_55__0\(0),
      I4 => Q(5),
      I5 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_41__0_n_0\
    );
\i__carry_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000330003038B8B"
    )
        port map (
      I0 => Q(9),
      I1 => \^fixed_point_value5\(3),
      I2 => \i__carry_i_52__0_n_0\,
      I3 => Q(17),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => \A1_i_55__0\(0),
      O => \i__carry_i_42__0_n_0\
    );
\i__carry_i_43__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      I2 => Q(24),
      O => \^data_in_singletofix_reg[26]\
    );
\i__carry_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => Q(19),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => \A1_i_55__0\(0),
      I4 => Q(11),
      O => \i__carry_i_44__0_n_0\
    );
\i__carry_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003B38"
    )
        port map (
      I0 => Q(15),
      I1 => \^fixed_point_value5\(3),
      I2 => \A1_i_55__0\(0),
      I3 => Q(7),
      I4 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_45__0_n_0\
    );
\i__carry_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^fixed_point_value5\(3),
      I2 => Q(9),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => \A1_i_55__0\(0),
      O => \i__carry_i_46__0_n_0\
    );
\i__carry_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^fixed_point_value5\(3),
      I2 => Q(8),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => \A1_i_55__0\(0),
      O => \i__carry_i_47_n_0\
    );
\i__carry_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^fixed_point_value5\(3),
      I2 => Q(10),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => \A1_i_55__0\(0),
      O => \i__carry_i_48__0_n_0\
    );
\i__carry_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__5_i_26__0_n_0\,
      I1 => Q(24),
      I2 => \i__carry_i_35__0_n_0\,
      O => \i__carry_i_49__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \i__carry_i_15__1_n_0\,
      I1 => \^data_in_singletofix_reg[29]_3\,
      I2 => \fixed_point_value0_inferred__1/i__carry_0\,
      I3 => \fixed_point_value0_inferred__1/i__carry_1\,
      O => fixed_point_value(2)
    );
\i__carry_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(19),
      I2 => \A1_i_55__0\(0),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => Q(3),
      I5 => \^fixed_point_value5\(3),
      O => \i__carry_i_50__0_n_0\
    );
\i__carry_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => Q(22),
      I1 => \i__carry_i_25__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_4\,
      I3 => Q(2),
      O => \i__carry_i_51__0_n_0\
    );
\i__carry_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => Q(21),
      I1 => \i__carry_i_25__0_n_0\,
      I2 => \^data_in_singletofix_reg[29]_4\,
      I3 => Q(1),
      O => \i__carry_i_52__0_n_0\
    );
\i__carry_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      I2 => Q(28),
      I3 => Q(23),
      O => \^data_in_singletofix_reg[29]_4\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \i__carry_i_17__0_n_0\,
      I1 => \^data_in_singletofix_reg[29]_3\,
      I2 => \i__carry_i_18__1_n_0\,
      O => fixed_point_value(1)
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => Q(29),
      I1 => Q(28),
      I2 => \^data_in_singletofix_reg[27]\,
      I3 => Q(30),
      O => \^data_in_singletofix_reg[29]_3\
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => \i__carry_i_20__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_21__0_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry_i_22__0_n_0\,
      I5 => \^i__carry__2_i_25_0\,
      O => \^data_in_singletofix_reg[10]\
    );
\i__carry_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => Q(24),
      I1 => Q(20),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => Q(0),
      I4 => Q(23),
      I5 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix__parameterized0\ is
  port (
    \data_in_singleToFix_reg[23]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[25]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[28]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[25]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[25]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[22]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[30]\ : out STD_LOGIC;
    fixed_point_value5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_singleToFix_reg[24]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_0\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_in_singleToFix_reg[24]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[25]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_3\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_4\ : out STD_LOGIC;
    \data_in_singleToFix_reg[25]_3\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_5\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_6\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_7\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_8\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_9\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_10\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_11\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_12\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_13\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_14\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_15\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_16\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_17\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_18\ : out STD_LOGIC;
    \data_in_singleToFix_reg[18]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_19\ : out STD_LOGIC;
    \data_in_singleToFix_reg[8]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_20\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_21\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_22\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_23\ : out STD_LOGIC;
    \data_in_singleToFix_reg[25]_4\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_24\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \A1_i_28__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \i__carry__2_i_6__1_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    A1 : in STD_LOGIC;
    A1_0 : in STD_LOGIC;
    A1_1 : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__2_0\ : in STD_LOGIC;
    \A1_i_25__1_0\ : in STD_LOGIC;
    \A1_i_24__1_0\ : in STD_LOGIC;
    \A1_i_24__1_1\ : in STD_LOGIC;
    \A1_i_28__1_1\ : in STD_LOGIC;
    \A1_i_27__1_0\ : in STD_LOGIC;
    \A1_i_27__1_1\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__3_0\ : in STD_LOGIC;
    \A1_i_61__1_0\ : in STD_LOGIC;
    \i__carry__5_i_15__1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix__parameterized0\ : entity is "singleToFix";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix__parameterized0\ is
  signal \A1_i_24__1_n_0\ : STD_LOGIC;
  signal \A1_i_25__1_n_0\ : STD_LOGIC;
  signal \A1_i_26__1_n_0\ : STD_LOGIC;
  signal \A1_i_27__1_n_0\ : STD_LOGIC;
  signal \A1_i_28__1_n_0\ : STD_LOGIC;
  signal \A1_i_29__1_n_0\ : STD_LOGIC;
  signal \A1_i_30__1_n_0\ : STD_LOGIC;
  signal \A1_i_31__0__0_n_0\ : STD_LOGIC;
  signal \A1_i_32__1_n_0\ : STD_LOGIC;
  signal \A1_i_33__0_n_0\ : STD_LOGIC;
  signal \A1_i_34__1_n_0\ : STD_LOGIC;
  signal \A1_i_35__0_n_0\ : STD_LOGIC;
  signal \A1_i_36__1_n_0\ : STD_LOGIC;
  signal \A1_i_37__1_n_0\ : STD_LOGIC;
  signal \A1_i_38__1_n_0\ : STD_LOGIC;
  signal \A1_i_39__0_n_0\ : STD_LOGIC;
  signal \A1_i_40__1_n_0\ : STD_LOGIC;
  signal \A1_i_41__1_n_0\ : STD_LOGIC;
  signal \A1_i_42__1_n_0\ : STD_LOGIC;
  signal \A1_i_43__0_n_0\ : STD_LOGIC;
  signal \A1_i_46__1_n_0\ : STD_LOGIC;
  signal \A1_i_47__1_n_0\ : STD_LOGIC;
  signal \A1_i_48__1_n_0\ : STD_LOGIC;
  signal \A1_i_49__1_n_0\ : STD_LOGIC;
  signal \A1_i_50__1_n_0\ : STD_LOGIC;
  signal \A1_i_51__1_n_0\ : STD_LOGIC;
  signal \A1_i_52__1_n_0\ : STD_LOGIC;
  signal \A1_i_53__1_n_0\ : STD_LOGIC;
  signal \A1_i_54__1_n_0\ : STD_LOGIC;
  signal \A1_i_55__1_n_0\ : STD_LOGIC;
  signal \A1_i_56__1_n_0\ : STD_LOGIC;
  signal \A1_i_57__0_n_0\ : STD_LOGIC;
  signal \A1_i_58__0_n_0\ : STD_LOGIC;
  signal \A1_i_59__1_n_0\ : STD_LOGIC;
  signal \A1_i_60__1_n_0\ : STD_LOGIC;
  signal \A1_i_61__1_n_0\ : STD_LOGIC;
  signal \A1_i_62__1_n_0\ : STD_LOGIC;
  signal \A1_i_63__1_n_0\ : STD_LOGIC;
  signal \A1_i_64__1_n_0\ : STD_LOGIC;
  signal \A1_i_66__1_n_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[18]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[22]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_10\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_11\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_12\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_13\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_14\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_15\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_16\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_17\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_18\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_19\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_20\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_21\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_22\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_23\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_24\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_3\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_4\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_5\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_6\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_7\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_8\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_9\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[25]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[25]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[25]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[25]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[25]_3\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[25]_4\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[26]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[28]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[30]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[8]\ : STD_LOGIC;
  signal fixed_point_value : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal fixed_point_value00_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \fixed_point_value0_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__6_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__6_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^fixed_point_value5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_13__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_14__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_15__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_16__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_17__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_18__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_19__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_20__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_21__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_13__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_14__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_15__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_16__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_17__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_18__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_19__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_20__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_21__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_22__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_23__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_24__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_10__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_11__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_13__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_14__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_15__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_16__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_18__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_22__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_23__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_25__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_26__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_27__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_28__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_29__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_30__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_31__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_34__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_49__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_50__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__1_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_8__1_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_8__1_n_3\ : STD_LOGIC;
  signal \i__carry__3_i_10__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_11__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_12__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_14_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_10__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_12__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_15__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_16__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_17__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_18__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_19__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_20__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_21__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_22__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_23__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_24__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_25__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_26__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_27_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_21__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_22__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_23__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_24__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_25__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_26__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_27__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_28__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_29__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_30__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_31__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_32__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_33__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_34__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_35_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_37_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_17__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_18_n_0\ : STD_LOGIC;
  signal \i__carry_i_19__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_21__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_22__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_23__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_24__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_25__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_26__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_27__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_28__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_30__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_31__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_32__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_33__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_34__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_35__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_36__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_37__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_38__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_39__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_40__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_41__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_42__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_43__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_44__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_45__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_46__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_0\ : STD_LOGIC;
  signal \NLW_fixed_point_value0_inferred__1/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fixed_point_value0_inferred__1/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A1_i_47__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \A1_i_49__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \A1_i_53__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \A1_i_55__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \A1_i_58__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \A1_i_61__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \A1_i_66__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i__carry__0_i_11__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \i__carry__0_i_20__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \i__carry__0_i_22\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \i__carry__0_i_23\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i__carry__0_i_5__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i__carry__1_i_10__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i__carry__1_i_12__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i__carry__1_i_5__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i__carry__2_i_10__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i__carry__2_i_11__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i__carry__2_i_13__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i__carry__2_i_14__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i__carry__2_i_24__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i__carry__3_i_14\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \i__carry__4_i_19__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \i__carry__4_i_20__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i__carry__4_i_22__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i__carry__4_i_23__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i__carry__4_i_24__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \i__carry__4_i_25__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i__carry__4_i_6__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \i__carry__4_i_7__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \i__carry__4_i_8__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \i__carry__5_i_11__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i__carry__5_i_14__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \i__carry__5_i_18__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \i__carry__5_i_25__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i__carry__5_i_26__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i__carry__5_i_28__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \i__carry__5_i_29__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i__carry__5_i_31__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i__carry__5_i_32__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \i__carry__5_i_34__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \i__carry__5_i_6__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \i__carry__6_i_13__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i__carry__6_i_6__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i__carry__6_i_9__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i__carry_i_20__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \i__carry_i_24__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \i__carry_i_26__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \i__carry_i_29__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i__carry_i_34__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i__carry_i_39__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \i__carry_i_41__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i__carry_i_44__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \i__carry_i_8__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \i__carry_i_9__0\ : label is "soft_lutpair63";
begin
  \data_in_singleToFix_reg[18]\ <= \^data_in_singletofix_reg[18]\;
  \data_in_singleToFix_reg[22]\ <= \^data_in_singletofix_reg[22]\;
  \data_in_singleToFix_reg[23]\ <= \^data_in_singletofix_reg[23]\;
  \data_in_singleToFix_reg[23]_0\ <= \^data_in_singletofix_reg[23]_0\;
  \data_in_singleToFix_reg[24]\ <= \^data_in_singletofix_reg[24]\;
  \data_in_singleToFix_reg[24]_0\ <= \^data_in_singletofix_reg[24]_0\;
  \data_in_singleToFix_reg[24]_1\ <= \^data_in_singletofix_reg[24]_1\;
  \data_in_singleToFix_reg[24]_10\ <= \^data_in_singletofix_reg[24]_10\;
  \data_in_singleToFix_reg[24]_11\ <= \^data_in_singletofix_reg[24]_11\;
  \data_in_singleToFix_reg[24]_12\ <= \^data_in_singletofix_reg[24]_12\;
  \data_in_singleToFix_reg[24]_13\ <= \^data_in_singletofix_reg[24]_13\;
  \data_in_singleToFix_reg[24]_14\ <= \^data_in_singletofix_reg[24]_14\;
  \data_in_singleToFix_reg[24]_15\ <= \^data_in_singletofix_reg[24]_15\;
  \data_in_singleToFix_reg[24]_16\ <= \^data_in_singletofix_reg[24]_16\;
  \data_in_singleToFix_reg[24]_17\ <= \^data_in_singletofix_reg[24]_17\;
  \data_in_singleToFix_reg[24]_18\ <= \^data_in_singletofix_reg[24]_18\;
  \data_in_singleToFix_reg[24]_19\ <= \^data_in_singletofix_reg[24]_19\;
  \data_in_singleToFix_reg[24]_2\ <= \^data_in_singletofix_reg[24]_2\;
  \data_in_singleToFix_reg[24]_20\ <= \^data_in_singletofix_reg[24]_20\;
  \data_in_singleToFix_reg[24]_21\ <= \^data_in_singletofix_reg[24]_21\;
  \data_in_singleToFix_reg[24]_22\ <= \^data_in_singletofix_reg[24]_22\;
  \data_in_singleToFix_reg[24]_23\ <= \^data_in_singletofix_reg[24]_23\;
  \data_in_singleToFix_reg[24]_24\ <= \^data_in_singletofix_reg[24]_24\;
  \data_in_singleToFix_reg[24]_3\ <= \^data_in_singletofix_reg[24]_3\;
  \data_in_singleToFix_reg[24]_4\ <= \^data_in_singletofix_reg[24]_4\;
  \data_in_singleToFix_reg[24]_5\ <= \^data_in_singletofix_reg[24]_5\;
  \data_in_singleToFix_reg[24]_6\ <= \^data_in_singletofix_reg[24]_6\;
  \data_in_singleToFix_reg[24]_7\ <= \^data_in_singletofix_reg[24]_7\;
  \data_in_singleToFix_reg[24]_8\ <= \^data_in_singletofix_reg[24]_8\;
  \data_in_singleToFix_reg[24]_9\ <= \^data_in_singletofix_reg[24]_9\;
  \data_in_singleToFix_reg[25]\ <= \^data_in_singletofix_reg[25]\;
  \data_in_singleToFix_reg[25]_0\ <= \^data_in_singletofix_reg[25]_0\;
  \data_in_singleToFix_reg[25]_1\ <= \^data_in_singletofix_reg[25]_1\;
  \data_in_singleToFix_reg[25]_2\ <= \^data_in_singletofix_reg[25]_2\;
  \data_in_singleToFix_reg[25]_3\ <= \^data_in_singletofix_reg[25]_3\;
  \data_in_singleToFix_reg[25]_4\ <= \^data_in_singletofix_reg[25]_4\;
  \data_in_singleToFix_reg[26]\ <= \^data_in_singletofix_reg[26]\;
  \data_in_singleToFix_reg[28]\ <= \^data_in_singletofix_reg[28]\;
  \data_in_singleToFix_reg[29]\ <= \^data_in_singletofix_reg[29]\;
  \data_in_singleToFix_reg[29]_0\ <= \^data_in_singletofix_reg[29]_0\;
  \data_in_singleToFix_reg[30]\ <= \^data_in_singletofix_reg[30]\;
  \data_in_singleToFix_reg[8]\ <= \^data_in_singletofix_reg[8]\;
  fixed_point_value5(3 downto 0) <= \^fixed_point_value5\(3 downto 0);
\A1_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_36__1_n_0\,
      O => B(8)
    );
\A1_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_37__1_n_0\,
      O => B(7)
    );
\A1_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_38__1_n_0\,
      O => B(6)
    );
\A1_i_13__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_39__0_n_0\,
      O => B(5)
    );
\A1_i_14__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_40__1_n_0\,
      O => B(4)
    );
\A1_i_15__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_41__1_n_0\,
      O => B(3)
    );
\A1_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_42__1_n_0\,
      O => B(2)
    );
\A1_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_43__0_n_0\,
      O => B(1)
    );
\A1_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => A1,
      O => B(0)
    );
\A1_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCFE"
    )
        port map (
      I0 => \A1_i_46__1_n_0\,
      I1 => \A1_i_47__1_n_0\,
      I2 => \A1_i_48__1_n_0\,
      I3 => \^data_in_singletofix_reg[30]\,
      I4 => \A1_i_49__1_n_0\,
      O => \A1_i_24__1_n_0\
    );
\A1_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAEAEAE"
    )
        port map (
      I0 => \A1_i_50__1_n_0\,
      I1 => \A1_i_51__1_n_0\,
      I2 => \^data_in_singletofix_reg[30]\,
      I3 => fixed_point_value00_in(23),
      I4 => A1_0,
      I5 => \i__carry__4_i_10__1_n_0\,
      O => \A1_i_25__1_n_0\
    );
\A1_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCFE"
    )
        port map (
      I0 => \A1_i_52__1_n_0\,
      I1 => \A1_i_53__1_n_0\,
      I2 => \A1_i_54__1_n_0\,
      I3 => \^data_in_singletofix_reg[30]\,
      I4 => \A1_i_55__1_n_0\,
      O => \A1_i_26__1_n_0\
    );
\A1_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \A1_i_56__1_n_0\,
      I1 => fixed_point_value00_in(20),
      I2 => A1_0,
      I3 => \i__carry__3_i_5__1_n_0\,
      I4 => \A1_i_57__0_n_0\,
      I5 => \A1_i_58__0_n_0\,
      O => \A1_i_27__1_n_0\
    );
\A1_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_59__1_n_0\,
      I1 => \A1_i_60__1_n_0\,
      I2 => \A1_i_61__1_n_0\,
      I3 => \A1_i_62__1_n_0\,
      I4 => \A1_i_63__1_n_0\,
      I5 => \A1_i_64__1_n_0\,
      O => \A1_i_28__1_n_0\
    );
\A1_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE2222FFEF222F"
    )
        port map (
      I0 => \i__carry__2_i_10__1_n_0\,
      I1 => A1_0,
      I2 => \i__carry__2_i_11__1_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(15),
      I5 => \^data_in_singletofix_reg[30]\,
      O => \A1_i_29__1_n_0\
    );
\A1_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888C8CF"
    )
        port map (
      I0 => A1_0,
      I1 => fixed_point_value00_in(14),
      I2 => A1_1,
      I3 => \i__carry__2_i_13__1_n_0\,
      I4 => \^data_in_singletofix_reg[30]\,
      O => \A1_i_30__1_n_0\
    );
\A1_i_31__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF22EE22EF22EF2F"
    )
        port map (
      I0 => \i__carry__2_i_14__1_n_0\,
      I1 => A1_0,
      I2 => \^data_in_singletofix_reg[30]\,
      I3 => fixed_point_value00_in(13),
      I4 => A1_1,
      I5 => \i__carry__2_i_15__1_n_0\,
      O => \A1_i_31__0__0_n_0\
    );
\A1_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2F2FFF2E2"
    )
        port map (
      I0 => \i__carry__1_i_5__1_n_0\,
      I1 => A1_0,
      I2 => fixed_point_value00_in(12),
      I3 => A1_1,
      I4 => \i__carry__1_i_6__1_n_0\,
      I5 => \^data_in_singletofix_reg[30]\,
      O => \A1_i_32__1_n_0\
    );
\A1_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAB"
    )
        port map (
      I0 => \A1_i_66__1_n_0\,
      I1 => \i__carry__1_i_9__1_n_0\,
      I2 => A1_1,
      I3 => fixed_point_value00_in(11),
      I4 => \^data_in_singletofix_reg[30]\,
      O => \A1_i_33__0_n_0\
    );
\A1_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE2222FFEF222F"
    )
        port map (
      I0 => \i__carry__1_i_10__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__1_i_11__1_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(10),
      I5 => \^data_in_singletofix_reg[30]\,
      O => \A1_i_34__1_n_0\
    );
\A1_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE2222FFEF222F"
    )
        port map (
      I0 => \i__carry__1_i_12__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry__1_i_13__1_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(9),
      I5 => \^data_in_singletofix_reg[30]\,
      O => \A1_i_35__0_n_0\
    );
\A1_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE2222FFEF222F"
    )
        port map (
      I0 => \i__carry__0_i_5__1_n_0\,
      I1 => A1_0,
      I2 => \i__carry__0_i_6__1_n_0\,
      I3 => A1_1,
      I4 => fixed_point_value00_in(8),
      I5 => \^data_in_singletofix_reg[30]\,
      O => \A1_i_36__1_n_0\
    );
\A1_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF22EE22EF22EF2F"
    )
        port map (
      I0 => \i__carry__0_i_7__1_n_0\,
      I1 => A1_0,
      I2 => \^data_in_singletofix_reg[30]\,
      I3 => fixed_point_value00_in(7),
      I4 => A1_1,
      I5 => \i__carry__0_i_8__1_n_0\,
      O => \A1_i_37__1_n_0\
    );
\A1_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF541010FF10"
    )
        port map (
      I0 => \^data_in_singletofix_reg[30]\,
      I1 => A1_1,
      I2 => \i__carry__0_i_10__1_n_0\,
      I3 => \i__carry__0_i_9__1_n_0\,
      I4 => A1_0,
      I5 => fixed_point_value00_in(6),
      O => \A1_i_38__1_n_0\
    );
\A1_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF541010FF10"
    )
        port map (
      I0 => \^data_in_singletofix_reg[30]\,
      I1 => A1_1,
      I2 => \i__carry__0_i_12__1_n_0\,
      I3 => \i__carry__0_i_11__0_n_0\,
      I4 => A1_0,
      I5 => fixed_point_value00_in(5),
      O => \A1_i_39__0_n_0\
    );
\A1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_29__1_n_0\,
      O => B(15)
    );
\A1_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF541010FF10"
    )
        port map (
      I0 => \^data_in_singletofix_reg[30]\,
      I1 => A1_1,
      I2 => \i__carry_i_10__1_n_0\,
      I3 => \i__carry_i_9__0_n_0\,
      I4 => A1_0,
      I5 => fixed_point_value00_in(4),
      O => \A1_i_40__1_n_0\
    );
\A1_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF541010FF10"
    )
        port map (
      I0 => \^data_in_singletofix_reg[30]\,
      I1 => A1_1,
      I2 => \i__carry_i_12__1_n_0\,
      I3 => \i__carry_i_11__0_n_0\,
      I4 => A1_0,
      I5 => fixed_point_value00_in(3),
      O => \A1_i_41__1_n_0\
    );
\A1_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF541010FF10"
    )
        port map (
      I0 => \^data_in_singletofix_reg[30]\,
      I1 => A1_1,
      I2 => \i__carry_i_14__1_n_0\,
      I3 => \i__carry_i_13__0_n_0\,
      I4 => A1_0,
      I5 => fixed_point_value00_in(2),
      O => \A1_i_42__1_n_0\
    );
\A1_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => A1_0,
      I1 => \i__carry_i_15_n_0\,
      I2 => \^data_in_singletofix_reg[30]\,
      I3 => fixed_point_value00_in(1),
      I4 => A1_1,
      I5 => \i__carry_i_16__1_n_0\,
      O => \A1_i_43__0_n_0\
    );
\A1_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => fixed_point_value00_in(22),
      I1 => A1_1,
      I2 => \A1_i_24__1_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \A1_i_24__1_1\,
      I5 => \i__carry__2_i_6__1_n_0\,
      O => \A1_i_46__1_n_0\
    );
\A1_i_47__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(22),
      I1 => A1_0,
      I2 => \i__carry__4_i_12__1_n_0\,
      O => \A1_i_47__1_n_0\
    );
\A1_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8888888B888B8B8"
    )
        port map (
      I0 => fixed_point_value00_in(21),
      I1 => A1_1,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \A1_i_24__1_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__3_i_7__1_n_0\,
      O => \A1_i_48__1_n_0\
    );
\A1_i_49__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(21),
      I1 => A1_0,
      I2 => \i__carry__4_i_15__1_n_0\,
      O => \A1_i_49__1_n_0\
    );
\A1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_30__1_n_0\,
      O => B(14)
    );
\A1_i_50__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE22"
    )
        port map (
      I0 => \A1_i_28__1_0\(0),
      I1 => A1_0,
      I2 => A1_1,
      I3 => fixed_point_value00_in(24),
      O => \A1_i_50__1_n_0\
    );
\A1_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888B8"
    )
        port map (
      I0 => fixed_point_value00_in(23),
      I1 => A1_1,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \^fixed_point_value5\(1),
      I4 => \A1_i_25__1_0\,
      I5 => \^fixed_point_value5\(0),
      O => \A1_i_51__1_n_0\
    );
\A1_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => fixed_point_value00_in(18),
      I1 => A1_1,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \i__carry__3_i_11__1_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \fixed_point_value0_inferred__1/i__carry__3_0\,
      O => \A1_i_52__1_n_0\
    );
\A1_i_53__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(18),
      I1 => A1_0,
      I2 => \i__carry__3_i_10__1_n_0\,
      O => \A1_i_53__1_n_0\
    );
\A1_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => fixed_point_value00_in(17),
      I1 => A1_1,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \fixed_point_value0_inferred__1/i__carry__2_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__3_i_11__1_n_0\,
      O => \A1_i_54__1_n_0\
    );
\A1_i_55__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(17),
      I1 => A1_0,
      I2 => \i__carry__3_i_12__1_n_0\,
      O => \A1_i_55__1_n_0\
    );
\A1_i_56__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => \A1_i_27__1_0\,
      I1 => \i__carry__2_i_6__1_n_0\,
      I2 => A1_1,
      I3 => fixed_point_value00_in(20),
      I4 => \^data_in_singletofix_reg[30]\,
      O => \A1_i_56__1_n_0\
    );
\A1_i_57__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => \A1_i_27__1_1\,
      I1 => \i__carry__2_i_6__1_n_0\,
      I2 => A1_1,
      I3 => fixed_point_value00_in(19),
      I4 => \^data_in_singletofix_reg[30]\,
      O => \A1_i_57__0_n_0\
    );
\A1_i_58__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(19),
      I1 => A1_0,
      I2 => \i__carry__3_i_8__1_n_0\,
      O => \A1_i_58__0_n_0\
    );
\A1_i_59__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFFFAFAFECC"
    )
        port map (
      I0 => fixed_point_value00_in(30),
      I1 => \A1_i_28__1_0\(6),
      I2 => fixed_point_value00_in(29),
      I3 => A1_1,
      I4 => A1_0,
      I5 => \A1_i_28__1_0\(5),
      O => \A1_i_59__1_n_0\
    );
\A1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_31__0__0_n_0\,
      O => B(13)
    );
\A1_i_60__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => \A1_i_28__1_1\,
      I1 => \i__carry__2_i_6__1_n_0\,
      I2 => A1_1,
      I3 => fixed_point_value00_in(16),
      I4 => \^data_in_singletofix_reg[30]\,
      O => \A1_i_60__1_n_0\
    );
\A1_i_61__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(16),
      I1 => A1_0,
      I2 => \i__carry__2_i_5__1_n_0\,
      O => \A1_i_61__1_n_0\
    );
\A1_i_62__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE22"
    )
        port map (
      I0 => \A1_i_28__1_0\(7),
      I1 => A1_0,
      I2 => A1_1,
      I3 => fixed_point_value00_in(31),
      O => \A1_i_62__1_n_0\
    );
\A1_i_63__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFFFAFAFECC"
    )
        port map (
      I0 => fixed_point_value00_in(26),
      I1 => \A1_i_28__1_0\(2),
      I2 => fixed_point_value00_in(25),
      I3 => A1_1,
      I4 => A1_0,
      I5 => \A1_i_28__1_0\(1),
      O => \A1_i_63__1_n_0\
    );
\A1_i_64__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFFFAFAFECC"
    )
        port map (
      I0 => fixed_point_value00_in(28),
      I1 => \A1_i_28__1_0\(4),
      I2 => fixed_point_value00_in(27),
      I3 => A1_1,
      I4 => A1_0,
      I5 => \A1_i_28__1_0\(3),
      O => \A1_i_64__1_n_0\
    );
\A1_i_66__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => fixed_point_value00_in(11),
      I1 => A1_0,
      I2 => \i__carry__1_i_8__0_n_0\,
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \A1_i_66__1_n_0\
    );
\A1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_32__1_n_0\,
      O => B(12)
    );
\A1_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_33__0_n_0\,
      O => B(11)
    );
\A1_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_34__1_n_0\,
      O => B(10)
    );
\A1_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \A1_i_24__1_n_0\,
      I1 => \A1_i_25__1_n_0\,
      I2 => \A1_i_26__1_n_0\,
      I3 => \A1_i_27__1_n_0\,
      I4 => \A1_i_28__1_n_0\,
      I5 => \A1_i_35__0_n_0\,
      O => B(9)
    );
\fixed_point_value0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fixed_point_value0_inferred__1/i__carry_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry_n_3\,
      CYINIT => fixed_point_value(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(4 downto 1),
      S(3 downto 0) => fixed_point_value(4 downto 1)
    );
\fixed_point_value0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__0_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__0_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__0_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(8 downto 5),
      S(3 downto 0) => fixed_point_value(8 downto 5)
    );
\fixed_point_value0_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__0_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__1_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__1_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__1_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(12 downto 9),
      S(3 downto 0) => fixed_point_value(12 downto 9)
    );
\fixed_point_value0_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__1_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__2_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__2_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__2_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(16 downto 13),
      S(3 downto 0) => fixed_point_value(16 downto 13)
    );
\fixed_point_value0_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__2_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__3_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__3_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__3_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(20 downto 17),
      S(3 downto 0) => fixed_point_value(20 downto 17)
    );
\fixed_point_value0_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__3_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__4_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__4_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__4_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(24 downto 21),
      S(3) => \i__carry__4_i_1__1_n_0\,
      S(2 downto 0) => fixed_point_value(23 downto 21)
    );
\fixed_point_value0_inferred__1/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__4_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__5_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__5_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__5_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(28 downto 25),
      S(3) => \i__carry__5_i_1__1_n_0\,
      S(2) => \i__carry__5_i_2__1_n_0\,
      S(1) => \i__carry__5_i_3__1_n_0\,
      S(0) => \i__carry__5_i_4__1_n_0\
    );
\fixed_point_value0_inferred__1/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_fixed_point_value0_inferred__1/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \fixed_point_value0_inferred__1/i__carry__6_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_fixed_point_value0_inferred__1/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => fixed_point_value00_in(31 downto 29),
      S(3) => '0',
      S(2) => \i__carry__6_i_1__1_n_0\,
      S(1) => \i__carry__6_i_2__1_n_0\,
      S(0) => \i__carry__6_i_3__1_n_0\
    );
\i__carry__0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FF00000000"
    )
        port map (
      I0 => \i__carry__0_i_15__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_23__1_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry__0_i_17__1_n_0\,
      I5 => \i__carry__2_i_6__1_n_0\,
      O => \i__carry__0_i_10__1_n_0\
    );
\i__carry__0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \i__carry__0_i_18__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__0_i_11__0_n_0\
    );
\i__carry__0_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A300FF00A300"
    )
        port map (
      I0 => \i__carry_i_23__1_n_0\,
      I1 => \i__carry_i_24__1_n_0\,
      I2 => \^fixed_point_value5\(1),
      I3 => \i__carry__2_i_6__1_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__0_i_17__1_n_0\,
      O => \i__carry__0_i_12__1_n_0\
    );
\i__carry__0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2228222"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_1\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => \i__carry_i_21__1_n_0\,
      O => \i__carry__0_i_13__1_n_0\
    );
\i__carry__0_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110FFFF11100000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[28]\,
      I1 => \i__carry__2_i_6__1_0\(0),
      I2 => \^fixed_point_value5\(3),
      I3 => Q(15),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry__0_i_19__1_n_0\,
      O => \i__carry__0_i_14__1_n_0\
    );
\i__carry__0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F11FFFF1F110000"
    )
        port map (
      I0 => \i__carry_i_34__1_n_0\,
      I1 => \i__carry__0_i_20__0_n_0\,
      I2 => \^data_in_singletofix_reg[24]_24\,
      I3 => Q(13),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry_i_41__1_n_0\,
      O => \i__carry__0_i_15__1_n_0\
    );
\i__carry__0_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007474"
    )
        port map (
      I0 => \i__carry__0_i_21__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_43__0_n_0\,
      I3 => \i__carry__0_i_22_n_0\,
      I4 => \^fixed_point_value5\(1),
      O => \i__carry__0_i_16__1_n_0\
    );
\i__carry__0_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B8B33FF00CC"
    )
        port map (
      I0 => \i__carry__0_i_21__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_43__0_n_0\,
      I3 => \i__carry_i_42__1_n_0\,
      I4 => \i__carry_i_32__0_n_0\,
      I5 => \^fixed_point_value5\(1),
      O => \i__carry__0_i_17__1_n_0\
    );
\i__carry__0_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0000000000F0AA"
    )
        port map (
      I0 => \i__carry__5_i_33__0_n_0\,
      I1 => \i__carry__5_i_24__1_n_0\,
      I2 => \i__carry_i_31__1_n_0\,
      I3 => Q(24),
      I4 => Q(25),
      I5 => Q(26),
      O => \i__carry__0_i_18__1_n_0\
    );
\i__carry__0_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => Q(19),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[28]\,
      I3 => \i__carry__2_i_6__1_0\(0),
      I4 => Q(11),
      O => \i__carry__0_i_19__1_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \i__carry__0_i_5__1_n_0\,
      I1 => \i__carry__0_i_6__1_n_0\,
      I2 => \^data_in_singletofix_reg[30]\,
      O => fixed_point_value(8)
    );
\i__carry__0_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_in_singletofix_reg[28]\,
      I1 => Q(21),
      O => \i__carry__0_i_20__0_n_0\
    );
\i__carry__0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => Q(20),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[28]\,
      I3 => \i__carry__2_i_6__1_0\(0),
      I4 => Q(12),
      O => \i__carry__0_i_21__0_n_0\
    );
\i__carry__0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \i__carry__0_i_23_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_42__1_n_0\,
      O => \i__carry__0_i_22_n_0\
    );
\i__carry__0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => Q(22),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[28]\,
      I3 => \i__carry__2_i_6__1_0\(0),
      I4 => Q(14),
      O => \i__carry__0_i_23_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \i__carry__0_i_7__1_n_0\,
      I1 => \i__carry__0_i_8__1_n_0\,
      I2 => \^data_in_singletofix_reg[30]\,
      O => fixed_point_value(7)
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__0_i_9__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry__0_i_10__1_n_0\,
      O => fixed_point_value(6)
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__0_i_11__0_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry__0_i_12__1_n_0\,
      O => fixed_point_value(5)
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \i__carry__0_i_13__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FFFF00FFFFFF"
    )
        port map (
      I0 => \i__carry__0_i_14__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_15__1_n_0\,
      I3 => \i__carry__0_i_16__1_n_0\,
      I4 => \i__carry__2_i_6__1_n_0\,
      I5 => \^fixed_point_value5\(0),
      O => \i__carry__0_i_6__1_n_0\
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000802A0000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]\,
      I1 => Q(24),
      I2 => Q(25),
      I3 => Q(26),
      I4 => \^data_in_singletofix_reg[30]\,
      I5 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__0_i_7__1_n_0\
    );
\i__carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47FFFFFF47FF"
    )
        port map (
      I0 => \i__carry__0_i_15__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_23__1_n_0\,
      I3 => \i__carry__2_i_6__1_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__0_i_16__1_n_0\,
      O => \i__carry__0_i_8__1_n_0\
    );
\i__carry__0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000802A0000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_0\,
      I1 => Q(24),
      I2 => Q(25),
      I3 => Q(26),
      I4 => \^data_in_singletofix_reg[30]\,
      I5 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__0_i_9__1_n_0\
    );
\i__carry__1_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \i__carry__1_i_20__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__1_i_10__0_n_0\
    );
\i__carry__1_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FFFF00FFFFFF"
    )
        port map (
      I0 => \i__carry__1_i_16__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_14__1_n_0\,
      I3 => \i__carry__1_i_21__1_n_0\,
      I4 => \i__carry__2_i_6__1_n_0\,
      I5 => \^fixed_point_value5\(0),
      O => \i__carry__1_i_11__1_n_0\
    );
\i__carry__1_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \i__carry__1_i_22__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__1_i_12__0_n_0\
    );
\i__carry__1_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47FFFFFF47FF"
    )
        port map (
      I0 => \i__carry__0_i_14__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_15__1_n_0\,
      I3 => \i__carry__2_i_6__1_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__1_i_21__1_n_0\,
      O => \i__carry__1_i_13__1_n_0\
    );
\i__carry__1_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEE8222"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_8\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[24]_9\,
      O => \i__carry__1_i_14__1_n_0\
    );
\i__carry__1_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000B00030008"
    )
        port map (
      I0 => Q(19),
      I1 => \^fixed_point_value5\(2),
      I2 => \^data_in_singletofix_reg[28]\,
      I3 => \i__carry__2_i_6__1_0\(0),
      I4 => \^fixed_point_value5\(3),
      I5 => Q(15),
      O => \i__carry__1_i_15__1_n_0\
    );
\i__carry__1_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[28]\,
      I1 => Q(17),
      I2 => \i__carry__2_i_6__1_0\(0),
      I3 => \^fixed_point_value5\(3),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry__1_i_23__0_n_0\,
      O => \i__carry__1_i_16__1_n_0\
    );
\i__carry__1_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB8B8B88888B8B"
    )
        port map (
      I0 => \i__carry__1_i_24__0_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_21__0_n_0\,
      I3 => \^data_in_singletofix_reg[24]_24\,
      I4 => \^fixed_point_value5\(2),
      I5 => Q(16),
      O => \i__carry__1_i_17__1_n_0\
    );
\i__carry__1_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(26),
      I1 => Q(23),
      I2 => Q(30),
      I3 => Q(28),
      O => \i__carry__1_i_18__1_n_0\
    );
\i__carry__1_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8B888BBB"
    )
        port map (
      I0 => \i__carry_i_45__1_n_0\,
      I1 => Q(23),
      I2 => Q(19),
      I3 => \^data_in_singletofix_reg[28]\,
      I4 => Q(3),
      I5 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__1_i_19__1_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__1_i_5__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry__1_i_6__1_n_0\,
      O => fixed_point_value(12)
    );
\i__carry__1_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B22EB222822E8222"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_10\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => \i__carry_i_21__1_n_0\,
      I5 => \i__carry_i_28__1_n_0\,
      O => \i__carry__1_i_20__1_n_0\
    );
\i__carry__1_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3505FFFF35050000"
    )
        port map (
      I0 => \i__carry__0_i_21__0_n_0\,
      I1 => \^data_in_singletofix_reg[24]_24\,
      I2 => \^fixed_point_value5\(2),
      I3 => Q(16),
      I4 => \^fixed_point_value5\(1),
      I5 => \i__carry__0_i_22_n_0\,
      O => \i__carry__1_i_21__1_n_0\
    );
\i__carry__1_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2228222"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_4\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => \i__carry_i_31__1_n_0\,
      O => \i__carry__1_i_22__1_n_0\
    );
\i__carry__1_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => Q(21),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[28]\,
      I3 => \i__carry__2_i_6__1_0\(0),
      I4 => Q(13),
      O => \i__carry__1_i_23__0_n_0\
    );
\i__carry__1_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF11F1000011F1"
    )
        port map (
      I0 => \i__carry_i_34__1_n_0\,
      I1 => \i__carry__5_i_21__0_n_0\,
      I2 => Q(14),
      I3 => \^data_in_singletofix_reg[24]_24\,
      I4 => \^fixed_point_value5\(2),
      I5 => Q(18),
      O => \i__carry__1_i_24__0_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440F"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_0\,
      I1 => \i__carry__1_i_8__0_n_0\,
      I2 => \i__carry__1_i_9__1_n_0\,
      I3 => \^data_in_singletofix_reg[30]\,
      O => fixed_point_value(11)
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \i__carry__1_i_10__0_n_0\,
      I1 => \i__carry__1_i_11__1_n_0\,
      I2 => \^data_in_singletofix_reg[30]\,
      O => fixed_point_value(10)
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \i__carry__1_i_12__0_n_0\,
      I1 => \i__carry__1_i_13__1_n_0\,
      I2 => \^data_in_singletofix_reg[30]\,
      O => fixed_point_value(9)
    );
\i__carry__1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \i__carry__1_i_14__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__1_i_5__1_n_0\
    );
\i__carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF000000"
    )
        port map (
      I0 => \i__carry__1_i_15__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__1_i_16__1_n_0\,
      I3 => \i__carry__1_i_17__1_n_0\,
      I4 => \i__carry__2_i_6__1_n_0\,
      I5 => \^fixed_point_value5\(0),
      O => \i__carry__1_i_6__1_n_0\
    );
\i__carry__1_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000000FFFFFBB"
    )
        port map (
      I0 => Q(29),
      I1 => \i__carry__1_i_18__1_n_0\,
      I2 => Q(26),
      I3 => Q(25),
      I4 => Q(24),
      I5 => Q(27),
      O => \^data_in_singletofix_reg[29]_0\
    );
\i__carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"822E8222B22EB222"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_17\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => \i__carry_i_31__1_n_0\,
      I5 => \i__carry__1_i_19__1_n_0\,
      O => \i__carry__1_i_8__0_n_0\
    );
\i__carry__1_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47FFFFFF47FF"
    )
        port map (
      I0 => \i__carry__1_i_16__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_14__1_n_0\,
      I3 => \i__carry__2_i_6__1_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__1_i_17__1_n_0\,
      O => \i__carry__1_i_9__1_n_0\
    );
\i__carry__2_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \i__carry__2_i_28__0_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__2_i_10__1_n_0\
    );
\i__carry__2_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3BB"
    )
        port map (
      I0 => \i__carry__2_i_29__0_n_0\,
      I1 => \i__carry__2_i_6__1_n_0\,
      I2 => \^data_in_singletofix_reg[18]\,
      I3 => \^fixed_point_value5\(0),
      O => \i__carry__2_i_11__1_n_0\
    );
\i__carry__2_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8DFF"
    )
        port map (
      I0 => \^fixed_point_value5\(0),
      I1 => \i__carry__2_i_29__0_n_0\,
      I2 => \i__carry__2_i_30__0_n_0\,
      I3 => \i__carry__2_i_6__1_n_0\,
      O => \i__carry__2_i_13__1_n_0\
    );
\i__carry__2_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \i__carry__2_i_31__0_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry__2_i_14__1_n_0\
    );
\i__carry__2_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47FFFFFF47FF"
    )
        port map (
      I0 => \i__carry__1_i_15__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__1_i_16__1_n_0\,
      I3 => \i__carry__2_i_6__1_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__2_i_30__0_n_0\,
      O => \i__carry__2_i_15__1_n_0\
    );
\i__carry__2_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020202000000"
    )
        port map (
      I0 => Q(24),
      I1 => Q(23),
      I2 => \i__carry__5_i_22__1_n_0\,
      I3 => Q(16),
      I4 => \^data_in_singletofix_reg[28]\,
      I5 => Q(0),
      O => \i__carry__2_i_16__1_n_0\
    );
\i__carry__2_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i__carry__2_i_6__1_0\(19),
      I1 => \i__carry__2_i_6__1_0\(23),
      I2 => \i__carry__2_i_6__1_0\(7),
      I3 => \i__carry__2_i_6__1_0\(26),
      I4 => \i__carry__2_i_34__0_n_0\,
      O => \i__carry__2_i_18__1_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABABABAAABA"
    )
        port map (
      I0 => \i__carry__2_i_5__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \^data_in_singletofix_reg[18]\,
      I4 => \^fixed_point_value5\(0),
      I5 => \fixed_point_value0_inferred__1/i__carry__2_0\,
      O => fixed_point_value(16)
    );
\i__carry__2_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i__carry__2_i_6__1_0\(14),
      I1 => \i__carry__2_i_6__1_0\(16),
      I2 => \i__carry__2_i_6__1_0\(10),
      I3 => \i__carry__2_i_6__1_0\(17),
      I4 => \i__carry__2_i_49__0_n_0\,
      O => \i__carry__2_i_22__0_n_0\
    );
\i__carry__2_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i__carry__2_i_6__1_0\(1),
      I1 => \i__carry__2_i_6__1_0\(27),
      I2 => \i__carry__2_i_6__1_0\(2),
      I3 => \i__carry__2_i_6__1_0\(6),
      I4 => \i__carry__2_i_50__0_n_0\,
      O => \i__carry__2_i_23__0_n_0\
    );
\i__carry__2_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^fixed_point_value5\(3),
      I1 => \^data_in_singletofix_reg[28]\,
      I2 => \i__carry__2_i_6__1_0\(0),
      O => \^data_in_singletofix_reg[24]_24\
    );
\i__carry__2_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \i__carry__2_i_6__1_0\(0),
      I1 => \^data_in_singletofix_reg[28]\,
      I2 => \^fixed_point_value5\(3),
      I3 => Q(16),
      I4 => \^fixed_point_value5\(2),
      I5 => Q(20),
      O => \i__carry__2_i_25__0_n_0\
    );
\i__carry__2_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      I2 => Q(24),
      O => \i__carry__2_i_26__0_n_0\
    );
\i__carry__2_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => Q(24),
      O => \i__carry__2_i_27__0_n_0\
    );
\i__carry__2_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEE8222"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_5\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[24]\,
      O => \i__carry__2_i_28__0_n_0\
    );
\i__carry__2_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0000ABFBFFFF"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_24\,
      I1 => Q(17),
      I2 => \^fixed_point_value5\(2),
      I3 => Q(21),
      I4 => \^fixed_point_value5\(1),
      I5 => \i__carry__1_i_15__1_n_0\,
      O => \i__carry__2_i_29__0_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \i__carry__2_i_10__1_n_0\,
      I1 => \i__carry__2_i_11__1_n_0\,
      I2 => \^data_in_singletofix_reg[30]\,
      O => fixed_point_value(15)
    );
\i__carry__2_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFF54040000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_24\,
      I1 => Q(16),
      I2 => \^fixed_point_value5\(2),
      I3 => Q(20),
      I4 => \^fixed_point_value5\(1),
      I5 => \i__carry__1_i_24__0_n_0\,
      O => \i__carry__2_i_30__0_n_0\
    );
\i__carry__2_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEE8222"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_6\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[24]_7\,
      O => \i__carry__2_i_31__0_n_0\
    );
\i__carry__2_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__2_i_6__1_0\(24),
      I1 => \i__carry__2_i_6__1_0\(11),
      I2 => \i__carry__2_i_6__1_0\(12),
      I3 => \i__carry__2_i_6__1_0\(9),
      O => \i__carry__2_i_34__0_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => A1_0,
      I1 => \i__carry__2_i_13__1_n_0\,
      I2 => \^data_in_singletofix_reg[30]\,
      O => fixed_point_value(14)
    );
\i__carry__2_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__2_i_6__1_0\(15),
      I1 => \i__carry__2_i_6__1_0\(4),
      I2 => \i__carry__2_i_6__1_0\(20),
      I3 => \i__carry__2_i_6__1_0\(5),
      O => \i__carry__2_i_49__0_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \i__carry__2_i_14__1_n_0\,
      I1 => \i__carry__2_i_15__1_n_0\,
      I2 => \^data_in_singletofix_reg[30]\,
      O => fixed_point_value(13)
    );
\i__carry__2_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__2_i_6__1_0\(22),
      I1 => \i__carry__2_i_6__1_0\(18),
      I2 => \i__carry__2_i_6__1_0\(13),
      I3 => \i__carry__2_i_6__1_0\(8),
      O => \i__carry__2_i_50__0_n_0\
    );
\i__carry__2_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F200F0F2F200000"
    )
        port map (
      I0 => \i__carry__2_i_16__1_n_0\,
      I1 => \A1_i_61__1_0\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[24]_19\,
      I4 => \^data_in_singletofix_reg[26]\,
      I5 => \^data_in_singletofix_reg[24]_1\,
      O => \i__carry__2_i_5__1_n_0\
    );
\i__carry__2_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \i__carry__2_i_18__1_n_0\,
      I1 => \i__carry__2_i_6__1_0\(21),
      I2 => \i__carry__2_i_6__1_0\(25),
      I3 => \i__carry__2_i_6__1_0\(3),
      I4 => \i__carry__2_i_22__0_n_0\,
      I5 => \i__carry__2_i_23__0_n_0\,
      O => \i__carry__2_i_6__1_n_0\
    );
\i__carry__2_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_24\,
      I1 => Q(18),
      I2 => \^fixed_point_value5\(2),
      I3 => Q(22),
      I4 => \^fixed_point_value5\(1),
      I5 => \i__carry__2_i_25__0_n_0\,
      O => \^data_in_singletofix_reg[18]\
    );
\i__carry__2_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \i__carry__2_i_8__1_n_1\,
      CO(1) => \i__carry__2_i_8__1_n_2\,
      CO(0) => \i__carry__2_i_8__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \^fixed_point_value5\(3 downto 0),
      S(3) => \i__carry__2_i_26__0_n_0\,
      S(2) => \i__carry__2_i_27__0_n_0\,
      S(1 downto 0) => Q(24 downto 23)
    );
\i__carry__3_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry__3_i_14_n_0\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      I2 => \^data_in_singletofix_reg[24]_18\,
      I3 => \^data_in_singletofix_reg[26]\,
      I4 => \^data_in_singletofix_reg[24]_10\,
      O => \i__carry__3_i_10__1_n_0\
    );
\i__carry__3_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => Q(18),
      I1 => Q(22),
      I2 => \^data_in_singletofix_reg[24]_24\,
      I3 => \^fixed_point_value5\(2),
      I4 => \^fixed_point_value5\(1),
      I5 => Q(20),
      O => \i__carry__3_i_11__1_n_0\
    );
\i__carry__3_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330B8330030B800"
    )
        port map (
      I0 => \i__carry_i_31__1_n_0\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      I2 => \^data_in_singletofix_reg[24]_2\,
      I3 => Q(26),
      I4 => \^data_in_singletofix_reg[24]_3\,
      I5 => \^data_in_singletofix_reg[24]_4\,
      O => \i__carry__3_i_12__1_n_0\
    );
\i__carry__3_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(28),
      I1 => Q(30),
      I2 => Q(23),
      I3 => Q(26),
      I4 => \^data_in_singletofix_reg[25]_4\,
      O => \^data_in_singletofix_reg[28]\
    );
\i__carry__3_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000000A"
    )
        port map (
      I0 => \i__carry_i_21__1_n_0\,
      I1 => \i__carry_i_28__1_n_0\,
      I2 => Q(26),
      I3 => Q(25),
      I4 => Q(24),
      O => \i__carry__3_i_14_n_0\
    );
\i__carry__3_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(25),
      I1 => Q(24),
      I2 => Q(29),
      I3 => Q(27),
      O => \^data_in_singletofix_reg[25]_4\
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABABABAAABA"
    )
        port map (
      I0 => \i__carry__3_i_5__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \i__carry__3_i_6__1_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__3_i_7__1_n_0\,
      O => fixed_point_value(20)
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABABABAAABA"
    )
        port map (
      I0 => \i__carry__3_i_8__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \fixed_point_value0_inferred__1/i__carry__3_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__3_i_6__1_n_0\,
      O => fixed_point_value(19)
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABABABAAABA"
    )
        port map (
      I0 => \i__carry__3_i_10__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \i__carry__3_i_11__1_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \fixed_point_value0_inferred__1/i__carry__3_0\,
      O => fixed_point_value(18)
    );
\i__carry__3_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABABABAAABA"
    )
        port map (
      I0 => \i__carry__3_i_12__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \fixed_point_value0_inferred__1/i__carry__2_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__3_i_11__1_n_0\,
      O => fixed_point_value(17)
    );
\i__carry__3_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry_i_22__1_n_0\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      I2 => \^data_in_singletofix_reg[24]_15\,
      I3 => \^data_in_singletofix_reg[26]\,
      I4 => \^data_in_singletofix_reg[24]_8\,
      O => \i__carry__3_i_5__1_n_0\
    );
\i__carry__3_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_24\,
      I1 => \^fixed_point_value5\(2),
      I2 => Q(20),
      I3 => \^fixed_point_value5\(1),
      I4 => Q(22),
      O => \i__carry__3_i_6__1_n_0\
    );
\i__carry__3_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFFFFFFD"
    )
        port map (
      I0 => \^fixed_point_value5\(1),
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry__2_i_6__1_0\(0),
      I3 => \^data_in_singletofix_reg[28]\,
      I4 => \^fixed_point_value5\(3),
      I5 => Q(21),
      O => \i__carry__3_i_7__1_n_0\
    );
\i__carry__3_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry_i_26__1_n_0\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      I2 => \^data_in_singletofix_reg[24]_16\,
      I3 => \^data_in_singletofix_reg[26]\,
      I4 => \^data_in_singletofix_reg[24]_17\,
      O => \i__carry__3_i_8__1_n_0\
    );
\i__carry__4_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      I2 => \^data_in_singletofix_reg[24]_11\,
      I3 => \^data_in_singletofix_reg[26]\,
      I4 => \^data_in_singletofix_reg[24]_5\,
      O => \i__carry__4_i_10__1_n_0\
    );
\i__carry__4_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_0\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      I2 => \^data_in_singletofix_reg[24]_12\,
      I3 => \^data_in_singletofix_reg[26]\,
      I4 => \^data_in_singletofix_reg[24]_13\,
      O => \i__carry__4_i_12__1_n_0\
    );
\i__carry__4_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry__0_i_18__1_n_0\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      I2 => \^data_in_singletofix_reg[24]_14\,
      I3 => \^data_in_singletofix_reg[26]\,
      I4 => \^data_in_singletofix_reg[24]_6\,
      O => \i__carry__4_i_15__1_n_0\
    );
\i__carry__4_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E2000000E2FF"
    )
        port map (
      I0 => Q(3),
      I1 => \^data_in_singletofix_reg[28]\,
      I2 => Q(19),
      I3 => Q(23),
      I4 => \i__carry__5_i_22__1_n_0\,
      I5 => \i__carry__4_i_26__0_n_0\,
      O => \i__carry__4_i_16__1_n_0\
    );
\i__carry__4_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(7),
      I1 => Q(23),
      I2 => Q(8),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__4_i_17__0_n_0\
    );
\i__carry__4_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E2000000E2FF"
    )
        port map (
      I0 => Q(5),
      I1 => \^data_in_singletofix_reg[28]\,
      I2 => Q(21),
      I3 => Q(23),
      I4 => \i__carry__5_i_22__1_n_0\,
      I5 => \i__carry__4_i_27_n_0\,
      O => \i__carry__4_i_18__1_n_0\
    );
\i__carry__4_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(19),
      I1 => Q(23),
      I2 => Q(20),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__4_i_19__1_n_0\
    );
\i__carry__4_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_1\,
      I1 => \^data_in_singletofix_reg[25]_2\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[24]_22\,
      I4 => \^data_in_singletofix_reg[26]\,
      I5 => \^data_in_singletofix_reg[24]_19\,
      O => \i__carry__4_i_1__1_n_0\
    );
\i__carry__4_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(17),
      I1 => Q(23),
      I2 => Q(18),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__4_i_20__1_n_0\
    );
\i__carry__4_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000E000E500E0"
    )
        port map (
      I0 => Q(24),
      I1 => Q(21),
      I2 => Q(23),
      I3 => \i__carry__5_i_22__1_n_0\,
      I4 => Q(22),
      I5 => \^data_in_singletofix_reg[28]\,
      O => \i__carry__4_i_21__1_n_0\
    );
\i__carry__4_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(11),
      I1 => Q(23),
      I2 => Q(12),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__4_i_22__1_n_0\
    );
\i__carry__4_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(9),
      I1 => Q(23),
      I2 => Q(10),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__4_i_23__1_n_0\
    );
\i__carry__4_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(15),
      I1 => Q(23),
      I2 => Q(16),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__4_i_24__0_n_0\
    );
\i__carry__4_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(13),
      I1 => Q(23),
      I2 => Q(14),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__4_i_25__0_n_0\
    );
\i__carry__4_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => Q(20),
      I1 => \i__carry__1_i_18__1_n_0\,
      I2 => \^data_in_singletofix_reg[25]_4\,
      I3 => Q(4),
      O => \i__carry__4_i_26__0_n_0\
    );
\i__carry__4_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => Q(22),
      I1 => \i__carry__1_i_18__1_n_0\,
      I2 => \^data_in_singletofix_reg[25]_4\,
      I3 => Q(6),
      O => \i__carry__4_i_27_n_0\
    );
\i__carry__4_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \i__carry__4_i_10__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \^fixed_point_value5\(1),
      I4 => \A1_i_25__1_0\,
      I5 => \^fixed_point_value5\(0),
      O => fixed_point_value(23)
    );
\i__carry__4_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABAAAAAAAAA"
    )
        port map (
      I0 => \i__carry__4_i_12__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \A1_i_24__1_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \A1_i_24__1_1\,
      I5 => \i__carry__2_i_6__1_n_0\,
      O => fixed_point_value(22)
    );
\i__carry__4_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAABAAABABA"
    )
        port map (
      I0 => \i__carry__4_i_15__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => \A1_i_24__1_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__3_i_7__1_n_0\,
      O => fixed_point_value(21)
    );
\i__carry__4_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__4_i_16__1_n_0\,
      I1 => \i__carry_i_28__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__4_i_17__0_n_0\,
      I5 => \i__carry__4_i_18__1_n_0\,
      O => \^data_in_singletofix_reg[24]_1\
    );
\i__carry__4_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \i__carry_i_21__1_n_0\,
      I1 => Q(25),
      I2 => Q(24),
      O => \^data_in_singletofix_reg[25]_2\
    );
\i__carry__4_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => \i__carry__4_i_19__1_n_0\,
      I1 => \i__carry__4_i_20__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__4_i_21__1_n_0\,
      O => \^data_in_singletofix_reg[24]_22\
    );
\i__carry__4_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      I2 => Q(24),
      O => \^data_in_singletofix_reg[26]\
    );
\i__carry__4_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__4_i_22__1_n_0\,
      I1 => \i__carry__4_i_23__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__4_i_24__0_n_0\,
      I5 => \i__carry__4_i_25__0_n_0\,
      O => \^data_in_singletofix_reg[24]_19\
    );
\i__carry__5_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04A4"
    )
        port map (
      I0 => Q(25),
      I1 => \i__carry_i_31__1_n_0\,
      I2 => Q(24),
      I3 => \i__carry__1_i_19__1_n_0\,
      O => \^data_in_singletofix_reg[25]\
    );
\i__carry__5_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i__carry__5_i_27__1_n_0\,
      I1 => Q(25),
      I2 => Q(24),
      O => \^data_in_singletofix_reg[25]_1\
    );
\i__carry__5_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__5_i_28__1_n_0\,
      I1 => \i__carry__5_i_29__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_30__1_n_0\,
      I5 => \i__carry__5_i_31__1_n_0\,
      O => \^data_in_singletofix_reg[24]_16\
    );
\i__carry__5_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__4_i_18__1_n_0\,
      I1 => \i__carry__4_i_16__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__4_i_23__1_n_0\,
      I5 => \i__carry__4_i_17__0_n_0\,
      O => \^data_in_singletofix_reg[24]_10\
    );
\i__carry__5_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A404"
    )
        port map (
      I0 => Q(25),
      I1 => \i__carry_i_21__1_n_0\,
      I2 => Q(24),
      I3 => \i__carry_i_28__1_n_0\,
      O => \^data_in_singletofix_reg[25]_0\
    );
\i__carry__5_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CA00CAF0CA00CA0"
    )
        port map (
      I0 => \i__carry__5_i_32__1_n_0\,
      I1 => \i__carry__4_i_19__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_22__1_n_0\,
      I5 => Q(23),
      O => \^data_in_singletofix_reg[24]_21\
    );
\i__carry__5_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__4_i_25__0_n_0\,
      I1 => \i__carry__4_i_22__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__4_i_20__1_n_0\,
      I5 => \i__carry__4_i_24__0_n_0\,
      O => \^data_in_singletofix_reg[24]_18\
    );
\i__carry__5_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__5_i_24__1_n_0\,
      I1 => \i__carry__5_i_33__0_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_26__1_n_0\,
      I5 => \i__carry__5_i_23__1_n_0\,
      O => \^data_in_singletofix_reg[24]_4\
    );
\i__carry__5_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \i__carry_i_31__1_n_0\,
      I1 => Q(25),
      I2 => Q(24),
      O => \^data_in_singletofix_reg[25]_3\
    );
\i__carry__5_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => \i__carry__5_i_34__0_n_0\,
      I1 => \i__carry__5_i_30__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_35_n_0\,
      O => \^data_in_singletofix_reg[24]_23\
    );
\i__carry__5_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_8\,
      I1 => \^data_in_singletofix_reg[24]_9\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => \^data_in_singletofix_reg[26]\,
      I5 => \^data_in_singletofix_reg[24]_15\,
      O => \i__carry__5_i_1__1_n_0\
    );
\i__carry__5_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__5_i_29__1_n_0\,
      I1 => \i__carry__5_i_25__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_31__1_n_0\,
      I5 => \i__carry__5_i_28__1_n_0\,
      O => \^data_in_singletofix_reg[24]_2\
    );
\i__carry__5_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \^data_in_singletofix_reg[25]_4\,
      I1 => Q(26),
      I2 => Q(23),
      I3 => Q(30),
      I4 => Q(28),
      I5 => Q(22),
      O => \i__carry__5_i_21__0_n_0\
    );
\i__carry__5_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFDDFFD5FF5DFFD"
    )
        port map (
      I0 => Q(30),
      I1 => Q(29),
      I2 => Q(28),
      I3 => \i__carry__5_i_15__1_0\,
      I4 => \i__carry__1_i_18__1_n_0\,
      I5 => \^data_in_singletofix_reg[25]_4\,
      O => \i__carry__5_i_22__1_n_0\
    );
\i__carry__5_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => Q(6),
      I1 => \^data_in_singletofix_reg[28]\,
      I2 => Q(22),
      I3 => Q(23),
      I4 => Q(7),
      I5 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__5_i_23__1_n_0\
    );
\i__carry__5_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E2000000E2FF"
    )
        port map (
      I0 => Q(4),
      I1 => \^data_in_singletofix_reg[28]\,
      I2 => Q(20),
      I3 => Q(23),
      I4 => \i__carry__5_i_22__1_n_0\,
      I5 => \i__carry__5_i_37_n_0\,
      O => \i__carry__5_i_24__1_n_0\
    );
\i__carry__5_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(10),
      I1 => Q(23),
      I2 => Q(11),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__5_i_25__1_n_0\
    );
\i__carry__5_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(23),
      I2 => Q(9),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__5_i_26__1_n_0\
    );
\i__carry__5_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB8CC"
    )
        port map (
      I0 => Q(22),
      I1 => Q(24),
      I2 => Q(20),
      I3 => Q(23),
      I4 => Q(21),
      I5 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__5_i_27__1_n_0\
    );
\i__carry__5_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(14),
      I1 => Q(23),
      I2 => Q(15),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__5_i_28__1_n_0\
    );
\i__carry__5_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(12),
      I1 => Q(23),
      I2 => Q(13),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__5_i_29__1_n_0\
    );
\i__carry__5_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_17\,
      I1 => \^data_in_singletofix_reg[25]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[25]_1\,
      I4 => \^data_in_singletofix_reg[26]\,
      I5 => \^data_in_singletofix_reg[24]_16\,
      O => \i__carry__5_i_2__1_n_0\
    );
\i__carry__5_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(18),
      I1 => Q(23),
      I2 => Q(19),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__5_i_30__1_n_0\
    );
\i__carry__5_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(16),
      I1 => Q(23),
      I2 => Q(17),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__5_i_31__1_n_0\
    );
\i__carry__5_i_32__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080B08"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      I2 => \i__carry__5_i_22__1_n_0\,
      I3 => Q(22),
      I4 => \^data_in_singletofix_reg[28]\,
      O => \i__carry__5_i_32__1_n_0\
    );
\i__carry__5_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070404040704"
    )
        port map (
      I0 => \i__carry_i_45__1_n_0\,
      I1 => Q(23),
      I2 => \i__carry__5_i_22__1_n_0\,
      I3 => Q(3),
      I4 => \^data_in_singletofix_reg[28]\,
      I5 => Q(19),
      O => \i__carry__5_i_33__0_n_0\
    );
\i__carry__5_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(20),
      I1 => Q(23),
      I2 => Q(21),
      I3 => \i__carry__5_i_22__1_n_0\,
      O => \i__carry__5_i_34__0_n_0\
    );
\i__carry__5_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \i__carry__5_i_22__1_n_0\,
      I3 => Q(24),
      O => \i__carry__5_i_35_n_0\
    );
\i__carry__5_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => Q(21),
      I1 => \i__carry__1_i_18__1_n_0\,
      I2 => \^data_in_singletofix_reg[25]_4\,
      I3 => Q(5),
      O => \i__carry__5_i_37_n_0\
    );
\i__carry__5_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_10\,
      I1 => \^data_in_singletofix_reg[25]_0\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[24]_21\,
      I4 => \^data_in_singletofix_reg[26]\,
      I5 => \^data_in_singletofix_reg[24]_18\,
      O => \i__carry__5_i_3__1_n_0\
    );
\i__carry__5_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_4\,
      I1 => \^data_in_singletofix_reg[25]_3\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[24]_23\,
      I4 => \^data_in_singletofix_reg[26]\,
      I5 => \^data_in_singletofix_reg[24]_2\,
      O => \i__carry__5_i_4__1_n_0\
    );
\i__carry__5_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__4_i_17__0_n_0\,
      I1 => \i__carry__4_i_18__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__4_i_22__1_n_0\,
      I5 => \i__carry__4_i_23__1_n_0\,
      O => \^data_in_singletofix_reg[24]_8\
    );
\i__carry__5_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \i__carry_i_21__1_n_0\,
      I1 => Q(24),
      I2 => Q(25),
      I3 => \i__carry__4_i_16__1_n_0\,
      I4 => \i__carry_i_28__1_n_0\,
      O => \^data_in_singletofix_reg[24]_9\
    );
\i__carry__5_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303031010000"
    )
        port map (
      I0 => \i__carry__5_i_21__0_n_0\,
      I1 => \i__carry__5_i_22__1_n_0\,
      I2 => Q(23),
      I3 => Q(21),
      I4 => Q(25),
      I5 => Q(24),
      O => \^data_in_singletofix_reg[23]\
    );
\i__carry__5_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__4_i_24__0_n_0\,
      I1 => \i__carry__4_i_25__0_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__4_i_19__1_n_0\,
      I5 => \i__carry__4_i_20__1_n_0\,
      O => \^data_in_singletofix_reg[24]_15\
    );
\i__carry__5_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__5_i_23__1_n_0\,
      I1 => \i__carry__5_i_24__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_25__1_n_0\,
      I5 => \i__carry__5_i_26__1_n_0\,
      O => \^data_in_singletofix_reg[24]_17\
    );
\i__carry__6_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__4_i_20__1_n_0\,
      I1 => \i__carry__4_i_24__0_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_32__1_n_0\,
      I5 => \i__carry__4_i_19__1_n_0\,
      O => \^data_in_singletofix_reg[24]_12\
    );
\i__carry__6_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__5_i_26__1_n_0\,
      I1 => \i__carry__5_i_23__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_29__1_n_0\,
      I5 => \i__carry__5_i_25__1_n_0\,
      O => \^data_in_singletofix_reg[24]_6\
    );
\i__carry__6_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB0BC808"
    )
        port map (
      I0 => \i__carry_i_31__1_n_0\,
      I1 => Q(24),
      I2 => Q(25),
      I3 => \i__carry__5_i_24__1_n_0\,
      I4 => \i__carry__5_i_33__0_n_0\,
      O => \^data_in_singletofix_reg[24]_7\
    );
\i__carry__6_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004500"
    )
        port map (
      I0 => \i__carry__5_i_22__1_n_0\,
      I1 => Q(22),
      I2 => Q(23),
      I3 => Q(25),
      I4 => Q(24),
      O => \^data_in_singletofix_reg[22]\
    );
\i__carry__6_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__5_i_31__1_n_0\,
      I1 => \i__carry__5_i_28__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_34__0_n_0\,
      I5 => \i__carry__5_i_30__1_n_0\,
      O => \^data_in_singletofix_reg[24]_14\
    );
\i__carry__6_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_5\,
      I1 => \^data_in_singletofix_reg[24]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[24]_11\,
      I4 => \^data_in_singletofix_reg[26]\,
      O => \i__carry__6_i_1__1_n_0\
    );
\i__carry__6_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_13\,
      I1 => \^data_in_singletofix_reg[24]_0\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[23]_0\,
      I4 => \^data_in_singletofix_reg[26]\,
      I5 => \^data_in_singletofix_reg[24]_12\,
      O => \i__carry__6_i_2__1_n_0\
    );
\i__carry__6_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_6\,
      I1 => \^data_in_singletofix_reg[24]_7\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[22]\,
      I4 => \^data_in_singletofix_reg[26]\,
      I5 => \^data_in_singletofix_reg[24]_14\,
      O => \i__carry__6_i_3__1_n_0\
    );
\i__carry__6_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__5_i_25__1_n_0\,
      I1 => \i__carry__5_i_26__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_28__1_n_0\,
      I5 => \i__carry__5_i_29__1_n_0\,
      O => \^data_in_singletofix_reg[24]_5\
    );
\i__carry__6_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__5_i_33__0_n_0\,
      I1 => \i__carry_i_31__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_23__1_n_0\,
      I5 => \i__carry__5_i_24__1_n_0\,
      O => \^data_in_singletofix_reg[24]\
    );
\i__carry__6_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => \i__carry__5_i_30__1_n_0\,
      I1 => \i__carry__5_i_31__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__5_i_27__1_n_0\,
      O => \^data_in_singletofix_reg[24]_11\
    );
\i__carry__6_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry__4_i_23__1_n_0\,
      I1 => \i__carry__4_i_17__0_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__4_i_25__0_n_0\,
      I5 => \i__carry__4_i_22__1_n_0\,
      O => \^data_in_singletofix_reg[24]_13\
    );
\i__carry__6_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \i__carry_i_28__1_n_0\,
      I1 => \i__carry_i_21__1_n_0\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => \i__carry__4_i_18__1_n_0\,
      I5 => \i__carry__4_i_16__1_n_0\,
      O => \^data_in_singletofix_reg[24]_0\
    );
\i__carry__6_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => Q(23),
      I1 => \i__carry__5_i_22__1_n_0\,
      I2 => Q(25),
      I3 => Q(24),
      O => \^data_in_singletofix_reg[23]_0\
    );
\i__carry_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A300A3000000FF00"
    )
        port map (
      I0 => \i__carry_i_23__1_n_0\,
      I1 => \i__carry_i_24__1_n_0\,
      I2 => \^fixed_point_value5\(1),
      I3 => \i__carry__2_i_6__1_n_0\,
      I4 => \i__carry_i_25__1_n_0\,
      I5 => \^fixed_point_value5\(0),
      O => \i__carry_i_10__1_n_0\
    );
\i__carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \i__carry_i_26__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry_i_11__0_n_0\
    );
\i__carry_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007400FF007400"
    )
        port map (
      I0 => \i__carry_i_24__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_27__1_n_0\,
      I3 => \i__carry__2_i_6__1_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry_i_25__1_n_0\,
      O => \i__carry_i_12__1_n_0\
    );
\i__carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000081018000"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      I2 => Q(26),
      I3 => \i__carry_i_28__1_n_0\,
      I4 => \i__carry_i_21__1_n_0\,
      I5 => \^data_in_singletofix_reg[29]\,
      O => \i__carry_i_13__0_n_0\
    );
\i__carry_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"740074000000FF00"
    )
        port map (
      I0 => \i__carry_i_24__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_27__1_n_0\,
      I3 => \i__carry__2_i_6__1_n_0\,
      I4 => \i__carry_i_30__1_n_0\,
      I5 => \^fixed_point_value5\(0),
      O => \i__carry_i_14__1_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      I2 => Q(24),
      I3 => \i__carry_i_31__1_n_0\,
      I4 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry_i_15_n_0\
    );
\i__carry_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \i__carry__2_i_6__1_n_0\,
      I1 => \i__carry_i_19__1_n_0\,
      I2 => \^fixed_point_value5\(0),
      I3 => \i__carry_i_30__1_n_0\,
      O => \i__carry_i_16__1_n_0\
    );
\i__carry_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_32__0_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_33__1_n_0\,
      O => \i__carry_i_17__1_n_0\
    );
\i__carry_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF10FFFFFF10"
    )
        port map (
      I0 => \i__carry_i_34__1_n_0\,
      I1 => \^data_in_singletofix_reg[28]\,
      I2 => Q(8),
      I3 => \i__carry_i_35__1_n_0\,
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry_i_36__1_n_0\,
      O => \i__carry_i_18_n_0\
    );
\i__carry_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77744474"
    )
        port map (
      I0 => \i__carry_i_27__1_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_37__0_n_0\,
      I3 => \^fixed_point_value5\(2),
      I4 => \i__carry_i_38__1_n_0\,
      O => \i__carry_i_19__1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^data_in_singletofix_reg[8]\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \^data_in_singletofix_reg[24]_20\,
      O => fixed_point_value(0)
    );
\i__carry_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      O => \^data_in_singletofix_reg[24]_3\
    );
\i__carry_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_in_singletofix_reg[28]\,
      I2 => Q(16),
      I3 => \i__carry__5_i_22__1_n_0\,
      I4 => Q(23),
      O => \i__carry_i_21__1_n_0\
    );
\i__carry_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0000000000F0AA"
    )
        port map (
      I0 => \i__carry_i_28__1_n_0\,
      I1 => \i__carry__4_i_16__1_n_0\,
      I2 => \i__carry_i_21__1_n_0\,
      I3 => Q(24),
      I4 => Q(25),
      I5 => Q(26),
      O => \i__carry_i_22__1_n_0\
    );
\i__carry_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F111F110000FFFF"
    )
        port map (
      I0 => \i__carry_i_34__1_n_0\,
      I1 => \i__carry_i_39__1_n_0\,
      I2 => \^data_in_singletofix_reg[24]_24\,
      I3 => Q(11),
      I4 => \i__carry_i_40__1_n_0\,
      I5 => \^fixed_point_value5\(2),
      O => \i__carry_i_23__1_n_0\
    );
\i__carry_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \i__carry_i_41__1_n_0\,
      I1 => \i__carry_i_38__1_n_0\,
      I2 => \^fixed_point_value5\(2),
      O => \i__carry_i_24__1_n_0\
    );
\i__carry_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C5C5C5C0FFF00F0"
    )
        port map (
      I0 => \i__carry_i_42__1_n_0\,
      I1 => \i__carry_i_32__0_n_0\,
      I2 => \^fixed_point_value5\(2),
      I3 => \i__carry_i_43__0_n_0\,
      I4 => \i__carry_i_36__1_n_0\,
      I5 => \^fixed_point_value5\(1),
      O => \i__carry_i_25__1_n_0\
    );
\i__carry_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000000A"
    )
        port map (
      I0 => \i__carry_i_31__1_n_0\,
      I1 => \i__carry__5_i_33__0_n_0\,
      I2 => Q(26),
      I3 => Q(25),
      I4 => Q(24),
      O => \i__carry_i_26__1_n_0\
    );
\i__carry_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447444477777777"
    )
        port map (
      I0 => \i__carry_i_40__1_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_34__1_n_0\,
      I3 => \^data_in_singletofix_reg[28]\,
      I4 => Q(11),
      I5 => \i__carry_i_44__1_n_0\,
      O => \i__carry_i_27__1_n_0\
    );
\i__carry_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151510101015101"
    )
        port map (
      I0 => \i__carry__5_i_22__1_n_0\,
      I1 => \i__carry_i_45__1_n_0\,
      I2 => Q(23),
      I3 => Q(1),
      I4 => \^data_in_singletofix_reg[28]\,
      I5 => Q(17),
      O => \i__carry_i_28__1_n_0\
    );
\i__carry_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      O => \^data_in_singletofix_reg[29]\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry_i_9__0_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry_i_10__1_n_0\,
      O => fixed_point_value(4)
    );
\i__carry_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CFF5C00"
    )
        port map (
      I0 => \i__carry_i_43__0_n_0\,
      I1 => \i__carry_i_36__1_n_0\,
      I2 => \^fixed_point_value5\(2),
      I3 => \^fixed_point_value5\(1),
      I4 => \i__carry_i_17__1_n_0\,
      O => \i__carry_i_30__1_n_0\
    );
\i__carry_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151510101015101"
    )
        port map (
      I0 => \i__carry__5_i_22__1_n_0\,
      I1 => \i__carry_i_46__1_n_0\,
      I2 => Q(23),
      I3 => Q(0),
      I4 => \^data_in_singletofix_reg[28]\,
      I5 => Q(16),
      O => \i__carry_i_31__1_n_0\
    );
\i__carry_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDDCF0CCF3F"
    )
        port map (
      I0 => Q(14),
      I1 => \i__carry__2_i_6__1_0\(0),
      I2 => Q(22),
      I3 => \^data_in_singletofix_reg[28]\,
      I4 => Q(6),
      I5 => \^fixed_point_value5\(3),
      O => \i__carry_i_32__0_n_0\
    );
\i__carry_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5F053FFF5FF53"
    )
        port map (
      I0 => Q(18),
      I1 => Q(2),
      I2 => \i__carry__2_i_6__1_0\(0),
      I3 => \^fixed_point_value5\(3),
      I4 => \^data_in_singletofix_reg[28]\,
      I5 => Q(10),
      O => \i__carry_i_33__1_n_0\
    );
\i__carry_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \i__carry__2_i_6__1_0\(0),
      I1 => \^fixed_point_value5\(3),
      O => \i__carry_i_34__1_n_0\
    );
\i__carry_i_35__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05005404"
    )
        port map (
      I0 => \^fixed_point_value5\(3),
      I1 => Q(0),
      I2 => \^data_in_singletofix_reg[28]\,
      I3 => Q(16),
      I4 => \i__carry__2_i_6__1_0\(0),
      O => \i__carry_i_35__1_n_0\
    );
\i__carry_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDDCF0CCF3F"
    )
        port map (
      I0 => Q(12),
      I1 => \i__carry__2_i_6__1_0\(0),
      I2 => Q(20),
      I3 => \^data_in_singletofix_reg[28]\,
      I4 => Q(4),
      I5 => \^fixed_point_value5\(3),
      O => \i__carry_i_36__1_n_0\
    );
\i__carry_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDDCF0CCF3F"
    )
        port map (
      I0 => Q(9),
      I1 => \i__carry__2_i_6__1_0\(0),
      I2 => Q(17),
      I3 => \^data_in_singletofix_reg[28]\,
      I4 => Q(1),
      I5 => \^fixed_point_value5\(3),
      O => \i__carry_i_37__0_n_0\
    );
\i__carry_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDDCF0CCF3F"
    )
        port map (
      I0 => Q(13),
      I1 => \i__carry__2_i_6__1_0\(0),
      I2 => Q(21),
      I3 => \^data_in_singletofix_reg[28]\,
      I4 => Q(5),
      I5 => \^fixed_point_value5\(3),
      O => \i__carry_i_38__1_n_0\
    );
\i__carry_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_in_singletofix_reg[28]\,
      I1 => Q(19),
      O => \i__carry_i_39__1_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry_i_11__0_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry_i_12__1_n_0\,
      O => fixed_point_value(3)
    );
\i__carry_i_40__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC4C7"
    )
        port map (
      I0 => Q(15),
      I1 => \^fixed_point_value5\(3),
      I2 => \i__carry__2_i_6__1_0\(0),
      I3 => Q(7),
      I4 => \^data_in_singletofix_reg[28]\,
      O => \i__carry_i_40__1_n_0\
    );
\i__carry_i_41__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^fixed_point_value5\(3),
      I2 => Q(9),
      I3 => \^data_in_singletofix_reg[28]\,
      I4 => \i__carry__2_i_6__1_0\(0),
      O => \i__carry_i_41__1_n_0\
    );
\i__carry_i_42__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => Q(18),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[28]\,
      I3 => \i__carry__2_i_6__1_0\(0),
      I4 => Q(10),
      O => \i__carry_i_42__1_n_0\
    );
\i__carry_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => Q(16),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[28]\,
      I3 => \i__carry__2_i_6__1_0\(0),
      I4 => Q(8),
      O => \i__carry_i_43__0_n_0\
    );
\i__carry_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF335"
    )
        port map (
      I0 => Q(3),
      I1 => Q(19),
      I2 => \^data_in_singletofix_reg[28]\,
      I3 => \i__carry__2_i_6__1_0\(0),
      I4 => \^fixed_point_value5\(3),
      O => \i__carry_i_44__1_n_0\
    );
\i__carry_i_45__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => Q(18),
      I1 => \i__carry__1_i_18__1_n_0\,
      I2 => \^data_in_singletofix_reg[25]_4\,
      I3 => Q(2),
      O => \i__carry_i_45__1_n_0\
    );
\i__carry_i_46__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => Q(17),
      I1 => \i__carry__1_i_18__1_n_0\,
      I2 => \^data_in_singletofix_reg[25]_4\,
      I3 => Q(1),
      O => \i__carry_i_46__1_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry_i_13__0_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry_i_14__1_n_0\,
      O => fixed_point_value(2)
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry_i_15_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \i__carry_i_16__1_n_0\,
      O => fixed_point_value(1)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFA3FFA3FF"
    )
        port map (
      I0 => \i__carry_i_17__1_n_0\,
      I1 => \i__carry_i_18_n_0\,
      I2 => \^fixed_point_value5\(1),
      I3 => \i__carry__2_i_6__1_n_0\,
      I4 => \i__carry_i_19__1_n_0\,
      I5 => \^fixed_point_value5\(0),
      O => \^data_in_singletofix_reg[8]\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => Q(30),
      I1 => Q(29),
      I2 => Q(26),
      I3 => \^data_in_singletofix_reg[24]_3\,
      I4 => Q(27),
      I5 => Q(28),
      O => \^data_in_singletofix_reg[30]\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      I2 => Q(26),
      I3 => \i__carry_i_21__1_n_0\,
      I4 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[24]_20\
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \i__carry_i_22__1_n_0\,
      I1 => \^data_in_singletofix_reg[30]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      O => \i__carry_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix__parameterized1\ is
  port (
    fixed_point_value5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__1_i_25\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[0]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[27]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[26]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[17]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[16]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[17]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[18]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[19]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]_1\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \data_in_singleToFix_reg[24]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[21]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[19]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[17]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[23]_1\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_3\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_4\ : out STD_LOGIC;
    \data_in_singleToFix_reg[25]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_5\ : out STD_LOGIC;
    \data_in_singleToFix_reg[10]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_6\ : out STD_LOGIC;
    \data_in_singleToFix_reg[21]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_7\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_8\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_9\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_10\ : out STD_LOGIC;
    \data_in_singleToFix_reg[7]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[9]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[15]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_11\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_12\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_13\ : out STD_LOGIC;
    \data_in_singleToFix_reg[18]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[16]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_14\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_15\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_16\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_17\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_18\ : out STD_LOGIC;
    \data_in_singleToFix_reg[20]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[22]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[22]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_19\ : out STD_LOGIC;
    \data_in_singleToFix_reg[6]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_20\ : out STD_LOGIC;
    \data_in_singleToFix_reg[17]_2\ : out STD_LOGIC;
    \data_in_singleToFix_reg[15]_0\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_21\ : out STD_LOGIC;
    \data_in_singleToFix_reg[14]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[12]\ : out STD_LOGIC;
    \data_in_singleToFix_reg[24]_22\ : out STD_LOGIC;
    \data_in_singleToFix_reg[29]_3\ : out STD_LOGIC;
    \i__carry__1_i_22\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    A1_i_18_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    A1 : in STD_LOGIC;
    A1_i_17_0 : in STD_LOGIC;
    A1_i_16_0 : in STD_LOGIC;
    A1_i_16_1 : in STD_LOGIC;
    A1_i_18_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    A1_0 : in STD_LOGIC;
    A1_1 : in STD_LOGIC;
    A1_2 : in STD_LOGIC;
    A1_3 : in STD_LOGIC;
    A1_i_20_0 : in STD_LOGIC;
    A1_i_20_1 : in STD_LOGIC;
    A1_i_17_1 : in STD_LOGIC;
    A1_i_16_2 : in STD_LOGIC;
    A1_i_16_3 : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__4_0\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__5_0\ : in STD_LOGIC;
    A1_i_42_0 : in STD_LOGIC;
    \i__carry__2_i_11_0\ : in STD_LOGIC;
    A1_4 : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__2_0\ : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__3_0\ : in STD_LOGIC;
    A1_i_62 : in STD_LOGIC;
    A1_i_71 : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__4_1\ : in STD_LOGIC;
    A1_i_38_0 : in STD_LOGIC;
    A1_i_51 : in STD_LOGIC;
    A1_i_70 : in STD_LOGIC;
    A1_i_70_0 : in STD_LOGIC;
    A1_i_41_0 : in STD_LOGIC;
    \i__carry__2_i_13_0\ : in STD_LOGIC;
    A1_i_72 : in STD_LOGIC;
    A1_i_72_0 : in STD_LOGIC;
    A1_i_81 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \i__carry__1_i_12_0\ : in STD_LOGIC;
    \i__carry__1_i_12_1\ : in STD_LOGIC;
    A1_i_52 : in STD_LOGIC;
    A1_i_52_0 : in STD_LOGIC;
    \fixed_point_value0_inferred__1/i__carry__5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix__parameterized1\ : entity is "singleToFix";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix__parameterized1\ is
  signal A1_i_16_n_0 : STD_LOGIC;
  signal A1_i_17_n_0 : STD_LOGIC;
  signal A1_i_18_n_0 : STD_LOGIC;
  signal A1_i_19_n_0 : STD_LOGIC;
  signal A1_i_20_n_0 : STD_LOGIC;
  signal A1_i_21_n_0 : STD_LOGIC;
  signal A1_i_22_n_0 : STD_LOGIC;
  signal A1_i_23_n_0 : STD_LOGIC;
  signal A1_i_24_n_0 : STD_LOGIC;
  signal A1_i_25_n_0 : STD_LOGIC;
  signal A1_i_26_n_0 : STD_LOGIC;
  signal A1_i_27_n_0 : STD_LOGIC;
  signal A1_i_28_n_0 : STD_LOGIC;
  signal A1_i_29_n_0 : STD_LOGIC;
  signal A1_i_32_n_0 : STD_LOGIC;
  signal \A1_i_33__1_n_0\ : STD_LOGIC;
  signal A1_i_34_n_0 : STD_LOGIC;
  signal \A1_i_35__1_n_0\ : STD_LOGIC;
  signal A1_i_36_n_0 : STD_LOGIC;
  signal A1_i_37_n_0 : STD_LOGIC;
  signal A1_i_38_n_0 : STD_LOGIC;
  signal \A1_i_39__1_n_0\ : STD_LOGIC;
  signal A1_i_40_n_0 : STD_LOGIC;
  signal A1_i_41_n_0 : STD_LOGIC;
  signal A1_i_42_n_0 : STD_LOGIC;
  signal \A1_i_43__1_n_0\ : STD_LOGIC;
  signal A1_i_44_n_0 : STD_LOGIC;
  signal A1_i_45_n_0 : STD_LOGIC;
  signal A1_i_46_n_0 : STD_LOGIC;
  signal A1_i_47_n_0 : STD_LOGIC;
  signal A1_i_48_n_0 : STD_LOGIC;
  signal A1_i_49_n_0 : STD_LOGIC;
  signal A1_i_50_n_0 : STD_LOGIC;
  signal A1_i_53_n_0 : STD_LOGIC;
  signal A1_i_54_n_0 : STD_LOGIC;
  signal A1_i_73_n_0 : STD_LOGIC;
  signal A1_i_76_n_0 : STD_LOGIC;
  signal \^data_in_singletofix_reg[0]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[10]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[12]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[14]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[15]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[15]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[16]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[16]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[17]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[17]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[17]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[17]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[18]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[18]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[19]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[19]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[20]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[21]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[21]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[22]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[22]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[23]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_10\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_11\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_12\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_13\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_14\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_15\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_16\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_17\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_18\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_19\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_20\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_21\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_22\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_3\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_4\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_5\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_6\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_7\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_8\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[24]_9\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[25]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[26]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[27]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]_0\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]_1\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]_2\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[29]_3\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[6]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[7]\ : STD_LOGIC;
  signal \^data_in_singletofix_reg[9]\ : STD_LOGIC;
  signal fixed_point_value : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal fixed_point_value00_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \fixed_point_value0_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__5_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__6_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry__6_n_3\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \fixed_point_value0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^fixed_point_value5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_12_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_12_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_14_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_15_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_17_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_21_n_0\ : STD_LOGIC;
  signal \^i__carry__1_i_22\ : STD_LOGIC;
  signal \^i__carry__1_i_25\ : STD_LOGIC;
  signal \i__carry__1_i_26_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_27_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_28_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_29_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_30_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_31_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_32_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_33_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_34_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_35_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_36_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_55_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_17_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_18_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_19_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_20_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_12_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_13_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_14_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_16_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_17_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_20__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_24_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_25_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_32_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_12_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_16_n_0\ : STD_LOGIC;
  signal \i__carry_i_17_n_0\ : STD_LOGIC;
  signal \i__carry_i_18__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_19_n_0\ : STD_LOGIC;
  signal \i__carry_i_20_n_0\ : STD_LOGIC;
  signal \i__carry_i_21_n_0\ : STD_LOGIC;
  signal \i__carry_i_27_n_0\ : STD_LOGIC;
  signal \i__carry_i_28_n_0\ : STD_LOGIC;
  signal \i__carry_i_31_n_0\ : STD_LOGIC;
  signal \i__carry_i_32_n_0\ : STD_LOGIC;
  signal \i__carry_i_33_n_0\ : STD_LOGIC;
  signal \i__carry_i_34_n_0\ : STD_LOGIC;
  signal \i__carry_i_35_n_0\ : STD_LOGIC;
  signal \i__carry_i_36_n_0\ : STD_LOGIC;
  signal \i__carry_i_37__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_38_n_0\ : STD_LOGIC;
  signal \i__carry_i_39_n_0\ : STD_LOGIC;
  signal \i__carry_i_40_n_0\ : STD_LOGIC;
  signal \i__carry_i_41_n_0\ : STD_LOGIC;
  signal \i__carry_i_42_n_0\ : STD_LOGIC;
  signal \i__carry_i_43_n_0\ : STD_LOGIC;
  signal \i__carry_i_44_n_0\ : STD_LOGIC;
  signal \i__carry_i_45_n_0\ : STD_LOGIC;
  signal \i__carry_i_46_n_0\ : STD_LOGIC;
  signal \i__carry_i_48_n_0\ : STD_LOGIC;
  signal \i__carry_i_50_n_0\ : STD_LOGIC;
  signal \i__carry_i_51_n_0\ : STD_LOGIC;
  signal \i__carry_i_52_n_0\ : STD_LOGIC;
  signal \i__carry_i_53_n_0\ : STD_LOGIC;
  signal \i__carry_i_54_n_0\ : STD_LOGIC;
  signal \i__carry_i_55_n_0\ : STD_LOGIC;
  signal \i__carry_i_57_n_0\ : STD_LOGIC;
  signal \i__carry_i_58_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal \NLW_fixed_point_value0_inferred__1/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fixed_point_value0_inferred__1/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of A1_i_32 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of A1_i_34 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of A1_i_42 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of A1_i_46 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \i__carry__0_i_13\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \i__carry__0_i_14\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \i__carry__0_i_15\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \i__carry__0_i_16\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \i__carry__0_i_17\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \i__carry__1_i_16\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i__carry__1_i_28\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \i__carry__1_i_29\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \i__carry__1_i_32\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \i__carry__1_i_34\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \i__carry__1_i_36\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i__carry__1_i_55\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \i__carry__2_i_11\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i__carry__2_i_14\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \i__carry__2_i_16\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \i__carry__2_i_19\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i__carry__2_i_20\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i__carry__2_i_8\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \i__carry__3_i_5\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i__carry__4_i_11\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i__carry__4_i_14\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i__carry__4_i_16\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \i__carry__4_i_18\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \i__carry__4_i_19\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \i__carry__4_i_20\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \i__carry__4_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \i__carry__4_i_9\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \i__carry__5_i_13\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i__carry__5_i_17\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i__carry__5_i_20__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \i__carry__5_i_23\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \i__carry__5_i_24\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \i__carry__5_i_27\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \i__carry__5_i_28\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \i__carry__5_i_31\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \i__carry__5_i_33\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \i__carry__5_i_9__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i__carry__6_i_12\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i__carry_i_11\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i__carry_i_16\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i__carry_i_22\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \i__carry_i_23\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i__carry_i_27\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \i__carry_i_30\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \i__carry_i_31\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \i__carry_i_32\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \i__carry_i_33\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \i__carry_i_35\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \i__carry_i_41\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \i__carry_i_43\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \i__carry_i_44\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \i__carry_i_47__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i__carry_i_50\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \i__carry_i_51\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \i__carry_i_57\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \i__carry_i_58\ : label is "soft_lutpair89";
begin
  \data_in_singleToFix_reg[0]\ <= \^data_in_singletofix_reg[0]\;
  \data_in_singleToFix_reg[10]\ <= \^data_in_singletofix_reg[10]\;
  \data_in_singleToFix_reg[12]\ <= \^data_in_singletofix_reg[12]\;
  \data_in_singleToFix_reg[14]\ <= \^data_in_singletofix_reg[14]\;
  \data_in_singleToFix_reg[15]\ <= \^data_in_singletofix_reg[15]\;
  \data_in_singleToFix_reg[15]_0\ <= \^data_in_singletofix_reg[15]_0\;
  \data_in_singleToFix_reg[16]\ <= \^data_in_singletofix_reg[16]\;
  \data_in_singleToFix_reg[16]_0\ <= \^data_in_singletofix_reg[16]_0\;
  \data_in_singleToFix_reg[17]\ <= \^data_in_singletofix_reg[17]\;
  \data_in_singleToFix_reg[17]_0\ <= \^data_in_singletofix_reg[17]_0\;
  \data_in_singleToFix_reg[17]_1\ <= \^data_in_singletofix_reg[17]_1\;
  \data_in_singleToFix_reg[17]_2\ <= \^data_in_singletofix_reg[17]_2\;
  \data_in_singleToFix_reg[18]\ <= \^data_in_singletofix_reg[18]\;
  \data_in_singleToFix_reg[18]_0\ <= \^data_in_singletofix_reg[18]_0\;
  \data_in_singleToFix_reg[19]\ <= \^data_in_singletofix_reg[19]\;
  \data_in_singleToFix_reg[19]_0\ <= \^data_in_singletofix_reg[19]_0\;
  \data_in_singleToFix_reg[20]\ <= \^data_in_singletofix_reg[20]\;
  \data_in_singleToFix_reg[21]\ <= \^data_in_singletofix_reg[21]\;
  \data_in_singleToFix_reg[21]_0\ <= \^data_in_singletofix_reg[21]_0\;
  \data_in_singleToFix_reg[22]\ <= \^data_in_singletofix_reg[22]\;
  \data_in_singleToFix_reg[22]_0\ <= \^data_in_singletofix_reg[22]_0\;
  \data_in_singleToFix_reg[23]\ <= \^data_in_singletofix_reg[23]\;
  \data_in_singleToFix_reg[23]_0\ <= \^data_in_singletofix_reg[23]_0\;
  \data_in_singleToFix_reg[23]_1\ <= \^data_in_singletofix_reg[23]_1\;
  \data_in_singleToFix_reg[24]\ <= \^data_in_singletofix_reg[24]\;
  \data_in_singleToFix_reg[24]_0\ <= \^data_in_singletofix_reg[24]_0\;
  \data_in_singleToFix_reg[24]_1\ <= \^data_in_singletofix_reg[24]_1\;
  \data_in_singleToFix_reg[24]_10\ <= \^data_in_singletofix_reg[24]_10\;
  \data_in_singleToFix_reg[24]_11\ <= \^data_in_singletofix_reg[24]_11\;
  \data_in_singleToFix_reg[24]_12\ <= \^data_in_singletofix_reg[24]_12\;
  \data_in_singleToFix_reg[24]_13\ <= \^data_in_singletofix_reg[24]_13\;
  \data_in_singleToFix_reg[24]_14\ <= \^data_in_singletofix_reg[24]_14\;
  \data_in_singleToFix_reg[24]_15\ <= \^data_in_singletofix_reg[24]_15\;
  \data_in_singleToFix_reg[24]_16\ <= \^data_in_singletofix_reg[24]_16\;
  \data_in_singleToFix_reg[24]_17\ <= \^data_in_singletofix_reg[24]_17\;
  \data_in_singleToFix_reg[24]_18\ <= \^data_in_singletofix_reg[24]_18\;
  \data_in_singleToFix_reg[24]_19\ <= \^data_in_singletofix_reg[24]_19\;
  \data_in_singleToFix_reg[24]_2\ <= \^data_in_singletofix_reg[24]_2\;
  \data_in_singleToFix_reg[24]_20\ <= \^data_in_singletofix_reg[24]_20\;
  \data_in_singleToFix_reg[24]_21\ <= \^data_in_singletofix_reg[24]_21\;
  \data_in_singleToFix_reg[24]_22\ <= \^data_in_singletofix_reg[24]_22\;
  \data_in_singleToFix_reg[24]_3\ <= \^data_in_singletofix_reg[24]_3\;
  \data_in_singleToFix_reg[24]_4\ <= \^data_in_singletofix_reg[24]_4\;
  \data_in_singleToFix_reg[24]_5\ <= \^data_in_singletofix_reg[24]_5\;
  \data_in_singleToFix_reg[24]_6\ <= \^data_in_singletofix_reg[24]_6\;
  \data_in_singleToFix_reg[24]_7\ <= \^data_in_singletofix_reg[24]_7\;
  \data_in_singleToFix_reg[24]_8\ <= \^data_in_singletofix_reg[24]_8\;
  \data_in_singleToFix_reg[24]_9\ <= \^data_in_singletofix_reg[24]_9\;
  \data_in_singleToFix_reg[25]\ <= \^data_in_singletofix_reg[25]\;
  \data_in_singleToFix_reg[26]\ <= \^data_in_singletofix_reg[26]\;
  \data_in_singleToFix_reg[27]\ <= \^data_in_singletofix_reg[27]\;
  \data_in_singleToFix_reg[29]\ <= \^data_in_singletofix_reg[29]\;
  \data_in_singleToFix_reg[29]_0\ <= \^data_in_singletofix_reg[29]_0\;
  \data_in_singleToFix_reg[29]_1\ <= \^data_in_singletofix_reg[29]_1\;
  \data_in_singleToFix_reg[29]_2\ <= \^data_in_singletofix_reg[29]_2\;
  \data_in_singleToFix_reg[29]_3\ <= \^data_in_singletofix_reg[29]_3\;
  \data_in_singleToFix_reg[6]\ <= \^data_in_singletofix_reg[6]\;
  \data_in_singleToFix_reg[7]\ <= \^data_in_singletofix_reg[7]\;
  \data_in_singleToFix_reg[9]\ <= \^data_in_singletofix_reg[9]\;
  fixed_point_value5(3 downto 0) <= \^fixed_point_value5\(3 downto 0);
  \i__carry__1_i_22\ <= \^i__carry__1_i_22\;
  \i__carry__1_i_25\ <= \^i__carry__1_i_25\;
A1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => A1_i_16_n_0,
      I1 => A1_i_17_n_0,
      I2 => A1_i_18_n_0,
      I3 => A1_i_19_n_0,
      I4 => A1_i_20_n_0,
      I5 => A1_i_28_n_0,
      O => B(2)
    );
A1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => A1_i_16_n_0,
      I1 => A1_i_17_n_0,
      I2 => A1_i_18_n_0,
      I3 => A1_i_19_n_0,
      I4 => A1_i_20_n_0,
      I5 => A1_i_29_n_0,
      O => B(1)
    );
A1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => A1_i_16_n_0,
      I1 => A1_i_17_n_0,
      I2 => A1_i_18_n_0,
      I3 => A1_i_19_n_0,
      I4 => A1_i_20_n_0,
      I5 => A1_1,
      O => B(0)
    );
A1_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => A1_i_32_n_0,
      I1 => \A1_i_33__1_n_0\,
      I2 => A1_i_34_n_0,
      I3 => \A1_i_35__1_n_0\,
      I4 => A1_i_36_n_0,
      I5 => A1_i_37_n_0,
      O => A1_i_16_n_0
    );
A1_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => A1_i_38_n_0,
      I1 => \A1_i_39__1_n_0\,
      I2 => A1_i_40_n_0,
      I3 => A1_i_41_n_0,
      I4 => A1_i_42_n_0,
      I5 => \A1_i_43__1_n_0\,
      O => A1_i_17_n_0
    );
A1_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => A1_i_44_n_0,
      I1 => A1_i_45_n_0,
      I2 => A1_i_46_n_0,
      I3 => A1_i_47_n_0,
      I4 => A1_i_48_n_0,
      I5 => A1_i_49_n_0,
      O => A1_i_18_n_0
    );
A1_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]\,
      I1 => A1_i_50_n_0,
      I2 => \i__carry__2_i_11_n_0\,
      I3 => \i__carry__2_i_13_n_0\,
      I4 => A1_0,
      I5 => A1_4,
      O => A1_i_19_n_0
    );
A1_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C0A0C000C00"
    )
        port map (
      I0 => A1_2,
      I1 => A1_i_53_n_0,
      I2 => A1_i_54_n_0,
      I3 => A1,
      I4 => \i__carry__1_i_8_n_0\,
      I5 => \i__carry__1_i_6_n_0\,
      O => A1_i_20_n_0
    );
A1_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__1_i_14_n_0\,
      I1 => A1_0,
      I2 => \i__carry__1_i_15_n_0\,
      I3 => A1,
      I4 => fixed_point_value00_in(9),
      I5 => \^data_in_singletofix_reg[29]\,
      O => A1_i_21_n_0
    );
A1_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__0_i_5_n_0\,
      I1 => A1_0,
      I2 => \i__carry__0_i_6_n_0\,
      I3 => A1,
      I4 => fixed_point_value00_in(8),
      I5 => \^data_in_singletofix_reg[29]\,
      O => A1_i_22_n_0
    );
A1_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__0_i_7_n_0\,
      I1 => A1_0,
      I2 => \i__carry__0_i_8_n_0\,
      I3 => A1,
      I4 => fixed_point_value00_in(7),
      I5 => \^data_in_singletofix_reg[29]\,
      O => A1_i_23_n_0
    );
A1_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__0_i_9_n_0\,
      I1 => A1_0,
      I2 => \i__carry__0_i_10_n_0\,
      I3 => A1,
      I4 => fixed_point_value00_in(6),
      I5 => \^data_in_singletofix_reg[29]\,
      O => A1_i_24_n_0
    );
A1_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry__0_i_11_n_0\,
      I1 => A1_0,
      I2 => \i__carry__0_i_12_n_0\,
      I3 => A1,
      I4 => fixed_point_value00_in(5),
      I5 => \^data_in_singletofix_reg[29]\,
      O => A1_i_25_n_0
    );
A1_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => A1_3,
      I1 => A1_0,
      I2 => \i__carry_i_12_n_0\,
      I3 => A1,
      I4 => fixed_point_value00_in(4),
      I5 => \^data_in_singletofix_reg[29]\,
      O => A1_i_26_n_0
    );
A1_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry_i_13__1_n_0\,
      I1 => A1_0,
      I2 => \i__carry_i_14_n_0\,
      I3 => A1,
      I4 => fixed_point_value00_in(3),
      I5 => \^data_in_singletofix_reg[29]\,
      O => A1_i_27_n_0
    );
A1_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE22F2EEEE2222"
    )
        port map (
      I0 => \i__carry_i_16_n_0\,
      I1 => A1_0,
      I2 => \i__carry_i_15__0_n_0\,
      I3 => A1,
      I4 => fixed_point_value00_in(2),
      I5 => \^data_in_singletofix_reg[29]\,
      O => A1_i_28_n_0
    );
A1_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF222FEEEE2222"
    )
        port map (
      I0 => \i__carry_i_18__0_n_0\,
      I1 => A1_0,
      I2 => \i__carry_i_17_n_0\,
      I3 => A1,
      I4 => fixed_point_value00_in(1),
      I5 => \^data_in_singletofix_reg[29]\,
      O => A1_i_29_n_0
    );
A1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => A1_i_16_n_0,
      I1 => A1_i_17_n_0,
      I2 => A1_i_18_n_0,
      I3 => A1_i_19_n_0,
      I4 => A1_i_20_n_0,
      I5 => A1_i_21_n_0,
      O => B(9)
    );
A1_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(19),
      I1 => A1_0,
      I2 => \i__carry__3_i_8_n_0\,
      O => A1_i_32_n_0
    );
\A1_i_33__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1010000"
    )
        port map (
      I0 => A1_i_16_1,
      I1 => \^i__carry__1_i_25\,
      I2 => A1,
      I3 => fixed_point_value00_in(19),
      I4 => \^data_in_singletofix_reg[29]\,
      O => \A1_i_33__1_n_0\
    );
A1_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(20),
      I1 => A1_0,
      I2 => \i__carry__3_i_5_n_0\,
      O => A1_i_34_n_0
    );
\A1_i_35__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1010000"
    )
        port map (
      I0 => A1_i_16_0,
      I1 => \^i__carry__1_i_25\,
      I2 => A1,
      I3 => fixed_point_value00_in(20),
      I4 => \^data_in_singletofix_reg[29]\,
      O => \A1_i_35__1_n_0\
    );
A1_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE22FEF2FE22EE22"
    )
        port map (
      I0 => \i__carry__3_i_12_n_0\,
      I1 => A1_0,
      I2 => \^data_in_singletofix_reg[29]\,
      I3 => fixed_point_value00_in(17),
      I4 => A1,
      I5 => A1_i_16_3,
      O => A1_i_36_n_0
    );
A1_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8CF88888888"
    )
        port map (
      I0 => A1_0,
      I1 => fixed_point_value00_in(18),
      I2 => A1,
      I3 => \^i__carry__1_i_25\,
      I4 => A1_i_16_2,
      I5 => \^data_in_singletofix_reg[29]\,
      O => A1_i_37_n_0
    );
A1_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(23),
      I1 => A1_0,
      I2 => \i__carry__4_i_9_n_0\,
      O => A1_i_38_n_0
    );
\A1_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01000100000000"
    )
        port map (
      I0 => \^fixed_point_value5\(0),
      I1 => \i__carry__4_i_13_n_0\,
      I2 => \^i__carry__1_i_25\,
      I3 => A1,
      I4 => fixed_point_value00_in(23),
      I5 => \^data_in_singletofix_reg[29]\,
      O => \A1_i_39__1_n_0\
    );
A1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => A1_i_16_n_0,
      I1 => A1_i_17_n_0,
      I2 => A1_i_18_n_0,
      I3 => A1_i_19_n_0,
      I4 => A1_i_20_n_0,
      I5 => A1_i_22_n_0,
      O => B(8)
    );
A1_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE22"
    )
        port map (
      I0 => A1_i_18_0(0),
      I1 => A1_0,
      I2 => A1,
      I3 => fixed_point_value00_in(24),
      O => A1_i_40_n_0
    );
A1_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE22FEF2FE22EE22"
    )
        port map (
      I0 => \i__carry__4_i_14_n_0\,
      I1 => A1_0,
      I2 => \^data_in_singletofix_reg[29]\,
      I3 => fixed_point_value00_in(21),
      I4 => A1,
      I5 => A1_i_17_1,
      O => A1_i_41_n_0
    );
A1_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(22),
      I1 => A1_0,
      I2 => \i__carry__4_i_11_n_0\,
      O => A1_i_42_n_0
    );
\A1_i_43__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1010000"
    )
        port map (
      I0 => A1_i_17_0,
      I1 => \^i__carry__1_i_25\,
      I2 => A1,
      I3 => fixed_point_value00_in(22),
      I4 => \^data_in_singletofix_reg[29]\,
      O => \A1_i_43__1_n_0\
    );
A1_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFFFAFAFECC"
    )
        port map (
      I0 => fixed_point_value00_in(30),
      I1 => A1_i_18_0(6),
      I2 => fixed_point_value00_in(29),
      I3 => A1,
      I4 => A1_0,
      I5 => A1_i_18_0(5),
      O => A1_i_44_n_0
    );
A1_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1010000"
    )
        port map (
      I0 => A1_i_18_1,
      I1 => \^i__carry__1_i_25\,
      I2 => A1,
      I3 => fixed_point_value00_in(10),
      I4 => \^data_in_singletofix_reg[29]\,
      O => A1_i_45_n_0
    );
A1_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fixed_point_value00_in(10),
      I1 => A1_0,
      I2 => \i__carry__1_i_9_n_0\,
      O => A1_i_46_n_0
    );
A1_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE22"
    )
        port map (
      I0 => A1_i_18_0(7),
      I1 => A1_0,
      I2 => A1,
      I3 => fixed_point_value00_in(31),
      O => A1_i_47_n_0
    );
A1_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFFFAFAFECC"
    )
        port map (
      I0 => fixed_point_value00_in(26),
      I1 => A1_i_18_0(2),
      I2 => fixed_point_value00_in(25),
      I3 => A1,
      I4 => A1_0,
      I5 => A1_i_18_0(1),
      O => A1_i_48_n_0
    );
A1_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFFFAFAFECC"
    )
        port map (
      I0 => fixed_point_value00_in(28),
      I1 => A1_i_18_0(4),
      I2 => fixed_point_value00_in(27),
      I3 => A1,
      I4 => A1_0,
      I5 => A1_i_18_0(3),
      O => A1_i_49_n_0
    );
A1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => A1_i_16_n_0,
      I1 => A1_i_17_n_0,
      I2 => A1_i_18_n_0,
      I3 => A1_i_19_n_0,
      I4 => A1_i_20_n_0,
      I5 => A1_i_23_n_0,
      O => B(7)
    );
A1_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => fixed_point_value00_in(13),
      I1 => fixed_point_value00_in(14),
      I2 => fixed_point_value00_in(11),
      I3 => fixed_point_value00_in(12),
      I4 => A1_0,
      I5 => A1_i_73_n_0,
      O => A1_i_50_n_0
    );
A1_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fixed_point_value00_in(13),
      I1 => fixed_point_value00_in(14),
      O => A1_i_53_n_0
    );
A1_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFEEFFFFFFEEFF"
    )
        port map (
      I0 => A1_i_20_0,
      I1 => A1_i_20_1,
      I2 => A1_i_73_n_0,
      I3 => \^data_in_singletofix_reg[29]\,
      I4 => A1,
      I5 => A1_i_76_n_0,
      O => A1_i_54_n_0
    );
A1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => A1_i_16_n_0,
      I1 => A1_i_17_n_0,
      I2 => A1_i_18_n_0,
      I3 => A1_i_19_n_0,
      I4 => A1_i_20_n_0,
      I5 => A1_i_24_n_0,
      O => B(6)
    );
A1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => A1_i_16_n_0,
      I1 => A1_i_17_n_0,
      I2 => A1_i_18_n_0,
      I3 => A1_i_19_n_0,
      I4 => A1_i_20_n_0,
      I5 => A1_i_25_n_0,
      O => B(5)
    );
A1_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fixed_point_value00_in(15),
      I1 => fixed_point_value00_in(16),
      O => A1_i_73_n_0
    );
A1_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fixed_point_value00_in(11),
      I1 => fixed_point_value00_in(12),
      O => A1_i_76_n_0
    );
A1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => A1_i_16_n_0,
      I1 => A1_i_17_n_0,
      I2 => A1_i_18_n_0,
      I3 => A1_i_19_n_0,
      I4 => A1_i_20_n_0,
      I5 => A1_i_26_n_0,
      O => B(4)
    );
A1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => A1_i_16_n_0,
      I1 => A1_i_17_n_0,
      I2 => A1_i_18_n_0,
      I3 => A1_i_19_n_0,
      I4 => A1_i_20_n_0,
      I5 => A1_i_27_n_0,
      O => B(3)
    );
\fixed_point_value0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fixed_point_value0_inferred__1/i__carry_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry_n_3\,
      CYINIT => fixed_point_value(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(4 downto 1),
      S(3 downto 0) => fixed_point_value(4 downto 1)
    );
\fixed_point_value0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__0_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__0_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__0_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(8 downto 5),
      S(3 downto 0) => fixed_point_value(8 downto 5)
    );
\fixed_point_value0_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__0_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__1_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__1_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__1_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(12 downto 9),
      S(3 downto 0) => fixed_point_value(12 downto 9)
    );
\fixed_point_value0_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__1_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__2_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__2_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__2_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(16 downto 13),
      S(3 downto 0) => fixed_point_value(16 downto 13)
    );
\fixed_point_value0_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__2_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__3_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__3_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__3_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(20 downto 17),
      S(3 downto 0) => fixed_point_value(20 downto 17)
    );
\fixed_point_value0_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__3_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__4_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__4_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__4_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(24 downto 21),
      S(3) => \i__carry__4_i_1_n_0\,
      S(2 downto 0) => fixed_point_value(23 downto 21)
    );
\fixed_point_value0_inferred__1/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__4_n_0\,
      CO(3) => \fixed_point_value0_inferred__1/i__carry__5_n_0\,
      CO(2) => \fixed_point_value0_inferred__1/i__carry__5_n_1\,
      CO(1) => \fixed_point_value0_inferred__1/i__carry__5_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value00_in(28 downto 25),
      S(3) => \i__carry__5_i_1_n_0\,
      S(2) => \i__carry__5_i_2_n_0\,
      S(1) => \i__carry__5_i_3_n_0\,
      S(0) => \i__carry__5_i_4_n_0\
    );
\fixed_point_value0_inferred__1/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \fixed_point_value0_inferred__1/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_fixed_point_value0_inferred__1/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \fixed_point_value0_inferred__1/i__carry__6_n_2\,
      CO(0) => \fixed_point_value0_inferred__1/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_fixed_point_value0_inferred__1/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => fixed_point_value00_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__0_i_5_n_0\,
      I1 => \i__carry__0_i_6_n_0\,
      I2 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(8)
    );
\i__carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF474700FF"
    )
        port map (
      I0 => \i__carry__0_i_16_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_31_n_0\,
      I3 => \i__carry__0_i_17_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__1_i_25\,
      O => \i__carry__0_i_10_n_0\
    );
\i__carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888000000008"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_14\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => Q(26),
      I3 => Q(25),
      I4 => Q(24),
      I5 => Q(27),
      O => \i__carry__0_i_11_n_0\
    );
\i__carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => \i__carry_i_31_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_32_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry__0_i_17_n_0\,
      I5 => \^i__carry__1_i_25\,
      O => \i__carry__0_i_12_n_0\
    );
\i__carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_4\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => \^data_in_singletofix_reg[0]\,
      I3 => Q(24),
      I4 => Q(25),
      O => \i__carry__0_i_13_n_0\
    );
\i__carry__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^data_in_singletofix_reg[14]\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_18_n_0\,
      O => \i__carry__0_i_14_n_0\
    );
\i__carry__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^data_in_singletofix_reg[15]_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry__0_i_16_n_0\,
      O => \i__carry__0_i_15_n_0\
    );
\i__carry__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \i__carry__1_i_32_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_51_n_0\,
      O => \i__carry__0_i_16_n_0\
    );
\i__carry__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_18_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_52_n_0\,
      O => \i__carry__0_i_17_n_0\
    );
\i__carry__0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \i__carry_i_41_n_0\,
      I1 => \i__carry__1_i_55_n_0\,
      I2 => \^data_in_singletofix_reg[24]_21\,
      I3 => Q(12),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry__0_i_19_n_0\,
      O => \i__carry__0_i_18_n_0\
    );
\i__carry__0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => Q(16),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => A1_i_81(0),
      I4 => Q(8),
      O => \i__carry__0_i_19_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__0_i_7_n_0\,
      I1 => \i__carry__0_i_8_n_0\,
      I2 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(7)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__0_i_9_n_0\,
      I1 => \i__carry__0_i_10_n_0\,
      I2 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(6)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__0_i_11_n_0\,
      I1 => \i__carry__0_i_12_n_0\,
      I2 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(5)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \i__carry__0_i_13_n_0\,
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \i__carry__0_i_14_n_0\,
      I1 => \^fixed_point_value5\(0),
      I2 => \i__carry__0_i_15_n_0\,
      I3 => \^i__carry__1_i_25\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888000000008"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_11\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => Q(26),
      I3 => Q(25),
      I4 => Q(24),
      I5 => Q(27),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => \i__carry__0_i_16_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_31_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry__0_i_14_n_0\,
      I5 => \^i__carry__1_i_25\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888000000008"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_0\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => Q(26),
      I3 => Q(25),
      I4 => Q(24),
      I5 => Q(27),
      O => \i__carry__0_i_9_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__1_i_5_n_0\,
      I1 => \i__carry__1_i_6_n_0\,
      I2 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(12)
    );
\i__carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i__carry__1_i_21_n_0\,
      I1 => A1_i_81(1),
      I2 => A1_i_81(4),
      I3 => A1_i_81(2),
      I4 => A1_i_52,
      I5 => A1_i_52_0,
      O => \^i__carry__1_i_25\
    );
\i__carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F302F2F3F302020"
    )
        port map (
      I0 => \i__carry__1_i_26_n_0\,
      I1 => \i__carry__1_i_27_n_0\,
      I2 => \^fixed_point_value5\(1),
      I3 => \i__carry__1_i_28_n_0\,
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry__1_i_29_n_0\,
      O => \i__carry__1_i_11_n_0\
    );
\i__carry__1_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \i__carry__1_i_12_n_1\,
      CO(1) => \i__carry__1_i_12_n_2\,
      CO(0) => \i__carry__1_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \^fixed_point_value5\(3 downto 0),
      S(3) => \i__carry__1_i_30_n_0\,
      S(2) => \i__carry__1_i_31_n_0\,
      S(1 downto 0) => Q(24 downto 23)
    );
\i__carry__1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F302F2F3F302020"
    )
        port map (
      I0 => \i__carry__1_i_32_n_0\,
      I1 => \i__carry__1_i_33_n_0\,
      I2 => \^fixed_point_value5\(1),
      I3 => \i__carry__1_i_34_n_0\,
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry__1_i_35_n_0\,
      O => \i__carry__1_i_13_n_0\
    );
\i__carry__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \i__carry__1_i_36_n_0\,
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      O => \i__carry__1_i_14_n_0\
    );
\i__carry__1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0C5555"
    )
        port map (
      I0 => \i__carry__0_i_15_n_0\,
      I1 => \^data_in_singletofix_reg[14]\,
      I2 => \^fixed_point_value5\(1),
      I3 => \^data_in_singletofix_reg[12]\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__1_i_25\,
      O => \i__carry__1_i_15_n_0\
    );
\i__carry__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_9\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => \^data_in_singletofix_reg[24]_7\,
      O => \^data_in_singletofix_reg[24]_10\
    );
\i__carry__1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0F330033"
    )
        port map (
      I0 => \i__carry__2_i_18_n_0\,
      I1 => \i__carry__1_i_26_n_0\,
      I2 => \^data_in_singletofix_reg[24]_21\,
      I3 => \^fixed_point_value5\(2),
      I4 => Q(16),
      I5 => \^fixed_point_value5\(1),
      O => \i__carry__1_i_17_n_0\
    );
\i__carry__1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBAAAA8888AAAA8"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_13\,
      I1 => \^data_in_singletofix_reg[23]\,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      I5 => \i__carry_i_34_n_0\,
      O => \^data_in_singletofix_reg[24]_20\
    );
\i__carry__1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCAAAAFFFFAAAA"
    )
        port map (
      I0 => \i__carry__1_i_32_n_0\,
      I1 => A1_i_81(0),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => \^fixed_point_value5\(3),
      I4 => \^fixed_point_value5\(2),
      I5 => Q(17),
      O => \^data_in_singletofix_reg[17]_2\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \i__carry__1_i_7_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \i__carry__1_i_8_n_0\,
      O => fixed_point_value(11)
    );
\i__carry__1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFEEEF0000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[23]\,
      I1 => A1_i_81(0),
      I2 => \^fixed_point_value5\(3),
      I3 => Q(15),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry__1_i_35_n_0\,
      O => \^data_in_singletofix_reg[15]_0\
    );
\i__carry__1_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => A1_i_81(5),
      I1 => A1_i_81(6),
      I2 => A1_i_81(7),
      I3 => A1_i_81(9),
      I4 => \^i__carry__1_i_22\,
      O => \i__carry__1_i_21_n_0\
    );
\i__carry__1_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => Q(20),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => A1_i_81(0),
      I4 => Q(12),
      O => \i__carry__1_i_26_n_0\
    );
\i__carry__1_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => Q(16),
      I1 => \^fixed_point_value5\(2),
      I2 => \^fixed_point_value5\(3),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => A1_i_81(0),
      O => \i__carry__1_i_27_n_0\
    );
\i__carry__1_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => Q(22),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => A1_i_81(0),
      I4 => Q(14),
      O => \i__carry__1_i_28_n_0\
    );
\i__carry__1_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => Q(18),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => A1_i_81(0),
      I4 => Q(10),
      O => \i__carry__1_i_29_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAEAEAAAE"
    )
        port map (
      I0 => \i__carry__1_i_9_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^i__carry__1_i_25\,
      I3 => \i__carry__1_i_11_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__1_i_13_n_0\,
      O => fixed_point_value(10)
    );
\i__carry__1_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      I2 => Q(28),
      I3 => Q(23),
      I4 => \^data_in_singletofix_reg[24]_22\,
      I5 => \i__carry__1_i_12_1\,
      O => \i__carry__1_i_30_n_0\
    );
\i__carry__1_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      I2 => Q(28),
      I3 => Q(23),
      I4 => \^data_in_singletofix_reg[24]_22\,
      I5 => \i__carry__1_i_12_0\,
      O => \i__carry__1_i_31_n_0\
    );
\i__carry__1_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => Q(21),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => A1_i_81(0),
      I4 => Q(13),
      O => \i__carry__1_i_32_n_0\
    );
\i__carry__1_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => Q(17),
      I1 => \^fixed_point_value5\(2),
      I2 => \^fixed_point_value5\(3),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => A1_i_81(0),
      O => \i__carry__1_i_33_n_0\
    );
\i__carry__1_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => \^data_in_singletofix_reg[23]\,
      I1 => A1_i_81(0),
      I2 => \^fixed_point_value5\(3),
      I3 => Q(15),
      O => \i__carry__1_i_34_n_0\
    );
\i__carry__1_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => Q(19),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => A1_i_81(0),
      I4 => Q(11),
      O => \i__carry__1_i_35_n_0\
    );
\i__carry__1_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_17\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => Q(24),
      I3 => \i__carry_i_38_n_0\,
      I4 => Q(25),
      O => \i__carry__1_i_36_n_0\
    );
\i__carry__1_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEFFFFE0EE0000"
    )
        port map (
      I0 => \i__carry_i_41_n_0\,
      I1 => \i__carry__5_i_20__1_n_0\,
      I2 => \^data_in_singletofix_reg[24]_21\,
      I3 => Q(14),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry__1_i_29_n_0\,
      O => \^data_in_singletofix_reg[14]\
    );
\i__carry__1_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BB0BFFFFBB0B"
    )
        port map (
      I0 => \i__carry_i_41_n_0\,
      I1 => \i__carry__1_i_55_n_0\,
      I2 => Q(12),
      I3 => \^data_in_singletofix_reg[24]_21\,
      I4 => \^fixed_point_value5\(2),
      I5 => Q(16),
      O => \^data_in_singletofix_reg[12]\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry__1_i_14_n_0\,
      I1 => \i__carry__1_i_15_n_0\,
      I2 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(9)
    );
\i__carry__1_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => A1_i_81(11),
      I1 => A1_i_81(10),
      I2 => A1_i_81(8),
      I3 => A1_i_81(3),
      O => \^i__carry__1_i_22\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_10\,
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(20),
      I1 => \^data_in_singletofix_reg[23]\,
      O => \i__carry__1_i_55_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \i__carry__1_i_17_n_0\,
      I1 => \^fixed_point_value5\(0),
      I2 => \^data_in_singletofix_reg[17]\,
      I3 => \^i__carry__1_i_25\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_20\,
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF470047"
    )
        port map (
      I0 => \^data_in_singletofix_reg[17]_2\,
      I1 => \^fixed_point_value5\(1),
      I2 => \^data_in_singletofix_reg[15]_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry__1_i_17_n_0\,
      I5 => \^i__carry__1_i_25\,
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_2\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => \^data_in_singletofix_reg[24]_3\,
      I3 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      O => \i__carry__1_i_9_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEEAEAE"
    )
        port map (
      I0 => \^data_in_singletofix_reg[25]\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \fixed_point_value0_inferred__1/i__carry__2_0\,
      I3 => \fixed_point_value0_inferred__1/i__carry__3_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__1_i_25\,
      O => fixed_point_value(16)
    );
\i__carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFF54040000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_21\,
      I1 => Q(16),
      I2 => \^fixed_point_value5\(2),
      I3 => Q(20),
      I4 => \^fixed_point_value5\(1),
      I5 => \i__carry__2_i_18_n_0\,
      O => \^data_in_singletofix_reg[16]\
    );
\i__carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \i__carry__2_i_19_n_0\,
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      O => \i__carry__2_i_11_n_0\
    );
\i__carry__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0F330033"
    )
        port map (
      I0 => \i__carry__2_i_17_n_0\,
      I1 => \i__carry__1_i_32_n_0\,
      I2 => \^data_in_singletofix_reg[24]_21\,
      I3 => \^fixed_point_value5\(2),
      I4 => Q(17),
      I5 => \^fixed_point_value5\(1),
      O => \^data_in_singletofix_reg[17]\
    );
\i__carry__2_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \i__carry__2_i_20_n_0\,
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      O => \i__carry__2_i_13_n_0\
    );
\i__carry__2_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^fixed_point_value5\(3),
      I1 => \^data_in_singletofix_reg[23]\,
      I2 => A1_i_81(0),
      O => \^data_in_singletofix_reg[24]_21\
    );
\i__carry__2_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => A1_i_51,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => \^data_in_singletofix_reg[24]_11\,
      O => \^data_in_singletofix_reg[24]_19\
    );
\i__carry__2_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003030200000302"
    )
        port map (
      I0 => Q(15),
      I1 => A1_i_81(0),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => \^fixed_point_value5\(3),
      I4 => \^fixed_point_value5\(2),
      I5 => Q(19),
      O => \i__carry__2_i_17_n_0\
    );
\i__carry__2_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF11F1000011F1"
    )
        port map (
      I0 => \i__carry_i_41_n_0\,
      I1 => \i__carry__5_i_20__1_n_0\,
      I2 => Q(14),
      I3 => \^data_in_singletofix_reg[24]_21\,
      I4 => \^fixed_point_value5\(2),
      I5 => Q(18),
      O => \i__carry__2_i_18_n_0\
    );
\i__carry__2_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__2_i_11_0\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => \^data_in_singletofix_reg[24]_0\,
      O => \i__carry__2_i_19_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEEEAEA"
    )
        port map (
      I0 => \i__carry__2_i_8_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^data_in_singletofix_reg[17]_0\,
      I3 => \fixed_point_value0_inferred__1/i__carry__2_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__1_i_25\,
      O => fixed_point_value(15)
    );
\i__carry__2_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__2_i_13_0\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => \^data_in_singletofix_reg[24]_14\,
      O => \i__carry__2_i_20_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E2FFFF0000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[16]\,
      I1 => \^fixed_point_value5\(0),
      I2 => \^data_in_singletofix_reg[17]_0\,
      I3 => \^i__carry__1_i_25\,
      I4 => \i__carry__2_i_11_n_0\,
      I5 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(14)
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E2FFFF0000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[17]\,
      I1 => \^fixed_point_value5\(0),
      I2 => \^data_in_singletofix_reg[16]\,
      I3 => \^i__carry__1_i_25\,
      I4 => \i__carry__2_i_13_n_0\,
      I5 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(13)
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F400F0F4F400000"
    )
        port map (
      I0 => Q(25),
      I1 => \i__carry_i_9_n_0\,
      I2 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I3 => \^data_in_singletofix_reg[24]_5\,
      I4 => \^data_in_singletofix_reg[29]_1\,
      I5 => \^data_in_singletofix_reg[24]_4\,
      O => \^data_in_singletofix_reg[25]\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_19\,
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      O => \i__carry__2_i_8_n_0\
    );
\i__carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFF54040000"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_21\,
      I1 => Q(17),
      I2 => \^fixed_point_value5\(2),
      I3 => Q(21),
      I4 => \^fixed_point_value5\(1),
      I5 => \i__carry__2_i_17_n_0\,
      O => \^data_in_singletofix_reg[17]_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAEAEAAAE"
    )
        port map (
      I0 => \i__carry__3_i_5_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^i__carry__1_i_25\,
      I3 => \i__carry__3_i_6_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^data_in_singletofix_reg[21]_0\,
      O => fixed_point_value(20)
    );
\i__carry__3_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3F5FFFFF3F5"
    )
        port map (
      I0 => Q(18),
      I1 => Q(22),
      I2 => \^data_in_singletofix_reg[24]_21\,
      I3 => \^fixed_point_value5\(2),
      I4 => \^fixed_point_value5\(1),
      I5 => Q(20),
      O => \^data_in_singletofix_reg[18]\
    );
\i__carry__3_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_15\,
      I1 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I2 => \^data_in_singletofix_reg[24]_16\,
      I3 => \^data_in_singletofix_reg[29]_1\,
      I4 => \^data_in_singletofix_reg[24]_17\,
      O => \i__carry__3_i_12_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAEAEAAAE"
    )
        port map (
      I0 => \i__carry__3_i_8_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^i__carry__1_i_25\,
      I3 => \^data_in_singletofix_reg[19]\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__3_i_6_n_0\,
      O => fixed_point_value(19)
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0151FFFF0000"
    )
        port map (
      I0 => \^i__carry__1_i_25\,
      I1 => \^data_in_singletofix_reg[18]\,
      I2 => \^fixed_point_value5\(0),
      I3 => \^data_in_singletofix_reg[19]\,
      I4 => A1_0,
      I5 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(18)
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAEAEAAAE"
    )
        port map (
      I0 => \i__carry__3_i_12_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^i__carry__1_i_25\,
      I3 => \fixed_point_value0_inferred__1/i__carry__3_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^data_in_singletofix_reg[18]\,
      O => fixed_point_value(17)
    );
\i__carry__3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_7\,
      I1 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I2 => \^data_in_singletofix_reg[24]_8\,
      I3 => \^data_in_singletofix_reg[29]_1\,
      I4 => \^data_in_singletofix_reg[24]_9\,
      O => \i__carry__3_i_5_n_0\
    );
\i__carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_21\,
      I1 => \^fixed_point_value5\(2),
      I2 => Q(20),
      I3 => \^fixed_point_value5\(1),
      I4 => Q(22),
      O => \i__carry__3_i_6_n_0\
    );
\i__carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFFFFFFD"
    )
        port map (
      I0 => \^fixed_point_value5\(1),
      I1 => \^fixed_point_value5\(2),
      I2 => A1_i_81(0),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => \^fixed_point_value5\(3),
      I5 => Q(21),
      O => \^data_in_singletofix_reg[21]_0\
    );
\i__carry__3_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]\,
      I1 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I2 => \^data_in_singletofix_reg[24]_12\,
      I3 => \^data_in_singletofix_reg[29]_1\,
      I4 => \^data_in_singletofix_reg[24]_13\,
      O => \i__carry__3_i_8_n_0\
    );
\i__carry__3_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCDFFCD"
    )
        port map (
      I0 => Q(19),
      I1 => \^data_in_singletofix_reg[24]_21\,
      I2 => \^fixed_point_value5\(2),
      I3 => \^fixed_point_value5\(1),
      I4 => Q(21),
      O => \^data_in_singletofix_reg[19]\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_4\,
      I1 => \^data_in_singletofix_reg[24]_6\,
      I2 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I3 => \^data_in_singletofix_reg[24]_1\,
      I4 => \^data_in_singletofix_reg[29]_1\,
      I5 => \^data_in_singletofix_reg[24]_5\,
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_0\,
      I1 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I2 => A1_i_42_0,
      I3 => \^data_in_singletofix_reg[29]_1\,
      I4 => \i__carry__2_i_11_0\,
      O => \i__carry__4_i_11_n_0\
    );
\i__carry__4_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fixed_point_value5\(1),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => A1_i_81(0),
      I4 => \^fixed_point_value5\(2),
      O => \i__carry__4_i_13_n_0\
    );
\i__carry__4_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_14\,
      I1 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I2 => A1_i_41_0,
      I3 => \^data_in_singletofix_reg[29]_1\,
      I4 => \i__carry__2_i_13_0\,
      O => \i__carry__4_i_14_n_0\
    );
\i__carry__4_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(7),
      I1 => Q(23),
      I2 => Q(8),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[7]\
    );
\i__carry__4_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(5),
      I1 => Q(23),
      I2 => Q(6),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \i__carry__4_i_16_n_0\
    );
\i__carry__4_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0E0E5E0"
    )
        port map (
      I0 => Q(24),
      I1 => Q(21),
      I2 => Q(23),
      I3 => Q(22),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => \^data_in_singletofix_reg[29]_2\,
      O => \i__carry__4_i_17_n_0\
    );
\i__carry__4_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(19),
      I1 => Q(23),
      I2 => Q(20),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[19]_0\
    );
\i__carry__4_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(17),
      I1 => Q(23),
      I2 => Q(18),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[17]_1\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \i__carry__4_i_9_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^i__carry__1_i_25\,
      I3 => \^fixed_point_value5\(1),
      I4 => \fixed_point_value0_inferred__1/i__carry__4_1\,
      I5 => \^fixed_point_value5\(0),
      O => fixed_point_value(23)
    );
\i__carry__4_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(15),
      I1 => Q(23),
      I2 => Q(16),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[15]\
    );
\i__carry__4_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(9),
      I1 => Q(23),
      I2 => Q(10),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[9]\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAEAEAAAE"
    )
        port map (
      I0 => \i__carry__4_i_11_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^i__carry__1_i_25\,
      I3 => \fixed_point_value0_inferred__1/i__carry__4_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \i__carry__4_i_13_n_0\,
      O => fixed_point_value(22)
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAEAEAAAE"
    )
        port map (
      I0 => \i__carry__4_i_14_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^i__carry__1_i_25\,
      I3 => \^data_in_singletofix_reg[21]_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \fixed_point_value0_inferred__1/i__carry__4_0\,
      O => fixed_point_value(21)
    );
\i__carry__4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[7]\,
      I1 => \i__carry__4_i_16_n_0\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \i__carry_i_27_n_0\,
      I4 => Q(24),
      I5 => \i__carry_i_28_n_0\,
      O => \^data_in_singletofix_reg[24]_4\
    );
\i__carry__4_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^data_in_singletofix_reg[0]\,
      I1 => Q(24),
      I2 => Q(25),
      O => \^data_in_singletofix_reg[24]_6\
    );
\i__carry__4_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry__4_i_17_n_0\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      I2 => \^data_in_singletofix_reg[19]_0\,
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[17]_1\,
      O => \^data_in_singletofix_reg[24]_1\
    );
\i__carry__4_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[15]\,
      I1 => A1_i_62,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => A1_i_71,
      I4 => Q(24),
      I5 => \^data_in_singletofix_reg[9]\,
      O => \^data_in_singletofix_reg[24]_5\
    );
\i__carry__4_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_11\,
      I1 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I2 => A1_i_38_0,
      I3 => \^data_in_singletofix_reg[29]_1\,
      I4 => A1_i_51,
      O => \i__carry__4_i_9_n_0\
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_9\,
      I1 => \^data_in_singletofix_reg[24]_7\,
      I2 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I3 => \^data_in_singletofix_reg[23]_1\,
      I4 => \^data_in_singletofix_reg[29]_1\,
      I5 => \^data_in_singletofix_reg[24]_8\,
      O => \i__carry__5_i_1_n_0\
    );
\i__carry__5_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_in_singletofix_reg[22]_0\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[22]\
    );
\i__carry__5_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[18]_0\,
      I1 => \^data_in_singletofix_reg[16]_0\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => A1_i_70,
      I4 => Q(24),
      I5 => A1_i_70_0,
      O => \^data_in_singletofix_reg[24]_12\
    );
\i__carry__5_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[9]\,
      I1 => \^data_in_singletofix_reg[7]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \i__carry__4_i_16_n_0\,
      I4 => Q(24),
      I5 => \i__carry_i_27_n_0\,
      O => \^data_in_singletofix_reg[24]_3\
    );
\i__carry__5_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_0\,
      I1 => \^data_in_singletofix_reg[0]\,
      I2 => Q(24),
      I3 => \i__carry_i_28_n_0\,
      O => \^data_in_singletofix_reg[24]_2\
    );
\i__carry__5_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_2\,
      I1 => Q(23),
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[21]\,
      I4 => Q(24),
      I5 => \^data_in_singletofix_reg[19]_0\,
      O => \^data_in_singletofix_reg[23]_0\
    );
\i__carry__5_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => A1_i_72_0,
      I1 => \^data_in_singletofix_reg[6]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \i__carry__5_i_24_n_0\,
      I4 => Q(24),
      I5 => \i__carry__5_i_25_n_0\,
      O => \^data_in_singletofix_reg[24]_17\
    );
\i__carry__5_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(24),
      I1 => \i__carry_i_38_n_0\,
      I2 => Q(25),
      O => \^data_in_singletofix_reg[24]_15\
    );
\i__carry__5_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry__5_i_32_n_0\,
      I1 => \^data_in_singletofix_reg[29]_0\,
      I2 => \^data_in_singletofix_reg[20]\,
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[18]_0\,
      O => \^data_in_singletofix_reg[24]_18\
    );
\i__carry__5_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[16]_0\,
      I1 => A1_i_70,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => A1_i_70_0,
      I4 => Q(24),
      I5 => A1_i_72,
      O => \^data_in_singletofix_reg[24]_16\
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_13\,
      I1 => \^data_in_singletofix_reg[24]\,
      I2 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I3 => \^data_in_singletofix_reg[22]\,
      I4 => \^data_in_singletofix_reg[29]_1\,
      I5 => \^data_in_singletofix_reg[24]_12\,
      O => \i__carry__5_i_2_n_0\
    );
\i__carry__5_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_in_singletofix_reg[23]\,
      I1 => Q(22),
      O => \i__carry__5_i_20__1_n_0\
    );
\i__carry__5_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(6),
      I1 => Q(23),
      I2 => Q(7),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[6]\
    );
\i__carry__5_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(4),
      I1 => Q(23),
      I2 => Q(5),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \i__carry__5_i_24_n_0\
    );
\i__carry__5_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504500405040004"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_2\,
      I1 => Q(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => Q(23),
      I4 => Q(2),
      I5 => Q(22),
      O => \i__carry__5_i_25_n_0\
    );
\i__carry__5_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB8CC"
    )
        port map (
      I0 => Q(22),
      I1 => Q(24),
      I2 => Q(20),
      I3 => Q(23),
      I4 => Q(21),
      I5 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[22]_0\
    );
\i__carry__5_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(18),
      I1 => Q(23),
      I2 => Q(19),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[18]_0\
    );
\i__carry__5_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(16),
      I1 => Q(23),
      I2 => Q(17),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[16]_0\
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_3\,
      I1 => \^data_in_singletofix_reg[24]_2\,
      I2 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I3 => \^data_in_singletofix_reg[23]_0\,
      I4 => \^data_in_singletofix_reg[29]_1\,
      I5 => \fixed_point_value0_inferred__1/i__carry__5_1\,
      O => \i__carry__5_i_3_n_0\
    );
\i__carry__5_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088B8"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      I2 => Q(22),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[21]\
    );
\i__carry__5_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \^data_in_singletofix_reg[29]_2\,
      I3 => Q(24),
      O => \i__carry__5_i_32_n_0\
    );
\i__carry__5_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(20),
      I1 => Q(23),
      I2 => Q(21),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \^data_in_singletofix_reg[20]\
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_17\,
      I1 => \^data_in_singletofix_reg[24]_15\,
      I2 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I3 => \^data_in_singletofix_reg[24]_18\,
      I4 => \^data_in_singletofix_reg[29]_1\,
      I5 => \^data_in_singletofix_reg[24]_16\,
      O => \i__carry__5_i_4_n_0\
    );
\i__carry__5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => A1_i_71,
      I1 => \^data_in_singletofix_reg[9]\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[7]\,
      I4 => Q(24),
      I5 => \i__carry__4_i_16_n_0\,
      O => \^data_in_singletofix_reg[24]_9\
    );
\i__carry__5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050505101"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_2\,
      I1 => \i__carry__5_i_20__1_n_0\,
      I2 => Q(23),
      I3 => Q(21),
      I4 => Q(24),
      I5 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[23]_1\
    );
\i__carry__5_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[19]_0\,
      I1 => \^data_in_singletofix_reg[17]_1\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[15]\,
      I4 => Q(24),
      I5 => A1_i_62,
      O => \^data_in_singletofix_reg[24]_8\
    );
\i__carry__5_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => A1_i_72,
      I1 => A1_i_72_0,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \^data_in_singletofix_reg[6]\,
      I4 => Q(24),
      I5 => \i__carry__5_i_24_n_0\,
      O => \^data_in_singletofix_reg[24]_13\
    );
\i__carry__5_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \i__carry_i_38_n_0\,
      I1 => Q(24),
      I2 => \i__carry__5_i_25_n_0\,
      I3 => \^data_in_singletofix_reg[29]_0\,
      O => \^data_in_singletofix_reg[24]\
    );
\i__carry__6_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \i__carry__5_i_24_n_0\,
      I1 => \i__carry__5_i_25_n_0\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \i__carry_i_38_n_0\,
      I4 => Q(24),
      O => \^data_in_singletofix_reg[24]_14\
    );
\i__carry__6_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_in_singletofix_reg[6]\,
      I1 => \i__carry__5_i_24_n_0\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \i__carry__5_i_25_n_0\,
      I4 => Q(24),
      I5 => \i__carry_i_38_n_0\,
      O => \^data_in_singletofix_reg[24]_11\
    );
\i__carry__6_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \i__carry__4_i_16_n_0\,
      I1 => \i__carry_i_27_n_0\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => \i__carry_i_28_n_0\,
      I4 => Q(24),
      I5 => \^data_in_singletofix_reg[0]\,
      O => \^data_in_singletofix_reg[24]_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \^data_in_singletofix_reg[10]\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \^data_in_singletofix_reg[29]_1\,
      I3 => \i__carry_i_9_n_0\,
      I4 => Q(25),
      I5 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      O => fixed_point_value(0)
    );
\i__carry_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0AFC0"
    )
        port map (
      I0 => \i__carry_i_27_n_0\,
      I1 => \i__carry_i_28_n_0\,
      I2 => \^data_in_singletofix_reg[29]_0\,
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[0]\,
      O => \^data_in_singletofix_reg[24]_7\
    );
\i__carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF474700FF"
    )
        port map (
      I0 => \i__carry_i_31_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_32_n_0\,
      I3 => \i__carry_i_33_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__1_i_25\,
      O => \i__carry_i_12_n_0\
    );
\i__carry_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8022000020000"
    )
        port map (
      I0 => \i__carry_i_34_n_0\,
      I1 => Q(26),
      I2 => Q(25),
      I3 => Q(24),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => Q(27),
      O => \i__carry_i_13__1_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => \i__carry_i_32_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_35_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry_i_33_n_0\,
      I5 => \^i__carry__1_i_25\,
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \i__carry_i_32_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_35_n_0\,
      I3 => \i__carry_i_36_n_0\,
      I4 => \^fixed_point_value5\(0),
      I5 => \^i__carry__1_i_25\,
      O => \i__carry_i_15__0_n_0\
    );
\i__carry_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \i__carry_i_37__1_n_0\,
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(26),
      O => \i__carry_i_16_n_0\
    );
\i__carry_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => \i__carry_i_36_n_0\,
      I1 => \^fixed_point_value5\(0),
      I2 => \i__carry_i_21_n_0\,
      I3 => \^i__carry__1_i_25\,
      O => \i__carry_i_17_n_0\
    );
\i__carry_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => Q(25),
      I1 => \i__carry_i_38_n_0\,
      I2 => Q(24),
      I3 => \^data_in_singletofix_reg[29]_1\,
      I4 => Q(27),
      O => \i__carry_i_18__0_n_0\
    );
\i__carry_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \i__carry_i_39_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_40_n_0\,
      I3 => \i__carry_i_41_n_0\,
      I4 => Q(10),
      I5 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_19_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \fixed_point_value0_inferred__1/i__carry__5_0\,
      I1 => \^data_in_singletofix_reg[29]_1\,
      I2 => \^data_in_singletofix_reg[24]_7\,
      I3 => \i__carry_i_12_n_0\,
      I4 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(4)
    );
\i__carry_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \i__carry_i_42_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => Q(8),
      I3 => \i__carry_i_43_n_0\,
      I4 => \^fixed_point_value5\(3),
      I5 => \i__carry_i_44_n_0\,
      O => \i__carry_i_20_n_0\
    );
\i__carry_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i__carry_i_35_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_45_n_0\,
      I3 => \^fixed_point_value5\(2),
      I4 => \i__carry_i_46_n_0\,
      O => \i__carry_i_21_n_0\
    );
\i__carry_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => Q(27),
      I1 => Q(24),
      I2 => Q(25),
      I3 => Q(26),
      O => \^data_in_singletofix_reg[27]\
    );
\i__carry_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      I2 => Q(26),
      I3 => Q(27),
      O => \^data_in_singletofix_reg[24]_22\
    );
\i__carry_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBFFFF"
    )
        port map (
      I0 => Q(29),
      I1 => Q(27),
      I2 => \^data_in_singletofix_reg[26]\,
      I3 => Q(28),
      I4 => Q(30),
      O => \^data_in_singletofix_reg[29]_2\
    );
\i__carry_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^data_in_singletofix_reg[24]_22\,
      I1 => Q(23),
      I2 => Q(28),
      I3 => Q(30),
      I4 => Q(29),
      O => \^data_in_singletofix_reg[23]\
    );
\i__carry_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(23),
      I2 => Q(4),
      I3 => \^data_in_singletofix_reg[29]_2\,
      O => \i__carry_i_27_n_0\
    );
\i__carry_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151510101015101"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_2\,
      I1 => \i__carry_i_48_n_0\,
      I2 => Q(23),
      I3 => Q(1),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => Q(21),
      O => \i__carry_i_28_n_0\
    );
\i__carry_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      I2 => Q(28),
      I3 => Q(23),
      I4 => \^data_in_singletofix_reg[24]_22\,
      I5 => \i__carry__1_i_12_0\,
      O => \^data_in_singletofix_reg[29]_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i__carry_i_13__1_n_0\,
      I1 => \i__carry_i_14_n_0\,
      I2 => \^data_in_singletofix_reg[29]\,
      O => fixed_point_value(3)
    );
\i__carry_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1D"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_in_singletofix_reg[23]\,
      I2 => Q(20),
      I3 => \^data_in_singletofix_reg[29]_2\,
      I4 => Q(23),
      O => \^data_in_singletofix_reg[0]\
    );
\i__carry_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \i__carry__1_i_35_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_50_n_0\,
      O => \i__carry_i_31_n_0\
    );
\i__carry_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_51_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_45_n_0\,
      O => \i__carry_i_32_n_0\
    );
\i__carry_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_52_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_53_n_0\,
      O => \i__carry_i_33_n_0\
    );
\i__carry_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__5_i_25_n_0\,
      I1 => Q(24),
      I2 => \i__carry_i_38_n_0\,
      O => \i__carry_i_34_n_0\
    );
\i__carry_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_50_n_0\,
      I1 => \^fixed_point_value5\(2),
      I2 => \i__carry_i_54_n_0\,
      O => \i__carry_i_35_n_0\
    );
\i__carry_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_53_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_19_n_0\,
      O => \i__carry_i_36_n_0\
    );
\i__carry_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA3333000A0300"
    )
        port map (
      I0 => \i__carry_i_28_n_0\,
      I1 => \^data_in_singletofix_reg[0]\,
      I2 => Q(26),
      I3 => Q(25),
      I4 => Q(24),
      I5 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_37__1_n_0\
    );
\i__carry_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151510101015101"
    )
        port map (
      I0 => \^data_in_singletofix_reg[29]_2\,
      I1 => \i__carry_i_55_n_0\,
      I2 => Q(23),
      I3 => Q(0),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => Q(20),
      O => \i__carry_i_38_n_0\
    );
\i__carry_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => Q(14),
      I1 => \^fixed_point_value5\(3),
      I2 => Q(22),
      I3 => A1_i_81(0),
      I4 => Q(6),
      I5 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_39_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_15__0_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \i__carry_i_16_n_0\,
      O => fixed_point_value(2)
    );
\i__carry_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A0AFC0C"
    )
        port map (
      I0 => Q(22),
      I1 => Q(2),
      I2 => A1_i_81(0),
      I3 => Q(18),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => \^fixed_point_value5\(3),
      O => \i__carry_i_40_n_0\
    );
\i__carry_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => A1_i_81(0),
      I1 => \^fixed_point_value5\(3),
      O => \i__carry_i_41_n_0\
    );
\i__carry_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => Q(12),
      I1 => \^fixed_point_value5\(3),
      I2 => Q(20),
      I3 => A1_i_81(0),
      I4 => Q(4),
      I5 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_42_n_0\
    );
\i__carry_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A1_i_81(0),
      I1 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_43_n_0\
    );
\i__carry_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0AACC"
    )
        port map (
      I0 => Q(20),
      I1 => Q(0),
      I2 => Q(16),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => A1_i_81(0),
      O => \i__carry_i_44_n_0\
    );
\i__carry_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033000000B800B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^fixed_point_value5\(3),
      I2 => Q(5),
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => Q(21),
      I5 => A1_i_81(0),
      O => \i__carry_i_45_n_0\
    );
\i__carry_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330000038B038B"
    )
        port map (
      I0 => Q(9),
      I1 => \^fixed_point_value5\(3),
      I2 => \i__carry_i_55_n_0\,
      I3 => \^data_in_singletofix_reg[23]\,
      I4 => Q(17),
      I5 => A1_i_81(0),
      O => \i__carry_i_46_n_0\
    );
\i__carry_i_47__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      I2 => Q(24),
      O => \^data_in_singletofix_reg[26]\
    );
\i__carry_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => Q(22),
      I1 => \^data_in_singletofix_reg[24]_22\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      I3 => Q(2),
      O => \i__carry_i_48_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => \^data_in_singletofix_reg[29]\,
      I2 => \i__carry_i_18__0_n_0\,
      O => fixed_point_value(1)
    );
\i__carry_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003B38"
    )
        port map (
      I0 => Q(15),
      I1 => \^fixed_point_value5\(3),
      I2 => A1_i_81(0),
      I3 => Q(7),
      I4 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_50_n_0\
    );
\i__carry_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => Q(17),
      I1 => \^fixed_point_value5\(3),
      I2 => \^data_in_singletofix_reg[23]\,
      I3 => A1_i_81(0),
      I4 => Q(9),
      O => \i__carry_i_51_n_0\
    );
\i__carry_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F11FFFF1F110000"
    )
        port map (
      I0 => \i__carry_i_41_n_0\,
      I1 => \i__carry_i_57_n_0\,
      I2 => \^data_in_singletofix_reg[24]_21\,
      I3 => Q(10),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry_i_39_n_0\,
      O => \i__carry_i_52_n_0\
    );
\i__carry_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \i__carry_i_41_n_0\,
      I1 => \i__carry_i_58_n_0\,
      I2 => \^data_in_singletofix_reg[24]_21\,
      I3 => Q(8),
      I4 => \^fixed_point_value5\(2),
      I5 => \i__carry_i_42_n_0\,
      O => \i__carry_i_53_n_0\
    );
\i__carry_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A0000CFC0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(19),
      I2 => A1_i_81(0),
      I3 => Q(3),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => \^fixed_point_value5\(3),
      O => \i__carry_i_54_n_0\
    );
\i__carry_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => Q(21),
      I1 => \^data_in_singletofix_reg[24]_22\,
      I2 => \^data_in_singletofix_reg[29]_3\,
      I3 => Q(1),
      O => \i__carry_i_55_n_0\
    );
\i__carry_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      I2 => Q(28),
      I3 => Q(23),
      O => \^data_in_singletofix_reg[29]_3\
    );
\i__carry_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_in_singletofix_reg[23]\,
      I1 => Q(18),
      O => \i__carry_i_57_n_0\
    );
\i__carry_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(16),
      I1 => \^data_in_singletofix_reg[23]\,
      O => \i__carry_i_58_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \i__carry_i_19_n_0\,
      I1 => \^fixed_point_value5\(1),
      I2 => \i__carry_i_20_n_0\,
      I3 => \^fixed_point_value5\(0),
      I4 => \i__carry_i_21_n_0\,
      I5 => \^i__carry__1_i_25\,
      O => \^data_in_singletofix_reg[10]\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => Q(29),
      I1 => Q(28),
      I2 => \^data_in_singletofix_reg[27]\,
      I3 => Q(30),
      O => \^data_in_singletofix_reg[29]\
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      I2 => Q(28),
      I3 => Q(23),
      I4 => \^data_in_singletofix_reg[24]_22\,
      I5 => \i__carry__1_i_12_1\,
      O => \^data_in_singletofix_reg[29]_1\
    );
\i__carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020202000000"
    )
        port map (
      I0 => Q(24),
      I1 => Q(23),
      I2 => \^data_in_singletofix_reg[29]_2\,
      I3 => Q(20),
      I4 => \^data_in_singletofix_reg[23]\,
      I5 => Q(0),
      O => \i__carry_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt is
  port (
    rst_n_madgwick_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    y_rounded : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    acc_norm_mag_sqr_rounded : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    rst_n_madgwick : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_acc_vec_norm : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \data_in_fixToSingle_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt is
  signal \FSM_onehot_acc_norm_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal data_in_fixToSingle : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_singleToFix[30]_i_1_n_0\ : STD_LOGIC;
  signal fixed_point_value : STD_LOGIC_VECTOR ( 31 downto 25 );
  signal fixed_point_value5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i__carry__2_i_21_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_21_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_21_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_21_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_22_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_22_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_22_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_23_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_23_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_23_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_23_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_32_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_32_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_32_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_32_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_33_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_33_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_33_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_33_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_35_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_36_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_37_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_38_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_39_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_40_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_41_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_42_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_43_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_44_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_45_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_46_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_47_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_47_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_47_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_47_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_48_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_48_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_48_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_48_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_51_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_52_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_53_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_54_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_55_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_56_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_57_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_58_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_59_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_60_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_61_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_62_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_63_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_64_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_65_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_66_n_0\ : STD_LOGIC;
  signal newt_raph_inst_n_1 : STD_LOGIC;
  signal newt_raph_inst_n_10 : STD_LOGIC;
  signal newt_raph_inst_n_11 : STD_LOGIC;
  signal newt_raph_inst_n_12 : STD_LOGIC;
  signal newt_raph_inst_n_13 : STD_LOGIC;
  signal newt_raph_inst_n_14 : STD_LOGIC;
  signal newt_raph_inst_n_15 : STD_LOGIC;
  signal newt_raph_inst_n_16 : STD_LOGIC;
  signal newt_raph_inst_n_17 : STD_LOGIC;
  signal newt_raph_inst_n_18 : STD_LOGIC;
  signal newt_raph_inst_n_19 : STD_LOGIC;
  signal newt_raph_inst_n_2 : STD_LOGIC;
  signal newt_raph_inst_n_20 : STD_LOGIC;
  signal newt_raph_inst_n_21 : STD_LOGIC;
  signal newt_raph_inst_n_22 : STD_LOGIC;
  signal newt_raph_inst_n_23 : STD_LOGIC;
  signal newt_raph_inst_n_24 : STD_LOGIC;
  signal newt_raph_inst_n_25 : STD_LOGIC;
  signal newt_raph_inst_n_26 : STD_LOGIC;
  signal newt_raph_inst_n_27 : STD_LOGIC;
  signal newt_raph_inst_n_28 : STD_LOGIC;
  signal newt_raph_inst_n_29 : STD_LOGIC;
  signal newt_raph_inst_n_3 : STD_LOGIC;
  signal newt_raph_inst_n_30 : STD_LOGIC;
  signal newt_raph_inst_n_31 : STD_LOGIC;
  signal newt_raph_inst_n_32 : STD_LOGIC;
  signal newt_raph_inst_n_33 : STD_LOGIC;
  signal newt_raph_inst_n_34 : STD_LOGIC;
  signal newt_raph_inst_n_35 : STD_LOGIC;
  signal newt_raph_inst_n_36 : STD_LOGIC;
  signal newt_raph_inst_n_37 : STD_LOGIC;
  signal newt_raph_inst_n_38 : STD_LOGIC;
  signal newt_raph_inst_n_39 : STD_LOGIC;
  signal newt_raph_inst_n_4 : STD_LOGIC;
  signal newt_raph_inst_n_40 : STD_LOGIC;
  signal newt_raph_inst_n_41 : STD_LOGIC;
  signal newt_raph_inst_n_42 : STD_LOGIC;
  signal newt_raph_inst_n_43 : STD_LOGIC;
  signal newt_raph_inst_n_44 : STD_LOGIC;
  signal newt_raph_inst_n_5 : STD_LOGIC;
  signal newt_raph_inst_n_52 : STD_LOGIC;
  signal newt_raph_inst_n_53 : STD_LOGIC;
  signal newt_raph_inst_n_54 : STD_LOGIC;
  signal newt_raph_inst_n_55 : STD_LOGIC;
  signal newt_raph_inst_n_56 : STD_LOGIC;
  signal newt_raph_inst_n_57 : STD_LOGIC;
  signal newt_raph_inst_n_58 : STD_LOGIC;
  signal newt_raph_inst_n_59 : STD_LOGIC;
  signal newt_raph_inst_n_6 : STD_LOGIC;
  signal newt_raph_inst_n_60 : STD_LOGIC;
  signal newt_raph_inst_n_61 : STD_LOGIC;
  signal newt_raph_inst_n_62 : STD_LOGIC;
  signal newt_raph_inst_n_63 : STD_LOGIC;
  signal newt_raph_inst_n_64 : STD_LOGIC;
  signal newt_raph_inst_n_65 : STD_LOGIC;
  signal newt_raph_inst_n_66 : STD_LOGIC;
  signal newt_raph_inst_n_67 : STD_LOGIC;
  signal newt_raph_inst_n_68 : STD_LOGIC;
  signal newt_raph_inst_n_69 : STD_LOGIC;
  signal newt_raph_inst_n_7 : STD_LOGIC;
  signal newt_raph_inst_n_70 : STD_LOGIC;
  signal newt_raph_inst_n_71 : STD_LOGIC;
  signal newt_raph_inst_n_72 : STD_LOGIC;
  signal newt_raph_inst_n_73 : STD_LOGIC;
  signal newt_raph_inst_n_8 : STD_LOGIC;
  signal newt_raph_inst_n_9 : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \ready_in_i_1__0_n_0\ : STD_LOGIC;
  signal ready_in_reg_n_0 : STD_LOGIC;
  signal \^rst_n_madgwick_reg\ : STD_LOGIC;
  signal sel0_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal singleToFix_inst_n_0 : STD_LOGIC;
  signal singleToFix_inst_n_1 : STD_LOGIC;
  signal singleToFix_inst_n_10 : STD_LOGIC;
  signal singleToFix_inst_n_11 : STD_LOGIC;
  signal singleToFix_inst_n_12 : STD_LOGIC;
  signal singleToFix_inst_n_13 : STD_LOGIC;
  signal singleToFix_inst_n_14 : STD_LOGIC;
  signal singleToFix_inst_n_15 : STD_LOGIC;
  signal singleToFix_inst_n_16 : STD_LOGIC;
  signal singleToFix_inst_n_17 : STD_LOGIC;
  signal singleToFix_inst_n_18 : STD_LOGIC;
  signal singleToFix_inst_n_19 : STD_LOGIC;
  signal singleToFix_inst_n_2 : STD_LOGIC;
  signal singleToFix_inst_n_20 : STD_LOGIC;
  signal singleToFix_inst_n_25 : STD_LOGIC;
  signal singleToFix_inst_n_3 : STD_LOGIC;
  signal singleToFix_inst_n_4 : STD_LOGIC;
  signal singleToFix_inst_n_42 : STD_LOGIC;
  signal singleToFix_inst_n_43 : STD_LOGIC;
  signal singleToFix_inst_n_44 : STD_LOGIC;
  signal singleToFix_inst_n_45 : STD_LOGIC;
  signal singleToFix_inst_n_46 : STD_LOGIC;
  signal singleToFix_inst_n_47 : STD_LOGIC;
  signal singleToFix_inst_n_48 : STD_LOGIC;
  signal singleToFix_inst_n_49 : STD_LOGIC;
  signal singleToFix_inst_n_5 : STD_LOGIC;
  signal singleToFix_inst_n_50 : STD_LOGIC;
  signal singleToFix_inst_n_51 : STD_LOGIC;
  signal singleToFix_inst_n_52 : STD_LOGIC;
  signal singleToFix_inst_n_53 : STD_LOGIC;
  signal singleToFix_inst_n_54 : STD_LOGIC;
  signal singleToFix_inst_n_55 : STD_LOGIC;
  signal singleToFix_inst_n_56 : STD_LOGIC;
  signal singleToFix_inst_n_57 : STD_LOGIC;
  signal singleToFix_inst_n_58 : STD_LOGIC;
  signal singleToFix_inst_n_59 : STD_LOGIC;
  signal singleToFix_inst_n_6 : STD_LOGIC;
  signal singleToFix_inst_n_60 : STD_LOGIC;
  signal singleToFix_inst_n_61 : STD_LOGIC;
  signal singleToFix_inst_n_62 : STD_LOGIC;
  signal singleToFix_inst_n_63 : STD_LOGIC;
  signal singleToFix_inst_n_64 : STD_LOGIC;
  signal singleToFix_inst_n_65 : STD_LOGIC;
  signal singleToFix_inst_n_66 : STD_LOGIC;
  signal singleToFix_inst_n_67 : STD_LOGIC;
  signal singleToFix_inst_n_68 : STD_LOGIC;
  signal singleToFix_inst_n_69 : STD_LOGIC;
  signal singleToFix_inst_n_7 : STD_LOGIC;
  signal singleToFix_inst_n_70 : STD_LOGIC;
  signal singleToFix_inst_n_71 : STD_LOGIC;
  signal singleToFix_inst_n_72 : STD_LOGIC;
  signal singleToFix_inst_n_73 : STD_LOGIC;
  signal singleToFix_inst_n_74 : STD_LOGIC;
  signal singleToFix_inst_n_75 : STD_LOGIC;
  signal singleToFix_inst_n_76 : STD_LOGIC;
  signal singleToFix_inst_n_77 : STD_LOGIC;
  signal singleToFix_inst_n_78 : STD_LOGIC;
  signal singleToFix_inst_n_79 : STD_LOGIC;
  signal singleToFix_inst_n_8 : STD_LOGIC;
  signal singleToFix_inst_n_80 : STD_LOGIC;
  signal singleToFix_inst_n_81 : STD_LOGIC;
  signal singleToFix_inst_n_82 : STD_LOGIC;
  signal singleToFix_inst_n_9 : STD_LOGIC;
  signal start_newt_raph_reg_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \valid_out_i_1__0_n_0\ : STD_LOGIC;
  signal valid_out_reg_n_0 : STD_LOGIC;
  signal x_single : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of x_single : signal is "true";
  signal \x_single_inferred_i_23__1_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_24__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_25__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_26__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_27__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_28__0_n_0\ : STD_LOGIC;
  signal x_single_inferred_i_29_n_0 : STD_LOGIC;
  signal x_single_inferred_i_30_n_0 : STD_LOGIC;
  signal x_single_inferred_i_31_n_0 : STD_LOGIC;
  signal x_single_inferred_i_32_n_0 : STD_LOGIC;
  signal x_single_inferred_i_33_n_0 : STD_LOGIC;
  signal x_single_inferred_i_34_n_0 : STD_LOGIC;
  signal x_single_inferred_i_35_n_0 : STD_LOGIC;
  signal x_single_inferred_i_36_n_0 : STD_LOGIC;
  signal x_single_inferred_i_37_n_0 : STD_LOGIC;
  signal x_single_inferred_i_38_n_0 : STD_LOGIC;
  signal x_single_inferred_i_39_n_0 : STD_LOGIC;
  signal x_single_inferred_i_40_n_0 : STD_LOGIC;
  signal x_single_inferred_i_41_n_0 : STD_LOGIC;
  signal x_single_inferred_i_42_n_0 : STD_LOGIC;
  signal \x_single_inferred_i_43__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_44__0_n_0\ : STD_LOGIC;
  signal x_single_inferred_i_45_n_0 : STD_LOGIC;
  signal x_single_inferred_i_46_n_0 : STD_LOGIC;
  signal x_single_inferred_i_47_n_0 : STD_LOGIC;
  signal x_single_inferred_i_48_n_0 : STD_LOGIC;
  signal x_single_inferred_i_49_n_0 : STD_LOGIC;
  signal \x_single_inferred_i_50__0_n_0\ : STD_LOGIC;
  signal x_single_inferred_i_51_n_0 : STD_LOGIC;
  signal x_single_inferred_i_52_n_0 : STD_LOGIC;
  signal x_single_inferred_i_53_n_0 : STD_LOGIC;
  signal x_single_inferred_i_54_n_0 : STD_LOGIC;
  signal x_single_inferred_i_55_n_0 : STD_LOGIC;
  signal x_single_inferred_i_56_n_0 : STD_LOGIC;
  signal x_single_inferred_i_57_n_0 : STD_LOGIC;
  signal x_single_inferred_i_58_n_0 : STD_LOGIC;
  signal x_single_inferred_i_59_n_0 : STD_LOGIC;
  signal x_single_inferred_i_60_n_0 : STD_LOGIC;
  signal x_single_inferred_i_61_n_0 : STD_LOGIC;
  signal x_single_inferred_i_62_n_0 : STD_LOGIC;
  signal x_single_inferred_i_63_n_0 : STD_LOGIC;
  signal x_single_inferred_i_64_n_0 : STD_LOGIC;
  signal x_single_inferred_i_65_n_0 : STD_LOGIC;
  signal x_single_inferred_i_66_n_0 : STD_LOGIC;
  signal x_single_inferred_i_67_n_0 : STD_LOGIC;
  signal x_single_inferred_i_68_n_0 : STD_LOGIC;
  signal x_single_inferred_i_69_n_0 : STD_LOGIC;
  signal x_single_inferred_i_70_n_0 : STD_LOGIC;
  signal x_single_inferred_i_71_n_0 : STD_LOGIC;
  signal x_single_inferred_i_72_n_0 : STD_LOGIC;
  signal x_single_inferred_i_73_n_0 : STD_LOGIC;
  signal x_single_inferred_i_74_n_0 : STD_LOGIC;
  signal x_single_inferred_i_75_n_0 : STD_LOGIC;
  signal x_single_inferred_i_76_n_0 : STD_LOGIC;
  signal y0_fix : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y0_single : STD_LOGIC;
  signal y0_single0 : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \y0_single[0]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[1]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[2]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[30]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[30]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[3]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \y0_single_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_single_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \y0_single_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \y0_single_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \y0_single_reg[30]_i_2__0_n_2\ : STD_LOGIC;
  signal \y0_single_reg[30]_i_2__0_n_3\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal y_temp0_i_10_n_0 : STD_LOGIC;
  signal y_temp0_i_11_n_0 : STD_LOGIC;
  signal y_temp0_i_12_n_0 : STD_LOGIC;
  signal y_temp0_i_13_n_0 : STD_LOGIC;
  signal y_temp0_i_14_n_0 : STD_LOGIC;
  signal y_temp0_i_15_n_0 : STD_LOGIC;
  signal y_temp0_i_16_n_0 : STD_LOGIC;
  signal y_temp0_i_17_n_0 : STD_LOGIC;
  signal y_temp0_i_18_n_0 : STD_LOGIC;
  signal y_temp0_i_19_n_0 : STD_LOGIC;
  signal y_temp0_i_20_n_0 : STD_LOGIC;
  signal y_temp0_i_21_n_0 : STD_LOGIC;
  signal y_temp0_i_5_n_0 : STD_LOGIC;
  signal y_temp0_i_6_n_0 : STD_LOGIC;
  signal y_temp0_i_7_n_0 : STD_LOGIC;
  signal y_temp0_i_8_n_0 : STD_LOGIC;
  signal y_temp0_i_9_n_0 : STD_LOGIC;
  signal y_temp_reg_i_10_n_0 : STD_LOGIC;
  signal y_temp_reg_i_11_n_0 : STD_LOGIC;
  signal y_temp_reg_i_12_n_0 : STD_LOGIC;
  signal y_temp_reg_i_13_n_0 : STD_LOGIC;
  signal y_temp_reg_i_14_n_0 : STD_LOGIC;
  signal y_temp_reg_i_15_n_0 : STD_LOGIC;
  signal y_temp_reg_i_16_n_0 : STD_LOGIC;
  signal y_temp_reg_i_17_n_0 : STD_LOGIC;
  signal y_temp_reg_i_18_n_0 : STD_LOGIC;
  signal y_temp_reg_i_19_n_0 : STD_LOGIC;
  signal y_temp_reg_i_20_n_0 : STD_LOGIC;
  signal y_temp_reg_i_21_n_0 : STD_LOGIC;
  signal y_temp_reg_i_22_n_0 : STD_LOGIC;
  signal y_temp_reg_i_6_n_0 : STD_LOGIC;
  signal y_temp_reg_i_7_n_0 : STD_LOGIC;
  signal y_temp_reg_i_8_n_0 : STD_LOGIC;
  signal y_temp_reg_i_9_n_0 : STD_LOGIC;
  signal \NLW_i__carry__2_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y0_single_reg[30]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y0_single_reg[30]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair32";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "IDLE:000,FIX_TO_SINGLE:001,BIT_HACK:010,SINGLE_TO_FIX:011,NEWTON_RAPHSON_START:100,NEWTON_RAPHSON_DONE:101,DONE:110,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "IDLE:000,FIX_TO_SINGLE:001,BIT_HACK:010,SINGLE_TO_FIX:011,NEWTON_RAPHSON_START:100,NEWTON_RAPHSON_DONE:101,DONE:110,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "IDLE:000,FIX_TO_SINGLE:001,BIT_HACK:010,SINGLE_TO_FIX:011,NEWTON_RAPHSON_START:100,NEWTON_RAPHSON_DONE:101,DONE:110,";
  attribute SOFT_HLUTNM of \valid_out_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \x_single_inferred_i_23__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of x_single_inferred_i_31 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of x_single_inferred_i_34 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of x_single_inferred_i_45 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of x_single_inferred_i_46 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of x_single_inferred_i_47 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of x_single_inferred_i_48 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of x_single_inferred_i_62 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of x_single_inferred_i_63 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of x_single_inferred_i_64 : label is "soft_lutpair35";
begin
  rst_n_madgwick_reg <= \^rst_n_madgwick_reg\;
\FSM_onehot_acc_norm_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B3B3B38"
    )
        port map (
      I0 => \FSM_onehot_acc_norm_state[6]_i_3_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => start_acc_vec_norm,
      O => E(0)
    );
\FSM_onehot_acc_norm_state[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => valid_out_reg_n_0,
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => sel0(0),
      I3 => \FSM_sequential_state_reg[0]_0\,
      I4 => ready_in_reg_n_0,
      O => \FSM_onehot_acc_norm_state[6]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA0"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => state(1),
      I3 => state(2),
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => newt_raph_inst_n_39,
      Q => state(0),
      R => \^rst_n_madgwick_reg\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => newt_raph_inst_n_41,
      Q => state(1),
      R => \^rst_n_madgwick_reg\
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => state(2),
      R => \^rst_n_madgwick_reg\
    );
a_y_norm_rounded_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => state(1),
      O => \FSM_sequential_state_reg[2]_0\
    );
\data_in_fixToSingle[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rst_n_madgwick,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => data_in_fixToSingle
    );
\data_in_fixToSingle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(0),
      Q => \p_0_in__0\(15),
      R => '0'
    );
\data_in_fixToSingle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(10),
      Q => \data_in_fixToSingle_reg_n_0_[10]\,
      R => '0'
    );
\data_in_fixToSingle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(11),
      Q => \data_in_fixToSingle_reg_n_0_[11]\,
      R => '0'
    );
\data_in_fixToSingle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(12),
      Q => \data_in_fixToSingle_reg_n_0_[12]\,
      R => '0'
    );
\data_in_fixToSingle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(13),
      Q => \data_in_fixToSingle_reg_n_0_[13]\,
      R => '0'
    );
\data_in_fixToSingle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(14),
      Q => \data_in_fixToSingle_reg_n_0_[14]\,
      R => '0'
    );
\data_in_fixToSingle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(15),
      Q => p_0_in12_in,
      R => '0'
    );
\data_in_fixToSingle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(1),
      Q => \data_in_fixToSingle_reg_n_0_[1]\,
      R => '0'
    );
\data_in_fixToSingle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(2),
      Q => \data_in_fixToSingle_reg_n_0_[2]\,
      R => '0'
    );
\data_in_fixToSingle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(3),
      Q => \data_in_fixToSingle_reg_n_0_[3]\,
      R => '0'
    );
\data_in_fixToSingle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(4),
      Q => p_0_in1_in,
      R => '0'
    );
\data_in_fixToSingle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(5),
      Q => p_0_in2_in,
      R => '0'
    );
\data_in_fixToSingle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(6),
      Q => p_0_in3_in,
      R => '0'
    );
\data_in_fixToSingle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(7),
      Q => p_0_in4_in,
      R => '0'
    );
\data_in_fixToSingle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(8),
      Q => \data_in_fixToSingle_reg_n_0_[8]\,
      R => '0'
    );
\data_in_fixToSingle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(9),
      Q => \data_in_fixToSingle_reg_n_0_[9]\,
      R => '0'
    );
\data_in_singleToFix[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => rst_n_madgwick,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => \data_in_singleToFix[30]_i_1_n_0\
    );
\data_in_singleToFix_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(0),
      Q => data1(0),
      R => '0'
    );
\data_in_singleToFix_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(10),
      Q => data1(10),
      R => '0'
    );
\data_in_singleToFix_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(11),
      Q => data1(11),
      R => '0'
    );
\data_in_singleToFix_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(12),
      Q => data1(12),
      R => '0'
    );
\data_in_singleToFix_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(13),
      Q => data1(13),
      R => '0'
    );
\data_in_singleToFix_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(14),
      Q => data1(14),
      R => '0'
    );
\data_in_singleToFix_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(15),
      Q => data1(15),
      R => '0'
    );
\data_in_singleToFix_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(16),
      Q => data1(16),
      R => '0'
    );
\data_in_singleToFix_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(17),
      Q => data1(17),
      R => '0'
    );
\data_in_singleToFix_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(18),
      Q => data1(18),
      R => '0'
    );
\data_in_singleToFix_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(19),
      Q => data1(19),
      R => '0'
    );
\data_in_singleToFix_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(1),
      Q => data1(1),
      R => '0'
    );
\data_in_singleToFix_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(20),
      Q => data1(20),
      R => '0'
    );
\data_in_singleToFix_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(21),
      Q => data1(21),
      R => '0'
    );
\data_in_singleToFix_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(22),
      Q => data1(22),
      R => '0'
    );
\data_in_singleToFix_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(23),
      Q => sel0_0(0),
      R => '0'
    );
\data_in_singleToFix_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(24),
      Q => sel0_0(1),
      R => '0'
    );
\data_in_singleToFix_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(25),
      Q => sel0_0(2),
      R => '0'
    );
\data_in_singleToFix_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(26),
      Q => sel0_0(3),
      R => '0'
    );
\data_in_singleToFix_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(27),
      Q => sel0_0(4),
      R => '0'
    );
\data_in_singleToFix_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(28),
      Q => sel0_0(5),
      R => '0'
    );
\data_in_singleToFix_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(29),
      Q => sel0_0(6),
      R => '0'
    );
\data_in_singleToFix_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(2),
      Q => data1(2),
      R => '0'
    );
\data_in_singleToFix_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(30),
      Q => sel0_0(7),
      R => '0'
    );
\data_in_singleToFix_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(3),
      Q => data1(3),
      R => '0'
    );
\data_in_singleToFix_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(4),
      Q => data1(4),
      R => '0'
    );
\data_in_singleToFix_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(5),
      Q => data1(5),
      R => '0'
    );
\data_in_singleToFix_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(6),
      Q => data1(6),
      R => '0'
    );
\data_in_singleToFix_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(7),
      Q => data1(7),
      R => '0'
    );
\data_in_singleToFix_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(8),
      Q => data1(8),
      R => '0'
    );
\data_in_singleToFix_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1_n_0\,
      D => \y0_single__0\(9),
      Q => data1(9),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(0)
    );
\i__carry__2_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_32_n_0\,
      CO(3) => \i__carry__2_i_21_n_0\,
      CO(2) => \i__carry__2_i_21_n_1\,
      CO(1) => \i__carry__2_i_21_n_2\,
      CO(0) => \i__carry__2_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(27 downto 24),
      S(3) => \i__carry__2_i_35_n_0\,
      S(2) => \i__carry__2_i_36_n_0\,
      S(1) => \i__carry__2_i_37_n_0\,
      S(0) => \i__carry__2_i_38_n_0\
    );
\i__carry__2_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_21_n_0\,
      CO(3) => \NLW_i__carry__2_i_22_CO_UNCONNECTED\(3),
      CO(2) => \i__carry__2_i_22_n_1\,
      CO(1) => \i__carry__2_i_22_n_2\,
      CO(0) => \i__carry__2_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(31 downto 28),
      S(3) => \i__carry__2_i_39_n_0\,
      S(2) => \i__carry__2_i_40_n_0\,
      S(1) => \i__carry__2_i_41_n_0\,
      S(0) => \i__carry__2_i_42_n_0\
    );
\i__carry__2_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => singleToFix_inst_n_82,
      CO(3) => \i__carry__2_i_23_n_0\,
      CO(2) => \i__carry__2_i_23_n_1\,
      CO(1) => \i__carry__2_i_23_n_2\,
      CO(0) => \i__carry__2_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(7 downto 4),
      S(3) => \i__carry__2_i_43_n_0\,
      S(2) => \i__carry__2_i_44_n_0\,
      S(1) => \i__carry__2_i_45_n_0\,
      S(0) => \i__carry__2_i_46_n_0\
    );
\i__carry__2_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_47_n_0\,
      CO(3) => \i__carry__2_i_32_n_0\,
      CO(2) => \i__carry__2_i_32_n_1\,
      CO(1) => \i__carry__2_i_32_n_2\,
      CO(0) => \i__carry__2_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(23 downto 20),
      S(3) => \i__carry__2_i_51_n_0\,
      S(2) => \i__carry__2_i_52_n_0\,
      S(1) => \i__carry__2_i_53_n_0\,
      S(0) => \i__carry__2_i_54_n_0\
    );
\i__carry__2_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_23_n_0\,
      CO(3) => \i__carry__2_i_33_n_0\,
      CO(2) => \i__carry__2_i_33_n_1\,
      CO(1) => \i__carry__2_i_33_n_2\,
      CO(0) => \i__carry__2_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(11 downto 8),
      S(3) => \i__carry__2_i_55_n_0\,
      S(2) => \i__carry__2_i_56_n_0\,
      S(1) => \i__carry__2_i_57_n_0\,
      S(0) => \i__carry__2_i_58_n_0\
    );
\i__carry__2_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_35_n_0\
    );
\i__carry__2_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_36_n_0\
    );
\i__carry__2_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_37_n_0\
    );
\i__carry__2_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_38_n_0\
    );
\i__carry__2_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_39_n_0\
    );
\i__carry__2_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_40_n_0\
    );
\i__carry__2_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_41_n_0\
    );
\i__carry__2_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_42_n_0\
    );
\i__carry__2_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => singleToFix_inst_n_2,
      I1 => singleToFix_inst_n_17,
      I2 => sel0_0(5),
      I3 => sel0_0(6),
      I4 => sel0_0(7),
      O => \i__carry__2_i_43_n_0\
    );
\i__carry__2_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F0FF0FFF1F0"
    )
        port map (
      I0 => sel0_0(7),
      I1 => sel0_0(0),
      I2 => sel0_0(5),
      I3 => singleToFix_inst_n_19,
      I4 => sel0_0(4),
      I5 => sel0_0(6),
      O => \i__carry__2_i_44_n_0\
    );
\i__carry__2_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5556AAAA"
    )
        port map (
      I0 => sel0_0(5),
      I1 => sel0_0(3),
      I2 => sel0_0(2),
      I3 => sel0_0(1),
      I4 => sel0_0(4),
      I5 => singleToFix_inst_n_2,
      O => \i__carry__2_i_45_n_0\
    );
\i__carry__2_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sel0_0(4),
      I1 => sel0_0(1),
      I2 => sel0_0(2),
      I3 => sel0_0(3),
      O => \i__carry__2_i_46_n_0\
    );
\i__carry__2_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_48_n_0\,
      CO(3) => \i__carry__2_i_47_n_0\,
      CO(2) => \i__carry__2_i_47_n_1\,
      CO(1) => \i__carry__2_i_47_n_2\,
      CO(0) => \i__carry__2_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(19 downto 16),
      S(3) => \i__carry__2_i_59_n_0\,
      S(2) => \i__carry__2_i_60_n_0\,
      S(1) => \i__carry__2_i_61_n_0\,
      S(0) => \i__carry__2_i_62_n_0\
    );
\i__carry__2_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_33_n_0\,
      CO(3) => \i__carry__2_i_48_n_0\,
      CO(2) => \i__carry__2_i_48_n_1\,
      CO(1) => \i__carry__2_i_48_n_2\,
      CO(0) => \i__carry__2_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(15 downto 12),
      S(3) => \i__carry__2_i_63_n_0\,
      S(2) => \i__carry__2_i_64_n_0\,
      S(1) => \i__carry__2_i_65_n_0\,
      S(0) => \i__carry__2_i_66_n_0\
    );
\i__carry__2_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_51_n_0\
    );
\i__carry__2_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_52_n_0\
    );
\i__carry__2_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_53_n_0\
    );
\i__carry__2_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_54_n_0\
    );
\i__carry__2_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_55_n_0\
    );
\i__carry__2_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_56_n_0\
    );
\i__carry__2_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_57_n_0\
    );
\i__carry__2_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_58_n_0\
    );
\i__carry__2_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_59_n_0\
    );
\i__carry__2_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_60_n_0\
    );
\i__carry__2_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_61_n_0\
    );
\i__carry__2_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_62_n_0\
    );
\i__carry__2_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_63_n_0\
    );
\i__carry__2_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_64_n_0\
    );
\i__carry__2_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_65_n_0\
    );
\i__carry__2_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_16,
      O => \i__carry__2_i_66_n_0\
    );
newt_raph_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson
     port map (
      A1_0 => singleToFix_inst_n_20,
      A1_1 => singleToFix_inst_n_16,
      A1_2 => singleToFix_inst_n_65,
      A1_3 => singleToFix_inst_n_42,
      A1_4 => singleToFix_inst_n_48,
      \A1_i_27__0_0\ => singleToFix_inst_n_60,
      \A1_i_27__0_1\ => singleToFix_inst_n_59,
      \A1_i_27__0_2\ => singleToFix_inst_n_68,
      \A1_i_28__0\ => singleToFix_inst_n_25,
      \A1_i_28__0_0\ => singleToFix_inst_n_77,
      \A1_i_28__0_1\ => singleToFix_inst_n_78,
      \A1_i_44__0_0\ => singleToFix_inst_n_6,
      \A1_i_47__0_0\(30 downto 23) => sel0_0(7 downto 0),
      \A1_i_47__0_0\(22 downto 0) => data1(22 downto 0),
      \A1_i_47__0_1\ => singleToFix_inst_n_17,
      \A1_i_51__0\ => singleToFix_inst_n_51,
      \A1_i_51__0_0\ => singleToFix_inst_n_0,
      \A1_i_51__0_1\ => singleToFix_inst_n_47,
      \A1_i_51__0_2\ => singleToFix_inst_n_50,
      \A1_i_51__0_3\ => singleToFix_inst_n_67,
      \A1_i_51__0_4\ => singleToFix_inst_n_14,
      \A1_i_51__0_5\ => singleToFix_inst_n_9,
      \A1_i_51__0_6\ => singleToFix_inst_n_66,
      \A1_i_52__0\ => singleToFix_inst_n_5,
      \A1_i_52__0_0\ => singleToFix_inst_n_43,
      \A1_i_52__0_1\ => singleToFix_inst_n_71,
      \A1_i_52__0_2\ => singleToFix_inst_n_69,
      \A1_i_52__0_3\ => singleToFix_inst_n_61,
      \A1_i_52__0_4\ => singleToFix_inst_n_70,
      \A1_i_53__0_0\ => newt_raph_inst_n_54,
      \A1_i_53__0_1\ => singleToFix_inst_n_52,
      \A1_i_53__0_2\ => singleToFix_inst_n_54,
      \A1_i_53__0_3\ => singleToFix_inst_n_46,
      \A1_i_53__0_4\ => singleToFix_inst_n_53,
      \A1_i_54__0_0\ => singleToFix_inst_n_74,
      \A1_i_54__0_1\ => singleToFix_inst_n_49,
      \A1_i_54__0_2\ => singleToFix_inst_n_56,
      \A1_i_55__0_0\ => singleToFix_inst_n_81,
      \A1_i_59__0_0\ => singleToFix_inst_n_18,
      \A1_i_60__0_0\ => singleToFix_inst_n_76,
      \A1_i_61__0_0\ => singleToFix_inst_n_8,
      \A1_i_63__0_0\ => singleToFix_inst_n_10,
      \A1_i_72__0_0\ => singleToFix_inst_n_80,
      \A1_i_72__0_1\ => singleToFix_inst_n_79,
      \A1_i_77__0_0\ => singleToFix_inst_n_75,
      \A_reg[16]_0\(16) => newt_raph_inst_n_18,
      \A_reg[16]_0\(15) => newt_raph_inst_n_19,
      \A_reg[16]_0\(14) => newt_raph_inst_n_20,
      \A_reg[16]_0\(13) => newt_raph_inst_n_21,
      \A_reg[16]_0\(12) => newt_raph_inst_n_22,
      \A_reg[16]_0\(11) => newt_raph_inst_n_23,
      \A_reg[16]_0\(10) => newt_raph_inst_n_24,
      \A_reg[16]_0\(9) => newt_raph_inst_n_25,
      \A_reg[16]_0\(8) => newt_raph_inst_n_26,
      \A_reg[16]_0\(7) => newt_raph_inst_n_27,
      \A_reg[16]_0\(6) => newt_raph_inst_n_28,
      \A_reg[16]_0\(5) => newt_raph_inst_n_29,
      \A_reg[16]_0\(4) => newt_raph_inst_n_30,
      \A_reg[16]_0\(3) => newt_raph_inst_n_31,
      \A_reg[16]_0\(2) => newt_raph_inst_n_32,
      \A_reg[16]_0\(1) => newt_raph_inst_n_33,
      \A_reg[16]_0\(0) => newt_raph_inst_n_34,
      B(15 downto 0) => y0_fix(15 downto 0),
      DI(1) => y_temp0_i_9_n_0,
      DI(0) => y_temp0_i_10_n_0,
      \FSM_sequential_state_reg[0]\ => newt_raph_inst_n_41,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_1\ => ready_in_reg_n_0,
      \FSM_sequential_state_reg[1]\ => newt_raph_inst_n_40,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state_reg[1]_0\,
      P(16) => newt_raph_inst_n_1,
      P(15) => newt_raph_inst_n_2,
      P(14) => newt_raph_inst_n_3,
      P(13) => newt_raph_inst_n_4,
      P(12) => newt_raph_inst_n_5,
      P(11) => newt_raph_inst_n_6,
      P(10) => newt_raph_inst_n_7,
      P(9) => newt_raph_inst_n_8,
      P(8) => newt_raph_inst_n_9,
      P(7) => newt_raph_inst_n_10,
      P(6) => newt_raph_inst_n_11,
      P(5) => newt_raph_inst_n_12,
      P(4) => newt_raph_inst_n_13,
      P(3) => newt_raph_inst_n_14,
      P(2) => newt_raph_inst_n_15,
      P(1) => newt_raph_inst_n_16,
      P(0) => newt_raph_inst_n_17,
      Q(0) => Q(0),
      S(3) => y_temp0_i_18_n_0,
      S(2) => y_temp0_i_19_n_0,
      S(1) => y_temp0_i_20_n_0,
      S(0) => y_temp0_i_21_n_0,
      SR(0) => \^rst_n_madgwick_reg\,
      acc_norm_mag_sqr_rounded(14 downto 0) => acc_norm_mag_sqr_rounded(14 downto 0),
      \data_in_singleToFix_reg[10]\ => newt_raph_inst_n_64,
      \data_in_singleToFix_reg[12]\ => newt_raph_inst_n_63,
      \data_in_singleToFix_reg[13]\ => newt_raph_inst_n_62,
      \data_in_singleToFix_reg[14]\ => newt_raph_inst_n_61,
      \data_in_singleToFix_reg[17]\ => newt_raph_inst_n_55,
      \data_in_singleToFix_reg[18]\ => newt_raph_inst_n_68,
      \data_in_singleToFix_reg[18]_0\ => newt_raph_inst_n_69,
      \data_in_singleToFix_reg[19]\ => newt_raph_inst_n_70,
      \data_in_singleToFix_reg[21]\ => newt_raph_inst_n_65,
      \data_in_singleToFix_reg[22]\ => newt_raph_inst_n_67,
      \data_in_singleToFix_reg[23]\ => newt_raph_inst_n_44,
      \data_in_singleToFix_reg[23]_0\ => newt_raph_inst_n_57,
      \data_in_singleToFix_reg[24]\(6 downto 0) => fixed_point_value(31 downto 25),
      \data_in_singleToFix_reg[24]_0\ => newt_raph_inst_n_52,
      \data_in_singleToFix_reg[24]_1\ => newt_raph_inst_n_53,
      \data_in_singleToFix_reg[24]_2\ => newt_raph_inst_n_56,
      \data_in_singleToFix_reg[24]_3\ => newt_raph_inst_n_58,
      \data_in_singleToFix_reg[24]_4\ => newt_raph_inst_n_59,
      \data_in_singleToFix_reg[24]_5\ => newt_raph_inst_n_60,
      \data_in_singleToFix_reg[24]_6\ => newt_raph_inst_n_66,
      \data_in_singleToFix_reg[24]_7\(2) => newt_raph_inst_n_71,
      \data_in_singleToFix_reg[24]_7\(1) => newt_raph_inst_n_72,
      \data_in_singleToFix_reg[24]_7\(0) => newt_raph_inst_n_73,
      \data_in_singleToFix_reg[26]\ => newt_raph_inst_n_36,
      \data_in_singleToFix_reg[26]_0\ => newt_raph_inst_n_37,
      \data_in_singleToFix_reg[26]_1\ => newt_raph_inst_n_42,
      \data_in_singleToFix_reg[26]_2\ => newt_raph_inst_n_43,
      \data_in_singleToFix_reg[27]\ => newt_raph_inst_n_35,
      \data_in_singleToFix_reg[27]_0\ => newt_raph_inst_n_38,
      \fixed_point_value0_inferred__1/i__carry__6\ => singleToFix_inst_n_1,
      \fixed_point_value0_inferred__1/i__carry__6_0\ => singleToFix_inst_n_4,
      \fixed_point_value0_inferred__1/i__carry__6_1\ => singleToFix_inst_n_13,
      \fixed_point_value0_inferred__1/i__carry__6_2\ => singleToFix_inst_n_15,
      fixed_point_value5(19 downto 17) => fixed_point_value5(31 downto 29),
      fixed_point_value5(16) => fixed_point_value5(27),
      fixed_point_value5(15) => fixed_point_value5(25),
      fixed_point_value5(14) => fixed_point_value5(23),
      fixed_point_value5(13 downto 12) => fixed_point_value5(21 downto 20),
      fixed_point_value5(11) => fixed_point_value5(18),
      fixed_point_value5(10) => fixed_point_value5(14),
      fixed_point_value5(9 downto 8) => fixed_point_value5(11 downto 10),
      fixed_point_value5(7 downto 0) => fixed_point_value5(7 downto 0),
      \i__carry__2_i_28\ => singleToFix_inst_n_64,
      \i__carry__2_i_28_0\ => singleToFix_inst_n_58,
      \i__carry__2_i_28_1\ => singleToFix_inst_n_57,
      \i__carry__2_i_30\ => singleToFix_inst_n_72,
      \i__carry__2_i_30_0\ => singleToFix_inst_n_73,
      \i__carry__3_i_3\ => singleToFix_inst_n_55,
      \i__carry__4_i_11__0\ => singleToFix_inst_n_44,
      \i__carry__4_i_11__0_0\ => singleToFix_inst_n_45,
      \i__carry__4_i_13__0\ => singleToFix_inst_n_12,
      \i__carry__4_i_13__0_0\ => singleToFix_inst_n_11,
      \i__carry__4_i_13__0_1\ => singleToFix_inst_n_62,
      \i__carry__4_i_3__0\ => singleToFix_inst_n_2,
      \i__carry__5_i_20\ => singleToFix_inst_n_3,
      \i__carry__5_i_3__0\ => singleToFix_inst_n_63,
      \i__carry_i_4__0\ => singleToFix_inst_n_7,
      rst_n_madgwick => rst_n_madgwick,
      s_axi_aclk => s_axi_aclk,
      start_newt_raph_reg => start_newt_raph_reg_n_0,
      state(2 downto 0) => state(2 downto 0),
      valid_in_invSqrtAccNorm_reg => newt_raph_inst_n_39,
      y_rounded(15 downto 0) => y_rounded(15 downto 0),
      y_temp0_0 => y_temp0_i_17_n_0,
      y_temp0_1(3) => y_temp0_i_13_n_0,
      y_temp0_1(2) => y_temp0_i_14_n_0,
      y_temp0_1(1) => y_temp0_i_15_n_0,
      y_temp0_1(0) => y_temp0_i_16_n_0,
      y_temp0_2(1) => y_temp0_i_11_n_0,
      y_temp0_2(0) => y_temp0_i_12_n_0,
      y_temp0_3(3) => y_temp0_i_5_n_0,
      y_temp0_3(2) => y_temp0_i_6_n_0,
      y_temp0_3(1) => y_temp0_i_7_n_0,
      y_temp0_3(0) => y_temp0_i_8_n_0,
      y_temp_reg_0(3) => y_temp_reg_i_19_n_0,
      y_temp_reg_0(2) => y_temp_reg_i_20_n_0,
      y_temp_reg_0(1) => y_temp_reg_i_21_n_0,
      y_temp_reg_0(0) => y_temp_reg_i_22_n_0,
      y_temp_reg_1(3) => y_temp_reg_i_15_n_0,
      y_temp_reg_1(2) => y_temp_reg_i_16_n_0,
      y_temp_reg_1(1) => y_temp_reg_i_17_n_0,
      y_temp_reg_1(0) => y_temp_reg_i_18_n_0,
      y_temp_reg_2(3) => y_temp_reg_i_11_n_0,
      y_temp_reg_2(2) => y_temp_reg_i_12_n_0,
      y_temp_reg_2(1) => y_temp_reg_i_13_n_0,
      y_temp_reg_2(0) => y_temp_reg_i_14_n_0,
      y_temp_reg_3(3) => y_temp_reg_i_7_n_0,
      y_temp_reg_3(2) => y_temp_reg_i_8_n_0,
      y_temp_reg_3(1) => y_temp_reg_i_9_n_0,
      y_temp_reg_3(0) => y_temp_reg_i_10_n_0,
      y_temp_reg_4(0) => y_temp_reg_i_6_n_0
    );
\ready_in_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD01"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => ready_in_reg_n_0,
      O => \ready_in_i_1__0_n_0\
    );
ready_in_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ready_in_i_1__0_n_0\,
      Q => ready_in_reg_n_0,
      R => \^rst_n_madgwick_reg\
    );
singleToFix_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix
     port map (
      A1 => newt_raph_inst_n_54,
      A1_0 => newt_raph_inst_n_43,
      A1_1 => newt_raph_inst_n_44,
      A1_2 => newt_raph_inst_n_42,
      A1_3 => newt_raph_inst_n_35,
      A1_4 => newt_raph_inst_n_65,
      A1_5 => newt_raph_inst_n_68,
      \A1_i_24__0_0\(2) => newt_raph_inst_n_71,
      \A1_i_24__0_0\(1) => newt_raph_inst_n_72,
      \A1_i_24__0_0\(0) => newt_raph_inst_n_73,
      \A1_i_25__0_0\(6 downto 0) => fixed_point_value(31 downto 25),
      \A1_i_27__0\ => newt_raph_inst_n_53,
      \A1_i_53__0\ => newt_raph_inst_n_38,
      \A1_i_53__0_0\ => newt_raph_inst_n_60,
      \A1_i_55__0\(27 downto 0) => fixed_point_value5(31 downto 4),
      \A1_i_64__0\ => newt_raph_inst_n_55,
      \A1_i_65__0\ => newt_raph_inst_n_64,
      \A1_i_67__0\ => newt_raph_inst_n_61,
      \A1_i_67__0_0\ => newt_raph_inst_n_63,
      \A1_i_68__0\ => newt_raph_inst_n_62,
      B(15 downto 0) => y0_fix(15 downto 0),
      CO(0) => singleToFix_inst_n_82,
      Q(30 downto 23) => sel0_0(7 downto 0),
      Q(22 downto 0) => data1(22 downto 0),
      \data_in_singleToFix_reg[10]\ => singleToFix_inst_n_20,
      \data_in_singleToFix_reg[11]\ => singleToFix_inst_n_64,
      \data_in_singleToFix_reg[15]\ => singleToFix_inst_n_63,
      \data_in_singleToFix_reg[16]\ => singleToFix_inst_n_11,
      \data_in_singleToFix_reg[18]\ => singleToFix_inst_n_12,
      \data_in_singleToFix_reg[19]\ => singleToFix_inst_n_45,
      \data_in_singleToFix_reg[20]\ => singleToFix_inst_n_6,
      \data_in_singleToFix_reg[20]_0\ => singleToFix_inst_n_49,
      \data_in_singleToFix_reg[20]_1\ => singleToFix_inst_n_62,
      \data_in_singleToFix_reg[21]\ => singleToFix_inst_n_44,
      \data_in_singleToFix_reg[21]_0\ => singleToFix_inst_n_56,
      \data_in_singleToFix_reg[22]\ => singleToFix_inst_n_10,
      \data_in_singleToFix_reg[23]\ => singleToFix_inst_n_2,
      \data_in_singleToFix_reg[23]_0\ => singleToFix_inst_n_5,
      \data_in_singleToFix_reg[23]_1\ => singleToFix_inst_n_7,
      \data_in_singleToFix_reg[23]_2\ => singleToFix_inst_n_43,
      \data_in_singleToFix_reg[23]_3\ => singleToFix_inst_n_47,
      \data_in_singleToFix_reg[23]_4\ => singleToFix_inst_n_54,
      \data_in_singleToFix_reg[24]\ => singleToFix_inst_n_0,
      \data_in_singleToFix_reg[24]_0\ => singleToFix_inst_n_4,
      \data_in_singleToFix_reg[24]_1\ => singleToFix_inst_n_13,
      \data_in_singleToFix_reg[24]_10\ => singleToFix_inst_n_52,
      \data_in_singleToFix_reg[24]_11\ => singleToFix_inst_n_53,
      \data_in_singleToFix_reg[24]_12\ => singleToFix_inst_n_55,
      \data_in_singleToFix_reg[24]_13\ => singleToFix_inst_n_59,
      \data_in_singleToFix_reg[24]_14\ => singleToFix_inst_n_60,
      \data_in_singleToFix_reg[24]_15\ => singleToFix_inst_n_61,
      \data_in_singleToFix_reg[24]_16\ => singleToFix_inst_n_66,
      \data_in_singleToFix_reg[24]_17\ => singleToFix_inst_n_67,
      \data_in_singleToFix_reg[24]_18\ => singleToFix_inst_n_68,
      \data_in_singleToFix_reg[24]_19\ => singleToFix_inst_n_69,
      \data_in_singleToFix_reg[24]_2\ => singleToFix_inst_n_14,
      \data_in_singleToFix_reg[24]_20\ => singleToFix_inst_n_70,
      \data_in_singleToFix_reg[24]_21\ => singleToFix_inst_n_71,
      \data_in_singleToFix_reg[24]_22\ => singleToFix_inst_n_74,
      \data_in_singleToFix_reg[24]_3\ => singleToFix_inst_n_15,
      \data_in_singleToFix_reg[24]_4\ => singleToFix_inst_n_18,
      \data_in_singleToFix_reg[24]_5\ => singleToFix_inst_n_42,
      \data_in_singleToFix_reg[24]_6\ => singleToFix_inst_n_46,
      \data_in_singleToFix_reg[24]_7\ => singleToFix_inst_n_48,
      \data_in_singleToFix_reg[24]_8\ => singleToFix_inst_n_50,
      \data_in_singleToFix_reg[24]_9\ => singleToFix_inst_n_51,
      \data_in_singleToFix_reg[26]\ => singleToFix_inst_n_19,
      \data_in_singleToFix_reg[26]_0\ => singleToFix_inst_n_65,
      \data_in_singleToFix_reg[26]_1\ => singleToFix_inst_n_76,
      \data_in_singleToFix_reg[27]\ => singleToFix_inst_n_17,
      \data_in_singleToFix_reg[29]\ => singleToFix_inst_n_1,
      \data_in_singleToFix_reg[29]_0\ => singleToFix_inst_n_3,
      \data_in_singleToFix_reg[29]_1\ => singleToFix_inst_n_8,
      \data_in_singleToFix_reg[29]_2\ => singleToFix_inst_n_9,
      \data_in_singleToFix_reg[29]_3\ => singleToFix_inst_n_16,
      \data_in_singleToFix_reg[29]_4\ => singleToFix_inst_n_75,
      \data_in_singleToFix_reg[6]\ => singleToFix_inst_n_73,
      \data_in_singleToFix_reg[7]\ => singleToFix_inst_n_57,
      \data_in_singleToFix_reg[8]\ => singleToFix_inst_n_72,
      \data_in_singleToFix_reg[9]\ => singleToFix_inst_n_58,
      \fixed_point_value0_inferred__1/i__carry_0\ => newt_raph_inst_n_37,
      \fixed_point_value0_inferred__1/i__carry_1\ => newt_raph_inst_n_36,
      \fixed_point_value0_inferred__1/i__carry__3_0\ => newt_raph_inst_n_70,
      \fixed_point_value0_inferred__1/i__carry__3_1\ => newt_raph_inst_n_69,
      \fixed_point_value0_inferred__1/i__carry__4_0\ => newt_raph_inst_n_66,
      \fixed_point_value0_inferred__1/i__carry__4_1\ => newt_raph_inst_n_67,
      \fixed_point_value0_inferred__1/i__carry__5_0\ => newt_raph_inst_n_56,
      fixed_point_value5(3 downto 0) => fixed_point_value5(3 downto 0),
      \i__carry__2_i_10__0_0\ => newt_raph_inst_n_58,
      \i__carry__2_i_12__0_0\ => newt_raph_inst_n_52,
      \i__carry__2_i_14__0_0\ => newt_raph_inst_n_59,
      \i__carry__2_i_25_0\ => singleToFix_inst_n_25,
      \i__carry__2_i_33\ => singleToFix_inst_n_79,
      \i__carry__2_i_48\ => singleToFix_inst_n_80,
      \i__carry__2_i_48_0\ => singleToFix_inst_n_81,
      \i__carry__2_i_49_0\ => singleToFix_inst_n_77,
      \i__carry__2_i_50_0\ => singleToFix_inst_n_78,
      \i__carry__6_i_2__0\ => newt_raph_inst_n_57
    );
start_newt_raph_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => newt_raph_inst_n_40,
      Q => start_newt_raph_reg_n_0,
      R => \^rst_n_madgwick_reg\
    );
\valid_out_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE4000"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => valid_out_reg_n_0,
      O => \valid_out_i_1__0_n_0\
    );
valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \valid_out_i_1__0_n_0\,
      Q => valid_out_reg_n_0,
      R => \^rst_n_madgwick_reg\
    );
\x_single_inferred_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECE3202"
    )
        port map (
      I0 => x_single_inferred_i_32_n_0,
      I1 => p_0_in12_in,
      I2 => \data_in_fixToSingle_reg_n_0_[14]\,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \data_in_fixToSingle_reg_n_0_[12]\,
      O => x_single(20)
    );
\x_single_inferred_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[14]\,
      I1 => p_0_in12_in,
      I2 => \data_in_fixToSingle_reg_n_0_[9]\,
      I3 => \data_in_fixToSingle_reg_n_0_[13]\,
      I4 => x_single_inferred_i_33_n_0,
      I5 => x_single_inferred_i_34_n_0,
      O => x_single(19)
    );
\x_single_inferred_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[10]\,
      I1 => p_0_in12_in,
      I2 => \data_in_fixToSingle_reg_n_0_[9]\,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => x_single_inferred_i_35_n_0,
      O => x_single(18)
    );
\x_single_inferred_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[9]\,
      I1 => p_0_in12_in,
      I2 => x_single_inferred_i_36_n_0,
      O => x_single(17)
    );
\x_single_inferred_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => p_0_in12_in,
      I2 => p_0_in4_in,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => x_single_inferred_i_37_n_0,
      O => x_single(16)
    );
\x_single_inferred_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in12_in,
      I2 => x_single_inferred_i_38_n_0,
      O => x_single(15)
    );
\x_single_inferred_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in12_in,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => x_single_inferred_i_39_n_0,
      O => x_single(14)
    );
\x_single_inferred_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in12_in,
      I2 => x_single_inferred_i_40_n_0,
      O => x_single(13)
    );
\x_single_inferred_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in12_in,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => x_single_inferred_i_41_n_0,
      O => x_single(12)
    );
\x_single_inferred_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[3]\,
      I1 => p_0_in12_in,
      I2 => x_single_inferred_i_42_n_0,
      O => x_single(11)
    );
\x_single_inferred_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0DFB"
    )
        port map (
      I0 => \x_single_inferred_i_23__1_n_0\,
      I1 => \x_single_inferred_i_24__0_n_0\,
      I2 => \x_single_inferred_i_25__0_n_0\,
      I3 => \x_single_inferred_i_26__0_n_0\,
      I4 => p_0_in12_in,
      O => x_single(30)
    );
\x_single_inferred_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in12_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[13]\,
      O => x_single(10)
    );
\x_single_inferred_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[1]\,
      I1 => p_0_in12_in,
      I2 => \p_0_in__0\(15),
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      O => x_single(9)
    );
\x_single_inferred_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => p_0_in12_in,
      O => x_single(8)
    );
\x_single_inferred_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[12]\,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => \x_single_inferred_i_43__0_n_0\,
      I3 => p_0_in12_in,
      I4 => \data_in_fixToSingle_reg_n_0_[14]\,
      O => \x_single_inferred_i_23__1_n_0\
    );
\x_single_inferred_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551110"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[14]\,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => \x_single_inferred_i_44__0_n_0\,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \data_in_fixToSingle_reg_n_0_[13]\,
      I5 => p_0_in12_in,
      O => \x_single_inferred_i_24__0_n_0\
    );
\x_single_inferred_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEFFFEF"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[9]\,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => x_single_inferred_i_45_n_0,
      I3 => x_single_inferred_i_46_n_0,
      I4 => x_single_inferred_i_47_n_0,
      I5 => x_single_inferred_i_48_n_0,
      O => \x_single_inferred_i_25__0_n_0\
    );
\x_single_inferred_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => x_single_inferred_i_47_n_0,
      I1 => \data_in_fixToSingle_reg_n_0_[2]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[1]\,
      I4 => \p_0_in__0\(15),
      I5 => x_single_inferred_i_49_n_0,
      O => \x_single_inferred_i_26__0_n_0\
    );
\x_single_inferred_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => x_single_inferred_i_47_n_0,
      I1 => \data_in_fixToSingle_reg_n_0_[2]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[1]\,
      I4 => \p_0_in__0\(15),
      I5 => x_single_inferred_i_49_n_0,
      O => \x_single_inferred_i_27__0_n_0\
    );
\x_single_inferred_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555511110001"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[10]\,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => p_0_in3_in,
      I3 => \x_single_inferred_i_50__0_n_0\,
      I4 => \data_in_fixToSingle_reg_n_0_[9]\,
      I5 => \data_in_fixToSingle_reg_n_0_[11]\,
      O => \x_single_inferred_i_28__0_n_0\
    );
x_single_inferred_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEEFFFE"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[11]\,
      I1 => \data_in_fixToSingle_reg_n_0_[9]\,
      I2 => p_0_in4_in,
      I3 => x_single_inferred_i_51_n_0,
      I4 => \data_in_fixToSingle_reg_n_0_[10]\,
      I5 => \data_in_fixToSingle_reg_n_0_[12]\,
      O => x_single_inferred_i_29_n_0
    );
\x_single_inferred_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \x_single_inferred_i_23__1_n_0\,
      I1 => \x_single_inferred_i_24__0_n_0\,
      I2 => \x_single_inferred_i_25__0_n_0\,
      I3 => \x_single_inferred_i_26__0_n_0\,
      O => x_single(28)
    );
x_single_inferred_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BFBF1015BABA"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[11]\,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => \data_in_fixToSingle_reg_n_0_[10]\,
      I3 => p_0_in4_in,
      I4 => \data_in_fixToSingle_reg_n_0_[9]\,
      I5 => x_single_inferred_i_52_n_0,
      O => x_single_inferred_i_30_n_0
    );
x_single_inferred_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEFAAA"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[14]\,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => \data_in_fixToSingle_reg_n_0_[13]\,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \data_in_fixToSingle_reg_n_0_[10]\,
      O => x_single_inferred_i_31_n_0
    );
x_single_inferred_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[10]\,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => x_single_inferred_i_53_n_0,
      I3 => \data_in_fixToSingle_reg_n_0_[9]\,
      I4 => \data_in_fixToSingle_reg_n_0_[12]\,
      O => x_single_inferred_i_32_n_0
    );
x_single_inferred_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => p_0_in4_in,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => x_single_inferred_i_54_n_0,
      O => x_single_inferred_i_33_n_0
    );
x_single_inferred_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[11]\,
      I1 => \data_in_fixToSingle_reg_n_0_[10]\,
      I2 => \data_in_fixToSingle_reg_n_0_[14]\,
      I3 => p_0_in12_in,
      O => x_single_inferred_i_34_n_0
    );
x_single_inferred_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => p_0_in4_in,
      I3 => \data_in_fixToSingle_reg_n_0_[12]\,
      I4 => x_single_inferred_i_55_n_0,
      O => x_single_inferred_i_35_n_0
    );
x_single_inferred_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => \data_in_fixToSingle_reg_n_0_[14]\,
      I2 => p_0_in4_in,
      I3 => \data_in_fixToSingle_reg_n_0_[13]\,
      I4 => x_single_inferred_i_56_n_0,
      O => x_single_inferred_i_36_n_0
    );
x_single_inferred_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[12]\,
      I4 => x_single_inferred_i_57_n_0,
      O => x_single_inferred_i_37_n_0
    );
x_single_inferred_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \data_in_fixToSingle_reg_n_0_[14]\,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[13]\,
      I4 => x_single_inferred_i_58_n_0,
      O => x_single_inferred_i_38_n_0
    );
x_single_inferred_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[12]\,
      I4 => x_single_inferred_i_59_n_0,
      O => x_single_inferred_i_39_n_0
    );
\x_single_inferred_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \x_single_inferred_i_23__1_n_0\,
      I1 => \x_single_inferred_i_24__0_n_0\,
      I2 => \x_single_inferred_i_25__0_n_0\,
      I3 => \x_single_inferred_i_26__0_n_0\,
      O => x_single(27)
    );
x_single_inferred_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[14]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[13]\,
      I4 => x_single_inferred_i_60_n_0,
      O => x_single_inferred_i_40_n_0
    );
x_single_inferred_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[12]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[11]\,
      O => x_single_inferred_i_41_n_0
    );
x_single_inferred_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[14]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[13]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[12]\,
      O => x_single_inferred_i_42_n_0
    );
\x_single_inferred_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEF00000000"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => \data_in_fixToSingle_reg_n_0_[9]\,
      I2 => p_0_in4_in,
      I3 => p_0_in3_in,
      I4 => x_single_inferred_i_61_n_0,
      I5 => x_single_inferred_i_45_n_0,
      O => \x_single_inferred_i_43__0_n_0\
    );
\x_single_inferred_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555511110010"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[10]\,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => x_single_inferred_i_62_n_0,
      I3 => x_single_inferred_i_63_n_0,
      I4 => p_0_in4_in,
      I5 => \data_in_fixToSingle_reg_n_0_[9]\,
      O => \x_single_inferred_i_44__0_n_0\
    );
x_single_inferred_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[10]\,
      I1 => \data_in_fixToSingle_reg_n_0_[11]\,
      O => x_single_inferred_i_45_n_0
    );
x_single_inferred_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[3]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \p_0_in__0\(15),
      O => x_single_inferred_i_46_n_0
    );
x_single_inferred_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => p_0_in1_in,
      O => x_single_inferred_i_47_n_0
    );
x_single_inferred_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[13]\,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => p_0_in12_in,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      O => x_single_inferred_i_48_n_0
    );
x_single_inferred_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => x_single_inferred_i_45_n_0,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => \data_in_fixToSingle_reg_n_0_[9]\,
      I3 => x_single_inferred_i_64_n_0,
      I4 => \data_in_fixToSingle_reg_n_0_[12]\,
      I5 => \data_in_fixToSingle_reg_n_0_[13]\,
      O => x_single_inferred_i_49_n_0
    );
\x_single_inferred_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F20D"
    )
        port map (
      I0 => \x_single_inferred_i_23__1_n_0\,
      I1 => \x_single_inferred_i_24__0_n_0\,
      I2 => \x_single_inferred_i_25__0_n_0\,
      I3 => \x_single_inferred_i_26__0_n_0\,
      I4 => \x_single_inferred_i_27__0_n_0\,
      O => x_single(26)
    );
\x_single_inferred_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444544"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in1_in,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[2]\,
      I4 => \data_in_fixToSingle_reg_n_0_[3]\,
      I5 => \p_0_in__0\(15),
      O => \x_single_inferred_i_50__0_n_0\
    );
x_single_inferred_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[1]\,
      I1 => p_0_in1_in,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => p_0_in3_in,
      I4 => p_0_in2_in,
      I5 => \data_in_fixToSingle_reg_n_0_[8]\,
      O => x_single_inferred_i_51_n_0
    );
x_single_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015BFBF1015BABA"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => p_0_in2_in,
      I2 => p_0_in4_in,
      I3 => p_0_in1_in,
      I4 => p_0_in3_in,
      I5 => x_single_inferred_i_65_n_0,
      O => x_single_inferred_i_52_n_0
    );
x_single_inferred_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0CCF055"
    )
        port map (
      I0 => x_single_inferred_i_66_n_0,
      I1 => p_0_in4_in,
      I2 => \data_in_fixToSingle_reg_n_0_[8]\,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \data_in_fixToSingle_reg_n_0_[10]\,
      I5 => \data_in_fixToSingle_reg_n_0_[12]\,
      O => x_single_inferred_i_53_n_0
    );
x_single_inferred_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \data_in_fixToSingle_reg_n_0_[10]\,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[9]\,
      I4 => x_single_inferred_i_67_n_0,
      O => x_single_inferred_i_54_n_0
    );
x_single_inferred_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => x_single_inferred_i_68_n_0,
      I1 => \data_in_fixToSingle_reg_n_0_[10]\,
      I2 => \data_in_fixToSingle_reg_n_0_[11]\,
      I3 => p_0_in3_in,
      I4 => p_0_in2_in,
      O => x_single_inferred_i_55_n_0
    );
x_single_inferred_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => x_single_inferred_i_69_n_0,
      O => x_single_inferred_i_56_n_0
    );
x_single_inferred_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[11]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[10]\,
      I4 => x_single_inferred_i_70_n_0,
      O => x_single_inferred_i_57_n_0
    );
x_single_inferred_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B888B"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => x_single_inferred_i_71_n_0,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \data_in_fixToSingle_reg_n_0_[3]\,
      O => x_single_inferred_i_58_n_0
    );
x_single_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[11]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[10]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[9]\,
      O => x_single_inferred_i_59_n_0
    );
\x_single_inferred_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \x_single_inferred_i_25__0_n_0\,
      I1 => \x_single_inferred_i_24__0_n_0\,
      I2 => \x_single_inferred_i_23__1_n_0\,
      O => x_single(25)
    );
x_single_inferred_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[10]\,
      O => x_single_inferred_i_60_n_0
    );
x_single_inferred_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in1_in,
      I2 => \p_0_in__0\(15),
      I3 => \data_in_fixToSingle_reg_n_0_[1]\,
      I4 => \data_in_fixToSingle_reg_n_0_[3]\,
      I5 => \data_in_fixToSingle_reg_n_0_[2]\,
      O => x_single_inferred_i_61_n_0
    );
x_single_inferred_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in2_in,
      I2 => p_0_in3_in,
      O => x_single_inferred_i_62_n_0
    );
x_single_inferred_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => \data_in_fixToSingle_reg_n_0_[1]\,
      I2 => \data_in_fixToSingle_reg_n_0_[2]\,
      I3 => \data_in_fixToSingle_reg_n_0_[3]\,
      I4 => p_0_in2_in,
      O => x_single_inferred_i_63_n_0
    );
x_single_inferred_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[14]\,
      I1 => p_0_in12_in,
      O => x_single_inferred_i_64_n_0
    );
x_single_inferred_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F1013DFDF"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[1]\,
      I1 => p_0_in1_in,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \p_0_in__0\(15),
      I4 => \data_in_fixToSingle_reg_n_0_[2]\,
      I5 => p_0_in2_in,
      O => x_single_inferred_i_65_n_0
    );
x_single_inferred_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774744"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \data_in_fixToSingle_reg_n_0_[9]\,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      I4 => x_single_inferred_i_72_n_0,
      O => x_single_inferred_i_66_n_0
    );
x_single_inferred_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => p_0_in4_in,
      I4 => x_single_inferred_i_73_n_0,
      O => x_single_inferred_i_67_n_0
    );
x_single_inferred_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[9]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      I4 => x_single_inferred_i_74_n_0,
      O => x_single_inferred_i_68_n_0
    );
x_single_inferred_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[10]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[9]\,
      I4 => x_single_inferred_i_75_n_0,
      O => x_single_inferred_i_69_n_0
    );
\x_single_inferred_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \x_single_inferred_i_23__1_n_0\,
      I1 => \x_single_inferred_i_24__0_n_0\,
      I2 => \x_single_inferred_i_27__0_n_0\,
      O => x_single(24)
    );
x_single_inferred_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[9]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      I4 => \p_0_in__0\(15),
      I5 => p_0_in4_in,
      O => x_single_inferred_i_70_n_0
    );
x_single_inferred_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[10]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[9]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[8]\,
      O => x_single_inferred_i_71_n_0
    );
x_single_inferred_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774744"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in4_in,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => p_0_in3_in,
      I4 => x_single_inferred_i_76_n_0,
      O => x_single_inferred_i_72_n_0
    );
x_single_inferred_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in3_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in2_in,
      I4 => \p_0_in__0\(15),
      I5 => p_0_in1_in,
      O => x_single_inferred_i_73_n_0
    );
x_single_inferred_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in4_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in3_in,
      I4 => \p_0_in__0\(15),
      I5 => p_0_in2_in,
      O => x_single_inferred_i_74_n_0
    );
x_single_inferred_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in4_in,
      I4 => \p_0_in__0\(15),
      I5 => p_0_in3_in,
      O => x_single_inferred_i_75_n_0
    );
x_single_inferred_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in2_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in1_in,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[3]\,
      O => x_single_inferred_i_76_n_0
    );
\x_single_inferred_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_single_inferred_i_24__0_n_0\,
      O => x_single(23)
    );
\x_single_inferred_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FFAA00B0"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[12]\,
      I1 => \x_single_inferred_i_28__0_n_0\,
      I2 => x_single_inferred_i_29_n_0,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => \data_in_fixToSingle_reg_n_0_[13]\,
      I5 => p_0_in12_in,
      O => x_single(22)
    );
\x_single_inferred_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAA00FF01"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[12]\,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => x_single_inferred_i_30_n_0,
      I3 => x_single_inferred_i_31_n_0,
      I4 => \data_in_fixToSingle_reg_n_0_[14]\,
      I5 => p_0_in12_in,
      O => x_single(21)
    );
x_single_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_single(28),
      O => x_single(29)
    );
\y0_single[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(1),
      O => \y0_single[0]_i_1_n_0\
    );
\y0_single[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(12),
      O => \y0_single[11]_i_2_n_0\
    );
\y0_single[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(9),
      O => \y0_single[11]_i_3_n_0\
    );
\y0_single[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(11),
      O => \y0_single[11]_i_4_n_0\
    );
\y0_single[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(10),
      O => \y0_single[11]_i_5_n_0\
    );
\y0_single[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(15),
      O => \y0_single[15]_i_2_n_0\
    );
\y0_single[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(13),
      O => \y0_single[15]_i_3_n_0\
    );
\y0_single[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(16),
      O => \y0_single[15]_i_4_n_0\
    );
\y0_single[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(14),
      O => \y0_single[15]_i_5_n_0\
    );
\y0_single[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(19),
      O => \y0_single[19]_i_2_n_0\
    );
\y0_single[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(18),
      O => \y0_single[19]_i_3_n_0\
    );
\y0_single[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(17),
      O => \y0_single[19]_i_4_n_0\
    );
\y0_single[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(20),
      O => \y0_single[19]_i_5_n_0\
    );
\y0_single[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(2),
      O => \y0_single[1]_i_1_n_0\
    );
\y0_single[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(22),
      O => \y0_single[23]_i_2_n_0\
    );
\y0_single[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(21),
      O => \y0_single[23]_i_3_n_0\
    );
\y0_single[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(24),
      O => \y0_single[23]_i_4_n_0\
    );
\y0_single[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(23),
      O => \y0_single[23]_i_5_n_0\
    );
\y0_single[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(28),
      O => \y0_single[27]_i_2_n_0\
    );
\y0_single[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(27),
      O => \y0_single[27]_i_3_n_0\
    );
\y0_single[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(26),
      O => \y0_single[27]_i_4_n_0\
    );
\y0_single[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(25),
      O => \y0_single[27]_i_5_n_0\
    );
\y0_single[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(3),
      O => \y0_single[2]_i_1_n_0\
    );
\y0_single[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => y0_single
    );
\y0_single[30]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(29),
      O => \y0_single[30]_i_3_n_0\
    );
\y0_single[30]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(30),
      O => \y0_single[30]_i_4_n_0\
    );
\y0_single[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(4),
      O => \y0_single[3]_i_1_n_0\
    );
\y0_single[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(8),
      O => \y0_single[7]_i_2_n_0\
    );
\y0_single[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(7),
      O => \y0_single[7]_i_3_n_0\
    );
\y0_single[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(6),
      O => \y0_single[7]_i_4_n_0\
    );
\y0_single[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(5),
      O => \y0_single[7]_i_5_n_0\
    );
\y0_single_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[0]_i_1_n_0\,
      Q => \y0_single__0\(0),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(10),
      Q => \y0_single__0\(10),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(11),
      Q => \y0_single__0\(11),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[7]_i_1__0_n_0\,
      CO(3) => \y0_single_reg[11]_i_1__0_n_0\,
      CO(2) => \y0_single_reg[11]_i_1__0_n_1\,
      CO(1) => \y0_single_reg[11]_i_1__0_n_2\,
      CO(0) => \y0_single_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_single[11]_i_2_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \y0_single[11]_i_3_n_0\,
      O(3 downto 0) => y0_single0(11 downto 8),
      S(3) => x_single(12),
      S(2) => \y0_single[11]_i_4_n_0\,
      S(1) => \y0_single[11]_i_5_n_0\,
      S(0) => x_single(9)
    );
\y0_single_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(12),
      Q => \y0_single__0\(12),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(13),
      Q => \y0_single__0\(13),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(14),
      Q => \y0_single__0\(14),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(15),
      Q => \y0_single__0\(15),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[11]_i_1__0_n_0\,
      CO(3) => \y0_single_reg[15]_i_1__0_n_0\,
      CO(2) => \y0_single_reg[15]_i_1__0_n_1\,
      CO(1) => \y0_single_reg[15]_i_1__0_n_2\,
      CO(0) => \y0_single_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y0_single[15]_i_2_n_0\,
      DI(1) => '0',
      DI(0) => \y0_single[15]_i_3_n_0\,
      O(3 downto 0) => y0_single0(15 downto 12),
      S(3) => \y0_single[15]_i_4_n_0\,
      S(2) => x_single(15),
      S(1) => \y0_single[15]_i_5_n_0\,
      S(0) => x_single(13)
    );
\y0_single_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(16),
      Q => \y0_single__0\(16),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(17),
      Q => \y0_single__0\(17),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(18),
      Q => \y0_single__0\(18),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(19),
      Q => \y0_single__0\(19),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[15]_i_1__0_n_0\,
      CO(3) => \y0_single_reg[19]_i_1__0_n_0\,
      CO(2) => \y0_single_reg[19]_i_1__0_n_1\,
      CO(1) => \y0_single_reg[19]_i_1__0_n_2\,
      CO(0) => \y0_single_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y0_single[19]_i_2_n_0\,
      DI(1) => \y0_single[19]_i_3_n_0\,
      DI(0) => \y0_single[19]_i_4_n_0\,
      O(3 downto 0) => y0_single0(19 downto 16),
      S(3) => \y0_single[19]_i_5_n_0\,
      S(2 downto 0) => x_single(19 downto 17)
    );
\y0_single_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[1]_i_1_n_0\,
      Q => \y0_single__0\(1),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(20),
      Q => \y0_single__0\(20),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(21),
      Q => \y0_single__0\(21),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(22),
      Q => \y0_single__0\(22),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(23),
      Q => \y0_single__0\(23),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[19]_i_1__0_n_0\,
      CO(3) => \y0_single_reg[23]_i_1__0_n_0\,
      CO(2) => \y0_single_reg[23]_i_1__0_n_1\,
      CO(1) => \y0_single_reg[23]_i_1__0_n_2\,
      CO(0) => \y0_single_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \y0_single[23]_i_2_n_0\,
      DI(0) => \y0_single[23]_i_3_n_0\,
      O(3 downto 0) => y0_single0(23 downto 20),
      S(3) => \y0_single[23]_i_4_n_0\,
      S(2) => \y0_single[23]_i_5_n_0\,
      S(1 downto 0) => x_single(22 downto 21)
    );
\y0_single_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(24),
      Q => \y0_single__0\(24),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(25),
      Q => \y0_single__0\(25),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(26),
      Q => \y0_single__0\(26),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(27),
      Q => \y0_single__0\(27),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[23]_i_1__0_n_0\,
      CO(3) => \y0_single_reg[27]_i_1__0_n_0\,
      CO(2) => \y0_single_reg[27]_i_1__0_n_1\,
      CO(1) => \y0_single_reg[27]_i_1__0_n_2\,
      CO(0) => \y0_single_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_single[27]_i_2_n_0\,
      DI(2) => \y0_single[27]_i_3_n_0\,
      DI(1) => \y0_single[27]_i_4_n_0\,
      DI(0) => \y0_single[27]_i_5_n_0\,
      O(3 downto 0) => y0_single0(27 downto 24),
      S(3 downto 0) => x_single(28 downto 25)
    );
\y0_single_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(28),
      Q => \y0_single__0\(28),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(29),
      Q => \y0_single__0\(29),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[2]_i_1_n_0\,
      Q => \y0_single__0\(2),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(30),
      Q => \y0_single__0\(30),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[30]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[27]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_y0_single_reg[30]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y0_single_reg[30]_i_2__0_n_2\,
      CO(0) => \y0_single_reg[30]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \y0_single[30]_i_3_n_0\,
      O(3) => \NLW_y0_single_reg[30]_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => y0_single0(30 downto 28),
      S(3) => '0',
      S(2) => x_single(31),
      S(1) => \y0_single[30]_i_4_n_0\,
      S(0) => x_single(29)
    );
\y0_single_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[3]_i_1_n_0\,
      Q => \y0_single__0\(3),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(4),
      Q => \y0_single__0\(4),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(5),
      Q => \y0_single__0\(5),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(6),
      Q => \y0_single__0\(6),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(7),
      Q => \y0_single__0\(7),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y0_single_reg[7]_i_1__0_n_0\,
      CO(2) => \y0_single_reg[7]_i_1__0_n_1\,
      CO(1) => \y0_single_reg[7]_i_1__0_n_2\,
      CO(0) => \y0_single_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \y0_single[7]_i_2_n_0\,
      DI(2) => \y0_single[7]_i_3_n_0\,
      DI(1) => \y0_single[7]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => y0_single0(7 downto 4),
      S(3 downto 1) => x_single(8 downto 6),
      S(0) => \y0_single[7]_i_5_n_0\
    );
\y0_single_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(8),
      Q => \y0_single__0\(8),
      R => \^rst_n_madgwick_reg\
    );
\y0_single_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(9),
      Q => \y0_single__0\(9),
      R => \^rst_n_madgwick_reg\
    );
y_temp0_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_23,
      O => y_temp0_i_10_n_0
    );
y_temp0_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_24,
      O => y_temp0_i_11_n_0
    );
y_temp0_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_25,
      O => y_temp0_i_12_n_0
    );
y_temp0_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_26,
      O => y_temp0_i_13_n_0
    );
y_temp0_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_27,
      O => y_temp0_i_14_n_0
    );
y_temp0_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_28,
      O => y_temp0_i_15_n_0
    );
y_temp0_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_29,
      O => y_temp0_i_16_n_0
    );
y_temp0_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_34,
      O => y_temp0_i_17_n_0
    );
y_temp0_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_30,
      O => y_temp0_i_18_n_0
    );
y_temp0_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_31,
      O => y_temp0_i_19_n_0
    );
y_temp0_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_32,
      O => y_temp0_i_20_n_0
    );
y_temp0_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_33,
      O => y_temp0_i_21_n_0
    );
y_temp0_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_18,
      O => y_temp0_i_5_n_0
    );
y_temp0_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_19,
      O => y_temp0_i_6_n_0
    );
y_temp0_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_20,
      O => y_temp0_i_7_n_0
    );
y_temp0_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_21,
      O => y_temp0_i_8_n_0
    );
y_temp0_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_22,
      O => y_temp0_i_9_n_0
    );
y_temp_reg_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_5,
      O => y_temp_reg_i_10_n_0
    );
y_temp_reg_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_6,
      O => y_temp_reg_i_11_n_0
    );
y_temp_reg_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_7,
      O => y_temp_reg_i_12_n_0
    );
y_temp_reg_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_8,
      O => y_temp_reg_i_13_n_0
    );
y_temp_reg_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_9,
      O => y_temp_reg_i_14_n_0
    );
y_temp_reg_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_10,
      O => y_temp_reg_i_15_n_0
    );
y_temp_reg_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_11,
      O => y_temp_reg_i_16_n_0
    );
y_temp_reg_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_12,
      O => y_temp_reg_i_17_n_0
    );
y_temp_reg_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_13,
      O => y_temp_reg_i_18_n_0
    );
y_temp_reg_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_14,
      O => y_temp_reg_i_19_n_0
    );
y_temp_reg_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_15,
      O => y_temp_reg_i_20_n_0
    );
y_temp_reg_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_16,
      O => y_temp_reg_i_21_n_0
    );
y_temp_reg_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_17,
      O => y_temp_reg_i_22_n_0
    );
y_temp_reg_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_1,
      O => y_temp_reg_i_6_n_0
    );
y_temp_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_2,
      O => y_temp_reg_i_7_n_0
    );
y_temp_reg_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_3,
      O => y_temp_reg_i_8_n_0
    );
y_temp_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_4,
      O => y_temp_reg_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    A_reg : in STD_LOGIC;
    q_hat_dot_mag_sqr_rounded : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    rst_n_madgwick : in STD_LOGIC;
    \FSM_onehot_err_grad_norm_state_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_err_grad_norm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_err_grad_norm_state_reg[0]_1\ : in STD_LOGIC;
    start_err_grad_norm : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \data_in_fixToSingle_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt__parameterized0\ : entity is "fastInvSqrt";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt__parameterized0\ is
  signal \FSM_onehot_err_grad_norm_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal data_in_fixToSingle : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_singleToFix[30]_i_1__0_n_0\ : STD_LOGIC;
  signal fixed_point_value : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal fixed_point_value5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i__carry__2_i_19__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_19__0_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_19__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_19__0_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_20__1_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_20__1_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_20__1_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_21__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_21__0_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_21__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_21__0_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_32__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_32__0_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_32__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_32__0_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_33__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_33__0_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_33__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_33__0_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_35__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_36__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_37__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_38__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_39__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_40__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_41__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_42__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_43__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_44__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_45__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_46__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_47__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_47__0_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_47__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_47__0_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_48__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_48__0_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_48__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_48__0_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_51__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_52__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_53__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_54__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_55__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_56__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_57__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_58__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_59__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_60__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_61__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_62__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_63__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_64__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_65__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_66__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_67_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_68_n_0\ : STD_LOGIC;
  signal newt_raph_inst_n_0 : STD_LOGIC;
  signal newt_raph_inst_n_1 : STD_LOGIC;
  signal newt_raph_inst_n_10 : STD_LOGIC;
  signal newt_raph_inst_n_11 : STD_LOGIC;
  signal newt_raph_inst_n_12 : STD_LOGIC;
  signal newt_raph_inst_n_13 : STD_LOGIC;
  signal newt_raph_inst_n_14 : STD_LOGIC;
  signal newt_raph_inst_n_15 : STD_LOGIC;
  signal newt_raph_inst_n_16 : STD_LOGIC;
  signal newt_raph_inst_n_17 : STD_LOGIC;
  signal newt_raph_inst_n_18 : STD_LOGIC;
  signal newt_raph_inst_n_19 : STD_LOGIC;
  signal newt_raph_inst_n_2 : STD_LOGIC;
  signal newt_raph_inst_n_20 : STD_LOGIC;
  signal newt_raph_inst_n_21 : STD_LOGIC;
  signal newt_raph_inst_n_22 : STD_LOGIC;
  signal newt_raph_inst_n_23 : STD_LOGIC;
  signal newt_raph_inst_n_24 : STD_LOGIC;
  signal newt_raph_inst_n_25 : STD_LOGIC;
  signal newt_raph_inst_n_26 : STD_LOGIC;
  signal newt_raph_inst_n_27 : STD_LOGIC;
  signal newt_raph_inst_n_28 : STD_LOGIC;
  signal newt_raph_inst_n_29 : STD_LOGIC;
  signal newt_raph_inst_n_3 : STD_LOGIC;
  signal newt_raph_inst_n_30 : STD_LOGIC;
  signal newt_raph_inst_n_31 : STD_LOGIC;
  signal newt_raph_inst_n_32 : STD_LOGIC;
  signal newt_raph_inst_n_33 : STD_LOGIC;
  signal newt_raph_inst_n_34 : STD_LOGIC;
  signal newt_raph_inst_n_35 : STD_LOGIC;
  signal newt_raph_inst_n_36 : STD_LOGIC;
  signal newt_raph_inst_n_37 : STD_LOGIC;
  signal newt_raph_inst_n_38 : STD_LOGIC;
  signal newt_raph_inst_n_39 : STD_LOGIC;
  signal newt_raph_inst_n_4 : STD_LOGIC;
  signal newt_raph_inst_n_40 : STD_LOGIC;
  signal newt_raph_inst_n_41 : STD_LOGIC;
  signal newt_raph_inst_n_42 : STD_LOGIC;
  signal newt_raph_inst_n_43 : STD_LOGIC;
  signal newt_raph_inst_n_44 : STD_LOGIC;
  signal newt_raph_inst_n_45 : STD_LOGIC;
  signal newt_raph_inst_n_46 : STD_LOGIC;
  signal newt_raph_inst_n_47 : STD_LOGIC;
  signal newt_raph_inst_n_48 : STD_LOGIC;
  signal newt_raph_inst_n_49 : STD_LOGIC;
  signal newt_raph_inst_n_5 : STD_LOGIC;
  signal newt_raph_inst_n_50 : STD_LOGIC;
  signal newt_raph_inst_n_51 : STD_LOGIC;
  signal newt_raph_inst_n_52 : STD_LOGIC;
  signal newt_raph_inst_n_6 : STD_LOGIC;
  signal newt_raph_inst_n_61 : STD_LOGIC;
  signal newt_raph_inst_n_62 : STD_LOGIC;
  signal newt_raph_inst_n_63 : STD_LOGIC;
  signal newt_raph_inst_n_64 : STD_LOGIC;
  signal newt_raph_inst_n_65 : STD_LOGIC;
  signal newt_raph_inst_n_66 : STD_LOGIC;
  signal newt_raph_inst_n_67 : STD_LOGIC;
  signal newt_raph_inst_n_68 : STD_LOGIC;
  signal newt_raph_inst_n_69 : STD_LOGIC;
  signal newt_raph_inst_n_7 : STD_LOGIC;
  signal newt_raph_inst_n_70 : STD_LOGIC;
  signal newt_raph_inst_n_71 : STD_LOGIC;
  signal newt_raph_inst_n_8 : STD_LOGIC;
  signal newt_raph_inst_n_9 : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \ready_in_i_1__1_n_0\ : STD_LOGIC;
  signal ready_in_reg_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal singleToFix_inst_n_0 : STD_LOGIC;
  signal singleToFix_inst_n_1 : STD_LOGIC;
  signal singleToFix_inst_n_14 : STD_LOGIC;
  signal singleToFix_inst_n_15 : STD_LOGIC;
  signal singleToFix_inst_n_2 : STD_LOGIC;
  signal singleToFix_inst_n_3 : STD_LOGIC;
  signal singleToFix_inst_n_32 : STD_LOGIC;
  signal singleToFix_inst_n_33 : STD_LOGIC;
  signal singleToFix_inst_n_34 : STD_LOGIC;
  signal singleToFix_inst_n_35 : STD_LOGIC;
  signal singleToFix_inst_n_36 : STD_LOGIC;
  signal singleToFix_inst_n_37 : STD_LOGIC;
  signal singleToFix_inst_n_38 : STD_LOGIC;
  signal singleToFix_inst_n_39 : STD_LOGIC;
  signal singleToFix_inst_n_4 : STD_LOGIC;
  signal singleToFix_inst_n_40 : STD_LOGIC;
  signal singleToFix_inst_n_41 : STD_LOGIC;
  signal singleToFix_inst_n_42 : STD_LOGIC;
  signal singleToFix_inst_n_43 : STD_LOGIC;
  signal singleToFix_inst_n_44 : STD_LOGIC;
  signal singleToFix_inst_n_45 : STD_LOGIC;
  signal singleToFix_inst_n_46 : STD_LOGIC;
  signal singleToFix_inst_n_47 : STD_LOGIC;
  signal singleToFix_inst_n_48 : STD_LOGIC;
  signal singleToFix_inst_n_49 : STD_LOGIC;
  signal singleToFix_inst_n_5 : STD_LOGIC;
  signal singleToFix_inst_n_50 : STD_LOGIC;
  signal singleToFix_inst_n_51 : STD_LOGIC;
  signal singleToFix_inst_n_52 : STD_LOGIC;
  signal singleToFix_inst_n_53 : STD_LOGIC;
  signal singleToFix_inst_n_54 : STD_LOGIC;
  signal singleToFix_inst_n_55 : STD_LOGIC;
  signal singleToFix_inst_n_56 : STD_LOGIC;
  signal singleToFix_inst_n_57 : STD_LOGIC;
  signal singleToFix_inst_n_58 : STD_LOGIC;
  signal singleToFix_inst_n_59 : STD_LOGIC;
  signal singleToFix_inst_n_6 : STD_LOGIC;
  signal singleToFix_inst_n_60 : STD_LOGIC;
  signal singleToFix_inst_n_61 : STD_LOGIC;
  signal singleToFix_inst_n_62 : STD_LOGIC;
  signal singleToFix_inst_n_7 : STD_LOGIC;
  signal singleToFix_inst_n_8 : STD_LOGIC;
  signal singleToFix_inst_n_9 : STD_LOGIC;
  signal start_newt_raph_reg_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \valid_out_i_1__1_n_0\ : STD_LOGIC;
  signal valid_out_reg_n_0 : STD_LOGIC;
  signal x_single : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of x_single : signal is "true";
  signal \x_single_inferred_i_22__1_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_23__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_24__1_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_25__1_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_26__1_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_27__1_n_0\ : STD_LOGIC;
  signal x_single_inferred_i_28_n_0 : STD_LOGIC;
  signal \x_single_inferred_i_29__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_30__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_31__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_32__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_33__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_34__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_35__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_36__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_37__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_38__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_39__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_40__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_41__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_42__0_n_0\ : STD_LOGIC;
  signal x_single_inferred_i_43_n_0 : STD_LOGIC;
  signal x_single_inferred_i_44_n_0 : STD_LOGIC;
  signal \x_single_inferred_i_45__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_46__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_47__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_48__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_49__0_n_0\ : STD_LOGIC;
  signal x_single_inferred_i_50_n_0 : STD_LOGIC;
  signal \x_single_inferred_i_51__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_52__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_53__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_54__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_55__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_56__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_57__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_58__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_59__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_60__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_61__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_62__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_63__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_64__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_65__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_66__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_67__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_68__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_69__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_70__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_71__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_72__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_73__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_74__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_75__0_n_0\ : STD_LOGIC;
  signal \x_single_inferred_i_76__0_n_0\ : STD_LOGIC;
  signal x_single_inferred_i_77_n_0 : STD_LOGIC;
  signal x_single_inferred_i_78_n_0 : STD_LOGIC;
  signal x_single_inferred_i_79_n_0 : STD_LOGIC;
  signal y0_fix : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y0_single : STD_LOGIC;
  signal y0_single0 : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \y0_single[0]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[1]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[2]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[30]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[30]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[3]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \y0_single_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[30]_i_2__1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[30]_i_2__1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \y_temp1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__10_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__10_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__10_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__8_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__8_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__8_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__8_i_4_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__9_i_1_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__9_i_2_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__9_i_3_n_0\ : STD_LOGIC;
  signal \y_temp1_carry__9_i_4_n_0\ : STD_LOGIC;
  signal y_temp1_carry_i_1_n_0 : STD_LOGIC;
  signal y_temp1_carry_i_2_n_0 : STD_LOGIC;
  signal y_temp1_carry_i_3_n_0 : STD_LOGIC;
  signal y_temp1_carry_i_4_n_0 : STD_LOGIC;
  signal y_temp1_carry_i_5_n_0 : STD_LOGIC;
  signal \NLW_i__carry__2_i_20__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y0_single_reg[30]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y0_single_reg[30]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1__0\ : label is "soft_lutpair68";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "IDLE:000,FIX_TO_SINGLE:001,BIT_HACK:010,SINGLE_TO_FIX:011,NEWTON_RAPHSON_START:100,NEWTON_RAPHSON_DONE:101,DONE:110,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "IDLE:000,FIX_TO_SINGLE:001,BIT_HACK:010,SINGLE_TO_FIX:011,NEWTON_RAPHSON_START:100,NEWTON_RAPHSON_DONE:101,DONE:110,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "IDLE:000,FIX_TO_SINGLE:001,BIT_HACK:010,SINGLE_TO_FIX:011,NEWTON_RAPHSON_START:100,NEWTON_RAPHSON_DONE:101,DONE:110,";
  attribute SOFT_HLUTNM of \valid_out_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \x_single_inferred_i_24__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of x_single_inferred_i_28 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \x_single_inferred_i_29__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \x_single_inferred_i_30__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \x_single_inferred_i_31__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \x_single_inferred_i_37__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of x_single_inferred_i_50 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \x_single_inferred_i_57__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \x_single_inferred_i_65__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \x_single_inferred_i_76__0\ : label is "soft_lutpair64";
begin
\FSM_onehot_err_grad_norm_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B3B3B38"
    )
        port map (
      I0 => \FSM_onehot_err_grad_norm_state[6]_i_3_n_0\,
      I1 => \FSM_onehot_err_grad_norm_state_reg[0]\,
      I2 => \FSM_onehot_err_grad_norm_state_reg[0]_0\,
      I3 => \FSM_onehot_err_grad_norm_state_reg[0]_1\,
      I4 => start_err_grad_norm,
      O => E(0)
    );
\FSM_onehot_err_grad_norm_state[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => valid_out_reg_n_0,
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => \FSM_onehot_err_grad_norm_state_reg[0]_1\,
      I3 => \FSM_sequential_state_reg[0]_0\,
      I4 => ready_in_reg_n_0,
      O => \FSM_onehot_err_grad_norm_state[6]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA0"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => state(1),
      I3 => state(2),
      O => \FSM_sequential_state[2]_i_1__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => newt_raph_inst_n_50,
      Q => state(0),
      R => A_reg
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => newt_raph_inst_n_52,
      Q => state(1),
      R => A_reg
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[2]_i_1__0_n_0\,
      Q => state(2),
      R => A_reg
    );
\data_in_fixToSingle[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rst_n_madgwick,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => data_in_fixToSingle
    );
\data_in_fixToSingle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(0),
      Q => \p_0_in__0\(15),
      R => '0'
    );
\data_in_fixToSingle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(10),
      Q => \data_in_fixToSingle_reg_n_0_[10]\,
      R => '0'
    );
\data_in_fixToSingle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(11),
      Q => \data_in_fixToSingle_reg_n_0_[11]\,
      R => '0'
    );
\data_in_fixToSingle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(12),
      Q => \data_in_fixToSingle_reg_n_0_[12]\,
      R => '0'
    );
\data_in_fixToSingle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(13),
      Q => \data_in_fixToSingle_reg_n_0_[13]\,
      R => '0'
    );
\data_in_fixToSingle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(14),
      Q => \data_in_fixToSingle_reg_n_0_[14]\,
      R => '0'
    );
\data_in_fixToSingle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(15),
      Q => p_0_in12_in,
      R => '0'
    );
\data_in_fixToSingle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(1),
      Q => \data_in_fixToSingle_reg_n_0_[1]\,
      R => '0'
    );
\data_in_fixToSingle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(2),
      Q => \data_in_fixToSingle_reg_n_0_[2]\,
      R => '0'
    );
\data_in_fixToSingle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(3),
      Q => \data_in_fixToSingle_reg_n_0_[3]\,
      R => '0'
    );
\data_in_fixToSingle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(4),
      Q => p_0_in1_in,
      R => '0'
    );
\data_in_fixToSingle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(5),
      Q => p_0_in2_in,
      R => '0'
    );
\data_in_fixToSingle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(6),
      Q => p_0_in3_in,
      R => '0'
    );
\data_in_fixToSingle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(7),
      Q => p_0_in4_in,
      R => '0'
    );
\data_in_fixToSingle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(8),
      Q => \data_in_fixToSingle_reg_n_0_[8]\,
      R => '0'
    );
\data_in_fixToSingle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[15]_0\(9),
      Q => \data_in_fixToSingle_reg_n_0_[9]\,
      R => '0'
    );
\data_in_singleToFix[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => rst_n_madgwick,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => \data_in_singleToFix[30]_i_1__0_n_0\
    );
\data_in_singleToFix_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(0),
      Q => data1(0),
      R => '0'
    );
\data_in_singleToFix_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(10),
      Q => data1(10),
      R => '0'
    );
\data_in_singleToFix_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(11),
      Q => data1(11),
      R => '0'
    );
\data_in_singleToFix_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(12),
      Q => data1(12),
      R => '0'
    );
\data_in_singleToFix_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(13),
      Q => data1(13),
      R => '0'
    );
\data_in_singleToFix_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(14),
      Q => data1(14),
      R => '0'
    );
\data_in_singleToFix_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(15),
      Q => data1(15),
      R => '0'
    );
\data_in_singleToFix_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(16),
      Q => data1(16),
      R => '0'
    );
\data_in_singleToFix_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(17),
      Q => data1(17),
      R => '0'
    );
\data_in_singleToFix_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(18),
      Q => data1(18),
      R => '0'
    );
\data_in_singleToFix_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(19),
      Q => data1(19),
      R => '0'
    );
\data_in_singleToFix_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(1),
      Q => data1(1),
      R => '0'
    );
\data_in_singleToFix_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(20),
      Q => data1(20),
      R => '0'
    );
\data_in_singleToFix_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(21),
      Q => data1(21),
      R => '0'
    );
\data_in_singleToFix_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(22),
      Q => data1(22),
      R => '0'
    );
\data_in_singleToFix_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(23),
      Q => sel0(0),
      R => '0'
    );
\data_in_singleToFix_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(24),
      Q => sel0(1),
      R => '0'
    );
\data_in_singleToFix_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(25),
      Q => sel0(2),
      R => '0'
    );
\data_in_singleToFix_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(26),
      Q => sel0(3),
      R => '0'
    );
\data_in_singleToFix_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(27),
      Q => sel0(4),
      R => '0'
    );
\data_in_singleToFix_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(28),
      Q => sel0(5),
      R => '0'
    );
\data_in_singleToFix_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(29),
      Q => sel0(6),
      R => '0'
    );
\data_in_singleToFix_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(2),
      Q => data1(2),
      R => '0'
    );
\data_in_singleToFix_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(30),
      Q => sel0(7),
      R => '0'
    );
\data_in_singleToFix_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(3),
      Q => data1(3),
      R => '0'
    );
\data_in_singleToFix_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(4),
      Q => data1(4),
      R => '0'
    );
\data_in_singleToFix_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(5),
      Q => data1(5),
      R => '0'
    );
\data_in_singleToFix_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(6),
      Q => data1(6),
      R => '0'
    );
\data_in_singleToFix_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(7),
      Q => data1(7),
      R => '0'
    );
\data_in_singleToFix_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(8),
      Q => data1(8),
      R => '0'
    );
\data_in_singleToFix_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__0_n_0\,
      D => \y0_single__0\(9),
      Q => data1(9),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(0)
    );
\i__carry__2_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_32__0_n_0\,
      CO(3) => \i__carry__2_i_19__0_n_0\,
      CO(2) => \i__carry__2_i_19__0_n_1\,
      CO(1) => \i__carry__2_i_19__0_n_2\,
      CO(0) => \i__carry__2_i_19__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(27 downto 24),
      S(3) => \i__carry__2_i_35__0_n_0\,
      S(2) => \i__carry__2_i_36__0_n_0\,
      S(1) => \i__carry__2_i_37__0_n_0\,
      S(0) => \i__carry__2_i_38__0_n_0\
    );
\i__carry__2_i_20__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_19__0_n_0\,
      CO(3) => \NLW_i__carry__2_i_20__1_CO_UNCONNECTED\(3),
      CO(2) => \i__carry__2_i_20__1_n_1\,
      CO(1) => \i__carry__2_i_20__1_n_2\,
      CO(0) => \i__carry__2_i_20__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(31 downto 28),
      S(3) => \i__carry__2_i_39__0_n_0\,
      S(2) => \i__carry__2_i_40__0_n_0\,
      S(1) => \i__carry__2_i_41__0_n_0\,
      S(0) => \i__carry__2_i_42__0_n_0\
    );
\i__carry__2_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => singleToFix_inst_n_62,
      CO(3) => \i__carry__2_i_21__0_n_0\,
      CO(2) => \i__carry__2_i_21__0_n_1\,
      CO(1) => \i__carry__2_i_21__0_n_2\,
      CO(0) => \i__carry__2_i_21__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(7 downto 4),
      S(3) => \i__carry__2_i_43__0_n_0\,
      S(2) => \i__carry__2_i_44__0_n_0\,
      S(1) => \i__carry__2_i_45__0_n_0\,
      S(0) => \i__carry__2_i_46__0_n_0\
    );
\i__carry__2_i_32__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_47__0_n_0\,
      CO(3) => \i__carry__2_i_32__0_n_0\,
      CO(2) => \i__carry__2_i_32__0_n_1\,
      CO(1) => \i__carry__2_i_32__0_n_2\,
      CO(0) => \i__carry__2_i_32__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(23 downto 20),
      S(3) => \i__carry__2_i_51__0_n_0\,
      S(2) => \i__carry__2_i_52__0_n_0\,
      S(1) => \i__carry__2_i_53__0_n_0\,
      S(0) => \i__carry__2_i_54__0_n_0\
    );
\i__carry__2_i_33__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_21__0_n_0\,
      CO(3) => \i__carry__2_i_33__0_n_0\,
      CO(2) => \i__carry__2_i_33__0_n_1\,
      CO(1) => \i__carry__2_i_33__0_n_2\,
      CO(0) => \i__carry__2_i_33__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(11 downto 8),
      S(3) => \i__carry__2_i_55__0_n_0\,
      S(2) => \i__carry__2_i_56__0_n_0\,
      S(1) => \i__carry__2_i_57__0_n_0\,
      S(0) => \i__carry__2_i_58__0_n_0\
    );
\i__carry__2_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_35__0_n_0\
    );
\i__carry__2_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_36__0_n_0\
    );
\i__carry__2_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_37__0_n_0\
    );
\i__carry__2_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_38__0_n_0\
    );
\i__carry__2_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_39__0_n_0\
    );
\i__carry__2_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_40__0_n_0\
    );
\i__carry__2_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_41__0_n_0\
    );
\i__carry__2_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_42__0_n_0\
    );
\i__carry__2_i_43__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => singleToFix_inst_n_2,
      I1 => \i__carry__2_i_59__0_n_0\,
      I2 => sel0(7),
      O => \i__carry__2_i_43__0_n_0\
    );
\i__carry__2_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => singleToFix_inst_n_60,
      I1 => sel0(3),
      I2 => sel0(0),
      I3 => sel0(7),
      I4 => sel0(5),
      I5 => \i__carry__2_i_60__0_n_0\,
      O => \i__carry__2_i_44__0_n_0\
    );
\i__carry__2_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBFEEEEEEE"
    )
        port map (
      I0 => singleToFix_inst_n_2,
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(5),
      O => \i__carry__2_i_45__0_n_0\
    );
\i__carry__2_i_46__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_8,
      O => \i__carry__2_i_46__0_n_0\
    );
\i__carry__2_i_47__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_48__0_n_0\,
      CO(3) => \i__carry__2_i_47__0_n_0\,
      CO(2) => \i__carry__2_i_47__0_n_1\,
      CO(1) => \i__carry__2_i_47__0_n_2\,
      CO(0) => \i__carry__2_i_47__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(19 downto 16),
      S(3) => \i__carry__2_i_61__0_n_0\,
      S(2) => \i__carry__2_i_62__0_n_0\,
      S(1) => \i__carry__2_i_63__0_n_0\,
      S(0) => \i__carry__2_i_64__0_n_0\
    );
\i__carry__2_i_48__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_33__0_n_0\,
      CO(3) => \i__carry__2_i_48__0_n_0\,
      CO(2) => \i__carry__2_i_48__0_n_1\,
      CO(1) => \i__carry__2_i_48__0_n_2\,
      CO(0) => \i__carry__2_i_48__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(15 downto 12),
      S(3) => \i__carry__2_i_65__0_n_0\,
      S(2) => \i__carry__2_i_66__0_n_0\,
      S(1) => \i__carry__2_i_67_n_0\,
      S(0) => \i__carry__2_i_68_n_0\
    );
\i__carry__2_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_51__0_n_0\
    );
\i__carry__2_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_52__0_n_0\
    );
\i__carry__2_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_53__0_n_0\
    );
\i__carry__2_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_54__0_n_0\
    );
\i__carry__2_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_55__0_n_0\
    );
\i__carry__2_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_56__0_n_0\
    );
\i__carry__2_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_57__0_n_0\
    );
\i__carry__2_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_58__0_n_0\
    );
\i__carry__2_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001111111"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(6),
      O => \i__carry__2_i_59__0_n_0\
    );
\i__carry__2_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9A9A9A9A9A9A9"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \i__carry__2_i_60__0_n_0\
    );
\i__carry__2_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_61__0_n_0\
    );
\i__carry__2_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_62__0_n_0\
    );
\i__carry__2_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_63__0_n_0\
    );
\i__carry__2_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_64__0_n_0\
    );
\i__carry__2_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_65__0_n_0\
    );
\i__carry__2_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_66__0_n_0\
    );
\i__carry__2_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_67_n_0\
    );
\i__carry__2_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => singleToFix_inst_n_35,
      I4 => sel0(4),
      I5 => sel0(5),
      O => \i__carry__2_i_68_n_0\
    );
newt_raph_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson__parameterized0\
     port map (
      A1_0 => singleToFix_inst_n_56,
      A1_1 => singleToFix_inst_n_55,
      A1_2 => singleToFix_inst_n_9,
      \A1_i_48__1\ => singleToFix_inst_n_2,
      \A1_i_50__1\ => singleToFix_inst_n_32,
      \A1_i_50__1_0\ => singleToFix_inst_n_33,
      \A1_i_50__1_1\ => singleToFix_inst_n_58,
      \A1_i_50__1_2\ => singleToFix_inst_n_54,
      \A1_i_59__1\ => singleToFix_inst_n_4,
      \A1_i_59__1_0\ => singleToFix_inst_n_46,
      \A1_i_59__1_1\ => singleToFix_inst_n_39,
      \A1_i_59__1_2\ => singleToFix_inst_n_40,
      \A1_i_59__1_3\ => singleToFix_inst_n_6,
      \A1_i_59__1_4\ => singleToFix_inst_n_48,
      \A1_i_60__1\ => singleToFix_inst_n_53,
      \A1_i_62__1\ => singleToFix_inst_n_38,
      \A1_i_62__1_0\ => singleToFix_inst_n_14,
      \A1_i_62__1_1\ => singleToFix_inst_n_44,
      \A1_i_63__1\ => singleToFix_inst_n_36,
      \A1_i_63__1_0\ => singleToFix_inst_n_37,
      \A1_i_63__1_1\ => singleToFix_inst_n_59,
      \A1_i_63__1_2\ => singleToFix_inst_n_34,
      \A1_i_63__1_3\ => singleToFix_inst_n_43,
      \A1_i_63__1_4\ => singleToFix_inst_n_3,
      \A1_i_63__1_5\ => singleToFix_inst_n_57,
      \A1_i_63__1_6\ => singleToFix_inst_n_52,
      \A1_i_64__1\ => singleToFix_inst_n_41,
      \A1_i_64__1_0\ => singleToFix_inst_n_42,
      \A1_i_64__1_1\ => singleToFix_inst_n_0,
      \A1_i_64__1_2\ => singleToFix_inst_n_49,
      \A1_i_64__1_3\ => singleToFix_inst_n_51,
      \A1_i_64__1_4\ => singleToFix_inst_n_1,
      \A1_i_64__1_5\ => singleToFix_inst_n_5,
      \A1_i_64__1_6\ => singleToFix_inst_n_50,
      \A1_i_65__1_0\(30 downto 23) => sel0(7 downto 0),
      \A1_i_65__1_0\(22 downto 0) => data1(22 downto 0),
      \A1_i_79__0_0\ => singleToFix_inst_n_35,
      \A1_i_80__0_0\ => singleToFix_inst_n_8,
      \A1_i_80__0_1\ => singleToFix_inst_n_45,
      \A_reg[16]_0\(16) => newt_raph_inst_n_31,
      \A_reg[16]_0\(15) => newt_raph_inst_n_32,
      \A_reg[16]_0\(14) => newt_raph_inst_n_33,
      \A_reg[16]_0\(13) => newt_raph_inst_n_34,
      \A_reg[16]_0\(12) => newt_raph_inst_n_35,
      \A_reg[16]_0\(11) => newt_raph_inst_n_36,
      \A_reg[16]_0\(10) => newt_raph_inst_n_37,
      \A_reg[16]_0\(9) => newt_raph_inst_n_38,
      \A_reg[16]_0\(8) => newt_raph_inst_n_39,
      \A_reg[16]_0\(7) => newt_raph_inst_n_40,
      \A_reg[16]_0\(6) => newt_raph_inst_n_41,
      \A_reg[16]_0\(5) => newt_raph_inst_n_42,
      \A_reg[16]_0\(4) => newt_raph_inst_n_43,
      \A_reg[16]_0\(3) => newt_raph_inst_n_44,
      \A_reg[16]_0\(2) => newt_raph_inst_n_45,
      \A_reg[16]_0\(1) => newt_raph_inst_n_46,
      \A_reg[16]_0\(0) => newt_raph_inst_n_47,
      A_reg_0 => A_reg,
      B(15 downto 0) => y0_fix(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DI(1) => \y_temp1_carry__4_i_1_n_0\,
      DI(0) => \y_temp1_carry__4_i_2_n_0\,
      \FSM_sequential_state_reg[0]\ => newt_raph_inst_n_52,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_1\ => ready_in_reg_n_0,
      \FSM_sequential_state_reg[1]\ => newt_raph_inst_n_51,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state_reg[1]_0\,
      P(30) => newt_raph_inst_n_0,
      P(29) => newt_raph_inst_n_1,
      P(28) => newt_raph_inst_n_2,
      P(27) => newt_raph_inst_n_3,
      P(26) => newt_raph_inst_n_4,
      P(25) => newt_raph_inst_n_5,
      P(24) => newt_raph_inst_n_6,
      P(23) => newt_raph_inst_n_7,
      P(22) => newt_raph_inst_n_8,
      P(21) => newt_raph_inst_n_9,
      P(20) => newt_raph_inst_n_10,
      P(19) => newt_raph_inst_n_11,
      P(18) => newt_raph_inst_n_12,
      P(17) => newt_raph_inst_n_13,
      P(16) => newt_raph_inst_n_14,
      P(15) => newt_raph_inst_n_15,
      P(14) => newt_raph_inst_n_16,
      P(13) => newt_raph_inst_n_17,
      P(12) => newt_raph_inst_n_18,
      P(11) => newt_raph_inst_n_19,
      P(10) => newt_raph_inst_n_20,
      P(9) => newt_raph_inst_n_21,
      P(8) => newt_raph_inst_n_22,
      P(7) => newt_raph_inst_n_23,
      P(6) => newt_raph_inst_n_24,
      P(5) => newt_raph_inst_n_25,
      P(4) => newt_raph_inst_n_26,
      P(3) => newt_raph_inst_n_27,
      P(2) => newt_raph_inst_n_28,
      P(1) => newt_raph_inst_n_29,
      P(0) => newt_raph_inst_n_30,
      Q(0) => Q(0),
      S(3) => y_temp1_carry_i_2_n_0,
      S(2) => y_temp1_carry_i_3_n_0,
      S(1) => y_temp1_carry_i_4_n_0,
      S(0) => y_temp1_carry_i_5_n_0,
      \data_in_singleToFix_reg[19]\ => newt_raph_inst_n_66,
      \data_in_singleToFix_reg[19]_0\ => newt_raph_inst_n_67,
      \data_in_singleToFix_reg[19]_1\ => newt_raph_inst_n_70,
      \data_in_singleToFix_reg[20]\ => newt_raph_inst_n_68,
      \data_in_singleToFix_reg[21]\ => newt_raph_inst_n_71,
      \data_in_singleToFix_reg[22]\ => newt_raph_inst_n_49,
      \data_in_singleToFix_reg[23]\ => newt_raph_inst_n_63,
      \data_in_singleToFix_reg[24]\ => newt_raph_inst_n_48,
      \data_in_singleToFix_reg[24]_0\ => newt_raph_inst_n_61,
      \data_in_singleToFix_reg[24]_1\ => newt_raph_inst_n_62,
      \data_in_singleToFix_reg[24]_2\ => newt_raph_inst_n_64,
      \data_in_singleToFix_reg[24]_3\ => newt_raph_inst_n_69,
      \data_in_singleToFix_reg[27]\ => newt_raph_inst_n_65,
      fixed_point_value(7 downto 0) => fixed_point_value(31 downto 24),
      fixed_point_value5(4 downto 0) => fixed_point_value5(4 downto 0),
      \i__carry__2_i_3__0\ => singleToFix_inst_n_47,
      \i__carry__2_i_3__0_0\ => singleToFix_inst_n_15,
      \i__carry__2_i_3__0_1\ => singleToFix_inst_n_7,
      \i__carry__3_i_3__0\ => singleToFix_inst_n_61,
      q_hat_dot_mag_sqr_rounded(14 downto 0) => q_hat_dot_mag_sqr_rounded(14 downto 0),
      rst_n_madgwick => rst_n_madgwick,
      s_axi_aclk => s_axi_aclk,
      start_newt_raph_reg => start_newt_raph_reg_n_0,
      state(2 downto 0) => state(2 downto 0),
      valid_in_invSqrtGradErrNorm_reg => newt_raph_inst_n_50,
      y_temp0_0(3) => \y_temp1_carry__7_i_1_n_0\,
      y_temp0_0(2) => \y_temp1_carry__7_i_2_n_0\,
      y_temp0_0(1) => \y_temp1_carry__7_i_3_n_0\,
      y_temp0_0(0) => \y_temp1_carry__7_i_4_n_0\,
      y_temp0_1(3) => \y_temp1_carry__8_i_1_n_0\,
      y_temp0_1(2) => \y_temp1_carry__8_i_2_n_0\,
      y_temp0_1(1) => \y_temp1_carry__8_i_3_n_0\,
      y_temp0_1(0) => \y_temp1_carry__8_i_4_n_0\,
      y_temp0_2(3) => \y_temp1_carry__9_i_1_n_0\,
      y_temp0_2(2) => \y_temp1_carry__9_i_2_n_0\,
      y_temp0_2(1) => \y_temp1_carry__9_i_3_n_0\,
      y_temp0_2(0) => \y_temp1_carry__9_i_4_n_0\,
      y_temp0_3(2) => \y_temp1_carry__10_i_1_n_0\,
      y_temp0_3(1) => \y_temp1_carry__10_i_2_n_0\,
      y_temp0_3(0) => \y_temp1_carry__10_i_3_n_0\,
      \y_temp0__0_0\ => y_temp1_carry_i_1_n_0,
      \y_temp0__0_1\(3) => \y_temp1_carry__0_i_1_n_0\,
      \y_temp0__0_1\(2) => \y_temp1_carry__0_i_2_n_0\,
      \y_temp0__0_1\(1) => \y_temp1_carry__0_i_3_n_0\,
      \y_temp0__0_1\(0) => \y_temp1_carry__0_i_4_n_0\,
      \y_temp0__0_2\(3) => \y_temp1_carry__1_i_1_n_0\,
      \y_temp0__0_2\(2) => \y_temp1_carry__1_i_2_n_0\,
      \y_temp0__0_2\(1) => \y_temp1_carry__1_i_3_n_0\,
      \y_temp0__0_2\(0) => \y_temp1_carry__1_i_4_n_0\,
      \y_temp0__0_3\(3) => \y_temp1_carry__2_i_1_n_0\,
      \y_temp0__0_3\(2) => \y_temp1_carry__2_i_2_n_0\,
      \y_temp0__0_3\(1) => \y_temp1_carry__2_i_3_n_0\,
      \y_temp0__0_3\(0) => \y_temp1_carry__2_i_4_n_0\,
      y_temp_reg_0(3) => \y_temp1_carry__3_i_1_n_0\,
      y_temp_reg_0(2) => \y_temp1_carry__3_i_2_n_0\,
      y_temp_reg_0(1) => \y_temp1_carry__3_i_3_n_0\,
      y_temp_reg_0(0) => \y_temp1_carry__3_i_4_n_0\,
      y_temp_reg_1(1) => \y_temp1_carry__4_i_3_n_0\,
      y_temp_reg_1(0) => \y_temp1_carry__4_i_4_n_0\,
      y_temp_reg_2(3) => \y_temp1_carry__5_i_1_n_0\,
      y_temp_reg_2(2) => \y_temp1_carry__5_i_2_n_0\,
      y_temp_reg_2(1) => \y_temp1_carry__5_i_3_n_0\,
      y_temp_reg_2(0) => \y_temp1_carry__5_i_4_n_0\,
      y_temp_reg_3(3) => \y_temp1_carry__6_i_1_n_0\,
      y_temp_reg_3(2) => \y_temp1_carry__6_i_2_n_0\,
      y_temp_reg_3(1) => \y_temp1_carry__6_i_3_n_0\,
      y_temp_reg_3(0) => \y_temp1_carry__6_i_4_n_0\
    );
q_hat_dot_z_norm_rounded_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => state(1),
      O => \FSM_sequential_state_reg[2]_0\
    );
\ready_in_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD01"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => ready_in_reg_n_0,
      O => \ready_in_i_1__1_n_0\
    );
ready_in_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ready_in_i_1__1_n_0\,
      Q => ready_in_reg_n_0,
      R => A_reg
    );
singleToFix_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix__parameterized0\
     port map (
      A1 => newt_raph_inst_n_61,
      A1_0 => newt_raph_inst_n_62,
      A1_1 => newt_raph_inst_n_63,
      \A1_i_24__1_0\ => newt_raph_inst_n_49,
      \A1_i_24__1_1\ => newt_raph_inst_n_48,
      \A1_i_25__1_0\ => newt_raph_inst_n_69,
      \A1_i_27__1_0\ => newt_raph_inst_n_71,
      \A1_i_27__1_1\ => newt_raph_inst_n_68,
      \A1_i_28__1_0\(7 downto 0) => fixed_point_value(31 downto 24),
      \A1_i_28__1_1\ => newt_raph_inst_n_66,
      \A1_i_61__1_0\ => newt_raph_inst_n_64,
      B(15 downto 0) => y0_fix(15 downto 0),
      CO(0) => singleToFix_inst_n_62,
      Q(30 downto 23) => sel0(7 downto 0),
      Q(22 downto 0) => data1(22 downto 0),
      \data_in_singleToFix_reg[18]\ => singleToFix_inst_n_53,
      \data_in_singleToFix_reg[22]\ => singleToFix_inst_n_6,
      \data_in_singleToFix_reg[23]\ => singleToFix_inst_n_0,
      \data_in_singleToFix_reg[23]_0\ => singleToFix_inst_n_4,
      \data_in_singleToFix_reg[24]\ => singleToFix_inst_n_14,
      \data_in_singleToFix_reg[24]_0\ => singleToFix_inst_n_15,
      \data_in_singleToFix_reg[24]_1\ => singleToFix_inst_n_32,
      \data_in_singleToFix_reg[24]_10\ => singleToFix_inst_n_43,
      \data_in_singleToFix_reg[24]_11\ => singleToFix_inst_n_44,
      \data_in_singleToFix_reg[24]_12\ => singleToFix_inst_n_46,
      \data_in_singleToFix_reg[24]_13\ => singleToFix_inst_n_47,
      \data_in_singleToFix_reg[24]_14\ => singleToFix_inst_n_48,
      \data_in_singleToFix_reg[24]_15\ => singleToFix_inst_n_49,
      \data_in_singleToFix_reg[24]_16\ => singleToFix_inst_n_50,
      \data_in_singleToFix_reg[24]_17\ => singleToFix_inst_n_51,
      \data_in_singleToFix_reg[24]_18\ => singleToFix_inst_n_52,
      \data_in_singleToFix_reg[24]_19\ => singleToFix_inst_n_54,
      \data_in_singleToFix_reg[24]_2\ => singleToFix_inst_n_34,
      \data_in_singleToFix_reg[24]_20\ => singleToFix_inst_n_56,
      \data_in_singleToFix_reg[24]_21\ => singleToFix_inst_n_57,
      \data_in_singleToFix_reg[24]_22\ => singleToFix_inst_n_58,
      \data_in_singleToFix_reg[24]_23\ => singleToFix_inst_n_59,
      \data_in_singleToFix_reg[24]_24\ => singleToFix_inst_n_61,
      \data_in_singleToFix_reg[24]_3\ => singleToFix_inst_n_35,
      \data_in_singleToFix_reg[24]_4\ => singleToFix_inst_n_36,
      \data_in_singleToFix_reg[24]_5\ => singleToFix_inst_n_38,
      \data_in_singleToFix_reg[24]_6\ => singleToFix_inst_n_39,
      \data_in_singleToFix_reg[24]_7\ => singleToFix_inst_n_40,
      \data_in_singleToFix_reg[24]_8\ => singleToFix_inst_n_41,
      \data_in_singleToFix_reg[24]_9\ => singleToFix_inst_n_42,
      \data_in_singleToFix_reg[25]\ => singleToFix_inst_n_1,
      \data_in_singleToFix_reg[25]_0\ => singleToFix_inst_n_3,
      \data_in_singleToFix_reg[25]_1\ => singleToFix_inst_n_5,
      \data_in_singleToFix_reg[25]_2\ => singleToFix_inst_n_33,
      \data_in_singleToFix_reg[25]_3\ => singleToFix_inst_n_37,
      \data_in_singleToFix_reg[25]_4\ => singleToFix_inst_n_60,
      \data_in_singleToFix_reg[26]\ => singleToFix_inst_n_45,
      \data_in_singleToFix_reg[28]\ => singleToFix_inst_n_2,
      \data_in_singleToFix_reg[29]\ => singleToFix_inst_n_7,
      \data_in_singleToFix_reg[29]_0\ => singleToFix_inst_n_8,
      \data_in_singleToFix_reg[30]\ => singleToFix_inst_n_9,
      \data_in_singleToFix_reg[8]\ => singleToFix_inst_n_55,
      \fixed_point_value0_inferred__1/i__carry__2_0\ => newt_raph_inst_n_67,
      \fixed_point_value0_inferred__1/i__carry__3_0\ => newt_raph_inst_n_70,
      fixed_point_value5(3 downto 0) => fixed_point_value5(3 downto 0),
      \i__carry__2_i_6__1_0\(27 downto 0) => fixed_point_value5(31 downto 4),
      \i__carry__5_i_15__1_0\ => newt_raph_inst_n_65
    );
start_newt_raph_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => newt_raph_inst_n_51,
      Q => start_newt_raph_reg_n_0,
      R => A_reg
    );
\valid_out_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE4000"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => valid_out_reg_n_0,
      O => \valid_out_i_1__1_n_0\
    );
valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \valid_out_i_1__1_n_0\,
      Q => valid_out_reg_n_0,
      R => A_reg
    );
\x_single_inferred_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[11]\,
      I1 => p_0_in12_in,
      I2 => \x_single_inferred_i_38__0_n_0\,
      I3 => \data_in_fixToSingle_reg_n_0_[10]\,
      I4 => \data_in_fixToSingle_reg_n_0_[14]\,
      O => x_single(19)
    );
\x_single_inferred_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[10]\,
      I1 => p_0_in12_in,
      I2 => \data_in_fixToSingle_reg_n_0_[9]\,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => \x_single_inferred_i_39__0_n_0\,
      O => x_single(18)
    );
\x_single_inferred_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[9]\,
      I1 => p_0_in12_in,
      I2 => \x_single_inferred_i_40__0_n_0\,
      O => x_single(17)
    );
\x_single_inferred_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => p_0_in12_in,
      I2 => p_0_in4_in,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => \x_single_inferred_i_41__0_n_0\,
      O => x_single(16)
    );
\x_single_inferred_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in12_in,
      I2 => \x_single_inferred_i_42__0_n_0\,
      O => x_single(15)
    );
\x_single_inferred_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in12_in,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => x_single_inferred_i_43_n_0,
      O => x_single(14)
    );
\x_single_inferred_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in12_in,
      I2 => x_single_inferred_i_44_n_0,
      O => x_single(13)
    );
\x_single_inferred_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in12_in,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => \x_single_inferred_i_45__0_n_0\,
      O => x_single(12)
    );
\x_single_inferred_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[3]\,
      I1 => p_0_in12_in,
      I2 => \x_single_inferred_i_46__0_n_0\,
      O => x_single(11)
    );
\x_single_inferred_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in12_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[13]\,
      O => x_single(10)
    );
\x_single_inferred_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFCCFE"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[14]\,
      I1 => p_0_in12_in,
      I2 => \x_single_inferred_i_22__1_n_0\,
      I3 => x_single(27),
      I4 => \x_single_inferred_i_23__0_n_0\,
      I5 => \x_single_inferred_i_24__1_n_0\,
      O => x_single(30)
    );
\x_single_inferred_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[1]\,
      I1 => p_0_in12_in,
      I2 => \p_0_in__0\(15),
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      O => x_single(9)
    );
\x_single_inferred_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => p_0_in12_in,
      O => x_single(8)
    );
\x_single_inferred_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF550100000000"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[11]\,
      I1 => \data_in_fixToSingle_reg_n_0_[9]\,
      I2 => \x_single_inferred_i_47__0_n_0\,
      I3 => \data_in_fixToSingle_reg_n_0_[10]\,
      I4 => \data_in_fixToSingle_reg_n_0_[12]\,
      I5 => \x_single_inferred_i_48__0_n_0\,
      O => \x_single_inferred_i_22__1_n_0\
    );
\x_single_inferred_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AE00000000"
    )
        port map (
      I0 => \x_single_inferred_i_27__1_n_0\,
      I1 => \x_single_inferred_i_30__0_n_0\,
      I2 => \x_single_inferred_i_31__0_n_0\,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => p_0_in12_in,
      I5 => \x_single_inferred_i_29__0_n_0\,
      O => \x_single_inferred_i_23__0_n_0\
    );
\x_single_inferred_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101111"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \data_in_fixToSingle_reg_n_0_[14]\,
      I2 => \data_in_fixToSingle_reg_n_0_[12]\,
      I3 => \data_in_fixToSingle_reg_n_0_[13]\,
      I4 => \x_single_inferred_i_49__0_n_0\,
      O => \x_single_inferred_i_24__1_n_0\
    );
\x_single_inferred_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \x_single_inferred_i_24__1_n_0\,
      I1 => \x_single_inferred_i_22__1_n_0\,
      O => \x_single_inferred_i_25__1_n_0\
    );
\x_single_inferred_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => x_single_inferred_i_50_n_0,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => \data_in_fixToSingle_reg_n_0_[12]\,
      I3 => p_0_in12_in,
      I4 => \data_in_fixToSingle_reg_n_0_[14]\,
      I5 => \x_single_inferred_i_27__1_n_0\,
      O => \x_single_inferred_i_26__1_n_0\
    );
\x_single_inferred_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[9]\,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => \data_in_fixToSingle_reg_n_0_[11]\,
      I3 => \data_in_fixToSingle_reg_n_0_[10]\,
      O => \x_single_inferred_i_27__1_n_0\
    );
x_single_inferred_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[14]\,
      I1 => p_0_in12_in,
      O => x_single_inferred_i_28_n_0
    );
\x_single_inferred_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[12]\,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      O => \x_single_inferred_i_29__0_n_0\
    );
\x_single_inferred_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \x_single_inferred_i_23__0_n_0\,
      I1 => \x_single_inferred_i_25__1_n_0\,
      I2 => \x_single_inferred_i_26__1_n_0\,
      O => x_single(27)
    );
\x_single_inferred_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[3]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \p_0_in__0\(15),
      O => \x_single_inferred_i_30__0_n_0\
    );
\x_single_inferred_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => p_0_in1_in,
      O => \x_single_inferred_i_31__0_n_0\
    );
\x_single_inferred_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => x_single_inferred_i_50_n_0,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => \data_in_fixToSingle_reg_n_0_[12]\,
      I3 => p_0_in12_in,
      I4 => \data_in_fixToSingle_reg_n_0_[14]\,
      I5 => \x_single_inferred_i_27__1_n_0\,
      O => \x_single_inferred_i_32__0_n_0\
    );
\x_single_inferred_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555511110001"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[10]\,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => p_0_in3_in,
      I3 => \x_single_inferred_i_51__0_n_0\,
      I4 => \data_in_fixToSingle_reg_n_0_[9]\,
      I5 => \data_in_fixToSingle_reg_n_0_[11]\,
      O => \x_single_inferred_i_33__0_n_0\
    );
\x_single_inferred_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABBBBBBBA"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[11]\,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => \data_in_fixToSingle_reg_n_0_[9]\,
      I3 => p_0_in4_in,
      I4 => \x_single_inferred_i_52__0_n_0\,
      I5 => \data_in_fixToSingle_reg_n_0_[10]\,
      O => \x_single_inferred_i_34__0_n_0\
    );
\x_single_inferred_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBFBFFFFBBFB"
    )
        port map (
      I0 => \x_single_inferred_i_53__0_n_0\,
      I1 => \x_single_inferred_i_29__0_n_0\,
      I2 => \data_in_fixToSingle_reg_n_0_[10]\,
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      I4 => \data_in_fixToSingle_reg_n_0_[11]\,
      I5 => \data_in_fixToSingle_reg_n_0_[9]\,
      O => \x_single_inferred_i_35__0_n_0\
    );
\x_single_inferred_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEFAAA"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[14]\,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => \data_in_fixToSingle_reg_n_0_[13]\,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \data_in_fixToSingle_reg_n_0_[10]\,
      O => \x_single_inferred_i_36__0_n_0\
    );
\x_single_inferred_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[10]\,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => \x_single_inferred_i_54__0_n_0\,
      I3 => \data_in_fixToSingle_reg_n_0_[9]\,
      I4 => \data_in_fixToSingle_reg_n_0_[12]\,
      O => \x_single_inferred_i_37__0_n_0\
    );
\x_single_inferred_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[12]\,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => p_0_in4_in,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \x_single_inferred_i_55__0_n_0\,
      I5 => \x_single_inferred_i_56__0_n_0\,
      O => \x_single_inferred_i_38__0_n_0\
    );
\x_single_inferred_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => p_0_in4_in,
      I3 => \data_in_fixToSingle_reg_n_0_[12]\,
      I4 => \x_single_inferred_i_57__0_n_0\,
      O => \x_single_inferred_i_39__0_n_0\
    );
\x_single_inferred_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \x_single_inferred_i_23__0_n_0\,
      I1 => \x_single_inferred_i_25__1_n_0\,
      I2 => \x_single_inferred_i_26__1_n_0\,
      O => x_single(26)
    );
\x_single_inferred_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => \data_in_fixToSingle_reg_n_0_[14]\,
      I2 => p_0_in4_in,
      I3 => \data_in_fixToSingle_reg_n_0_[13]\,
      I4 => \x_single_inferred_i_58__0_n_0\,
      O => \x_single_inferred_i_40__0_n_0\
    );
\x_single_inferred_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[12]\,
      I4 => \x_single_inferred_i_59__0_n_0\,
      O => \x_single_inferred_i_41__0_n_0\
    );
\x_single_inferred_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \data_in_fixToSingle_reg_n_0_[14]\,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[13]\,
      I4 => \x_single_inferred_i_60__0_n_0\,
      O => \x_single_inferred_i_42__0_n_0\
    );
x_single_inferred_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[12]\,
      I4 => \x_single_inferred_i_61__0_n_0\,
      O => x_single_inferred_i_43_n_0
    );
x_single_inferred_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[14]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[13]\,
      I4 => \x_single_inferred_i_62__0_n_0\,
      O => x_single_inferred_i_44_n_0
    );
\x_single_inferred_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[13]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[12]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[11]\,
      O => \x_single_inferred_i_45__0_n_0\
    );
\x_single_inferred_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[14]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[13]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[12]\,
      O => \x_single_inferred_i_46__0_n_0\
    );
\x_single_inferred_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001011"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => p_0_in1_in,
      I4 => \x_single_inferred_i_63__0_n_0\,
      I5 => p_0_in4_in,
      O => \x_single_inferred_i_47__0_n_0\
    );
\x_single_inferred_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[13]\,
      I1 => p_0_in12_in,
      O => \x_single_inferred_i_48__0_n_0\
    );
\x_single_inferred_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111110FFFFFFFF"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => \data_in_fixToSingle_reg_n_0_[9]\,
      I2 => \x_single_inferred_i_64__0_n_0\,
      I3 => p_0_in4_in,
      I4 => p_0_in3_in,
      I5 => \x_single_inferred_i_65__0_n_0\,
      O => \x_single_inferred_i_49__0_n_0\
    );
\x_single_inferred_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6AAA5AAA4AAA"
    )
        port map (
      I0 => \x_single_inferred_i_25__1_n_0\,
      I1 => \x_single_inferred_i_27__1_n_0\,
      I2 => x_single_inferred_i_28_n_0,
      I3 => \x_single_inferred_i_29__0_n_0\,
      I4 => \x_single_inferred_i_30__0_n_0\,
      I5 => \x_single_inferred_i_31__0_n_0\,
      O => x_single(25)
    );
x_single_inferred_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => \data_in_fixToSingle_reg_n_0_[1]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[2]\,
      I4 => \x_single_inferred_i_31__0_n_0\,
      O => x_single_inferred_i_50_n_0
    );
\x_single_inferred_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444544"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in1_in,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[2]\,
      I4 => \data_in_fixToSingle_reg_n_0_[3]\,
      I5 => \p_0_in__0\(15),
      O => \x_single_inferred_i_51__0_n_0\
    );
\x_single_inferred_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[1]\,
      I1 => p_0_in1_in,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => p_0_in3_in,
      I4 => p_0_in2_in,
      I5 => \data_in_fixToSingle_reg_n_0_[8]\,
      O => \x_single_inferred_i_52__0_n_0\
    );
\x_single_inferred_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C0088CC88"
    )
        port map (
      I0 => \x_single_inferred_i_66__0_n_0\,
      I1 => \x_single_inferred_i_65__0_n_0\,
      I2 => p_0_in3_in,
      I3 => \data_in_fixToSingle_reg_n_0_[9]\,
      I4 => p_0_in4_in,
      I5 => \data_in_fixToSingle_reg_n_0_[8]\,
      O => \x_single_inferred_i_53__0_n_0\
    );
\x_single_inferred_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0CCF055"
    )
        port map (
      I0 => \x_single_inferred_i_67__0_n_0\,
      I1 => p_0_in4_in,
      I2 => \data_in_fixToSingle_reg_n_0_[8]\,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \data_in_fixToSingle_reg_n_0_[10]\,
      I5 => \data_in_fixToSingle_reg_n_0_[12]\,
      O => \x_single_inferred_i_54__0_n_0\
    );
\x_single_inferred_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \data_in_fixToSingle_reg_n_0_[10]\,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[9]\,
      I4 => \x_single_inferred_i_68__0_n_0\,
      O => \x_single_inferred_i_55__0_n_0\
    );
\x_single_inferred_i_56__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEFAAA"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[14]\,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => \data_in_fixToSingle_reg_n_0_[13]\,
      I3 => \data_in_fixToSingle_reg_n_0_[9]\,
      I4 => \data_in_fixToSingle_reg_n_0_[8]\,
      O => \x_single_inferred_i_56__0_n_0\
    );
\x_single_inferred_i_57__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \x_single_inferred_i_69__0_n_0\,
      I1 => \data_in_fixToSingle_reg_n_0_[10]\,
      I2 => \data_in_fixToSingle_reg_n_0_[11]\,
      I3 => p_0_in3_in,
      I4 => p_0_in2_in,
      O => \x_single_inferred_i_57__0_n_0\
    );
\x_single_inferred_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \x_single_inferred_i_70__0_n_0\,
      O => \x_single_inferred_i_58__0_n_0\
    );
\x_single_inferred_i_59__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[11]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[10]\,
      I4 => \x_single_inferred_i_71__0_n_0\,
      O => \x_single_inferred_i_59__0_n_0\
    );
\x_single_inferred_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F20D"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[14]\,
      I1 => p_0_in12_in,
      I2 => \x_single_inferred_i_22__1_n_0\,
      I3 => \x_single_inferred_i_24__1_n_0\,
      I4 => \x_single_inferred_i_32__0_n_0\,
      O => x_single(24)
    );
\x_single_inferred_i_60__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \x_single_inferred_i_72__0_n_0\,
      O => \x_single_inferred_i_60__0_n_0\
    );
\x_single_inferred_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[11]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[10]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[9]\,
      O => \x_single_inferred_i_61__0_n_0\
    );
\x_single_inferred_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[12]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[11]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[10]\,
      O => \x_single_inferred_i_62__0_n_0\
    );
\x_single_inferred_i_63__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => \data_in_fixToSingle_reg_n_0_[1]\,
      I2 => \data_in_fixToSingle_reg_n_0_[2]\,
      I3 => \data_in_fixToSingle_reg_n_0_[3]\,
      I4 => p_0_in2_in,
      O => \x_single_inferred_i_63__0_n_0\
    );
\x_single_inferred_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in1_in,
      I2 => \p_0_in__0\(15),
      I3 => \data_in_fixToSingle_reg_n_0_[1]\,
      I4 => \data_in_fixToSingle_reg_n_0_[3]\,
      I5 => \data_in_fixToSingle_reg_n_0_[2]\,
      O => \x_single_inferred_i_64__0_n_0\
    );
\x_single_inferred_i_65__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[10]\,
      I1 => \data_in_fixToSingle_reg_n_0_[11]\,
      O => \x_single_inferred_i_65__0_n_0\
    );
\x_single_inferred_i_66__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774744"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in4_in,
      I2 => p_0_in1_in,
      I3 => p_0_in3_in,
      I4 => \x_single_inferred_i_73__0_n_0\,
      O => \x_single_inferred_i_66__0_n_0\
    );
\x_single_inferred_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747444447444"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \data_in_fixToSingle_reg_n_0_[9]\,
      I2 => \x_single_inferred_i_74__0_n_0\,
      I3 => \x_single_inferred_i_75__0_n_0\,
      I4 => \x_single_inferred_i_76__0_n_0\,
      I5 => \data_in_fixToSingle_reg_n_0_[8]\,
      O => \x_single_inferred_i_67__0_n_0\
    );
\x_single_inferred_i_68__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => p_0_in4_in,
      I4 => x_single_inferred_i_77_n_0,
      O => \x_single_inferred_i_68__0_n_0\
    );
\x_single_inferred_i_69__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[9]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      I4 => x_single_inferred_i_78_n_0,
      O => \x_single_inferred_i_69__0_n_0\
    );
\x_single_inferred_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[14]\,
      I1 => p_0_in12_in,
      I2 => \x_single_inferred_i_22__1_n_0\,
      O => x_single(23)
    );
\x_single_inferred_i_70__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[10]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[9]\,
      I4 => x_single_inferred_i_79_n_0,
      O => \x_single_inferred_i_70__0_n_0\
    );
\x_single_inferred_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[9]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      I4 => \p_0_in__0\(15),
      I5 => p_0_in4_in,
      O => \x_single_inferred_i_71__0_n_0\
    );
\x_single_inferred_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[10]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[9]\,
      I4 => \p_0_in__0\(15),
      I5 => \data_in_fixToSingle_reg_n_0_[8]\,
      O => \x_single_inferred_i_72__0_n_0\
    );
\x_single_inferred_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F1013DFDF"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[1]\,
      I1 => p_0_in1_in,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \p_0_in__0\(15),
      I4 => \data_in_fixToSingle_reg_n_0_[2]\,
      I5 => p_0_in2_in,
      O => \x_single_inferred_i_73__0_n_0\
    );
\x_single_inferred_i_74__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FDFFFF"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in4_in,
      I2 => p_0_in3_in,
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      I4 => p_0_in2_in,
      O => \x_single_inferred_i_74__0_n_0\
    );
\x_single_inferred_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEFFFFFFFFF"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in1_in,
      I2 => \p_0_in__0\(15),
      I3 => p_0_in4_in,
      I4 => p_0_in3_in,
      I5 => \data_in_fixToSingle_reg_n_0_[3]\,
      O => \x_single_inferred_i_75__0_n_0\
    );
\x_single_inferred_i_76__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0020"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in2_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in3_in,
      I4 => p_0_in4_in,
      O => \x_single_inferred_i_76__0_n_0\
    );
x_single_inferred_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in3_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in2_in,
      I4 => \p_0_in__0\(15),
      I5 => p_0_in1_in,
      O => x_single_inferred_i_77_n_0
    );
x_single_inferred_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in4_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in3_in,
      I4 => \p_0_in__0\(15),
      I5 => p_0_in2_in,
      O => x_single_inferred_i_78_n_0
    );
x_single_inferred_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in4_in,
      I4 => \p_0_in__0\(15),
      I5 => p_0_in3_in,
      O => x_single_inferred_i_79_n_0
    );
\x_single_inferred_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FFAA00B0"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[12]\,
      I1 => \x_single_inferred_i_33__0_n_0\,
      I2 => \x_single_inferred_i_34__0_n_0\,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => \data_in_fixToSingle_reg_n_0_[13]\,
      I5 => p_0_in12_in,
      O => x_single(22)
    );
\x_single_inferred_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF3F3AAAA00F3"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[13]\,
      I1 => \x_single_inferred_i_35__0_n_0\,
      I2 => \x_single_inferred_i_36__0_n_0\,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => p_0_in12_in,
      I5 => \data_in_fixToSingle_reg_n_0_[12]\,
      O => x_single(21)
    );
\x_single_inferred_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[12]\,
      I1 => p_0_in12_in,
      I2 => \data_in_fixToSingle_reg_n_0_[11]\,
      I3 => \data_in_fixToSingle_reg_n_0_[14]\,
      I4 => \x_single_inferred_i_37__0_n_0\,
      O => x_single(20)
    );
x_single_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_single(27),
      O => x_single(29)
    );
\x_single_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_single(27),
      O => x_single(28)
    );
\y0_single[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(1),
      O => \y0_single[0]_i_1_n_0\
    );
\y0_single[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(12),
      O => \y0_single[11]_i_2_n_0\
    );
\y0_single[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(9),
      O => \y0_single[11]_i_3_n_0\
    );
\y0_single[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(11),
      O => \y0_single[11]_i_4_n_0\
    );
\y0_single[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(10),
      O => \y0_single[11]_i_5_n_0\
    );
\y0_single[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(15),
      O => \y0_single[15]_i_2_n_0\
    );
\y0_single[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(13),
      O => \y0_single[15]_i_3_n_0\
    );
\y0_single[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(16),
      O => \y0_single[15]_i_4_n_0\
    );
\y0_single[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(14),
      O => \y0_single[15]_i_5_n_0\
    );
\y0_single[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(19),
      O => \y0_single[19]_i_2_n_0\
    );
\y0_single[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(18),
      O => \y0_single[19]_i_3_n_0\
    );
\y0_single[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(17),
      O => \y0_single[19]_i_4_n_0\
    );
\y0_single[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(20),
      O => \y0_single[19]_i_5_n_0\
    );
\y0_single[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(2),
      O => \y0_single[1]_i_1_n_0\
    );
\y0_single[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(22),
      O => \y0_single[23]_i_2_n_0\
    );
\y0_single[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(21),
      O => \y0_single[23]_i_3_n_0\
    );
\y0_single[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(24),
      O => \y0_single[23]_i_4_n_0\
    );
\y0_single[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(23),
      O => \y0_single[23]_i_5_n_0\
    );
\y0_single[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(28),
      O => \y0_single[27]_i_2_n_0\
    );
\y0_single[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(27),
      O => \y0_single[27]_i_3_n_0\
    );
\y0_single[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(26),
      O => \y0_single[27]_i_4_n_0\
    );
\y0_single[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(25),
      O => \y0_single[27]_i_5_n_0\
    );
\y0_single[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(3),
      O => \y0_single[2]_i_1_n_0\
    );
\y0_single[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => y0_single
    );
\y0_single[30]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(29),
      O => \y0_single[30]_i_3_n_0\
    );
\y0_single[30]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(30),
      O => \y0_single[30]_i_4_n_0\
    );
\y0_single[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(4),
      O => \y0_single[3]_i_1_n_0\
    );
\y0_single[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(8),
      O => \y0_single[7]_i_2_n_0\
    );
\y0_single[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(7),
      O => \y0_single[7]_i_3_n_0\
    );
\y0_single[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(6),
      O => \y0_single[7]_i_4_n_0\
    );
\y0_single[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(5),
      O => \y0_single[7]_i_5_n_0\
    );
\y0_single_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[0]_i_1_n_0\,
      Q => \y0_single__0\(0),
      R => A_reg
    );
\y0_single_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(10),
      Q => \y0_single__0\(10),
      R => A_reg
    );
\y0_single_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(11),
      Q => \y0_single__0\(11),
      R => A_reg
    );
\y0_single_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[7]_i_1__1_n_0\,
      CO(3) => \y0_single_reg[11]_i_1__1_n_0\,
      CO(2) => \y0_single_reg[11]_i_1__1_n_1\,
      CO(1) => \y0_single_reg[11]_i_1__1_n_2\,
      CO(0) => \y0_single_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_single[11]_i_2_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \y0_single[11]_i_3_n_0\,
      O(3 downto 0) => y0_single0(11 downto 8),
      S(3) => x_single(12),
      S(2) => \y0_single[11]_i_4_n_0\,
      S(1) => \y0_single[11]_i_5_n_0\,
      S(0) => x_single(9)
    );
\y0_single_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(12),
      Q => \y0_single__0\(12),
      R => A_reg
    );
\y0_single_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(13),
      Q => \y0_single__0\(13),
      R => A_reg
    );
\y0_single_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(14),
      Q => \y0_single__0\(14),
      R => A_reg
    );
\y0_single_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(15),
      Q => \y0_single__0\(15),
      R => A_reg
    );
\y0_single_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[11]_i_1__1_n_0\,
      CO(3) => \y0_single_reg[15]_i_1__1_n_0\,
      CO(2) => \y0_single_reg[15]_i_1__1_n_1\,
      CO(1) => \y0_single_reg[15]_i_1__1_n_2\,
      CO(0) => \y0_single_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y0_single[15]_i_2_n_0\,
      DI(1) => '0',
      DI(0) => \y0_single[15]_i_3_n_0\,
      O(3 downto 0) => y0_single0(15 downto 12),
      S(3) => \y0_single[15]_i_4_n_0\,
      S(2) => x_single(15),
      S(1) => \y0_single[15]_i_5_n_0\,
      S(0) => x_single(13)
    );
\y0_single_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(16),
      Q => \y0_single__0\(16),
      R => A_reg
    );
\y0_single_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(17),
      Q => \y0_single__0\(17),
      R => A_reg
    );
\y0_single_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(18),
      Q => \y0_single__0\(18),
      R => A_reg
    );
\y0_single_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(19),
      Q => \y0_single__0\(19),
      R => A_reg
    );
\y0_single_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[15]_i_1__1_n_0\,
      CO(3) => \y0_single_reg[19]_i_1__1_n_0\,
      CO(2) => \y0_single_reg[19]_i_1__1_n_1\,
      CO(1) => \y0_single_reg[19]_i_1__1_n_2\,
      CO(0) => \y0_single_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y0_single[19]_i_2_n_0\,
      DI(1) => \y0_single[19]_i_3_n_0\,
      DI(0) => \y0_single[19]_i_4_n_0\,
      O(3 downto 0) => y0_single0(19 downto 16),
      S(3) => \y0_single[19]_i_5_n_0\,
      S(2 downto 0) => x_single(19 downto 17)
    );
\y0_single_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[1]_i_1_n_0\,
      Q => \y0_single__0\(1),
      R => A_reg
    );
\y0_single_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(20),
      Q => \y0_single__0\(20),
      R => A_reg
    );
\y0_single_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(21),
      Q => \y0_single__0\(21),
      R => A_reg
    );
\y0_single_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(22),
      Q => \y0_single__0\(22),
      R => A_reg
    );
\y0_single_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(23),
      Q => \y0_single__0\(23),
      R => A_reg
    );
\y0_single_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[19]_i_1__1_n_0\,
      CO(3) => \y0_single_reg[23]_i_1__1_n_0\,
      CO(2) => \y0_single_reg[23]_i_1__1_n_1\,
      CO(1) => \y0_single_reg[23]_i_1__1_n_2\,
      CO(0) => \y0_single_reg[23]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \y0_single[23]_i_2_n_0\,
      DI(0) => \y0_single[23]_i_3_n_0\,
      O(3 downto 0) => y0_single0(23 downto 20),
      S(3) => \y0_single[23]_i_4_n_0\,
      S(2) => \y0_single[23]_i_5_n_0\,
      S(1 downto 0) => x_single(22 downto 21)
    );
\y0_single_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(24),
      Q => \y0_single__0\(24),
      R => A_reg
    );
\y0_single_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(25),
      Q => \y0_single__0\(25),
      R => A_reg
    );
\y0_single_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(26),
      Q => \y0_single__0\(26),
      R => A_reg
    );
\y0_single_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(27),
      Q => \y0_single__0\(27),
      R => A_reg
    );
\y0_single_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[23]_i_1__1_n_0\,
      CO(3) => \y0_single_reg[27]_i_1__1_n_0\,
      CO(2) => \y0_single_reg[27]_i_1__1_n_1\,
      CO(1) => \y0_single_reg[27]_i_1__1_n_2\,
      CO(0) => \y0_single_reg[27]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_single[27]_i_2_n_0\,
      DI(2) => \y0_single[27]_i_3_n_0\,
      DI(1) => \y0_single[27]_i_4_n_0\,
      DI(0) => \y0_single[27]_i_5_n_0\,
      O(3 downto 0) => y0_single0(27 downto 24),
      S(3 downto 0) => x_single(28 downto 25)
    );
\y0_single_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(28),
      Q => \y0_single__0\(28),
      R => A_reg
    );
\y0_single_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(29),
      Q => \y0_single__0\(29),
      R => A_reg
    );
\y0_single_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[2]_i_1_n_0\,
      Q => \y0_single__0\(2),
      R => A_reg
    );
\y0_single_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(30),
      Q => \y0_single__0\(30),
      R => A_reg
    );
\y0_single_reg[30]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[27]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_y0_single_reg[30]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y0_single_reg[30]_i_2__1_n_2\,
      CO(0) => \y0_single_reg[30]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \y0_single[30]_i_3_n_0\,
      O(3) => \NLW_y0_single_reg[30]_i_2__1_O_UNCONNECTED\(3),
      O(2 downto 0) => y0_single0(30 downto 28),
      S(3) => '0',
      S(2) => x_single(31),
      S(1) => \y0_single[30]_i_4_n_0\,
      S(0) => x_single(29)
    );
\y0_single_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[3]_i_1_n_0\,
      Q => \y0_single__0\(3),
      R => A_reg
    );
\y0_single_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(4),
      Q => \y0_single__0\(4),
      R => A_reg
    );
\y0_single_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(5),
      Q => \y0_single__0\(5),
      R => A_reg
    );
\y0_single_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(6),
      Q => \y0_single__0\(6),
      R => A_reg
    );
\y0_single_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(7),
      Q => \y0_single__0\(7),
      R => A_reg
    );
\y0_single_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y0_single_reg[7]_i_1__1_n_0\,
      CO(2) => \y0_single_reg[7]_i_1__1_n_1\,
      CO(1) => \y0_single_reg[7]_i_1__1_n_2\,
      CO(0) => \y0_single_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_single[7]_i_2_n_0\,
      DI(2) => \y0_single[7]_i_3_n_0\,
      DI(1) => \y0_single[7]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => y0_single0(7 downto 4),
      S(3 downto 1) => x_single(8 downto 6),
      S(0) => \y0_single[7]_i_5_n_0\
    );
\y0_single_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(8),
      Q => \y0_single__0\(8),
      R => A_reg
    );
\y0_single_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(9),
      Q => \y0_single__0\(9),
      R => A_reg
    );
\y_temp1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_39,
      O => \y_temp1_carry__0_i_1_n_0\
    );
\y_temp1_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_40,
      O => \y_temp1_carry__0_i_2_n_0\
    );
\y_temp1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_41,
      O => \y_temp1_carry__0_i_3_n_0\
    );
\y_temp1_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_42,
      O => \y_temp1_carry__0_i_4_n_0\
    );
\y_temp1_carry__10_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_0,
      O => \y_temp1_carry__10_i_1_n_0\
    );
\y_temp1_carry__10_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_1,
      O => \y_temp1_carry__10_i_2_n_0\
    );
\y_temp1_carry__10_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_2,
      O => \y_temp1_carry__10_i_3_n_0\
    );
\y_temp1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_35,
      O => \y_temp1_carry__1_i_1_n_0\
    );
\y_temp1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_36,
      O => \y_temp1_carry__1_i_2_n_0\
    );
\y_temp1_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_37,
      O => \y_temp1_carry__1_i_3_n_0\
    );
\y_temp1_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_38,
      O => \y_temp1_carry__1_i_4_n_0\
    );
\y_temp1_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_31,
      O => \y_temp1_carry__2_i_1_n_0\
    );
\y_temp1_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_32,
      O => \y_temp1_carry__2_i_2_n_0\
    );
\y_temp1_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_33,
      O => \y_temp1_carry__2_i_3_n_0\
    );
\y_temp1_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_34,
      O => \y_temp1_carry__2_i_4_n_0\
    );
\y_temp1_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_27,
      O => \y_temp1_carry__3_i_1_n_0\
    );
\y_temp1_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_28,
      O => \y_temp1_carry__3_i_2_n_0\
    );
\y_temp1_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_29,
      O => \y_temp1_carry__3_i_3_n_0\
    );
\y_temp1_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_30,
      O => \y_temp1_carry__3_i_4_n_0\
    );
\y_temp1_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_23,
      O => \y_temp1_carry__4_i_1_n_0\
    );
\y_temp1_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_24,
      O => \y_temp1_carry__4_i_2_n_0\
    );
\y_temp1_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_25,
      O => \y_temp1_carry__4_i_3_n_0\
    );
\y_temp1_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_26,
      O => \y_temp1_carry__4_i_4_n_0\
    );
\y_temp1_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_19,
      O => \y_temp1_carry__5_i_1_n_0\
    );
\y_temp1_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_20,
      O => \y_temp1_carry__5_i_2_n_0\
    );
\y_temp1_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_21,
      O => \y_temp1_carry__5_i_3_n_0\
    );
\y_temp1_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_22,
      O => \y_temp1_carry__5_i_4_n_0\
    );
\y_temp1_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_15,
      O => \y_temp1_carry__6_i_1_n_0\
    );
\y_temp1_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_16,
      O => \y_temp1_carry__6_i_2_n_0\
    );
\y_temp1_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_17,
      O => \y_temp1_carry__6_i_3_n_0\
    );
\y_temp1_carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_18,
      O => \y_temp1_carry__6_i_4_n_0\
    );
\y_temp1_carry__7_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_11,
      O => \y_temp1_carry__7_i_1_n_0\
    );
\y_temp1_carry__7_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_12,
      O => \y_temp1_carry__7_i_2_n_0\
    );
\y_temp1_carry__7_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_13,
      O => \y_temp1_carry__7_i_3_n_0\
    );
\y_temp1_carry__7_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_14,
      O => \y_temp1_carry__7_i_4_n_0\
    );
\y_temp1_carry__8_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_7,
      O => \y_temp1_carry__8_i_1_n_0\
    );
\y_temp1_carry__8_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_8,
      O => \y_temp1_carry__8_i_2_n_0\
    );
\y_temp1_carry__8_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_9,
      O => \y_temp1_carry__8_i_3_n_0\
    );
\y_temp1_carry__8_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_10,
      O => \y_temp1_carry__8_i_4_n_0\
    );
\y_temp1_carry__9_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_3,
      O => \y_temp1_carry__9_i_1_n_0\
    );
\y_temp1_carry__9_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_4,
      O => \y_temp1_carry__9_i_2_n_0\
    );
\y_temp1_carry__9_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_5,
      O => \y_temp1_carry__9_i_3_n_0\
    );
\y_temp1_carry__9_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_6,
      O => \y_temp1_carry__9_i_4_n_0\
    );
y_temp1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_47,
      O => y_temp1_carry_i_1_n_0
    );
y_temp1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_43,
      O => y_temp1_carry_i_2_n_0
    );
y_temp1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_44,
      O => y_temp1_carry_i_3_n_0
    );
y_temp1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_45,
      O => y_temp1_carry_i_4_n_0
    );
y_temp1_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newt_raph_inst_n_46,
      O => y_temp1_carry_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    y_rounded : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    rst_n_madgwick : in STD_LOGIC;
    \FSM_onehot_q_norm_state_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_q_norm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_q_norm_state_reg[0]_1\ : in STD_LOGIC;
    start_quat_norm : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    y_temp1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_mag_sqr_rounded : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_in_fixToSingle_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt__parameterized1\ : entity is "fastInvSqrt";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt__parameterized1\ is
  signal A : STD_LOGIC;
  signal \FSM_onehot_q_norm_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal data_in_fixToSingle : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_fixToSingle_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_singleToFix[30]_i_1__1_n_0\ : STD_LOGIC;
  signal fixed_point_value : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal fixed_point_value5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i__carry__1_i_22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_22_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_22_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_22_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_23_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_23_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_23_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_39_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_39_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_39_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_39_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_40_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_40_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_40_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_40_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_41_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_41_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_41_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_41_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_42_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_42_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_42_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_42_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_44_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_45_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_46_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_47_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_48_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_49_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_50_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_51_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_52_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_52_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_52_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_56_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_57_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_58_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_59_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_60_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_61_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_62_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_63_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_64_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_65_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_66_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_67_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_68_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_69_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_70_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_71_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_72_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_73_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_74_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_75_n_0\ : STD_LOGIC;
  signal newt_raph_inst_n_0 : STD_LOGIC;
  signal newt_raph_inst_n_10 : STD_LOGIC;
  signal newt_raph_inst_n_11 : STD_LOGIC;
  signal newt_raph_inst_n_20 : STD_LOGIC;
  signal newt_raph_inst_n_21 : STD_LOGIC;
  signal newt_raph_inst_n_22 : STD_LOGIC;
  signal newt_raph_inst_n_23 : STD_LOGIC;
  signal newt_raph_inst_n_24 : STD_LOGIC;
  signal newt_raph_inst_n_25 : STD_LOGIC;
  signal newt_raph_inst_n_26 : STD_LOGIC;
  signal newt_raph_inst_n_27 : STD_LOGIC;
  signal newt_raph_inst_n_28 : STD_LOGIC;
  signal newt_raph_inst_n_29 : STD_LOGIC;
  signal newt_raph_inst_n_3 : STD_LOGIC;
  signal newt_raph_inst_n_30 : STD_LOGIC;
  signal newt_raph_inst_n_31 : STD_LOGIC;
  signal newt_raph_inst_n_32 : STD_LOGIC;
  signal newt_raph_inst_n_33 : STD_LOGIC;
  signal newt_raph_inst_n_34 : STD_LOGIC;
  signal newt_raph_inst_n_35 : STD_LOGIC;
  signal newt_raph_inst_n_36 : STD_LOGIC;
  signal newt_raph_inst_n_37 : STD_LOGIC;
  signal newt_raph_inst_n_38 : STD_LOGIC;
  signal newt_raph_inst_n_39 : STD_LOGIC;
  signal newt_raph_inst_n_4 : STD_LOGIC;
  signal newt_raph_inst_n_40 : STD_LOGIC;
  signal newt_raph_inst_n_41 : STD_LOGIC;
  signal newt_raph_inst_n_42 : STD_LOGIC;
  signal newt_raph_inst_n_43 : STD_LOGIC;
  signal newt_raph_inst_n_44 : STD_LOGIC;
  signal newt_raph_inst_n_45 : STD_LOGIC;
  signal newt_raph_inst_n_46 : STD_LOGIC;
  signal newt_raph_inst_n_47 : STD_LOGIC;
  signal newt_raph_inst_n_48 : STD_LOGIC;
  signal newt_raph_inst_n_49 : STD_LOGIC;
  signal newt_raph_inst_n_5 : STD_LOGIC;
  signal newt_raph_inst_n_50 : STD_LOGIC;
  signal newt_raph_inst_n_51 : STD_LOGIC;
  signal newt_raph_inst_n_52 : STD_LOGIC;
  signal newt_raph_inst_n_53 : STD_LOGIC;
  signal newt_raph_inst_n_54 : STD_LOGIC;
  signal newt_raph_inst_n_6 : STD_LOGIC;
  signal newt_raph_inst_n_7 : STD_LOGIC;
  signal newt_raph_inst_n_8 : STD_LOGIC;
  signal newt_raph_inst_n_9 : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal ready_in_i_1_n_0 : STD_LOGIC;
  signal ready_in_reg_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal singleToFix_inst_n_10 : STD_LOGIC;
  signal singleToFix_inst_n_11 : STD_LOGIC;
  signal singleToFix_inst_n_12 : STD_LOGIC;
  signal singleToFix_inst_n_13 : STD_LOGIC;
  signal singleToFix_inst_n_14 : STD_LOGIC;
  signal singleToFix_inst_n_15 : STD_LOGIC;
  signal singleToFix_inst_n_16 : STD_LOGIC;
  signal singleToFix_inst_n_17 : STD_LOGIC;
  signal singleToFix_inst_n_28 : STD_LOGIC;
  signal singleToFix_inst_n_29 : STD_LOGIC;
  signal singleToFix_inst_n_30 : STD_LOGIC;
  signal singleToFix_inst_n_31 : STD_LOGIC;
  signal singleToFix_inst_n_32 : STD_LOGIC;
  signal singleToFix_inst_n_33 : STD_LOGIC;
  signal singleToFix_inst_n_34 : STD_LOGIC;
  signal singleToFix_inst_n_35 : STD_LOGIC;
  signal singleToFix_inst_n_36 : STD_LOGIC;
  signal singleToFix_inst_n_37 : STD_LOGIC;
  signal singleToFix_inst_n_38 : STD_LOGIC;
  signal singleToFix_inst_n_39 : STD_LOGIC;
  signal singleToFix_inst_n_4 : STD_LOGIC;
  signal singleToFix_inst_n_40 : STD_LOGIC;
  signal singleToFix_inst_n_41 : STD_LOGIC;
  signal singleToFix_inst_n_42 : STD_LOGIC;
  signal singleToFix_inst_n_43 : STD_LOGIC;
  signal singleToFix_inst_n_44 : STD_LOGIC;
  signal singleToFix_inst_n_45 : STD_LOGIC;
  signal singleToFix_inst_n_46 : STD_LOGIC;
  signal singleToFix_inst_n_47 : STD_LOGIC;
  signal singleToFix_inst_n_48 : STD_LOGIC;
  signal singleToFix_inst_n_49 : STD_LOGIC;
  signal singleToFix_inst_n_5 : STD_LOGIC;
  signal singleToFix_inst_n_50 : STD_LOGIC;
  signal singleToFix_inst_n_51 : STD_LOGIC;
  signal singleToFix_inst_n_52 : STD_LOGIC;
  signal singleToFix_inst_n_53 : STD_LOGIC;
  signal singleToFix_inst_n_54 : STD_LOGIC;
  signal singleToFix_inst_n_55 : STD_LOGIC;
  signal singleToFix_inst_n_56 : STD_LOGIC;
  signal singleToFix_inst_n_57 : STD_LOGIC;
  signal singleToFix_inst_n_58 : STD_LOGIC;
  signal singleToFix_inst_n_59 : STD_LOGIC;
  signal singleToFix_inst_n_6 : STD_LOGIC;
  signal singleToFix_inst_n_60 : STD_LOGIC;
  signal singleToFix_inst_n_61 : STD_LOGIC;
  signal singleToFix_inst_n_62 : STD_LOGIC;
  signal singleToFix_inst_n_63 : STD_LOGIC;
  signal singleToFix_inst_n_64 : STD_LOGIC;
  signal singleToFix_inst_n_65 : STD_LOGIC;
  signal singleToFix_inst_n_66 : STD_LOGIC;
  signal singleToFix_inst_n_67 : STD_LOGIC;
  signal singleToFix_inst_n_68 : STD_LOGIC;
  signal singleToFix_inst_n_69 : STD_LOGIC;
  signal singleToFix_inst_n_7 : STD_LOGIC;
  signal singleToFix_inst_n_70 : STD_LOGIC;
  signal singleToFix_inst_n_71 : STD_LOGIC;
  signal singleToFix_inst_n_72 : STD_LOGIC;
  signal singleToFix_inst_n_73 : STD_LOGIC;
  signal singleToFix_inst_n_74 : STD_LOGIC;
  signal singleToFix_inst_n_75 : STD_LOGIC;
  signal singleToFix_inst_n_8 : STD_LOGIC;
  signal singleToFix_inst_n_9 : STD_LOGIC;
  signal \start_newt_raph__0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal valid_out_i_1_n_0 : STD_LOGIC;
  signal valid_out_reg_n_0 : STD_LOGIC;
  signal x_single : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of x_single : signal is "true";
  signal x_single_inferred_i_15_n_0 : STD_LOGIC;
  signal x_single_inferred_i_16_n_0 : STD_LOGIC;
  signal x_single_inferred_i_17_n_0 : STD_LOGIC;
  signal x_single_inferred_i_18_n_0 : STD_LOGIC;
  signal x_single_inferred_i_19_n_0 : STD_LOGIC;
  signal x_single_inferred_i_20_n_0 : STD_LOGIC;
  signal x_single_inferred_i_21_n_0 : STD_LOGIC;
  signal x_single_inferred_i_22_n_0 : STD_LOGIC;
  signal x_single_inferred_i_23_n_0 : STD_LOGIC;
  signal x_single_inferred_i_24_n_0 : STD_LOGIC;
  signal x_single_inferred_i_25_n_0 : STD_LOGIC;
  signal x_single_inferred_i_26_n_0 : STD_LOGIC;
  signal x_single_inferred_i_27_n_0 : STD_LOGIC;
  signal y0_fix : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal y0_single : STD_LOGIC;
  signal y0_single0 : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \y0_single[0]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[11]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[15]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[19]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[1]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[23]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[27]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single[2]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[30]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[30]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[3]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_2_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_3_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_4_n_0\ : STD_LOGIC;
  signal \y0_single[7]_i_5_n_0\ : STD_LOGIC;
  signal \y0_single__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \y0_single_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \y0_single_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \y0_single_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y0_single_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal y_temp : STD_LOGIC;
  signal \NLW_i__carry__1_i_52_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y0_single_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y0_single_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1__1\ : label is "soft_lutpair107";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "IDLE:000,FIX_TO_SINGLE:001,BIT_HACK:010,SINGLE_TO_FIX:011,NEWTON_RAPHSON_START:100,NEWTON_RAPHSON_DONE:101,DONE:110,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "IDLE:000,FIX_TO_SINGLE:001,BIT_HACK:010,SINGLE_TO_FIX:011,NEWTON_RAPHSON_START:100,NEWTON_RAPHSON_DONE:101,DONE:110,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "IDLE:000,FIX_TO_SINGLE:001,BIT_HACK:010,SINGLE_TO_FIX:011,NEWTON_RAPHSON_START:100,NEWTON_RAPHSON_DONE:101,DONE:110,";
  attribute SOFT_HLUTNM of valid_out_i_1 : label is "soft_lutpair107";
begin
\FSM_onehot_q_norm_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B3B3B38"
    )
        port map (
      I0 => \FSM_onehot_q_norm_state[6]_i_3_n_0\,
      I1 => \FSM_onehot_q_norm_state_reg[0]\,
      I2 => \FSM_onehot_q_norm_state_reg[0]_0\,
      I3 => \FSM_onehot_q_norm_state_reg[0]_1\,
      I4 => start_quat_norm,
      O => E(0)
    );
\FSM_onehot_q_norm_state[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => valid_out_reg_n_0,
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => \FSM_onehot_q_norm_state_reg[0]_1\,
      I3 => \FSM_sequential_state_reg[0]_0\,
      I4 => ready_in_reg_n_0,
      O => \FSM_onehot_q_norm_state[6]_i_3_n_0\
    );
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => newt_raph_inst_n_0,
      I1 => y_temp,
      I2 => \start_newt_raph__0\,
      I3 => newt_raph_inst_n_3,
      I4 => A,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A,
      I1 => newt_raph_inst_n_3,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => \start_newt_raph__0\,
      I1 => newt_raph_inst_n_0,
      I2 => y_temp,
      I3 => A,
      I4 => newt_raph_inst_n_3,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA0"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => state(1),
      I3 => state(2),
      O => \FSM_sequential_state[2]_i_1__1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => newt_raph_inst_n_7,
      Q => state(0),
      R => y_temp1
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => newt_raph_inst_n_8,
      Q => state(1),
      R => y_temp1
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[2]_i_1__1_n_0\,
      Q => state(2),
      R => y_temp1
    );
\data_in_fixToSingle[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rst_n_madgwick,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => data_in_fixToSingle
    );
\data_in_fixToSingle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[9]_0\(0),
      Q => \p_0_in__0\(9),
      R => '0'
    );
\data_in_fixToSingle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[9]_0\(1),
      Q => \data_in_fixToSingle_reg_n_0_[1]\,
      R => '0'
    );
\data_in_fixToSingle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[9]_0\(2),
      Q => \data_in_fixToSingle_reg_n_0_[2]\,
      R => '0'
    );
\data_in_fixToSingle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[9]_0\(3),
      Q => \data_in_fixToSingle_reg_n_0_[3]\,
      R => '0'
    );
\data_in_fixToSingle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[9]_0\(4),
      Q => p_0_in1_in,
      R => '0'
    );
\data_in_fixToSingle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[9]_0\(5),
      Q => p_0_in2_in,
      R => '0'
    );
\data_in_fixToSingle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[9]_0\(6),
      Q => p_0_in3_in,
      R => '0'
    );
\data_in_fixToSingle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[9]_0\(7),
      Q => p_0_in4_in,
      R => '0'
    );
\data_in_fixToSingle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[9]_0\(8),
      Q => \data_in_fixToSingle_reg_n_0_[8]\,
      R => '0'
    );
\data_in_fixToSingle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_fixToSingle,
      D => \data_in_fixToSingle_reg[9]_0\(9),
      Q => p_0_in6_in,
      R => '0'
    );
\data_in_singleToFix[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => rst_n_madgwick,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => \data_in_singleToFix[30]_i_1__1_n_0\
    );
\data_in_singleToFix_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(0),
      Q => data1(0),
      R => '0'
    );
\data_in_singleToFix_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(10),
      Q => data1(10),
      R => '0'
    );
\data_in_singleToFix_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(11),
      Q => data1(11),
      R => '0'
    );
\data_in_singleToFix_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(12),
      Q => data1(12),
      R => '0'
    );
\data_in_singleToFix_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(13),
      Q => data1(13),
      R => '0'
    );
\data_in_singleToFix_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(14),
      Q => data1(14),
      R => '0'
    );
\data_in_singleToFix_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(15),
      Q => data1(15),
      R => '0'
    );
\data_in_singleToFix_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(16),
      Q => data1(16),
      R => '0'
    );
\data_in_singleToFix_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(17),
      Q => data1(17),
      R => '0'
    );
\data_in_singleToFix_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(18),
      Q => data1(18),
      R => '0'
    );
\data_in_singleToFix_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(19),
      Q => data1(19),
      R => '0'
    );
\data_in_singleToFix_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(1),
      Q => data1(1),
      R => '0'
    );
\data_in_singleToFix_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(20),
      Q => data1(20),
      R => '0'
    );
\data_in_singleToFix_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(21),
      Q => data1(21),
      R => '0'
    );
\data_in_singleToFix_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(22),
      Q => data1(22),
      R => '0'
    );
\data_in_singleToFix_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(23),
      Q => sel0(0),
      R => '0'
    );
\data_in_singleToFix_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(24),
      Q => sel0(1),
      R => '0'
    );
\data_in_singleToFix_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(25),
      Q => sel0(2),
      R => '0'
    );
\data_in_singleToFix_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(26),
      Q => sel0(3),
      R => '0'
    );
\data_in_singleToFix_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(27),
      Q => sel0(4),
      R => '0'
    );
\data_in_singleToFix_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(28),
      Q => sel0(5),
      R => '0'
    );
\data_in_singleToFix_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(29),
      Q => sel0(6),
      R => '0'
    );
\data_in_singleToFix_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(2),
      Q => data1(2),
      R => '0'
    );
\data_in_singleToFix_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(30),
      Q => sel0(7),
      R => '0'
    );
\data_in_singleToFix_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(3),
      Q => data1(3),
      R => '0'
    );
\data_in_singleToFix_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(4),
      Q => data1(4),
      R => '0'
    );
\data_in_singleToFix_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(5),
      Q => data1(5),
      R => '0'
    );
\data_in_singleToFix_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(6),
      Q => data1(6),
      R => '0'
    );
\data_in_singleToFix_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(7),
      Q => data1(7),
      R => '0'
    );
\data_in_singleToFix_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(8),
      Q => data1(8),
      R => '0'
    );
\data_in_singleToFix_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_in_singleToFix[30]_i_1__1_n_0\,
      D => \y0_single__0\(9),
      Q => data1(9),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(13)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(4)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(2)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(12)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(11)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(10)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(9)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(8)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(7)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(6)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => x_single(5)
    );
\i__carry__1_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => singleToFix_inst_n_75,
      CO(3) => \i__carry__1_i_22_n_0\,
      CO(2) => \i__carry__1_i_22_n_1\,
      CO(1) => \i__carry__1_i_22_n_2\,
      CO(0) => \i__carry__1_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(7 downto 4),
      S(3) => \i__carry__1_i_44_n_0\,
      S(2) => \i__carry__1_i_45_n_0\,
      S(1) => \i__carry__1_i_46_n_0\,
      S(0) => \i__carry__1_i_47_n_0\
    );
\i__carry__1_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_22_n_0\,
      CO(3) => \i__carry__1_i_23_n_0\,
      CO(2) => \i__carry__1_i_23_n_1\,
      CO(1) => \i__carry__1_i_23_n_2\,
      CO(0) => \i__carry__1_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(11 downto 8),
      S(3) => \i__carry__1_i_48_n_0\,
      S(2) => \i__carry__1_i_49_n_0\,
      S(1) => \i__carry__1_i_50_n_0\,
      S(0) => \i__carry__1_i_51_n_0\
    );
\i__carry__1_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_23_n_0\,
      CO(3) => \i__carry__1_i_39_n_0\,
      CO(2) => \i__carry__1_i_39_n_1\,
      CO(1) => \i__carry__1_i_39_n_2\,
      CO(0) => \i__carry__1_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(15 downto 12),
      S(3) => \i__carry__1_i_56_n_0\,
      S(2) => \i__carry__1_i_57_n_0\,
      S(1) => \i__carry__1_i_58_n_0\,
      S(0) => \i__carry__1_i_59_n_0\
    );
\i__carry__1_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_39_n_0\,
      CO(3) => \i__carry__1_i_40_n_0\,
      CO(2) => \i__carry__1_i_40_n_1\,
      CO(1) => \i__carry__1_i_40_n_2\,
      CO(0) => \i__carry__1_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(19 downto 16),
      S(3) => \i__carry__1_i_60_n_0\,
      S(2) => \i__carry__1_i_61_n_0\,
      S(1) => \i__carry__1_i_62_n_0\,
      S(0) => \i__carry__1_i_63_n_0\
    );
\i__carry__1_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_40_n_0\,
      CO(3) => \i__carry__1_i_41_n_0\,
      CO(2) => \i__carry__1_i_41_n_1\,
      CO(1) => \i__carry__1_i_41_n_2\,
      CO(0) => \i__carry__1_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(23 downto 20),
      S(3) => \i__carry__1_i_64_n_0\,
      S(2) => \i__carry__1_i_65_n_0\,
      S(1) => \i__carry__1_i_66_n_0\,
      S(0) => \i__carry__1_i_67_n_0\
    );
\i__carry__1_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_41_n_0\,
      CO(3) => \i__carry__1_i_42_n_0\,
      CO(2) => \i__carry__1_i_42_n_1\,
      CO(1) => \i__carry__1_i_42_n_2\,
      CO(0) => \i__carry__1_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(27 downto 24),
      S(3) => \i__carry__1_i_68_n_0\,
      S(2) => \i__carry__1_i_69_n_0\,
      S(1) => \i__carry__1_i_70_n_0\,
      S(0) => \i__carry__1_i_71_n_0\
    );
\i__carry__1_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => singleToFix_inst_n_7,
      I1 => singleToFix_inst_n_10,
      I2 => sel0(5),
      I3 => sel0(6),
      I4 => sel0(7),
      O => \i__carry__1_i_44_n_0\
    );
\i__carry__1_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F0FF0FFF1F0"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => singleToFix_inst_n_11,
      I4 => sel0(4),
      I5 => sel0(6),
      O => \i__carry__1_i_45_n_0\
    );
\i__carry__1_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5556AAAA"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(4),
      I5 => singleToFix_inst_n_7,
      O => \i__carry__1_i_46_n_0\
    );
\i__carry__1_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \i__carry__1_i_47_n_0\
    );
\i__carry__1_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_48_n_0\
    );
\i__carry__1_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_49_n_0\
    );
\i__carry__1_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_50_n_0\
    );
\i__carry__1_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_51_n_0\
    );
\i__carry__1_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_42_n_0\,
      CO(3) => \NLW_i__carry__1_i_52_CO_UNCONNECTED\(3),
      CO(2) => \i__carry__1_i_52_n_1\,
      CO(1) => \i__carry__1_i_52_n_2\,
      CO(0) => \i__carry__1_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fixed_point_value5(31 downto 28),
      S(3) => \i__carry__1_i_72_n_0\,
      S(2) => \i__carry__1_i_73_n_0\,
      S(1) => \i__carry__1_i_74_n_0\,
      S(0) => \i__carry__1_i_75_n_0\
    );
\i__carry__1_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_56_n_0\
    );
\i__carry__1_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_57_n_0\
    );
\i__carry__1_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_58_n_0\
    );
\i__carry__1_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_59_n_0\
    );
\i__carry__1_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_60_n_0\
    );
\i__carry__1_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_61_n_0\
    );
\i__carry__1_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_62_n_0\
    );
\i__carry__1_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_63_n_0\
    );
\i__carry__1_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_64_n_0\
    );
\i__carry__1_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_65_n_0\
    );
\i__carry__1_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_66_n_0\
    );
\i__carry__1_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_67_n_0\
    );
\i__carry__1_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_68_n_0\
    );
\i__carry__1_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_69_n_0\
    );
\i__carry__1_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_70_n_0\
    );
\i__carry__1_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_71_n_0\
    );
\i__carry__1_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_72_n_0\
    );
\i__carry__1_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_73_n_0\
    );
\i__carry__1_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_74_n_0\
    );
\i__carry__1_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => singleToFix_inst_n_5,
      O => \i__carry__1_i_75_n_0\
    );
newt_raph_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_newtonRaphson__parameterized1\
     port map (
      A1_0 => singleToFix_inst_n_5,
      A1_1 => singleToFix_inst_n_41,
      A1_i_19 => singleToFix_inst_n_39,
      A1_i_19_0 => singleToFix_inst_n_47,
      A1_i_19_1 => singleToFix_inst_n_66,
      A1_i_19_2 => singleToFix_inst_n_64,
      A1_i_20 => singleToFix_inst_n_4,
      A1_i_20_0 => singleToFix_inst_n_13,
      A1_i_20_1 => singleToFix_inst_n_12,
      A1_i_26 => singleToFix_inst_n_44,
      A1_i_30_0 => singleToFix_inst_n_6,
      \A1_i_33__1\ => singleToFix_inst_n_16,
      A1_i_37 => singleToFix_inst_n_15,
      A1_i_40 => singleToFix_inst_n_38,
      A1_i_40_0 => singleToFix_inst_n_42,
      A1_i_40_1 => singleToFix_inst_n_33,
      A1_i_40_2 => singleToFix_inst_n_40,
      A1_i_41 => singleToFix_inst_n_43,
      A1_i_45 => singleToFix_inst_n_67,
      A1_i_45_0 => singleToFix_inst_n_68,
      A1_i_45_1 => singleToFix_inst_n_71,
      A1_i_45_2 => singleToFix_inst_n_70,
      A1_i_48 => singleToFix_inst_n_29,
      A1_i_48_0 => singleToFix_inst_n_59,
      A1_i_48_1 => singleToFix_inst_n_57,
      A1_i_48_2 => singleToFix_inst_n_60,
      A1_i_48_3 => singleToFix_inst_n_58,
      A1_i_49 => singleToFix_inst_n_46,
      A1_i_49_0 => singleToFix_inst_n_35,
      A1_i_49_1 => singleToFix_inst_n_45,
      A1_i_49_2 => singleToFix_inst_n_53,
      A1_i_49_3 => singleToFix_inst_n_8,
      A1_i_49_4 => singleToFix_inst_n_62,
      A1_i_49_5 => singleToFix_inst_n_52,
      A1_i_54 => singleToFix_inst_n_14,
      A1_i_55_0(30 downto 23) => sel0(7 downto 0),
      A1_i_55_0(22 downto 0) => data1(22 downto 0),
      A1_i_55_1 => singleToFix_inst_n_10,
      A1_i_63_0 => singleToFix_inst_n_74,
      A1_i_77_0 => singleToFix_inst_n_9,
      A1_i_77_1 => singleToFix_inst_n_72,
      A1_i_77_2 => singleToFix_inst_n_73,
      A1_i_78_0 => singleToFix_inst_n_7,
      B(9 downto 0) => y0_fix(9 downto 0),
      D(2) => \FSM_onehot_state[3]_i_1_n_0\,
      D(1) => \FSM_onehot_state[2]_i_1_n_0\,
      D(0) => \FSM_onehot_state[0]_i_1_n_0\,
      \FSM_onehot_state_reg[3]_0\(3) => newt_raph_inst_n_0,
      \FSM_onehot_state_reg[3]_0\(2) => y_temp,
      \FSM_onehot_state_reg[3]_0\(1) => A,
      \FSM_onehot_state_reg[3]_0\(0) => newt_raph_inst_n_3,
      \FSM_sequential_state_reg[0]\ => newt_raph_inst_n_8,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_1\ => ready_in_reg_n_0,
      \FSM_sequential_state_reg[1]\ => newt_raph_inst_n_54,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state_reg[1]_0\,
      Q(0) => Q(0),
      S(2) => newt_raph_inst_n_51,
      S(1) => newt_raph_inst_n_52,
      S(0) => newt_raph_inst_n_53,
      \data_in_singleToFix_reg[10]\ => newt_raph_inst_n_33,
      \data_in_singleToFix_reg[11]\ => newt_raph_inst_n_26,
      \data_in_singleToFix_reg[12]\ => newt_raph_inst_n_32,
      \data_in_singleToFix_reg[13]\ => newt_raph_inst_n_25,
      \data_in_singleToFix_reg[14]\ => newt_raph_inst_n_31,
      \data_in_singleToFix_reg[17]\ => newt_raph_inst_n_35,
      \data_in_singleToFix_reg[17]_0\ => newt_raph_inst_n_36,
      \data_in_singleToFix_reg[17]_1\ => newt_raph_inst_n_42,
      \data_in_singleToFix_reg[18]\ => newt_raph_inst_n_43,
      \data_in_singleToFix_reg[18]_0\ => newt_raph_inst_n_44,
      \data_in_singleToFix_reg[19]\ => newt_raph_inst_n_45,
      \data_in_singleToFix_reg[19]_0\ => newt_raph_inst_n_46,
      \data_in_singleToFix_reg[19]_1\ => newt_raph_inst_n_47,
      \data_in_singleToFix_reg[20]\ => newt_raph_inst_n_48,
      \data_in_singleToFix_reg[21]\ => newt_raph_inst_n_37,
      \data_in_singleToFix_reg[21]_0\ => newt_raph_inst_n_50,
      \data_in_singleToFix_reg[22]\ => newt_raph_inst_n_40,
      \data_in_singleToFix_reg[23]\ => newt_raph_inst_n_9,
      \data_in_singleToFix_reg[23]_0\ => newt_raph_inst_n_10,
      \data_in_singleToFix_reg[24]\ => newt_raph_inst_n_4,
      \data_in_singleToFix_reg[24]_0\ => newt_raph_inst_n_11,
      \data_in_singleToFix_reg[24]_1\ => newt_raph_inst_n_20,
      \data_in_singleToFix_reg[24]_2\ => newt_raph_inst_n_21,
      \data_in_singleToFix_reg[24]_3\ => newt_raph_inst_n_22,
      \data_in_singleToFix_reg[24]_4\ => newt_raph_inst_n_27,
      \data_in_singleToFix_reg[24]_5\ => newt_raph_inst_n_28,
      \data_in_singleToFix_reg[24]_6\ => newt_raph_inst_n_29,
      \data_in_singleToFix_reg[24]_7\ => newt_raph_inst_n_30,
      \data_in_singleToFix_reg[24]_8\ => newt_raph_inst_n_41,
      \data_in_singleToFix_reg[24]_9\ => newt_raph_inst_n_49,
      \data_in_singleToFix_reg[25]\ => newt_raph_inst_n_23,
      \data_in_singleToFix_reg[26]\ => newt_raph_inst_n_5,
      \data_in_singleToFix_reg[26]_0\ => newt_raph_inst_n_6,
      \data_in_singleToFix_reg[26]_1\ => newt_raph_inst_n_24,
      \data_in_singleToFix_reg[8]\ => newt_raph_inst_n_34,
      fixed_point_value(7 downto 0) => fixed_point_value(31 downto 24),
      \fixed_point_value0_inferred__1/i__carry__6\ => singleToFix_inst_n_17,
      \fixed_point_value0_inferred__1/i__carry__6_0\ => singleToFix_inst_n_28,
      \fixed_point_value0_inferred__1/i__carry__6_1\ => singleToFix_inst_n_51,
      \fixed_point_value0_inferred__1/i__carry__6_2\ => singleToFix_inst_n_56,
      fixed_point_value5(27 downto 26) => fixed_point_value5(31 downto 30),
      fixed_point_value5(25) => fixed_point_value5(28),
      fixed_point_value5(24) => fixed_point_value5(26),
      fixed_point_value5(23 downto 7) => fixed_point_value5(24 downto 8),
      fixed_point_value5(6 downto 0) => fixed_point_value5(6 downto 0),
      \i__carry__1_i_53_0\ => newt_raph_inst_n_39,
      \i__carry__1_i_54_0\ => newt_raph_inst_n_38,
      \i__carry__2_i_19\ => singleToFix_inst_n_49,
      \i__carry__2_i_19_0\ => singleToFix_inst_n_48,
      \i__carry__2_i_2\ => singleToFix_inst_n_69,
      \i__carry__2_i_20\ => singleToFix_inst_n_65,
      \i__carry__3_i_3__1\ => singleToFix_inst_n_37,
      \i__carry__3_i_3__1_0\ => singleToFix_inst_n_36,
      \i__carry__4_i_11\ => singleToFix_inst_n_31,
      \i__carry__4_i_11_0\ => singleToFix_inst_n_32,
      \i__carry__4_i_14\ => singleToFix_inst_n_54,
      \i__carry__4_i_14_0\ => singleToFix_inst_n_55,
      \i__carry__4_i_14_1\ => singleToFix_inst_n_61,
      \i__carry__4_i_9\ => singleToFix_inst_n_63,
      \i__carry__5_i_19\ => singleToFix_inst_n_30,
      \i__carry__5_i_3\ => singleToFix_inst_n_34,
      \i__carry__5_i_3_0\ => singleToFix_inst_n_50,
      q_mag_sqr_rounded(8 downto 0) => q_mag_sqr_rounded(8 downto 0),
      rst_n_madgwick => rst_n_madgwick,
      s_axi_aclk => s_axi_aclk,
      \start_newt_raph__0\ => \start_newt_raph__0\,
      state(2 downto 0) => state(2 downto 0),
      valid_in_invSqrtQuatNorm_reg => newt_raph_inst_n_7,
      y_rounded(9 downto 0) => y_rounded(9 downto 0),
      y_temp1_0 => y_temp1
    );
q_z_norm_rounded_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => state(1),
      O => \FSM_sequential_state_reg[2]_0\
    );
ready_in_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD01"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => ready_in_reg_n_0,
      O => ready_in_i_1_n_0
    );
ready_in_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ready_in_i_1_n_0,
      Q => ready_in_reg_n_0,
      R => y_temp1
    );
singleToFix_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_singleToFix__parameterized1\
     port map (
      A1 => newt_raph_inst_n_10,
      A1_0 => newt_raph_inst_n_11,
      A1_1 => newt_raph_inst_n_9,
      A1_2 => newt_raph_inst_n_36,
      A1_3 => newt_raph_inst_n_24,
      A1_4 => newt_raph_inst_n_23,
      A1_i_16_0 => newt_raph_inst_n_50,
      A1_i_16_1 => newt_raph_inst_n_48,
      A1_i_16_2 => newt_raph_inst_n_47,
      A1_i_16_3 => newt_raph_inst_n_46,
      A1_i_17_0 => newt_raph_inst_n_41,
      A1_i_17_1 => newt_raph_inst_n_37,
      A1_i_18_0(7 downto 0) => fixed_point_value(31 downto 24),
      A1_i_18_1 => newt_raph_inst_n_35,
      A1_i_20_0 => newt_raph_inst_n_42,
      A1_i_20_1 => newt_raph_inst_n_44,
      A1_i_38_0 => newt_raph_inst_n_28,
      A1_i_41_0 => newt_raph_inst_n_30,
      A1_i_42_0 => newt_raph_inst_n_21,
      A1_i_51 => newt_raph_inst_n_27,
      A1_i_52 => newt_raph_inst_n_39,
      A1_i_52_0 => newt_raph_inst_n_38,
      A1_i_62 => newt_raph_inst_n_25,
      A1_i_70 => newt_raph_inst_n_31,
      A1_i_70_0 => newt_raph_inst_n_32,
      A1_i_71 => newt_raph_inst_n_26,
      A1_i_72 => newt_raph_inst_n_33,
      A1_i_72_0 => newt_raph_inst_n_34,
      A1_i_81(11) => fixed_point_value5(29),
      A1_i_81(10 downto 8) => fixed_point_value5(27 downto 25),
      A1_i_81(7) => fixed_point_value5(22),
      A1_i_81(6) => fixed_point_value5(17),
      A1_i_81(5) => fixed_point_value5(12),
      A1_i_81(4) => fixed_point_value5(10),
      A1_i_81(3 downto 0) => fixed_point_value5(7 downto 4),
      B(9 downto 0) => y0_fix(9 downto 0),
      CO(0) => singleToFix_inst_n_75,
      Q(30 downto 23) => sel0(7 downto 0),
      Q(22 downto 0) => data1(22 downto 0),
      S(2) => newt_raph_inst_n_51,
      S(1) => newt_raph_inst_n_52,
      S(0) => newt_raph_inst_n_53,
      \data_in_singleToFix_reg[0]\ => singleToFix_inst_n_6,
      \data_in_singleToFix_reg[10]\ => singleToFix_inst_n_41,
      \data_in_singleToFix_reg[12]\ => singleToFix_inst_n_71,
      \data_in_singleToFix_reg[14]\ => singleToFix_inst_n_70,
      \data_in_singleToFix_reg[15]\ => singleToFix_inst_n_50,
      \data_in_singleToFix_reg[15]_0\ => singleToFix_inst_n_68,
      \data_in_singleToFix_reg[16]\ => singleToFix_inst_n_13,
      \data_in_singleToFix_reg[16]_0\ => singleToFix_inst_n_55,
      \data_in_singleToFix_reg[17]\ => singleToFix_inst_n_12,
      \data_in_singleToFix_reg[17]_0\ => singleToFix_inst_n_14,
      \data_in_singleToFix_reg[17]_1\ => singleToFix_inst_n_34,
      \data_in_singleToFix_reg[17]_2\ => singleToFix_inst_n_67,
      \data_in_singleToFix_reg[18]\ => singleToFix_inst_n_15,
      \data_in_singleToFix_reg[18]_0\ => singleToFix_inst_n_54,
      \data_in_singleToFix_reg[19]\ => singleToFix_inst_n_16,
      \data_in_singleToFix_reg[19]_0\ => singleToFix_inst_n_32,
      \data_in_singleToFix_reg[20]\ => singleToFix_inst_n_61,
      \data_in_singleToFix_reg[21]\ => singleToFix_inst_n_31,
      \data_in_singleToFix_reg[21]_0\ => singleToFix_inst_n_43,
      \data_in_singleToFix_reg[22]\ => singleToFix_inst_n_62,
      \data_in_singleToFix_reg[22]_0\ => singleToFix_inst_n_63,
      \data_in_singleToFix_reg[23]\ => singleToFix_inst_n_7,
      \data_in_singleToFix_reg[23]_0\ => singleToFix_inst_n_29,
      \data_in_singleToFix_reg[23]_1\ => singleToFix_inst_n_35,
      \data_in_singleToFix_reg[24]\ => singleToFix_inst_n_8,
      \data_in_singleToFix_reg[24]_0\ => singleToFix_inst_n_28,
      \data_in_singleToFix_reg[24]_1\ => singleToFix_inst_n_33,
      \data_in_singleToFix_reg[24]_10\ => singleToFix_inst_n_47,
      \data_in_singleToFix_reg[24]_11\ => singleToFix_inst_n_51,
      \data_in_singleToFix_reg[24]_12\ => singleToFix_inst_n_52,
      \data_in_singleToFix_reg[24]_13\ => singleToFix_inst_n_53,
      \data_in_singleToFix_reg[24]_14\ => singleToFix_inst_n_56,
      \data_in_singleToFix_reg[24]_15\ => singleToFix_inst_n_57,
      \data_in_singleToFix_reg[24]_16\ => singleToFix_inst_n_58,
      \data_in_singleToFix_reg[24]_17\ => singleToFix_inst_n_59,
      \data_in_singleToFix_reg[24]_18\ => singleToFix_inst_n_60,
      \data_in_singleToFix_reg[24]_19\ => singleToFix_inst_n_64,
      \data_in_singleToFix_reg[24]_2\ => singleToFix_inst_n_36,
      \data_in_singleToFix_reg[24]_20\ => singleToFix_inst_n_66,
      \data_in_singleToFix_reg[24]_21\ => singleToFix_inst_n_69,
      \data_in_singleToFix_reg[24]_22\ => singleToFix_inst_n_72,
      \data_in_singleToFix_reg[24]_3\ => singleToFix_inst_n_37,
      \data_in_singleToFix_reg[24]_4\ => singleToFix_inst_n_38,
      \data_in_singleToFix_reg[24]_5\ => singleToFix_inst_n_40,
      \data_in_singleToFix_reg[24]_6\ => singleToFix_inst_n_42,
      \data_in_singleToFix_reg[24]_7\ => singleToFix_inst_n_44,
      \data_in_singleToFix_reg[24]_8\ => singleToFix_inst_n_45,
      \data_in_singleToFix_reg[24]_9\ => singleToFix_inst_n_46,
      \data_in_singleToFix_reg[25]\ => singleToFix_inst_n_39,
      \data_in_singleToFix_reg[26]\ => singleToFix_inst_n_11,
      \data_in_singleToFix_reg[27]\ => singleToFix_inst_n_10,
      \data_in_singleToFix_reg[29]\ => singleToFix_inst_n_5,
      \data_in_singleToFix_reg[29]_0\ => singleToFix_inst_n_9,
      \data_in_singleToFix_reg[29]_1\ => singleToFix_inst_n_17,
      \data_in_singleToFix_reg[29]_2\ => singleToFix_inst_n_30,
      \data_in_singleToFix_reg[29]_3\ => singleToFix_inst_n_73,
      \data_in_singleToFix_reg[6]\ => singleToFix_inst_n_65,
      \data_in_singleToFix_reg[7]\ => singleToFix_inst_n_48,
      \data_in_singleToFix_reg[9]\ => singleToFix_inst_n_49,
      \fixed_point_value0_inferred__1/i__carry__2_0\ => newt_raph_inst_n_43,
      \fixed_point_value0_inferred__1/i__carry__3_0\ => newt_raph_inst_n_45,
      \fixed_point_value0_inferred__1/i__carry__4_0\ => newt_raph_inst_n_40,
      \fixed_point_value0_inferred__1/i__carry__4_1\ => newt_raph_inst_n_49,
      \fixed_point_value0_inferred__1/i__carry__5_0\ => newt_raph_inst_n_5,
      \fixed_point_value0_inferred__1/i__carry__5_1\ => newt_raph_inst_n_22,
      fixed_point_value5(3 downto 0) => fixed_point_value5(3 downto 0),
      \i__carry__1_i_12_0\ => newt_raph_inst_n_4,
      \i__carry__1_i_12_1\ => newt_raph_inst_n_6,
      \i__carry__1_i_22\ => singleToFix_inst_n_74,
      \i__carry__1_i_25\ => singleToFix_inst_n_4,
      \i__carry__2_i_11_0\ => newt_raph_inst_n_20,
      \i__carry__2_i_13_0\ => newt_raph_inst_n_29
    );
start_newt_raph_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => newt_raph_inst_n_54,
      Q => \start_newt_raph__0\,
      R => y_temp1
    );
valid_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE4000"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => valid_out_reg_n_0,
      O => valid_out_i_1_n_0
    );
valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => valid_out_i_1_n_0,
      Q => valid_out_reg_n_0,
      R => y_temp1
    );
x_single_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => p_0_in4_in,
      I4 => p_0_in6_in,
      O => x_single(30)
    );
x_single_inferred_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in6_in,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      I4 => x_single_inferred_i_23_n_0,
      O => x_single(18)
    );
x_single_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[3]\,
      I1 => p_0_in6_in,
      I2 => x_single_inferred_i_24_n_0,
      O => x_single(17)
    );
x_single_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in6_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      I4 => \p_0_in__0\(9),
      I5 => p_0_in4_in,
      O => x_single(16)
    );
x_single_inferred_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[1]\,
      I1 => p_0_in6_in,
      I2 => \p_0_in__0\(9),
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      O => x_single(15)
    );
x_single_inferred_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(9),
      I1 => p_0_in6_in,
      O => x_single(14)
    );
x_single_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[2]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \p_0_in__0\(9),
      I4 => \data_in_fixToSingle_reg_n_0_[3]\,
      I5 => p_0_in2_in,
      O => x_single_inferred_i_15_n_0
    );
x_single_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \data_in_fixToSingle_reg_n_0_[3]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[2]\,
      I4 => p_0_in1_in,
      I5 => p_0_in3_in,
      O => x_single_inferred_i_16_n_0
    );
x_single_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAABA"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[2]\,
      I2 => \p_0_in__0\(9),
      I3 => \data_in_fixToSingle_reg_n_0_[1]\,
      I4 => \data_in_fixToSingle_reg_n_0_[3]\,
      I5 => p_0_in2_in,
      O => x_single_inferred_i_17_n_0
    );
x_single_inferred_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[2]\,
      I2 => \p_0_in__0\(9),
      I3 => \data_in_fixToSingle_reg_n_0_[1]\,
      I4 => \data_in_fixToSingle_reg_n_0_[3]\,
      I5 => p_0_in2_in,
      O => x_single_inferred_i_18_n_0
    );
x_single_inferred_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9C9D8C8D9C8D8C8"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in1_in,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => \data_in_fixToSingle_reg_n_0_[2]\,
      I4 => \data_in_fixToSingle_reg_n_0_[1]\,
      I5 => \p_0_in__0\(9),
      O => x_single_inferred_i_19_n_0
    );
x_single_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => p_0_in3_in,
      I2 => x_single_inferred_i_15_n_0,
      I3 => p_0_in4_in,
      I4 => p_0_in6_in,
      O => x_single(26)
    );
x_single_inferred_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4545EFEA4040"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => p_0_in2_in,
      I2 => p_0_in4_in,
      I3 => p_0_in1_in,
      I4 => p_0_in3_in,
      I5 => x_single_inferred_i_25_n_0,
      O => x_single_inferred_i_20_n_0
    );
x_single_inferred_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in4_in,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => p_0_in3_in,
      I4 => x_single_inferred_i_26_n_0,
      O => x_single_inferred_i_21_n_0
    );
x_single_inferred_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => \data_in_fixToSingle_reg_n_0_[3]\,
      I3 => p_0_in4_in,
      I4 => x_single_inferred_i_27_n_0,
      O => x_single_inferred_i_22_n_0
    );
x_single_inferred_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in4_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in3_in,
      I4 => \p_0_in__0\(9),
      I5 => p_0_in2_in,
      O => x_single_inferred_i_23_n_0
    );
x_single_inferred_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in4_in,
      I4 => \p_0_in__0\(9),
      I5 => p_0_in3_in,
      O => x_single_inferred_i_24_n_0
    );
x_single_inferred_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE55FE44BA00BA00"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in1_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => \data_in_fixToSingle_reg_n_0_[3]\,
      I4 => \p_0_in__0\(9),
      I5 => \data_in_fixToSingle_reg_n_0_[2]\,
      O => x_single_inferred_i_25_n_0
    );
x_single_inferred_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in2_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in1_in,
      I4 => \p_0_in__0\(9),
      I5 => \data_in_fixToSingle_reg_n_0_[3]\,
      O => x_single_inferred_i_26_n_0
    );
x_single_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[2]\,
      I1 => p_0_in3_in,
      I2 => \data_in_fixToSingle_reg_n_0_[1]\,
      I3 => p_0_in2_in,
      I4 => \p_0_in__0\(9),
      I5 => p_0_in1_in,
      O => x_single_inferred_i_27_n_0
    );
x_single_inferred_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => x_single_inferred_i_16_n_0,
      I2 => p_0_in4_in,
      I3 => p_0_in6_in,
      O => x_single(25)
    );
x_single_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFBA"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => p_0_in3_in,
      I2 => x_single_inferred_i_17_n_0,
      I3 => p_0_in4_in,
      I4 => p_0_in6_in,
      O => x_single(24)
    );
x_single_inferred_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAFE"
    )
        port map (
      I0 => \data_in_fixToSingle_reg_n_0_[8]\,
      I1 => p_0_in3_in,
      I2 => x_single_inferred_i_18_n_0,
      I3 => p_0_in4_in,
      I4 => p_0_in6_in,
      O => x_single(23)
    );
x_single_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9D8C9C9D9D8C8C8"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \data_in_fixToSingle_reg_n_0_[8]\,
      I2 => p_0_in4_in,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => x_single_inferred_i_19_n_0,
      O => x_single(22)
    );
x_single_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in6_in,
      I2 => x_single_inferred_i_20_n_0,
      O => x_single(21)
    );
x_single_inferred_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in6_in,
      I2 => p_0_in2_in,
      I3 => \data_in_fixToSingle_reg_n_0_[8]\,
      I4 => x_single_inferred_i_21_n_0,
      O => x_single(20)
    );
x_single_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_0_in6_in,
      I2 => x_single_inferred_i_22_n_0,
      O => x_single(19)
    );
x_single_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_single(26),
      O => x_single(29)
    );
\x_single_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_single(26),
      O => x_single(28)
    );
\x_single_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_single(26),
      O => x_single(27)
    );
\y0_single[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(1),
      O => \y0_single[0]_i_1_n_0\
    );
\y0_single[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(12),
      O => \y0_single[11]_i_2_n_0\
    );
\y0_single[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(9),
      O => \y0_single[11]_i_3_n_0\
    );
\y0_single[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(11),
      O => \y0_single[11]_i_4_n_0\
    );
\y0_single[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(10),
      O => \y0_single[11]_i_5_n_0\
    );
\y0_single[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(15),
      O => \y0_single[15]_i_2_n_0\
    );
\y0_single[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(13),
      O => \y0_single[15]_i_3_n_0\
    );
\y0_single[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(16),
      O => \y0_single[15]_i_4_n_0\
    );
\y0_single[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(14),
      O => \y0_single[15]_i_5_n_0\
    );
\y0_single[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(19),
      O => \y0_single[19]_i_2_n_0\
    );
\y0_single[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(18),
      O => \y0_single[19]_i_3_n_0\
    );
\y0_single[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(17),
      O => \y0_single[19]_i_4_n_0\
    );
\y0_single[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(20),
      O => \y0_single[19]_i_5_n_0\
    );
\y0_single[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(2),
      O => \y0_single[1]_i_1_n_0\
    );
\y0_single[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(22),
      O => \y0_single[23]_i_2_n_0\
    );
\y0_single[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(21),
      O => \y0_single[23]_i_3_n_0\
    );
\y0_single[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(24),
      O => \y0_single[23]_i_4_n_0\
    );
\y0_single[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(23),
      O => \y0_single[23]_i_5_n_0\
    );
\y0_single[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(28),
      O => \y0_single[27]_i_2_n_0\
    );
\y0_single[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(27),
      O => \y0_single[27]_i_3_n_0\
    );
\y0_single[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(26),
      O => \y0_single[27]_i_4_n_0\
    );
\y0_single[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(25),
      O => \y0_single[27]_i_5_n_0\
    );
\y0_single[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(3),
      O => \y0_single[2]_i_1_n_0\
    );
\y0_single[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => y0_single
    );
\y0_single[30]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(29),
      O => \y0_single[30]_i_3_n_0\
    );
\y0_single[30]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(30),
      O => \y0_single[30]_i_4_n_0\
    );
\y0_single[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(4),
      O => \y0_single[3]_i_1_n_0\
    );
\y0_single[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(8),
      O => \y0_single[7]_i_2_n_0\
    );
\y0_single[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(7),
      O => \y0_single[7]_i_3_n_0\
    );
\y0_single[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(6),
      O => \y0_single[7]_i_4_n_0\
    );
\y0_single[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_single(5),
      O => \y0_single[7]_i_5_n_0\
    );
\y0_single_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[0]_i_1_n_0\,
      Q => \y0_single__0\(0),
      R => y_temp1
    );
\y0_single_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(10),
      Q => \y0_single__0\(10),
      R => y_temp1
    );
\y0_single_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(11),
      Q => \y0_single__0\(11),
      R => y_temp1
    );
\y0_single_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[7]_i_1_n_0\,
      CO(3) => \y0_single_reg[11]_i_1_n_0\,
      CO(2) => \y0_single_reg[11]_i_1_n_1\,
      CO(1) => \y0_single_reg[11]_i_1_n_2\,
      CO(0) => \y0_single_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_single[11]_i_2_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \y0_single[11]_i_3_n_0\,
      O(3 downto 0) => y0_single0(11 downto 8),
      S(3) => x_single(12),
      S(2) => \y0_single[11]_i_4_n_0\,
      S(1) => \y0_single[11]_i_5_n_0\,
      S(0) => x_single(9)
    );
\y0_single_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(12),
      Q => \y0_single__0\(12),
      R => y_temp1
    );
\y0_single_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(13),
      Q => \y0_single__0\(13),
      R => y_temp1
    );
\y0_single_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(14),
      Q => \y0_single__0\(14),
      R => y_temp1
    );
\y0_single_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(15),
      Q => \y0_single__0\(15),
      R => y_temp1
    );
\y0_single_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[11]_i_1_n_0\,
      CO(3) => \y0_single_reg[15]_i_1_n_0\,
      CO(2) => \y0_single_reg[15]_i_1_n_1\,
      CO(1) => \y0_single_reg[15]_i_1_n_2\,
      CO(0) => \y0_single_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y0_single[15]_i_2_n_0\,
      DI(1) => '0',
      DI(0) => \y0_single[15]_i_3_n_0\,
      O(3 downto 0) => y0_single0(15 downto 12),
      S(3) => \y0_single[15]_i_4_n_0\,
      S(2) => x_single(15),
      S(1) => \y0_single[15]_i_5_n_0\,
      S(0) => x_single(13)
    );
\y0_single_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(16),
      Q => \y0_single__0\(16),
      R => y_temp1
    );
\y0_single_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(17),
      Q => \y0_single__0\(17),
      R => y_temp1
    );
\y0_single_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(18),
      Q => \y0_single__0\(18),
      R => y_temp1
    );
\y0_single_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(19),
      Q => \y0_single__0\(19),
      R => y_temp1
    );
\y0_single_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[15]_i_1_n_0\,
      CO(3) => \y0_single_reg[19]_i_1_n_0\,
      CO(2) => \y0_single_reg[19]_i_1_n_1\,
      CO(1) => \y0_single_reg[19]_i_1_n_2\,
      CO(0) => \y0_single_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y0_single[19]_i_2_n_0\,
      DI(1) => \y0_single[19]_i_3_n_0\,
      DI(0) => \y0_single[19]_i_4_n_0\,
      O(3 downto 0) => y0_single0(19 downto 16),
      S(3) => \y0_single[19]_i_5_n_0\,
      S(2 downto 0) => x_single(19 downto 17)
    );
\y0_single_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[1]_i_1_n_0\,
      Q => \y0_single__0\(1),
      R => y_temp1
    );
\y0_single_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(20),
      Q => \y0_single__0\(20),
      R => y_temp1
    );
\y0_single_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(21),
      Q => \y0_single__0\(21),
      R => y_temp1
    );
\y0_single_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(22),
      Q => \y0_single__0\(22),
      R => y_temp1
    );
\y0_single_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(23),
      Q => \y0_single__0\(23),
      R => y_temp1
    );
\y0_single_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[19]_i_1_n_0\,
      CO(3) => \y0_single_reg[23]_i_1_n_0\,
      CO(2) => \y0_single_reg[23]_i_1_n_1\,
      CO(1) => \y0_single_reg[23]_i_1_n_2\,
      CO(0) => \y0_single_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \y0_single[23]_i_2_n_0\,
      DI(0) => \y0_single[23]_i_3_n_0\,
      O(3 downto 0) => y0_single0(23 downto 20),
      S(3) => \y0_single[23]_i_4_n_0\,
      S(2) => \y0_single[23]_i_5_n_0\,
      S(1 downto 0) => x_single(22 downto 21)
    );
\y0_single_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(24),
      Q => \y0_single__0\(24),
      R => y_temp1
    );
\y0_single_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(25),
      Q => \y0_single__0\(25),
      R => y_temp1
    );
\y0_single_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(26),
      Q => \y0_single__0\(26),
      R => y_temp1
    );
\y0_single_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(27),
      Q => \y0_single__0\(27),
      R => y_temp1
    );
\y0_single_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[23]_i_1_n_0\,
      CO(3) => \y0_single_reg[27]_i_1_n_0\,
      CO(2) => \y0_single_reg[27]_i_1_n_1\,
      CO(1) => \y0_single_reg[27]_i_1_n_2\,
      CO(0) => \y0_single_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_single[27]_i_2_n_0\,
      DI(2) => \y0_single[27]_i_3_n_0\,
      DI(1) => \y0_single[27]_i_4_n_0\,
      DI(0) => \y0_single[27]_i_5_n_0\,
      O(3 downto 0) => y0_single0(27 downto 24),
      S(3 downto 0) => x_single(28 downto 25)
    );
\y0_single_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(28),
      Q => \y0_single__0\(28),
      R => y_temp1
    );
\y0_single_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(29),
      Q => \y0_single__0\(29),
      R => y_temp1
    );
\y0_single_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[2]_i_1_n_0\,
      Q => \y0_single__0\(2),
      R => y_temp1
    );
\y0_single_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(30),
      Q => \y0_single__0\(30),
      R => y_temp1
    );
\y0_single_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_single_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_y0_single_reg[30]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y0_single_reg[30]_i_2_n_2\,
      CO(0) => \y0_single_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \y0_single[30]_i_3_n_0\,
      O(3) => \NLW_y0_single_reg[30]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => y0_single0(30 downto 28),
      S(3) => '0',
      S(2) => x_single(31),
      S(1) => \y0_single[30]_i_4_n_0\,
      S(0) => x_single(29)
    );
\y0_single_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => \y0_single[3]_i_1_n_0\,
      Q => \y0_single__0\(3),
      R => y_temp1
    );
\y0_single_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(4),
      Q => \y0_single__0\(4),
      R => y_temp1
    );
\y0_single_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(5),
      Q => \y0_single__0\(5),
      R => y_temp1
    );
\y0_single_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(6),
      Q => \y0_single__0\(6),
      R => y_temp1
    );
\y0_single_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(7),
      Q => \y0_single__0\(7),
      R => y_temp1
    );
\y0_single_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y0_single_reg[7]_i_1_n_0\,
      CO(2) => \y0_single_reg[7]_i_1_n_1\,
      CO(1) => \y0_single_reg[7]_i_1_n_2\,
      CO(0) => \y0_single_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y0_single[7]_i_2_n_0\,
      DI(2) => \y0_single[7]_i_3_n_0\,
      DI(1) => \y0_single[7]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => y0_single0(7 downto 4),
      S(3 downto 1) => x_single(8 downto 6),
      S(0) => \y0_single[7]_i_5_n_0\
    );
\y0_single_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(8),
      Q => \y0_single__0\(8),
      R => y_temp1
    );
\y0_single_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => y0_single,
      D => y0_single0(9),
      Q => \y0_single__0\(9),
      R => y_temp1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_madgwick is
  port (
    done_reg : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    done_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_z_norm_output_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_y_norm_output_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_x_norm_output_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    done : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start : in STD_LOGIC;
    \q_z_reg[0]\ : in STD_LOGIC;
    \q_z_reg[0]_0\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    rst_n_madgwick : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_madgwick;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_madgwick is
  signal A1_i_13_n_1 : STD_LOGIC;
  signal A1_i_13_n_2 : STD_LOGIC;
  signal A1_i_13_n_3 : STD_LOGIC;
  signal A1_i_14_n_0 : STD_LOGIC;
  signal A1_i_14_n_1 : STD_LOGIC;
  signal A1_i_14_n_2 : STD_LOGIC;
  signal A1_i_14_n_3 : STD_LOGIC;
  signal A1_i_15_n_0 : STD_LOGIC;
  signal A1_i_15_n_1 : STD_LOGIC;
  signal A1_i_15_n_2 : STD_LOGIC;
  signal A1_i_15_n_3 : STD_LOGIC;
  signal \A1_i_19__0__0_n_3\ : STD_LOGIC;
  signal \A1_i_19__0_n_3\ : STD_LOGIC;
  signal \A1_i_20__0__0_n_0\ : STD_LOGIC;
  signal \A1_i_20__0__0_n_1\ : STD_LOGIC;
  signal \A1_i_20__0__0_n_2\ : STD_LOGIC;
  signal \A1_i_20__0__0_n_3\ : STD_LOGIC;
  signal \A1_i_20__0_n_0\ : STD_LOGIC;
  signal \A1_i_20__0_n_1\ : STD_LOGIC;
  signal \A1_i_20__0_n_2\ : STD_LOGIC;
  signal \A1_i_20__0_n_3\ : STD_LOGIC;
  signal \A1_i_21__0__0_n_0\ : STD_LOGIC;
  signal \A1_i_21__0__0_n_1\ : STD_LOGIC;
  signal \A1_i_21__0__0_n_2\ : STD_LOGIC;
  signal \A1_i_21__0__0_n_3\ : STD_LOGIC;
  signal \A1_i_21__0_n_0\ : STD_LOGIC;
  signal \A1_i_21__0_n_1\ : STD_LOGIC;
  signal \A1_i_21__0_n_2\ : STD_LOGIC;
  signal \A1_i_21__0_n_3\ : STD_LOGIC;
  signal \A1_i_22__0__0_n_0\ : STD_LOGIC;
  signal \A1_i_22__0__0_n_1\ : STD_LOGIC;
  signal \A1_i_22__0__0_n_2\ : STD_LOGIC;
  signal \A1_i_22__0__0_n_3\ : STD_LOGIC;
  signal \A1_i_22__0_n_0\ : STD_LOGIC;
  signal \A1_i_22__0_n_1\ : STD_LOGIC;
  signal \A1_i_22__0_n_2\ : STD_LOGIC;
  signal \A1_i_22__0_n_3\ : STD_LOGIC;
  signal \A1_i_23__0__0_n_0\ : STD_LOGIC;
  signal \A1_i_23__0__0_n_1\ : STD_LOGIC;
  signal \A1_i_23__0__0_n_2\ : STD_LOGIC;
  signal \A1_i_23__0__0_n_3\ : STD_LOGIC;
  signal \A1_i_23__0_n_0\ : STD_LOGIC;
  signal \A1_i_23__0_n_1\ : STD_LOGIC;
  signal \A1_i_23__0_n_2\ : STD_LOGIC;
  signal \A1_i_23__0_n_3\ : STD_LOGIC;
  signal A1_i_31_n_0 : STD_LOGIC;
  signal \A1_i_45__0__0_n_0\ : STD_LOGIC;
  signal \A1_i_45__0_n_0\ : STD_LOGIC;
  signal B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B0 : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CEA2 : STD_LOGIC;
  signal CEC : STD_LOGIC;
  signal CEP : STD_LOGIC;
  signal \FSM_onehot_acc_norm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_acc_norm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_acc_norm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_acc_norm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_err_grad_norm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_err_grad_norm_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_err_grad_norm_state[6]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_err_grad_norm_state[6]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_err_grad_norm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_err_grad_norm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_err_grad_norm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_q_norm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_q_norm_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_q_norm_state[6]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_q_norm_state[6]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_q_norm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_q_norm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_q_norm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_sequential_q_dot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_q_dot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_q_dot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \a_x_norm_rounded__0\ : STD_LOGIC_VECTOR ( 20 downto 4 );
  signal a_x_norm_rounded_n_102 : STD_LOGIC;
  signal a_x_norm_rounded_n_103 : STD_LOGIC;
  signal a_x_norm_rounded_n_104 : STD_LOGIC;
  signal a_x_norm_rounded_n_105 : STD_LOGIC;
  signal a_x_norm_temp : STD_LOGIC;
  signal \a_y_norm_rounded__0\ : STD_LOGIC_VECTOR ( 20 downto 4 );
  signal a_y_norm_rounded_n_102 : STD_LOGIC;
  signal a_y_norm_rounded_n_103 : STD_LOGIC;
  signal a_y_norm_rounded_n_104 : STD_LOGIC;
  signal a_y_norm_rounded_n_105 : STD_LOGIC;
  signal \a_z_norm_rounded__0\ : STD_LOGIC_VECTOR ( 20 downto 4 );
  signal a_z_norm_rounded_n_102 : STD_LOGIC;
  signal a_z_norm_rounded_n_103 : STD_LOGIC;
  signal a_z_norm_rounded_n_104 : STD_LOGIC;
  signal a_z_norm_rounded_n_105 : STD_LOGIC;
  signal a_z_norm_rounded_n_73 : STD_LOGIC;
  signal a_z_norm_rounded_n_74 : STD_LOGIC;
  signal a_z_norm_rounded_n_75 : STD_LOGIC;
  signal a_z_norm_rounded_n_76 : STD_LOGIC;
  signal a_z_norm_rounded_n_77 : STD_LOGIC;
  signal a_z_norm_rounded_n_78 : STD_LOGIC;
  signal a_z_norm_rounded_n_79 : STD_LOGIC;
  signal a_z_norm_rounded_n_80 : STD_LOGIC;
  signal a_z_norm_rounded_n_81 : STD_LOGIC;
  signal a_z_norm_rounded_n_82 : STD_LOGIC;
  signal a_z_norm_rounded_n_83 : STD_LOGIC;
  signal a_z_norm_rounded_n_84 : STD_LOGIC;
  signal acc_norm_mag_sqr : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_100\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_101\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_102\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_103\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_104\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_105\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_69\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_70\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_71\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_72\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_73\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_74\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_75\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_76\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_77\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_78\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_79\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_80\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_81\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_82\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_83\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_84\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_85\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_86\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_87\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_88\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_89\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_90\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_91\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_92\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_93\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_94\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_95\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_96\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_97\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_98\ : STD_LOGIC;
  signal \acc_norm_mag_sqr0__0_n_99\ : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_10 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_100 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_101 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_102 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_103 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_104 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_105 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_106 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_107 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_108 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_109 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_11 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_110 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_111 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_112 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_113 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_114 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_115 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_116 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_117 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_118 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_119 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_12 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_120 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_121 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_122 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_123 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_124 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_125 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_126 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_127 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_128 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_129 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_13 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_130 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_131 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_132 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_133 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_134 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_135 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_136 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_137 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_138 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_139 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_14 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_140 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_141 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_142 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_143 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_144 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_145 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_146 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_147 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_148 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_149 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_15 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_150 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_151 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_152 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_153 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_16 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_17 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_18 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_19 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_20 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_21 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_22 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_23 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_24 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_25 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_26 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_27 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_28 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_29 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_30 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_31 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_32 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_33 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_34 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_35 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_36 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_37 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_38 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_39 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_40 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_41 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_42 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_43 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_44 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_45 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_46 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_47 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_48 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_49 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_50 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_51 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_52 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_53 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_6 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_69 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_7 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_70 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_71 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_72 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_73 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_74 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_75 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_76 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_77 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_78 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_79 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_8 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_80 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_81 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_82 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_83 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_84 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_85 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_86 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_87 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_88 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_89 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_9 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_90 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_91 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_92 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_93 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_94 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_95 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_96 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_97 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_98 : STD_LOGIC;
  signal acc_norm_mag_sqr0_n_99 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_10 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_100 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_101 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_102 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_103 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_104 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_105 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_106 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_107 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_108 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_109 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_11 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_110 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_111 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_112 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_113 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_114 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_115 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_116 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_117 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_118 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_119 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_12 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_120 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_121 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_122 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_123 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_124 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_125 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_126 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_127 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_128 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_129 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_13 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_130 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_131 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_132 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_133 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_134 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_135 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_136 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_137 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_138 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_139 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_14 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_140 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_141 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_142 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_143 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_144 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_145 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_146 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_147 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_148 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_149 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_15 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_150 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_151 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_152 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_153 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_16 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_17 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_18 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_19 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_20 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_21 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_22 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_23 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_24 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_25 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_26 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_27 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_28 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_29 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_30 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_31 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_32 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_33 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_34 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_35 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_36 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_37 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_38 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_39 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_40 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_41 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_42 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_43 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_44 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_45 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_46 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_47 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_48 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_49 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_50 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_51 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_52 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_53 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_6 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_7 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_72 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_73 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_74 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_75 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_76 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_77 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_78 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_79 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_8 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_80 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_81 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_82 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_83 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_84 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_85 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_86 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_87 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_88 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_89 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_9 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_90 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_91 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_92 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_93 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_94 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_95 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_96 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_97 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_98 : STD_LOGIC;
  signal acc_norm_mag_sqr1_n_99 : STD_LOGIC;
  signal acc_norm_mag_sqr_rounded : STD_LOGIC_VECTOR ( 35 downto 20 );
  signal acc_norm_next_state : STD_LOGIC;
  signal data_in_invSqrtAccNorm : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_invSqrtAccNorm_reg_n_0_[9]\ : STD_LOGIC;
  signal data_in_invSqrtGradErrNorm : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_invSqrtGradErrNorm_reg_n_0_[9]\ : STD_LOGIC;
  signal data_in_invSqrtQuatNorm : STD_LOGIC;
  signal \data_in_invSqrtQuatNorm_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_invSqrtQuatNorm_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_invSqrtQuatNorm_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_invSqrtQuatNorm_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_invSqrtQuatNorm_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_invSqrtQuatNorm_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_invSqrtQuatNorm_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_invSqrtQuatNorm_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_invSqrtQuatNorm_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_invSqrtQuatNorm_reg_n_0_[9]\ : STD_LOGIC;
  signal done_acc_vec_norm : STD_LOGIC;
  signal done_acc_vec_norm_i_1_n_0 : STD_LOGIC;
  signal done_acc_vec_norm_reg_n_0 : STD_LOGIC;
  signal done_err_grad : STD_LOGIC;
  signal done_err_grad0 : STD_LOGIC;
  signal done_err_grad_norm : STD_LOGIC;
  signal done_err_grad_norm_i_1_n_0 : STD_LOGIC;
  signal done_err_grad_norm_reg_n_0 : STD_LOGIC;
  signal done_obj_func : STD_LOGIC;
  signal done_obj_func0 : STD_LOGIC;
  signal done_q_dot_i_1_n_0 : STD_LOGIC;
  signal done_q_dot_reg_n_0 : STD_LOGIC;
  signal done_quat_int : STD_LOGIC;
  signal done_quat_norm : STD_LOGIC;
  signal done_quat_norm_i_1_n_0 : STD_LOGIC;
  signal done_quat_norm_reg_n_0 : STD_LOGIC;
  signal err_grad_norm_next_state : STD_LOGIC;
  signal \f12__0_n_100\ : STD_LOGIC;
  signal \f12__0_n_101\ : STD_LOGIC;
  signal \f12__0_n_102\ : STD_LOGIC;
  signal \f12__0_n_103\ : STD_LOGIC;
  signal \f12__0_n_104\ : STD_LOGIC;
  signal \f12__0_n_105\ : STD_LOGIC;
  signal \f12__0_n_73\ : STD_LOGIC;
  signal \f12__0_n_74\ : STD_LOGIC;
  signal \f12__0_n_75\ : STD_LOGIC;
  signal \f12__0_n_76\ : STD_LOGIC;
  signal \f12__0_n_77\ : STD_LOGIC;
  signal \f12__0_n_78\ : STD_LOGIC;
  signal \f12__0_n_79\ : STD_LOGIC;
  signal \f12__0_n_80\ : STD_LOGIC;
  signal \f12__0_n_81\ : STD_LOGIC;
  signal \f12__0_n_82\ : STD_LOGIC;
  signal \f12__0_n_83\ : STD_LOGIC;
  signal \f12__0_n_84\ : STD_LOGIC;
  signal \f12__0_n_85\ : STD_LOGIC;
  signal \f12__0_n_86\ : STD_LOGIC;
  signal \f12__0_n_87\ : STD_LOGIC;
  signal \f12__0_n_88\ : STD_LOGIC;
  signal \f12__0_n_89\ : STD_LOGIC;
  signal \f12__0_n_90\ : STD_LOGIC;
  signal \f12__0_n_91\ : STD_LOGIC;
  signal \f12__0_n_92\ : STD_LOGIC;
  signal \f12__0_n_93\ : STD_LOGIC;
  signal \f12__0_n_94\ : STD_LOGIC;
  signal \f12__0_n_95\ : STD_LOGIC;
  signal \f12__0_n_96\ : STD_LOGIC;
  signal \f12__0_n_97\ : STD_LOGIC;
  signal \f12__0_n_98\ : STD_LOGIC;
  signal \f12__0_n_99\ : STD_LOGIC;
  signal f12_n_106 : STD_LOGIC;
  signal f12_n_107 : STD_LOGIC;
  signal f12_n_108 : STD_LOGIC;
  signal f12_n_109 : STD_LOGIC;
  signal f12_n_110 : STD_LOGIC;
  signal f12_n_111 : STD_LOGIC;
  signal f12_n_112 : STD_LOGIC;
  signal f12_n_113 : STD_LOGIC;
  signal f12_n_114 : STD_LOGIC;
  signal f12_n_115 : STD_LOGIC;
  signal f12_n_116 : STD_LOGIC;
  signal f12_n_117 : STD_LOGIC;
  signal f12_n_118 : STD_LOGIC;
  signal f12_n_119 : STD_LOGIC;
  signal f12_n_120 : STD_LOGIC;
  signal f12_n_121 : STD_LOGIC;
  signal f12_n_122 : STD_LOGIC;
  signal f12_n_123 : STD_LOGIC;
  signal f12_n_124 : STD_LOGIC;
  signal f12_n_125 : STD_LOGIC;
  signal f12_n_126 : STD_LOGIC;
  signal f12_n_127 : STD_LOGIC;
  signal f12_n_128 : STD_LOGIC;
  signal f12_n_129 : STD_LOGIC;
  signal f12_n_130 : STD_LOGIC;
  signal f12_n_131 : STD_LOGIC;
  signal f12_n_132 : STD_LOGIC;
  signal f12_n_133 : STD_LOGIC;
  signal f12_n_134 : STD_LOGIC;
  signal f12_n_135 : STD_LOGIC;
  signal f12_n_136 : STD_LOGIC;
  signal f12_n_137 : STD_LOGIC;
  signal f12_n_138 : STD_LOGIC;
  signal f12_n_139 : STD_LOGIC;
  signal f12_n_140 : STD_LOGIC;
  signal f12_n_141 : STD_LOGIC;
  signal f12_n_142 : STD_LOGIC;
  signal f12_n_143 : STD_LOGIC;
  signal f12_n_144 : STD_LOGIC;
  signal f12_n_145 : STD_LOGIC;
  signal f12_n_146 : STD_LOGIC;
  signal f12_n_147 : STD_LOGIC;
  signal f12_n_148 : STD_LOGIC;
  signal f12_n_149 : STD_LOGIC;
  signal f12_n_150 : STD_LOGIC;
  signal f12_n_151 : STD_LOGIC;
  signal f12_n_152 : STD_LOGIC;
  signal f12_n_153 : STD_LOGIC;
  signal f1_err_grad0 : STD_LOGIC;
  signal f1_reg_n_100 : STD_LOGIC;
  signal f1_reg_n_101 : STD_LOGIC;
  signal f1_reg_n_102 : STD_LOGIC;
  signal f1_reg_n_103 : STD_LOGIC;
  signal f1_reg_n_104 : STD_LOGIC;
  signal f1_reg_n_105 : STD_LOGIC;
  signal f1_reg_n_72 : STD_LOGIC;
  signal f1_reg_n_73 : STD_LOGIC;
  signal f1_reg_n_74 : STD_LOGIC;
  signal f1_reg_n_75 : STD_LOGIC;
  signal f1_reg_n_76 : STD_LOGIC;
  signal f1_reg_n_77 : STD_LOGIC;
  signal f1_reg_n_78 : STD_LOGIC;
  signal f1_reg_n_79 : STD_LOGIC;
  signal f1_reg_n_80 : STD_LOGIC;
  signal f1_reg_n_81 : STD_LOGIC;
  signal f1_reg_n_82 : STD_LOGIC;
  signal f1_reg_n_83 : STD_LOGIC;
  signal f1_reg_n_84 : STD_LOGIC;
  signal f1_reg_n_85 : STD_LOGIC;
  signal f1_reg_n_86 : STD_LOGIC;
  signal f1_reg_n_87 : STD_LOGIC;
  signal f1_reg_n_88 : STD_LOGIC;
  signal f1_reg_n_89 : STD_LOGIC;
  signal f1_reg_n_90 : STD_LOGIC;
  signal f1_reg_n_91 : STD_LOGIC;
  signal f1_reg_n_92 : STD_LOGIC;
  signal f1_reg_n_93 : STD_LOGIC;
  signal f1_reg_n_94 : STD_LOGIC;
  signal f1_reg_n_95 : STD_LOGIC;
  signal f1_reg_n_96 : STD_LOGIC;
  signal f1_reg_n_97 : STD_LOGIC;
  signal f1_reg_n_98 : STD_LOGIC;
  signal f1_reg_n_99 : STD_LOGIC;
  signal f200_out : STD_LOGIC_VECTOR ( 34 downto 16 );
  signal f20_n_100 : STD_LOGIC;
  signal f20_n_101 : STD_LOGIC;
  signal f20_n_102 : STD_LOGIC;
  signal f20_n_103 : STD_LOGIC;
  signal f20_n_104 : STD_LOGIC;
  signal f20_n_105 : STD_LOGIC;
  signal f20_n_71 : STD_LOGIC;
  signal f20_n_72 : STD_LOGIC;
  signal f20_n_73 : STD_LOGIC;
  signal f20_n_74 : STD_LOGIC;
  signal f20_n_75 : STD_LOGIC;
  signal f20_n_76 : STD_LOGIC;
  signal f20_n_77 : STD_LOGIC;
  signal f20_n_78 : STD_LOGIC;
  signal f20_n_79 : STD_LOGIC;
  signal f20_n_80 : STD_LOGIC;
  signal f20_n_81 : STD_LOGIC;
  signal f20_n_82 : STD_LOGIC;
  signal f20_n_83 : STD_LOGIC;
  signal f20_n_84 : STD_LOGIC;
  signal f20_n_85 : STD_LOGIC;
  signal f20_n_86 : STD_LOGIC;
  signal f20_n_87 : STD_LOGIC;
  signal f20_n_88 : STD_LOGIC;
  signal f20_n_89 : STD_LOGIC;
  signal f20_n_90 : STD_LOGIC;
  signal f20_n_91 : STD_LOGIC;
  signal f20_n_92 : STD_LOGIC;
  signal f20_n_93 : STD_LOGIC;
  signal f20_n_94 : STD_LOGIC;
  signal f20_n_95 : STD_LOGIC;
  signal f20_n_96 : STD_LOGIC;
  signal f20_n_97 : STD_LOGIC;
  signal f20_n_98 : STD_LOGIC;
  signal f20_n_99 : STD_LOGIC;
  signal f22_n_106 : STD_LOGIC;
  signal f22_n_107 : STD_LOGIC;
  signal f22_n_108 : STD_LOGIC;
  signal f22_n_109 : STD_LOGIC;
  signal f22_n_110 : STD_LOGIC;
  signal f22_n_111 : STD_LOGIC;
  signal f22_n_112 : STD_LOGIC;
  signal f22_n_113 : STD_LOGIC;
  signal f22_n_114 : STD_LOGIC;
  signal f22_n_115 : STD_LOGIC;
  signal f22_n_116 : STD_LOGIC;
  signal f22_n_117 : STD_LOGIC;
  signal f22_n_118 : STD_LOGIC;
  signal f22_n_119 : STD_LOGIC;
  signal f22_n_120 : STD_LOGIC;
  signal f22_n_121 : STD_LOGIC;
  signal f22_n_122 : STD_LOGIC;
  signal f22_n_123 : STD_LOGIC;
  signal f22_n_124 : STD_LOGIC;
  signal f22_n_125 : STD_LOGIC;
  signal f22_n_126 : STD_LOGIC;
  signal f22_n_127 : STD_LOGIC;
  signal f22_n_128 : STD_LOGIC;
  signal f22_n_129 : STD_LOGIC;
  signal f22_n_130 : STD_LOGIC;
  signal f22_n_131 : STD_LOGIC;
  signal f22_n_132 : STD_LOGIC;
  signal f22_n_133 : STD_LOGIC;
  signal f22_n_134 : STD_LOGIC;
  signal f22_n_135 : STD_LOGIC;
  signal f22_n_136 : STD_LOGIC;
  signal f22_n_137 : STD_LOGIC;
  signal f22_n_138 : STD_LOGIC;
  signal f22_n_139 : STD_LOGIC;
  signal f22_n_140 : STD_LOGIC;
  signal f22_n_141 : STD_LOGIC;
  signal f22_n_142 : STD_LOGIC;
  signal f22_n_143 : STD_LOGIC;
  signal f22_n_144 : STD_LOGIC;
  signal f22_n_145 : STD_LOGIC;
  signal f22_n_146 : STD_LOGIC;
  signal f22_n_147 : STD_LOGIC;
  signal f22_n_148 : STD_LOGIC;
  signal f22_n_149 : STD_LOGIC;
  signal f22_n_150 : STD_LOGIC;
  signal f22_n_151 : STD_LOGIC;
  signal f22_n_152 : STD_LOGIC;
  signal f22_n_153 : STD_LOGIC;
  signal f30 : STD_LOGIC_VECTOR ( 35 downto 14 );
  signal f32_n_100 : STD_LOGIC;
  signal f32_n_101 : STD_LOGIC;
  signal f32_n_102 : STD_LOGIC;
  signal f32_n_103 : STD_LOGIC;
  signal f32_n_104 : STD_LOGIC;
  signal f32_n_105 : STD_LOGIC;
  signal f32_n_73 : STD_LOGIC;
  signal f32_n_74 : STD_LOGIC;
  signal f32_n_75 : STD_LOGIC;
  signal f32_n_76 : STD_LOGIC;
  signal f32_n_77 : STD_LOGIC;
  signal f32_n_78 : STD_LOGIC;
  signal f32_n_79 : STD_LOGIC;
  signal f32_n_80 : STD_LOGIC;
  signal f32_n_81 : STD_LOGIC;
  signal f32_n_82 : STD_LOGIC;
  signal f32_n_83 : STD_LOGIC;
  signal f32_n_84 : STD_LOGIC;
  signal f32_n_85 : STD_LOGIC;
  signal f32_n_86 : STD_LOGIC;
  signal f32_n_87 : STD_LOGIC;
  signal f32_n_88 : STD_LOGIC;
  signal f32_n_89 : STD_LOGIC;
  signal f32_n_90 : STD_LOGIC;
  signal f32_n_91 : STD_LOGIC;
  signal f32_n_92 : STD_LOGIC;
  signal f32_n_93 : STD_LOGIC;
  signal f32_n_94 : STD_LOGIC;
  signal f32_n_95 : STD_LOGIC;
  signal f32_n_96 : STD_LOGIC;
  signal f32_n_97 : STD_LOGIC;
  signal f32_n_98 : STD_LOGIC;
  signal f32_n_99 : STD_LOGIC;
  signal f33_n_100 : STD_LOGIC;
  signal f33_n_101 : STD_LOGIC;
  signal f33_n_102 : STD_LOGIC;
  signal f33_n_103 : STD_LOGIC;
  signal f33_n_104 : STD_LOGIC;
  signal f33_n_105 : STD_LOGIC;
  signal f33_n_73 : STD_LOGIC;
  signal f33_n_74 : STD_LOGIC;
  signal f33_n_75 : STD_LOGIC;
  signal f33_n_76 : STD_LOGIC;
  signal f33_n_77 : STD_LOGIC;
  signal f33_n_78 : STD_LOGIC;
  signal f33_n_79 : STD_LOGIC;
  signal f33_n_80 : STD_LOGIC;
  signal f33_n_81 : STD_LOGIC;
  signal f33_n_82 : STD_LOGIC;
  signal f33_n_83 : STD_LOGIC;
  signal f33_n_84 : STD_LOGIC;
  signal f33_n_85 : STD_LOGIC;
  signal f33_n_86 : STD_LOGIC;
  signal f33_n_87 : STD_LOGIC;
  signal f33_n_88 : STD_LOGIC;
  signal f33_n_89 : STD_LOGIC;
  signal f33_n_90 : STD_LOGIC;
  signal f33_n_91 : STD_LOGIC;
  signal f33_n_92 : STD_LOGIC;
  signal f33_n_93 : STD_LOGIC;
  signal f33_n_94 : STD_LOGIC;
  signal f33_n_95 : STD_LOGIC;
  signal f33_n_96 : STD_LOGIC;
  signal f33_n_97 : STD_LOGIC;
  signal f33_n_98 : STD_LOGIC;
  signal f33_n_99 : STD_LOGIC;
  signal invSqrtAccNorm_n_0 : STD_LOGIC;
  signal invSqrtAccNorm_n_2 : STD_LOGIC;
  signal invSqrtErrGradNorm_n_1 : STD_LOGIC;
  signal invSqrtQuatNorm_n_1 : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_dot_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal q_dot_w0 : STD_LOGIC_VECTOR ( 39 to 39 );
  signal q_dot_w1_n_100 : STD_LOGIC;
  signal q_dot_w1_n_101 : STD_LOGIC;
  signal q_dot_w1_n_102 : STD_LOGIC;
  signal q_dot_w1_n_103 : STD_LOGIC;
  signal q_dot_w1_n_104 : STD_LOGIC;
  signal q_dot_w1_n_105 : STD_LOGIC;
  signal q_dot_w1_n_68 : STD_LOGIC;
  signal q_dot_w1_n_69 : STD_LOGIC;
  signal q_dot_w1_n_70 : STD_LOGIC;
  signal q_dot_w1_n_71 : STD_LOGIC;
  signal q_dot_w1_n_72 : STD_LOGIC;
  signal q_dot_w1_n_73 : STD_LOGIC;
  signal q_dot_w1_n_74 : STD_LOGIC;
  signal q_dot_w1_n_75 : STD_LOGIC;
  signal q_dot_w1_n_76 : STD_LOGIC;
  signal q_dot_w1_n_77 : STD_LOGIC;
  signal q_dot_w1_n_78 : STD_LOGIC;
  signal q_dot_w1_n_79 : STD_LOGIC;
  signal q_dot_w1_n_80 : STD_LOGIC;
  signal q_dot_w1_n_81 : STD_LOGIC;
  signal q_dot_w1_n_82 : STD_LOGIC;
  signal q_dot_w1_n_83 : STD_LOGIC;
  signal q_dot_w1_n_84 : STD_LOGIC;
  signal q_dot_w1_n_85 : STD_LOGIC;
  signal q_dot_w1_n_86 : STD_LOGIC;
  signal q_dot_w1_n_87 : STD_LOGIC;
  signal q_dot_w1_n_88 : STD_LOGIC;
  signal q_dot_w1_n_89 : STD_LOGIC;
  signal q_dot_w1_n_90 : STD_LOGIC;
  signal q_dot_w1_n_91 : STD_LOGIC;
  signal q_dot_w1_n_92 : STD_LOGIC;
  signal q_dot_w1_n_93 : STD_LOGIC;
  signal q_dot_w1_n_94 : STD_LOGIC;
  signal q_dot_w1_n_95 : STD_LOGIC;
  signal q_dot_w1_n_96 : STD_LOGIC;
  signal q_dot_w1_n_97 : STD_LOGIC;
  signal q_dot_w1_n_98 : STD_LOGIC;
  signal q_dot_w1_n_99 : STD_LOGIC;
  signal q_dot_w2_n_100 : STD_LOGIC;
  signal q_dot_w2_n_101 : STD_LOGIC;
  signal q_dot_w2_n_102 : STD_LOGIC;
  signal q_dot_w2_n_103 : STD_LOGIC;
  signal q_dot_w2_n_104 : STD_LOGIC;
  signal q_dot_w2_n_105 : STD_LOGIC;
  signal q_dot_w2_n_68 : STD_LOGIC;
  signal q_dot_w2_n_69 : STD_LOGIC;
  signal q_dot_w2_n_70 : STD_LOGIC;
  signal q_dot_w2_n_71 : STD_LOGIC;
  signal q_dot_w2_n_72 : STD_LOGIC;
  signal q_dot_w2_n_73 : STD_LOGIC;
  signal q_dot_w2_n_74 : STD_LOGIC;
  signal q_dot_w2_n_75 : STD_LOGIC;
  signal q_dot_w2_n_76 : STD_LOGIC;
  signal q_dot_w2_n_77 : STD_LOGIC;
  signal q_dot_w2_n_78 : STD_LOGIC;
  signal q_dot_w2_n_79 : STD_LOGIC;
  signal q_dot_w2_n_80 : STD_LOGIC;
  signal q_dot_w2_n_81 : STD_LOGIC;
  signal q_dot_w2_n_82 : STD_LOGIC;
  signal q_dot_w2_n_83 : STD_LOGIC;
  signal q_dot_w2_n_84 : STD_LOGIC;
  signal q_dot_w2_n_85 : STD_LOGIC;
  signal q_dot_w2_n_86 : STD_LOGIC;
  signal q_dot_w2_n_87 : STD_LOGIC;
  signal q_dot_w2_n_88 : STD_LOGIC;
  signal q_dot_w2_n_89 : STD_LOGIC;
  signal q_dot_w2_n_90 : STD_LOGIC;
  signal q_dot_w2_n_91 : STD_LOGIC;
  signal q_dot_w2_n_92 : STD_LOGIC;
  signal q_dot_w2_n_93 : STD_LOGIC;
  signal q_dot_w2_n_94 : STD_LOGIC;
  signal q_dot_w2_n_95 : STD_LOGIC;
  signal q_dot_w2_n_96 : STD_LOGIC;
  signal q_dot_w2_n_97 : STD_LOGIC;
  signal q_dot_w2_n_98 : STD_LOGIC;
  signal q_dot_w2_n_99 : STD_LOGIC;
  signal q_dot_x0_n_100 : STD_LOGIC;
  signal q_dot_x0_n_101 : STD_LOGIC;
  signal q_dot_x0_n_102 : STD_LOGIC;
  signal q_dot_x0_n_103 : STD_LOGIC;
  signal q_dot_x0_n_104 : STD_LOGIC;
  signal q_dot_x0_n_105 : STD_LOGIC;
  signal q_dot_x0_n_106 : STD_LOGIC;
  signal q_dot_x0_n_107 : STD_LOGIC;
  signal q_dot_x0_n_108 : STD_LOGIC;
  signal q_dot_x0_n_109 : STD_LOGIC;
  signal q_dot_x0_n_110 : STD_LOGIC;
  signal q_dot_x0_n_111 : STD_LOGIC;
  signal q_dot_x0_n_112 : STD_LOGIC;
  signal q_dot_x0_n_113 : STD_LOGIC;
  signal q_dot_x0_n_114 : STD_LOGIC;
  signal q_dot_x0_n_115 : STD_LOGIC;
  signal q_dot_x0_n_116 : STD_LOGIC;
  signal q_dot_x0_n_117 : STD_LOGIC;
  signal q_dot_x0_n_118 : STD_LOGIC;
  signal q_dot_x0_n_119 : STD_LOGIC;
  signal q_dot_x0_n_120 : STD_LOGIC;
  signal q_dot_x0_n_121 : STD_LOGIC;
  signal q_dot_x0_n_122 : STD_LOGIC;
  signal q_dot_x0_n_123 : STD_LOGIC;
  signal q_dot_x0_n_124 : STD_LOGIC;
  signal q_dot_x0_n_125 : STD_LOGIC;
  signal q_dot_x0_n_126 : STD_LOGIC;
  signal q_dot_x0_n_127 : STD_LOGIC;
  signal q_dot_x0_n_128 : STD_LOGIC;
  signal q_dot_x0_n_129 : STD_LOGIC;
  signal q_dot_x0_n_130 : STD_LOGIC;
  signal q_dot_x0_n_131 : STD_LOGIC;
  signal q_dot_x0_n_132 : STD_LOGIC;
  signal q_dot_x0_n_133 : STD_LOGIC;
  signal q_dot_x0_n_134 : STD_LOGIC;
  signal q_dot_x0_n_135 : STD_LOGIC;
  signal q_dot_x0_n_136 : STD_LOGIC;
  signal q_dot_x0_n_137 : STD_LOGIC;
  signal q_dot_x0_n_138 : STD_LOGIC;
  signal q_dot_x0_n_139 : STD_LOGIC;
  signal q_dot_x0_n_140 : STD_LOGIC;
  signal q_dot_x0_n_141 : STD_LOGIC;
  signal q_dot_x0_n_142 : STD_LOGIC;
  signal q_dot_x0_n_143 : STD_LOGIC;
  signal q_dot_x0_n_144 : STD_LOGIC;
  signal q_dot_x0_n_145 : STD_LOGIC;
  signal q_dot_x0_n_146 : STD_LOGIC;
  signal q_dot_x0_n_147 : STD_LOGIC;
  signal q_dot_x0_n_148 : STD_LOGIC;
  signal q_dot_x0_n_149 : STD_LOGIC;
  signal q_dot_x0_n_150 : STD_LOGIC;
  signal q_dot_x0_n_151 : STD_LOGIC;
  signal q_dot_x0_n_152 : STD_LOGIC;
  signal q_dot_x0_n_153 : STD_LOGIC;
  signal q_dot_x0_n_24 : STD_LOGIC;
  signal q_dot_x0_n_25 : STD_LOGIC;
  signal q_dot_x0_n_26 : STD_LOGIC;
  signal q_dot_x0_n_27 : STD_LOGIC;
  signal q_dot_x0_n_28 : STD_LOGIC;
  signal q_dot_x0_n_29 : STD_LOGIC;
  signal q_dot_x0_n_30 : STD_LOGIC;
  signal q_dot_x0_n_31 : STD_LOGIC;
  signal q_dot_x0_n_32 : STD_LOGIC;
  signal q_dot_x0_n_33 : STD_LOGIC;
  signal q_dot_x0_n_34 : STD_LOGIC;
  signal q_dot_x0_n_35 : STD_LOGIC;
  signal q_dot_x0_n_36 : STD_LOGIC;
  signal q_dot_x0_n_37 : STD_LOGIC;
  signal q_dot_x0_n_38 : STD_LOGIC;
  signal q_dot_x0_n_39 : STD_LOGIC;
  signal q_dot_x0_n_40 : STD_LOGIC;
  signal q_dot_x0_n_41 : STD_LOGIC;
  signal q_dot_x0_n_42 : STD_LOGIC;
  signal q_dot_x0_n_43 : STD_LOGIC;
  signal q_dot_x0_n_44 : STD_LOGIC;
  signal q_dot_x0_n_45 : STD_LOGIC;
  signal q_dot_x0_n_46 : STD_LOGIC;
  signal q_dot_x0_n_47 : STD_LOGIC;
  signal q_dot_x0_n_48 : STD_LOGIC;
  signal q_dot_x0_n_49 : STD_LOGIC;
  signal q_dot_x0_n_50 : STD_LOGIC;
  signal q_dot_x0_n_51 : STD_LOGIC;
  signal q_dot_x0_n_52 : STD_LOGIC;
  signal q_dot_x0_n_53 : STD_LOGIC;
  signal q_dot_x0_n_66 : STD_LOGIC;
  signal q_dot_x0_n_67 : STD_LOGIC;
  signal q_dot_x0_n_68 : STD_LOGIC;
  signal q_dot_x0_n_69 : STD_LOGIC;
  signal q_dot_x0_n_70 : STD_LOGIC;
  signal q_dot_x0_n_71 : STD_LOGIC;
  signal q_dot_x0_n_72 : STD_LOGIC;
  signal q_dot_x0_n_73 : STD_LOGIC;
  signal q_dot_x0_n_74 : STD_LOGIC;
  signal q_dot_x0_n_75 : STD_LOGIC;
  signal q_dot_x0_n_76 : STD_LOGIC;
  signal q_dot_x0_n_77 : STD_LOGIC;
  signal q_dot_x0_n_78 : STD_LOGIC;
  signal q_dot_x0_n_79 : STD_LOGIC;
  signal q_dot_x0_n_80 : STD_LOGIC;
  signal q_dot_x0_n_81 : STD_LOGIC;
  signal q_dot_x0_n_82 : STD_LOGIC;
  signal q_dot_x0_n_83 : STD_LOGIC;
  signal q_dot_x0_n_84 : STD_LOGIC;
  signal q_dot_x0_n_85 : STD_LOGIC;
  signal q_dot_x0_n_86 : STD_LOGIC;
  signal q_dot_x0_n_87 : STD_LOGIC;
  signal q_dot_x0_n_88 : STD_LOGIC;
  signal q_dot_x0_n_89 : STD_LOGIC;
  signal q_dot_x0_n_90 : STD_LOGIC;
  signal q_dot_x0_n_91 : STD_LOGIC;
  signal q_dot_x0_n_92 : STD_LOGIC;
  signal q_dot_x0_n_93 : STD_LOGIC;
  signal q_dot_x0_n_94 : STD_LOGIC;
  signal q_dot_x0_n_95 : STD_LOGIC;
  signal q_dot_x0_n_96 : STD_LOGIC;
  signal q_dot_x0_n_97 : STD_LOGIC;
  signal q_dot_x0_n_98 : STD_LOGIC;
  signal q_dot_x0_n_99 : STD_LOGIC;
  signal q_dot_x2_n_106 : STD_LOGIC;
  signal q_dot_x2_n_107 : STD_LOGIC;
  signal q_dot_x2_n_108 : STD_LOGIC;
  signal q_dot_x2_n_109 : STD_LOGIC;
  signal q_dot_x2_n_110 : STD_LOGIC;
  signal q_dot_x2_n_111 : STD_LOGIC;
  signal q_dot_x2_n_112 : STD_LOGIC;
  signal q_dot_x2_n_113 : STD_LOGIC;
  signal q_dot_x2_n_114 : STD_LOGIC;
  signal q_dot_x2_n_115 : STD_LOGIC;
  signal q_dot_x2_n_116 : STD_LOGIC;
  signal q_dot_x2_n_117 : STD_LOGIC;
  signal q_dot_x2_n_118 : STD_LOGIC;
  signal q_dot_x2_n_119 : STD_LOGIC;
  signal q_dot_x2_n_120 : STD_LOGIC;
  signal q_dot_x2_n_121 : STD_LOGIC;
  signal q_dot_x2_n_122 : STD_LOGIC;
  signal q_dot_x2_n_123 : STD_LOGIC;
  signal q_dot_x2_n_124 : STD_LOGIC;
  signal q_dot_x2_n_125 : STD_LOGIC;
  signal q_dot_x2_n_126 : STD_LOGIC;
  signal q_dot_x2_n_127 : STD_LOGIC;
  signal q_dot_x2_n_128 : STD_LOGIC;
  signal q_dot_x2_n_129 : STD_LOGIC;
  signal q_dot_x2_n_130 : STD_LOGIC;
  signal q_dot_x2_n_131 : STD_LOGIC;
  signal q_dot_x2_n_132 : STD_LOGIC;
  signal q_dot_x2_n_133 : STD_LOGIC;
  signal q_dot_x2_n_134 : STD_LOGIC;
  signal q_dot_x2_n_135 : STD_LOGIC;
  signal q_dot_x2_n_136 : STD_LOGIC;
  signal q_dot_x2_n_137 : STD_LOGIC;
  signal q_dot_x2_n_138 : STD_LOGIC;
  signal q_dot_x2_n_139 : STD_LOGIC;
  signal q_dot_x2_n_140 : STD_LOGIC;
  signal q_dot_x2_n_141 : STD_LOGIC;
  signal q_dot_x2_n_142 : STD_LOGIC;
  signal q_dot_x2_n_143 : STD_LOGIC;
  signal q_dot_x2_n_144 : STD_LOGIC;
  signal q_dot_x2_n_145 : STD_LOGIC;
  signal q_dot_x2_n_146 : STD_LOGIC;
  signal q_dot_x2_n_147 : STD_LOGIC;
  signal q_dot_x2_n_148 : STD_LOGIC;
  signal q_dot_x2_n_149 : STD_LOGIC;
  signal q_dot_x2_n_150 : STD_LOGIC;
  signal q_dot_x2_n_151 : STD_LOGIC;
  signal q_dot_x2_n_152 : STD_LOGIC;
  signal q_dot_x2_n_153 : STD_LOGIC;
  signal q_dot_x2_n_24 : STD_LOGIC;
  signal q_dot_x2_n_25 : STD_LOGIC;
  signal q_dot_x2_n_26 : STD_LOGIC;
  signal q_dot_x2_n_27 : STD_LOGIC;
  signal q_dot_x2_n_28 : STD_LOGIC;
  signal q_dot_x2_n_29 : STD_LOGIC;
  signal q_dot_x2_n_30 : STD_LOGIC;
  signal q_dot_x2_n_31 : STD_LOGIC;
  signal q_dot_x2_n_32 : STD_LOGIC;
  signal q_dot_x2_n_33 : STD_LOGIC;
  signal q_dot_x2_n_34 : STD_LOGIC;
  signal q_dot_x2_n_35 : STD_LOGIC;
  signal q_dot_x2_n_36 : STD_LOGIC;
  signal q_dot_x2_n_37 : STD_LOGIC;
  signal q_dot_x2_n_38 : STD_LOGIC;
  signal q_dot_x2_n_39 : STD_LOGIC;
  signal q_dot_x2_n_40 : STD_LOGIC;
  signal q_dot_x2_n_41 : STD_LOGIC;
  signal q_dot_x2_n_42 : STD_LOGIC;
  signal q_dot_x2_n_43 : STD_LOGIC;
  signal q_dot_x2_n_44 : STD_LOGIC;
  signal q_dot_x2_n_45 : STD_LOGIC;
  signal q_dot_x2_n_46 : STD_LOGIC;
  signal q_dot_x2_n_47 : STD_LOGIC;
  signal q_dot_x2_n_48 : STD_LOGIC;
  signal q_dot_x2_n_49 : STD_LOGIC;
  signal q_dot_x2_n_50 : STD_LOGIC;
  signal q_dot_x2_n_51 : STD_LOGIC;
  signal q_dot_x2_n_52 : STD_LOGIC;
  signal q_dot_x2_n_53 : STD_LOGIC;
  signal q_dot_x_reg_i_1_n_0 : STD_LOGIC;
  signal q_dot_x_reg_n_100 : STD_LOGIC;
  signal q_dot_x_reg_n_101 : STD_LOGIC;
  signal q_dot_x_reg_n_102 : STD_LOGIC;
  signal q_dot_x_reg_n_103 : STD_LOGIC;
  signal q_dot_x_reg_n_104 : STD_LOGIC;
  signal q_dot_x_reg_n_105 : STD_LOGIC;
  signal q_dot_x_reg_n_66 : STD_LOGIC;
  signal q_dot_x_reg_n_67 : STD_LOGIC;
  signal q_dot_x_reg_n_68 : STD_LOGIC;
  signal q_dot_x_reg_n_69 : STD_LOGIC;
  signal q_dot_x_reg_n_70 : STD_LOGIC;
  signal q_dot_x_reg_n_71 : STD_LOGIC;
  signal q_dot_x_reg_n_72 : STD_LOGIC;
  signal q_dot_x_reg_n_73 : STD_LOGIC;
  signal q_dot_x_reg_n_74 : STD_LOGIC;
  signal q_dot_x_reg_n_75 : STD_LOGIC;
  signal q_dot_x_reg_n_76 : STD_LOGIC;
  signal q_dot_x_reg_n_77 : STD_LOGIC;
  signal q_dot_x_reg_n_78 : STD_LOGIC;
  signal q_dot_x_reg_n_79 : STD_LOGIC;
  signal q_dot_x_reg_n_80 : STD_LOGIC;
  signal q_dot_x_reg_n_81 : STD_LOGIC;
  signal q_dot_x_reg_n_82 : STD_LOGIC;
  signal q_dot_x_reg_n_83 : STD_LOGIC;
  signal q_dot_x_reg_n_84 : STD_LOGIC;
  signal q_dot_x_reg_n_85 : STD_LOGIC;
  signal q_dot_x_reg_n_86 : STD_LOGIC;
  signal q_dot_x_reg_n_87 : STD_LOGIC;
  signal q_dot_x_reg_n_88 : STD_LOGIC;
  signal q_dot_x_reg_n_89 : STD_LOGIC;
  signal q_dot_x_reg_n_90 : STD_LOGIC;
  signal q_dot_x_reg_n_91 : STD_LOGIC;
  signal q_dot_x_reg_n_92 : STD_LOGIC;
  signal q_dot_x_reg_n_93 : STD_LOGIC;
  signal q_dot_x_reg_n_94 : STD_LOGIC;
  signal q_dot_x_reg_n_95 : STD_LOGIC;
  signal q_dot_x_reg_n_96 : STD_LOGIC;
  signal q_dot_x_reg_n_97 : STD_LOGIC;
  signal q_dot_x_reg_n_98 : STD_LOGIC;
  signal q_dot_x_reg_n_99 : STD_LOGIC;
  signal q_dot_y0_n_100 : STD_LOGIC;
  signal q_dot_y0_n_101 : STD_LOGIC;
  signal q_dot_y0_n_102 : STD_LOGIC;
  signal q_dot_y0_n_103 : STD_LOGIC;
  signal q_dot_y0_n_104 : STD_LOGIC;
  signal q_dot_y0_n_105 : STD_LOGIC;
  signal q_dot_y0_n_106 : STD_LOGIC;
  signal q_dot_y0_n_107 : STD_LOGIC;
  signal q_dot_y0_n_108 : STD_LOGIC;
  signal q_dot_y0_n_109 : STD_LOGIC;
  signal q_dot_y0_n_110 : STD_LOGIC;
  signal q_dot_y0_n_111 : STD_LOGIC;
  signal q_dot_y0_n_112 : STD_LOGIC;
  signal q_dot_y0_n_113 : STD_LOGIC;
  signal q_dot_y0_n_114 : STD_LOGIC;
  signal q_dot_y0_n_115 : STD_LOGIC;
  signal q_dot_y0_n_116 : STD_LOGIC;
  signal q_dot_y0_n_117 : STD_LOGIC;
  signal q_dot_y0_n_118 : STD_LOGIC;
  signal q_dot_y0_n_119 : STD_LOGIC;
  signal q_dot_y0_n_120 : STD_LOGIC;
  signal q_dot_y0_n_121 : STD_LOGIC;
  signal q_dot_y0_n_122 : STD_LOGIC;
  signal q_dot_y0_n_123 : STD_LOGIC;
  signal q_dot_y0_n_124 : STD_LOGIC;
  signal q_dot_y0_n_125 : STD_LOGIC;
  signal q_dot_y0_n_126 : STD_LOGIC;
  signal q_dot_y0_n_127 : STD_LOGIC;
  signal q_dot_y0_n_128 : STD_LOGIC;
  signal q_dot_y0_n_129 : STD_LOGIC;
  signal q_dot_y0_n_130 : STD_LOGIC;
  signal q_dot_y0_n_131 : STD_LOGIC;
  signal q_dot_y0_n_132 : STD_LOGIC;
  signal q_dot_y0_n_133 : STD_LOGIC;
  signal q_dot_y0_n_134 : STD_LOGIC;
  signal q_dot_y0_n_135 : STD_LOGIC;
  signal q_dot_y0_n_136 : STD_LOGIC;
  signal q_dot_y0_n_137 : STD_LOGIC;
  signal q_dot_y0_n_138 : STD_LOGIC;
  signal q_dot_y0_n_139 : STD_LOGIC;
  signal q_dot_y0_n_140 : STD_LOGIC;
  signal q_dot_y0_n_141 : STD_LOGIC;
  signal q_dot_y0_n_142 : STD_LOGIC;
  signal q_dot_y0_n_143 : STD_LOGIC;
  signal q_dot_y0_n_144 : STD_LOGIC;
  signal q_dot_y0_n_145 : STD_LOGIC;
  signal q_dot_y0_n_146 : STD_LOGIC;
  signal q_dot_y0_n_147 : STD_LOGIC;
  signal q_dot_y0_n_148 : STD_LOGIC;
  signal q_dot_y0_n_149 : STD_LOGIC;
  signal q_dot_y0_n_150 : STD_LOGIC;
  signal q_dot_y0_n_151 : STD_LOGIC;
  signal q_dot_y0_n_152 : STD_LOGIC;
  signal q_dot_y0_n_153 : STD_LOGIC;
  signal q_dot_y0_n_24 : STD_LOGIC;
  signal q_dot_y0_n_25 : STD_LOGIC;
  signal q_dot_y0_n_26 : STD_LOGIC;
  signal q_dot_y0_n_27 : STD_LOGIC;
  signal q_dot_y0_n_28 : STD_LOGIC;
  signal q_dot_y0_n_29 : STD_LOGIC;
  signal q_dot_y0_n_30 : STD_LOGIC;
  signal q_dot_y0_n_31 : STD_LOGIC;
  signal q_dot_y0_n_32 : STD_LOGIC;
  signal q_dot_y0_n_33 : STD_LOGIC;
  signal q_dot_y0_n_34 : STD_LOGIC;
  signal q_dot_y0_n_35 : STD_LOGIC;
  signal q_dot_y0_n_36 : STD_LOGIC;
  signal q_dot_y0_n_37 : STD_LOGIC;
  signal q_dot_y0_n_38 : STD_LOGIC;
  signal q_dot_y0_n_39 : STD_LOGIC;
  signal q_dot_y0_n_40 : STD_LOGIC;
  signal q_dot_y0_n_41 : STD_LOGIC;
  signal q_dot_y0_n_42 : STD_LOGIC;
  signal q_dot_y0_n_43 : STD_LOGIC;
  signal q_dot_y0_n_44 : STD_LOGIC;
  signal q_dot_y0_n_45 : STD_LOGIC;
  signal q_dot_y0_n_46 : STD_LOGIC;
  signal q_dot_y0_n_47 : STD_LOGIC;
  signal q_dot_y0_n_48 : STD_LOGIC;
  signal q_dot_y0_n_49 : STD_LOGIC;
  signal q_dot_y0_n_50 : STD_LOGIC;
  signal q_dot_y0_n_51 : STD_LOGIC;
  signal q_dot_y0_n_52 : STD_LOGIC;
  signal q_dot_y0_n_53 : STD_LOGIC;
  signal q_dot_y0_n_66 : STD_LOGIC;
  signal q_dot_y0_n_67 : STD_LOGIC;
  signal q_dot_y0_n_68 : STD_LOGIC;
  signal q_dot_y0_n_69 : STD_LOGIC;
  signal q_dot_y0_n_70 : STD_LOGIC;
  signal q_dot_y0_n_71 : STD_LOGIC;
  signal q_dot_y0_n_72 : STD_LOGIC;
  signal q_dot_y0_n_73 : STD_LOGIC;
  signal q_dot_y0_n_74 : STD_LOGIC;
  signal q_dot_y0_n_75 : STD_LOGIC;
  signal q_dot_y0_n_76 : STD_LOGIC;
  signal q_dot_y0_n_77 : STD_LOGIC;
  signal q_dot_y0_n_78 : STD_LOGIC;
  signal q_dot_y0_n_79 : STD_LOGIC;
  signal q_dot_y0_n_80 : STD_LOGIC;
  signal q_dot_y0_n_81 : STD_LOGIC;
  signal q_dot_y0_n_82 : STD_LOGIC;
  signal q_dot_y0_n_83 : STD_LOGIC;
  signal q_dot_y0_n_84 : STD_LOGIC;
  signal q_dot_y0_n_85 : STD_LOGIC;
  signal q_dot_y0_n_86 : STD_LOGIC;
  signal q_dot_y0_n_87 : STD_LOGIC;
  signal q_dot_y0_n_88 : STD_LOGIC;
  signal q_dot_y0_n_89 : STD_LOGIC;
  signal q_dot_y0_n_90 : STD_LOGIC;
  signal q_dot_y0_n_91 : STD_LOGIC;
  signal q_dot_y0_n_92 : STD_LOGIC;
  signal q_dot_y0_n_93 : STD_LOGIC;
  signal q_dot_y0_n_94 : STD_LOGIC;
  signal q_dot_y0_n_95 : STD_LOGIC;
  signal q_dot_y0_n_96 : STD_LOGIC;
  signal q_dot_y0_n_97 : STD_LOGIC;
  signal q_dot_y0_n_98 : STD_LOGIC;
  signal q_dot_y0_n_99 : STD_LOGIC;
  signal q_dot_y1_n_106 : STD_LOGIC;
  signal q_dot_y1_n_107 : STD_LOGIC;
  signal q_dot_y1_n_108 : STD_LOGIC;
  signal q_dot_y1_n_109 : STD_LOGIC;
  signal q_dot_y1_n_110 : STD_LOGIC;
  signal q_dot_y1_n_111 : STD_LOGIC;
  signal q_dot_y1_n_112 : STD_LOGIC;
  signal q_dot_y1_n_113 : STD_LOGIC;
  signal q_dot_y1_n_114 : STD_LOGIC;
  signal q_dot_y1_n_115 : STD_LOGIC;
  signal q_dot_y1_n_116 : STD_LOGIC;
  signal q_dot_y1_n_117 : STD_LOGIC;
  signal q_dot_y1_n_118 : STD_LOGIC;
  signal q_dot_y1_n_119 : STD_LOGIC;
  signal q_dot_y1_n_120 : STD_LOGIC;
  signal q_dot_y1_n_121 : STD_LOGIC;
  signal q_dot_y1_n_122 : STD_LOGIC;
  signal q_dot_y1_n_123 : STD_LOGIC;
  signal q_dot_y1_n_124 : STD_LOGIC;
  signal q_dot_y1_n_125 : STD_LOGIC;
  signal q_dot_y1_n_126 : STD_LOGIC;
  signal q_dot_y1_n_127 : STD_LOGIC;
  signal q_dot_y1_n_128 : STD_LOGIC;
  signal q_dot_y1_n_129 : STD_LOGIC;
  signal q_dot_y1_n_130 : STD_LOGIC;
  signal q_dot_y1_n_131 : STD_LOGIC;
  signal q_dot_y1_n_132 : STD_LOGIC;
  signal q_dot_y1_n_133 : STD_LOGIC;
  signal q_dot_y1_n_134 : STD_LOGIC;
  signal q_dot_y1_n_135 : STD_LOGIC;
  signal q_dot_y1_n_136 : STD_LOGIC;
  signal q_dot_y1_n_137 : STD_LOGIC;
  signal q_dot_y1_n_138 : STD_LOGIC;
  signal q_dot_y1_n_139 : STD_LOGIC;
  signal q_dot_y1_n_140 : STD_LOGIC;
  signal q_dot_y1_n_141 : STD_LOGIC;
  signal q_dot_y1_n_142 : STD_LOGIC;
  signal q_dot_y1_n_143 : STD_LOGIC;
  signal q_dot_y1_n_144 : STD_LOGIC;
  signal q_dot_y1_n_145 : STD_LOGIC;
  signal q_dot_y1_n_146 : STD_LOGIC;
  signal q_dot_y1_n_147 : STD_LOGIC;
  signal q_dot_y1_n_148 : STD_LOGIC;
  signal q_dot_y1_n_149 : STD_LOGIC;
  signal q_dot_y1_n_150 : STD_LOGIC;
  signal q_dot_y1_n_151 : STD_LOGIC;
  signal q_dot_y1_n_152 : STD_LOGIC;
  signal q_dot_y1_n_153 : STD_LOGIC;
  signal q_dot_y1_n_24 : STD_LOGIC;
  signal q_dot_y1_n_25 : STD_LOGIC;
  signal q_dot_y1_n_26 : STD_LOGIC;
  signal q_dot_y1_n_27 : STD_LOGIC;
  signal q_dot_y1_n_28 : STD_LOGIC;
  signal q_dot_y1_n_29 : STD_LOGIC;
  signal q_dot_y1_n_30 : STD_LOGIC;
  signal q_dot_y1_n_31 : STD_LOGIC;
  signal q_dot_y1_n_32 : STD_LOGIC;
  signal q_dot_y1_n_33 : STD_LOGIC;
  signal q_dot_y1_n_34 : STD_LOGIC;
  signal q_dot_y1_n_35 : STD_LOGIC;
  signal q_dot_y1_n_36 : STD_LOGIC;
  signal q_dot_y1_n_37 : STD_LOGIC;
  signal q_dot_y1_n_38 : STD_LOGIC;
  signal q_dot_y1_n_39 : STD_LOGIC;
  signal q_dot_y1_n_40 : STD_LOGIC;
  signal q_dot_y1_n_41 : STD_LOGIC;
  signal q_dot_y1_n_42 : STD_LOGIC;
  signal q_dot_y1_n_43 : STD_LOGIC;
  signal q_dot_y1_n_44 : STD_LOGIC;
  signal q_dot_y1_n_45 : STD_LOGIC;
  signal q_dot_y1_n_46 : STD_LOGIC;
  signal q_dot_y1_n_47 : STD_LOGIC;
  signal q_dot_y1_n_48 : STD_LOGIC;
  signal q_dot_y1_n_49 : STD_LOGIC;
  signal q_dot_y1_n_50 : STD_LOGIC;
  signal q_dot_y1_n_51 : STD_LOGIC;
  signal q_dot_y1_n_52 : STD_LOGIC;
  signal q_dot_y1_n_53 : STD_LOGIC;
  signal q_dot_y_reg_n_100 : STD_LOGIC;
  signal q_dot_y_reg_n_101 : STD_LOGIC;
  signal q_dot_y_reg_n_102 : STD_LOGIC;
  signal q_dot_y_reg_n_103 : STD_LOGIC;
  signal q_dot_y_reg_n_104 : STD_LOGIC;
  signal q_dot_y_reg_n_105 : STD_LOGIC;
  signal q_dot_y_reg_n_66 : STD_LOGIC;
  signal q_dot_y_reg_n_67 : STD_LOGIC;
  signal q_dot_y_reg_n_68 : STD_LOGIC;
  signal q_dot_y_reg_n_69 : STD_LOGIC;
  signal q_dot_y_reg_n_70 : STD_LOGIC;
  signal q_dot_y_reg_n_71 : STD_LOGIC;
  signal q_dot_y_reg_n_72 : STD_LOGIC;
  signal q_dot_y_reg_n_73 : STD_LOGIC;
  signal q_dot_y_reg_n_74 : STD_LOGIC;
  signal q_dot_y_reg_n_75 : STD_LOGIC;
  signal q_dot_y_reg_n_76 : STD_LOGIC;
  signal q_dot_y_reg_n_77 : STD_LOGIC;
  signal q_dot_y_reg_n_78 : STD_LOGIC;
  signal q_dot_y_reg_n_79 : STD_LOGIC;
  signal q_dot_y_reg_n_80 : STD_LOGIC;
  signal q_dot_y_reg_n_81 : STD_LOGIC;
  signal q_dot_y_reg_n_82 : STD_LOGIC;
  signal q_dot_y_reg_n_83 : STD_LOGIC;
  signal q_dot_y_reg_n_84 : STD_LOGIC;
  signal q_dot_y_reg_n_85 : STD_LOGIC;
  signal q_dot_y_reg_n_86 : STD_LOGIC;
  signal q_dot_y_reg_n_87 : STD_LOGIC;
  signal q_dot_y_reg_n_88 : STD_LOGIC;
  signal q_dot_y_reg_n_89 : STD_LOGIC;
  signal q_dot_y_reg_n_90 : STD_LOGIC;
  signal q_dot_y_reg_n_91 : STD_LOGIC;
  signal q_dot_y_reg_n_92 : STD_LOGIC;
  signal q_dot_y_reg_n_93 : STD_LOGIC;
  signal q_dot_y_reg_n_94 : STD_LOGIC;
  signal q_dot_y_reg_n_95 : STD_LOGIC;
  signal q_dot_y_reg_n_96 : STD_LOGIC;
  signal q_dot_y_reg_n_97 : STD_LOGIC;
  signal q_dot_y_reg_n_98 : STD_LOGIC;
  signal q_dot_y_reg_n_99 : STD_LOGIC;
  signal q_dot_z0_n_100 : STD_LOGIC;
  signal q_dot_z0_n_101 : STD_LOGIC;
  signal q_dot_z0_n_102 : STD_LOGIC;
  signal q_dot_z0_n_103 : STD_LOGIC;
  signal q_dot_z0_n_104 : STD_LOGIC;
  signal q_dot_z0_n_105 : STD_LOGIC;
  signal q_dot_z0_n_106 : STD_LOGIC;
  signal q_dot_z0_n_107 : STD_LOGIC;
  signal q_dot_z0_n_108 : STD_LOGIC;
  signal q_dot_z0_n_109 : STD_LOGIC;
  signal q_dot_z0_n_110 : STD_LOGIC;
  signal q_dot_z0_n_111 : STD_LOGIC;
  signal q_dot_z0_n_112 : STD_LOGIC;
  signal q_dot_z0_n_113 : STD_LOGIC;
  signal q_dot_z0_n_114 : STD_LOGIC;
  signal q_dot_z0_n_115 : STD_LOGIC;
  signal q_dot_z0_n_116 : STD_LOGIC;
  signal q_dot_z0_n_117 : STD_LOGIC;
  signal q_dot_z0_n_118 : STD_LOGIC;
  signal q_dot_z0_n_119 : STD_LOGIC;
  signal q_dot_z0_n_120 : STD_LOGIC;
  signal q_dot_z0_n_121 : STD_LOGIC;
  signal q_dot_z0_n_122 : STD_LOGIC;
  signal q_dot_z0_n_123 : STD_LOGIC;
  signal q_dot_z0_n_124 : STD_LOGIC;
  signal q_dot_z0_n_125 : STD_LOGIC;
  signal q_dot_z0_n_126 : STD_LOGIC;
  signal q_dot_z0_n_127 : STD_LOGIC;
  signal q_dot_z0_n_128 : STD_LOGIC;
  signal q_dot_z0_n_129 : STD_LOGIC;
  signal q_dot_z0_n_130 : STD_LOGIC;
  signal q_dot_z0_n_131 : STD_LOGIC;
  signal q_dot_z0_n_132 : STD_LOGIC;
  signal q_dot_z0_n_133 : STD_LOGIC;
  signal q_dot_z0_n_134 : STD_LOGIC;
  signal q_dot_z0_n_135 : STD_LOGIC;
  signal q_dot_z0_n_136 : STD_LOGIC;
  signal q_dot_z0_n_137 : STD_LOGIC;
  signal q_dot_z0_n_138 : STD_LOGIC;
  signal q_dot_z0_n_139 : STD_LOGIC;
  signal q_dot_z0_n_140 : STD_LOGIC;
  signal q_dot_z0_n_141 : STD_LOGIC;
  signal q_dot_z0_n_142 : STD_LOGIC;
  signal q_dot_z0_n_143 : STD_LOGIC;
  signal q_dot_z0_n_144 : STD_LOGIC;
  signal q_dot_z0_n_145 : STD_LOGIC;
  signal q_dot_z0_n_146 : STD_LOGIC;
  signal q_dot_z0_n_147 : STD_LOGIC;
  signal q_dot_z0_n_148 : STD_LOGIC;
  signal q_dot_z0_n_149 : STD_LOGIC;
  signal q_dot_z0_n_150 : STD_LOGIC;
  signal q_dot_z0_n_151 : STD_LOGIC;
  signal q_dot_z0_n_152 : STD_LOGIC;
  signal q_dot_z0_n_153 : STD_LOGIC;
  signal q_dot_z0_n_24 : STD_LOGIC;
  signal q_dot_z0_n_25 : STD_LOGIC;
  signal q_dot_z0_n_26 : STD_LOGIC;
  signal q_dot_z0_n_27 : STD_LOGIC;
  signal q_dot_z0_n_28 : STD_LOGIC;
  signal q_dot_z0_n_29 : STD_LOGIC;
  signal q_dot_z0_n_30 : STD_LOGIC;
  signal q_dot_z0_n_31 : STD_LOGIC;
  signal q_dot_z0_n_32 : STD_LOGIC;
  signal q_dot_z0_n_33 : STD_LOGIC;
  signal q_dot_z0_n_34 : STD_LOGIC;
  signal q_dot_z0_n_35 : STD_LOGIC;
  signal q_dot_z0_n_36 : STD_LOGIC;
  signal q_dot_z0_n_37 : STD_LOGIC;
  signal q_dot_z0_n_38 : STD_LOGIC;
  signal q_dot_z0_n_39 : STD_LOGIC;
  signal q_dot_z0_n_40 : STD_LOGIC;
  signal q_dot_z0_n_41 : STD_LOGIC;
  signal q_dot_z0_n_42 : STD_LOGIC;
  signal q_dot_z0_n_43 : STD_LOGIC;
  signal q_dot_z0_n_44 : STD_LOGIC;
  signal q_dot_z0_n_45 : STD_LOGIC;
  signal q_dot_z0_n_46 : STD_LOGIC;
  signal q_dot_z0_n_47 : STD_LOGIC;
  signal q_dot_z0_n_48 : STD_LOGIC;
  signal q_dot_z0_n_49 : STD_LOGIC;
  signal q_dot_z0_n_50 : STD_LOGIC;
  signal q_dot_z0_n_51 : STD_LOGIC;
  signal q_dot_z0_n_52 : STD_LOGIC;
  signal q_dot_z0_n_53 : STD_LOGIC;
  signal q_dot_z0_n_66 : STD_LOGIC;
  signal q_dot_z0_n_67 : STD_LOGIC;
  signal q_dot_z0_n_68 : STD_LOGIC;
  signal q_dot_z0_n_69 : STD_LOGIC;
  signal q_dot_z0_n_70 : STD_LOGIC;
  signal q_dot_z0_n_71 : STD_LOGIC;
  signal q_dot_z0_n_72 : STD_LOGIC;
  signal q_dot_z0_n_73 : STD_LOGIC;
  signal q_dot_z0_n_74 : STD_LOGIC;
  signal q_dot_z0_n_75 : STD_LOGIC;
  signal q_dot_z0_n_76 : STD_LOGIC;
  signal q_dot_z0_n_77 : STD_LOGIC;
  signal q_dot_z0_n_78 : STD_LOGIC;
  signal q_dot_z0_n_79 : STD_LOGIC;
  signal q_dot_z0_n_80 : STD_LOGIC;
  signal q_dot_z0_n_81 : STD_LOGIC;
  signal q_dot_z0_n_82 : STD_LOGIC;
  signal q_dot_z0_n_83 : STD_LOGIC;
  signal q_dot_z0_n_84 : STD_LOGIC;
  signal q_dot_z0_n_85 : STD_LOGIC;
  signal q_dot_z0_n_86 : STD_LOGIC;
  signal q_dot_z0_n_87 : STD_LOGIC;
  signal q_dot_z0_n_88 : STD_LOGIC;
  signal q_dot_z0_n_89 : STD_LOGIC;
  signal q_dot_z0_n_90 : STD_LOGIC;
  signal q_dot_z0_n_91 : STD_LOGIC;
  signal q_dot_z0_n_92 : STD_LOGIC;
  signal q_dot_z0_n_93 : STD_LOGIC;
  signal q_dot_z0_n_94 : STD_LOGIC;
  signal q_dot_z0_n_95 : STD_LOGIC;
  signal q_dot_z0_n_96 : STD_LOGIC;
  signal q_dot_z0_n_97 : STD_LOGIC;
  signal q_dot_z0_n_98 : STD_LOGIC;
  signal q_dot_z0_n_99 : STD_LOGIC;
  signal q_dot_z2_n_106 : STD_LOGIC;
  signal q_dot_z2_n_107 : STD_LOGIC;
  signal q_dot_z2_n_108 : STD_LOGIC;
  signal q_dot_z2_n_109 : STD_LOGIC;
  signal q_dot_z2_n_110 : STD_LOGIC;
  signal q_dot_z2_n_111 : STD_LOGIC;
  signal q_dot_z2_n_112 : STD_LOGIC;
  signal q_dot_z2_n_113 : STD_LOGIC;
  signal q_dot_z2_n_114 : STD_LOGIC;
  signal q_dot_z2_n_115 : STD_LOGIC;
  signal q_dot_z2_n_116 : STD_LOGIC;
  signal q_dot_z2_n_117 : STD_LOGIC;
  signal q_dot_z2_n_118 : STD_LOGIC;
  signal q_dot_z2_n_119 : STD_LOGIC;
  signal q_dot_z2_n_120 : STD_LOGIC;
  signal q_dot_z2_n_121 : STD_LOGIC;
  signal q_dot_z2_n_122 : STD_LOGIC;
  signal q_dot_z2_n_123 : STD_LOGIC;
  signal q_dot_z2_n_124 : STD_LOGIC;
  signal q_dot_z2_n_125 : STD_LOGIC;
  signal q_dot_z2_n_126 : STD_LOGIC;
  signal q_dot_z2_n_127 : STD_LOGIC;
  signal q_dot_z2_n_128 : STD_LOGIC;
  signal q_dot_z2_n_129 : STD_LOGIC;
  signal q_dot_z2_n_130 : STD_LOGIC;
  signal q_dot_z2_n_131 : STD_LOGIC;
  signal q_dot_z2_n_132 : STD_LOGIC;
  signal q_dot_z2_n_133 : STD_LOGIC;
  signal q_dot_z2_n_134 : STD_LOGIC;
  signal q_dot_z2_n_135 : STD_LOGIC;
  signal q_dot_z2_n_136 : STD_LOGIC;
  signal q_dot_z2_n_137 : STD_LOGIC;
  signal q_dot_z2_n_138 : STD_LOGIC;
  signal q_dot_z2_n_139 : STD_LOGIC;
  signal q_dot_z2_n_140 : STD_LOGIC;
  signal q_dot_z2_n_141 : STD_LOGIC;
  signal q_dot_z2_n_142 : STD_LOGIC;
  signal q_dot_z2_n_143 : STD_LOGIC;
  signal q_dot_z2_n_144 : STD_LOGIC;
  signal q_dot_z2_n_145 : STD_LOGIC;
  signal q_dot_z2_n_146 : STD_LOGIC;
  signal q_dot_z2_n_147 : STD_LOGIC;
  signal q_dot_z2_n_148 : STD_LOGIC;
  signal q_dot_z2_n_149 : STD_LOGIC;
  signal q_dot_z2_n_150 : STD_LOGIC;
  signal q_dot_z2_n_151 : STD_LOGIC;
  signal q_dot_z2_n_152 : STD_LOGIC;
  signal q_dot_z2_n_153 : STD_LOGIC;
  signal q_dot_z2_n_24 : STD_LOGIC;
  signal q_dot_z2_n_25 : STD_LOGIC;
  signal q_dot_z2_n_26 : STD_LOGIC;
  signal q_dot_z2_n_27 : STD_LOGIC;
  signal q_dot_z2_n_28 : STD_LOGIC;
  signal q_dot_z2_n_29 : STD_LOGIC;
  signal q_dot_z2_n_30 : STD_LOGIC;
  signal q_dot_z2_n_31 : STD_LOGIC;
  signal q_dot_z2_n_32 : STD_LOGIC;
  signal q_dot_z2_n_33 : STD_LOGIC;
  signal q_dot_z2_n_34 : STD_LOGIC;
  signal q_dot_z2_n_35 : STD_LOGIC;
  signal q_dot_z2_n_36 : STD_LOGIC;
  signal q_dot_z2_n_37 : STD_LOGIC;
  signal q_dot_z2_n_38 : STD_LOGIC;
  signal q_dot_z2_n_39 : STD_LOGIC;
  signal q_dot_z2_n_40 : STD_LOGIC;
  signal q_dot_z2_n_41 : STD_LOGIC;
  signal q_dot_z2_n_42 : STD_LOGIC;
  signal q_dot_z2_n_43 : STD_LOGIC;
  signal q_dot_z2_n_44 : STD_LOGIC;
  signal q_dot_z2_n_45 : STD_LOGIC;
  signal q_dot_z2_n_46 : STD_LOGIC;
  signal q_dot_z2_n_47 : STD_LOGIC;
  signal q_dot_z2_n_48 : STD_LOGIC;
  signal q_dot_z2_n_49 : STD_LOGIC;
  signal q_dot_z2_n_50 : STD_LOGIC;
  signal q_dot_z2_n_51 : STD_LOGIC;
  signal q_dot_z2_n_52 : STD_LOGIC;
  signal q_dot_z2_n_53 : STD_LOGIC;
  signal q_dot_z_reg_i_1_n_0 : STD_LOGIC;
  signal q_dot_z_reg_n_100 : STD_LOGIC;
  signal q_dot_z_reg_n_101 : STD_LOGIC;
  signal q_dot_z_reg_n_102 : STD_LOGIC;
  signal q_dot_z_reg_n_103 : STD_LOGIC;
  signal q_dot_z_reg_n_104 : STD_LOGIC;
  signal q_dot_z_reg_n_105 : STD_LOGIC;
  signal q_dot_z_reg_n_67 : STD_LOGIC;
  signal q_dot_z_reg_n_68 : STD_LOGIC;
  signal q_dot_z_reg_n_69 : STD_LOGIC;
  signal q_dot_z_reg_n_70 : STD_LOGIC;
  signal q_dot_z_reg_n_71 : STD_LOGIC;
  signal q_dot_z_reg_n_72 : STD_LOGIC;
  signal q_dot_z_reg_n_73 : STD_LOGIC;
  signal q_dot_z_reg_n_74 : STD_LOGIC;
  signal q_dot_z_reg_n_75 : STD_LOGIC;
  signal q_dot_z_reg_n_76 : STD_LOGIC;
  signal q_dot_z_reg_n_77 : STD_LOGIC;
  signal q_dot_z_reg_n_78 : STD_LOGIC;
  signal q_dot_z_reg_n_79 : STD_LOGIC;
  signal q_dot_z_reg_n_80 : STD_LOGIC;
  signal q_dot_z_reg_n_81 : STD_LOGIC;
  signal q_dot_z_reg_n_82 : STD_LOGIC;
  signal q_dot_z_reg_n_83 : STD_LOGIC;
  signal q_dot_z_reg_n_84 : STD_LOGIC;
  signal q_dot_z_reg_n_85 : STD_LOGIC;
  signal q_dot_z_reg_n_86 : STD_LOGIC;
  signal q_dot_z_reg_n_87 : STD_LOGIC;
  signal q_dot_z_reg_n_88 : STD_LOGIC;
  signal q_dot_z_reg_n_89 : STD_LOGIC;
  signal q_dot_z_reg_n_90 : STD_LOGIC;
  signal q_dot_z_reg_n_91 : STD_LOGIC;
  signal q_dot_z_reg_n_92 : STD_LOGIC;
  signal q_dot_z_reg_n_93 : STD_LOGIC;
  signal q_dot_z_reg_n_94 : STD_LOGIC;
  signal q_dot_z_reg_n_95 : STD_LOGIC;
  signal q_dot_z_reg_n_96 : STD_LOGIC;
  signal q_dot_z_reg_n_97 : STD_LOGIC;
  signal q_dot_z_reg_n_98 : STD_LOGIC;
  signal q_dot_z_reg_n_99 : STD_LOGIC;
  signal q_hat_dot_mag_sqr : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_106\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_107\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_108\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_109\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_110\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_111\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_112\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_113\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_114\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_115\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_116\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_117\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_118\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_119\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_120\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_121\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_122\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_123\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_124\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_125\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_126\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_127\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_128\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_129\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_130\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_131\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_132\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_133\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_134\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_135\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_136\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_137\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_138\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_139\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_140\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_141\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_142\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_143\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_144\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_145\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_146\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_147\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_148\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_149\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_150\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_151\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_152\ : STD_LOGIC;
  signal \q_hat_dot_mag_sqr0__0_n_153\ : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_106 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_107 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_108 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_109 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_110 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_111 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_112 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_113 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_114 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_115 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_116 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_117 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_118 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_119 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_120 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_121 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_122 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_123 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_124 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_125 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_126 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_127 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_128 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_129 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_130 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_131 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_132 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_133 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_134 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_135 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_136 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_137 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_138 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_139 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_140 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_141 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_142 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_143 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_144 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_145 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_146 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_147 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_148 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_149 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_150 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_151 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_152 : STD_LOGIC;
  signal q_hat_dot_mag_sqr0_n_153 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_106 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_107 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_108 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_109 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_110 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_111 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_112 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_113 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_114 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_115 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_116 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_117 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_118 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_119 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_120 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_121 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_122 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_123 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_124 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_125 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_126 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_127 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_128 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_129 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_130 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_131 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_132 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_133 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_134 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_135 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_136 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_137 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_138 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_139 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_140 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_141 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_142 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_143 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_144 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_145 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_146 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_147 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_148 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_149 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_150 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_151 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_152 : STD_LOGIC;
  signal q_hat_dot_mag_sqr1_n_153 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_100 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_101 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_102 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_103 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_104 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_105 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_71 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_72 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_73 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_74 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_75 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_76 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_77 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_78 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_79 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_80 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_81 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_82 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_83 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_84 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_85 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_86 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_87 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_88 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_89 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_90 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_91 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_92 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_93 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_94 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_95 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_96 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_97 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_98 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_reg_n_99 : STD_LOGIC;
  signal q_hat_dot_mag_sqr_rounded : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal q_hat_dot_w_norm_rounded_n_100 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_101 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_102 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_103 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_104 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_105 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_82 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_83 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_84 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_85 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_86 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_87 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_88 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_89 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_90 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_91 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_92 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_93 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_94 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_95 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_96 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_97 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_98 : STD_LOGIC;
  signal q_hat_dot_w_norm_rounded_n_99 : STD_LOGIC;
  signal q_hat_dot_w_norm_temp : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_100 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_101 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_102 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_103 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_104 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_105 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_70 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_71 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_72 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_73 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_74 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_75 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_76 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_77 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_78 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_79 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_80 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_81 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_82 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_83 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_84 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_85 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_86 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_87 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_88 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_89 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_90 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_91 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_92 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_93 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_94 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_95 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_96 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_97 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_98 : STD_LOGIC;
  signal q_hat_dot_w_temp0_n_99 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_100 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_101 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_102 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_103 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_104 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_105 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_68 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_69 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_70 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_71 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_72 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_73 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_74 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_75 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_76 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_77 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_78 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_79 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_80 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_81 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_82 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_83 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_84 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_85 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_86 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_87 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_88 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_89 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_90 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_91 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_92 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_93 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_94 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_95 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_96 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_97 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_98 : STD_LOGIC;
  signal q_hat_dot_w_temp1_n_99 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_100 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_101 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_102 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_103 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_104 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_105 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_82 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_83 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_84 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_85 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_86 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_87 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_88 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_89 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_90 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_91 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_92 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_93 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_94 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_95 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_96 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_97 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_98 : STD_LOGIC;
  signal q_hat_dot_x_norm_rounded_n_99 : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_100\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_101\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_102\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_103\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_104\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_105\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_70\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_71\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_72\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_73\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_74\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_75\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_76\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_77\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_78\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_79\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_80\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_81\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_82\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_83\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_84\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_85\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_86\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_87\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_88\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_89\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_90\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_91\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_92\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_93\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_94\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_95\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_96\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_97\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_98\ : STD_LOGIC;
  signal \q_hat_dot_x_temp0__0_n_99\ : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_106 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_107 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_108 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_109 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_110 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_111 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_112 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_113 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_114 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_115 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_116 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_117 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_118 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_119 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_120 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_121 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_122 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_123 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_124 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_125 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_126 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_127 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_128 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_129 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_130 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_131 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_132 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_133 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_134 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_135 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_136 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_137 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_138 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_139 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_140 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_141 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_142 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_143 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_144 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_145 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_146 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_147 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_148 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_149 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_150 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_151 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_152 : STD_LOGIC;
  signal q_hat_dot_x_temp0_n_153 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_100 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_101 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_102 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_103 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_104 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_105 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_66 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_67 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_68 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_69 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_70 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_71 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_72 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_73 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_74 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_75 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_76 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_77 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_78 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_79 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_80 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_81 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_82 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_83 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_84 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_85 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_86 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_87 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_88 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_89 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_90 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_91 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_92 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_93 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_94 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_95 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_96 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_97 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_98 : STD_LOGIC;
  signal q_hat_dot_x_temp1_n_99 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_100 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_101 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_102 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_103 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_104 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_105 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_68 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_69 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_70 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_71 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_72 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_73 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_74 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_75 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_76 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_77 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_78 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_79 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_80 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_81 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_82 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_83 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_84 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_85 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_86 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_87 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_88 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_89 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_90 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_91 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_92 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_93 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_94 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_95 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_96 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_97 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_98 : STD_LOGIC;
  signal q_hat_dot_x_temp2_n_99 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_100 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_101 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_102 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_103 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_104 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_105 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_82 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_83 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_84 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_85 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_86 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_87 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_88 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_89 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_90 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_91 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_92 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_93 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_94 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_95 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_96 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_97 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_98 : STD_LOGIC;
  signal q_hat_dot_y_norm_rounded_n_99 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_100 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_101 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_102 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_103 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_104 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_105 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_70 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_71 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_72 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_73 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_74 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_75 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_76 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_77 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_78 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_79 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_80 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_81 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_82 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_83 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_84 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_85 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_86 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_87 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_88 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_89 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_90 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_91 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_92 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_93 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_94 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_95 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_96 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_97 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_98 : STD_LOGIC;
  signal q_hat_dot_y_temp0_n_99 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_100 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_101 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_102 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_103 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_104 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_105 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_68 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_69 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_70 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_71 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_72 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_73 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_74 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_75 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_76 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_77 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_78 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_79 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_80 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_81 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_82 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_83 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_84 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_85 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_86 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_87 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_88 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_89 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_90 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_91 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_92 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_93 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_94 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_95 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_96 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_97 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_98 : STD_LOGIC;
  signal q_hat_dot_y_temp1_n_99 : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_100_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_10_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_11_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_12_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_13_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_14_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_15_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_16_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_17_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_18_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_19_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_1_n_2\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_1_n_3\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_20_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_21_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_22_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_23_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_24_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_25_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_26_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_27_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_28_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_29_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_2_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_2_n_1\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_2_n_2\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_2_n_3\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_30_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_31_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_32_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_33_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_34_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_35_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_36_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_37_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_38_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_39_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_3_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_3_n_1\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_3_n_2\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_3_n_3\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_40_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_41_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_42_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_43_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_43_n_1\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_43_n_2\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_43_n_3\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_44_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_45_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_46_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_47_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_48_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_49_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_4_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_4_n_1\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_4_n_2\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_4_n_3\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_50_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_51_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_52_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_53_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_54_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_55_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_56_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_57_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_58_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_59_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_5_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_5_n_1\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_5_n_2\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_5_n_3\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_60_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_61_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_62_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_63_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_64_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_65_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_66_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_67_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_68_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_69_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_6_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_6_n_1\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_6_n_2\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_6_n_3\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_70_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_71_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_72_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_73_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_74_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_75_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_76_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_76_n_1\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_76_n_2\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_76_n_3\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_77_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_78_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_79_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_7_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_80_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_81_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_82_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_83_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_84_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_85_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_85_n_1\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_85_n_2\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_85_n_3\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_86_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_87_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_88_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_89_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_8_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_90_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_91_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_92_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_93_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_94_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_95_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_96_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_97_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_98_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_99_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_i_9_n_0\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_100\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_101\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_102\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_103\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_104\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_105\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_66\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_67\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_68\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_69\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_70\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_71\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_72\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_73\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_74\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_75\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_76\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_77\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_78\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_79\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_80\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_81\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_82\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_83\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_84\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_85\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_86\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_87\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_88\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_89\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_90\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_91\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_92\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_93\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_94\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_95\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_96\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_97\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_98\ : STD_LOGIC;
  signal \q_hat_dot_y_temp2__0_n_99\ : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_106 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_107 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_108 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_109 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_110 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_111 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_112 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_113 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_114 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_115 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_116 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_117 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_118 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_119 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_120 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_121 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_122 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_123 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_124 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_125 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_126 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_127 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_128 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_129 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_130 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_131 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_132 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_133 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_134 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_135 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_136 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_137 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_138 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_139 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_140 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_141 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_142 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_143 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_144 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_145 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_146 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_147 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_148 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_149 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_150 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_151 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_152 : STD_LOGIC;
  signal q_hat_dot_y_temp2_n_153 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_100 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_101 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_102 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_103 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_104 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_105 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_82 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_83 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_84 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_85 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_86 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_87 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_88 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_89 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_90 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_91 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_92 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_93 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_94 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_95 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_96 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_97 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_98 : STD_LOGIC;
  signal q_hat_dot_z_norm_rounded_n_99 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_10_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_11_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_11_n_1 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_11_n_2 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_11_n_3 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_11_n_4 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_11_n_5 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_11_n_6 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_11_n_7 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_12_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_13_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_14_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_15_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_16_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_16_n_1 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_16_n_2 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_16_n_3 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_16_n_4 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_16_n_5 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_16_n_6 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_16_n_7 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_17_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_18_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_19_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_1_n_2 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_1_n_3 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_20_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_21_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_21_n_1 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_21_n_2 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_21_n_3 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_21_n_4 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_21_n_5 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_21_n_6 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_21_n_7 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_22_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_23_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_24_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_25_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_26_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_26_n_1 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_26_n_2 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_26_n_3 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_26_n_4 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_26_n_5 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_26_n_6 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_27_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_28_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_29_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_2_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_2_n_1 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_2_n_2 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_2_n_3 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_30_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_31_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_32_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_33_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_34_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_35_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_36_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_37_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_38_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_39_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_3_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_3_n_1 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_3_n_2 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_3_n_3 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_40_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_41_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_42_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_43_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_44_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_45_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_46_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_47_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_4_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_4_n_1 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_4_n_2 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_4_n_3 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_5_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_5_n_1 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_5_n_2 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_5_n_3 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_7_n_1 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_7_n_3 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_7_n_6 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_7_n_7 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_8_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_i_9_n_0 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_100 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_101 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_102 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_103 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_104 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_105 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_70 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_71 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_72 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_73 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_74 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_75 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_76 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_77 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_78 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_79 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_80 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_81 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_82 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_83 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_84 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_85 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_86 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_87 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_88 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_89 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_90 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_91 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_92 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_93 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_94 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_95 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_96 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_97 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_98 : STD_LOGIC;
  signal q_hat_dot_z_temp0_n_99 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_100 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_101 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_102 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_103 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_104 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_105 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_68 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_69 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_70 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_71 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_72 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_73 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_74 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_75 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_76 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_77 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_78 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_79 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_80 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_81 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_82 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_83 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_84 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_85 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_86 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_87 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_88 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_89 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_90 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_91 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_92 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_93 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_94 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_95 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_96 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_97 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_98 : STD_LOGIC;
  signal q_hat_dot_z_temp1_n_99 : STD_LOGIC;
  signal q_mag_sqr : STD_LOGIC;
  signal \q_mag_sqr0__0_n_100\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_101\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_102\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_103\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_104\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_105\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_106\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_107\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_108\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_109\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_110\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_111\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_112\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_113\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_114\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_115\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_116\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_117\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_118\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_119\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_120\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_121\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_122\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_123\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_124\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_125\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_126\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_127\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_128\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_129\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_130\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_131\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_132\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_133\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_134\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_135\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_136\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_137\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_138\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_139\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_140\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_141\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_142\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_143\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_144\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_145\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_146\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_147\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_148\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_149\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_150\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_151\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_152\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_153\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_71\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_72\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_73\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_74\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_75\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_76\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_77\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_78\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_79\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_80\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_81\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_82\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_83\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_84\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_85\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_86\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_87\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_88\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_89\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_90\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_91\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_92\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_93\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_94\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_95\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_96\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_97\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_98\ : STD_LOGIC;
  signal \q_mag_sqr0__0_n_99\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_100\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_101\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_102\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_103\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_104\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_105\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_71\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_72\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_73\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_74\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_75\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_76\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_77\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_78\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_79\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_80\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_81\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_82\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_83\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_84\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_85\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_86\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_87\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_88\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_89\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_90\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_91\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_92\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_93\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_94\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_95\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_96\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_97\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_98\ : STD_LOGIC;
  signal \q_mag_sqr0__1_n_99\ : STD_LOGIC;
  signal q_mag_sqr0_n_100 : STD_LOGIC;
  signal q_mag_sqr0_n_101 : STD_LOGIC;
  signal q_mag_sqr0_n_102 : STD_LOGIC;
  signal q_mag_sqr0_n_103 : STD_LOGIC;
  signal q_mag_sqr0_n_104 : STD_LOGIC;
  signal q_mag_sqr0_n_105 : STD_LOGIC;
  signal q_mag_sqr0_n_106 : STD_LOGIC;
  signal q_mag_sqr0_n_107 : STD_LOGIC;
  signal q_mag_sqr0_n_108 : STD_LOGIC;
  signal q_mag_sqr0_n_109 : STD_LOGIC;
  signal q_mag_sqr0_n_110 : STD_LOGIC;
  signal q_mag_sqr0_n_111 : STD_LOGIC;
  signal q_mag_sqr0_n_112 : STD_LOGIC;
  signal q_mag_sqr0_n_113 : STD_LOGIC;
  signal q_mag_sqr0_n_114 : STD_LOGIC;
  signal q_mag_sqr0_n_115 : STD_LOGIC;
  signal q_mag_sqr0_n_116 : STD_LOGIC;
  signal q_mag_sqr0_n_117 : STD_LOGIC;
  signal q_mag_sqr0_n_118 : STD_LOGIC;
  signal q_mag_sqr0_n_119 : STD_LOGIC;
  signal q_mag_sqr0_n_120 : STD_LOGIC;
  signal q_mag_sqr0_n_121 : STD_LOGIC;
  signal q_mag_sqr0_n_122 : STD_LOGIC;
  signal q_mag_sqr0_n_123 : STD_LOGIC;
  signal q_mag_sqr0_n_124 : STD_LOGIC;
  signal q_mag_sqr0_n_125 : STD_LOGIC;
  signal q_mag_sqr0_n_126 : STD_LOGIC;
  signal q_mag_sqr0_n_127 : STD_LOGIC;
  signal q_mag_sqr0_n_128 : STD_LOGIC;
  signal q_mag_sqr0_n_129 : STD_LOGIC;
  signal q_mag_sqr0_n_130 : STD_LOGIC;
  signal q_mag_sqr0_n_131 : STD_LOGIC;
  signal q_mag_sqr0_n_132 : STD_LOGIC;
  signal q_mag_sqr0_n_133 : STD_LOGIC;
  signal q_mag_sqr0_n_134 : STD_LOGIC;
  signal q_mag_sqr0_n_135 : STD_LOGIC;
  signal q_mag_sqr0_n_136 : STD_LOGIC;
  signal q_mag_sqr0_n_137 : STD_LOGIC;
  signal q_mag_sqr0_n_138 : STD_LOGIC;
  signal q_mag_sqr0_n_139 : STD_LOGIC;
  signal q_mag_sqr0_n_140 : STD_LOGIC;
  signal q_mag_sqr0_n_141 : STD_LOGIC;
  signal q_mag_sqr0_n_142 : STD_LOGIC;
  signal q_mag_sqr0_n_143 : STD_LOGIC;
  signal q_mag_sqr0_n_144 : STD_LOGIC;
  signal q_mag_sqr0_n_145 : STD_LOGIC;
  signal q_mag_sqr0_n_146 : STD_LOGIC;
  signal q_mag_sqr0_n_147 : STD_LOGIC;
  signal q_mag_sqr0_n_148 : STD_LOGIC;
  signal q_mag_sqr0_n_149 : STD_LOGIC;
  signal q_mag_sqr0_n_150 : STD_LOGIC;
  signal q_mag_sqr0_n_151 : STD_LOGIC;
  signal q_mag_sqr0_n_152 : STD_LOGIC;
  signal q_mag_sqr0_n_153 : STD_LOGIC;
  signal q_mag_sqr0_n_71 : STD_LOGIC;
  signal q_mag_sqr0_n_72 : STD_LOGIC;
  signal q_mag_sqr0_n_73 : STD_LOGIC;
  signal q_mag_sqr0_n_74 : STD_LOGIC;
  signal q_mag_sqr0_n_75 : STD_LOGIC;
  signal q_mag_sqr0_n_76 : STD_LOGIC;
  signal q_mag_sqr0_n_77 : STD_LOGIC;
  signal q_mag_sqr0_n_78 : STD_LOGIC;
  signal q_mag_sqr0_n_79 : STD_LOGIC;
  signal q_mag_sqr0_n_80 : STD_LOGIC;
  signal q_mag_sqr0_n_81 : STD_LOGIC;
  signal q_mag_sqr0_n_82 : STD_LOGIC;
  signal q_mag_sqr0_n_83 : STD_LOGIC;
  signal q_mag_sqr0_n_84 : STD_LOGIC;
  signal q_mag_sqr0_n_85 : STD_LOGIC;
  signal q_mag_sqr0_n_86 : STD_LOGIC;
  signal q_mag_sqr0_n_87 : STD_LOGIC;
  signal q_mag_sqr0_n_88 : STD_LOGIC;
  signal q_mag_sqr0_n_89 : STD_LOGIC;
  signal q_mag_sqr0_n_90 : STD_LOGIC;
  signal q_mag_sqr0_n_91 : STD_LOGIC;
  signal q_mag_sqr0_n_92 : STD_LOGIC;
  signal q_mag_sqr0_n_93 : STD_LOGIC;
  signal q_mag_sqr0_n_94 : STD_LOGIC;
  signal q_mag_sqr0_n_95 : STD_LOGIC;
  signal q_mag_sqr0_n_96 : STD_LOGIC;
  signal q_mag_sqr0_n_97 : STD_LOGIC;
  signal q_mag_sqr0_n_98 : STD_LOGIC;
  signal q_mag_sqr0_n_99 : STD_LOGIC;
  signal q_mag_sqr1_n_100 : STD_LOGIC;
  signal q_mag_sqr1_n_101 : STD_LOGIC;
  signal q_mag_sqr1_n_102 : STD_LOGIC;
  signal q_mag_sqr1_n_103 : STD_LOGIC;
  signal q_mag_sqr1_n_104 : STD_LOGIC;
  signal q_mag_sqr1_n_105 : STD_LOGIC;
  signal q_mag_sqr1_n_106 : STD_LOGIC;
  signal q_mag_sqr1_n_107 : STD_LOGIC;
  signal q_mag_sqr1_n_108 : STD_LOGIC;
  signal q_mag_sqr1_n_109 : STD_LOGIC;
  signal q_mag_sqr1_n_110 : STD_LOGIC;
  signal q_mag_sqr1_n_111 : STD_LOGIC;
  signal q_mag_sqr1_n_112 : STD_LOGIC;
  signal q_mag_sqr1_n_113 : STD_LOGIC;
  signal q_mag_sqr1_n_114 : STD_LOGIC;
  signal q_mag_sqr1_n_115 : STD_LOGIC;
  signal q_mag_sqr1_n_116 : STD_LOGIC;
  signal q_mag_sqr1_n_117 : STD_LOGIC;
  signal q_mag_sqr1_n_118 : STD_LOGIC;
  signal q_mag_sqr1_n_119 : STD_LOGIC;
  signal q_mag_sqr1_n_120 : STD_LOGIC;
  signal q_mag_sqr1_n_121 : STD_LOGIC;
  signal q_mag_sqr1_n_122 : STD_LOGIC;
  signal q_mag_sqr1_n_123 : STD_LOGIC;
  signal q_mag_sqr1_n_124 : STD_LOGIC;
  signal q_mag_sqr1_n_125 : STD_LOGIC;
  signal q_mag_sqr1_n_126 : STD_LOGIC;
  signal q_mag_sqr1_n_127 : STD_LOGIC;
  signal q_mag_sqr1_n_128 : STD_LOGIC;
  signal q_mag_sqr1_n_129 : STD_LOGIC;
  signal q_mag_sqr1_n_130 : STD_LOGIC;
  signal q_mag_sqr1_n_131 : STD_LOGIC;
  signal q_mag_sqr1_n_132 : STD_LOGIC;
  signal q_mag_sqr1_n_133 : STD_LOGIC;
  signal q_mag_sqr1_n_134 : STD_LOGIC;
  signal q_mag_sqr1_n_135 : STD_LOGIC;
  signal q_mag_sqr1_n_136 : STD_LOGIC;
  signal q_mag_sqr1_n_137 : STD_LOGIC;
  signal q_mag_sqr1_n_138 : STD_LOGIC;
  signal q_mag_sqr1_n_139 : STD_LOGIC;
  signal q_mag_sqr1_n_140 : STD_LOGIC;
  signal q_mag_sqr1_n_141 : STD_LOGIC;
  signal q_mag_sqr1_n_142 : STD_LOGIC;
  signal q_mag_sqr1_n_143 : STD_LOGIC;
  signal q_mag_sqr1_n_144 : STD_LOGIC;
  signal q_mag_sqr1_n_145 : STD_LOGIC;
  signal q_mag_sqr1_n_146 : STD_LOGIC;
  signal q_mag_sqr1_n_147 : STD_LOGIC;
  signal q_mag_sqr1_n_148 : STD_LOGIC;
  signal q_mag_sqr1_n_149 : STD_LOGIC;
  signal q_mag_sqr1_n_150 : STD_LOGIC;
  signal q_mag_sqr1_n_151 : STD_LOGIC;
  signal q_mag_sqr1_n_152 : STD_LOGIC;
  signal q_mag_sqr1_n_153 : STD_LOGIC;
  signal q_mag_sqr1_n_74 : STD_LOGIC;
  signal q_mag_sqr1_n_75 : STD_LOGIC;
  signal q_mag_sqr1_n_76 : STD_LOGIC;
  signal q_mag_sqr1_n_77 : STD_LOGIC;
  signal q_mag_sqr1_n_78 : STD_LOGIC;
  signal q_mag_sqr1_n_79 : STD_LOGIC;
  signal q_mag_sqr1_n_80 : STD_LOGIC;
  signal q_mag_sqr1_n_81 : STD_LOGIC;
  signal q_mag_sqr1_n_82 : STD_LOGIC;
  signal q_mag_sqr1_n_83 : STD_LOGIC;
  signal q_mag_sqr1_n_84 : STD_LOGIC;
  signal q_mag_sqr1_n_85 : STD_LOGIC;
  signal q_mag_sqr1_n_86 : STD_LOGIC;
  signal q_mag_sqr1_n_87 : STD_LOGIC;
  signal q_mag_sqr1_n_88 : STD_LOGIC;
  signal q_mag_sqr1_n_89 : STD_LOGIC;
  signal q_mag_sqr1_n_90 : STD_LOGIC;
  signal q_mag_sqr1_n_91 : STD_LOGIC;
  signal q_mag_sqr1_n_92 : STD_LOGIC;
  signal q_mag_sqr1_n_93 : STD_LOGIC;
  signal q_mag_sqr1_n_94 : STD_LOGIC;
  signal q_mag_sqr1_n_95 : STD_LOGIC;
  signal q_mag_sqr1_n_96 : STD_LOGIC;
  signal q_mag_sqr1_n_97 : STD_LOGIC;
  signal q_mag_sqr1_n_98 : STD_LOGIC;
  signal q_mag_sqr1_n_99 : STD_LOGIC;
  signal q_mag_sqr_rounded : STD_LOGIC_VECTOR ( 33 downto 24 );
  signal q_norm_next_state : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_w_norm_reg_n_0_[9]\ : STD_LOGIC;
  signal q_w_norm_rounded_i_1_n_3 : STD_LOGIC;
  signal q_w_norm_rounded_i_2_n_0 : STD_LOGIC;
  signal q_w_norm_rounded_i_2_n_1 : STD_LOGIC;
  signal q_w_norm_rounded_i_2_n_2 : STD_LOGIC;
  signal q_w_norm_rounded_i_2_n_3 : STD_LOGIC;
  signal q_w_norm_rounded_i_3_n_0 : STD_LOGIC;
  signal q_w_norm_rounded_i_3_n_1 : STD_LOGIC;
  signal q_w_norm_rounded_i_3_n_2 : STD_LOGIC;
  signal q_w_norm_rounded_i_3_n_3 : STD_LOGIC;
  signal q_w_norm_rounded_i_4_n_0 : STD_LOGIC;
  signal q_w_norm_rounded_i_4_n_1 : STD_LOGIC;
  signal q_w_norm_rounded_i_4_n_2 : STD_LOGIC;
  signal q_w_norm_rounded_i_4_n_3 : STD_LOGIC;
  signal q_w_norm_rounded_i_5_n_0 : STD_LOGIC;
  signal q_w_norm_rounded_i_5_n_1 : STD_LOGIC;
  signal q_w_norm_rounded_i_5_n_2 : STD_LOGIC;
  signal q_w_norm_rounded_i_5_n_3 : STD_LOGIC;
  signal q_w_norm_rounded_i_6_n_0 : STD_LOGIC;
  signal q_w_norm_rounded_n_102 : STD_LOGIC;
  signal q_w_norm_rounded_n_103 : STD_LOGIC;
  signal q_w_norm_rounded_n_104 : STD_LOGIC;
  signal q_w_norm_rounded_n_105 : STD_LOGIC;
  signal q_w_norm_temp : STD_LOGIC;
  signal q_w_rounded : STD_LOGIC_VECTOR ( 33 downto 18 );
  signal q_w_temp2_i_10_n_0 : STD_LOGIC;
  signal q_w_temp2_i_10_n_1 : STD_LOGIC;
  signal q_w_temp2_i_10_n_2 : STD_LOGIC;
  signal q_w_temp2_i_10_n_3 : STD_LOGIC;
  signal q_w_temp2_i_11_n_0 : STD_LOGIC;
  signal q_w_temp2_i_12_n_0 : STD_LOGIC;
  signal q_w_temp2_i_13_n_0 : STD_LOGIC;
  signal q_w_temp2_i_14_n_0 : STD_LOGIC;
  signal q_w_temp2_i_15_n_0 : STD_LOGIC;
  signal q_w_temp2_i_16_n_0 : STD_LOGIC;
  signal q_w_temp2_i_17_n_0 : STD_LOGIC;
  signal q_w_temp2_i_18_n_0 : STD_LOGIC;
  signal q_w_temp2_i_19_n_0 : STD_LOGIC;
  signal q_w_temp2_i_19_n_1 : STD_LOGIC;
  signal q_w_temp2_i_19_n_2 : STD_LOGIC;
  signal q_w_temp2_i_19_n_3 : STD_LOGIC;
  signal q_w_temp2_i_20_n_0 : STD_LOGIC;
  signal q_w_temp2_i_21_n_0 : STD_LOGIC;
  signal q_w_temp2_i_22_n_0 : STD_LOGIC;
  signal q_w_temp2_i_23_n_0 : STD_LOGIC;
  signal q_w_temp2_i_24_n_0 : STD_LOGIC;
  signal q_w_temp2_i_25_n_0 : STD_LOGIC;
  signal q_w_temp2_i_26_n_0 : STD_LOGIC;
  signal q_w_temp2_i_27_n_0 : STD_LOGIC;
  signal q_w_temp2_i_28_n_0 : STD_LOGIC;
  signal q_w_temp2_i_28_n_1 : STD_LOGIC;
  signal q_w_temp2_i_28_n_2 : STD_LOGIC;
  signal q_w_temp2_i_28_n_3 : STD_LOGIC;
  signal q_w_temp2_i_29_n_0 : STD_LOGIC;
  signal q_w_temp2_i_2_n_1 : STD_LOGIC;
  signal q_w_temp2_i_2_n_2 : STD_LOGIC;
  signal q_w_temp2_i_2_n_3 : STD_LOGIC;
  signal q_w_temp2_i_30_n_0 : STD_LOGIC;
  signal q_w_temp2_i_31_n_0 : STD_LOGIC;
  signal q_w_temp2_i_32_n_0 : STD_LOGIC;
  signal q_w_temp2_i_33_n_0 : STD_LOGIC;
  signal q_w_temp2_i_34_n_0 : STD_LOGIC;
  signal q_w_temp2_i_35_n_0 : STD_LOGIC;
  signal q_w_temp2_i_36_n_0 : STD_LOGIC;
  signal q_w_temp2_i_37_n_0 : STD_LOGIC;
  signal q_w_temp2_i_37_n_1 : STD_LOGIC;
  signal q_w_temp2_i_37_n_2 : STD_LOGIC;
  signal q_w_temp2_i_37_n_3 : STD_LOGIC;
  signal q_w_temp2_i_38_n_0 : STD_LOGIC;
  signal q_w_temp2_i_39_n_0 : STD_LOGIC;
  signal q_w_temp2_i_3_n_0 : STD_LOGIC;
  signal q_w_temp2_i_3_n_1 : STD_LOGIC;
  signal q_w_temp2_i_3_n_2 : STD_LOGIC;
  signal q_w_temp2_i_3_n_3 : STD_LOGIC;
  signal q_w_temp2_i_40_n_0 : STD_LOGIC;
  signal q_w_temp2_i_41_n_0 : STD_LOGIC;
  signal q_w_temp2_i_42_n_0 : STD_LOGIC;
  signal q_w_temp2_i_43_n_0 : STD_LOGIC;
  signal q_w_temp2_i_44_n_0 : STD_LOGIC;
  signal q_w_temp2_i_45_n_0 : STD_LOGIC;
  signal q_w_temp2_i_46_n_0 : STD_LOGIC;
  signal q_w_temp2_i_46_n_1 : STD_LOGIC;
  signal q_w_temp2_i_46_n_2 : STD_LOGIC;
  signal q_w_temp2_i_46_n_3 : STD_LOGIC;
  signal q_w_temp2_i_47_n_0 : STD_LOGIC;
  signal q_w_temp2_i_48_n_0 : STD_LOGIC;
  signal q_w_temp2_i_49_n_0 : STD_LOGIC;
  signal q_w_temp2_i_4_n_0 : STD_LOGIC;
  signal q_w_temp2_i_50_n_0 : STD_LOGIC;
  signal q_w_temp2_i_51_n_0 : STD_LOGIC;
  signal q_w_temp2_i_52_n_0 : STD_LOGIC;
  signal q_w_temp2_i_53_n_0 : STD_LOGIC;
  signal q_w_temp2_i_54_n_0 : STD_LOGIC;
  signal q_w_temp2_i_55_n_0 : STD_LOGIC;
  signal q_w_temp2_i_55_n_1 : STD_LOGIC;
  signal q_w_temp2_i_55_n_2 : STD_LOGIC;
  signal q_w_temp2_i_55_n_3 : STD_LOGIC;
  signal q_w_temp2_i_56_n_0 : STD_LOGIC;
  signal q_w_temp2_i_57_n_0 : STD_LOGIC;
  signal q_w_temp2_i_58_n_0 : STD_LOGIC;
  signal q_w_temp2_i_59_n_0 : STD_LOGIC;
  signal q_w_temp2_i_5_n_0 : STD_LOGIC;
  signal q_w_temp2_i_60_n_0 : STD_LOGIC;
  signal q_w_temp2_i_61_n_0 : STD_LOGIC;
  signal q_w_temp2_i_62_n_0 : STD_LOGIC;
  signal q_w_temp2_i_63_n_0 : STD_LOGIC;
  signal q_w_temp2_i_64_n_0 : STD_LOGIC;
  signal q_w_temp2_i_64_n_1 : STD_LOGIC;
  signal q_w_temp2_i_64_n_2 : STD_LOGIC;
  signal q_w_temp2_i_64_n_3 : STD_LOGIC;
  signal q_w_temp2_i_65_n_0 : STD_LOGIC;
  signal q_w_temp2_i_66_n_0 : STD_LOGIC;
  signal q_w_temp2_i_67_n_0 : STD_LOGIC;
  signal q_w_temp2_i_68_n_0 : STD_LOGIC;
  signal q_w_temp2_i_69_n_0 : STD_LOGIC;
  signal q_w_temp2_i_6_n_0 : STD_LOGIC;
  signal q_w_temp2_i_70_n_0 : STD_LOGIC;
  signal q_w_temp2_i_71_n_0 : STD_LOGIC;
  signal q_w_temp2_i_72_n_0 : STD_LOGIC;
  signal q_w_temp2_i_73_n_0 : STD_LOGIC;
  signal q_w_temp2_i_73_n_1 : STD_LOGIC;
  signal q_w_temp2_i_73_n_2 : STD_LOGIC;
  signal q_w_temp2_i_73_n_3 : STD_LOGIC;
  signal q_w_temp2_i_74_n_0 : STD_LOGIC;
  signal q_w_temp2_i_75_n_0 : STD_LOGIC;
  signal q_w_temp2_i_76_n_0 : STD_LOGIC;
  signal q_w_temp2_i_77_n_0 : STD_LOGIC;
  signal q_w_temp2_i_78_n_0 : STD_LOGIC;
  signal q_w_temp2_i_79_n_0 : STD_LOGIC;
  signal q_w_temp2_i_7_n_0 : STD_LOGIC;
  signal q_w_temp2_i_80_n_0 : STD_LOGIC;
  signal q_w_temp2_i_81_n_0 : STD_LOGIC;
  signal q_w_temp2_i_82_n_0 : STD_LOGIC;
  signal q_w_temp2_i_83_n_0 : STD_LOGIC;
  signal q_w_temp2_i_84_n_0 : STD_LOGIC;
  signal q_w_temp2_i_85_n_0 : STD_LOGIC;
  signal q_w_temp2_i_86_n_0 : STD_LOGIC;
  signal q_w_temp2_i_87_n_0 : STD_LOGIC;
  signal q_w_temp2_i_88_n_0 : STD_LOGIC;
  signal q_w_temp2_i_8_n_0 : STD_LOGIC;
  signal q_w_temp2_i_9_n_0 : STD_LOGIC;
  signal q_w_temp2_n_100 : STD_LOGIC;
  signal q_w_temp2_n_101 : STD_LOGIC;
  signal q_w_temp2_n_102 : STD_LOGIC;
  signal q_w_temp2_n_103 : STD_LOGIC;
  signal q_w_temp2_n_104 : STD_LOGIC;
  signal q_w_temp2_n_105 : STD_LOGIC;
  signal q_w_temp2_n_81 : STD_LOGIC;
  signal q_w_temp2_n_82 : STD_LOGIC;
  signal q_w_temp2_n_83 : STD_LOGIC;
  signal q_w_temp2_n_84 : STD_LOGIC;
  signal q_w_temp2_n_85 : STD_LOGIC;
  signal q_w_temp2_n_86 : STD_LOGIC;
  signal q_w_temp2_n_87 : STD_LOGIC;
  signal q_w_temp2_n_88 : STD_LOGIC;
  signal q_w_temp2_n_89 : STD_LOGIC;
  signal q_w_temp2_n_90 : STD_LOGIC;
  signal q_w_temp2_n_91 : STD_LOGIC;
  signal q_w_temp2_n_92 : STD_LOGIC;
  signal q_w_temp2_n_93 : STD_LOGIC;
  signal q_w_temp2_n_94 : STD_LOGIC;
  signal q_w_temp2_n_95 : STD_LOGIC;
  signal q_w_temp2_n_96 : STD_LOGIC;
  signal q_w_temp2_n_97 : STD_LOGIC;
  signal q_w_temp2_n_98 : STD_LOGIC;
  signal q_w_temp2_n_99 : STD_LOGIC;
  signal \q_w_temp_reg__0\ : STD_LOGIC_VECTOR ( 33 downto 16 );
  signal q_w_temp_reg_n_100 : STD_LOGIC;
  signal q_w_temp_reg_n_101 : STD_LOGIC;
  signal q_w_temp_reg_n_102 : STD_LOGIC;
  signal q_w_temp_reg_n_103 : STD_LOGIC;
  signal q_w_temp_reg_n_104 : STD_LOGIC;
  signal q_w_temp_reg_n_105 : STD_LOGIC;
  signal q_w_temp_reg_n_71 : STD_LOGIC;
  signal q_w_temp_reg_n_90 : STD_LOGIC;
  signal q_w_temp_reg_n_91 : STD_LOGIC;
  signal q_w_temp_reg_n_92 : STD_LOGIC;
  signal q_w_temp_reg_n_93 : STD_LOGIC;
  signal q_w_temp_reg_n_94 : STD_LOGIC;
  signal q_w_temp_reg_n_95 : STD_LOGIC;
  signal q_w_temp_reg_n_96 : STD_LOGIC;
  signal q_w_temp_reg_n_97 : STD_LOGIC;
  signal q_w_temp_reg_n_98 : STD_LOGIC;
  signal q_w_temp_reg_n_99 : STD_LOGIC;
  signal \^q_x_norm_output_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_x_norm_rounded__0\ : STD_LOGIC_VECTOR ( 19 downto 4 );
  signal q_x_norm_rounded_i_1_n_3 : STD_LOGIC;
  signal q_x_norm_rounded_i_2_n_0 : STD_LOGIC;
  signal q_x_norm_rounded_i_2_n_1 : STD_LOGIC;
  signal q_x_norm_rounded_i_2_n_2 : STD_LOGIC;
  signal q_x_norm_rounded_i_2_n_3 : STD_LOGIC;
  signal q_x_norm_rounded_i_3_n_0 : STD_LOGIC;
  signal q_x_norm_rounded_i_3_n_1 : STD_LOGIC;
  signal q_x_norm_rounded_i_3_n_2 : STD_LOGIC;
  signal q_x_norm_rounded_i_3_n_3 : STD_LOGIC;
  signal q_x_norm_rounded_i_4_n_0 : STD_LOGIC;
  signal q_x_norm_rounded_i_4_n_1 : STD_LOGIC;
  signal q_x_norm_rounded_i_4_n_2 : STD_LOGIC;
  signal q_x_norm_rounded_i_4_n_3 : STD_LOGIC;
  signal q_x_norm_rounded_i_5_n_0 : STD_LOGIC;
  signal q_x_norm_rounded_i_5_n_1 : STD_LOGIC;
  signal q_x_norm_rounded_i_5_n_2 : STD_LOGIC;
  signal q_x_norm_rounded_i_5_n_3 : STD_LOGIC;
  signal q_x_norm_rounded_i_6_n_0 : STD_LOGIC;
  signal q_x_norm_rounded_n_102 : STD_LOGIC;
  signal q_x_norm_rounded_n_103 : STD_LOGIC;
  signal q_x_norm_rounded_n_104 : STD_LOGIC;
  signal q_x_norm_rounded_n_105 : STD_LOGIC;
  signal q_x_rounded : STD_LOGIC_VECTOR ( 33 downto 18 );
  signal q_x_temp2_n_100 : STD_LOGIC;
  signal q_x_temp2_n_101 : STD_LOGIC;
  signal q_x_temp2_n_102 : STD_LOGIC;
  signal q_x_temp2_n_103 : STD_LOGIC;
  signal q_x_temp2_n_104 : STD_LOGIC;
  signal q_x_temp2_n_105 : STD_LOGIC;
  signal q_x_temp2_n_81 : STD_LOGIC;
  signal q_x_temp2_n_82 : STD_LOGIC;
  signal q_x_temp2_n_83 : STD_LOGIC;
  signal q_x_temp2_n_84 : STD_LOGIC;
  signal q_x_temp2_n_85 : STD_LOGIC;
  signal q_x_temp2_n_86 : STD_LOGIC;
  signal q_x_temp2_n_87 : STD_LOGIC;
  signal q_x_temp2_n_88 : STD_LOGIC;
  signal q_x_temp2_n_89 : STD_LOGIC;
  signal q_x_temp2_n_90 : STD_LOGIC;
  signal q_x_temp2_n_91 : STD_LOGIC;
  signal q_x_temp2_n_92 : STD_LOGIC;
  signal q_x_temp2_n_93 : STD_LOGIC;
  signal q_x_temp2_n_94 : STD_LOGIC;
  signal q_x_temp2_n_95 : STD_LOGIC;
  signal q_x_temp2_n_96 : STD_LOGIC;
  signal q_x_temp2_n_97 : STD_LOGIC;
  signal q_x_temp2_n_98 : STD_LOGIC;
  signal q_x_temp2_n_99 : STD_LOGIC;
  signal q_x_temp_reg_n_100 : STD_LOGIC;
  signal q_x_temp_reg_n_101 : STD_LOGIC;
  signal q_x_temp_reg_n_102 : STD_LOGIC;
  signal q_x_temp_reg_n_103 : STD_LOGIC;
  signal q_x_temp_reg_n_104 : STD_LOGIC;
  signal q_x_temp_reg_n_105 : STD_LOGIC;
  signal q_x_temp_reg_n_71 : STD_LOGIC;
  signal q_x_temp_reg_n_72 : STD_LOGIC;
  signal q_x_temp_reg_n_73 : STD_LOGIC;
  signal q_x_temp_reg_n_74 : STD_LOGIC;
  signal q_x_temp_reg_n_75 : STD_LOGIC;
  signal q_x_temp_reg_n_76 : STD_LOGIC;
  signal q_x_temp_reg_n_77 : STD_LOGIC;
  signal q_x_temp_reg_n_78 : STD_LOGIC;
  signal q_x_temp_reg_n_79 : STD_LOGIC;
  signal q_x_temp_reg_n_80 : STD_LOGIC;
  signal q_x_temp_reg_n_81 : STD_LOGIC;
  signal q_x_temp_reg_n_82 : STD_LOGIC;
  signal q_x_temp_reg_n_83 : STD_LOGIC;
  signal q_x_temp_reg_n_84 : STD_LOGIC;
  signal q_x_temp_reg_n_85 : STD_LOGIC;
  signal q_x_temp_reg_n_86 : STD_LOGIC;
  signal q_x_temp_reg_n_87 : STD_LOGIC;
  signal q_x_temp_reg_n_88 : STD_LOGIC;
  signal q_x_temp_reg_n_89 : STD_LOGIC;
  signal q_x_temp_reg_n_90 : STD_LOGIC;
  signal q_x_temp_reg_n_91 : STD_LOGIC;
  signal q_x_temp_reg_n_92 : STD_LOGIC;
  signal q_x_temp_reg_n_93 : STD_LOGIC;
  signal q_x_temp_reg_n_94 : STD_LOGIC;
  signal q_x_temp_reg_n_95 : STD_LOGIC;
  signal q_x_temp_reg_n_96 : STD_LOGIC;
  signal q_x_temp_reg_n_97 : STD_LOGIC;
  signal q_x_temp_reg_n_98 : STD_LOGIC;
  signal q_x_temp_reg_n_99 : STD_LOGIC;
  signal \^q_y_norm_output_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_y_norm_rounded_i_1_n_3 : STD_LOGIC;
  signal q_y_norm_rounded_i_2_n_0 : STD_LOGIC;
  signal q_y_norm_rounded_i_2_n_1 : STD_LOGIC;
  signal q_y_norm_rounded_i_2_n_2 : STD_LOGIC;
  signal q_y_norm_rounded_i_2_n_3 : STD_LOGIC;
  signal q_y_norm_rounded_i_3_n_0 : STD_LOGIC;
  signal q_y_norm_rounded_i_3_n_1 : STD_LOGIC;
  signal q_y_norm_rounded_i_3_n_2 : STD_LOGIC;
  signal q_y_norm_rounded_i_3_n_3 : STD_LOGIC;
  signal q_y_norm_rounded_i_4_n_0 : STD_LOGIC;
  signal q_y_norm_rounded_i_4_n_1 : STD_LOGIC;
  signal q_y_norm_rounded_i_4_n_2 : STD_LOGIC;
  signal q_y_norm_rounded_i_4_n_3 : STD_LOGIC;
  signal q_y_norm_rounded_i_5_n_0 : STD_LOGIC;
  signal q_y_norm_rounded_i_5_n_1 : STD_LOGIC;
  signal q_y_norm_rounded_i_5_n_2 : STD_LOGIC;
  signal q_y_norm_rounded_i_5_n_3 : STD_LOGIC;
  signal q_y_norm_rounded_i_6_n_0 : STD_LOGIC;
  signal q_y_norm_rounded_n_102 : STD_LOGIC;
  signal q_y_norm_rounded_n_103 : STD_LOGIC;
  signal q_y_norm_rounded_n_104 : STD_LOGIC;
  signal q_y_norm_rounded_n_105 : STD_LOGIC;
  signal q_y_rounded : STD_LOGIC_VECTOR ( 33 downto 18 );
  signal q_y_temp2_n_100 : STD_LOGIC;
  signal q_y_temp2_n_101 : STD_LOGIC;
  signal q_y_temp2_n_102 : STD_LOGIC;
  signal q_y_temp2_n_103 : STD_LOGIC;
  signal q_y_temp2_n_104 : STD_LOGIC;
  signal q_y_temp2_n_105 : STD_LOGIC;
  signal q_y_temp2_n_81 : STD_LOGIC;
  signal q_y_temp2_n_82 : STD_LOGIC;
  signal q_y_temp2_n_83 : STD_LOGIC;
  signal q_y_temp2_n_84 : STD_LOGIC;
  signal q_y_temp2_n_85 : STD_LOGIC;
  signal q_y_temp2_n_86 : STD_LOGIC;
  signal q_y_temp2_n_87 : STD_LOGIC;
  signal q_y_temp2_n_88 : STD_LOGIC;
  signal q_y_temp2_n_89 : STD_LOGIC;
  signal q_y_temp2_n_90 : STD_LOGIC;
  signal q_y_temp2_n_91 : STD_LOGIC;
  signal q_y_temp2_n_92 : STD_LOGIC;
  signal q_y_temp2_n_93 : STD_LOGIC;
  signal q_y_temp2_n_94 : STD_LOGIC;
  signal q_y_temp2_n_95 : STD_LOGIC;
  signal q_y_temp2_n_96 : STD_LOGIC;
  signal q_y_temp2_n_97 : STD_LOGIC;
  signal q_y_temp2_n_98 : STD_LOGIC;
  signal q_y_temp2_n_99 : STD_LOGIC;
  signal q_y_temp_reg_n_100 : STD_LOGIC;
  signal q_y_temp_reg_n_101 : STD_LOGIC;
  signal q_y_temp_reg_n_102 : STD_LOGIC;
  signal q_y_temp_reg_n_103 : STD_LOGIC;
  signal q_y_temp_reg_n_104 : STD_LOGIC;
  signal q_y_temp_reg_n_105 : STD_LOGIC;
  signal q_y_temp_reg_n_71 : STD_LOGIC;
  signal q_y_temp_reg_n_72 : STD_LOGIC;
  signal q_y_temp_reg_n_73 : STD_LOGIC;
  signal q_y_temp_reg_n_74 : STD_LOGIC;
  signal q_y_temp_reg_n_75 : STD_LOGIC;
  signal q_y_temp_reg_n_76 : STD_LOGIC;
  signal q_y_temp_reg_n_77 : STD_LOGIC;
  signal q_y_temp_reg_n_78 : STD_LOGIC;
  signal q_y_temp_reg_n_79 : STD_LOGIC;
  signal q_y_temp_reg_n_80 : STD_LOGIC;
  signal q_y_temp_reg_n_81 : STD_LOGIC;
  signal q_y_temp_reg_n_82 : STD_LOGIC;
  signal q_y_temp_reg_n_83 : STD_LOGIC;
  signal q_y_temp_reg_n_84 : STD_LOGIC;
  signal q_y_temp_reg_n_85 : STD_LOGIC;
  signal q_y_temp_reg_n_86 : STD_LOGIC;
  signal q_y_temp_reg_n_87 : STD_LOGIC;
  signal q_y_temp_reg_n_88 : STD_LOGIC;
  signal q_y_temp_reg_n_89 : STD_LOGIC;
  signal q_y_temp_reg_n_90 : STD_LOGIC;
  signal q_y_temp_reg_n_91 : STD_LOGIC;
  signal q_y_temp_reg_n_92 : STD_LOGIC;
  signal q_y_temp_reg_n_93 : STD_LOGIC;
  signal q_y_temp_reg_n_94 : STD_LOGIC;
  signal q_y_temp_reg_n_95 : STD_LOGIC;
  signal q_y_temp_reg_n_96 : STD_LOGIC;
  signal q_y_temp_reg_n_97 : STD_LOGIC;
  signal q_y_temp_reg_n_98 : STD_LOGIC;
  signal q_y_temp_reg_n_99 : STD_LOGIC;
  signal \^q_z_norm_output_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_z_norm_rounded__0\ : STD_LOGIC_VECTOR ( 19 downto 4 );
  signal q_z_norm_rounded_i_11_n_0 : STD_LOGIC;
  signal q_z_norm_rounded_i_5_n_3 : STD_LOGIC;
  signal q_z_norm_rounded_i_6_n_0 : STD_LOGIC;
  signal q_z_norm_rounded_i_6_n_1 : STD_LOGIC;
  signal q_z_norm_rounded_i_6_n_2 : STD_LOGIC;
  signal q_z_norm_rounded_i_6_n_3 : STD_LOGIC;
  signal q_z_norm_rounded_i_7_n_0 : STD_LOGIC;
  signal q_z_norm_rounded_i_7_n_1 : STD_LOGIC;
  signal q_z_norm_rounded_i_7_n_2 : STD_LOGIC;
  signal q_z_norm_rounded_i_7_n_3 : STD_LOGIC;
  signal q_z_norm_rounded_i_8_n_0 : STD_LOGIC;
  signal q_z_norm_rounded_i_8_n_1 : STD_LOGIC;
  signal q_z_norm_rounded_i_8_n_2 : STD_LOGIC;
  signal q_z_norm_rounded_i_8_n_3 : STD_LOGIC;
  signal q_z_norm_rounded_i_9_n_0 : STD_LOGIC;
  signal q_z_norm_rounded_i_9_n_1 : STD_LOGIC;
  signal q_z_norm_rounded_i_9_n_2 : STD_LOGIC;
  signal q_z_norm_rounded_i_9_n_3 : STD_LOGIC;
  signal q_z_norm_rounded_n_102 : STD_LOGIC;
  signal q_z_norm_rounded_n_103 : STD_LOGIC;
  signal q_z_norm_rounded_n_104 : STD_LOGIC;
  signal q_z_norm_rounded_n_105 : STD_LOGIC;
  signal q_z_rounded : STD_LOGIC_VECTOR ( 33 downto 18 );
  signal q_z_temp2_n_100 : STD_LOGIC;
  signal q_z_temp2_n_101 : STD_LOGIC;
  signal q_z_temp2_n_102 : STD_LOGIC;
  signal q_z_temp2_n_103 : STD_LOGIC;
  signal q_z_temp2_n_104 : STD_LOGIC;
  signal q_z_temp2_n_105 : STD_LOGIC;
  signal q_z_temp2_n_81 : STD_LOGIC;
  signal q_z_temp2_n_82 : STD_LOGIC;
  signal q_z_temp2_n_83 : STD_LOGIC;
  signal q_z_temp2_n_84 : STD_LOGIC;
  signal q_z_temp2_n_85 : STD_LOGIC;
  signal q_z_temp2_n_86 : STD_LOGIC;
  signal q_z_temp2_n_87 : STD_LOGIC;
  signal q_z_temp2_n_88 : STD_LOGIC;
  signal q_z_temp2_n_89 : STD_LOGIC;
  signal q_z_temp2_n_90 : STD_LOGIC;
  signal q_z_temp2_n_91 : STD_LOGIC;
  signal q_z_temp2_n_92 : STD_LOGIC;
  signal q_z_temp2_n_93 : STD_LOGIC;
  signal q_z_temp2_n_94 : STD_LOGIC;
  signal q_z_temp2_n_95 : STD_LOGIC;
  signal q_z_temp2_n_96 : STD_LOGIC;
  signal q_z_temp2_n_97 : STD_LOGIC;
  signal q_z_temp2_n_98 : STD_LOGIC;
  signal q_z_temp2_n_99 : STD_LOGIC;
  signal q_z_temp_reg_n_100 : STD_LOGIC;
  signal q_z_temp_reg_n_101 : STD_LOGIC;
  signal q_z_temp_reg_n_102 : STD_LOGIC;
  signal q_z_temp_reg_n_103 : STD_LOGIC;
  signal q_z_temp_reg_n_104 : STD_LOGIC;
  signal q_z_temp_reg_n_105 : STD_LOGIC;
  signal q_z_temp_reg_n_71 : STD_LOGIC;
  signal q_z_temp_reg_n_72 : STD_LOGIC;
  signal q_z_temp_reg_n_73 : STD_LOGIC;
  signal q_z_temp_reg_n_74 : STD_LOGIC;
  signal q_z_temp_reg_n_75 : STD_LOGIC;
  signal q_z_temp_reg_n_76 : STD_LOGIC;
  signal q_z_temp_reg_n_77 : STD_LOGIC;
  signal q_z_temp_reg_n_78 : STD_LOGIC;
  signal q_z_temp_reg_n_79 : STD_LOGIC;
  signal q_z_temp_reg_n_80 : STD_LOGIC;
  signal q_z_temp_reg_n_81 : STD_LOGIC;
  signal q_z_temp_reg_n_82 : STD_LOGIC;
  signal q_z_temp_reg_n_83 : STD_LOGIC;
  signal q_z_temp_reg_n_84 : STD_LOGIC;
  signal q_z_temp_reg_n_85 : STD_LOGIC;
  signal q_z_temp_reg_n_86 : STD_LOGIC;
  signal q_z_temp_reg_n_87 : STD_LOGIC;
  signal q_z_temp_reg_n_88 : STD_LOGIC;
  signal q_z_temp_reg_n_89 : STD_LOGIC;
  signal q_z_temp_reg_n_90 : STD_LOGIC;
  signal q_z_temp_reg_n_91 : STD_LOGIC;
  signal q_z_temp_reg_n_92 : STD_LOGIC;
  signal q_z_temp_reg_n_93 : STD_LOGIC;
  signal q_z_temp_reg_n_94 : STD_LOGIC;
  signal q_z_temp_reg_n_95 : STD_LOGIC;
  signal q_z_temp_reg_n_96 : STD_LOGIC;
  signal q_z_temp_reg_n_97 : STD_LOGIC;
  signal q_z_temp_reg_n_98 : STD_LOGIC;
  signal q_z_temp_reg_n_99 : STD_LOGIC;
  signal \ready_in_i_1__2_n_0\ : STD_LOGIC;
  signal ready_in_madgwick : STD_LOGIC;
  signal ready_out_invSqrtAccNorm : STD_LOGIC;
  signal ready_out_invSqrtAccNorm_i_1_n_0 : STD_LOGIC;
  signal ready_out_invSqrtAccNorm_reg_n_0 : STD_LOGIC;
  signal ready_out_invSqrtGradErrNorm : STD_LOGIC;
  signal ready_out_invSqrtGradErrNorm_i_1_n_0 : STD_LOGIC;
  signal ready_out_invSqrtGradErrNorm_reg_n_0 : STD_LOGIC;
  signal ready_out_invSqrtQuatNorm : STD_LOGIC;
  signal ready_out_invSqrtQuatNorm_i_1_n_0 : STD_LOGIC;
  signal ready_out_invSqrtQuatNorm_reg_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal start_acc_vec_norm : STD_LOGIC;
  signal start_acc_vec_norm_i_1_n_0 : STD_LOGIC;
  signal start_err_grad : STD_LOGIC;
  signal start_err_grad_i_1_n_0 : STD_LOGIC;
  signal start_err_grad_norm : STD_LOGIC;
  signal start_err_grad_norm_i_1_n_0 : STD_LOGIC;
  signal start_obj_func : STD_LOGIC;
  signal start_obj_func_i_1_n_0 : STD_LOGIC;
  signal start_q_dot : STD_LOGIC;
  signal start_q_dot_i_1_n_0 : STD_LOGIC;
  signal start_quat_int : STD_LOGIC;
  signal start_quat_int_i_1_n_0 : STD_LOGIC;
  signal start_quat_int_i_2_n_0 : STD_LOGIC;
  signal start_quat_norm : STD_LOGIC;
  signal start_quat_norm_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_6_n_0\ : STD_LOGIC;
  signal state_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal valid_in_invSqrtAccNorm_i_1_n_0 : STD_LOGIC;
  signal valid_in_invSqrtAccNorm_reg_n_0 : STD_LOGIC;
  signal valid_in_invSqrtGradErrNorm_i_1_n_0 : STD_LOGIC;
  signal valid_in_invSqrtGradErrNorm_reg_n_0 : STD_LOGIC;
  signal valid_in_invSqrtQuatNorm_i_1_n_0 : STD_LOGIC;
  signal valid_in_invSqrtQuatNorm_reg_n_0 : STD_LOGIC;
  signal \valid_out_i_1__2_n_0\ : STD_LOGIC;
  signal valid_out_madgwick : STD_LOGIC;
  signal y : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_A1_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_A1_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_A1_i_19__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_A1_i_19__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_A1_i_19__0__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_A1_i_19__0__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_A1_i_23__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_A1_i_23__0__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_a_x_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_x_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_x_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_a_x_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_x_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_x_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_a_x_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_a_x_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_a_x_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_a_x_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_a_x_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_a_y_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_y_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_y_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_a_y_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_y_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_y_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_a_y_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_a_y_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_a_y_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_a_y_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_a_y_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_a_z_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_z_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_z_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_a_z_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_z_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_a_z_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_a_z_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_a_z_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_a_z_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_a_z_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_a_z_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_acc_norm_mag_sqr0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_acc_norm_mag_sqr0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal \NLW_acc_norm_mag_sqr0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_acc_norm_mag_sqr0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_acc_norm_mag_sqr0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_acc_norm_mag_sqr0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_acc_norm_mag_sqr0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_acc_norm_mag_sqr0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_acc_norm_mag_sqr0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_acc_norm_mag_sqr0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_acc_norm_mag_sqr0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acc_norm_mag_sqr0__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal \NLW_acc_norm_mag_sqr0__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_acc_norm_mag_sqr1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_norm_mag_sqr1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_acc_norm_mag_sqr1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_f12_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f12_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f12_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f12_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f12_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f12_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f12_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_f12_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_f12_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_f12_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_f12__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_f12__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_f12__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_f12__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_f12__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_f12__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_f12__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_f12__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_f12__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_f12__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_f12__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_f1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_f1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_f1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_f1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_f1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_f20_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f20_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f20_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f20_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f20_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f20_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f20_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_f20_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_f20_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_f20_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_f20_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_f22_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f22_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f22_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f22_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f22_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f22_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f22_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_f22_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_f22_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_f22_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_f32_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f32_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f32_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f32_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f32_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f32_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f32_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_f32_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_f32_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_f32_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_f32_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_f33_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f33_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_f33_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f33_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f33_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_f33_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_f33_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_f33_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_f33_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_f33_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_f33_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_dot_w1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_dot_w1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_w1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_w1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_q_dot_w1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_dot_w2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_w2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_dot_w2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_w2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_w2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_q_dot_w2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_dot_x0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_x0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_x0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal NLW_q_dot_x2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_x2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_x2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_dot_x_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_x_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_dot_x_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_x_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_x_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal NLW_q_dot_x_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_dot_y0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_y0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_y0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal NLW_q_dot_y1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_y1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_y1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_dot_y_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_y_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_dot_y_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_y_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_y_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal NLW_q_dot_y_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_dot_z0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_z0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_z0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal NLW_q_dot_z2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_z2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_z2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_dot_z_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_dot_z_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_dot_z_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_dot_z_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_dot_z_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal NLW_q_dot_z_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_mag_sqr0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_mag_sqr0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_mag_sqr0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_mag_sqr0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_q_hat_dot_mag_sqr0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_mag_sqr0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_mag_sqr0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_mag_sqr0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_mag_sqr0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_mag_sqr0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_mag_sqr0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_q_hat_dot_mag_sqr0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_q_hat_dot_mag_sqr0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_hat_dot_mag_sqr0__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_mag_sqr1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_mag_sqr1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_mag_sqr1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_mag_sqr1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_mag_sqr_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_mag_sqr_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_mag_sqr_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_mag_sqr_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_mag_sqr_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_q_hat_dot_mag_sqr_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_w_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_w_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_w_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_w_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_q_hat_dot_w_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_w_temp0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_w_temp0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_w_temp0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_w_temp0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_q_hat_dot_w_temp0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_w_temp1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_w_temp1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_w_temp1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_w_temp1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_w_temp1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_q_hat_dot_w_temp1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_x_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_x_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_x_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_x_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_q_hat_dot_x_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_x_temp0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_x_temp0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_x_temp0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_x_temp0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_q_hat_dot_x_temp0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_x_temp0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_x_temp0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_x_temp0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_x_temp0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_x_temp0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_x_temp0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_q_hat_dot_x_temp0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_q_hat_dot_x_temp0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_hat_dot_x_temp0__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal \NLW_q_hat_dot_x_temp0__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_x_temp1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_x_temp1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_x_temp1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_x_temp1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal NLW_q_hat_dot_x_temp1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_x_temp2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_x_temp2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_x_temp2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_x_temp2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_x_temp2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_q_hat_dot_x_temp2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_y_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_y_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_y_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_y_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_q_hat_dot_y_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_y_temp0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_y_temp0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_y_temp0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_y_temp0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_q_hat_dot_y_temp0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_y_temp1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_y_temp1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_y_temp1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_y_temp1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_q_hat_dot_y_temp1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_y_temp2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_y_temp2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_y_temp2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_y_temp2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_y_temp2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_q_hat_dot_y_temp2__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_y_temp2__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_y_temp2__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_y_temp2__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_y_temp2__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_y_temp2__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_hat_dot_y_temp2__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_q_hat_dot_y_temp2__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_q_hat_dot_y_temp2__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_hat_dot_y_temp2__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal \NLW_q_hat_dot_y_temp2__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_q_hat_dot_y_temp2__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_q_hat_dot_y_temp2__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q_hat_dot_y_temp2__0_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_hat_dot_y_temp2__0_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_q_hat_dot_y_temp2__0_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_hat_dot_y_temp2__0_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_z_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_z_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_z_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_z_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_q_hat_dot_z_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_z_temp0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_z_temp0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_z_temp0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_z_temp0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_q_hat_dot_z_temp0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_hat_dot_z_temp0_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_q_hat_dot_z_temp0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_q_hat_dot_z_temp0_i_26_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_q_hat_dot_z_temp0_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_q_hat_dot_z_temp0_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q_hat_dot_z_temp0_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_q_hat_dot_z_temp1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_hat_dot_z_temp1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_hat_dot_z_temp1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_hat_dot_z_temp1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_hat_dot_z_temp1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_q_hat_dot_z_temp1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_mag_sqr0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_mag_sqr0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_mag_sqr0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_mag_sqr0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal \NLW_q_mag_sqr0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_q_mag_sqr0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_q_mag_sqr0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_mag_sqr0__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal \NLW_q_mag_sqr0__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_q_mag_sqr0__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_q_mag_sqr0__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_q_mag_sqr0__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_mag_sqr0__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal \NLW_q_mag_sqr0__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_mag_sqr1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_mag_sqr1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_mag_sqr1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_mag_sqr1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_mag_sqr1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_q_w_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_w_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_w_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_q_w_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_w_norm_rounded_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q_w_norm_rounded_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_q_w_norm_rounded_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_w_temp2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_w_temp2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_w_temp2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_q_w_temp2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_w_temp2_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp2_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp2_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_q_w_temp2_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_q_w_temp2_i_28_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp2_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp2_i_37_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp2_i_46_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp2_i_55_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp2_i_64_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp2_i_73_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_w_temp_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_w_temp_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_w_temp_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_w_temp_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_q_w_temp_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_x_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_x_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_x_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_x_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_q_x_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_x_norm_rounded_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q_x_norm_rounded_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_q_x_norm_rounded_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_x_temp2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_x_temp2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_x_temp2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_x_temp2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_q_x_temp2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_x_temp_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_x_temp_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_x_temp_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_x_temp_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_x_temp_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_q_x_temp_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_y_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_y_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_y_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_y_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_q_y_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_y_norm_rounded_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q_y_norm_rounded_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_q_y_norm_rounded_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_y_temp2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_y_temp2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_y_temp2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_y_temp2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_q_y_temp2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_y_temp_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_y_temp_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_y_temp_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_y_temp_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_y_temp_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_q_y_temp_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_z_norm_rounded_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_norm_rounded_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_norm_rounded_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_norm_rounded_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_norm_rounded_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_norm_rounded_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_norm_rounded_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_z_norm_rounded_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_z_norm_rounded_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_z_norm_rounded_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_q_z_norm_rounded_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_z_norm_rounded_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q_z_norm_rounded_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_q_z_norm_rounded_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_z_temp2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_z_temp2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_z_temp2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_z_temp2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_q_z_temp2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_q_z_temp_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_q_z_temp_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_q_z_temp_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_q_z_temp_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q_z_temp_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_q_z_temp_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_acc_norm_state[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_onehot_acc_norm_state[6]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FSM_onehot_acc_norm_state[6]_i_5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_onehot_acc_norm_state[6]_i_6\ : label is "soft_lutpair114";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_acc_norm_state_reg[0]\ : label is "ACC_NORM_MAG_SQR:0000010,ACC_NORM_INV_SQRT_INIT:0000100,ACC_NORM_INV_SQRT_DONE:0001000,ACC_NORM_MULT:0010000,ACC_NORM_DONE:0100000,ACC_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_acc_norm_state_reg[1]\ : label is "ACC_NORM_MAG_SQR:0000010,ACC_NORM_INV_SQRT_INIT:0000100,ACC_NORM_INV_SQRT_DONE:0001000,ACC_NORM_MULT:0010000,ACC_NORM_DONE:0100000,ACC_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_acc_norm_state_reg[2]\ : label is "ACC_NORM_MAG_SQR:0000010,ACC_NORM_INV_SQRT_INIT:0000100,ACC_NORM_INV_SQRT_DONE:0001000,ACC_NORM_MULT:0010000,ACC_NORM_DONE:0100000,ACC_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_acc_norm_state_reg[3]\ : label is "ACC_NORM_MAG_SQR:0000010,ACC_NORM_INV_SQRT_INIT:0000100,ACC_NORM_INV_SQRT_DONE:0001000,ACC_NORM_MULT:0010000,ACC_NORM_DONE:0100000,ACC_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_acc_norm_state_reg[4]\ : label is "ACC_NORM_MAG_SQR:0000010,ACC_NORM_INV_SQRT_INIT:0000100,ACC_NORM_INV_SQRT_DONE:0001000,ACC_NORM_MULT:0010000,ACC_NORM_DONE:0100000,ACC_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_acc_norm_state_reg[5]\ : label is "ACC_NORM_MAG_SQR:0000010,ACC_NORM_INV_SQRT_INIT:0000100,ACC_NORM_INV_SQRT_DONE:0001000,ACC_NORM_MULT:0010000,ACC_NORM_DONE:0100000,ACC_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_acc_norm_state_reg[6]\ : label is "ACC_NORM_MAG_SQR:0000010,ACC_NORM_INV_SQRT_INIT:0000100,ACC_NORM_INV_SQRT_DONE:0001000,ACC_NORM_MULT:0010000,ACC_NORM_DONE:0100000,ACC_NORM_IDLE:0000001,iSTATE:1000000";
  attribute SOFT_HLUTNM of \FSM_onehot_err_grad_norm_state[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \FSM_onehot_err_grad_norm_state[6]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \FSM_onehot_err_grad_norm_state[6]_i_5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \FSM_onehot_err_grad_norm_state[6]_i_6\ : label is "soft_lutpair113";
  attribute FSM_ENCODED_STATES of \FSM_onehot_err_grad_norm_state_reg[0]\ : label is "ERR_GRAD_NORM_MAG_SQR:0000010,ERR_GRAD_NORM_INV_SQRT_INIT:0000100,ERR_GRAD_NORM_INV_SQRT_DONE:0001000,ERR_GRAD_NORM_MULT:0010000,ERR_GRAD_NORM_DONE:0100000,ERR_GRAD_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_err_grad_norm_state_reg[1]\ : label is "ERR_GRAD_NORM_MAG_SQR:0000010,ERR_GRAD_NORM_INV_SQRT_INIT:0000100,ERR_GRAD_NORM_INV_SQRT_DONE:0001000,ERR_GRAD_NORM_MULT:0010000,ERR_GRAD_NORM_DONE:0100000,ERR_GRAD_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_err_grad_norm_state_reg[2]\ : label is "ERR_GRAD_NORM_MAG_SQR:0000010,ERR_GRAD_NORM_INV_SQRT_INIT:0000100,ERR_GRAD_NORM_INV_SQRT_DONE:0001000,ERR_GRAD_NORM_MULT:0010000,ERR_GRAD_NORM_DONE:0100000,ERR_GRAD_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_err_grad_norm_state_reg[3]\ : label is "ERR_GRAD_NORM_MAG_SQR:0000010,ERR_GRAD_NORM_INV_SQRT_INIT:0000100,ERR_GRAD_NORM_INV_SQRT_DONE:0001000,ERR_GRAD_NORM_MULT:0010000,ERR_GRAD_NORM_DONE:0100000,ERR_GRAD_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_err_grad_norm_state_reg[4]\ : label is "ERR_GRAD_NORM_MAG_SQR:0000010,ERR_GRAD_NORM_INV_SQRT_INIT:0000100,ERR_GRAD_NORM_INV_SQRT_DONE:0001000,ERR_GRAD_NORM_MULT:0010000,ERR_GRAD_NORM_DONE:0100000,ERR_GRAD_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_err_grad_norm_state_reg[5]\ : label is "ERR_GRAD_NORM_MAG_SQR:0000010,ERR_GRAD_NORM_INV_SQRT_INIT:0000100,ERR_GRAD_NORM_INV_SQRT_DONE:0001000,ERR_GRAD_NORM_MULT:0010000,ERR_GRAD_NORM_DONE:0100000,ERR_GRAD_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_err_grad_norm_state_reg[6]\ : label is "ERR_GRAD_NORM_MAG_SQR:0000010,ERR_GRAD_NORM_INV_SQRT_INIT:0000100,ERR_GRAD_NORM_INV_SQRT_DONE:0001000,ERR_GRAD_NORM_MULT:0010000,ERR_GRAD_NORM_DONE:0100000,ERR_GRAD_NORM_IDLE:0000001,iSTATE:1000000";
  attribute SOFT_HLUTNM of \FSM_onehot_q_norm_state[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_onehot_q_norm_state[6]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FSM_onehot_q_norm_state[6]_i_5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_onehot_q_norm_state[6]_i_6\ : label is "soft_lutpair111";
  attribute FSM_ENCODED_STATES of \FSM_onehot_q_norm_state_reg[0]\ : label is "Q_NORM_MAG_SQR:0000010,Q_NORM_INV_SQRT_INIT:0000100,Q_NORM_INV_SQRT_DONE:0001000,Q_NORM_MULT:0010000,Q_NORM_DONE:0100000,Q_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_q_norm_state_reg[1]\ : label is "Q_NORM_MAG_SQR:0000010,Q_NORM_INV_SQRT_INIT:0000100,Q_NORM_INV_SQRT_DONE:0001000,Q_NORM_MULT:0010000,Q_NORM_DONE:0100000,Q_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_q_norm_state_reg[2]\ : label is "Q_NORM_MAG_SQR:0000010,Q_NORM_INV_SQRT_INIT:0000100,Q_NORM_INV_SQRT_DONE:0001000,Q_NORM_MULT:0010000,Q_NORM_DONE:0100000,Q_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_q_norm_state_reg[3]\ : label is "Q_NORM_MAG_SQR:0000010,Q_NORM_INV_SQRT_INIT:0000100,Q_NORM_INV_SQRT_DONE:0001000,Q_NORM_MULT:0010000,Q_NORM_DONE:0100000,Q_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_q_norm_state_reg[4]\ : label is "Q_NORM_MAG_SQR:0000010,Q_NORM_INV_SQRT_INIT:0000100,Q_NORM_INV_SQRT_DONE:0001000,Q_NORM_MULT:0010000,Q_NORM_DONE:0100000,Q_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_q_norm_state_reg[5]\ : label is "Q_NORM_MAG_SQR:0000010,Q_NORM_INV_SQRT_INIT:0000100,Q_NORM_INV_SQRT_DONE:0001000,Q_NORM_MULT:0010000,Q_NORM_DONE:0100000,Q_NORM_IDLE:0000001,iSTATE:1000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_q_norm_state_reg[6]\ : label is "Q_NORM_MAG_SQR:0000010,Q_NORM_INV_SQRT_INIT:0000100,Q_NORM_INV_SQRT_DONE:0001000,Q_NORM_MULT:0010000,Q_NORM_DONE:0100000,Q_NORM_IDLE:0000001,iSTATE:1000000";
  attribute SOFT_HLUTNM of \FSM_sequential_q_dot_state[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_sequential_q_dot_state[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_sequential_q_dot_state[2]_i_1\ : label is "soft_lutpair108";
  attribute FSM_ENCODED_STATES of \FSM_sequential_q_dot_state_reg[0]\ : label is "Q_DOT_W:001,Q_DOT_X:010,Q_DOT_Y:011,Q_DOT_Z:100,Q_DOT_DONE:101,Q_DOT_IDLE:000,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_q_dot_state_reg[1]\ : label is "Q_DOT_W:001,Q_DOT_X:010,Q_DOT_Y:011,Q_DOT_Z:100,Q_DOT_DONE:101,Q_DOT_IDLE:000,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_q_dot_state_reg[2]\ : label is "Q_DOT_W:001,Q_DOT_X:010,Q_DOT_Y:011,Q_DOT_Z:100,Q_DOT_DONE:101,Q_DOT_IDLE:000,iSTATE:110";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of acc_norm_mag_sqr0 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_norm_mag_sqr0__0\ : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of acc_norm_mag_sqr1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of done_q_dot_i_1 : label is "soft_lutpair108";
  attribute METHODOLOGY_DRC_VIOS of f12 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \f12__0\ : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of f1_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of f20 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of f22 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of f32 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of f33 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_dot_w1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_dot_w2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_dot_x0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_dot_x2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_dot_y0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_dot_y1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_dot_z0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_dot_z2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_mag_sqr0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \q_hat_dot_mag_sqr0__0\ : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_mag_sqr1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_w_temp0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_w_temp1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_x_temp0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \q_hat_dot_x_temp0__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_x_temp1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_x_temp2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_y_temp0 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_y_temp1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_y_temp2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \q_hat_dot_y_temp2__0\ : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_52\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_53\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_57\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_59\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_60\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_64\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_65\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_68\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_71\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_73\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_74\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \q_hat_dot_y_temp2__0_i_75\ : label is "soft_lutpair118";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_z_temp0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_hat_dot_z_temp1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_mag_sqr0 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \q_mag_sqr0__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \q_mag_sqr0__1\ : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_mag_sqr1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_w_temp2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_w_temp_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_x_temp2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_y_temp2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of q_z_temp2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of ready_out_invSqrtAccNorm_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of ready_out_invSqrtGradErrNorm_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of ready_out_invSqrtQuatNorm_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \state[3]_i_6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of valid_in_invSqrtAccNorm_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of valid_in_invSqrtGradErrNorm_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of valid_in_invSqrtQuatNorm_i_1 : label is "soft_lutpair126";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \q_x_norm_output_reg[15]_0\(15 downto 0) <= \^q_x_norm_output_reg[15]_0\(15 downto 0);
  \q_y_norm_output_reg[15]_0\(15 downto 0) <= \^q_y_norm_output_reg[15]_0\(15 downto 0);
  \q_z_norm_output_reg[15]_0\(15 downto 0) <= \^q_z_norm_output_reg[15]_0\(15 downto 0);
A1_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => A1_i_14_n_0,
      CO(3) => NLW_A1_i_13_CO_UNCONNECTED(3),
      CO(2) => A1_i_13_n_1,
      CO(1) => A1_i_13_n_2,
      CO(0) => A1_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_mag_sqr_rounded(33 downto 30),
      S(3) => \q_mag_sqr0__1_n_72\,
      S(2) => \q_mag_sqr0__1_n_73\,
      S(1) => \q_mag_sqr0__1_n_74\,
      S(0) => \q_mag_sqr0__1_n_75\
    );
A1_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => A1_i_15_n_0,
      CO(3) => A1_i_14_n_0,
      CO(2) => A1_i_14_n_1,
      CO(1) => A1_i_14_n_2,
      CO(0) => A1_i_14_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_mag_sqr_rounded(29 downto 26),
      S(3) => \q_mag_sqr0__1_n_76\,
      S(2) => \q_mag_sqr0__1_n_77\,
      S(1) => \q_mag_sqr0__1_n_78\,
      S(0) => \q_mag_sqr0__1_n_79\
    );
A1_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A1_i_15_n_0,
      CO(2) => A1_i_15_n_1,
      CO(1) => A1_i_15_n_2,
      CO(0) => A1_i_15_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \q_mag_sqr0__1_n_82\,
      DI(0) => '0',
      O(3 downto 2) => q_mag_sqr_rounded(25 downto 24),
      O(1 downto 0) => NLW_A1_i_15_O_UNCONNECTED(1 downto 0),
      S(3) => \q_mag_sqr0__1_n_80\,
      S(2) => \q_mag_sqr0__1_n_81\,
      S(1) => A1_i_31_n_0,
      S(0) => \q_mag_sqr0__1_n_83\
    );
\A1_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A1_i_20__0_n_0\,
      CO(3 downto 1) => \NLW_A1_i_19__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \A1_i_19__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_A1_i_19__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => acc_norm_mag_sqr_rounded(35 downto 34),
      S(3 downto 2) => B"00",
      S(1) => \acc_norm_mag_sqr0__0_n_70\,
      S(0) => \acc_norm_mag_sqr0__0_n_71\
    );
\A1_i_19__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A1_i_20__0__0_n_0\,
      CO(3 downto 1) => \NLW_A1_i_19__0__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \A1_i_19__0__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_A1_i_19__0__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => q_hat_dot_mag_sqr_rounded(23 downto 22),
      S(3 downto 2) => B"00",
      S(1) => q_hat_dot_mag_sqr_reg_n_82,
      S(0) => q_hat_dot_mag_sqr_reg_n_83
    );
\A1_i_20__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A1_i_21__0_n_0\,
      CO(3) => \A1_i_20__0_n_0\,
      CO(2) => \A1_i_20__0_n_1\,
      CO(1) => \A1_i_20__0_n_2\,
      CO(0) => \A1_i_20__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => acc_norm_mag_sqr_rounded(33 downto 30),
      S(3) => \acc_norm_mag_sqr0__0_n_72\,
      S(2) => \acc_norm_mag_sqr0__0_n_73\,
      S(1) => \acc_norm_mag_sqr0__0_n_74\,
      S(0) => \acc_norm_mag_sqr0__0_n_75\
    );
\A1_i_20__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A1_i_21__0__0_n_0\,
      CO(3) => \A1_i_20__0__0_n_0\,
      CO(2) => \A1_i_20__0__0_n_1\,
      CO(1) => \A1_i_20__0__0_n_2\,
      CO(0) => \A1_i_20__0__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_hat_dot_mag_sqr_rounded(21 downto 18),
      S(3) => q_hat_dot_mag_sqr_reg_n_84,
      S(2) => q_hat_dot_mag_sqr_reg_n_85,
      S(1) => q_hat_dot_mag_sqr_reg_n_86,
      S(0) => q_hat_dot_mag_sqr_reg_n_87
    );
\A1_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A1_i_22__0_n_0\,
      CO(3) => \A1_i_21__0_n_0\,
      CO(2) => \A1_i_21__0_n_1\,
      CO(1) => \A1_i_21__0_n_2\,
      CO(0) => \A1_i_21__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => acc_norm_mag_sqr_rounded(29 downto 26),
      S(3) => \acc_norm_mag_sqr0__0_n_76\,
      S(2) => \acc_norm_mag_sqr0__0_n_77\,
      S(1) => \acc_norm_mag_sqr0__0_n_78\,
      S(0) => \acc_norm_mag_sqr0__0_n_79\
    );
\A1_i_21__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A1_i_22__0__0_n_0\,
      CO(3) => \A1_i_21__0__0_n_0\,
      CO(2) => \A1_i_21__0__0_n_1\,
      CO(1) => \A1_i_21__0__0_n_2\,
      CO(0) => \A1_i_21__0__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_hat_dot_mag_sqr_rounded(17 downto 14),
      S(3) => q_hat_dot_mag_sqr_reg_n_88,
      S(2) => q_hat_dot_mag_sqr_reg_n_89,
      S(1) => q_hat_dot_mag_sqr_reg_n_90,
      S(0) => q_hat_dot_mag_sqr_reg_n_91
    );
\A1_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A1_i_23__0_n_0\,
      CO(3) => \A1_i_22__0_n_0\,
      CO(2) => \A1_i_22__0_n_1\,
      CO(1) => \A1_i_22__0_n_2\,
      CO(0) => \A1_i_22__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => acc_norm_mag_sqr_rounded(25 downto 22),
      S(3) => \acc_norm_mag_sqr0__0_n_80\,
      S(2) => \acc_norm_mag_sqr0__0_n_81\,
      S(1) => \acc_norm_mag_sqr0__0_n_82\,
      S(0) => \acc_norm_mag_sqr0__0_n_83\
    );
\A1_i_22__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A1_i_23__0__0_n_0\,
      CO(3) => \A1_i_22__0__0_n_0\,
      CO(2) => \A1_i_22__0__0_n_1\,
      CO(1) => \A1_i_22__0__0_n_2\,
      CO(0) => \A1_i_22__0__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_hat_dot_mag_sqr_rounded(13 downto 10),
      S(3) => q_hat_dot_mag_sqr_reg_n_92,
      S(2) => q_hat_dot_mag_sqr_reg_n_93,
      S(1) => q_hat_dot_mag_sqr_reg_n_94,
      S(0) => q_hat_dot_mag_sqr_reg_n_95
    );
\A1_i_23__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A1_i_23__0_n_0\,
      CO(2) => \A1_i_23__0_n_1\,
      CO(1) => \A1_i_23__0_n_2\,
      CO(0) => \A1_i_23__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \acc_norm_mag_sqr0__0_n_86\,
      DI(0) => '0',
      O(3 downto 2) => acc_norm_mag_sqr_rounded(21 downto 20),
      O(1 downto 0) => \NLW_A1_i_23__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \acc_norm_mag_sqr0__0_n_84\,
      S(2) => \acc_norm_mag_sqr0__0_n_85\,
      S(1) => \A1_i_45__0_n_0\,
      S(0) => \acc_norm_mag_sqr0__0_n_87\
    );
\A1_i_23__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A1_i_23__0__0_n_0\,
      CO(2) => \A1_i_23__0__0_n_1\,
      CO(1) => \A1_i_23__0__0_n_2\,
      CO(0) => \A1_i_23__0__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => q_hat_dot_mag_sqr_reg_n_98,
      DI(0) => '0',
      O(3 downto 2) => q_hat_dot_mag_sqr_rounded(9 downto 8),
      O(1 downto 0) => \NLW_A1_i_23__0__0_O_UNCONNECTED\(1 downto 0),
      S(3) => q_hat_dot_mag_sqr_reg_n_96,
      S(2) => q_hat_dot_mag_sqr_reg_n_97,
      S(1) => \A1_i_45__0__0_n_0\,
      S(0) => q_hat_dot_mag_sqr_reg_n_99
    );
A1_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q_mag_sqr0__1_n_82\,
      O => A1_i_31_n_0
    );
\A1_i_45__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_norm_mag_sqr0__0_n_86\,
      O => \A1_i_45__0_n_0\
    );
\A1_i_45__0__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_hat_dot_mag_sqr_reg_n_98,
      O => \A1_i_45__0__0_n_0\
    );
\FSM_onehot_acc_norm_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_acc_norm_state_reg_n_0_[5]\,
      I1 => start_acc_vec_norm,
      O => \FSM_onehot_acc_norm_state[0]_i_1_n_0\
    );
\FSM_onehot_acc_norm_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_acc_norm_state_reg_n_0_[5]\,
      I1 => start_acc_vec_norm,
      O => done_acc_vec_norm
    );
\FSM_onehot_acc_norm_state[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ready_out_invSqrtAccNorm,
      I1 => \FSM_onehot_acc_norm_state_reg_n_0_[6]\,
      I2 => data_in_invSqrtAccNorm,
      O => sel0(1)
    );
\FSM_onehot_acc_norm_state[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_acc_norm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_acc_norm_state_reg_n_0_[6]\,
      I2 => a_x_norm_temp,
      O => sel0(2)
    );
\FSM_onehot_acc_norm_state[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ready_out_invSqrtAccNorm,
      I1 => acc_norm_mag_sqr,
      I2 => \FSM_onehot_acc_norm_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_acc_norm_state_reg_n_0_[6]\,
      O => sel0(0)
    );
\FSM_onehot_acc_norm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => acc_norm_next_state,
      D => \FSM_onehot_acc_norm_state[0]_i_1_n_0\,
      Q => \FSM_onehot_acc_norm_state_reg_n_0_[0]\,
      S => invSqrtAccNorm_n_0
    );
\FSM_onehot_acc_norm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => acc_norm_next_state,
      D => \FSM_onehot_acc_norm_state_reg_n_0_[0]\,
      Q => acc_norm_mag_sqr,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_acc_norm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => acc_norm_next_state,
      D => acc_norm_mag_sqr,
      Q => data_in_invSqrtAccNorm,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_acc_norm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => acc_norm_next_state,
      D => data_in_invSqrtAccNorm,
      Q => ready_out_invSqrtAccNorm,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_acc_norm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => acc_norm_next_state,
      D => ready_out_invSqrtAccNorm,
      Q => a_x_norm_temp,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_acc_norm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => acc_norm_next_state,
      D => a_x_norm_temp,
      Q => \FSM_onehot_acc_norm_state_reg_n_0_[5]\,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_acc_norm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => acc_norm_next_state,
      D => done_acc_vec_norm,
      Q => \FSM_onehot_acc_norm_state_reg_n_0_[6]\,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_err_grad_norm_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_err_grad_norm_state_reg_n_0_[5]\,
      I1 => start_err_grad_norm,
      O => \FSM_onehot_err_grad_norm_state[0]_i_1_n_0\
    );
\FSM_onehot_err_grad_norm_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_err_grad_norm_state_reg_n_0_[5]\,
      I1 => start_err_grad_norm,
      O => done_err_grad_norm
    );
\FSM_onehot_err_grad_norm_state[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ready_out_invSqrtGradErrNorm,
      I1 => \FSM_onehot_err_grad_norm_state_reg_n_0_[6]\,
      I2 => data_in_invSqrtGradErrNorm,
      O => \FSM_onehot_err_grad_norm_state[6]_i_4_n_0\
    );
\FSM_onehot_err_grad_norm_state[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_err_grad_norm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_err_grad_norm_state_reg_n_0_[6]\,
      I2 => q_hat_dot_w_norm_temp,
      O => \FSM_onehot_err_grad_norm_state[6]_i_5_n_0\
    );
\FSM_onehot_err_grad_norm_state[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ready_out_invSqrtGradErrNorm,
      I1 => q_hat_dot_mag_sqr,
      I2 => \FSM_onehot_err_grad_norm_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_err_grad_norm_state_reg_n_0_[6]\,
      O => \FSM_onehot_err_grad_norm_state[6]_i_6_n_0\
    );
\FSM_onehot_err_grad_norm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => err_grad_norm_next_state,
      D => \FSM_onehot_err_grad_norm_state[0]_i_1_n_0\,
      Q => \FSM_onehot_err_grad_norm_state_reg_n_0_[0]\,
      S => invSqrtAccNorm_n_0
    );
\FSM_onehot_err_grad_norm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => err_grad_norm_next_state,
      D => \FSM_onehot_err_grad_norm_state_reg_n_0_[0]\,
      Q => q_hat_dot_mag_sqr,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_err_grad_norm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => err_grad_norm_next_state,
      D => q_hat_dot_mag_sqr,
      Q => data_in_invSqrtGradErrNorm,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_err_grad_norm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => err_grad_norm_next_state,
      D => data_in_invSqrtGradErrNorm,
      Q => ready_out_invSqrtGradErrNorm,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_err_grad_norm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => err_grad_norm_next_state,
      D => ready_out_invSqrtGradErrNorm,
      Q => q_hat_dot_w_norm_temp,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_err_grad_norm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => err_grad_norm_next_state,
      D => q_hat_dot_w_norm_temp,
      Q => \FSM_onehot_err_grad_norm_state_reg_n_0_[5]\,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_err_grad_norm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => err_grad_norm_next_state,
      D => done_err_grad_norm,
      Q => \FSM_onehot_err_grad_norm_state_reg_n_0_[6]\,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_q_norm_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_q_norm_state_reg_n_0_[5]\,
      I1 => start_quat_norm,
      O => \FSM_onehot_q_norm_state[0]_i_1_n_0\
    );
\FSM_onehot_q_norm_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_q_norm_state_reg_n_0_[5]\,
      I1 => start_quat_norm,
      O => done_quat_norm
    );
\FSM_onehot_q_norm_state[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ready_out_invSqrtQuatNorm,
      I1 => \FSM_onehot_q_norm_state_reg_n_0_[6]\,
      I2 => data_in_invSqrtQuatNorm,
      O => \FSM_onehot_q_norm_state[6]_i_4_n_0\
    );
\FSM_onehot_q_norm_state[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_q_norm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_q_norm_state_reg_n_0_[6]\,
      I2 => q_w_norm_temp,
      O => \FSM_onehot_q_norm_state[6]_i_5_n_0\
    );
\FSM_onehot_q_norm_state[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ready_out_invSqrtQuatNorm,
      I1 => q_mag_sqr,
      I2 => \FSM_onehot_q_norm_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_q_norm_state_reg_n_0_[6]\,
      O => \FSM_onehot_q_norm_state[6]_i_6_n_0\
    );
\FSM_onehot_q_norm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => q_norm_next_state,
      D => \FSM_onehot_q_norm_state[0]_i_1_n_0\,
      Q => \FSM_onehot_q_norm_state_reg_n_0_[0]\,
      S => invSqrtAccNorm_n_0
    );
\FSM_onehot_q_norm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => q_norm_next_state,
      D => \FSM_onehot_q_norm_state_reg_n_0_[0]\,
      Q => q_mag_sqr,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_q_norm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => q_norm_next_state,
      D => q_mag_sqr,
      Q => data_in_invSqrtQuatNorm,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_q_norm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => q_norm_next_state,
      D => data_in_invSqrtQuatNorm,
      Q => ready_out_invSqrtQuatNorm,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_q_norm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => q_norm_next_state,
      D => ready_out_invSqrtQuatNorm,
      Q => q_w_norm_temp,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_q_norm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => q_norm_next_state,
      D => q_w_norm_temp,
      Q => \FSM_onehot_q_norm_state_reg_n_0_[5]\,
      R => invSqrtAccNorm_n_0
    );
\FSM_onehot_q_norm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => q_norm_next_state,
      D => done_quat_norm,
      Q => \FSM_onehot_q_norm_state_reg_n_0_[6]\,
      R => invSqrtAccNorm_n_0
    );
\FSM_sequential_q_dot_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C786"
    )
        port map (
      I0 => q_dot_state(1),
      I1 => q_dot_state(2),
      I2 => q_dot_state(0),
      I3 => start_q_dot,
      O => \FSM_sequential_q_dot_state[0]_i_1_n_0\
    );
\FSM_sequential_q_dot_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => q_dot_state(1),
      I1 => q_dot_state(2),
      I2 => q_dot_state(0),
      O => \FSM_sequential_q_dot_state[1]_i_1_n_0\
    );
\FSM_sequential_q_dot_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECAC"
    )
        port map (
      I0 => q_dot_state(1),
      I1 => q_dot_state(2),
      I2 => q_dot_state(0),
      I3 => start_q_dot,
      O => \FSM_sequential_q_dot_state[2]_i_1_n_0\
    );
\FSM_sequential_q_dot_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_q_dot_state[0]_i_1_n_0\,
      Q => q_dot_state(0),
      R => invSqrtAccNorm_n_0
    );
\FSM_sequential_q_dot_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_q_dot_state[1]_i_1_n_0\,
      Q => q_dot_state(1),
      R => invSqrtAccNorm_n_0
    );
\FSM_sequential_q_dot_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_q_dot_state[2]_i_1_n_0\,
      Q => q_dot_state(2),
      R => invSqrtAccNorm_n_0
    );
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC303347443000"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]\,
      I1 => done,
      I2 => \FSM_sequential_state[2]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => start,
      O => done_reg
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF33FF0047337700"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]\,
      I1 => done,
      I2 => \FSM_sequential_state[2]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => start,
      O => done_reg_0
    );
\FSM_sequential_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCCCCC74444444"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]\,
      I1 => done,
      I2 => \FSM_sequential_state[2]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => start,
      O => done_reg_1
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => valid_out_madgwick,
      I1 => \q_z_reg[0]\,
      I2 => state(0),
      I3 => \state_reg[0]_0\,
      I4 => ready_in_madgwick,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
a_x_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_a_x_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y(15),
      B(16) => y(15),
      B(15 downto 0) => y(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_a_x_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000001000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_a_x_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_a_x_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtAccNorm_n_2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => a_x_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_a_x_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_a_x_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_a_x_norm_rounded_P_UNCONNECTED(47 downto 21),
      P(20 downto 4) => \a_x_norm_rounded__0\(20 downto 4),
      P(3) => a_x_norm_rounded_n_102,
      P(2) => a_x_norm_rounded_n_103,
      P(1) => a_x_norm_rounded_n_104,
      P(0) => a_x_norm_rounded_n_105,
      PATTERNBDETECT => NLW_a_x_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_a_x_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_a_x_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_a_x_norm_rounded_UNDERFLOW_UNCONNECTED
    );
a_y_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_a_y_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y(15),
      B(16) => y(15),
      B(15 downto 0) => y(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_a_y_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000001000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_a_y_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_a_y_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtAccNorm_n_2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => a_x_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_a_y_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_a_y_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_a_y_norm_rounded_P_UNCONNECTED(47 downto 21),
      P(20 downto 4) => \a_y_norm_rounded__0\(20 downto 4),
      P(3) => a_y_norm_rounded_n_102,
      P(2) => a_y_norm_rounded_n_103,
      P(1) => a_y_norm_rounded_n_104,
      P(0) => a_y_norm_rounded_n_105,
      PATTERNBDETECT => NLW_a_y_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_a_y_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_a_y_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_a_y_norm_rounded_UNDERFLOW_UNCONNECTED
    );
a_z_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_a_z_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y(15),
      B(16) => y(15),
      B(15 downto 0) => y(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_a_z_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000001000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_a_z_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_a_z_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtAccNorm_n_2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => a_x_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_a_z_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_a_z_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_a_z_norm_rounded_P_UNCONNECTED(47 downto 33),
      P(32) => a_z_norm_rounded_n_73,
      P(31) => a_z_norm_rounded_n_74,
      P(30) => a_z_norm_rounded_n_75,
      P(29) => a_z_norm_rounded_n_76,
      P(28) => a_z_norm_rounded_n_77,
      P(27) => a_z_norm_rounded_n_78,
      P(26) => a_z_norm_rounded_n_79,
      P(25) => a_z_norm_rounded_n_80,
      P(24) => a_z_norm_rounded_n_81,
      P(23) => a_z_norm_rounded_n_82,
      P(22) => a_z_norm_rounded_n_83,
      P(21) => a_z_norm_rounded_n_84,
      P(20 downto 4) => \a_z_norm_rounded__0\(20 downto 4),
      P(3) => a_z_norm_rounded_n_102,
      P(2) => a_z_norm_rounded_n_103,
      P(1) => a_z_norm_rounded_n_104,
      P(0) => a_z_norm_rounded_n_105,
      PATTERNBDETECT => NLW_a_z_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_a_z_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_a_z_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_a_z_norm_rounded_UNDERFLOW_UNCONNECTED
    );
acc_norm_mag_sqr0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => acc_norm_mag_sqr1_n_24,
      ACIN(28) => acc_norm_mag_sqr1_n_25,
      ACIN(27) => acc_norm_mag_sqr1_n_26,
      ACIN(26) => acc_norm_mag_sqr1_n_27,
      ACIN(25) => acc_norm_mag_sqr1_n_28,
      ACIN(24) => acc_norm_mag_sqr1_n_29,
      ACIN(23) => acc_norm_mag_sqr1_n_30,
      ACIN(22) => acc_norm_mag_sqr1_n_31,
      ACIN(21) => acc_norm_mag_sqr1_n_32,
      ACIN(20) => acc_norm_mag_sqr1_n_33,
      ACIN(19) => acc_norm_mag_sqr1_n_34,
      ACIN(18) => acc_norm_mag_sqr1_n_35,
      ACIN(17) => acc_norm_mag_sqr1_n_36,
      ACIN(16) => acc_norm_mag_sqr1_n_37,
      ACIN(15) => acc_norm_mag_sqr1_n_38,
      ACIN(14) => acc_norm_mag_sqr1_n_39,
      ACIN(13) => acc_norm_mag_sqr1_n_40,
      ACIN(12) => acc_norm_mag_sqr1_n_41,
      ACIN(11) => acc_norm_mag_sqr1_n_42,
      ACIN(10) => acc_norm_mag_sqr1_n_43,
      ACIN(9) => acc_norm_mag_sqr1_n_44,
      ACIN(8) => acc_norm_mag_sqr1_n_45,
      ACIN(7) => acc_norm_mag_sqr1_n_46,
      ACIN(6) => acc_norm_mag_sqr1_n_47,
      ACIN(5) => acc_norm_mag_sqr1_n_48,
      ACIN(4) => acc_norm_mag_sqr1_n_49,
      ACIN(3) => acc_norm_mag_sqr1_n_50,
      ACIN(2) => acc_norm_mag_sqr1_n_51,
      ACIN(1) => acc_norm_mag_sqr1_n_52,
      ACIN(0) => acc_norm_mag_sqr1_n_53,
      ACOUT(29) => acc_norm_mag_sqr0_n_24,
      ACOUT(28) => acc_norm_mag_sqr0_n_25,
      ACOUT(27) => acc_norm_mag_sqr0_n_26,
      ACOUT(26) => acc_norm_mag_sqr0_n_27,
      ACOUT(25) => acc_norm_mag_sqr0_n_28,
      ACOUT(24) => acc_norm_mag_sqr0_n_29,
      ACOUT(23) => acc_norm_mag_sqr0_n_30,
      ACOUT(22) => acc_norm_mag_sqr0_n_31,
      ACOUT(21) => acc_norm_mag_sqr0_n_32,
      ACOUT(20) => acc_norm_mag_sqr0_n_33,
      ACOUT(19) => acc_norm_mag_sqr0_n_34,
      ACOUT(18) => acc_norm_mag_sqr0_n_35,
      ACOUT(17) => acc_norm_mag_sqr0_n_36,
      ACOUT(16) => acc_norm_mag_sqr0_n_37,
      ACOUT(15) => acc_norm_mag_sqr0_n_38,
      ACOUT(14) => acc_norm_mag_sqr0_n_39,
      ACOUT(13) => acc_norm_mag_sqr0_n_40,
      ACOUT(12) => acc_norm_mag_sqr0_n_41,
      ACOUT(11) => acc_norm_mag_sqr0_n_42,
      ACOUT(10) => acc_norm_mag_sqr0_n_43,
      ACOUT(9) => acc_norm_mag_sqr0_n_44,
      ACOUT(8) => acc_norm_mag_sqr0_n_45,
      ACOUT(7) => acc_norm_mag_sqr0_n_46,
      ACOUT(6) => acc_norm_mag_sqr0_n_47,
      ACOUT(5) => acc_norm_mag_sqr0_n_48,
      ACOUT(4) => acc_norm_mag_sqr0_n_49,
      ACOUT(3) => acc_norm_mag_sqr0_n_50,
      ACOUT(2) => acc_norm_mag_sqr0_n_51,
      ACOUT(1) => acc_norm_mag_sqr0_n_52,
      ACOUT(0) => acc_norm_mag_sqr0_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17) => acc_norm_mag_sqr1_n_6,
      BCIN(16) => acc_norm_mag_sqr1_n_7,
      BCIN(15) => acc_norm_mag_sqr1_n_8,
      BCIN(14) => acc_norm_mag_sqr1_n_9,
      BCIN(13) => acc_norm_mag_sqr1_n_10,
      BCIN(12) => acc_norm_mag_sqr1_n_11,
      BCIN(11) => acc_norm_mag_sqr1_n_12,
      BCIN(10) => acc_norm_mag_sqr1_n_13,
      BCIN(9) => acc_norm_mag_sqr1_n_14,
      BCIN(8) => acc_norm_mag_sqr1_n_15,
      BCIN(7) => acc_norm_mag_sqr1_n_16,
      BCIN(6) => acc_norm_mag_sqr1_n_17,
      BCIN(5) => acc_norm_mag_sqr1_n_18,
      BCIN(4) => acc_norm_mag_sqr1_n_19,
      BCIN(3) => acc_norm_mag_sqr1_n_20,
      BCIN(2) => acc_norm_mag_sqr1_n_21,
      BCIN(1) => acc_norm_mag_sqr1_n_22,
      BCIN(0) => acc_norm_mag_sqr1_n_23,
      BCOUT(17) => acc_norm_mag_sqr0_n_6,
      BCOUT(16) => acc_norm_mag_sqr0_n_7,
      BCOUT(15) => acc_norm_mag_sqr0_n_8,
      BCOUT(14) => acc_norm_mag_sqr0_n_9,
      BCOUT(13) => acc_norm_mag_sqr0_n_10,
      BCOUT(12) => acc_norm_mag_sqr0_n_11,
      BCOUT(11) => acc_norm_mag_sqr0_n_12,
      BCOUT(10) => acc_norm_mag_sqr0_n_13,
      BCOUT(9) => acc_norm_mag_sqr0_n_14,
      BCOUT(8) => acc_norm_mag_sqr0_n_15,
      BCOUT(7) => acc_norm_mag_sqr0_n_16,
      BCOUT(6) => acc_norm_mag_sqr0_n_17,
      BCOUT(5) => acc_norm_mag_sqr0_n_18,
      BCOUT(4) => acc_norm_mag_sqr0_n_19,
      BCOUT(3) => acc_norm_mag_sqr0_n_20,
      BCOUT(2) => acc_norm_mag_sqr0_n_21,
      BCOUT(1) => acc_norm_mag_sqr0_n_22,
      BCOUT(0) => acc_norm_mag_sqr0_n_23,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_acc_norm_mag_sqr0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_acc_norm_mag_sqr0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_acc_norm_mag_sqr0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_acc_norm_mag_sqr0_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_acc_norm_mag_sqr0_P_UNCONNECTED(47 downto 37),
      P(36) => acc_norm_mag_sqr0_n_69,
      P(35) => acc_norm_mag_sqr0_n_70,
      P(34) => acc_norm_mag_sqr0_n_71,
      P(33) => acc_norm_mag_sqr0_n_72,
      P(32) => acc_norm_mag_sqr0_n_73,
      P(31) => acc_norm_mag_sqr0_n_74,
      P(30) => acc_norm_mag_sqr0_n_75,
      P(29) => acc_norm_mag_sqr0_n_76,
      P(28) => acc_norm_mag_sqr0_n_77,
      P(27) => acc_norm_mag_sqr0_n_78,
      P(26) => acc_norm_mag_sqr0_n_79,
      P(25) => acc_norm_mag_sqr0_n_80,
      P(24) => acc_norm_mag_sqr0_n_81,
      P(23) => acc_norm_mag_sqr0_n_82,
      P(22) => acc_norm_mag_sqr0_n_83,
      P(21) => acc_norm_mag_sqr0_n_84,
      P(20) => acc_norm_mag_sqr0_n_85,
      P(19) => acc_norm_mag_sqr0_n_86,
      P(18) => acc_norm_mag_sqr0_n_87,
      P(17) => acc_norm_mag_sqr0_n_88,
      P(16) => acc_norm_mag_sqr0_n_89,
      P(15) => acc_norm_mag_sqr0_n_90,
      P(14) => acc_norm_mag_sqr0_n_91,
      P(13) => acc_norm_mag_sqr0_n_92,
      P(12) => acc_norm_mag_sqr0_n_93,
      P(11) => acc_norm_mag_sqr0_n_94,
      P(10) => acc_norm_mag_sqr0_n_95,
      P(9) => acc_norm_mag_sqr0_n_96,
      P(8) => acc_norm_mag_sqr0_n_97,
      P(7) => acc_norm_mag_sqr0_n_98,
      P(6) => acc_norm_mag_sqr0_n_99,
      P(5) => acc_norm_mag_sqr0_n_100,
      P(4) => acc_norm_mag_sqr0_n_101,
      P(3) => acc_norm_mag_sqr0_n_102,
      P(2) => acc_norm_mag_sqr0_n_103,
      P(1) => acc_norm_mag_sqr0_n_104,
      P(0) => acc_norm_mag_sqr0_n_105,
      PATTERNBDETECT => NLW_acc_norm_mag_sqr0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_acc_norm_mag_sqr0_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => acc_norm_mag_sqr1_n_106,
      PCIN(46) => acc_norm_mag_sqr1_n_107,
      PCIN(45) => acc_norm_mag_sqr1_n_108,
      PCIN(44) => acc_norm_mag_sqr1_n_109,
      PCIN(43) => acc_norm_mag_sqr1_n_110,
      PCIN(42) => acc_norm_mag_sqr1_n_111,
      PCIN(41) => acc_norm_mag_sqr1_n_112,
      PCIN(40) => acc_norm_mag_sqr1_n_113,
      PCIN(39) => acc_norm_mag_sqr1_n_114,
      PCIN(38) => acc_norm_mag_sqr1_n_115,
      PCIN(37) => acc_norm_mag_sqr1_n_116,
      PCIN(36) => acc_norm_mag_sqr1_n_117,
      PCIN(35) => acc_norm_mag_sqr1_n_118,
      PCIN(34) => acc_norm_mag_sqr1_n_119,
      PCIN(33) => acc_norm_mag_sqr1_n_120,
      PCIN(32) => acc_norm_mag_sqr1_n_121,
      PCIN(31) => acc_norm_mag_sqr1_n_122,
      PCIN(30) => acc_norm_mag_sqr1_n_123,
      PCIN(29) => acc_norm_mag_sqr1_n_124,
      PCIN(28) => acc_norm_mag_sqr1_n_125,
      PCIN(27) => acc_norm_mag_sqr1_n_126,
      PCIN(26) => acc_norm_mag_sqr1_n_127,
      PCIN(25) => acc_norm_mag_sqr1_n_128,
      PCIN(24) => acc_norm_mag_sqr1_n_129,
      PCIN(23) => acc_norm_mag_sqr1_n_130,
      PCIN(22) => acc_norm_mag_sqr1_n_131,
      PCIN(21) => acc_norm_mag_sqr1_n_132,
      PCIN(20) => acc_norm_mag_sqr1_n_133,
      PCIN(19) => acc_norm_mag_sqr1_n_134,
      PCIN(18) => acc_norm_mag_sqr1_n_135,
      PCIN(17) => acc_norm_mag_sqr1_n_136,
      PCIN(16) => acc_norm_mag_sqr1_n_137,
      PCIN(15) => acc_norm_mag_sqr1_n_138,
      PCIN(14) => acc_norm_mag_sqr1_n_139,
      PCIN(13) => acc_norm_mag_sqr1_n_140,
      PCIN(12) => acc_norm_mag_sqr1_n_141,
      PCIN(11) => acc_norm_mag_sqr1_n_142,
      PCIN(10) => acc_norm_mag_sqr1_n_143,
      PCIN(9) => acc_norm_mag_sqr1_n_144,
      PCIN(8) => acc_norm_mag_sqr1_n_145,
      PCIN(7) => acc_norm_mag_sqr1_n_146,
      PCIN(6) => acc_norm_mag_sqr1_n_147,
      PCIN(5) => acc_norm_mag_sqr1_n_148,
      PCIN(4) => acc_norm_mag_sqr1_n_149,
      PCIN(3) => acc_norm_mag_sqr1_n_150,
      PCIN(2) => acc_norm_mag_sqr1_n_151,
      PCIN(1) => acc_norm_mag_sqr1_n_152,
      PCIN(0) => acc_norm_mag_sqr1_n_153,
      PCOUT(47) => acc_norm_mag_sqr0_n_106,
      PCOUT(46) => acc_norm_mag_sqr0_n_107,
      PCOUT(45) => acc_norm_mag_sqr0_n_108,
      PCOUT(44) => acc_norm_mag_sqr0_n_109,
      PCOUT(43) => acc_norm_mag_sqr0_n_110,
      PCOUT(42) => acc_norm_mag_sqr0_n_111,
      PCOUT(41) => acc_norm_mag_sqr0_n_112,
      PCOUT(40) => acc_norm_mag_sqr0_n_113,
      PCOUT(39) => acc_norm_mag_sqr0_n_114,
      PCOUT(38) => acc_norm_mag_sqr0_n_115,
      PCOUT(37) => acc_norm_mag_sqr0_n_116,
      PCOUT(36) => acc_norm_mag_sqr0_n_117,
      PCOUT(35) => acc_norm_mag_sqr0_n_118,
      PCOUT(34) => acc_norm_mag_sqr0_n_119,
      PCOUT(33) => acc_norm_mag_sqr0_n_120,
      PCOUT(32) => acc_norm_mag_sqr0_n_121,
      PCOUT(31) => acc_norm_mag_sqr0_n_122,
      PCOUT(30) => acc_norm_mag_sqr0_n_123,
      PCOUT(29) => acc_norm_mag_sqr0_n_124,
      PCOUT(28) => acc_norm_mag_sqr0_n_125,
      PCOUT(27) => acc_norm_mag_sqr0_n_126,
      PCOUT(26) => acc_norm_mag_sqr0_n_127,
      PCOUT(25) => acc_norm_mag_sqr0_n_128,
      PCOUT(24) => acc_norm_mag_sqr0_n_129,
      PCOUT(23) => acc_norm_mag_sqr0_n_130,
      PCOUT(22) => acc_norm_mag_sqr0_n_131,
      PCOUT(21) => acc_norm_mag_sqr0_n_132,
      PCOUT(20) => acc_norm_mag_sqr0_n_133,
      PCOUT(19) => acc_norm_mag_sqr0_n_134,
      PCOUT(18) => acc_norm_mag_sqr0_n_135,
      PCOUT(17) => acc_norm_mag_sqr0_n_136,
      PCOUT(16) => acc_norm_mag_sqr0_n_137,
      PCOUT(15) => acc_norm_mag_sqr0_n_138,
      PCOUT(14) => acc_norm_mag_sqr0_n_139,
      PCOUT(13) => acc_norm_mag_sqr0_n_140,
      PCOUT(12) => acc_norm_mag_sqr0_n_141,
      PCOUT(11) => acc_norm_mag_sqr0_n_142,
      PCOUT(10) => acc_norm_mag_sqr0_n_143,
      PCOUT(9) => acc_norm_mag_sqr0_n_144,
      PCOUT(8) => acc_norm_mag_sqr0_n_145,
      PCOUT(7) => acc_norm_mag_sqr0_n_146,
      PCOUT(6) => acc_norm_mag_sqr0_n_147,
      PCOUT(5) => acc_norm_mag_sqr0_n_148,
      PCOUT(4) => acc_norm_mag_sqr0_n_149,
      PCOUT(3) => acc_norm_mag_sqr0_n_150,
      PCOUT(2) => acc_norm_mag_sqr0_n_151,
      PCOUT(1) => acc_norm_mag_sqr0_n_152,
      PCOUT(0) => acc_norm_mag_sqr0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_acc_norm_mag_sqr0_UNDERFLOW_UNCONNECTED
    );
\acc_norm_mag_sqr0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => acc_norm_mag_sqr0_n_24,
      ACIN(28) => acc_norm_mag_sqr0_n_25,
      ACIN(27) => acc_norm_mag_sqr0_n_26,
      ACIN(26) => acc_norm_mag_sqr0_n_27,
      ACIN(25) => acc_norm_mag_sqr0_n_28,
      ACIN(24) => acc_norm_mag_sqr0_n_29,
      ACIN(23) => acc_norm_mag_sqr0_n_30,
      ACIN(22) => acc_norm_mag_sqr0_n_31,
      ACIN(21) => acc_norm_mag_sqr0_n_32,
      ACIN(20) => acc_norm_mag_sqr0_n_33,
      ACIN(19) => acc_norm_mag_sqr0_n_34,
      ACIN(18) => acc_norm_mag_sqr0_n_35,
      ACIN(17) => acc_norm_mag_sqr0_n_36,
      ACIN(16) => acc_norm_mag_sqr0_n_37,
      ACIN(15) => acc_norm_mag_sqr0_n_38,
      ACIN(14) => acc_norm_mag_sqr0_n_39,
      ACIN(13) => acc_norm_mag_sqr0_n_40,
      ACIN(12) => acc_norm_mag_sqr0_n_41,
      ACIN(11) => acc_norm_mag_sqr0_n_42,
      ACIN(10) => acc_norm_mag_sqr0_n_43,
      ACIN(9) => acc_norm_mag_sqr0_n_44,
      ACIN(8) => acc_norm_mag_sqr0_n_45,
      ACIN(7) => acc_norm_mag_sqr0_n_46,
      ACIN(6) => acc_norm_mag_sqr0_n_47,
      ACIN(5) => acc_norm_mag_sqr0_n_48,
      ACIN(4) => acc_norm_mag_sqr0_n_49,
      ACIN(3) => acc_norm_mag_sqr0_n_50,
      ACIN(2) => acc_norm_mag_sqr0_n_51,
      ACIN(1) => acc_norm_mag_sqr0_n_52,
      ACIN(0) => acc_norm_mag_sqr0_n_53,
      ACOUT(29 downto 0) => \NLW_acc_norm_mag_sqr0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17) => acc_norm_mag_sqr0_n_6,
      BCIN(16) => acc_norm_mag_sqr0_n_7,
      BCIN(15) => acc_norm_mag_sqr0_n_8,
      BCIN(14) => acc_norm_mag_sqr0_n_9,
      BCIN(13) => acc_norm_mag_sqr0_n_10,
      BCIN(12) => acc_norm_mag_sqr0_n_11,
      BCIN(11) => acc_norm_mag_sqr0_n_12,
      BCIN(10) => acc_norm_mag_sqr0_n_13,
      BCIN(9) => acc_norm_mag_sqr0_n_14,
      BCIN(8) => acc_norm_mag_sqr0_n_15,
      BCIN(7) => acc_norm_mag_sqr0_n_16,
      BCIN(6) => acc_norm_mag_sqr0_n_17,
      BCIN(5) => acc_norm_mag_sqr0_n_18,
      BCIN(4) => acc_norm_mag_sqr0_n_19,
      BCIN(3) => acc_norm_mag_sqr0_n_20,
      BCIN(2) => acc_norm_mag_sqr0_n_21,
      BCIN(1) => acc_norm_mag_sqr0_n_22,
      BCIN(0) => acc_norm_mag_sqr0_n_23,
      BCOUT(17 downto 0) => \NLW_acc_norm_mag_sqr0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_acc_norm_mag_sqr0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_acc_norm_mag_sqr0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => acc_norm_mag_sqr,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_acc_norm_mag_sqr0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_acc_norm_mag_sqr0__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 37) => \NLW_acc_norm_mag_sqr0__0_P_UNCONNECTED\(47 downto 37),
      P(36) => \acc_norm_mag_sqr0__0_n_69\,
      P(35) => \acc_norm_mag_sqr0__0_n_70\,
      P(34) => \acc_norm_mag_sqr0__0_n_71\,
      P(33) => \acc_norm_mag_sqr0__0_n_72\,
      P(32) => \acc_norm_mag_sqr0__0_n_73\,
      P(31) => \acc_norm_mag_sqr0__0_n_74\,
      P(30) => \acc_norm_mag_sqr0__0_n_75\,
      P(29) => \acc_norm_mag_sqr0__0_n_76\,
      P(28) => \acc_norm_mag_sqr0__0_n_77\,
      P(27) => \acc_norm_mag_sqr0__0_n_78\,
      P(26) => \acc_norm_mag_sqr0__0_n_79\,
      P(25) => \acc_norm_mag_sqr0__0_n_80\,
      P(24) => \acc_norm_mag_sqr0__0_n_81\,
      P(23) => \acc_norm_mag_sqr0__0_n_82\,
      P(22) => \acc_norm_mag_sqr0__0_n_83\,
      P(21) => \acc_norm_mag_sqr0__0_n_84\,
      P(20) => \acc_norm_mag_sqr0__0_n_85\,
      P(19) => \acc_norm_mag_sqr0__0_n_86\,
      P(18) => \acc_norm_mag_sqr0__0_n_87\,
      P(17) => \acc_norm_mag_sqr0__0_n_88\,
      P(16) => \acc_norm_mag_sqr0__0_n_89\,
      P(15) => \acc_norm_mag_sqr0__0_n_90\,
      P(14) => \acc_norm_mag_sqr0__0_n_91\,
      P(13) => \acc_norm_mag_sqr0__0_n_92\,
      P(12) => \acc_norm_mag_sqr0__0_n_93\,
      P(11) => \acc_norm_mag_sqr0__0_n_94\,
      P(10) => \acc_norm_mag_sqr0__0_n_95\,
      P(9) => \acc_norm_mag_sqr0__0_n_96\,
      P(8) => \acc_norm_mag_sqr0__0_n_97\,
      P(7) => \acc_norm_mag_sqr0__0_n_98\,
      P(6) => \acc_norm_mag_sqr0__0_n_99\,
      P(5) => \acc_norm_mag_sqr0__0_n_100\,
      P(4) => \acc_norm_mag_sqr0__0_n_101\,
      P(3) => \acc_norm_mag_sqr0__0_n_102\,
      P(2) => \acc_norm_mag_sqr0__0_n_103\,
      P(1) => \acc_norm_mag_sqr0__0_n_104\,
      P(0) => \acc_norm_mag_sqr0__0_n_105\,
      PATTERNBDETECT => \NLW_acc_norm_mag_sqr0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_acc_norm_mag_sqr0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => acc_norm_mag_sqr0_n_106,
      PCIN(46) => acc_norm_mag_sqr0_n_107,
      PCIN(45) => acc_norm_mag_sqr0_n_108,
      PCIN(44) => acc_norm_mag_sqr0_n_109,
      PCIN(43) => acc_norm_mag_sqr0_n_110,
      PCIN(42) => acc_norm_mag_sqr0_n_111,
      PCIN(41) => acc_norm_mag_sqr0_n_112,
      PCIN(40) => acc_norm_mag_sqr0_n_113,
      PCIN(39) => acc_norm_mag_sqr0_n_114,
      PCIN(38) => acc_norm_mag_sqr0_n_115,
      PCIN(37) => acc_norm_mag_sqr0_n_116,
      PCIN(36) => acc_norm_mag_sqr0_n_117,
      PCIN(35) => acc_norm_mag_sqr0_n_118,
      PCIN(34) => acc_norm_mag_sqr0_n_119,
      PCIN(33) => acc_norm_mag_sqr0_n_120,
      PCIN(32) => acc_norm_mag_sqr0_n_121,
      PCIN(31) => acc_norm_mag_sqr0_n_122,
      PCIN(30) => acc_norm_mag_sqr0_n_123,
      PCIN(29) => acc_norm_mag_sqr0_n_124,
      PCIN(28) => acc_norm_mag_sqr0_n_125,
      PCIN(27) => acc_norm_mag_sqr0_n_126,
      PCIN(26) => acc_norm_mag_sqr0_n_127,
      PCIN(25) => acc_norm_mag_sqr0_n_128,
      PCIN(24) => acc_norm_mag_sqr0_n_129,
      PCIN(23) => acc_norm_mag_sqr0_n_130,
      PCIN(22) => acc_norm_mag_sqr0_n_131,
      PCIN(21) => acc_norm_mag_sqr0_n_132,
      PCIN(20) => acc_norm_mag_sqr0_n_133,
      PCIN(19) => acc_norm_mag_sqr0_n_134,
      PCIN(18) => acc_norm_mag_sqr0_n_135,
      PCIN(17) => acc_norm_mag_sqr0_n_136,
      PCIN(16) => acc_norm_mag_sqr0_n_137,
      PCIN(15) => acc_norm_mag_sqr0_n_138,
      PCIN(14) => acc_norm_mag_sqr0_n_139,
      PCIN(13) => acc_norm_mag_sqr0_n_140,
      PCIN(12) => acc_norm_mag_sqr0_n_141,
      PCIN(11) => acc_norm_mag_sqr0_n_142,
      PCIN(10) => acc_norm_mag_sqr0_n_143,
      PCIN(9) => acc_norm_mag_sqr0_n_144,
      PCIN(8) => acc_norm_mag_sqr0_n_145,
      PCIN(7) => acc_norm_mag_sqr0_n_146,
      PCIN(6) => acc_norm_mag_sqr0_n_147,
      PCIN(5) => acc_norm_mag_sqr0_n_148,
      PCIN(4) => acc_norm_mag_sqr0_n_149,
      PCIN(3) => acc_norm_mag_sqr0_n_150,
      PCIN(2) => acc_norm_mag_sqr0_n_151,
      PCIN(1) => acc_norm_mag_sqr0_n_152,
      PCIN(0) => acc_norm_mag_sqr0_n_153,
      PCOUT(47 downto 0) => \NLW_acc_norm_mag_sqr0__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => \NLW_acc_norm_mag_sqr0__0_UNDERFLOW_UNCONNECTED\
    );
acc_norm_mag_sqr1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => acc_norm_mag_sqr1_n_24,
      ACOUT(28) => acc_norm_mag_sqr1_n_25,
      ACOUT(27) => acc_norm_mag_sqr1_n_26,
      ACOUT(26) => acc_norm_mag_sqr1_n_27,
      ACOUT(25) => acc_norm_mag_sqr1_n_28,
      ACOUT(24) => acc_norm_mag_sqr1_n_29,
      ACOUT(23) => acc_norm_mag_sqr1_n_30,
      ACOUT(22) => acc_norm_mag_sqr1_n_31,
      ACOUT(21) => acc_norm_mag_sqr1_n_32,
      ACOUT(20) => acc_norm_mag_sqr1_n_33,
      ACOUT(19) => acc_norm_mag_sqr1_n_34,
      ACOUT(18) => acc_norm_mag_sqr1_n_35,
      ACOUT(17) => acc_norm_mag_sqr1_n_36,
      ACOUT(16) => acc_norm_mag_sqr1_n_37,
      ACOUT(15) => acc_norm_mag_sqr1_n_38,
      ACOUT(14) => acc_norm_mag_sqr1_n_39,
      ACOUT(13) => acc_norm_mag_sqr1_n_40,
      ACOUT(12) => acc_norm_mag_sqr1_n_41,
      ACOUT(11) => acc_norm_mag_sqr1_n_42,
      ACOUT(10) => acc_norm_mag_sqr1_n_43,
      ACOUT(9) => acc_norm_mag_sqr1_n_44,
      ACOUT(8) => acc_norm_mag_sqr1_n_45,
      ACOUT(7) => acc_norm_mag_sqr1_n_46,
      ACOUT(6) => acc_norm_mag_sqr1_n_47,
      ACOUT(5) => acc_norm_mag_sqr1_n_48,
      ACOUT(4) => acc_norm_mag_sqr1_n_49,
      ACOUT(3) => acc_norm_mag_sqr1_n_50,
      ACOUT(2) => acc_norm_mag_sqr1_n_51,
      ACOUT(1) => acc_norm_mag_sqr1_n_52,
      ACOUT(0) => acc_norm_mag_sqr1_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => acc_norm_mag_sqr1_n_6,
      BCOUT(16) => acc_norm_mag_sqr1_n_7,
      BCOUT(15) => acc_norm_mag_sqr1_n_8,
      BCOUT(14) => acc_norm_mag_sqr1_n_9,
      BCOUT(13) => acc_norm_mag_sqr1_n_10,
      BCOUT(12) => acc_norm_mag_sqr1_n_11,
      BCOUT(11) => acc_norm_mag_sqr1_n_12,
      BCOUT(10) => acc_norm_mag_sqr1_n_13,
      BCOUT(9) => acc_norm_mag_sqr1_n_14,
      BCOUT(8) => acc_norm_mag_sqr1_n_15,
      BCOUT(7) => acc_norm_mag_sqr1_n_16,
      BCOUT(6) => acc_norm_mag_sqr1_n_17,
      BCOUT(5) => acc_norm_mag_sqr1_n_18,
      BCOUT(4) => acc_norm_mag_sqr1_n_19,
      BCOUT(3) => acc_norm_mag_sqr1_n_20,
      BCOUT(2) => acc_norm_mag_sqr1_n_21,
      BCOUT(1) => acc_norm_mag_sqr1_n_22,
      BCOUT(0) => acc_norm_mag_sqr1_n_23,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_acc_norm_mag_sqr1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_acc_norm_mag_sqr1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_acc_norm_mag_sqr1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_acc_norm_mag_sqr1_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_acc_norm_mag_sqr1_P_UNCONNECTED(47 downto 34),
      P(33) => acc_norm_mag_sqr1_n_72,
      P(32) => acc_norm_mag_sqr1_n_73,
      P(31) => acc_norm_mag_sqr1_n_74,
      P(30) => acc_norm_mag_sqr1_n_75,
      P(29) => acc_norm_mag_sqr1_n_76,
      P(28) => acc_norm_mag_sqr1_n_77,
      P(27) => acc_norm_mag_sqr1_n_78,
      P(26) => acc_norm_mag_sqr1_n_79,
      P(25) => acc_norm_mag_sqr1_n_80,
      P(24) => acc_norm_mag_sqr1_n_81,
      P(23) => acc_norm_mag_sqr1_n_82,
      P(22) => acc_norm_mag_sqr1_n_83,
      P(21) => acc_norm_mag_sqr1_n_84,
      P(20) => acc_norm_mag_sqr1_n_85,
      P(19) => acc_norm_mag_sqr1_n_86,
      P(18) => acc_norm_mag_sqr1_n_87,
      P(17) => acc_norm_mag_sqr1_n_88,
      P(16) => acc_norm_mag_sqr1_n_89,
      P(15) => acc_norm_mag_sqr1_n_90,
      P(14) => acc_norm_mag_sqr1_n_91,
      P(13) => acc_norm_mag_sqr1_n_92,
      P(12) => acc_norm_mag_sqr1_n_93,
      P(11) => acc_norm_mag_sqr1_n_94,
      P(10) => acc_norm_mag_sqr1_n_95,
      P(9) => acc_norm_mag_sqr1_n_96,
      P(8) => acc_norm_mag_sqr1_n_97,
      P(7) => acc_norm_mag_sqr1_n_98,
      P(6) => acc_norm_mag_sqr1_n_99,
      P(5) => acc_norm_mag_sqr1_n_100,
      P(4) => acc_norm_mag_sqr1_n_101,
      P(3) => acc_norm_mag_sqr1_n_102,
      P(2) => acc_norm_mag_sqr1_n_103,
      P(1) => acc_norm_mag_sqr1_n_104,
      P(0) => acc_norm_mag_sqr1_n_105,
      PATTERNBDETECT => NLW_acc_norm_mag_sqr1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_acc_norm_mag_sqr1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => acc_norm_mag_sqr1_n_106,
      PCOUT(46) => acc_norm_mag_sqr1_n_107,
      PCOUT(45) => acc_norm_mag_sqr1_n_108,
      PCOUT(44) => acc_norm_mag_sqr1_n_109,
      PCOUT(43) => acc_norm_mag_sqr1_n_110,
      PCOUT(42) => acc_norm_mag_sqr1_n_111,
      PCOUT(41) => acc_norm_mag_sqr1_n_112,
      PCOUT(40) => acc_norm_mag_sqr1_n_113,
      PCOUT(39) => acc_norm_mag_sqr1_n_114,
      PCOUT(38) => acc_norm_mag_sqr1_n_115,
      PCOUT(37) => acc_norm_mag_sqr1_n_116,
      PCOUT(36) => acc_norm_mag_sqr1_n_117,
      PCOUT(35) => acc_norm_mag_sqr1_n_118,
      PCOUT(34) => acc_norm_mag_sqr1_n_119,
      PCOUT(33) => acc_norm_mag_sqr1_n_120,
      PCOUT(32) => acc_norm_mag_sqr1_n_121,
      PCOUT(31) => acc_norm_mag_sqr1_n_122,
      PCOUT(30) => acc_norm_mag_sqr1_n_123,
      PCOUT(29) => acc_norm_mag_sqr1_n_124,
      PCOUT(28) => acc_norm_mag_sqr1_n_125,
      PCOUT(27) => acc_norm_mag_sqr1_n_126,
      PCOUT(26) => acc_norm_mag_sqr1_n_127,
      PCOUT(25) => acc_norm_mag_sqr1_n_128,
      PCOUT(24) => acc_norm_mag_sqr1_n_129,
      PCOUT(23) => acc_norm_mag_sqr1_n_130,
      PCOUT(22) => acc_norm_mag_sqr1_n_131,
      PCOUT(21) => acc_norm_mag_sqr1_n_132,
      PCOUT(20) => acc_norm_mag_sqr1_n_133,
      PCOUT(19) => acc_norm_mag_sqr1_n_134,
      PCOUT(18) => acc_norm_mag_sqr1_n_135,
      PCOUT(17) => acc_norm_mag_sqr1_n_136,
      PCOUT(16) => acc_norm_mag_sqr1_n_137,
      PCOUT(15) => acc_norm_mag_sqr1_n_138,
      PCOUT(14) => acc_norm_mag_sqr1_n_139,
      PCOUT(13) => acc_norm_mag_sqr1_n_140,
      PCOUT(12) => acc_norm_mag_sqr1_n_141,
      PCOUT(11) => acc_norm_mag_sqr1_n_142,
      PCOUT(10) => acc_norm_mag_sqr1_n_143,
      PCOUT(9) => acc_norm_mag_sqr1_n_144,
      PCOUT(8) => acc_norm_mag_sqr1_n_145,
      PCOUT(7) => acc_norm_mag_sqr1_n_146,
      PCOUT(6) => acc_norm_mag_sqr1_n_147,
      PCOUT(5) => acc_norm_mag_sqr1_n_148,
      PCOUT(4) => acc_norm_mag_sqr1_n_149,
      PCOUT(3) => acc_norm_mag_sqr1_n_150,
      PCOUT(2) => acc_norm_mag_sqr1_n_151,
      PCOUT(1) => acc_norm_mag_sqr1_n_152,
      PCOUT(0) => acc_norm_mag_sqr1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_acc_norm_mag_sqr1_UNDERFLOW_UNCONNECTED
    );
\data_in_invSqrtAccNorm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(20),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[0]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(30),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[10]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(31),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[11]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(32),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[12]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(33),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[13]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(34),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[14]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(35),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[15]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(21),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[1]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(22),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[2]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(23),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[3]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(24),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[4]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(25),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[5]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(26),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[6]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(27),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[7]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(28),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[8]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtAccNorm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtAccNorm,
      D => acc_norm_mag_sqr_rounded(29),
      Q => \data_in_invSqrtAccNorm_reg_n_0_[9]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(8),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[0]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(18),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[10]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(19),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[11]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(20),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[12]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(21),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[13]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(22),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[14]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(23),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[15]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(9),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[1]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(10),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[2]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(11),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[3]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(12),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[4]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(13),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[5]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(14),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[6]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(15),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[7]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(16),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[8]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtGradErrNorm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtGradErrNorm,
      D => q_hat_dot_mag_sqr_rounded(17),
      Q => \data_in_invSqrtGradErrNorm_reg_n_0_[9]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtQuatNorm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtQuatNorm,
      D => q_mag_sqr_rounded(24),
      Q => \data_in_invSqrtQuatNorm_reg_n_0_[0]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtQuatNorm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtQuatNorm,
      D => q_mag_sqr_rounded(25),
      Q => \data_in_invSqrtQuatNorm_reg_n_0_[1]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtQuatNorm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtQuatNorm,
      D => q_mag_sqr_rounded(26),
      Q => \data_in_invSqrtQuatNorm_reg_n_0_[2]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtQuatNorm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtQuatNorm,
      D => q_mag_sqr_rounded(27),
      Q => \data_in_invSqrtQuatNorm_reg_n_0_[3]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtQuatNorm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtQuatNorm,
      D => q_mag_sqr_rounded(28),
      Q => \data_in_invSqrtQuatNorm_reg_n_0_[4]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtQuatNorm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtQuatNorm,
      D => q_mag_sqr_rounded(29),
      Q => \data_in_invSqrtQuatNorm_reg_n_0_[5]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtQuatNorm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtQuatNorm,
      D => q_mag_sqr_rounded(30),
      Q => \data_in_invSqrtQuatNorm_reg_n_0_[6]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtQuatNorm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtQuatNorm,
      D => q_mag_sqr_rounded(31),
      Q => \data_in_invSqrtQuatNorm_reg_n_0_[7]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtQuatNorm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtQuatNorm,
      D => q_mag_sqr_rounded(32),
      Q => \data_in_invSqrtQuatNorm_reg_n_0_[8]\,
      R => invSqrtAccNorm_n_0
    );
\data_in_invSqrtQuatNorm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_in_invSqrtQuatNorm,
      D => q_mag_sqr_rounded(33),
      Q => \data_in_invSqrtQuatNorm_reg_n_0_[9]\,
      R => invSqrtAccNorm_n_0
    );
done_acc_vec_norm_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => start_acc_vec_norm,
      I1 => \FSM_onehot_acc_norm_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_acc_norm_state_reg_n_0_[5]\,
      I3 => done_acc_vec_norm_reg_n_0,
      O => done_acc_vec_norm_i_1_n_0
    );
done_acc_vec_norm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_acc_vec_norm_i_1_n_0,
      Q => done_acc_vec_norm_reg_n_0,
      R => invSqrtAccNorm_n_0
    );
done_err_grad_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => start_err_grad,
      I1 => done_err_grad,
      O => done_err_grad0
    );
done_err_grad_norm_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => start_err_grad_norm,
      I1 => \FSM_onehot_err_grad_norm_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_err_grad_norm_state_reg_n_0_[5]\,
      I3 => done_err_grad_norm_reg_n_0,
      O => done_err_grad_norm_i_1_n_0
    );
done_err_grad_norm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_err_grad_norm_i_1_n_0,
      Q => done_err_grad_norm_reg_n_0,
      R => invSqrtAccNorm_n_0
    );
done_err_grad_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_err_grad0,
      Q => done_err_grad,
      R => invSqrtAccNorm_n_0
    );
done_obj_func_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => start_obj_func,
      I1 => done_obj_func,
      O => done_obj_func0
    );
done_obj_func_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_obj_func0,
      Q => done_obj_func,
      R => invSqrtAccNorm_n_0
    );
done_q_dot_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFC2000"
    )
        port map (
      I0 => start_q_dot,
      I1 => q_dot_state(1),
      I2 => q_dot_state(2),
      I3 => q_dot_state(0),
      I4 => done_q_dot_reg_n_0,
      O => done_q_dot_i_1_n_0
    );
done_q_dot_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_q_dot_i_1_n_0,
      Q => done_q_dot_reg_n_0,
      R => invSqrtAccNorm_n_0
    );
done_quat_int_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start_quat_int,
      Q => done_quat_int,
      R => invSqrtAccNorm_n_0
    );
done_quat_norm_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => start_quat_norm,
      I1 => \FSM_onehot_q_norm_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_q_norm_state_reg_n_0_[5]\,
      I3 => done_quat_norm_reg_n_0,
      O => done_quat_norm_i_1_n_0
    );
done_quat_norm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_quat_norm_i_1_n_0,
      Q => done_quat_norm_reg_n_0,
      R => invSqrtAccNorm_n_0
    );
f12: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \q_x_norm_rounded__0\(19),
      A(28) => \q_x_norm_rounded__0\(19),
      A(27) => \q_x_norm_rounded__0\(19),
      A(26) => \q_x_norm_rounded__0\(19),
      A(25) => \q_x_norm_rounded__0\(19),
      A(24) => \q_x_norm_rounded__0\(19),
      A(23) => \q_x_norm_rounded__0\(19),
      A(22) => \q_x_norm_rounded__0\(19),
      A(21) => \q_x_norm_rounded__0\(19),
      A(20) => \q_x_norm_rounded__0\(19),
      A(19) => \q_x_norm_rounded__0\(19),
      A(18) => \q_x_norm_rounded__0\(19),
      A(17) => \q_x_norm_rounded__0\(19),
      A(16 downto 1) => \q_x_norm_rounded__0\(19 downto 4),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_f12_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_z_norm_rounded__0\(19),
      B(16) => \q_z_norm_rounded__0\(19),
      B(15 downto 0) => \q_z_norm_rounded__0\(19 downto 4),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_f12_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_f12_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_f12_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_f12_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_f12_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_f12_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_f12_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_f12_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => f12_n_106,
      PCOUT(46) => f12_n_107,
      PCOUT(45) => f12_n_108,
      PCOUT(44) => f12_n_109,
      PCOUT(43) => f12_n_110,
      PCOUT(42) => f12_n_111,
      PCOUT(41) => f12_n_112,
      PCOUT(40) => f12_n_113,
      PCOUT(39) => f12_n_114,
      PCOUT(38) => f12_n_115,
      PCOUT(37) => f12_n_116,
      PCOUT(36) => f12_n_117,
      PCOUT(35) => f12_n_118,
      PCOUT(34) => f12_n_119,
      PCOUT(33) => f12_n_120,
      PCOUT(32) => f12_n_121,
      PCOUT(31) => f12_n_122,
      PCOUT(30) => f12_n_123,
      PCOUT(29) => f12_n_124,
      PCOUT(28) => f12_n_125,
      PCOUT(27) => f12_n_126,
      PCOUT(26) => f12_n_127,
      PCOUT(25) => f12_n_128,
      PCOUT(24) => f12_n_129,
      PCOUT(23) => f12_n_130,
      PCOUT(22) => f12_n_131,
      PCOUT(21) => f12_n_132,
      PCOUT(20) => f12_n_133,
      PCOUT(19) => f12_n_134,
      PCOUT(18) => f12_n_135,
      PCOUT(17) => f12_n_136,
      PCOUT(16) => f12_n_137,
      PCOUT(15) => f12_n_138,
      PCOUT(14) => f12_n_139,
      PCOUT(13) => f12_n_140,
      PCOUT(12) => f12_n_141,
      PCOUT(11) => f12_n_142,
      PCOUT(10) => f12_n_143,
      PCOUT(9) => f12_n_144,
      PCOUT(8) => f12_n_145,
      PCOUT(7) => f12_n_146,
      PCOUT(6) => f12_n_147,
      PCOUT(5) => f12_n_148,
      PCOUT(4) => f12_n_149,
      PCOUT(3) => f12_n_150,
      PCOUT(2) => f12_n_151,
      PCOUT(1) => f12_n_152,
      PCOUT(0) => f12_n_153,
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_f12_UNDERFLOW_UNCONNECTED
    );
\f12__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => B0,
      A(28) => B0,
      A(27) => B0,
      A(26) => B0,
      A(25) => B0,
      A(24) => B0,
      A(23) => B0,
      A(22) => B0,
      A(21) => B0,
      A(20) => B0,
      A(19) => B0,
      A(18) => B0,
      A(17) => B0,
      A(16) => B0,
      A(15) => \q_w_norm_reg_n_0_[14]\,
      A(14) => \q_w_norm_reg_n_0_[13]\,
      A(13) => \q_w_norm_reg_n_0_[12]\,
      A(12) => \q_w_norm_reg_n_0_[11]\,
      A(11) => \q_w_norm_reg_n_0_[10]\,
      A(10) => \q_w_norm_reg_n_0_[9]\,
      A(9) => \q_w_norm_reg_n_0_[8]\,
      A(8) => \q_w_norm_reg_n_0_[7]\,
      A(7) => \q_w_norm_reg_n_0_[6]\,
      A(6) => \q_w_norm_reg_n_0_[5]\,
      A(5) => \q_w_norm_reg_n_0_[4]\,
      A(4) => \q_w_norm_reg_n_0_[3]\,
      A(3) => \q_w_norm_reg_n_0_[2]\,
      A(2) => \q_w_norm_reg_n_0_[1]\,
      A(1) => \q_w_norm_reg_n_0_[0]\,
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_f12__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_f12__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_f12__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_f12__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_f12__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_f12__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_f12__0_P_UNCONNECTED\(47 downto 33),
      P(32) => \f12__0_n_73\,
      P(31) => \f12__0_n_74\,
      P(30) => \f12__0_n_75\,
      P(29) => \f12__0_n_76\,
      P(28) => \f12__0_n_77\,
      P(27) => \f12__0_n_78\,
      P(26) => \f12__0_n_79\,
      P(25) => \f12__0_n_80\,
      P(24) => \f12__0_n_81\,
      P(23) => \f12__0_n_82\,
      P(22) => \f12__0_n_83\,
      P(21) => \f12__0_n_84\,
      P(20) => \f12__0_n_85\,
      P(19) => \f12__0_n_86\,
      P(18) => \f12__0_n_87\,
      P(17) => \f12__0_n_88\,
      P(16) => \f12__0_n_89\,
      P(15) => \f12__0_n_90\,
      P(14) => \f12__0_n_91\,
      P(13) => \f12__0_n_92\,
      P(12) => \f12__0_n_93\,
      P(11) => \f12__0_n_94\,
      P(10) => \f12__0_n_95\,
      P(9) => \f12__0_n_96\,
      P(8) => \f12__0_n_97\,
      P(7) => \f12__0_n_98\,
      P(6) => \f12__0_n_99\,
      P(5) => \f12__0_n_100\,
      P(4) => \f12__0_n_101\,
      P(3) => \f12__0_n_102\,
      P(2) => \f12__0_n_103\,
      P(1) => \f12__0_n_104\,
      P(0) => \f12__0_n_105\,
      PATTERNBDETECT => \NLW_f12__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_f12__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_f12__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_f12__0_UNDERFLOW_UNCONNECTED\
    );
f1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \f12__0_n_73\,
      A(28) => \f12__0_n_73\,
      A(27) => \f12__0_n_73\,
      A(26) => \f12__0_n_73\,
      A(25) => \f12__0_n_73\,
      A(24) => \f12__0_n_73\,
      A(23) => \f12__0_n_73\,
      A(22) => \f12__0_n_73\,
      A(21) => \f12__0_n_73\,
      A(20) => \f12__0_n_73\,
      A(19) => \f12__0_n_73\,
      A(18) => \f12__0_n_73\,
      A(17) => \f12__0_n_73\,
      A(16) => \f12__0_n_73\,
      A(15) => \f12__0_n_73\,
      A(14) => \f12__0_n_73\,
      A(13) => \f12__0_n_74\,
      A(12) => \f12__0_n_75\,
      A(11) => \f12__0_n_76\,
      A(10) => \f12__0_n_77\,
      A(9) => \f12__0_n_78\,
      A(8) => \f12__0_n_79\,
      A(7) => \f12__0_n_80\,
      A(6) => \f12__0_n_81\,
      A(5) => \f12__0_n_82\,
      A(4) => \f12__0_n_83\,
      A(3) => \f12__0_n_84\,
      A(2) => \f12__0_n_85\,
      A(1) => \f12__0_n_86\,
      A(0) => \f12__0_n_87\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_f1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17) => \f12__0_n_88\,
      B(16) => \f12__0_n_89\,
      B(15) => \f12__0_n_90\,
      B(14) => \f12__0_n_91\,
      B(13) => \f12__0_n_92\,
      B(12) => \f12__0_n_93\,
      B(11) => \f12__0_n_94\,
      B(10) => \f12__0_n_95\,
      B(9) => \f12__0_n_96\,
      B(8) => \f12__0_n_97\,
      B(7) => \f12__0_n_98\,
      B(6) => \f12__0_n_99\,
      B(5) => \f12__0_n_100\,
      B(4) => \f12__0_n_101\,
      B(3) => \f12__0_n_102\,
      B(2) => \f12__0_n_103\,
      B(1) => \f12__0_n_104\,
      B(0) => \f12__0_n_105\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_f1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \a_x_norm_rounded__0\(20),
      C(46) => \a_x_norm_rounded__0\(20),
      C(45) => \a_x_norm_rounded__0\(20),
      C(44) => \a_x_norm_rounded__0\(20),
      C(43) => \a_x_norm_rounded__0\(20),
      C(42) => \a_x_norm_rounded__0\(20),
      C(41) => \a_x_norm_rounded__0\(20),
      C(40) => \a_x_norm_rounded__0\(20),
      C(39) => \a_x_norm_rounded__0\(20),
      C(38) => \a_x_norm_rounded__0\(20),
      C(37) => \a_x_norm_rounded__0\(20),
      C(36) => \a_x_norm_rounded__0\(20),
      C(35) => \a_x_norm_rounded__0\(20),
      C(34) => \a_x_norm_rounded__0\(20),
      C(33) => \a_x_norm_rounded__0\(20),
      C(32 downto 16) => \a_x_norm_rounded__0\(20 downto 4),
      C(15 downto 0) => B"0000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_f1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_f1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => done_obj_func0,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_f1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0011111",
      OVERFLOW => NLW_f1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_f1_reg_P_UNCONNECTED(47 downto 35),
      P(34) => f1_err_grad0,
      P(33) => f1_reg_n_72,
      P(32) => f1_reg_n_73,
      P(31) => f1_reg_n_74,
      P(30) => f1_reg_n_75,
      P(29) => f1_reg_n_76,
      P(28) => f1_reg_n_77,
      P(27) => f1_reg_n_78,
      P(26) => f1_reg_n_79,
      P(25) => f1_reg_n_80,
      P(24) => f1_reg_n_81,
      P(23) => f1_reg_n_82,
      P(22) => f1_reg_n_83,
      P(21) => f1_reg_n_84,
      P(20) => f1_reg_n_85,
      P(19) => f1_reg_n_86,
      P(18) => f1_reg_n_87,
      P(17) => f1_reg_n_88,
      P(16) => f1_reg_n_89,
      P(15) => f1_reg_n_90,
      P(14) => f1_reg_n_91,
      P(13) => f1_reg_n_92,
      P(12) => f1_reg_n_93,
      P(11) => f1_reg_n_94,
      P(10) => f1_reg_n_95,
      P(9) => f1_reg_n_96,
      P(8) => f1_reg_n_97,
      P(7) => f1_reg_n_98,
      P(6) => f1_reg_n_99,
      P(5) => f1_reg_n_100,
      P(4) => f1_reg_n_101,
      P(3) => f1_reg_n_102,
      P(2) => f1_reg_n_103,
      P(1) => f1_reg_n_104,
      P(0) => f1_reg_n_105,
      PATTERNBDETECT => NLW_f1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_f1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => f12_n_106,
      PCIN(46) => f12_n_107,
      PCIN(45) => f12_n_108,
      PCIN(44) => f12_n_109,
      PCIN(43) => f12_n_110,
      PCIN(42) => f12_n_111,
      PCIN(41) => f12_n_112,
      PCIN(40) => f12_n_113,
      PCIN(39) => f12_n_114,
      PCIN(38) => f12_n_115,
      PCIN(37) => f12_n_116,
      PCIN(36) => f12_n_117,
      PCIN(35) => f12_n_118,
      PCIN(34) => f12_n_119,
      PCIN(33) => f12_n_120,
      PCIN(32) => f12_n_121,
      PCIN(31) => f12_n_122,
      PCIN(30) => f12_n_123,
      PCIN(29) => f12_n_124,
      PCIN(28) => f12_n_125,
      PCIN(27) => f12_n_126,
      PCIN(26) => f12_n_127,
      PCIN(25) => f12_n_128,
      PCIN(24) => f12_n_129,
      PCIN(23) => f12_n_130,
      PCIN(22) => f12_n_131,
      PCIN(21) => f12_n_132,
      PCIN(20) => f12_n_133,
      PCIN(19) => f12_n_134,
      PCIN(18) => f12_n_135,
      PCIN(17) => f12_n_136,
      PCIN(16) => f12_n_137,
      PCIN(15) => f12_n_138,
      PCIN(14) => f12_n_139,
      PCIN(13) => f12_n_140,
      PCIN(12) => f12_n_141,
      PCIN(11) => f12_n_142,
      PCIN(10) => f12_n_143,
      PCIN(9) => f12_n_144,
      PCIN(8) => f12_n_145,
      PCIN(7) => f12_n_146,
      PCIN(6) => f12_n_147,
      PCIN(5) => f12_n_148,
      PCIN(4) => f12_n_149,
      PCIN(3) => f12_n_150,
      PCIN(2) => f12_n_151,
      PCIN(1) => f12_n_152,
      PCIN(0) => f12_n_153,
      PCOUT(47 downto 0) => NLW_f1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_f1_reg_UNDERFLOW_UNCONNECTED
    );
f20: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => B0,
      A(28) => B0,
      A(27) => B0,
      A(26) => B0,
      A(25) => B0,
      A(24) => B0,
      A(23) => B0,
      A(22) => B0,
      A(21) => B0,
      A(20) => B0,
      A(19) => B0,
      A(18) => B0,
      A(17) => B0,
      A(16) => B0,
      A(15) => \q_w_norm_reg_n_0_[14]\,
      A(14) => \q_w_norm_reg_n_0_[13]\,
      A(13) => \q_w_norm_reg_n_0_[12]\,
      A(12) => \q_w_norm_reg_n_0_[11]\,
      A(11) => \q_w_norm_reg_n_0_[10]\,
      A(10) => \q_w_norm_reg_n_0_[9]\,
      A(9) => \q_w_norm_reg_n_0_[8]\,
      A(8) => \q_w_norm_reg_n_0_[7]\,
      A(7) => \q_w_norm_reg_n_0_[6]\,
      A(6) => \q_w_norm_reg_n_0_[5]\,
      A(5) => \q_w_norm_reg_n_0_[4]\,
      A(4) => \q_w_norm_reg_n_0_[3]\,
      A(3) => \q_w_norm_reg_n_0_[2]\,
      A(2) => \q_w_norm_reg_n_0_[1]\,
      A(1) => \q_w_norm_reg_n_0_[0]\,
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_f20_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_x_norm_rounded__0\(19),
      B(16) => \q_x_norm_rounded__0\(19),
      B(15 downto 0) => \q_x_norm_rounded__0\(19 downto 4),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_f20_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_f20_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_f20_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_f20_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_f20_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_f20_P_UNCONNECTED(47 downto 35),
      P(34) => f20_n_71,
      P(33) => f20_n_72,
      P(32) => f20_n_73,
      P(31) => f20_n_74,
      P(30) => f20_n_75,
      P(29) => f20_n_76,
      P(28) => f20_n_77,
      P(27) => f20_n_78,
      P(26) => f20_n_79,
      P(25) => f20_n_80,
      P(24) => f20_n_81,
      P(23) => f20_n_82,
      P(22) => f20_n_83,
      P(21) => f20_n_84,
      P(20) => f20_n_85,
      P(19) => f20_n_86,
      P(18) => f20_n_87,
      P(17) => f20_n_88,
      P(16) => f20_n_89,
      P(15) => f20_n_90,
      P(14) => f20_n_91,
      P(13) => f20_n_92,
      P(12) => f20_n_93,
      P(11) => f20_n_94,
      P(10) => f20_n_95,
      P(9) => f20_n_96,
      P(8) => f20_n_97,
      P(7) => f20_n_98,
      P(6) => f20_n_99,
      P(5) => f20_n_100,
      P(4) => f20_n_101,
      P(3) => f20_n_102,
      P(2) => f20_n_103,
      P(1) => f20_n_104,
      P(0) => f20_n_105,
      PATTERNBDETECT => NLW_f20_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_f20_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => f22_n_106,
      PCIN(46) => f22_n_107,
      PCIN(45) => f22_n_108,
      PCIN(44) => f22_n_109,
      PCIN(43) => f22_n_110,
      PCIN(42) => f22_n_111,
      PCIN(41) => f22_n_112,
      PCIN(40) => f22_n_113,
      PCIN(39) => f22_n_114,
      PCIN(38) => f22_n_115,
      PCIN(37) => f22_n_116,
      PCIN(36) => f22_n_117,
      PCIN(35) => f22_n_118,
      PCIN(34) => f22_n_119,
      PCIN(33) => f22_n_120,
      PCIN(32) => f22_n_121,
      PCIN(31) => f22_n_122,
      PCIN(30) => f22_n_123,
      PCIN(29) => f22_n_124,
      PCIN(28) => f22_n_125,
      PCIN(27) => f22_n_126,
      PCIN(26) => f22_n_127,
      PCIN(25) => f22_n_128,
      PCIN(24) => f22_n_129,
      PCIN(23) => f22_n_130,
      PCIN(22) => f22_n_131,
      PCIN(21) => f22_n_132,
      PCIN(20) => f22_n_133,
      PCIN(19) => f22_n_134,
      PCIN(18) => f22_n_135,
      PCIN(17) => f22_n_136,
      PCIN(16) => f22_n_137,
      PCIN(15) => f22_n_138,
      PCIN(14) => f22_n_139,
      PCIN(13) => f22_n_140,
      PCIN(12) => f22_n_141,
      PCIN(11) => f22_n_142,
      PCIN(10) => f22_n_143,
      PCIN(9) => f22_n_144,
      PCIN(8) => f22_n_145,
      PCIN(7) => f22_n_146,
      PCIN(6) => f22_n_147,
      PCIN(5) => f22_n_148,
      PCIN(4) => f22_n_149,
      PCIN(3) => f22_n_150,
      PCIN(2) => f22_n_151,
      PCIN(1) => f22_n_152,
      PCIN(0) => f22_n_153,
      PCOUT(47 downto 0) => NLW_f20_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_f20_UNDERFLOW_UNCONNECTED
    );
f22: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => B(15),
      A(28) => B(15),
      A(27) => B(15),
      A(26) => B(15),
      A(25) => B(15),
      A(24) => B(15),
      A(23) => B(15),
      A(22) => B(15),
      A(21) => B(15),
      A(20) => B(15),
      A(19) => B(15),
      A(18) => B(15),
      A(17) => B(15),
      A(16 downto 1) => B(15 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_f22_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_z_norm_rounded__0\(19),
      B(16) => \q_z_norm_rounded__0\(19),
      B(15 downto 0) => \q_z_norm_rounded__0\(19 downto 4),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_f22_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_f22_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_f22_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_f22_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_f22_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_f22_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_f22_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_f22_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => f22_n_106,
      PCOUT(46) => f22_n_107,
      PCOUT(45) => f22_n_108,
      PCOUT(44) => f22_n_109,
      PCOUT(43) => f22_n_110,
      PCOUT(42) => f22_n_111,
      PCOUT(41) => f22_n_112,
      PCOUT(40) => f22_n_113,
      PCOUT(39) => f22_n_114,
      PCOUT(38) => f22_n_115,
      PCOUT(37) => f22_n_116,
      PCOUT(36) => f22_n_117,
      PCOUT(35) => f22_n_118,
      PCOUT(34) => f22_n_119,
      PCOUT(33) => f22_n_120,
      PCOUT(32) => f22_n_121,
      PCOUT(31) => f22_n_122,
      PCOUT(30) => f22_n_123,
      PCOUT(29) => f22_n_124,
      PCOUT(28) => f22_n_125,
      PCOUT(27) => f22_n_126,
      PCOUT(26) => f22_n_127,
      PCOUT(25) => f22_n_128,
      PCOUT(24) => f22_n_129,
      PCOUT(23) => f22_n_130,
      PCOUT(22) => f22_n_131,
      PCOUT(21) => f22_n_132,
      PCOUT(20) => f22_n_133,
      PCOUT(19) => f22_n_134,
      PCOUT(18) => f22_n_135,
      PCOUT(17) => f22_n_136,
      PCOUT(16) => f22_n_137,
      PCOUT(15) => f22_n_138,
      PCOUT(14) => f22_n_139,
      PCOUT(13) => f22_n_140,
      PCOUT(12) => f22_n_141,
      PCOUT(11) => f22_n_142,
      PCOUT(10) => f22_n_143,
      PCOUT(9) => f22_n_144,
      PCOUT(8) => f22_n_145,
      PCOUT(7) => f22_n_146,
      PCOUT(6) => f22_n_147,
      PCOUT(5) => f22_n_148,
      PCOUT(4) => f22_n_149,
      PCOUT(3) => f22_n_150,
      PCOUT(2) => f22_n_151,
      PCOUT(1) => f22_n_152,
      PCOUT(0) => f22_n_153,
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_f22_UNDERFLOW_UNCONNECTED
    );
f32: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => B(15),
      A(28) => B(15),
      A(27) => B(15),
      A(26) => B(15),
      A(25) => B(15),
      A(24) => B(15),
      A(23) => B(15),
      A(22) => B(15),
      A(21) => B(15),
      A(20) => B(15),
      A(19) => B(15),
      A(18) => B(15),
      A(17) => B(15),
      A(16 downto 1) => B(15 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_f32_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_f32_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_f32_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_f32_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_f32_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_f32_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_f32_P_UNCONNECTED(47 downto 33),
      P(32) => f32_n_73,
      P(31) => f32_n_74,
      P(30) => f32_n_75,
      P(29) => f32_n_76,
      P(28) => f32_n_77,
      P(27) => f32_n_78,
      P(26) => f32_n_79,
      P(25) => f32_n_80,
      P(24) => f32_n_81,
      P(23) => f32_n_82,
      P(22) => f32_n_83,
      P(21) => f32_n_84,
      P(20) => f32_n_85,
      P(19) => f32_n_86,
      P(18) => f32_n_87,
      P(17) => f32_n_88,
      P(16) => f32_n_89,
      P(15) => f32_n_90,
      P(14) => f32_n_91,
      P(13) => f32_n_92,
      P(12) => f32_n_93,
      P(11) => f32_n_94,
      P(10) => f32_n_95,
      P(9) => f32_n_96,
      P(8) => f32_n_97,
      P(7) => f32_n_98,
      P(6) => f32_n_99,
      P(5) => f32_n_100,
      P(4) => f32_n_101,
      P(3) => f32_n_102,
      P(2) => f32_n_103,
      P(1) => f32_n_104,
      P(0) => f32_n_105,
      PATTERNBDETECT => NLW_f32_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_f32_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_f32_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_f32_UNDERFLOW_UNCONNECTED
    );
f33: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \q_x_norm_rounded__0\(19),
      A(28) => \q_x_norm_rounded__0\(19),
      A(27) => \q_x_norm_rounded__0\(19),
      A(26) => \q_x_norm_rounded__0\(19),
      A(25) => \q_x_norm_rounded__0\(19),
      A(24) => \q_x_norm_rounded__0\(19),
      A(23) => \q_x_norm_rounded__0\(19),
      A(22) => \q_x_norm_rounded__0\(19),
      A(21) => \q_x_norm_rounded__0\(19),
      A(20) => \q_x_norm_rounded__0\(19),
      A(19) => \q_x_norm_rounded__0\(19),
      A(18) => \q_x_norm_rounded__0\(19),
      A(17) => \q_x_norm_rounded__0\(19),
      A(16 downto 1) => \q_x_norm_rounded__0\(19 downto 4),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_f33_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_x_norm_rounded__0\(19),
      B(16) => \q_x_norm_rounded__0\(19),
      B(15 downto 0) => \q_x_norm_rounded__0\(19 downto 4),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_f33_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_f33_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_f33_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_f33_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_f33_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_f33_P_UNCONNECTED(47 downto 33),
      P(32) => f33_n_73,
      P(31) => f33_n_74,
      P(30) => f33_n_75,
      P(29) => f33_n_76,
      P(28) => f33_n_77,
      P(27) => f33_n_78,
      P(26) => f33_n_79,
      P(25) => f33_n_80,
      P(24) => f33_n_81,
      P(23) => f33_n_82,
      P(22) => f33_n_83,
      P(21) => f33_n_84,
      P(20) => f33_n_85,
      P(19) => f33_n_86,
      P(18) => f33_n_87,
      P(17) => f33_n_88,
      P(16) => f33_n_89,
      P(15) => f33_n_90,
      P(14) => f33_n_91,
      P(13) => f33_n_92,
      P(12) => f33_n_93,
      P(11) => f33_n_94,
      P(10) => f33_n_95,
      P(9) => f33_n_96,
      P(8) => f33_n_97,
      P(7) => f33_n_98,
      P(6) => f33_n_99,
      P(5) => f33_n_100,
      P(4) => f33_n_101,
      P(3) => f33_n_102,
      P(2) => f33_n_103,
      P(1) => f33_n_104,
      P(0) => f33_n_105,
      PATTERNBDETECT => NLW_f33_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_f33_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_f33_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_f33_UNDERFLOW_UNCONNECTED
    );
invSqrtAccNorm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt
     port map (
      E(0) => acc_norm_next_state,
      \FSM_sequential_state_reg[0]_0\ => valid_in_invSqrtAccNorm_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => ready_out_invSqrtAccNorm_reg_n_0,
      \FSM_sequential_state_reg[2]_0\ => invSqrtAccNorm_n_2,
      Q(0) => data_in_invSqrtAccNorm,
      acc_norm_mag_sqr_rounded(14 downto 0) => acc_norm_mag_sqr_rounded(35 downto 21),
      \data_in_fixToSingle_reg[15]_0\(15) => \data_in_invSqrtAccNorm_reg_n_0_[15]\,
      \data_in_fixToSingle_reg[15]_0\(14) => \data_in_invSqrtAccNorm_reg_n_0_[14]\,
      \data_in_fixToSingle_reg[15]_0\(13) => \data_in_invSqrtAccNorm_reg_n_0_[13]\,
      \data_in_fixToSingle_reg[15]_0\(12) => \data_in_invSqrtAccNorm_reg_n_0_[12]\,
      \data_in_fixToSingle_reg[15]_0\(11) => \data_in_invSqrtAccNorm_reg_n_0_[11]\,
      \data_in_fixToSingle_reg[15]_0\(10) => \data_in_invSqrtAccNorm_reg_n_0_[10]\,
      \data_in_fixToSingle_reg[15]_0\(9) => \data_in_invSqrtAccNorm_reg_n_0_[9]\,
      \data_in_fixToSingle_reg[15]_0\(8) => \data_in_invSqrtAccNorm_reg_n_0_[8]\,
      \data_in_fixToSingle_reg[15]_0\(7) => \data_in_invSqrtAccNorm_reg_n_0_[7]\,
      \data_in_fixToSingle_reg[15]_0\(6) => \data_in_invSqrtAccNorm_reg_n_0_[6]\,
      \data_in_fixToSingle_reg[15]_0\(5) => \data_in_invSqrtAccNorm_reg_n_0_[5]\,
      \data_in_fixToSingle_reg[15]_0\(4) => \data_in_invSqrtAccNorm_reg_n_0_[4]\,
      \data_in_fixToSingle_reg[15]_0\(3) => \data_in_invSqrtAccNorm_reg_n_0_[3]\,
      \data_in_fixToSingle_reg[15]_0\(2) => \data_in_invSqrtAccNorm_reg_n_0_[2]\,
      \data_in_fixToSingle_reg[15]_0\(1) => \data_in_invSqrtAccNorm_reg_n_0_[1]\,
      \data_in_fixToSingle_reg[15]_0\(0) => \data_in_invSqrtAccNorm_reg_n_0_[0]\,
      rst_n_madgwick => rst_n_madgwick,
      rst_n_madgwick_reg => invSqrtAccNorm_n_0,
      s_axi_aclk => s_axi_aclk,
      sel0(2 downto 0) => sel0(2 downto 0),
      start_acc_vec_norm => start_acc_vec_norm,
      y_rounded(15 downto 0) => y(15 downto 0)
    );
invSqrtErrGradNorm: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt__parameterized0\
     port map (
      A_reg => invSqrtAccNorm_n_0,
      D(15 downto 0) => y_0(15 downto 0),
      E(0) => err_grad_norm_next_state,
      \FSM_onehot_err_grad_norm_state_reg[0]\ => \FSM_onehot_err_grad_norm_state[6]_i_4_n_0\,
      \FSM_onehot_err_grad_norm_state_reg[0]_0\ => \FSM_onehot_err_grad_norm_state[6]_i_5_n_0\,
      \FSM_onehot_err_grad_norm_state_reg[0]_1\ => \FSM_onehot_err_grad_norm_state[6]_i_6_n_0\,
      \FSM_sequential_state_reg[0]_0\ => valid_in_invSqrtGradErrNorm_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => ready_out_invSqrtGradErrNorm_reg_n_0,
      \FSM_sequential_state_reg[2]_0\ => invSqrtErrGradNorm_n_1,
      Q(0) => data_in_invSqrtGradErrNorm,
      \data_in_fixToSingle_reg[15]_0\(15) => \data_in_invSqrtGradErrNorm_reg_n_0_[15]\,
      \data_in_fixToSingle_reg[15]_0\(14) => \data_in_invSqrtGradErrNorm_reg_n_0_[14]\,
      \data_in_fixToSingle_reg[15]_0\(13) => \data_in_invSqrtGradErrNorm_reg_n_0_[13]\,
      \data_in_fixToSingle_reg[15]_0\(12) => \data_in_invSqrtGradErrNorm_reg_n_0_[12]\,
      \data_in_fixToSingle_reg[15]_0\(11) => \data_in_invSqrtGradErrNorm_reg_n_0_[11]\,
      \data_in_fixToSingle_reg[15]_0\(10) => \data_in_invSqrtGradErrNorm_reg_n_0_[10]\,
      \data_in_fixToSingle_reg[15]_0\(9) => \data_in_invSqrtGradErrNorm_reg_n_0_[9]\,
      \data_in_fixToSingle_reg[15]_0\(8) => \data_in_invSqrtGradErrNorm_reg_n_0_[8]\,
      \data_in_fixToSingle_reg[15]_0\(7) => \data_in_invSqrtGradErrNorm_reg_n_0_[7]\,
      \data_in_fixToSingle_reg[15]_0\(6) => \data_in_invSqrtGradErrNorm_reg_n_0_[6]\,
      \data_in_fixToSingle_reg[15]_0\(5) => \data_in_invSqrtGradErrNorm_reg_n_0_[5]\,
      \data_in_fixToSingle_reg[15]_0\(4) => \data_in_invSqrtGradErrNorm_reg_n_0_[4]\,
      \data_in_fixToSingle_reg[15]_0\(3) => \data_in_invSqrtGradErrNorm_reg_n_0_[3]\,
      \data_in_fixToSingle_reg[15]_0\(2) => \data_in_invSqrtGradErrNorm_reg_n_0_[2]\,
      \data_in_fixToSingle_reg[15]_0\(1) => \data_in_invSqrtGradErrNorm_reg_n_0_[1]\,
      \data_in_fixToSingle_reg[15]_0\(0) => \data_in_invSqrtGradErrNorm_reg_n_0_[0]\,
      q_hat_dot_mag_sqr_rounded(14 downto 0) => q_hat_dot_mag_sqr_rounded(23 downto 9),
      rst_n_madgwick => rst_n_madgwick,
      s_axi_aclk => s_axi_aclk,
      start_err_grad_norm => start_err_grad_norm
    );
invSqrtQuatNorm: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fastInvSqrt__parameterized1\
     port map (
      E(0) => q_norm_next_state,
      \FSM_onehot_q_norm_state_reg[0]\ => \FSM_onehot_q_norm_state[6]_i_4_n_0\,
      \FSM_onehot_q_norm_state_reg[0]_0\ => \FSM_onehot_q_norm_state[6]_i_5_n_0\,
      \FSM_onehot_q_norm_state_reg[0]_1\ => \FSM_onehot_q_norm_state[6]_i_6_n_0\,
      \FSM_sequential_state_reg[0]_0\ => valid_in_invSqrtQuatNorm_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => ready_out_invSqrtQuatNorm_reg_n_0,
      \FSM_sequential_state_reg[2]_0\ => invSqrtQuatNorm_n_1,
      Q(0) => data_in_invSqrtQuatNorm,
      \data_in_fixToSingle_reg[9]_0\(9) => \data_in_invSqrtQuatNorm_reg_n_0_[9]\,
      \data_in_fixToSingle_reg[9]_0\(8) => \data_in_invSqrtQuatNorm_reg_n_0_[8]\,
      \data_in_fixToSingle_reg[9]_0\(7) => \data_in_invSqrtQuatNorm_reg_n_0_[7]\,
      \data_in_fixToSingle_reg[9]_0\(6) => \data_in_invSqrtQuatNorm_reg_n_0_[6]\,
      \data_in_fixToSingle_reg[9]_0\(5) => \data_in_invSqrtQuatNorm_reg_n_0_[5]\,
      \data_in_fixToSingle_reg[9]_0\(4) => \data_in_invSqrtQuatNorm_reg_n_0_[4]\,
      \data_in_fixToSingle_reg[9]_0\(3) => \data_in_invSqrtQuatNorm_reg_n_0_[3]\,
      \data_in_fixToSingle_reg[9]_0\(2) => \data_in_invSqrtQuatNorm_reg_n_0_[2]\,
      \data_in_fixToSingle_reg[9]_0\(1) => \data_in_invSqrtQuatNorm_reg_n_0_[1]\,
      \data_in_fixToSingle_reg[9]_0\(0) => \data_in_invSqrtQuatNorm_reg_n_0_[0]\,
      q_mag_sqr_rounded(8 downto 0) => q_mag_sqr_rounded(33 downto 25),
      rst_n_madgwick => rst_n_madgwick,
      s_axi_aclk => s_axi_aclk,
      start_quat_norm => start_quat_norm,
      y_rounded(9 downto 0) => y_1(9 downto 0),
      y_temp1 => invSqrtAccNorm_n_0
    );
q_dot_w1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_dot_w1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_z_norm_rounded__0\(19),
      B(16) => \q_z_norm_rounded__0\(19),
      B(15) => \q_z_norm_rounded__0\(19),
      B(14) => \q_z_norm_rounded__0\(19),
      B(13) => \q_z_norm_rounded__0\(19),
      B(12) => \q_z_norm_rounded__0\(19),
      B(11) => \q_z_norm_rounded__0\(19),
      B(10) => \q_z_norm_rounded__0\(19),
      B(9) => \q_z_norm_rounded__0\(19),
      B(8) => \q_z_norm_rounded__0\(19),
      B(7) => \q_z_norm_rounded__0\(19),
      B(6) => \q_z_norm_rounded__0\(19),
      B(5) => \q_z_norm_rounded__0\(19),
      B(4) => \q_z_norm_rounded__0\(19),
      B(3) => \q_z_norm_rounded__0\(19),
      B(2) => \q_z_norm_rounded__0\(19),
      B(1) => \q_z_norm_rounded__0\(19),
      B(0) => \q_z_norm_rounded__0\(19),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_w1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_w1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_w1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_w1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_dot_w1_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_q_dot_w1_P_UNCONNECTED(47 downto 38),
      P(37) => q_dot_w1_n_68,
      P(36) => q_dot_w1_n_69,
      P(35) => q_dot_w1_n_70,
      P(34) => q_dot_w1_n_71,
      P(33) => q_dot_w1_n_72,
      P(32) => q_dot_w1_n_73,
      P(31) => q_dot_w1_n_74,
      P(30) => q_dot_w1_n_75,
      P(29) => q_dot_w1_n_76,
      P(28) => q_dot_w1_n_77,
      P(27) => q_dot_w1_n_78,
      P(26) => q_dot_w1_n_79,
      P(25) => q_dot_w1_n_80,
      P(24) => q_dot_w1_n_81,
      P(23) => q_dot_w1_n_82,
      P(22) => q_dot_w1_n_83,
      P(21) => q_dot_w1_n_84,
      P(20) => q_dot_w1_n_85,
      P(19) => q_dot_w1_n_86,
      P(18) => q_dot_w1_n_87,
      P(17) => q_dot_w1_n_88,
      P(16) => q_dot_w1_n_89,
      P(15) => q_dot_w1_n_90,
      P(14) => q_dot_w1_n_91,
      P(13) => q_dot_w1_n_92,
      P(12) => q_dot_w1_n_93,
      P(11) => q_dot_w1_n_94,
      P(10) => q_dot_w1_n_95,
      P(9) => q_dot_w1_n_96,
      P(8) => q_dot_w1_n_97,
      P(7) => q_dot_w1_n_98,
      P(6) => q_dot_w1_n_99,
      P(5) => q_dot_w1_n_100,
      P(4) => q_dot_w1_n_101,
      P(3) => q_dot_w1_n_102,
      P(2) => q_dot_w1_n_103,
      P(1) => q_dot_w1_n_104,
      P(0) => q_dot_w1_n_105,
      PATTERNBDETECT => NLW_q_dot_w1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_w1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_dot_w1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_dot_w1_UNDERFLOW_UNCONNECTED
    );
q_dot_w2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_dot_w2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15) => B(15),
      B(14) => B(15),
      B(13) => B(15),
      B(12) => B(15),
      B(11) => B(15),
      B(10) => B(15),
      B(9) => B(15),
      B(8) => B(15),
      B(7) => B(15),
      B(6) => B(15),
      B(5) => B(15),
      B(4) => B(15),
      B(3) => B(15),
      B(2) => B(15),
      B(1) => B(15),
      B(0) => B(15),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_w2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_w2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_w2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_w2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_dot_w2_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_q_dot_w2_P_UNCONNECTED(47 downto 38),
      P(37) => q_dot_w2_n_68,
      P(36) => q_dot_w2_n_69,
      P(35) => q_dot_w2_n_70,
      P(34) => q_dot_w2_n_71,
      P(33) => q_dot_w2_n_72,
      P(32) => q_dot_w2_n_73,
      P(31) => q_dot_w2_n_74,
      P(30) => q_dot_w2_n_75,
      P(29) => q_dot_w2_n_76,
      P(28) => q_dot_w2_n_77,
      P(27) => q_dot_w2_n_78,
      P(26) => q_dot_w2_n_79,
      P(25) => q_dot_w2_n_80,
      P(24) => q_dot_w2_n_81,
      P(23) => q_dot_w2_n_82,
      P(22) => q_dot_w2_n_83,
      P(21) => q_dot_w2_n_84,
      P(20) => q_dot_w2_n_85,
      P(19) => q_dot_w2_n_86,
      P(18) => q_dot_w2_n_87,
      P(17) => q_dot_w2_n_88,
      P(16) => q_dot_w2_n_89,
      P(15) => q_dot_w2_n_90,
      P(14) => q_dot_w2_n_91,
      P(13) => q_dot_w2_n_92,
      P(12) => q_dot_w2_n_93,
      P(11) => q_dot_w2_n_94,
      P(10) => q_dot_w2_n_95,
      P(9) => q_dot_w2_n_96,
      P(8) => q_dot_w2_n_97,
      P(7) => q_dot_w2_n_98,
      P(6) => q_dot_w2_n_99,
      P(5) => q_dot_w2_n_100,
      P(4) => q_dot_w2_n_101,
      P(3) => q_dot_w2_n_102,
      P(2) => q_dot_w2_n_103,
      P(1) => q_dot_w2_n_104,
      P(0) => q_dot_w2_n_105,
      PATTERNBDETECT => NLW_q_dot_w2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_w2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_dot_w2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_dot_w2_UNDERFLOW_UNCONNECTED
    );
q_dot_x0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => q_dot_x2_n_24,
      ACIN(28) => q_dot_x2_n_25,
      ACIN(27) => q_dot_x2_n_26,
      ACIN(26) => q_dot_x2_n_27,
      ACIN(25) => q_dot_x2_n_28,
      ACIN(24) => q_dot_x2_n_29,
      ACIN(23) => q_dot_x2_n_30,
      ACIN(22) => q_dot_x2_n_31,
      ACIN(21) => q_dot_x2_n_32,
      ACIN(20) => q_dot_x2_n_33,
      ACIN(19) => q_dot_x2_n_34,
      ACIN(18) => q_dot_x2_n_35,
      ACIN(17) => q_dot_x2_n_36,
      ACIN(16) => q_dot_x2_n_37,
      ACIN(15) => q_dot_x2_n_38,
      ACIN(14) => q_dot_x2_n_39,
      ACIN(13) => q_dot_x2_n_40,
      ACIN(12) => q_dot_x2_n_41,
      ACIN(11) => q_dot_x2_n_42,
      ACIN(10) => q_dot_x2_n_43,
      ACIN(9) => q_dot_x2_n_44,
      ACIN(8) => q_dot_x2_n_45,
      ACIN(7) => q_dot_x2_n_46,
      ACIN(6) => q_dot_x2_n_47,
      ACIN(5) => q_dot_x2_n_48,
      ACIN(4) => q_dot_x2_n_49,
      ACIN(3) => q_dot_x2_n_50,
      ACIN(2) => q_dot_x2_n_51,
      ACIN(1) => q_dot_x2_n_52,
      ACIN(0) => q_dot_x2_n_53,
      ACOUT(29) => q_dot_x0_n_24,
      ACOUT(28) => q_dot_x0_n_25,
      ACOUT(27) => q_dot_x0_n_26,
      ACOUT(26) => q_dot_x0_n_27,
      ACOUT(25) => q_dot_x0_n_28,
      ACOUT(24) => q_dot_x0_n_29,
      ACOUT(23) => q_dot_x0_n_30,
      ACOUT(22) => q_dot_x0_n_31,
      ACOUT(21) => q_dot_x0_n_32,
      ACOUT(20) => q_dot_x0_n_33,
      ACOUT(19) => q_dot_x0_n_34,
      ACOUT(18) => q_dot_x0_n_35,
      ACOUT(17) => q_dot_x0_n_36,
      ACOUT(16) => q_dot_x0_n_37,
      ACOUT(15) => q_dot_x0_n_38,
      ACOUT(14) => q_dot_x0_n_39,
      ACOUT(13) => q_dot_x0_n_40,
      ACOUT(12) => q_dot_x0_n_41,
      ACOUT(11) => q_dot_x0_n_42,
      ACOUT(10) => q_dot_x0_n_43,
      ACOUT(9) => q_dot_x0_n_44,
      ACOUT(8) => q_dot_x0_n_45,
      ACOUT(7) => q_dot_x0_n_46,
      ACOUT(6) => q_dot_x0_n_47,
      ACOUT(5) => q_dot_x0_n_48,
      ACOUT(4) => q_dot_x0_n_49,
      ACOUT(3) => q_dot_x0_n_50,
      ACOUT(2) => q_dot_x0_n_51,
      ACOUT(1) => q_dot_x0_n_52,
      ACOUT(0) => q_dot_x0_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1_in(15),
      B(16) => p_1_in(15),
      B(15) => p_1_in(15),
      B(14) => p_1_in(15),
      B(13) => p_1_in(15),
      B(12) => p_1_in(15),
      B(11) => p_1_in(15),
      B(10) => p_1_in(15),
      B(9) => p_1_in(15),
      B(8) => p_1_in(15),
      B(7) => p_1_in(15),
      B(6) => p_1_in(15),
      B(5) => p_1_in(15),
      B(4) => p_1_in(15),
      B(3) => p_1_in(15),
      B(2) => p_1_in(15),
      B(1) => p_1_in(15),
      B(0) => p_1_in(15),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_x0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_x0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_x0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_x0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_q_dot_x0_OVERFLOW_UNCONNECTED,
      P(47 downto 40) => NLW_q_dot_x0_P_UNCONNECTED(47 downto 40),
      P(39) => q_dot_x0_n_66,
      P(38) => q_dot_x0_n_67,
      P(37) => q_dot_x0_n_68,
      P(36) => q_dot_x0_n_69,
      P(35) => q_dot_x0_n_70,
      P(34) => q_dot_x0_n_71,
      P(33) => q_dot_x0_n_72,
      P(32) => q_dot_x0_n_73,
      P(31) => q_dot_x0_n_74,
      P(30) => q_dot_x0_n_75,
      P(29) => q_dot_x0_n_76,
      P(28) => q_dot_x0_n_77,
      P(27) => q_dot_x0_n_78,
      P(26) => q_dot_x0_n_79,
      P(25) => q_dot_x0_n_80,
      P(24) => q_dot_x0_n_81,
      P(23) => q_dot_x0_n_82,
      P(22) => q_dot_x0_n_83,
      P(21) => q_dot_x0_n_84,
      P(20) => q_dot_x0_n_85,
      P(19) => q_dot_x0_n_86,
      P(18) => q_dot_x0_n_87,
      P(17) => q_dot_x0_n_88,
      P(16) => q_dot_x0_n_89,
      P(15) => q_dot_x0_n_90,
      P(14) => q_dot_x0_n_91,
      P(13) => q_dot_x0_n_92,
      P(12) => q_dot_x0_n_93,
      P(11) => q_dot_x0_n_94,
      P(10) => q_dot_x0_n_95,
      P(9) => q_dot_x0_n_96,
      P(8) => q_dot_x0_n_97,
      P(7) => q_dot_x0_n_98,
      P(6) => q_dot_x0_n_99,
      P(5) => q_dot_x0_n_100,
      P(4) => q_dot_x0_n_101,
      P(3) => q_dot_x0_n_102,
      P(2) => q_dot_x0_n_103,
      P(1) => q_dot_x0_n_104,
      P(0) => q_dot_x0_n_105,
      PATTERNBDETECT => NLW_q_dot_x0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_x0_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => q_dot_x2_n_106,
      PCIN(46) => q_dot_x2_n_107,
      PCIN(45) => q_dot_x2_n_108,
      PCIN(44) => q_dot_x2_n_109,
      PCIN(43) => q_dot_x2_n_110,
      PCIN(42) => q_dot_x2_n_111,
      PCIN(41) => q_dot_x2_n_112,
      PCIN(40) => q_dot_x2_n_113,
      PCIN(39) => q_dot_x2_n_114,
      PCIN(38) => q_dot_x2_n_115,
      PCIN(37) => q_dot_x2_n_116,
      PCIN(36) => q_dot_x2_n_117,
      PCIN(35) => q_dot_x2_n_118,
      PCIN(34) => q_dot_x2_n_119,
      PCIN(33) => q_dot_x2_n_120,
      PCIN(32) => q_dot_x2_n_121,
      PCIN(31) => q_dot_x2_n_122,
      PCIN(30) => q_dot_x2_n_123,
      PCIN(29) => q_dot_x2_n_124,
      PCIN(28) => q_dot_x2_n_125,
      PCIN(27) => q_dot_x2_n_126,
      PCIN(26) => q_dot_x2_n_127,
      PCIN(25) => q_dot_x2_n_128,
      PCIN(24) => q_dot_x2_n_129,
      PCIN(23) => q_dot_x2_n_130,
      PCIN(22) => q_dot_x2_n_131,
      PCIN(21) => q_dot_x2_n_132,
      PCIN(20) => q_dot_x2_n_133,
      PCIN(19) => q_dot_x2_n_134,
      PCIN(18) => q_dot_x2_n_135,
      PCIN(17) => q_dot_x2_n_136,
      PCIN(16) => q_dot_x2_n_137,
      PCIN(15) => q_dot_x2_n_138,
      PCIN(14) => q_dot_x2_n_139,
      PCIN(13) => q_dot_x2_n_140,
      PCIN(12) => q_dot_x2_n_141,
      PCIN(11) => q_dot_x2_n_142,
      PCIN(10) => q_dot_x2_n_143,
      PCIN(9) => q_dot_x2_n_144,
      PCIN(8) => q_dot_x2_n_145,
      PCIN(7) => q_dot_x2_n_146,
      PCIN(6) => q_dot_x2_n_147,
      PCIN(5) => q_dot_x2_n_148,
      PCIN(4) => q_dot_x2_n_149,
      PCIN(3) => q_dot_x2_n_150,
      PCIN(2) => q_dot_x2_n_151,
      PCIN(1) => q_dot_x2_n_152,
      PCIN(0) => q_dot_x2_n_153,
      PCOUT(47) => q_dot_x0_n_106,
      PCOUT(46) => q_dot_x0_n_107,
      PCOUT(45) => q_dot_x0_n_108,
      PCOUT(44) => q_dot_x0_n_109,
      PCOUT(43) => q_dot_x0_n_110,
      PCOUT(42) => q_dot_x0_n_111,
      PCOUT(41) => q_dot_x0_n_112,
      PCOUT(40) => q_dot_x0_n_113,
      PCOUT(39) => q_dot_x0_n_114,
      PCOUT(38) => q_dot_x0_n_115,
      PCOUT(37) => q_dot_x0_n_116,
      PCOUT(36) => q_dot_x0_n_117,
      PCOUT(35) => q_dot_x0_n_118,
      PCOUT(34) => q_dot_x0_n_119,
      PCOUT(33) => q_dot_x0_n_120,
      PCOUT(32) => q_dot_x0_n_121,
      PCOUT(31) => q_dot_x0_n_122,
      PCOUT(30) => q_dot_x0_n_123,
      PCOUT(29) => q_dot_x0_n_124,
      PCOUT(28) => q_dot_x0_n_125,
      PCOUT(27) => q_dot_x0_n_126,
      PCOUT(26) => q_dot_x0_n_127,
      PCOUT(25) => q_dot_x0_n_128,
      PCOUT(24) => q_dot_x0_n_129,
      PCOUT(23) => q_dot_x0_n_130,
      PCOUT(22) => q_dot_x0_n_131,
      PCOUT(21) => q_dot_x0_n_132,
      PCOUT(20) => q_dot_x0_n_133,
      PCOUT(19) => q_dot_x0_n_134,
      PCOUT(18) => q_dot_x0_n_135,
      PCOUT(17) => q_dot_x0_n_136,
      PCOUT(16) => q_dot_x0_n_137,
      PCOUT(15) => q_dot_x0_n_138,
      PCOUT(14) => q_dot_x0_n_139,
      PCOUT(13) => q_dot_x0_n_140,
      PCOUT(12) => q_dot_x0_n_141,
      PCOUT(11) => q_dot_x0_n_142,
      PCOUT(10) => q_dot_x0_n_143,
      PCOUT(9) => q_dot_x0_n_144,
      PCOUT(8) => q_dot_x0_n_145,
      PCOUT(7) => q_dot_x0_n_146,
      PCOUT(6) => q_dot_x0_n_147,
      PCOUT(5) => q_dot_x0_n_148,
      PCOUT(4) => q_dot_x0_n_149,
      PCOUT(3) => q_dot_x0_n_150,
      PCOUT(2) => q_dot_x0_n_151,
      PCOUT(1) => q_dot_x0_n_152,
      PCOUT(0) => q_dot_x0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_dot_x0_UNDERFLOW_UNCONNECTED
    );
q_dot_x2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => q_dot_x2_n_24,
      ACOUT(28) => q_dot_x2_n_25,
      ACOUT(27) => q_dot_x2_n_26,
      ACOUT(26) => q_dot_x2_n_27,
      ACOUT(25) => q_dot_x2_n_28,
      ACOUT(24) => q_dot_x2_n_29,
      ACOUT(23) => q_dot_x2_n_30,
      ACOUT(22) => q_dot_x2_n_31,
      ACOUT(21) => q_dot_x2_n_32,
      ACOUT(20) => q_dot_x2_n_33,
      ACOUT(19) => q_dot_x2_n_34,
      ACOUT(18) => q_dot_x2_n_35,
      ACOUT(17) => q_dot_x2_n_36,
      ACOUT(16) => q_dot_x2_n_37,
      ACOUT(15) => q_dot_x2_n_38,
      ACOUT(14) => q_dot_x2_n_39,
      ACOUT(13) => q_dot_x2_n_40,
      ACOUT(12) => q_dot_x2_n_41,
      ACOUT(11) => q_dot_x2_n_42,
      ACOUT(10) => q_dot_x2_n_43,
      ACOUT(9) => q_dot_x2_n_44,
      ACOUT(8) => q_dot_x2_n_45,
      ACOUT(7) => q_dot_x2_n_46,
      ACOUT(6) => q_dot_x2_n_47,
      ACOUT(5) => q_dot_x2_n_48,
      ACOUT(4) => q_dot_x2_n_49,
      ACOUT(3) => q_dot_x2_n_50,
      ACOUT(2) => q_dot_x2_n_51,
      ACOUT(1) => q_dot_x2_n_52,
      ACOUT(0) => q_dot_x2_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15) => B(15),
      B(14) => B(15),
      B(13) => B(15),
      B(12) => B(15),
      B(11) => B(15),
      B(10) => B(15),
      B(9) => B(15),
      B(8) => B(15),
      B(7) => B(15),
      B(6) => B(15),
      B(5) => B(15),
      B(4) => B(15),
      B(3) => B(15),
      B(2) => B(15),
      B(1) => B(15),
      B(0) => B(15),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_x2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_x2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_x2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_x2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_dot_x2_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_q_dot_x2_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_q_dot_x2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_x2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => q_dot_x2_n_106,
      PCOUT(46) => q_dot_x2_n_107,
      PCOUT(45) => q_dot_x2_n_108,
      PCOUT(44) => q_dot_x2_n_109,
      PCOUT(43) => q_dot_x2_n_110,
      PCOUT(42) => q_dot_x2_n_111,
      PCOUT(41) => q_dot_x2_n_112,
      PCOUT(40) => q_dot_x2_n_113,
      PCOUT(39) => q_dot_x2_n_114,
      PCOUT(38) => q_dot_x2_n_115,
      PCOUT(37) => q_dot_x2_n_116,
      PCOUT(36) => q_dot_x2_n_117,
      PCOUT(35) => q_dot_x2_n_118,
      PCOUT(34) => q_dot_x2_n_119,
      PCOUT(33) => q_dot_x2_n_120,
      PCOUT(32) => q_dot_x2_n_121,
      PCOUT(31) => q_dot_x2_n_122,
      PCOUT(30) => q_dot_x2_n_123,
      PCOUT(29) => q_dot_x2_n_124,
      PCOUT(28) => q_dot_x2_n_125,
      PCOUT(27) => q_dot_x2_n_126,
      PCOUT(26) => q_dot_x2_n_127,
      PCOUT(25) => q_dot_x2_n_128,
      PCOUT(24) => q_dot_x2_n_129,
      PCOUT(23) => q_dot_x2_n_130,
      PCOUT(22) => q_dot_x2_n_131,
      PCOUT(21) => q_dot_x2_n_132,
      PCOUT(20) => q_dot_x2_n_133,
      PCOUT(19) => q_dot_x2_n_134,
      PCOUT(18) => q_dot_x2_n_135,
      PCOUT(17) => q_dot_x2_n_136,
      PCOUT(16) => q_dot_x2_n_137,
      PCOUT(15) => q_dot_x2_n_138,
      PCOUT(14) => q_dot_x2_n_139,
      PCOUT(13) => q_dot_x2_n_140,
      PCOUT(12) => q_dot_x2_n_141,
      PCOUT(11) => q_dot_x2_n_142,
      PCOUT(10) => q_dot_x2_n_143,
      PCOUT(9) => q_dot_x2_n_144,
      PCOUT(8) => q_dot_x2_n_145,
      PCOUT(7) => q_dot_x2_n_146,
      PCOUT(6) => q_dot_x2_n_147,
      PCOUT(5) => q_dot_x2_n_148,
      PCOUT(4) => q_dot_x2_n_149,
      PCOUT(3) => q_dot_x2_n_150,
      PCOUT(2) => q_dot_x2_n_151,
      PCOUT(1) => q_dot_x2_n_152,
      PCOUT(0) => q_dot_x2_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_dot_x2_UNDERFLOW_UNCONNECTED
    );
q_dot_x_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => q_dot_x0_n_24,
      ACIN(28) => q_dot_x0_n_25,
      ACIN(27) => q_dot_x0_n_26,
      ACIN(26) => q_dot_x0_n_27,
      ACIN(25) => q_dot_x0_n_28,
      ACIN(24) => q_dot_x0_n_29,
      ACIN(23) => q_dot_x0_n_30,
      ACIN(22) => q_dot_x0_n_31,
      ACIN(21) => q_dot_x0_n_32,
      ACIN(20) => q_dot_x0_n_33,
      ACIN(19) => q_dot_x0_n_34,
      ACIN(18) => q_dot_x0_n_35,
      ACIN(17) => q_dot_x0_n_36,
      ACIN(16) => q_dot_x0_n_37,
      ACIN(15) => q_dot_x0_n_38,
      ACIN(14) => q_dot_x0_n_39,
      ACIN(13) => q_dot_x0_n_40,
      ACIN(12) => q_dot_x0_n_41,
      ACIN(11) => q_dot_x0_n_42,
      ACIN(10) => q_dot_x0_n_43,
      ACIN(9) => q_dot_x0_n_44,
      ACIN(8) => q_dot_x0_n_45,
      ACIN(7) => q_dot_x0_n_46,
      ACIN(6) => q_dot_x0_n_47,
      ACIN(5) => q_dot_x0_n_48,
      ACIN(4) => q_dot_x0_n_49,
      ACIN(3) => q_dot_x0_n_50,
      ACIN(2) => q_dot_x0_n_51,
      ACIN(1) => q_dot_x0_n_52,
      ACIN(0) => q_dot_x0_n_53,
      ACOUT(29 downto 0) => NLW_q_dot_x_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17) => \q_z_norm_rounded__0\(19),
      B(16) => \q_z_norm_rounded__0\(19),
      B(15) => \q_z_norm_rounded__0\(19),
      B(14) => \q_z_norm_rounded__0\(19),
      B(13) => \q_z_norm_rounded__0\(19),
      B(12) => \q_z_norm_rounded__0\(19),
      B(11) => \q_z_norm_rounded__0\(19),
      B(10) => \q_z_norm_rounded__0\(19),
      B(9) => \q_z_norm_rounded__0\(19),
      B(8) => \q_z_norm_rounded__0\(19),
      B(7) => \q_z_norm_rounded__0\(19),
      B(6) => \q_z_norm_rounded__0\(19),
      B(5) => \q_z_norm_rounded__0\(19),
      B(4) => \q_z_norm_rounded__0\(19),
      B(3) => \q_z_norm_rounded__0\(19),
      B(2) => \q_z_norm_rounded__0\(19),
      B(1) => \q_z_norm_rounded__0\(19),
      B(0) => \q_z_norm_rounded__0\(19),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_x_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_x_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_x_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_dot_x_reg_i_1_n_0,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_x_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_q_dot_x_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 40) => NLW_q_dot_x_reg_P_UNCONNECTED(47 downto 40),
      P(39) => q_dot_x_reg_n_66,
      P(38) => q_dot_x_reg_n_67,
      P(37) => q_dot_x_reg_n_68,
      P(36) => q_dot_x_reg_n_69,
      P(35) => q_dot_x_reg_n_70,
      P(34) => q_dot_x_reg_n_71,
      P(33) => q_dot_x_reg_n_72,
      P(32) => q_dot_x_reg_n_73,
      P(31) => q_dot_x_reg_n_74,
      P(30) => q_dot_x_reg_n_75,
      P(29) => q_dot_x_reg_n_76,
      P(28) => q_dot_x_reg_n_77,
      P(27) => q_dot_x_reg_n_78,
      P(26) => q_dot_x_reg_n_79,
      P(25) => q_dot_x_reg_n_80,
      P(24) => q_dot_x_reg_n_81,
      P(23) => q_dot_x_reg_n_82,
      P(22) => q_dot_x_reg_n_83,
      P(21) => q_dot_x_reg_n_84,
      P(20) => q_dot_x_reg_n_85,
      P(19) => q_dot_x_reg_n_86,
      P(18) => q_dot_x_reg_n_87,
      P(17) => q_dot_x_reg_n_88,
      P(16) => q_dot_x_reg_n_89,
      P(15) => q_dot_x_reg_n_90,
      P(14) => q_dot_x_reg_n_91,
      P(13) => q_dot_x_reg_n_92,
      P(12) => q_dot_x_reg_n_93,
      P(11) => q_dot_x_reg_n_94,
      P(10) => q_dot_x_reg_n_95,
      P(9) => q_dot_x_reg_n_96,
      P(8) => q_dot_x_reg_n_97,
      P(7) => q_dot_x_reg_n_98,
      P(6) => q_dot_x_reg_n_99,
      P(5) => q_dot_x_reg_n_100,
      P(4) => q_dot_x_reg_n_101,
      P(3) => q_dot_x_reg_n_102,
      P(2) => q_dot_x_reg_n_103,
      P(1) => q_dot_x_reg_n_104,
      P(0) => q_dot_x_reg_n_105,
      PATTERNBDETECT => NLW_q_dot_x_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_x_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => q_dot_x0_n_106,
      PCIN(46) => q_dot_x0_n_107,
      PCIN(45) => q_dot_x0_n_108,
      PCIN(44) => q_dot_x0_n_109,
      PCIN(43) => q_dot_x0_n_110,
      PCIN(42) => q_dot_x0_n_111,
      PCIN(41) => q_dot_x0_n_112,
      PCIN(40) => q_dot_x0_n_113,
      PCIN(39) => q_dot_x0_n_114,
      PCIN(38) => q_dot_x0_n_115,
      PCIN(37) => q_dot_x0_n_116,
      PCIN(36) => q_dot_x0_n_117,
      PCIN(35) => q_dot_x0_n_118,
      PCIN(34) => q_dot_x0_n_119,
      PCIN(33) => q_dot_x0_n_120,
      PCIN(32) => q_dot_x0_n_121,
      PCIN(31) => q_dot_x0_n_122,
      PCIN(30) => q_dot_x0_n_123,
      PCIN(29) => q_dot_x0_n_124,
      PCIN(28) => q_dot_x0_n_125,
      PCIN(27) => q_dot_x0_n_126,
      PCIN(26) => q_dot_x0_n_127,
      PCIN(25) => q_dot_x0_n_128,
      PCIN(24) => q_dot_x0_n_129,
      PCIN(23) => q_dot_x0_n_130,
      PCIN(22) => q_dot_x0_n_131,
      PCIN(21) => q_dot_x0_n_132,
      PCIN(20) => q_dot_x0_n_133,
      PCIN(19) => q_dot_x0_n_134,
      PCIN(18) => q_dot_x0_n_135,
      PCIN(17) => q_dot_x0_n_136,
      PCIN(16) => q_dot_x0_n_137,
      PCIN(15) => q_dot_x0_n_138,
      PCIN(14) => q_dot_x0_n_139,
      PCIN(13) => q_dot_x0_n_140,
      PCIN(12) => q_dot_x0_n_141,
      PCIN(11) => q_dot_x0_n_142,
      PCIN(10) => q_dot_x0_n_143,
      PCIN(9) => q_dot_x0_n_144,
      PCIN(8) => q_dot_x0_n_145,
      PCIN(7) => q_dot_x0_n_146,
      PCIN(6) => q_dot_x0_n_147,
      PCIN(5) => q_dot_x0_n_148,
      PCIN(4) => q_dot_x0_n_149,
      PCIN(3) => q_dot_x0_n_150,
      PCIN(2) => q_dot_x0_n_151,
      PCIN(1) => q_dot_x0_n_152,
      PCIN(0) => q_dot_x0_n_153,
      PCOUT(47 downto 0) => NLW_q_dot_x_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_dot_x_reg_UNDERFLOW_UNCONNECTED
    );
q_dot_x_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_dot_state(0),
      I1 => q_dot_state(1),
      I2 => q_dot_state(2),
      O => q_dot_x_reg_i_1_n_0
    );
q_dot_y0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => q_dot_y1_n_24,
      ACIN(28) => q_dot_y1_n_25,
      ACIN(27) => q_dot_y1_n_26,
      ACIN(26) => q_dot_y1_n_27,
      ACIN(25) => q_dot_y1_n_28,
      ACIN(24) => q_dot_y1_n_29,
      ACIN(23) => q_dot_y1_n_30,
      ACIN(22) => q_dot_y1_n_31,
      ACIN(21) => q_dot_y1_n_32,
      ACIN(20) => q_dot_y1_n_33,
      ACIN(19) => q_dot_y1_n_34,
      ACIN(18) => q_dot_y1_n_35,
      ACIN(17) => q_dot_y1_n_36,
      ACIN(16) => q_dot_y1_n_37,
      ACIN(15) => q_dot_y1_n_38,
      ACIN(14) => q_dot_y1_n_39,
      ACIN(13) => q_dot_y1_n_40,
      ACIN(12) => q_dot_y1_n_41,
      ACIN(11) => q_dot_y1_n_42,
      ACIN(10) => q_dot_y1_n_43,
      ACIN(9) => q_dot_y1_n_44,
      ACIN(8) => q_dot_y1_n_45,
      ACIN(7) => q_dot_y1_n_46,
      ACIN(6) => q_dot_y1_n_47,
      ACIN(5) => q_dot_y1_n_48,
      ACIN(4) => q_dot_y1_n_49,
      ACIN(3) => q_dot_y1_n_50,
      ACIN(2) => q_dot_y1_n_51,
      ACIN(1) => q_dot_y1_n_52,
      ACIN(0) => q_dot_y1_n_53,
      ACOUT(29) => q_dot_y0_n_24,
      ACOUT(28) => q_dot_y0_n_25,
      ACOUT(27) => q_dot_y0_n_26,
      ACOUT(26) => q_dot_y0_n_27,
      ACOUT(25) => q_dot_y0_n_28,
      ACOUT(24) => q_dot_y0_n_29,
      ACOUT(23) => q_dot_y0_n_30,
      ACOUT(22) => q_dot_y0_n_31,
      ACOUT(21) => q_dot_y0_n_32,
      ACOUT(20) => q_dot_y0_n_33,
      ACOUT(19) => q_dot_y0_n_34,
      ACOUT(18) => q_dot_y0_n_35,
      ACOUT(17) => q_dot_y0_n_36,
      ACOUT(16) => q_dot_y0_n_37,
      ACOUT(15) => q_dot_y0_n_38,
      ACOUT(14) => q_dot_y0_n_39,
      ACOUT(13) => q_dot_y0_n_40,
      ACOUT(12) => q_dot_y0_n_41,
      ACOUT(11) => q_dot_y0_n_42,
      ACOUT(10) => q_dot_y0_n_43,
      ACOUT(9) => q_dot_y0_n_44,
      ACOUT(8) => q_dot_y0_n_45,
      ACOUT(7) => q_dot_y0_n_46,
      ACOUT(6) => q_dot_y0_n_47,
      ACOUT(5) => q_dot_y0_n_48,
      ACOUT(4) => q_dot_y0_n_49,
      ACOUT(3) => q_dot_y0_n_50,
      ACOUT(2) => q_dot_y0_n_51,
      ACOUT(1) => q_dot_y0_n_52,
      ACOUT(0) => q_dot_y0_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1_in(15),
      B(16) => p_1_in(15),
      B(15) => p_1_in(15),
      B(14) => p_1_in(15),
      B(13) => p_1_in(15),
      B(12) => p_1_in(15),
      B(11) => p_1_in(15),
      B(10) => p_1_in(15),
      B(9) => p_1_in(15),
      B(8) => p_1_in(15),
      B(7) => p_1_in(15),
      B(6) => p_1_in(15),
      B(5) => p_1_in(15),
      B(4) => p_1_in(15),
      B(3) => p_1_in(15),
      B(2) => p_1_in(15),
      B(1) => p_1_in(15),
      B(0) => p_1_in(15),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_y0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_y0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_y0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_y0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_q_dot_y0_OVERFLOW_UNCONNECTED,
      P(47 downto 40) => NLW_q_dot_y0_P_UNCONNECTED(47 downto 40),
      P(39) => q_dot_y0_n_66,
      P(38) => q_dot_y0_n_67,
      P(37) => q_dot_y0_n_68,
      P(36) => q_dot_y0_n_69,
      P(35) => q_dot_y0_n_70,
      P(34) => q_dot_y0_n_71,
      P(33) => q_dot_y0_n_72,
      P(32) => q_dot_y0_n_73,
      P(31) => q_dot_y0_n_74,
      P(30) => q_dot_y0_n_75,
      P(29) => q_dot_y0_n_76,
      P(28) => q_dot_y0_n_77,
      P(27) => q_dot_y0_n_78,
      P(26) => q_dot_y0_n_79,
      P(25) => q_dot_y0_n_80,
      P(24) => q_dot_y0_n_81,
      P(23) => q_dot_y0_n_82,
      P(22) => q_dot_y0_n_83,
      P(21) => q_dot_y0_n_84,
      P(20) => q_dot_y0_n_85,
      P(19) => q_dot_y0_n_86,
      P(18) => q_dot_y0_n_87,
      P(17) => q_dot_y0_n_88,
      P(16) => q_dot_y0_n_89,
      P(15) => q_dot_y0_n_90,
      P(14) => q_dot_y0_n_91,
      P(13) => q_dot_y0_n_92,
      P(12) => q_dot_y0_n_93,
      P(11) => q_dot_y0_n_94,
      P(10) => q_dot_y0_n_95,
      P(9) => q_dot_y0_n_96,
      P(8) => q_dot_y0_n_97,
      P(7) => q_dot_y0_n_98,
      P(6) => q_dot_y0_n_99,
      P(5) => q_dot_y0_n_100,
      P(4) => q_dot_y0_n_101,
      P(3) => q_dot_y0_n_102,
      P(2) => q_dot_y0_n_103,
      P(1) => q_dot_y0_n_104,
      P(0) => q_dot_y0_n_105,
      PATTERNBDETECT => NLW_q_dot_y0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_y0_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => q_dot_y1_n_106,
      PCIN(46) => q_dot_y1_n_107,
      PCIN(45) => q_dot_y1_n_108,
      PCIN(44) => q_dot_y1_n_109,
      PCIN(43) => q_dot_y1_n_110,
      PCIN(42) => q_dot_y1_n_111,
      PCIN(41) => q_dot_y1_n_112,
      PCIN(40) => q_dot_y1_n_113,
      PCIN(39) => q_dot_y1_n_114,
      PCIN(38) => q_dot_y1_n_115,
      PCIN(37) => q_dot_y1_n_116,
      PCIN(36) => q_dot_y1_n_117,
      PCIN(35) => q_dot_y1_n_118,
      PCIN(34) => q_dot_y1_n_119,
      PCIN(33) => q_dot_y1_n_120,
      PCIN(32) => q_dot_y1_n_121,
      PCIN(31) => q_dot_y1_n_122,
      PCIN(30) => q_dot_y1_n_123,
      PCIN(29) => q_dot_y1_n_124,
      PCIN(28) => q_dot_y1_n_125,
      PCIN(27) => q_dot_y1_n_126,
      PCIN(26) => q_dot_y1_n_127,
      PCIN(25) => q_dot_y1_n_128,
      PCIN(24) => q_dot_y1_n_129,
      PCIN(23) => q_dot_y1_n_130,
      PCIN(22) => q_dot_y1_n_131,
      PCIN(21) => q_dot_y1_n_132,
      PCIN(20) => q_dot_y1_n_133,
      PCIN(19) => q_dot_y1_n_134,
      PCIN(18) => q_dot_y1_n_135,
      PCIN(17) => q_dot_y1_n_136,
      PCIN(16) => q_dot_y1_n_137,
      PCIN(15) => q_dot_y1_n_138,
      PCIN(14) => q_dot_y1_n_139,
      PCIN(13) => q_dot_y1_n_140,
      PCIN(12) => q_dot_y1_n_141,
      PCIN(11) => q_dot_y1_n_142,
      PCIN(10) => q_dot_y1_n_143,
      PCIN(9) => q_dot_y1_n_144,
      PCIN(8) => q_dot_y1_n_145,
      PCIN(7) => q_dot_y1_n_146,
      PCIN(6) => q_dot_y1_n_147,
      PCIN(5) => q_dot_y1_n_148,
      PCIN(4) => q_dot_y1_n_149,
      PCIN(3) => q_dot_y1_n_150,
      PCIN(2) => q_dot_y1_n_151,
      PCIN(1) => q_dot_y1_n_152,
      PCIN(0) => q_dot_y1_n_153,
      PCOUT(47) => q_dot_y0_n_106,
      PCOUT(46) => q_dot_y0_n_107,
      PCOUT(45) => q_dot_y0_n_108,
      PCOUT(44) => q_dot_y0_n_109,
      PCOUT(43) => q_dot_y0_n_110,
      PCOUT(42) => q_dot_y0_n_111,
      PCOUT(41) => q_dot_y0_n_112,
      PCOUT(40) => q_dot_y0_n_113,
      PCOUT(39) => q_dot_y0_n_114,
      PCOUT(38) => q_dot_y0_n_115,
      PCOUT(37) => q_dot_y0_n_116,
      PCOUT(36) => q_dot_y0_n_117,
      PCOUT(35) => q_dot_y0_n_118,
      PCOUT(34) => q_dot_y0_n_119,
      PCOUT(33) => q_dot_y0_n_120,
      PCOUT(32) => q_dot_y0_n_121,
      PCOUT(31) => q_dot_y0_n_122,
      PCOUT(30) => q_dot_y0_n_123,
      PCOUT(29) => q_dot_y0_n_124,
      PCOUT(28) => q_dot_y0_n_125,
      PCOUT(27) => q_dot_y0_n_126,
      PCOUT(26) => q_dot_y0_n_127,
      PCOUT(25) => q_dot_y0_n_128,
      PCOUT(24) => q_dot_y0_n_129,
      PCOUT(23) => q_dot_y0_n_130,
      PCOUT(22) => q_dot_y0_n_131,
      PCOUT(21) => q_dot_y0_n_132,
      PCOUT(20) => q_dot_y0_n_133,
      PCOUT(19) => q_dot_y0_n_134,
      PCOUT(18) => q_dot_y0_n_135,
      PCOUT(17) => q_dot_y0_n_136,
      PCOUT(16) => q_dot_y0_n_137,
      PCOUT(15) => q_dot_y0_n_138,
      PCOUT(14) => q_dot_y0_n_139,
      PCOUT(13) => q_dot_y0_n_140,
      PCOUT(12) => q_dot_y0_n_141,
      PCOUT(11) => q_dot_y0_n_142,
      PCOUT(10) => q_dot_y0_n_143,
      PCOUT(9) => q_dot_y0_n_144,
      PCOUT(8) => q_dot_y0_n_145,
      PCOUT(7) => q_dot_y0_n_146,
      PCOUT(6) => q_dot_y0_n_147,
      PCOUT(5) => q_dot_y0_n_148,
      PCOUT(4) => q_dot_y0_n_149,
      PCOUT(3) => q_dot_y0_n_150,
      PCOUT(2) => q_dot_y0_n_151,
      PCOUT(1) => q_dot_y0_n_152,
      PCOUT(0) => q_dot_y0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_dot_y0_UNDERFLOW_UNCONNECTED
    );
q_dot_y1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => q_dot_y1_n_24,
      ACOUT(28) => q_dot_y1_n_25,
      ACOUT(27) => q_dot_y1_n_26,
      ACOUT(26) => q_dot_y1_n_27,
      ACOUT(25) => q_dot_y1_n_28,
      ACOUT(24) => q_dot_y1_n_29,
      ACOUT(23) => q_dot_y1_n_30,
      ACOUT(22) => q_dot_y1_n_31,
      ACOUT(21) => q_dot_y1_n_32,
      ACOUT(20) => q_dot_y1_n_33,
      ACOUT(19) => q_dot_y1_n_34,
      ACOUT(18) => q_dot_y1_n_35,
      ACOUT(17) => q_dot_y1_n_36,
      ACOUT(16) => q_dot_y1_n_37,
      ACOUT(15) => q_dot_y1_n_38,
      ACOUT(14) => q_dot_y1_n_39,
      ACOUT(13) => q_dot_y1_n_40,
      ACOUT(12) => q_dot_y1_n_41,
      ACOUT(11) => q_dot_y1_n_42,
      ACOUT(10) => q_dot_y1_n_43,
      ACOUT(9) => q_dot_y1_n_44,
      ACOUT(8) => q_dot_y1_n_45,
      ACOUT(7) => q_dot_y1_n_46,
      ACOUT(6) => q_dot_y1_n_47,
      ACOUT(5) => q_dot_y1_n_48,
      ACOUT(4) => q_dot_y1_n_49,
      ACOUT(3) => q_dot_y1_n_50,
      ACOUT(2) => q_dot_y1_n_51,
      ACOUT(1) => q_dot_y1_n_52,
      ACOUT(0) => q_dot_y1_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_z_norm_rounded__0\(19),
      B(16) => \q_z_norm_rounded__0\(19),
      B(15) => \q_z_norm_rounded__0\(19),
      B(14) => \q_z_norm_rounded__0\(19),
      B(13) => \q_z_norm_rounded__0\(19),
      B(12) => \q_z_norm_rounded__0\(19),
      B(11) => \q_z_norm_rounded__0\(19),
      B(10) => \q_z_norm_rounded__0\(19),
      B(9) => \q_z_norm_rounded__0\(19),
      B(8) => \q_z_norm_rounded__0\(19),
      B(7) => \q_z_norm_rounded__0\(19),
      B(6) => \q_z_norm_rounded__0\(19),
      B(5) => \q_z_norm_rounded__0\(19),
      B(4) => \q_z_norm_rounded__0\(19),
      B(3) => \q_z_norm_rounded__0\(19),
      B(2) => \q_z_norm_rounded__0\(19),
      B(1) => \q_z_norm_rounded__0\(19),
      B(0) => \q_z_norm_rounded__0\(19),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_y1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_y1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_y1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_y1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_dot_y1_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_q_dot_y1_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_q_dot_y1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_y1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => q_dot_y1_n_106,
      PCOUT(46) => q_dot_y1_n_107,
      PCOUT(45) => q_dot_y1_n_108,
      PCOUT(44) => q_dot_y1_n_109,
      PCOUT(43) => q_dot_y1_n_110,
      PCOUT(42) => q_dot_y1_n_111,
      PCOUT(41) => q_dot_y1_n_112,
      PCOUT(40) => q_dot_y1_n_113,
      PCOUT(39) => q_dot_y1_n_114,
      PCOUT(38) => q_dot_y1_n_115,
      PCOUT(37) => q_dot_y1_n_116,
      PCOUT(36) => q_dot_y1_n_117,
      PCOUT(35) => q_dot_y1_n_118,
      PCOUT(34) => q_dot_y1_n_119,
      PCOUT(33) => q_dot_y1_n_120,
      PCOUT(32) => q_dot_y1_n_121,
      PCOUT(31) => q_dot_y1_n_122,
      PCOUT(30) => q_dot_y1_n_123,
      PCOUT(29) => q_dot_y1_n_124,
      PCOUT(28) => q_dot_y1_n_125,
      PCOUT(27) => q_dot_y1_n_126,
      PCOUT(26) => q_dot_y1_n_127,
      PCOUT(25) => q_dot_y1_n_128,
      PCOUT(24) => q_dot_y1_n_129,
      PCOUT(23) => q_dot_y1_n_130,
      PCOUT(22) => q_dot_y1_n_131,
      PCOUT(21) => q_dot_y1_n_132,
      PCOUT(20) => q_dot_y1_n_133,
      PCOUT(19) => q_dot_y1_n_134,
      PCOUT(18) => q_dot_y1_n_135,
      PCOUT(17) => q_dot_y1_n_136,
      PCOUT(16) => q_dot_y1_n_137,
      PCOUT(15) => q_dot_y1_n_138,
      PCOUT(14) => q_dot_y1_n_139,
      PCOUT(13) => q_dot_y1_n_140,
      PCOUT(12) => q_dot_y1_n_141,
      PCOUT(11) => q_dot_y1_n_142,
      PCOUT(10) => q_dot_y1_n_143,
      PCOUT(9) => q_dot_y1_n_144,
      PCOUT(8) => q_dot_y1_n_145,
      PCOUT(7) => q_dot_y1_n_146,
      PCOUT(6) => q_dot_y1_n_147,
      PCOUT(5) => q_dot_y1_n_148,
      PCOUT(4) => q_dot_y1_n_149,
      PCOUT(3) => q_dot_y1_n_150,
      PCOUT(2) => q_dot_y1_n_151,
      PCOUT(1) => q_dot_y1_n_152,
      PCOUT(0) => q_dot_y1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_dot_y1_UNDERFLOW_UNCONNECTED
    );
q_dot_y_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => q_dot_y0_n_24,
      ACIN(28) => q_dot_y0_n_25,
      ACIN(27) => q_dot_y0_n_26,
      ACIN(26) => q_dot_y0_n_27,
      ACIN(25) => q_dot_y0_n_28,
      ACIN(24) => q_dot_y0_n_29,
      ACIN(23) => q_dot_y0_n_30,
      ACIN(22) => q_dot_y0_n_31,
      ACIN(21) => q_dot_y0_n_32,
      ACIN(20) => q_dot_y0_n_33,
      ACIN(19) => q_dot_y0_n_34,
      ACIN(18) => q_dot_y0_n_35,
      ACIN(17) => q_dot_y0_n_36,
      ACIN(16) => q_dot_y0_n_37,
      ACIN(15) => q_dot_y0_n_38,
      ACIN(14) => q_dot_y0_n_39,
      ACIN(13) => q_dot_y0_n_40,
      ACIN(12) => q_dot_y0_n_41,
      ACIN(11) => q_dot_y0_n_42,
      ACIN(10) => q_dot_y0_n_43,
      ACIN(9) => q_dot_y0_n_44,
      ACIN(8) => q_dot_y0_n_45,
      ACIN(7) => q_dot_y0_n_46,
      ACIN(6) => q_dot_y0_n_47,
      ACIN(5) => q_dot_y0_n_48,
      ACIN(4) => q_dot_y0_n_49,
      ACIN(3) => q_dot_y0_n_50,
      ACIN(2) => q_dot_y0_n_51,
      ACIN(1) => q_dot_y0_n_52,
      ACIN(0) => q_dot_y0_n_53,
      ACOUT(29 downto 0) => NLW_q_dot_y_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17) => \q_x_norm_rounded__0\(19),
      B(16) => \q_x_norm_rounded__0\(19),
      B(15) => \q_x_norm_rounded__0\(19),
      B(14) => \q_x_norm_rounded__0\(19),
      B(13) => \q_x_norm_rounded__0\(19),
      B(12) => \q_x_norm_rounded__0\(19),
      B(11) => \q_x_norm_rounded__0\(19),
      B(10) => \q_x_norm_rounded__0\(19),
      B(9) => \q_x_norm_rounded__0\(19),
      B(8) => \q_x_norm_rounded__0\(19),
      B(7) => \q_x_norm_rounded__0\(19),
      B(6) => \q_x_norm_rounded__0\(19),
      B(5) => \q_x_norm_rounded__0\(19),
      B(4) => \q_x_norm_rounded__0\(19),
      B(3) => \q_x_norm_rounded__0\(19),
      B(2) => \q_x_norm_rounded__0\(19),
      B(1) => \q_x_norm_rounded__0\(19),
      B(0) => \q_x_norm_rounded__0\(19),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_y_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_y_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_y_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CEP,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_y_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_q_dot_y_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 40) => NLW_q_dot_y_reg_P_UNCONNECTED(47 downto 40),
      P(39) => q_dot_y_reg_n_66,
      P(38) => q_dot_y_reg_n_67,
      P(37) => q_dot_y_reg_n_68,
      P(36) => q_dot_y_reg_n_69,
      P(35) => q_dot_y_reg_n_70,
      P(34) => q_dot_y_reg_n_71,
      P(33) => q_dot_y_reg_n_72,
      P(32) => q_dot_y_reg_n_73,
      P(31) => q_dot_y_reg_n_74,
      P(30) => q_dot_y_reg_n_75,
      P(29) => q_dot_y_reg_n_76,
      P(28) => q_dot_y_reg_n_77,
      P(27) => q_dot_y_reg_n_78,
      P(26) => q_dot_y_reg_n_79,
      P(25) => q_dot_y_reg_n_80,
      P(24) => q_dot_y_reg_n_81,
      P(23) => q_dot_y_reg_n_82,
      P(22) => q_dot_y_reg_n_83,
      P(21) => q_dot_y_reg_n_84,
      P(20) => q_dot_y_reg_n_85,
      P(19) => q_dot_y_reg_n_86,
      P(18) => q_dot_y_reg_n_87,
      P(17) => q_dot_y_reg_n_88,
      P(16) => q_dot_y_reg_n_89,
      P(15) => q_dot_y_reg_n_90,
      P(14) => q_dot_y_reg_n_91,
      P(13) => q_dot_y_reg_n_92,
      P(12) => q_dot_y_reg_n_93,
      P(11) => q_dot_y_reg_n_94,
      P(10) => q_dot_y_reg_n_95,
      P(9) => q_dot_y_reg_n_96,
      P(8) => q_dot_y_reg_n_97,
      P(7) => q_dot_y_reg_n_98,
      P(6) => q_dot_y_reg_n_99,
      P(5) => q_dot_y_reg_n_100,
      P(4) => q_dot_y_reg_n_101,
      P(3) => q_dot_y_reg_n_102,
      P(2) => q_dot_y_reg_n_103,
      P(1) => q_dot_y_reg_n_104,
      P(0) => q_dot_y_reg_n_105,
      PATTERNBDETECT => NLW_q_dot_y_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_y_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => q_dot_y0_n_106,
      PCIN(46) => q_dot_y0_n_107,
      PCIN(45) => q_dot_y0_n_108,
      PCIN(44) => q_dot_y0_n_109,
      PCIN(43) => q_dot_y0_n_110,
      PCIN(42) => q_dot_y0_n_111,
      PCIN(41) => q_dot_y0_n_112,
      PCIN(40) => q_dot_y0_n_113,
      PCIN(39) => q_dot_y0_n_114,
      PCIN(38) => q_dot_y0_n_115,
      PCIN(37) => q_dot_y0_n_116,
      PCIN(36) => q_dot_y0_n_117,
      PCIN(35) => q_dot_y0_n_118,
      PCIN(34) => q_dot_y0_n_119,
      PCIN(33) => q_dot_y0_n_120,
      PCIN(32) => q_dot_y0_n_121,
      PCIN(31) => q_dot_y0_n_122,
      PCIN(30) => q_dot_y0_n_123,
      PCIN(29) => q_dot_y0_n_124,
      PCIN(28) => q_dot_y0_n_125,
      PCIN(27) => q_dot_y0_n_126,
      PCIN(26) => q_dot_y0_n_127,
      PCIN(25) => q_dot_y0_n_128,
      PCIN(24) => q_dot_y0_n_129,
      PCIN(23) => q_dot_y0_n_130,
      PCIN(22) => q_dot_y0_n_131,
      PCIN(21) => q_dot_y0_n_132,
      PCIN(20) => q_dot_y0_n_133,
      PCIN(19) => q_dot_y0_n_134,
      PCIN(18) => q_dot_y0_n_135,
      PCIN(17) => q_dot_y0_n_136,
      PCIN(16) => q_dot_y0_n_137,
      PCIN(15) => q_dot_y0_n_138,
      PCIN(14) => q_dot_y0_n_139,
      PCIN(13) => q_dot_y0_n_140,
      PCIN(12) => q_dot_y0_n_141,
      PCIN(11) => q_dot_y0_n_142,
      PCIN(10) => q_dot_y0_n_143,
      PCIN(9) => q_dot_y0_n_144,
      PCIN(8) => q_dot_y0_n_145,
      PCIN(7) => q_dot_y0_n_146,
      PCIN(6) => q_dot_y0_n_147,
      PCIN(5) => q_dot_y0_n_148,
      PCIN(4) => q_dot_y0_n_149,
      PCIN(3) => q_dot_y0_n_150,
      PCIN(2) => q_dot_y0_n_151,
      PCIN(1) => q_dot_y0_n_152,
      PCIN(0) => q_dot_y0_n_153,
      PCOUT(47 downto 0) => NLW_q_dot_y_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_dot_y_reg_UNDERFLOW_UNCONNECTED
    );
q_dot_y_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => q_dot_state(1),
      I1 => q_dot_state(0),
      I2 => q_dot_state(2),
      O => CEP
    );
q_dot_z0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => q_dot_z2_n_24,
      ACIN(28) => q_dot_z2_n_25,
      ACIN(27) => q_dot_z2_n_26,
      ACIN(26) => q_dot_z2_n_27,
      ACIN(25) => q_dot_z2_n_28,
      ACIN(24) => q_dot_z2_n_29,
      ACIN(23) => q_dot_z2_n_30,
      ACIN(22) => q_dot_z2_n_31,
      ACIN(21) => q_dot_z2_n_32,
      ACIN(20) => q_dot_z2_n_33,
      ACIN(19) => q_dot_z2_n_34,
      ACIN(18) => q_dot_z2_n_35,
      ACIN(17) => q_dot_z2_n_36,
      ACIN(16) => q_dot_z2_n_37,
      ACIN(15) => q_dot_z2_n_38,
      ACIN(14) => q_dot_z2_n_39,
      ACIN(13) => q_dot_z2_n_40,
      ACIN(12) => q_dot_z2_n_41,
      ACIN(11) => q_dot_z2_n_42,
      ACIN(10) => q_dot_z2_n_43,
      ACIN(9) => q_dot_z2_n_44,
      ACIN(8) => q_dot_z2_n_45,
      ACIN(7) => q_dot_z2_n_46,
      ACIN(6) => q_dot_z2_n_47,
      ACIN(5) => q_dot_z2_n_48,
      ACIN(4) => q_dot_z2_n_49,
      ACIN(3) => q_dot_z2_n_50,
      ACIN(2) => q_dot_z2_n_51,
      ACIN(1) => q_dot_z2_n_52,
      ACIN(0) => q_dot_z2_n_53,
      ACOUT(29) => q_dot_z0_n_24,
      ACOUT(28) => q_dot_z0_n_25,
      ACOUT(27) => q_dot_z0_n_26,
      ACOUT(26) => q_dot_z0_n_27,
      ACOUT(25) => q_dot_z0_n_28,
      ACOUT(24) => q_dot_z0_n_29,
      ACOUT(23) => q_dot_z0_n_30,
      ACOUT(22) => q_dot_z0_n_31,
      ACOUT(21) => q_dot_z0_n_32,
      ACOUT(20) => q_dot_z0_n_33,
      ACOUT(19) => q_dot_z0_n_34,
      ACOUT(18) => q_dot_z0_n_35,
      ACOUT(17) => q_dot_z0_n_36,
      ACOUT(16) => q_dot_z0_n_37,
      ACOUT(15) => q_dot_z0_n_38,
      ACOUT(14) => q_dot_z0_n_39,
      ACOUT(13) => q_dot_z0_n_40,
      ACOUT(12) => q_dot_z0_n_41,
      ACOUT(11) => q_dot_z0_n_42,
      ACOUT(10) => q_dot_z0_n_43,
      ACOUT(9) => q_dot_z0_n_44,
      ACOUT(8) => q_dot_z0_n_45,
      ACOUT(7) => q_dot_z0_n_46,
      ACOUT(6) => q_dot_z0_n_47,
      ACOUT(5) => q_dot_z0_n_48,
      ACOUT(4) => q_dot_z0_n_49,
      ACOUT(3) => q_dot_z0_n_50,
      ACOUT(2) => q_dot_z0_n_51,
      ACOUT(1) => q_dot_z0_n_52,
      ACOUT(0) => q_dot_z0_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1_in(15),
      B(16) => p_1_in(15),
      B(15) => p_1_in(15),
      B(14) => p_1_in(15),
      B(13) => p_1_in(15),
      B(12) => p_1_in(15),
      B(11) => p_1_in(15),
      B(10) => p_1_in(15),
      B(9) => p_1_in(15),
      B(8) => p_1_in(15),
      B(7) => p_1_in(15),
      B(6) => p_1_in(15),
      B(5) => p_1_in(15),
      B(4) => p_1_in(15),
      B(3) => p_1_in(15),
      B(2) => p_1_in(15),
      B(1) => p_1_in(15),
      B(0) => p_1_in(15),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_z0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_z0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_z0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_z0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_q_dot_z0_OVERFLOW_UNCONNECTED,
      P(47 downto 40) => NLW_q_dot_z0_P_UNCONNECTED(47 downto 40),
      P(39) => q_dot_z0_n_66,
      P(38) => q_dot_z0_n_67,
      P(37) => q_dot_z0_n_68,
      P(36) => q_dot_z0_n_69,
      P(35) => q_dot_z0_n_70,
      P(34) => q_dot_z0_n_71,
      P(33) => q_dot_z0_n_72,
      P(32) => q_dot_z0_n_73,
      P(31) => q_dot_z0_n_74,
      P(30) => q_dot_z0_n_75,
      P(29) => q_dot_z0_n_76,
      P(28) => q_dot_z0_n_77,
      P(27) => q_dot_z0_n_78,
      P(26) => q_dot_z0_n_79,
      P(25) => q_dot_z0_n_80,
      P(24) => q_dot_z0_n_81,
      P(23) => q_dot_z0_n_82,
      P(22) => q_dot_z0_n_83,
      P(21) => q_dot_z0_n_84,
      P(20) => q_dot_z0_n_85,
      P(19) => q_dot_z0_n_86,
      P(18) => q_dot_z0_n_87,
      P(17) => q_dot_z0_n_88,
      P(16) => q_dot_z0_n_89,
      P(15) => q_dot_z0_n_90,
      P(14) => q_dot_z0_n_91,
      P(13) => q_dot_z0_n_92,
      P(12) => q_dot_z0_n_93,
      P(11) => q_dot_z0_n_94,
      P(10) => q_dot_z0_n_95,
      P(9) => q_dot_z0_n_96,
      P(8) => q_dot_z0_n_97,
      P(7) => q_dot_z0_n_98,
      P(6) => q_dot_z0_n_99,
      P(5) => q_dot_z0_n_100,
      P(4) => q_dot_z0_n_101,
      P(3) => q_dot_z0_n_102,
      P(2) => q_dot_z0_n_103,
      P(1) => q_dot_z0_n_104,
      P(0) => q_dot_z0_n_105,
      PATTERNBDETECT => NLW_q_dot_z0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_z0_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => q_dot_z2_n_106,
      PCIN(46) => q_dot_z2_n_107,
      PCIN(45) => q_dot_z2_n_108,
      PCIN(44) => q_dot_z2_n_109,
      PCIN(43) => q_dot_z2_n_110,
      PCIN(42) => q_dot_z2_n_111,
      PCIN(41) => q_dot_z2_n_112,
      PCIN(40) => q_dot_z2_n_113,
      PCIN(39) => q_dot_z2_n_114,
      PCIN(38) => q_dot_z2_n_115,
      PCIN(37) => q_dot_z2_n_116,
      PCIN(36) => q_dot_z2_n_117,
      PCIN(35) => q_dot_z2_n_118,
      PCIN(34) => q_dot_z2_n_119,
      PCIN(33) => q_dot_z2_n_120,
      PCIN(32) => q_dot_z2_n_121,
      PCIN(31) => q_dot_z2_n_122,
      PCIN(30) => q_dot_z2_n_123,
      PCIN(29) => q_dot_z2_n_124,
      PCIN(28) => q_dot_z2_n_125,
      PCIN(27) => q_dot_z2_n_126,
      PCIN(26) => q_dot_z2_n_127,
      PCIN(25) => q_dot_z2_n_128,
      PCIN(24) => q_dot_z2_n_129,
      PCIN(23) => q_dot_z2_n_130,
      PCIN(22) => q_dot_z2_n_131,
      PCIN(21) => q_dot_z2_n_132,
      PCIN(20) => q_dot_z2_n_133,
      PCIN(19) => q_dot_z2_n_134,
      PCIN(18) => q_dot_z2_n_135,
      PCIN(17) => q_dot_z2_n_136,
      PCIN(16) => q_dot_z2_n_137,
      PCIN(15) => q_dot_z2_n_138,
      PCIN(14) => q_dot_z2_n_139,
      PCIN(13) => q_dot_z2_n_140,
      PCIN(12) => q_dot_z2_n_141,
      PCIN(11) => q_dot_z2_n_142,
      PCIN(10) => q_dot_z2_n_143,
      PCIN(9) => q_dot_z2_n_144,
      PCIN(8) => q_dot_z2_n_145,
      PCIN(7) => q_dot_z2_n_146,
      PCIN(6) => q_dot_z2_n_147,
      PCIN(5) => q_dot_z2_n_148,
      PCIN(4) => q_dot_z2_n_149,
      PCIN(3) => q_dot_z2_n_150,
      PCIN(2) => q_dot_z2_n_151,
      PCIN(1) => q_dot_z2_n_152,
      PCIN(0) => q_dot_z2_n_153,
      PCOUT(47) => q_dot_z0_n_106,
      PCOUT(46) => q_dot_z0_n_107,
      PCOUT(45) => q_dot_z0_n_108,
      PCOUT(44) => q_dot_z0_n_109,
      PCOUT(43) => q_dot_z0_n_110,
      PCOUT(42) => q_dot_z0_n_111,
      PCOUT(41) => q_dot_z0_n_112,
      PCOUT(40) => q_dot_z0_n_113,
      PCOUT(39) => q_dot_z0_n_114,
      PCOUT(38) => q_dot_z0_n_115,
      PCOUT(37) => q_dot_z0_n_116,
      PCOUT(36) => q_dot_z0_n_117,
      PCOUT(35) => q_dot_z0_n_118,
      PCOUT(34) => q_dot_z0_n_119,
      PCOUT(33) => q_dot_z0_n_120,
      PCOUT(32) => q_dot_z0_n_121,
      PCOUT(31) => q_dot_z0_n_122,
      PCOUT(30) => q_dot_z0_n_123,
      PCOUT(29) => q_dot_z0_n_124,
      PCOUT(28) => q_dot_z0_n_125,
      PCOUT(27) => q_dot_z0_n_126,
      PCOUT(26) => q_dot_z0_n_127,
      PCOUT(25) => q_dot_z0_n_128,
      PCOUT(24) => q_dot_z0_n_129,
      PCOUT(23) => q_dot_z0_n_130,
      PCOUT(22) => q_dot_z0_n_131,
      PCOUT(21) => q_dot_z0_n_132,
      PCOUT(20) => q_dot_z0_n_133,
      PCOUT(19) => q_dot_z0_n_134,
      PCOUT(18) => q_dot_z0_n_135,
      PCOUT(17) => q_dot_z0_n_136,
      PCOUT(16) => q_dot_z0_n_137,
      PCOUT(15) => q_dot_z0_n_138,
      PCOUT(14) => q_dot_z0_n_139,
      PCOUT(13) => q_dot_z0_n_140,
      PCOUT(12) => q_dot_z0_n_141,
      PCOUT(11) => q_dot_z0_n_142,
      PCOUT(10) => q_dot_z0_n_143,
      PCOUT(9) => q_dot_z0_n_144,
      PCOUT(8) => q_dot_z0_n_145,
      PCOUT(7) => q_dot_z0_n_146,
      PCOUT(6) => q_dot_z0_n_147,
      PCOUT(5) => q_dot_z0_n_148,
      PCOUT(4) => q_dot_z0_n_149,
      PCOUT(3) => q_dot_z0_n_150,
      PCOUT(2) => q_dot_z0_n_151,
      PCOUT(1) => q_dot_z0_n_152,
      PCOUT(0) => q_dot_z0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_dot_z0_UNDERFLOW_UNCONNECTED
    );
q_dot_z2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => q_dot_z2_n_24,
      ACOUT(28) => q_dot_z2_n_25,
      ACOUT(27) => q_dot_z2_n_26,
      ACOUT(26) => q_dot_z2_n_27,
      ACOUT(25) => q_dot_z2_n_28,
      ACOUT(24) => q_dot_z2_n_29,
      ACOUT(23) => q_dot_z2_n_30,
      ACOUT(22) => q_dot_z2_n_31,
      ACOUT(21) => q_dot_z2_n_32,
      ACOUT(20) => q_dot_z2_n_33,
      ACOUT(19) => q_dot_z2_n_34,
      ACOUT(18) => q_dot_z2_n_35,
      ACOUT(17) => q_dot_z2_n_36,
      ACOUT(16) => q_dot_z2_n_37,
      ACOUT(15) => q_dot_z2_n_38,
      ACOUT(14) => q_dot_z2_n_39,
      ACOUT(13) => q_dot_z2_n_40,
      ACOUT(12) => q_dot_z2_n_41,
      ACOUT(11) => q_dot_z2_n_42,
      ACOUT(10) => q_dot_z2_n_43,
      ACOUT(9) => q_dot_z2_n_44,
      ACOUT(8) => q_dot_z2_n_45,
      ACOUT(7) => q_dot_z2_n_46,
      ACOUT(6) => q_dot_z2_n_47,
      ACOUT(5) => q_dot_z2_n_48,
      ACOUT(4) => q_dot_z2_n_49,
      ACOUT(3) => q_dot_z2_n_50,
      ACOUT(2) => q_dot_z2_n_51,
      ACOUT(1) => q_dot_z2_n_52,
      ACOUT(0) => q_dot_z2_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_x_norm_rounded__0\(19),
      B(16) => \q_x_norm_rounded__0\(19),
      B(15) => \q_x_norm_rounded__0\(19),
      B(14) => \q_x_norm_rounded__0\(19),
      B(13) => \q_x_norm_rounded__0\(19),
      B(12) => \q_x_norm_rounded__0\(19),
      B(11) => \q_x_norm_rounded__0\(19),
      B(10) => \q_x_norm_rounded__0\(19),
      B(9) => \q_x_norm_rounded__0\(19),
      B(8) => \q_x_norm_rounded__0\(19),
      B(7) => \q_x_norm_rounded__0\(19),
      B(6) => \q_x_norm_rounded__0\(19),
      B(5) => \q_x_norm_rounded__0\(19),
      B(4) => \q_x_norm_rounded__0\(19),
      B(3) => \q_x_norm_rounded__0\(19),
      B(2) => \q_x_norm_rounded__0\(19),
      B(1) => \q_x_norm_rounded__0\(19),
      B(0) => \q_x_norm_rounded__0\(19),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_z2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_z2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_z2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_z2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_dot_z2_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_q_dot_z2_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_q_dot_z2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_z2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => q_dot_z2_n_106,
      PCOUT(46) => q_dot_z2_n_107,
      PCOUT(45) => q_dot_z2_n_108,
      PCOUT(44) => q_dot_z2_n_109,
      PCOUT(43) => q_dot_z2_n_110,
      PCOUT(42) => q_dot_z2_n_111,
      PCOUT(41) => q_dot_z2_n_112,
      PCOUT(40) => q_dot_z2_n_113,
      PCOUT(39) => q_dot_z2_n_114,
      PCOUT(38) => q_dot_z2_n_115,
      PCOUT(37) => q_dot_z2_n_116,
      PCOUT(36) => q_dot_z2_n_117,
      PCOUT(35) => q_dot_z2_n_118,
      PCOUT(34) => q_dot_z2_n_119,
      PCOUT(33) => q_dot_z2_n_120,
      PCOUT(32) => q_dot_z2_n_121,
      PCOUT(31) => q_dot_z2_n_122,
      PCOUT(30) => q_dot_z2_n_123,
      PCOUT(29) => q_dot_z2_n_124,
      PCOUT(28) => q_dot_z2_n_125,
      PCOUT(27) => q_dot_z2_n_126,
      PCOUT(26) => q_dot_z2_n_127,
      PCOUT(25) => q_dot_z2_n_128,
      PCOUT(24) => q_dot_z2_n_129,
      PCOUT(23) => q_dot_z2_n_130,
      PCOUT(22) => q_dot_z2_n_131,
      PCOUT(21) => q_dot_z2_n_132,
      PCOUT(20) => q_dot_z2_n_133,
      PCOUT(19) => q_dot_z2_n_134,
      PCOUT(18) => q_dot_z2_n_135,
      PCOUT(17) => q_dot_z2_n_136,
      PCOUT(16) => q_dot_z2_n_137,
      PCOUT(15) => q_dot_z2_n_138,
      PCOUT(14) => q_dot_z2_n_139,
      PCOUT(13) => q_dot_z2_n_140,
      PCOUT(12) => q_dot_z2_n_141,
      PCOUT(11) => q_dot_z2_n_142,
      PCOUT(10) => q_dot_z2_n_143,
      PCOUT(9) => q_dot_z2_n_144,
      PCOUT(8) => q_dot_z2_n_145,
      PCOUT(7) => q_dot_z2_n_146,
      PCOUT(6) => q_dot_z2_n_147,
      PCOUT(5) => q_dot_z2_n_148,
      PCOUT(4) => q_dot_z2_n_149,
      PCOUT(3) => q_dot_z2_n_150,
      PCOUT(2) => q_dot_z2_n_151,
      PCOUT(1) => q_dot_z2_n_152,
      PCOUT(0) => q_dot_z2_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_dot_z2_UNDERFLOW_UNCONNECTED
    );
q_dot_z_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => q_dot_z0_n_24,
      ACIN(28) => q_dot_z0_n_25,
      ACIN(27) => q_dot_z0_n_26,
      ACIN(26) => q_dot_z0_n_27,
      ACIN(25) => q_dot_z0_n_28,
      ACIN(24) => q_dot_z0_n_29,
      ACIN(23) => q_dot_z0_n_30,
      ACIN(22) => q_dot_z0_n_31,
      ACIN(21) => q_dot_z0_n_32,
      ACIN(20) => q_dot_z0_n_33,
      ACIN(19) => q_dot_z0_n_34,
      ACIN(18) => q_dot_z0_n_35,
      ACIN(17) => q_dot_z0_n_36,
      ACIN(16) => q_dot_z0_n_37,
      ACIN(15) => q_dot_z0_n_38,
      ACIN(14) => q_dot_z0_n_39,
      ACIN(13) => q_dot_z0_n_40,
      ACIN(12) => q_dot_z0_n_41,
      ACIN(11) => q_dot_z0_n_42,
      ACIN(10) => q_dot_z0_n_43,
      ACIN(9) => q_dot_z0_n_44,
      ACIN(8) => q_dot_z0_n_45,
      ACIN(7) => q_dot_z0_n_46,
      ACIN(6) => q_dot_z0_n_47,
      ACIN(5) => q_dot_z0_n_48,
      ACIN(4) => q_dot_z0_n_49,
      ACIN(3) => q_dot_z0_n_50,
      ACIN(2) => q_dot_z0_n_51,
      ACIN(1) => q_dot_z0_n_52,
      ACIN(0) => q_dot_z0_n_53,
      ACOUT(29 downto 0) => NLW_q_dot_z_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17) => B(15),
      B(16) => B(15),
      B(15) => B(15),
      B(14) => B(15),
      B(13) => B(15),
      B(12) => B(15),
      B(11) => B(15),
      B(10) => B(15),
      B(9) => B(15),
      B(8) => B(15),
      B(7) => B(15),
      B(6) => B(15),
      B(5) => B(15),
      B(4) => B(15),
      B(3) => B(15),
      B(2) => B(15),
      B(1) => B(15),
      B(0) => B(15),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_dot_z_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_dot_z_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_dot_z_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_dot_z_reg_i_1_n_0,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_dot_z_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_q_dot_z_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 40) => NLW_q_dot_z_reg_P_UNCONNECTED(47 downto 40),
      P(39) => C0,
      P(38) => q_dot_z_reg_n_67,
      P(37) => q_dot_z_reg_n_68,
      P(36) => q_dot_z_reg_n_69,
      P(35) => q_dot_z_reg_n_70,
      P(34) => q_dot_z_reg_n_71,
      P(33) => q_dot_z_reg_n_72,
      P(32) => q_dot_z_reg_n_73,
      P(31) => q_dot_z_reg_n_74,
      P(30) => q_dot_z_reg_n_75,
      P(29) => q_dot_z_reg_n_76,
      P(28) => q_dot_z_reg_n_77,
      P(27) => q_dot_z_reg_n_78,
      P(26) => q_dot_z_reg_n_79,
      P(25) => q_dot_z_reg_n_80,
      P(24) => q_dot_z_reg_n_81,
      P(23) => q_dot_z_reg_n_82,
      P(22) => q_dot_z_reg_n_83,
      P(21) => q_dot_z_reg_n_84,
      P(20) => q_dot_z_reg_n_85,
      P(19) => q_dot_z_reg_n_86,
      P(18) => q_dot_z_reg_n_87,
      P(17) => q_dot_z_reg_n_88,
      P(16) => q_dot_z_reg_n_89,
      P(15) => q_dot_z_reg_n_90,
      P(14) => q_dot_z_reg_n_91,
      P(13) => q_dot_z_reg_n_92,
      P(12) => q_dot_z_reg_n_93,
      P(11) => q_dot_z_reg_n_94,
      P(10) => q_dot_z_reg_n_95,
      P(9) => q_dot_z_reg_n_96,
      P(8) => q_dot_z_reg_n_97,
      P(7) => q_dot_z_reg_n_98,
      P(6) => q_dot_z_reg_n_99,
      P(5) => q_dot_z_reg_n_100,
      P(4) => q_dot_z_reg_n_101,
      P(3) => q_dot_z_reg_n_102,
      P(2) => q_dot_z_reg_n_103,
      P(1) => q_dot_z_reg_n_104,
      P(0) => q_dot_z_reg_n_105,
      PATTERNBDETECT => NLW_q_dot_z_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_dot_z_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => q_dot_z0_n_106,
      PCIN(46) => q_dot_z0_n_107,
      PCIN(45) => q_dot_z0_n_108,
      PCIN(44) => q_dot_z0_n_109,
      PCIN(43) => q_dot_z0_n_110,
      PCIN(42) => q_dot_z0_n_111,
      PCIN(41) => q_dot_z0_n_112,
      PCIN(40) => q_dot_z0_n_113,
      PCIN(39) => q_dot_z0_n_114,
      PCIN(38) => q_dot_z0_n_115,
      PCIN(37) => q_dot_z0_n_116,
      PCIN(36) => q_dot_z0_n_117,
      PCIN(35) => q_dot_z0_n_118,
      PCIN(34) => q_dot_z0_n_119,
      PCIN(33) => q_dot_z0_n_120,
      PCIN(32) => q_dot_z0_n_121,
      PCIN(31) => q_dot_z0_n_122,
      PCIN(30) => q_dot_z0_n_123,
      PCIN(29) => q_dot_z0_n_124,
      PCIN(28) => q_dot_z0_n_125,
      PCIN(27) => q_dot_z0_n_126,
      PCIN(26) => q_dot_z0_n_127,
      PCIN(25) => q_dot_z0_n_128,
      PCIN(24) => q_dot_z0_n_129,
      PCIN(23) => q_dot_z0_n_130,
      PCIN(22) => q_dot_z0_n_131,
      PCIN(21) => q_dot_z0_n_132,
      PCIN(20) => q_dot_z0_n_133,
      PCIN(19) => q_dot_z0_n_134,
      PCIN(18) => q_dot_z0_n_135,
      PCIN(17) => q_dot_z0_n_136,
      PCIN(16) => q_dot_z0_n_137,
      PCIN(15) => q_dot_z0_n_138,
      PCIN(14) => q_dot_z0_n_139,
      PCIN(13) => q_dot_z0_n_140,
      PCIN(12) => q_dot_z0_n_141,
      PCIN(11) => q_dot_z0_n_142,
      PCIN(10) => q_dot_z0_n_143,
      PCIN(9) => q_dot_z0_n_144,
      PCIN(8) => q_dot_z0_n_145,
      PCIN(7) => q_dot_z0_n_146,
      PCIN(6) => q_dot_z0_n_147,
      PCIN(5) => q_dot_z0_n_148,
      PCIN(4) => q_dot_z0_n_149,
      PCIN(3) => q_dot_z0_n_150,
      PCIN(2) => q_dot_z0_n_151,
      PCIN(1) => q_dot_z0_n_152,
      PCIN(0) => q_dot_z0_n_153,
      PCOUT(47 downto 0) => NLW_q_dot_z_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_dot_z_reg_UNDERFLOW_UNCONNECTED
    );
q_dot_z_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_dot_state(0),
      I1 => q_dot_state(2),
      I2 => q_dot_state(1),
      O => q_dot_z_reg_i_1_n_0
    );
q_hat_dot_mag_sqr0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_w_temp0_n_70,
      A(28) => q_hat_dot_w_temp0_n_70,
      A(27) => q_hat_dot_w_temp0_n_70,
      A(26) => q_hat_dot_w_temp0_n_70,
      A(25) => q_hat_dot_w_temp0_n_70,
      A(24) => q_hat_dot_w_temp0_n_70,
      A(23) => q_hat_dot_w_temp0_n_70,
      A(22) => q_hat_dot_w_temp0_n_70,
      A(21) => q_hat_dot_w_temp0_n_70,
      A(20) => q_hat_dot_w_temp0_n_70,
      A(19) => q_hat_dot_w_temp0_n_70,
      A(18) => q_hat_dot_w_temp0_n_70,
      A(17) => q_hat_dot_w_temp0_n_70,
      A(16) => q_hat_dot_w_temp0_n_70,
      A(15) => q_hat_dot_w_temp0_n_70,
      A(14) => q_hat_dot_w_temp0_n_71,
      A(13) => q_hat_dot_w_temp0_n_72,
      A(12) => q_hat_dot_w_temp0_n_73,
      A(11) => q_hat_dot_w_temp0_n_74,
      A(10) => q_hat_dot_w_temp0_n_75,
      A(9) => q_hat_dot_w_temp0_n_76,
      A(8) => q_hat_dot_w_temp0_n_77,
      A(7) => q_hat_dot_w_temp0_n_78,
      A(6) => q_hat_dot_w_temp0_n_79,
      A(5) => q_hat_dot_w_temp0_n_80,
      A(4) => q_hat_dot_w_temp0_n_81,
      A(3) => q_hat_dot_w_temp0_n_82,
      A(2) => q_hat_dot_w_temp0_n_83,
      A(1) => q_hat_dot_w_temp0_n_84,
      A(0) => q_hat_dot_w_temp0_n_85,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_mag_sqr0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q_hat_dot_w_temp0_n_70,
      B(16) => q_hat_dot_w_temp0_n_70,
      B(15) => q_hat_dot_w_temp0_n_70,
      B(14) => q_hat_dot_w_temp0_n_71,
      B(13) => q_hat_dot_w_temp0_n_72,
      B(12) => q_hat_dot_w_temp0_n_73,
      B(11) => q_hat_dot_w_temp0_n_74,
      B(10) => q_hat_dot_w_temp0_n_75,
      B(9) => q_hat_dot_w_temp0_n_76,
      B(8) => q_hat_dot_w_temp0_n_77,
      B(7) => q_hat_dot_w_temp0_n_78,
      B(6) => q_hat_dot_w_temp0_n_79,
      B(5) => q_hat_dot_w_temp0_n_80,
      B(4) => q_hat_dot_w_temp0_n_81,
      B(3) => q_hat_dot_w_temp0_n_82,
      B(2) => q_hat_dot_w_temp0_n_83,
      B(1) => q_hat_dot_w_temp0_n_84,
      B(0) => q_hat_dot_w_temp0_n_85,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_mag_sqr0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_mag_sqr0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_mag_sqr0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_err_grad0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => done_err_grad0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_mag_sqr0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_q_hat_dot_mag_sqr0_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_q_hat_dot_mag_sqr0_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_q_hat_dot_mag_sqr0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_mag_sqr0_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => q_hat_dot_mag_sqr1_n_106,
      PCIN(46) => q_hat_dot_mag_sqr1_n_107,
      PCIN(45) => q_hat_dot_mag_sqr1_n_108,
      PCIN(44) => q_hat_dot_mag_sqr1_n_109,
      PCIN(43) => q_hat_dot_mag_sqr1_n_110,
      PCIN(42) => q_hat_dot_mag_sqr1_n_111,
      PCIN(41) => q_hat_dot_mag_sqr1_n_112,
      PCIN(40) => q_hat_dot_mag_sqr1_n_113,
      PCIN(39) => q_hat_dot_mag_sqr1_n_114,
      PCIN(38) => q_hat_dot_mag_sqr1_n_115,
      PCIN(37) => q_hat_dot_mag_sqr1_n_116,
      PCIN(36) => q_hat_dot_mag_sqr1_n_117,
      PCIN(35) => q_hat_dot_mag_sqr1_n_118,
      PCIN(34) => q_hat_dot_mag_sqr1_n_119,
      PCIN(33) => q_hat_dot_mag_sqr1_n_120,
      PCIN(32) => q_hat_dot_mag_sqr1_n_121,
      PCIN(31) => q_hat_dot_mag_sqr1_n_122,
      PCIN(30) => q_hat_dot_mag_sqr1_n_123,
      PCIN(29) => q_hat_dot_mag_sqr1_n_124,
      PCIN(28) => q_hat_dot_mag_sqr1_n_125,
      PCIN(27) => q_hat_dot_mag_sqr1_n_126,
      PCIN(26) => q_hat_dot_mag_sqr1_n_127,
      PCIN(25) => q_hat_dot_mag_sqr1_n_128,
      PCIN(24) => q_hat_dot_mag_sqr1_n_129,
      PCIN(23) => q_hat_dot_mag_sqr1_n_130,
      PCIN(22) => q_hat_dot_mag_sqr1_n_131,
      PCIN(21) => q_hat_dot_mag_sqr1_n_132,
      PCIN(20) => q_hat_dot_mag_sqr1_n_133,
      PCIN(19) => q_hat_dot_mag_sqr1_n_134,
      PCIN(18) => q_hat_dot_mag_sqr1_n_135,
      PCIN(17) => q_hat_dot_mag_sqr1_n_136,
      PCIN(16) => q_hat_dot_mag_sqr1_n_137,
      PCIN(15) => q_hat_dot_mag_sqr1_n_138,
      PCIN(14) => q_hat_dot_mag_sqr1_n_139,
      PCIN(13) => q_hat_dot_mag_sqr1_n_140,
      PCIN(12) => q_hat_dot_mag_sqr1_n_141,
      PCIN(11) => q_hat_dot_mag_sqr1_n_142,
      PCIN(10) => q_hat_dot_mag_sqr1_n_143,
      PCIN(9) => q_hat_dot_mag_sqr1_n_144,
      PCIN(8) => q_hat_dot_mag_sqr1_n_145,
      PCIN(7) => q_hat_dot_mag_sqr1_n_146,
      PCIN(6) => q_hat_dot_mag_sqr1_n_147,
      PCIN(5) => q_hat_dot_mag_sqr1_n_148,
      PCIN(4) => q_hat_dot_mag_sqr1_n_149,
      PCIN(3) => q_hat_dot_mag_sqr1_n_150,
      PCIN(2) => q_hat_dot_mag_sqr1_n_151,
      PCIN(1) => q_hat_dot_mag_sqr1_n_152,
      PCIN(0) => q_hat_dot_mag_sqr1_n_153,
      PCOUT(47) => q_hat_dot_mag_sqr0_n_106,
      PCOUT(46) => q_hat_dot_mag_sqr0_n_107,
      PCOUT(45) => q_hat_dot_mag_sqr0_n_108,
      PCOUT(44) => q_hat_dot_mag_sqr0_n_109,
      PCOUT(43) => q_hat_dot_mag_sqr0_n_110,
      PCOUT(42) => q_hat_dot_mag_sqr0_n_111,
      PCOUT(41) => q_hat_dot_mag_sqr0_n_112,
      PCOUT(40) => q_hat_dot_mag_sqr0_n_113,
      PCOUT(39) => q_hat_dot_mag_sqr0_n_114,
      PCOUT(38) => q_hat_dot_mag_sqr0_n_115,
      PCOUT(37) => q_hat_dot_mag_sqr0_n_116,
      PCOUT(36) => q_hat_dot_mag_sqr0_n_117,
      PCOUT(35) => q_hat_dot_mag_sqr0_n_118,
      PCOUT(34) => q_hat_dot_mag_sqr0_n_119,
      PCOUT(33) => q_hat_dot_mag_sqr0_n_120,
      PCOUT(32) => q_hat_dot_mag_sqr0_n_121,
      PCOUT(31) => q_hat_dot_mag_sqr0_n_122,
      PCOUT(30) => q_hat_dot_mag_sqr0_n_123,
      PCOUT(29) => q_hat_dot_mag_sqr0_n_124,
      PCOUT(28) => q_hat_dot_mag_sqr0_n_125,
      PCOUT(27) => q_hat_dot_mag_sqr0_n_126,
      PCOUT(26) => q_hat_dot_mag_sqr0_n_127,
      PCOUT(25) => q_hat_dot_mag_sqr0_n_128,
      PCOUT(24) => q_hat_dot_mag_sqr0_n_129,
      PCOUT(23) => q_hat_dot_mag_sqr0_n_130,
      PCOUT(22) => q_hat_dot_mag_sqr0_n_131,
      PCOUT(21) => q_hat_dot_mag_sqr0_n_132,
      PCOUT(20) => q_hat_dot_mag_sqr0_n_133,
      PCOUT(19) => q_hat_dot_mag_sqr0_n_134,
      PCOUT(18) => q_hat_dot_mag_sqr0_n_135,
      PCOUT(17) => q_hat_dot_mag_sqr0_n_136,
      PCOUT(16) => q_hat_dot_mag_sqr0_n_137,
      PCOUT(15) => q_hat_dot_mag_sqr0_n_138,
      PCOUT(14) => q_hat_dot_mag_sqr0_n_139,
      PCOUT(13) => q_hat_dot_mag_sqr0_n_140,
      PCOUT(12) => q_hat_dot_mag_sqr0_n_141,
      PCOUT(11) => q_hat_dot_mag_sqr0_n_142,
      PCOUT(10) => q_hat_dot_mag_sqr0_n_143,
      PCOUT(9) => q_hat_dot_mag_sqr0_n_144,
      PCOUT(8) => q_hat_dot_mag_sqr0_n_145,
      PCOUT(7) => q_hat_dot_mag_sqr0_n_146,
      PCOUT(6) => q_hat_dot_mag_sqr0_n_147,
      PCOUT(5) => q_hat_dot_mag_sqr0_n_148,
      PCOUT(4) => q_hat_dot_mag_sqr0_n_149,
      PCOUT(3) => q_hat_dot_mag_sqr0_n_150,
      PCOUT(2) => q_hat_dot_mag_sqr0_n_151,
      PCOUT(1) => q_hat_dot_mag_sqr0_n_152,
      PCOUT(0) => q_hat_dot_mag_sqr0_n_153,
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_mag_sqr0_UNDERFLOW_UNCONNECTED
    );
\q_hat_dot_mag_sqr0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_y_temp0_n_70,
      A(28) => q_hat_dot_y_temp0_n_70,
      A(27) => q_hat_dot_y_temp0_n_70,
      A(26) => q_hat_dot_y_temp0_n_70,
      A(25) => q_hat_dot_y_temp0_n_70,
      A(24) => q_hat_dot_y_temp0_n_70,
      A(23) => q_hat_dot_y_temp0_n_70,
      A(22) => q_hat_dot_y_temp0_n_70,
      A(21) => q_hat_dot_y_temp0_n_70,
      A(20) => q_hat_dot_y_temp0_n_70,
      A(19) => q_hat_dot_y_temp0_n_70,
      A(18) => q_hat_dot_y_temp0_n_70,
      A(17) => q_hat_dot_y_temp0_n_70,
      A(16) => q_hat_dot_y_temp0_n_70,
      A(15) => q_hat_dot_y_temp0_n_70,
      A(14) => q_hat_dot_y_temp0_n_71,
      A(13) => q_hat_dot_y_temp0_n_72,
      A(12) => q_hat_dot_y_temp0_n_73,
      A(11) => q_hat_dot_y_temp0_n_74,
      A(10) => q_hat_dot_y_temp0_n_75,
      A(9) => q_hat_dot_y_temp0_n_76,
      A(8) => q_hat_dot_y_temp0_n_77,
      A(7) => q_hat_dot_y_temp0_n_78,
      A(6) => q_hat_dot_y_temp0_n_79,
      A(5) => q_hat_dot_y_temp0_n_80,
      A(4) => q_hat_dot_y_temp0_n_81,
      A(3) => q_hat_dot_y_temp0_n_82,
      A(2) => q_hat_dot_y_temp0_n_83,
      A(1) => q_hat_dot_y_temp0_n_84,
      A(0) => q_hat_dot_y_temp0_n_85,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_q_hat_dot_mag_sqr0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q_hat_dot_y_temp0_n_70,
      B(16) => q_hat_dot_y_temp0_n_70,
      B(15) => q_hat_dot_y_temp0_n_70,
      B(14) => q_hat_dot_y_temp0_n_71,
      B(13) => q_hat_dot_y_temp0_n_72,
      B(12) => q_hat_dot_y_temp0_n_73,
      B(11) => q_hat_dot_y_temp0_n_74,
      B(10) => q_hat_dot_y_temp0_n_75,
      B(9) => q_hat_dot_y_temp0_n_76,
      B(8) => q_hat_dot_y_temp0_n_77,
      B(7) => q_hat_dot_y_temp0_n_78,
      B(6) => q_hat_dot_y_temp0_n_79,
      B(5) => q_hat_dot_y_temp0_n_80,
      B(4) => q_hat_dot_y_temp0_n_81,
      B(3) => q_hat_dot_y_temp0_n_82,
      B(2) => q_hat_dot_y_temp0_n_83,
      B(1) => q_hat_dot_y_temp0_n_84,
      B(0) => q_hat_dot_y_temp0_n_85,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_q_hat_dot_mag_sqr0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_q_hat_dot_mag_sqr0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_q_hat_dot_mag_sqr0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => done_err_grad0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => done_err_grad0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_q_hat_dot_mag_sqr0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_q_hat_dot_mag_sqr0__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_q_hat_dot_mag_sqr0__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_q_hat_dot_mag_sqr0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_q_hat_dot_mag_sqr0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => q_hat_dot_mag_sqr0_n_106,
      PCIN(46) => q_hat_dot_mag_sqr0_n_107,
      PCIN(45) => q_hat_dot_mag_sqr0_n_108,
      PCIN(44) => q_hat_dot_mag_sqr0_n_109,
      PCIN(43) => q_hat_dot_mag_sqr0_n_110,
      PCIN(42) => q_hat_dot_mag_sqr0_n_111,
      PCIN(41) => q_hat_dot_mag_sqr0_n_112,
      PCIN(40) => q_hat_dot_mag_sqr0_n_113,
      PCIN(39) => q_hat_dot_mag_sqr0_n_114,
      PCIN(38) => q_hat_dot_mag_sqr0_n_115,
      PCIN(37) => q_hat_dot_mag_sqr0_n_116,
      PCIN(36) => q_hat_dot_mag_sqr0_n_117,
      PCIN(35) => q_hat_dot_mag_sqr0_n_118,
      PCIN(34) => q_hat_dot_mag_sqr0_n_119,
      PCIN(33) => q_hat_dot_mag_sqr0_n_120,
      PCIN(32) => q_hat_dot_mag_sqr0_n_121,
      PCIN(31) => q_hat_dot_mag_sqr0_n_122,
      PCIN(30) => q_hat_dot_mag_sqr0_n_123,
      PCIN(29) => q_hat_dot_mag_sqr0_n_124,
      PCIN(28) => q_hat_dot_mag_sqr0_n_125,
      PCIN(27) => q_hat_dot_mag_sqr0_n_126,
      PCIN(26) => q_hat_dot_mag_sqr0_n_127,
      PCIN(25) => q_hat_dot_mag_sqr0_n_128,
      PCIN(24) => q_hat_dot_mag_sqr0_n_129,
      PCIN(23) => q_hat_dot_mag_sqr0_n_130,
      PCIN(22) => q_hat_dot_mag_sqr0_n_131,
      PCIN(21) => q_hat_dot_mag_sqr0_n_132,
      PCIN(20) => q_hat_dot_mag_sqr0_n_133,
      PCIN(19) => q_hat_dot_mag_sqr0_n_134,
      PCIN(18) => q_hat_dot_mag_sqr0_n_135,
      PCIN(17) => q_hat_dot_mag_sqr0_n_136,
      PCIN(16) => q_hat_dot_mag_sqr0_n_137,
      PCIN(15) => q_hat_dot_mag_sqr0_n_138,
      PCIN(14) => q_hat_dot_mag_sqr0_n_139,
      PCIN(13) => q_hat_dot_mag_sqr0_n_140,
      PCIN(12) => q_hat_dot_mag_sqr0_n_141,
      PCIN(11) => q_hat_dot_mag_sqr0_n_142,
      PCIN(10) => q_hat_dot_mag_sqr0_n_143,
      PCIN(9) => q_hat_dot_mag_sqr0_n_144,
      PCIN(8) => q_hat_dot_mag_sqr0_n_145,
      PCIN(7) => q_hat_dot_mag_sqr0_n_146,
      PCIN(6) => q_hat_dot_mag_sqr0_n_147,
      PCIN(5) => q_hat_dot_mag_sqr0_n_148,
      PCIN(4) => q_hat_dot_mag_sqr0_n_149,
      PCIN(3) => q_hat_dot_mag_sqr0_n_150,
      PCIN(2) => q_hat_dot_mag_sqr0_n_151,
      PCIN(1) => q_hat_dot_mag_sqr0_n_152,
      PCIN(0) => q_hat_dot_mag_sqr0_n_153,
      PCOUT(47) => \q_hat_dot_mag_sqr0__0_n_106\,
      PCOUT(46) => \q_hat_dot_mag_sqr0__0_n_107\,
      PCOUT(45) => \q_hat_dot_mag_sqr0__0_n_108\,
      PCOUT(44) => \q_hat_dot_mag_sqr0__0_n_109\,
      PCOUT(43) => \q_hat_dot_mag_sqr0__0_n_110\,
      PCOUT(42) => \q_hat_dot_mag_sqr0__0_n_111\,
      PCOUT(41) => \q_hat_dot_mag_sqr0__0_n_112\,
      PCOUT(40) => \q_hat_dot_mag_sqr0__0_n_113\,
      PCOUT(39) => \q_hat_dot_mag_sqr0__0_n_114\,
      PCOUT(38) => \q_hat_dot_mag_sqr0__0_n_115\,
      PCOUT(37) => \q_hat_dot_mag_sqr0__0_n_116\,
      PCOUT(36) => \q_hat_dot_mag_sqr0__0_n_117\,
      PCOUT(35) => \q_hat_dot_mag_sqr0__0_n_118\,
      PCOUT(34) => \q_hat_dot_mag_sqr0__0_n_119\,
      PCOUT(33) => \q_hat_dot_mag_sqr0__0_n_120\,
      PCOUT(32) => \q_hat_dot_mag_sqr0__0_n_121\,
      PCOUT(31) => \q_hat_dot_mag_sqr0__0_n_122\,
      PCOUT(30) => \q_hat_dot_mag_sqr0__0_n_123\,
      PCOUT(29) => \q_hat_dot_mag_sqr0__0_n_124\,
      PCOUT(28) => \q_hat_dot_mag_sqr0__0_n_125\,
      PCOUT(27) => \q_hat_dot_mag_sqr0__0_n_126\,
      PCOUT(26) => \q_hat_dot_mag_sqr0__0_n_127\,
      PCOUT(25) => \q_hat_dot_mag_sqr0__0_n_128\,
      PCOUT(24) => \q_hat_dot_mag_sqr0__0_n_129\,
      PCOUT(23) => \q_hat_dot_mag_sqr0__0_n_130\,
      PCOUT(22) => \q_hat_dot_mag_sqr0__0_n_131\,
      PCOUT(21) => \q_hat_dot_mag_sqr0__0_n_132\,
      PCOUT(20) => \q_hat_dot_mag_sqr0__0_n_133\,
      PCOUT(19) => \q_hat_dot_mag_sqr0__0_n_134\,
      PCOUT(18) => \q_hat_dot_mag_sqr0__0_n_135\,
      PCOUT(17) => \q_hat_dot_mag_sqr0__0_n_136\,
      PCOUT(16) => \q_hat_dot_mag_sqr0__0_n_137\,
      PCOUT(15) => \q_hat_dot_mag_sqr0__0_n_138\,
      PCOUT(14) => \q_hat_dot_mag_sqr0__0_n_139\,
      PCOUT(13) => \q_hat_dot_mag_sqr0__0_n_140\,
      PCOUT(12) => \q_hat_dot_mag_sqr0__0_n_141\,
      PCOUT(11) => \q_hat_dot_mag_sqr0__0_n_142\,
      PCOUT(10) => \q_hat_dot_mag_sqr0__0_n_143\,
      PCOUT(9) => \q_hat_dot_mag_sqr0__0_n_144\,
      PCOUT(8) => \q_hat_dot_mag_sqr0__0_n_145\,
      PCOUT(7) => \q_hat_dot_mag_sqr0__0_n_146\,
      PCOUT(6) => \q_hat_dot_mag_sqr0__0_n_147\,
      PCOUT(5) => \q_hat_dot_mag_sqr0__0_n_148\,
      PCOUT(4) => \q_hat_dot_mag_sqr0__0_n_149\,
      PCOUT(3) => \q_hat_dot_mag_sqr0__0_n_150\,
      PCOUT(2) => \q_hat_dot_mag_sqr0__0_n_151\,
      PCOUT(1) => \q_hat_dot_mag_sqr0__0_n_152\,
      PCOUT(0) => \q_hat_dot_mag_sqr0__0_n_153\,
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_q_hat_dot_mag_sqr0__0_UNDERFLOW_UNCONNECTED\
    );
q_hat_dot_mag_sqr1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_z_temp0_n_70,
      A(28) => q_hat_dot_z_temp0_n_70,
      A(27) => q_hat_dot_z_temp0_n_70,
      A(26) => q_hat_dot_z_temp0_n_70,
      A(25) => q_hat_dot_z_temp0_n_70,
      A(24) => q_hat_dot_z_temp0_n_70,
      A(23) => q_hat_dot_z_temp0_n_70,
      A(22) => q_hat_dot_z_temp0_n_70,
      A(21) => q_hat_dot_z_temp0_n_70,
      A(20) => q_hat_dot_z_temp0_n_70,
      A(19) => q_hat_dot_z_temp0_n_70,
      A(18) => q_hat_dot_z_temp0_n_70,
      A(17) => q_hat_dot_z_temp0_n_70,
      A(16) => q_hat_dot_z_temp0_n_70,
      A(15) => q_hat_dot_z_temp0_n_70,
      A(14) => q_hat_dot_z_temp0_n_71,
      A(13) => q_hat_dot_z_temp0_n_72,
      A(12) => q_hat_dot_z_temp0_n_73,
      A(11) => q_hat_dot_z_temp0_n_74,
      A(10) => q_hat_dot_z_temp0_n_75,
      A(9) => q_hat_dot_z_temp0_n_76,
      A(8) => q_hat_dot_z_temp0_n_77,
      A(7) => q_hat_dot_z_temp0_n_78,
      A(6) => q_hat_dot_z_temp0_n_79,
      A(5) => q_hat_dot_z_temp0_n_80,
      A(4) => q_hat_dot_z_temp0_n_81,
      A(3) => q_hat_dot_z_temp0_n_82,
      A(2) => q_hat_dot_z_temp0_n_83,
      A(1) => q_hat_dot_z_temp0_n_84,
      A(0) => q_hat_dot_z_temp0_n_85,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_mag_sqr1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q_hat_dot_z_temp0_n_70,
      B(16) => q_hat_dot_z_temp0_n_70,
      B(15) => q_hat_dot_z_temp0_n_70,
      B(14) => q_hat_dot_z_temp0_n_71,
      B(13) => q_hat_dot_z_temp0_n_72,
      B(12) => q_hat_dot_z_temp0_n_73,
      B(11) => q_hat_dot_z_temp0_n_74,
      B(10) => q_hat_dot_z_temp0_n_75,
      B(9) => q_hat_dot_z_temp0_n_76,
      B(8) => q_hat_dot_z_temp0_n_77,
      B(7) => q_hat_dot_z_temp0_n_78,
      B(6) => q_hat_dot_z_temp0_n_79,
      B(5) => q_hat_dot_z_temp0_n_80,
      B(4) => q_hat_dot_z_temp0_n_81,
      B(3) => q_hat_dot_z_temp0_n_82,
      B(2) => q_hat_dot_z_temp0_n_83,
      B(1) => q_hat_dot_z_temp0_n_84,
      B(0) => q_hat_dot_z_temp0_n_85,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_mag_sqr1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_mag_sqr1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_mag_sqr1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_err_grad0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => done_err_grad0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_mag_sqr1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_hat_dot_mag_sqr1_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_q_hat_dot_mag_sqr1_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_q_hat_dot_mag_sqr1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_mag_sqr1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => q_hat_dot_mag_sqr1_n_106,
      PCOUT(46) => q_hat_dot_mag_sqr1_n_107,
      PCOUT(45) => q_hat_dot_mag_sqr1_n_108,
      PCOUT(44) => q_hat_dot_mag_sqr1_n_109,
      PCOUT(43) => q_hat_dot_mag_sqr1_n_110,
      PCOUT(42) => q_hat_dot_mag_sqr1_n_111,
      PCOUT(41) => q_hat_dot_mag_sqr1_n_112,
      PCOUT(40) => q_hat_dot_mag_sqr1_n_113,
      PCOUT(39) => q_hat_dot_mag_sqr1_n_114,
      PCOUT(38) => q_hat_dot_mag_sqr1_n_115,
      PCOUT(37) => q_hat_dot_mag_sqr1_n_116,
      PCOUT(36) => q_hat_dot_mag_sqr1_n_117,
      PCOUT(35) => q_hat_dot_mag_sqr1_n_118,
      PCOUT(34) => q_hat_dot_mag_sqr1_n_119,
      PCOUT(33) => q_hat_dot_mag_sqr1_n_120,
      PCOUT(32) => q_hat_dot_mag_sqr1_n_121,
      PCOUT(31) => q_hat_dot_mag_sqr1_n_122,
      PCOUT(30) => q_hat_dot_mag_sqr1_n_123,
      PCOUT(29) => q_hat_dot_mag_sqr1_n_124,
      PCOUT(28) => q_hat_dot_mag_sqr1_n_125,
      PCOUT(27) => q_hat_dot_mag_sqr1_n_126,
      PCOUT(26) => q_hat_dot_mag_sqr1_n_127,
      PCOUT(25) => q_hat_dot_mag_sqr1_n_128,
      PCOUT(24) => q_hat_dot_mag_sqr1_n_129,
      PCOUT(23) => q_hat_dot_mag_sqr1_n_130,
      PCOUT(22) => q_hat_dot_mag_sqr1_n_131,
      PCOUT(21) => q_hat_dot_mag_sqr1_n_132,
      PCOUT(20) => q_hat_dot_mag_sqr1_n_133,
      PCOUT(19) => q_hat_dot_mag_sqr1_n_134,
      PCOUT(18) => q_hat_dot_mag_sqr1_n_135,
      PCOUT(17) => q_hat_dot_mag_sqr1_n_136,
      PCOUT(16) => q_hat_dot_mag_sqr1_n_137,
      PCOUT(15) => q_hat_dot_mag_sqr1_n_138,
      PCOUT(14) => q_hat_dot_mag_sqr1_n_139,
      PCOUT(13) => q_hat_dot_mag_sqr1_n_140,
      PCOUT(12) => q_hat_dot_mag_sqr1_n_141,
      PCOUT(11) => q_hat_dot_mag_sqr1_n_142,
      PCOUT(10) => q_hat_dot_mag_sqr1_n_143,
      PCOUT(9) => q_hat_dot_mag_sqr1_n_144,
      PCOUT(8) => q_hat_dot_mag_sqr1_n_145,
      PCOUT(7) => q_hat_dot_mag_sqr1_n_146,
      PCOUT(6) => q_hat_dot_mag_sqr1_n_147,
      PCOUT(5) => q_hat_dot_mag_sqr1_n_148,
      PCOUT(4) => q_hat_dot_mag_sqr1_n_149,
      PCOUT(3) => q_hat_dot_mag_sqr1_n_150,
      PCOUT(2) => q_hat_dot_mag_sqr1_n_151,
      PCOUT(1) => q_hat_dot_mag_sqr1_n_152,
      PCOUT(0) => q_hat_dot_mag_sqr1_n_153,
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_mag_sqr1_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_mag_sqr_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \q_hat_dot_x_temp0__0_n_70\,
      A(28) => \q_hat_dot_x_temp0__0_n_70\,
      A(27) => \q_hat_dot_x_temp0__0_n_70\,
      A(26) => \q_hat_dot_x_temp0__0_n_70\,
      A(25) => \q_hat_dot_x_temp0__0_n_70\,
      A(24) => \q_hat_dot_x_temp0__0_n_70\,
      A(23) => \q_hat_dot_x_temp0__0_n_70\,
      A(22) => \q_hat_dot_x_temp0__0_n_70\,
      A(21) => \q_hat_dot_x_temp0__0_n_70\,
      A(20) => \q_hat_dot_x_temp0__0_n_70\,
      A(19) => \q_hat_dot_x_temp0__0_n_70\,
      A(18) => \q_hat_dot_x_temp0__0_n_70\,
      A(17) => \q_hat_dot_x_temp0__0_n_70\,
      A(16) => \q_hat_dot_x_temp0__0_n_70\,
      A(15) => \q_hat_dot_x_temp0__0_n_70\,
      A(14) => \q_hat_dot_x_temp0__0_n_71\,
      A(13) => \q_hat_dot_x_temp0__0_n_72\,
      A(12) => \q_hat_dot_x_temp0__0_n_73\,
      A(11) => \q_hat_dot_x_temp0__0_n_74\,
      A(10) => \q_hat_dot_x_temp0__0_n_75\,
      A(9) => \q_hat_dot_x_temp0__0_n_76\,
      A(8) => \q_hat_dot_x_temp0__0_n_77\,
      A(7) => \q_hat_dot_x_temp0__0_n_78\,
      A(6) => \q_hat_dot_x_temp0__0_n_79\,
      A(5) => \q_hat_dot_x_temp0__0_n_80\,
      A(4) => \q_hat_dot_x_temp0__0_n_81\,
      A(3) => \q_hat_dot_x_temp0__0_n_82\,
      A(2) => \q_hat_dot_x_temp0__0_n_83\,
      A(1) => \q_hat_dot_x_temp0__0_n_84\,
      A(0) => \q_hat_dot_x_temp0__0_n_85\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_mag_sqr_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_hat_dot_x_temp0__0_n_70\,
      B(16) => \q_hat_dot_x_temp0__0_n_70\,
      B(15) => \q_hat_dot_x_temp0__0_n_70\,
      B(14) => \q_hat_dot_x_temp0__0_n_71\,
      B(13) => \q_hat_dot_x_temp0__0_n_72\,
      B(12) => \q_hat_dot_x_temp0__0_n_73\,
      B(11) => \q_hat_dot_x_temp0__0_n_74\,
      B(10) => \q_hat_dot_x_temp0__0_n_75\,
      B(9) => \q_hat_dot_x_temp0__0_n_76\,
      B(8) => \q_hat_dot_x_temp0__0_n_77\,
      B(7) => \q_hat_dot_x_temp0__0_n_78\,
      B(6) => \q_hat_dot_x_temp0__0_n_79\,
      B(5) => \q_hat_dot_x_temp0__0_n_80\,
      B(4) => \q_hat_dot_x_temp0__0_n_81\,
      B(3) => \q_hat_dot_x_temp0__0_n_82\,
      B(2) => \q_hat_dot_x_temp0__0_n_83\,
      B(1) => \q_hat_dot_x_temp0__0_n_84\,
      B(0) => \q_hat_dot_x_temp0__0_n_85\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_mag_sqr_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_mag_sqr_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_mag_sqr_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_err_grad0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => done_err_grad0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_hat_dot_mag_sqr,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_mag_sqr_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_q_hat_dot_mag_sqr_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_q_hat_dot_mag_sqr_reg_P_UNCONNECTED(47 downto 35),
      P(34) => q_hat_dot_mag_sqr_reg_n_71,
      P(33) => q_hat_dot_mag_sqr_reg_n_72,
      P(32) => q_hat_dot_mag_sqr_reg_n_73,
      P(31) => q_hat_dot_mag_sqr_reg_n_74,
      P(30) => q_hat_dot_mag_sqr_reg_n_75,
      P(29) => q_hat_dot_mag_sqr_reg_n_76,
      P(28) => q_hat_dot_mag_sqr_reg_n_77,
      P(27) => q_hat_dot_mag_sqr_reg_n_78,
      P(26) => q_hat_dot_mag_sqr_reg_n_79,
      P(25) => q_hat_dot_mag_sqr_reg_n_80,
      P(24) => q_hat_dot_mag_sqr_reg_n_81,
      P(23) => q_hat_dot_mag_sqr_reg_n_82,
      P(22) => q_hat_dot_mag_sqr_reg_n_83,
      P(21) => q_hat_dot_mag_sqr_reg_n_84,
      P(20) => q_hat_dot_mag_sqr_reg_n_85,
      P(19) => q_hat_dot_mag_sqr_reg_n_86,
      P(18) => q_hat_dot_mag_sqr_reg_n_87,
      P(17) => q_hat_dot_mag_sqr_reg_n_88,
      P(16) => q_hat_dot_mag_sqr_reg_n_89,
      P(15) => q_hat_dot_mag_sqr_reg_n_90,
      P(14) => q_hat_dot_mag_sqr_reg_n_91,
      P(13) => q_hat_dot_mag_sqr_reg_n_92,
      P(12) => q_hat_dot_mag_sqr_reg_n_93,
      P(11) => q_hat_dot_mag_sqr_reg_n_94,
      P(10) => q_hat_dot_mag_sqr_reg_n_95,
      P(9) => q_hat_dot_mag_sqr_reg_n_96,
      P(8) => q_hat_dot_mag_sqr_reg_n_97,
      P(7) => q_hat_dot_mag_sqr_reg_n_98,
      P(6) => q_hat_dot_mag_sqr_reg_n_99,
      P(5) => q_hat_dot_mag_sqr_reg_n_100,
      P(4) => q_hat_dot_mag_sqr_reg_n_101,
      P(3) => q_hat_dot_mag_sqr_reg_n_102,
      P(2) => q_hat_dot_mag_sqr_reg_n_103,
      P(1) => q_hat_dot_mag_sqr_reg_n_104,
      P(0) => q_hat_dot_mag_sqr_reg_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_mag_sqr_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_mag_sqr_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \q_hat_dot_mag_sqr0__0_n_106\,
      PCIN(46) => \q_hat_dot_mag_sqr0__0_n_107\,
      PCIN(45) => \q_hat_dot_mag_sqr0__0_n_108\,
      PCIN(44) => \q_hat_dot_mag_sqr0__0_n_109\,
      PCIN(43) => \q_hat_dot_mag_sqr0__0_n_110\,
      PCIN(42) => \q_hat_dot_mag_sqr0__0_n_111\,
      PCIN(41) => \q_hat_dot_mag_sqr0__0_n_112\,
      PCIN(40) => \q_hat_dot_mag_sqr0__0_n_113\,
      PCIN(39) => \q_hat_dot_mag_sqr0__0_n_114\,
      PCIN(38) => \q_hat_dot_mag_sqr0__0_n_115\,
      PCIN(37) => \q_hat_dot_mag_sqr0__0_n_116\,
      PCIN(36) => \q_hat_dot_mag_sqr0__0_n_117\,
      PCIN(35) => \q_hat_dot_mag_sqr0__0_n_118\,
      PCIN(34) => \q_hat_dot_mag_sqr0__0_n_119\,
      PCIN(33) => \q_hat_dot_mag_sqr0__0_n_120\,
      PCIN(32) => \q_hat_dot_mag_sqr0__0_n_121\,
      PCIN(31) => \q_hat_dot_mag_sqr0__0_n_122\,
      PCIN(30) => \q_hat_dot_mag_sqr0__0_n_123\,
      PCIN(29) => \q_hat_dot_mag_sqr0__0_n_124\,
      PCIN(28) => \q_hat_dot_mag_sqr0__0_n_125\,
      PCIN(27) => \q_hat_dot_mag_sqr0__0_n_126\,
      PCIN(26) => \q_hat_dot_mag_sqr0__0_n_127\,
      PCIN(25) => \q_hat_dot_mag_sqr0__0_n_128\,
      PCIN(24) => \q_hat_dot_mag_sqr0__0_n_129\,
      PCIN(23) => \q_hat_dot_mag_sqr0__0_n_130\,
      PCIN(22) => \q_hat_dot_mag_sqr0__0_n_131\,
      PCIN(21) => \q_hat_dot_mag_sqr0__0_n_132\,
      PCIN(20) => \q_hat_dot_mag_sqr0__0_n_133\,
      PCIN(19) => \q_hat_dot_mag_sqr0__0_n_134\,
      PCIN(18) => \q_hat_dot_mag_sqr0__0_n_135\,
      PCIN(17) => \q_hat_dot_mag_sqr0__0_n_136\,
      PCIN(16) => \q_hat_dot_mag_sqr0__0_n_137\,
      PCIN(15) => \q_hat_dot_mag_sqr0__0_n_138\,
      PCIN(14) => \q_hat_dot_mag_sqr0__0_n_139\,
      PCIN(13) => \q_hat_dot_mag_sqr0__0_n_140\,
      PCIN(12) => \q_hat_dot_mag_sqr0__0_n_141\,
      PCIN(11) => \q_hat_dot_mag_sqr0__0_n_142\,
      PCIN(10) => \q_hat_dot_mag_sqr0__0_n_143\,
      PCIN(9) => \q_hat_dot_mag_sqr0__0_n_144\,
      PCIN(8) => \q_hat_dot_mag_sqr0__0_n_145\,
      PCIN(7) => \q_hat_dot_mag_sqr0__0_n_146\,
      PCIN(6) => \q_hat_dot_mag_sqr0__0_n_147\,
      PCIN(5) => \q_hat_dot_mag_sqr0__0_n_148\,
      PCIN(4) => \q_hat_dot_mag_sqr0__0_n_149\,
      PCIN(3) => \q_hat_dot_mag_sqr0__0_n_150\,
      PCIN(2) => \q_hat_dot_mag_sqr0__0_n_151\,
      PCIN(1) => \q_hat_dot_mag_sqr0__0_n_152\,
      PCIN(0) => \q_hat_dot_mag_sqr0__0_n_153\,
      PCOUT(47 downto 0) => NLW_q_hat_dot_mag_sqr_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_hat_dot_mag_sqr_reg_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_w_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_w_temp0_n_70,
      A(28) => q_hat_dot_w_temp0_n_70,
      A(27) => q_hat_dot_w_temp0_n_70,
      A(26) => q_hat_dot_w_temp0_n_70,
      A(25) => q_hat_dot_w_temp0_n_70,
      A(24) => q_hat_dot_w_temp0_n_70,
      A(23) => q_hat_dot_w_temp0_n_70,
      A(22) => q_hat_dot_w_temp0_n_70,
      A(21) => q_hat_dot_w_temp0_n_70,
      A(20) => q_hat_dot_w_temp0_n_70,
      A(19) => q_hat_dot_w_temp0_n_70,
      A(18) => q_hat_dot_w_temp0_n_70,
      A(17) => q_hat_dot_w_temp0_n_70,
      A(16) => q_hat_dot_w_temp0_n_70,
      A(15) => q_hat_dot_w_temp0_n_70,
      A(14) => q_hat_dot_w_temp0_n_71,
      A(13) => q_hat_dot_w_temp0_n_72,
      A(12) => q_hat_dot_w_temp0_n_73,
      A(11) => q_hat_dot_w_temp0_n_74,
      A(10) => q_hat_dot_w_temp0_n_75,
      A(9) => q_hat_dot_w_temp0_n_76,
      A(8) => q_hat_dot_w_temp0_n_77,
      A(7) => q_hat_dot_w_temp0_n_78,
      A(6) => q_hat_dot_w_temp0_n_79,
      A(5) => q_hat_dot_w_temp0_n_80,
      A(4) => q_hat_dot_w_temp0_n_81,
      A(3) => q_hat_dot_w_temp0_n_82,
      A(2) => q_hat_dot_w_temp0_n_83,
      A(1) => q_hat_dot_w_temp0_n_84,
      A(0) => q_hat_dot_w_temp0_n_85,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_w_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y_0(15),
      B(16) => y_0(15),
      B(15 downto 0) => y_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_w_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_w_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_w_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_err_grad0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtErrGradNorm_n_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_hat_dot_w_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_w_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_hat_dot_w_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_q_hat_dot_w_norm_rounded_P_UNCONNECTED(47 downto 24),
      P(23) => q_hat_dot_w_norm_rounded_n_82,
      P(22) => q_hat_dot_w_norm_rounded_n_83,
      P(21) => q_hat_dot_w_norm_rounded_n_84,
      P(20) => q_hat_dot_w_norm_rounded_n_85,
      P(19) => q_hat_dot_w_norm_rounded_n_86,
      P(18) => q_hat_dot_w_norm_rounded_n_87,
      P(17) => q_hat_dot_w_norm_rounded_n_88,
      P(16) => q_hat_dot_w_norm_rounded_n_89,
      P(15) => q_hat_dot_w_norm_rounded_n_90,
      P(14) => q_hat_dot_w_norm_rounded_n_91,
      P(13) => q_hat_dot_w_norm_rounded_n_92,
      P(12) => q_hat_dot_w_norm_rounded_n_93,
      P(11) => q_hat_dot_w_norm_rounded_n_94,
      P(10) => q_hat_dot_w_norm_rounded_n_95,
      P(9) => q_hat_dot_w_norm_rounded_n_96,
      P(8) => q_hat_dot_w_norm_rounded_n_97,
      P(7) => q_hat_dot_w_norm_rounded_n_98,
      P(6) => q_hat_dot_w_norm_rounded_n_99,
      P(5) => q_hat_dot_w_norm_rounded_n_100,
      P(4) => q_hat_dot_w_norm_rounded_n_101,
      P(3) => q_hat_dot_w_norm_rounded_n_102,
      P(2) => q_hat_dot_w_norm_rounded_n_103,
      P(1) => q_hat_dot_w_norm_rounded_n_104,
      P(0) => q_hat_dot_w_norm_rounded_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_w_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_w_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_w_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_hat_dot_w_norm_rounded_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_w_temp0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => f200_out(34),
      A(28) => f200_out(34),
      A(27) => f200_out(34),
      A(26) => f200_out(34),
      A(25) => f200_out(34),
      A(24) => f200_out(34),
      A(23) => f200_out(34),
      A(22) => f200_out(34),
      A(21) => f200_out(34),
      A(20 downto 2) => f200_out(34 downto 16),
      A(1) => f20_n_90,
      A(0) => f20_n_91,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_w_temp0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17) => \q_x_norm_rounded__0\(19),
      B(16 downto 1) => \q_x_norm_rounded__0\(19 downto 4),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_w_temp0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => q_hat_dot_w_temp1_n_70,
      C(46) => q_hat_dot_w_temp1_n_70,
      C(45) => q_hat_dot_w_temp1_n_70,
      C(44) => q_hat_dot_w_temp1_n_70,
      C(43) => q_hat_dot_w_temp1_n_70,
      C(42) => q_hat_dot_w_temp1_n_70,
      C(41) => q_hat_dot_w_temp1_n_70,
      C(40) => q_hat_dot_w_temp1_n_70,
      C(39) => q_hat_dot_w_temp1_n_70,
      C(38) => q_hat_dot_w_temp1_n_70,
      C(37) => q_hat_dot_w_temp1_n_70,
      C(36) => q_hat_dot_w_temp1_n_70,
      C(35) => q_hat_dot_w_temp1_n_70,
      C(34) => q_hat_dot_w_temp1_n_71,
      C(33) => q_hat_dot_w_temp1_n_72,
      C(32) => q_hat_dot_w_temp1_n_73,
      C(31) => q_hat_dot_w_temp1_n_74,
      C(30) => q_hat_dot_w_temp1_n_75,
      C(29) => q_hat_dot_w_temp1_n_76,
      C(28) => q_hat_dot_w_temp1_n_77,
      C(27) => q_hat_dot_w_temp1_n_78,
      C(26) => q_hat_dot_w_temp1_n_79,
      C(25) => q_hat_dot_w_temp1_n_80,
      C(24) => q_hat_dot_w_temp1_n_81,
      C(23) => q_hat_dot_w_temp1_n_82,
      C(22) => q_hat_dot_w_temp1_n_83,
      C(21) => q_hat_dot_w_temp1_n_84,
      C(20) => q_hat_dot_w_temp1_n_85,
      C(19) => q_hat_dot_w_temp1_n_86,
      C(18) => q_hat_dot_w_temp1_n_87,
      C(17) => q_hat_dot_w_temp1_n_88,
      C(16) => q_hat_dot_w_temp1_n_89,
      C(15) => q_hat_dot_w_temp1_n_90,
      C(14) => q_hat_dot_w_temp1_n_91,
      C(13) => q_hat_dot_w_temp1_n_92,
      C(12) => q_hat_dot_w_temp1_n_93,
      C(11) => q_hat_dot_w_temp1_n_94,
      C(10) => q_hat_dot_w_temp1_n_95,
      C(9) => q_hat_dot_w_temp1_n_96,
      C(8) => q_hat_dot_w_temp1_n_97,
      C(7) => q_hat_dot_w_temp1_n_98,
      C(6) => q_hat_dot_w_temp1_n_99,
      C(5) => q_hat_dot_w_temp1_n_100,
      C(4) => q_hat_dot_w_temp1_n_101,
      C(3) => q_hat_dot_w_temp1_n_102,
      C(2) => q_hat_dot_w_temp1_n_103,
      C(1) => q_hat_dot_w_temp1_n_104,
      C(0) => q_hat_dot_w_temp1_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_w_temp0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_w_temp0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_obj_func0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_w_temp0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_hat_dot_w_temp0_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_q_hat_dot_w_temp0_P_UNCONNECTED(47 downto 36),
      P(35) => q_hat_dot_w_temp0_n_70,
      P(34) => q_hat_dot_w_temp0_n_71,
      P(33) => q_hat_dot_w_temp0_n_72,
      P(32) => q_hat_dot_w_temp0_n_73,
      P(31) => q_hat_dot_w_temp0_n_74,
      P(30) => q_hat_dot_w_temp0_n_75,
      P(29) => q_hat_dot_w_temp0_n_76,
      P(28) => q_hat_dot_w_temp0_n_77,
      P(27) => q_hat_dot_w_temp0_n_78,
      P(26) => q_hat_dot_w_temp0_n_79,
      P(25) => q_hat_dot_w_temp0_n_80,
      P(24) => q_hat_dot_w_temp0_n_81,
      P(23) => q_hat_dot_w_temp0_n_82,
      P(22) => q_hat_dot_w_temp0_n_83,
      P(21) => q_hat_dot_w_temp0_n_84,
      P(20) => q_hat_dot_w_temp0_n_85,
      P(19) => q_hat_dot_w_temp0_n_86,
      P(18) => q_hat_dot_w_temp0_n_87,
      P(17) => q_hat_dot_w_temp0_n_88,
      P(16) => q_hat_dot_w_temp0_n_89,
      P(15) => q_hat_dot_w_temp0_n_90,
      P(14) => q_hat_dot_w_temp0_n_91,
      P(13) => q_hat_dot_w_temp0_n_92,
      P(12) => q_hat_dot_w_temp0_n_93,
      P(11) => q_hat_dot_w_temp0_n_94,
      P(10) => q_hat_dot_w_temp0_n_95,
      P(9) => q_hat_dot_w_temp0_n_96,
      P(8) => q_hat_dot_w_temp0_n_97,
      P(7) => q_hat_dot_w_temp0_n_98,
      P(6) => q_hat_dot_w_temp0_n_99,
      P(5) => q_hat_dot_w_temp0_n_100,
      P(4) => q_hat_dot_w_temp0_n_101,
      P(3) => q_hat_dot_w_temp0_n_102,
      P(2) => q_hat_dot_w_temp0_n_103,
      P(1) => q_hat_dot_w_temp0_n_104,
      P(0) => q_hat_dot_w_temp0_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_w_temp0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_w_temp0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_w_temp0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_w_temp0_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_w_temp1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => f1_err_grad0,
      A(28) => f1_err_grad0,
      A(27) => f1_err_grad0,
      A(26) => f1_err_grad0,
      A(25) => f1_err_grad0,
      A(24) => f1_err_grad0,
      A(23) => f1_err_grad0,
      A(22) => f1_err_grad0,
      A(21) => f1_err_grad0,
      A(20) => f1_err_grad0,
      A(19) => f1_reg_n_72,
      A(18) => f1_reg_n_73,
      A(17) => f1_reg_n_74,
      A(16) => f1_reg_n_75,
      A(15) => f1_reg_n_76,
      A(14) => f1_reg_n_77,
      A(13) => f1_reg_n_78,
      A(12) => f1_reg_n_79,
      A(11) => f1_reg_n_80,
      A(10) => f1_reg_n_81,
      A(9) => f1_reg_n_82,
      A(8) => f1_reg_n_83,
      A(7) => f1_reg_n_84,
      A(6) => f1_reg_n_85,
      A(5) => f1_reg_n_86,
      A(4) => f1_reg_n_87,
      A(3) => f1_reg_n_88,
      A(2) => f1_reg_n_89,
      A(1) => f1_reg_n_90,
      A(0) => f1_reg_n_91,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_w_temp1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16 downto 1) => B(15 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_w_temp1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_w_temp1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_w_temp1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_w_temp1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_hat_dot_w_temp1_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_q_hat_dot_w_temp1_P_UNCONNECTED(47 downto 38),
      P(37) => q_hat_dot_w_temp1_n_68,
      P(36) => q_hat_dot_w_temp1_n_69,
      P(35) => q_hat_dot_w_temp1_n_70,
      P(34) => q_hat_dot_w_temp1_n_71,
      P(33) => q_hat_dot_w_temp1_n_72,
      P(32) => q_hat_dot_w_temp1_n_73,
      P(31) => q_hat_dot_w_temp1_n_74,
      P(30) => q_hat_dot_w_temp1_n_75,
      P(29) => q_hat_dot_w_temp1_n_76,
      P(28) => q_hat_dot_w_temp1_n_77,
      P(27) => q_hat_dot_w_temp1_n_78,
      P(26) => q_hat_dot_w_temp1_n_79,
      P(25) => q_hat_dot_w_temp1_n_80,
      P(24) => q_hat_dot_w_temp1_n_81,
      P(23) => q_hat_dot_w_temp1_n_82,
      P(22) => q_hat_dot_w_temp1_n_83,
      P(21) => q_hat_dot_w_temp1_n_84,
      P(20) => q_hat_dot_w_temp1_n_85,
      P(19) => q_hat_dot_w_temp1_n_86,
      P(18) => q_hat_dot_w_temp1_n_87,
      P(17) => q_hat_dot_w_temp1_n_88,
      P(16) => q_hat_dot_w_temp1_n_89,
      P(15) => q_hat_dot_w_temp1_n_90,
      P(14) => q_hat_dot_w_temp1_n_91,
      P(13) => q_hat_dot_w_temp1_n_92,
      P(12) => q_hat_dot_w_temp1_n_93,
      P(11) => q_hat_dot_w_temp1_n_94,
      P(10) => q_hat_dot_w_temp1_n_95,
      P(9) => q_hat_dot_w_temp1_n_96,
      P(8) => q_hat_dot_w_temp1_n_97,
      P(7) => q_hat_dot_w_temp1_n_98,
      P(6) => q_hat_dot_w_temp1_n_99,
      P(5) => q_hat_dot_w_temp1_n_100,
      P(4) => q_hat_dot_w_temp1_n_101,
      P(3) => q_hat_dot_w_temp1_n_102,
      P(2) => q_hat_dot_w_temp1_n_103,
      P(1) => q_hat_dot_w_temp1_n_104,
      P(0) => q_hat_dot_w_temp1_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_w_temp1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_w_temp1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_w_temp1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_w_temp1_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_x_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \q_hat_dot_x_temp0__0_n_70\,
      A(28) => \q_hat_dot_x_temp0__0_n_70\,
      A(27) => \q_hat_dot_x_temp0__0_n_70\,
      A(26) => \q_hat_dot_x_temp0__0_n_70\,
      A(25) => \q_hat_dot_x_temp0__0_n_70\,
      A(24) => \q_hat_dot_x_temp0__0_n_70\,
      A(23) => \q_hat_dot_x_temp0__0_n_70\,
      A(22) => \q_hat_dot_x_temp0__0_n_70\,
      A(21) => \q_hat_dot_x_temp0__0_n_70\,
      A(20) => \q_hat_dot_x_temp0__0_n_70\,
      A(19) => \q_hat_dot_x_temp0__0_n_70\,
      A(18) => \q_hat_dot_x_temp0__0_n_70\,
      A(17) => \q_hat_dot_x_temp0__0_n_70\,
      A(16) => \q_hat_dot_x_temp0__0_n_70\,
      A(15) => \q_hat_dot_x_temp0__0_n_70\,
      A(14) => \q_hat_dot_x_temp0__0_n_71\,
      A(13) => \q_hat_dot_x_temp0__0_n_72\,
      A(12) => \q_hat_dot_x_temp0__0_n_73\,
      A(11) => \q_hat_dot_x_temp0__0_n_74\,
      A(10) => \q_hat_dot_x_temp0__0_n_75\,
      A(9) => \q_hat_dot_x_temp0__0_n_76\,
      A(8) => \q_hat_dot_x_temp0__0_n_77\,
      A(7) => \q_hat_dot_x_temp0__0_n_78\,
      A(6) => \q_hat_dot_x_temp0__0_n_79\,
      A(5) => \q_hat_dot_x_temp0__0_n_80\,
      A(4) => \q_hat_dot_x_temp0__0_n_81\,
      A(3) => \q_hat_dot_x_temp0__0_n_82\,
      A(2) => \q_hat_dot_x_temp0__0_n_83\,
      A(1) => \q_hat_dot_x_temp0__0_n_84\,
      A(0) => \q_hat_dot_x_temp0__0_n_85\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_x_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y_0(15),
      B(16) => y_0(15),
      B(15 downto 0) => y_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_x_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_x_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_x_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_err_grad0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtErrGradNorm_n_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_hat_dot_w_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_x_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_hat_dot_x_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_q_hat_dot_x_norm_rounded_P_UNCONNECTED(47 downto 24),
      P(23) => q_hat_dot_x_norm_rounded_n_82,
      P(22) => q_hat_dot_x_norm_rounded_n_83,
      P(21) => q_hat_dot_x_norm_rounded_n_84,
      P(20) => q_hat_dot_x_norm_rounded_n_85,
      P(19) => q_hat_dot_x_norm_rounded_n_86,
      P(18) => q_hat_dot_x_norm_rounded_n_87,
      P(17) => q_hat_dot_x_norm_rounded_n_88,
      P(16) => q_hat_dot_x_norm_rounded_n_89,
      P(15) => q_hat_dot_x_norm_rounded_n_90,
      P(14) => q_hat_dot_x_norm_rounded_n_91,
      P(13) => q_hat_dot_x_norm_rounded_n_92,
      P(12) => q_hat_dot_x_norm_rounded_n_93,
      P(11) => q_hat_dot_x_norm_rounded_n_94,
      P(10) => q_hat_dot_x_norm_rounded_n_95,
      P(9) => q_hat_dot_x_norm_rounded_n_96,
      P(8) => q_hat_dot_x_norm_rounded_n_97,
      P(7) => q_hat_dot_x_norm_rounded_n_98,
      P(6) => q_hat_dot_x_norm_rounded_n_99,
      P(5) => q_hat_dot_x_norm_rounded_n_100,
      P(4) => q_hat_dot_x_norm_rounded_n_101,
      P(3) => q_hat_dot_x_norm_rounded_n_102,
      P(2) => q_hat_dot_x_norm_rounded_n_103,
      P(1) => q_hat_dot_x_norm_rounded_n_104,
      P(0) => q_hat_dot_x_norm_rounded_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_x_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_x_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_x_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_hat_dot_x_norm_rounded_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_x_temp0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => f200_out(34),
      A(28) => f200_out(34),
      A(27) => f200_out(34),
      A(26) => f200_out(34),
      A(25) => f200_out(34),
      A(24) => f200_out(34),
      A(23) => f200_out(34),
      A(22) => f200_out(34),
      A(21) => f200_out(34),
      A(20 downto 2) => f200_out(34 downto 16),
      A(1) => f20_n_90,
      A(0) => f20_n_91,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_x_temp0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B0,
      B(16) => B0,
      B(15) => \q_w_norm_reg_n_0_[14]\,
      B(14) => \q_w_norm_reg_n_0_[13]\,
      B(13) => \q_w_norm_reg_n_0_[12]\,
      B(12) => \q_w_norm_reg_n_0_[11]\,
      B(11) => \q_w_norm_reg_n_0_[10]\,
      B(10) => \q_w_norm_reg_n_0_[9]\,
      B(9) => \q_w_norm_reg_n_0_[8]\,
      B(8) => \q_w_norm_reg_n_0_[7]\,
      B(7) => \q_w_norm_reg_n_0_[6]\,
      B(6) => \q_w_norm_reg_n_0_[5]\,
      B(5) => \q_w_norm_reg_n_0_[4]\,
      B(4) => \q_w_norm_reg_n_0_[3]\,
      B(3) => \q_w_norm_reg_n_0_[2]\,
      B(2) => \q_w_norm_reg_n_0_[1]\,
      B(1) => \q_w_norm_reg_n_0_[0]\,
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_x_temp0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => q_hat_dot_x_temp2_n_70,
      C(46) => q_hat_dot_x_temp2_n_70,
      C(45) => q_hat_dot_x_temp2_n_70,
      C(44) => q_hat_dot_x_temp2_n_70,
      C(43) => q_hat_dot_x_temp2_n_70,
      C(42) => q_hat_dot_x_temp2_n_70,
      C(41) => q_hat_dot_x_temp2_n_70,
      C(40) => q_hat_dot_x_temp2_n_70,
      C(39) => q_hat_dot_x_temp2_n_70,
      C(38) => q_hat_dot_x_temp2_n_70,
      C(37) => q_hat_dot_x_temp2_n_70,
      C(36) => q_hat_dot_x_temp2_n_70,
      C(35) => q_hat_dot_x_temp2_n_70,
      C(34) => q_hat_dot_x_temp2_n_71,
      C(33) => q_hat_dot_x_temp2_n_72,
      C(32) => q_hat_dot_x_temp2_n_73,
      C(31) => q_hat_dot_x_temp2_n_74,
      C(30) => q_hat_dot_x_temp2_n_75,
      C(29) => q_hat_dot_x_temp2_n_76,
      C(28) => q_hat_dot_x_temp2_n_77,
      C(27) => q_hat_dot_x_temp2_n_78,
      C(26) => q_hat_dot_x_temp2_n_79,
      C(25) => q_hat_dot_x_temp2_n_80,
      C(24) => q_hat_dot_x_temp2_n_81,
      C(23) => q_hat_dot_x_temp2_n_82,
      C(22) => q_hat_dot_x_temp2_n_83,
      C(21) => q_hat_dot_x_temp2_n_84,
      C(20) => q_hat_dot_x_temp2_n_85,
      C(19) => q_hat_dot_x_temp2_n_86,
      C(18) => q_hat_dot_x_temp2_n_87,
      C(17) => q_hat_dot_x_temp2_n_88,
      C(16) => q_hat_dot_x_temp2_n_89,
      C(15) => q_hat_dot_x_temp2_n_90,
      C(14) => q_hat_dot_x_temp2_n_91,
      C(13) => q_hat_dot_x_temp2_n_92,
      C(12) => q_hat_dot_x_temp2_n_93,
      C(11) => q_hat_dot_x_temp2_n_94,
      C(10) => q_hat_dot_x_temp2_n_95,
      C(9) => q_hat_dot_x_temp2_n_96,
      C(8) => q_hat_dot_x_temp2_n_97,
      C(7) => q_hat_dot_x_temp2_n_98,
      C(6) => q_hat_dot_x_temp2_n_99,
      C(5) => q_hat_dot_x_temp2_n_100,
      C(4) => q_hat_dot_x_temp2_n_101,
      C(3) => q_hat_dot_x_temp2_n_102,
      C(2) => q_hat_dot_x_temp2_n_103,
      C(1) => q_hat_dot_x_temp2_n_104,
      C(0) => q_hat_dot_x_temp2_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_x_temp0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_x_temp0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_obj_func0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_x_temp0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_hat_dot_x_temp0_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_q_hat_dot_x_temp0_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_q_hat_dot_x_temp0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_x_temp0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => q_hat_dot_x_temp0_n_106,
      PCOUT(46) => q_hat_dot_x_temp0_n_107,
      PCOUT(45) => q_hat_dot_x_temp0_n_108,
      PCOUT(44) => q_hat_dot_x_temp0_n_109,
      PCOUT(43) => q_hat_dot_x_temp0_n_110,
      PCOUT(42) => q_hat_dot_x_temp0_n_111,
      PCOUT(41) => q_hat_dot_x_temp0_n_112,
      PCOUT(40) => q_hat_dot_x_temp0_n_113,
      PCOUT(39) => q_hat_dot_x_temp0_n_114,
      PCOUT(38) => q_hat_dot_x_temp0_n_115,
      PCOUT(37) => q_hat_dot_x_temp0_n_116,
      PCOUT(36) => q_hat_dot_x_temp0_n_117,
      PCOUT(35) => q_hat_dot_x_temp0_n_118,
      PCOUT(34) => q_hat_dot_x_temp0_n_119,
      PCOUT(33) => q_hat_dot_x_temp0_n_120,
      PCOUT(32) => q_hat_dot_x_temp0_n_121,
      PCOUT(31) => q_hat_dot_x_temp0_n_122,
      PCOUT(30) => q_hat_dot_x_temp0_n_123,
      PCOUT(29) => q_hat_dot_x_temp0_n_124,
      PCOUT(28) => q_hat_dot_x_temp0_n_125,
      PCOUT(27) => q_hat_dot_x_temp0_n_126,
      PCOUT(26) => q_hat_dot_x_temp0_n_127,
      PCOUT(25) => q_hat_dot_x_temp0_n_128,
      PCOUT(24) => q_hat_dot_x_temp0_n_129,
      PCOUT(23) => q_hat_dot_x_temp0_n_130,
      PCOUT(22) => q_hat_dot_x_temp0_n_131,
      PCOUT(21) => q_hat_dot_x_temp0_n_132,
      PCOUT(20) => q_hat_dot_x_temp0_n_133,
      PCOUT(19) => q_hat_dot_x_temp0_n_134,
      PCOUT(18) => q_hat_dot_x_temp0_n_135,
      PCOUT(17) => q_hat_dot_x_temp0_n_136,
      PCOUT(16) => q_hat_dot_x_temp0_n_137,
      PCOUT(15) => q_hat_dot_x_temp0_n_138,
      PCOUT(14) => q_hat_dot_x_temp0_n_139,
      PCOUT(13) => q_hat_dot_x_temp0_n_140,
      PCOUT(12) => q_hat_dot_x_temp0_n_141,
      PCOUT(11) => q_hat_dot_x_temp0_n_142,
      PCOUT(10) => q_hat_dot_x_temp0_n_143,
      PCOUT(9) => q_hat_dot_x_temp0_n_144,
      PCOUT(8) => q_hat_dot_x_temp0_n_145,
      PCOUT(7) => q_hat_dot_x_temp0_n_146,
      PCOUT(6) => q_hat_dot_x_temp0_n_147,
      PCOUT(5) => q_hat_dot_x_temp0_n_148,
      PCOUT(4) => q_hat_dot_x_temp0_n_149,
      PCOUT(3) => q_hat_dot_x_temp0_n_150,
      PCOUT(2) => q_hat_dot_x_temp0_n_151,
      PCOUT(1) => q_hat_dot_x_temp0_n_152,
      PCOUT(0) => q_hat_dot_x_temp0_n_153,
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_x_temp0_UNDERFLOW_UNCONNECTED
    );
\q_hat_dot_x_temp0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_x_temp1_n_70,
      A(28) => q_hat_dot_x_temp1_n_70,
      A(27) => q_hat_dot_x_temp1_n_70,
      A(26) => q_hat_dot_x_temp1_n_70,
      A(25) => q_hat_dot_x_temp1_n_70,
      A(24) => q_hat_dot_x_temp1_n_70,
      A(23) => q_hat_dot_x_temp1_n_70,
      A(22) => q_hat_dot_x_temp1_n_70,
      A(21) => q_hat_dot_x_temp1_n_70,
      A(20) => q_hat_dot_x_temp1_n_70,
      A(19) => q_hat_dot_x_temp1_n_70,
      A(18) => q_hat_dot_x_temp1_n_70,
      A(17) => q_hat_dot_x_temp1_n_70,
      A(16) => q_hat_dot_x_temp1_n_71,
      A(15) => q_hat_dot_x_temp1_n_72,
      A(14) => q_hat_dot_x_temp1_n_73,
      A(13) => q_hat_dot_x_temp1_n_74,
      A(12) => q_hat_dot_x_temp1_n_75,
      A(11) => q_hat_dot_x_temp1_n_76,
      A(10) => q_hat_dot_x_temp1_n_77,
      A(9) => q_hat_dot_x_temp1_n_78,
      A(8) => q_hat_dot_x_temp1_n_79,
      A(7) => q_hat_dot_x_temp1_n_80,
      A(6) => q_hat_dot_x_temp1_n_81,
      A(5) => q_hat_dot_x_temp1_n_82,
      A(4) => q_hat_dot_x_temp1_n_83,
      A(3) => q_hat_dot_x_temp1_n_84,
      A(2) => q_hat_dot_x_temp1_n_85,
      A(1) => q_hat_dot_x_temp1_n_86,
      A(0) => q_hat_dot_x_temp1_n_87,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_q_hat_dot_x_temp0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17) => q_hat_dot_x_temp1_n_88,
      B(16) => q_hat_dot_x_temp1_n_89,
      B(15) => q_hat_dot_x_temp1_n_90,
      B(14) => q_hat_dot_x_temp1_n_91,
      B(13) => q_hat_dot_x_temp1_n_92,
      B(12) => q_hat_dot_x_temp1_n_93,
      B(11) => q_hat_dot_x_temp1_n_94,
      B(10) => q_hat_dot_x_temp1_n_95,
      B(9) => q_hat_dot_x_temp1_n_96,
      B(8) => q_hat_dot_x_temp1_n_97,
      B(7) => q_hat_dot_x_temp1_n_98,
      B(6) => q_hat_dot_x_temp1_n_99,
      B(5) => q_hat_dot_x_temp1_n_100,
      B(4) => q_hat_dot_x_temp1_n_101,
      B(3) => q_hat_dot_x_temp1_n_102,
      B(2) => q_hat_dot_x_temp1_n_103,
      B(1) => q_hat_dot_x_temp1_n_104,
      B(0) => q_hat_dot_x_temp1_n_105,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_q_hat_dot_x_temp0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_q_hat_dot_x_temp0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_q_hat_dot_x_temp0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_q_hat_dot_x_temp0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010011",
      OVERFLOW => \NLW_q_hat_dot_x_temp0__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 36) => \NLW_q_hat_dot_x_temp0__0_P_UNCONNECTED\(47 downto 36),
      P(35) => \q_hat_dot_x_temp0__0_n_70\,
      P(34) => \q_hat_dot_x_temp0__0_n_71\,
      P(33) => \q_hat_dot_x_temp0__0_n_72\,
      P(32) => \q_hat_dot_x_temp0__0_n_73\,
      P(31) => \q_hat_dot_x_temp0__0_n_74\,
      P(30) => \q_hat_dot_x_temp0__0_n_75\,
      P(29) => \q_hat_dot_x_temp0__0_n_76\,
      P(28) => \q_hat_dot_x_temp0__0_n_77\,
      P(27) => \q_hat_dot_x_temp0__0_n_78\,
      P(26) => \q_hat_dot_x_temp0__0_n_79\,
      P(25) => \q_hat_dot_x_temp0__0_n_80\,
      P(24) => \q_hat_dot_x_temp0__0_n_81\,
      P(23) => \q_hat_dot_x_temp0__0_n_82\,
      P(22) => \q_hat_dot_x_temp0__0_n_83\,
      P(21) => \q_hat_dot_x_temp0__0_n_84\,
      P(20) => \q_hat_dot_x_temp0__0_n_85\,
      P(19) => \q_hat_dot_x_temp0__0_n_86\,
      P(18) => \q_hat_dot_x_temp0__0_n_87\,
      P(17) => \q_hat_dot_x_temp0__0_n_88\,
      P(16) => \q_hat_dot_x_temp0__0_n_89\,
      P(15) => \q_hat_dot_x_temp0__0_n_90\,
      P(14) => \q_hat_dot_x_temp0__0_n_91\,
      P(13) => \q_hat_dot_x_temp0__0_n_92\,
      P(12) => \q_hat_dot_x_temp0__0_n_93\,
      P(11) => \q_hat_dot_x_temp0__0_n_94\,
      P(10) => \q_hat_dot_x_temp0__0_n_95\,
      P(9) => \q_hat_dot_x_temp0__0_n_96\,
      P(8) => \q_hat_dot_x_temp0__0_n_97\,
      P(7) => \q_hat_dot_x_temp0__0_n_98\,
      P(6) => \q_hat_dot_x_temp0__0_n_99\,
      P(5) => \q_hat_dot_x_temp0__0_n_100\,
      P(4) => \q_hat_dot_x_temp0__0_n_101\,
      P(3) => \q_hat_dot_x_temp0__0_n_102\,
      P(2) => \q_hat_dot_x_temp0__0_n_103\,
      P(1) => \q_hat_dot_x_temp0__0_n_104\,
      P(0) => \q_hat_dot_x_temp0__0_n_105\,
      PATTERNBDETECT => \NLW_q_hat_dot_x_temp0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_q_hat_dot_x_temp0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => q_hat_dot_x_temp0_n_106,
      PCIN(46) => q_hat_dot_x_temp0_n_107,
      PCIN(45) => q_hat_dot_x_temp0_n_108,
      PCIN(44) => q_hat_dot_x_temp0_n_109,
      PCIN(43) => q_hat_dot_x_temp0_n_110,
      PCIN(42) => q_hat_dot_x_temp0_n_111,
      PCIN(41) => q_hat_dot_x_temp0_n_112,
      PCIN(40) => q_hat_dot_x_temp0_n_113,
      PCIN(39) => q_hat_dot_x_temp0_n_114,
      PCIN(38) => q_hat_dot_x_temp0_n_115,
      PCIN(37) => q_hat_dot_x_temp0_n_116,
      PCIN(36) => q_hat_dot_x_temp0_n_117,
      PCIN(35) => q_hat_dot_x_temp0_n_118,
      PCIN(34) => q_hat_dot_x_temp0_n_119,
      PCIN(33) => q_hat_dot_x_temp0_n_120,
      PCIN(32) => q_hat_dot_x_temp0_n_121,
      PCIN(31) => q_hat_dot_x_temp0_n_122,
      PCIN(30) => q_hat_dot_x_temp0_n_123,
      PCIN(29) => q_hat_dot_x_temp0_n_124,
      PCIN(28) => q_hat_dot_x_temp0_n_125,
      PCIN(27) => q_hat_dot_x_temp0_n_126,
      PCIN(26) => q_hat_dot_x_temp0_n_127,
      PCIN(25) => q_hat_dot_x_temp0_n_128,
      PCIN(24) => q_hat_dot_x_temp0_n_129,
      PCIN(23) => q_hat_dot_x_temp0_n_130,
      PCIN(22) => q_hat_dot_x_temp0_n_131,
      PCIN(21) => q_hat_dot_x_temp0_n_132,
      PCIN(20) => q_hat_dot_x_temp0_n_133,
      PCIN(19) => q_hat_dot_x_temp0_n_134,
      PCIN(18) => q_hat_dot_x_temp0_n_135,
      PCIN(17) => q_hat_dot_x_temp0_n_136,
      PCIN(16) => q_hat_dot_x_temp0_n_137,
      PCIN(15) => q_hat_dot_x_temp0_n_138,
      PCIN(14) => q_hat_dot_x_temp0_n_139,
      PCIN(13) => q_hat_dot_x_temp0_n_140,
      PCIN(12) => q_hat_dot_x_temp0_n_141,
      PCIN(11) => q_hat_dot_x_temp0_n_142,
      PCIN(10) => q_hat_dot_x_temp0_n_143,
      PCIN(9) => q_hat_dot_x_temp0_n_144,
      PCIN(8) => q_hat_dot_x_temp0_n_145,
      PCIN(7) => q_hat_dot_x_temp0_n_146,
      PCIN(6) => q_hat_dot_x_temp0_n_147,
      PCIN(5) => q_hat_dot_x_temp0_n_148,
      PCIN(4) => q_hat_dot_x_temp0_n_149,
      PCIN(3) => q_hat_dot_x_temp0_n_150,
      PCIN(2) => q_hat_dot_x_temp0_n_151,
      PCIN(1) => q_hat_dot_x_temp0_n_152,
      PCIN(0) => q_hat_dot_x_temp0_n_153,
      PCOUT(47 downto 0) => \NLW_q_hat_dot_x_temp0__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_q_hat_dot_x_temp0__0_UNDERFLOW_UNCONNECTED\
    );
q_hat_dot_x_temp1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => f30(35),
      A(28) => f30(35),
      A(27) => f30(35),
      A(26) => f30(35),
      A(25) => f30(35),
      A(24) => f30(35),
      A(23) => f30(35),
      A(22) => f30(35),
      A(21) => f30(35),
      A(20) => f30(35),
      A(19 downto 0) => f30(33 downto 14),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_x_temp1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 2) => \q_x_norm_rounded__0\(19 downto 4),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_x_temp1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_x_temp1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_x_temp1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_obj_func0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_x_temp1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_hat_dot_x_temp1_OVERFLOW_UNCONNECTED,
      P(47 downto 40) => NLW_q_hat_dot_x_temp1_P_UNCONNECTED(47 downto 40),
      P(39) => q_hat_dot_x_temp1_n_66,
      P(38) => q_hat_dot_x_temp1_n_67,
      P(37) => q_hat_dot_x_temp1_n_68,
      P(36) => q_hat_dot_x_temp1_n_69,
      P(35) => q_hat_dot_x_temp1_n_70,
      P(34) => q_hat_dot_x_temp1_n_71,
      P(33) => q_hat_dot_x_temp1_n_72,
      P(32) => q_hat_dot_x_temp1_n_73,
      P(31) => q_hat_dot_x_temp1_n_74,
      P(30) => q_hat_dot_x_temp1_n_75,
      P(29) => q_hat_dot_x_temp1_n_76,
      P(28) => q_hat_dot_x_temp1_n_77,
      P(27) => q_hat_dot_x_temp1_n_78,
      P(26) => q_hat_dot_x_temp1_n_79,
      P(25) => q_hat_dot_x_temp1_n_80,
      P(24) => q_hat_dot_x_temp1_n_81,
      P(23) => q_hat_dot_x_temp1_n_82,
      P(22) => q_hat_dot_x_temp1_n_83,
      P(21) => q_hat_dot_x_temp1_n_84,
      P(20) => q_hat_dot_x_temp1_n_85,
      P(19) => q_hat_dot_x_temp1_n_86,
      P(18) => q_hat_dot_x_temp1_n_87,
      P(17) => q_hat_dot_x_temp1_n_88,
      P(16) => q_hat_dot_x_temp1_n_89,
      P(15) => q_hat_dot_x_temp1_n_90,
      P(14) => q_hat_dot_x_temp1_n_91,
      P(13) => q_hat_dot_x_temp1_n_92,
      P(12) => q_hat_dot_x_temp1_n_93,
      P(11) => q_hat_dot_x_temp1_n_94,
      P(10) => q_hat_dot_x_temp1_n_95,
      P(9) => q_hat_dot_x_temp1_n_96,
      P(8) => q_hat_dot_x_temp1_n_97,
      P(7) => q_hat_dot_x_temp1_n_98,
      P(6) => q_hat_dot_x_temp1_n_99,
      P(5) => q_hat_dot_x_temp1_n_100,
      P(4) => q_hat_dot_x_temp1_n_101,
      P(3) => q_hat_dot_x_temp1_n_102,
      P(2) => q_hat_dot_x_temp1_n_103,
      P(1) => q_hat_dot_x_temp1_n_104,
      P(0) => q_hat_dot_x_temp1_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_x_temp1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_x_temp1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_x_temp1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_x_temp1_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_x_temp2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => f1_err_grad0,
      A(28) => f1_err_grad0,
      A(27) => f1_err_grad0,
      A(26) => f1_err_grad0,
      A(25) => f1_err_grad0,
      A(24) => f1_err_grad0,
      A(23) => f1_err_grad0,
      A(22) => f1_err_grad0,
      A(21) => f1_err_grad0,
      A(20) => f1_err_grad0,
      A(19) => f1_reg_n_72,
      A(18) => f1_reg_n_73,
      A(17) => f1_reg_n_74,
      A(16) => f1_reg_n_75,
      A(15) => f1_reg_n_76,
      A(14) => f1_reg_n_77,
      A(13) => f1_reg_n_78,
      A(12) => f1_reg_n_79,
      A(11) => f1_reg_n_80,
      A(10) => f1_reg_n_81,
      A(9) => f1_reg_n_82,
      A(8) => f1_reg_n_83,
      A(7) => f1_reg_n_84,
      A(6) => f1_reg_n_85,
      A(5) => f1_reg_n_86,
      A(4) => f1_reg_n_87,
      A(3) => f1_reg_n_88,
      A(2) => f1_reg_n_89,
      A(1) => f1_reg_n_90,
      A(0) => f1_reg_n_91,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_x_temp2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_z_norm_rounded__0\(19),
      B(16 downto 1) => \q_z_norm_rounded__0\(19 downto 4),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_x_temp2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_x_temp2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_x_temp2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_x_temp2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_hat_dot_x_temp2_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_q_hat_dot_x_temp2_P_UNCONNECTED(47 downto 38),
      P(37) => q_hat_dot_x_temp2_n_68,
      P(36) => q_hat_dot_x_temp2_n_69,
      P(35) => q_hat_dot_x_temp2_n_70,
      P(34) => q_hat_dot_x_temp2_n_71,
      P(33) => q_hat_dot_x_temp2_n_72,
      P(32) => q_hat_dot_x_temp2_n_73,
      P(31) => q_hat_dot_x_temp2_n_74,
      P(30) => q_hat_dot_x_temp2_n_75,
      P(29) => q_hat_dot_x_temp2_n_76,
      P(28) => q_hat_dot_x_temp2_n_77,
      P(27) => q_hat_dot_x_temp2_n_78,
      P(26) => q_hat_dot_x_temp2_n_79,
      P(25) => q_hat_dot_x_temp2_n_80,
      P(24) => q_hat_dot_x_temp2_n_81,
      P(23) => q_hat_dot_x_temp2_n_82,
      P(22) => q_hat_dot_x_temp2_n_83,
      P(21) => q_hat_dot_x_temp2_n_84,
      P(20) => q_hat_dot_x_temp2_n_85,
      P(19) => q_hat_dot_x_temp2_n_86,
      P(18) => q_hat_dot_x_temp2_n_87,
      P(17) => q_hat_dot_x_temp2_n_88,
      P(16) => q_hat_dot_x_temp2_n_89,
      P(15) => q_hat_dot_x_temp2_n_90,
      P(14) => q_hat_dot_x_temp2_n_91,
      P(13) => q_hat_dot_x_temp2_n_92,
      P(12) => q_hat_dot_x_temp2_n_93,
      P(11) => q_hat_dot_x_temp2_n_94,
      P(10) => q_hat_dot_x_temp2_n_95,
      P(9) => q_hat_dot_x_temp2_n_96,
      P(8) => q_hat_dot_x_temp2_n_97,
      P(7) => q_hat_dot_x_temp2_n_98,
      P(6) => q_hat_dot_x_temp2_n_99,
      P(5) => q_hat_dot_x_temp2_n_100,
      P(4) => q_hat_dot_x_temp2_n_101,
      P(3) => q_hat_dot_x_temp2_n_102,
      P(2) => q_hat_dot_x_temp2_n_103,
      P(1) => q_hat_dot_x_temp2_n_104,
      P(0) => q_hat_dot_x_temp2_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_x_temp2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_x_temp2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_x_temp2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_x_temp2_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_y_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_y_temp0_n_70,
      A(28) => q_hat_dot_y_temp0_n_70,
      A(27) => q_hat_dot_y_temp0_n_70,
      A(26) => q_hat_dot_y_temp0_n_70,
      A(25) => q_hat_dot_y_temp0_n_70,
      A(24) => q_hat_dot_y_temp0_n_70,
      A(23) => q_hat_dot_y_temp0_n_70,
      A(22) => q_hat_dot_y_temp0_n_70,
      A(21) => q_hat_dot_y_temp0_n_70,
      A(20) => q_hat_dot_y_temp0_n_70,
      A(19) => q_hat_dot_y_temp0_n_70,
      A(18) => q_hat_dot_y_temp0_n_70,
      A(17) => q_hat_dot_y_temp0_n_70,
      A(16) => q_hat_dot_y_temp0_n_70,
      A(15) => q_hat_dot_y_temp0_n_70,
      A(14) => q_hat_dot_y_temp0_n_71,
      A(13) => q_hat_dot_y_temp0_n_72,
      A(12) => q_hat_dot_y_temp0_n_73,
      A(11) => q_hat_dot_y_temp0_n_74,
      A(10) => q_hat_dot_y_temp0_n_75,
      A(9) => q_hat_dot_y_temp0_n_76,
      A(8) => q_hat_dot_y_temp0_n_77,
      A(7) => q_hat_dot_y_temp0_n_78,
      A(6) => q_hat_dot_y_temp0_n_79,
      A(5) => q_hat_dot_y_temp0_n_80,
      A(4) => q_hat_dot_y_temp0_n_81,
      A(3) => q_hat_dot_y_temp0_n_82,
      A(2) => q_hat_dot_y_temp0_n_83,
      A(1) => q_hat_dot_y_temp0_n_84,
      A(0) => q_hat_dot_y_temp0_n_85,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_y_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y_0(15),
      B(16) => y_0(15),
      B(15 downto 0) => y_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_y_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_y_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_y_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_err_grad0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtErrGradNorm_n_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_hat_dot_w_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_y_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_hat_dot_y_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_q_hat_dot_y_norm_rounded_P_UNCONNECTED(47 downto 24),
      P(23) => q_hat_dot_y_norm_rounded_n_82,
      P(22) => q_hat_dot_y_norm_rounded_n_83,
      P(21) => q_hat_dot_y_norm_rounded_n_84,
      P(20) => q_hat_dot_y_norm_rounded_n_85,
      P(19) => q_hat_dot_y_norm_rounded_n_86,
      P(18) => q_hat_dot_y_norm_rounded_n_87,
      P(17) => q_hat_dot_y_norm_rounded_n_88,
      P(16) => q_hat_dot_y_norm_rounded_n_89,
      P(15) => q_hat_dot_y_norm_rounded_n_90,
      P(14) => q_hat_dot_y_norm_rounded_n_91,
      P(13) => q_hat_dot_y_norm_rounded_n_92,
      P(12) => q_hat_dot_y_norm_rounded_n_93,
      P(11) => q_hat_dot_y_norm_rounded_n_94,
      P(10) => q_hat_dot_y_norm_rounded_n_95,
      P(9) => q_hat_dot_y_norm_rounded_n_96,
      P(8) => q_hat_dot_y_norm_rounded_n_97,
      P(7) => q_hat_dot_y_norm_rounded_n_98,
      P(6) => q_hat_dot_y_norm_rounded_n_99,
      P(5) => q_hat_dot_y_norm_rounded_n_100,
      P(4) => q_hat_dot_y_norm_rounded_n_101,
      P(3) => q_hat_dot_y_norm_rounded_n_102,
      P(2) => q_hat_dot_y_norm_rounded_n_103,
      P(1) => q_hat_dot_y_norm_rounded_n_104,
      P(0) => q_hat_dot_y_norm_rounded_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_y_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_y_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_y_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_hat_dot_y_norm_rounded_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_y_temp0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \q_hat_dot_y_temp2__0_n_70\,
      A(28) => \q_hat_dot_y_temp2__0_n_70\,
      A(27) => \q_hat_dot_y_temp2__0_n_70\,
      A(26) => \q_hat_dot_y_temp2__0_n_70\,
      A(25) => \q_hat_dot_y_temp2__0_n_70\,
      A(24) => \q_hat_dot_y_temp2__0_n_70\,
      A(23) => \q_hat_dot_y_temp2__0_n_70\,
      A(22) => \q_hat_dot_y_temp2__0_n_70\,
      A(21) => \q_hat_dot_y_temp2__0_n_70\,
      A(20) => \q_hat_dot_y_temp2__0_n_70\,
      A(19) => \q_hat_dot_y_temp2__0_n_70\,
      A(18) => \q_hat_dot_y_temp2__0_n_70\,
      A(17) => \q_hat_dot_y_temp2__0_n_70\,
      A(16) => \q_hat_dot_y_temp2__0_n_71\,
      A(15) => \q_hat_dot_y_temp2__0_n_72\,
      A(14) => \q_hat_dot_y_temp2__0_n_73\,
      A(13) => \q_hat_dot_y_temp2__0_n_74\,
      A(12) => \q_hat_dot_y_temp2__0_n_75\,
      A(11) => \q_hat_dot_y_temp2__0_n_76\,
      A(10) => \q_hat_dot_y_temp2__0_n_77\,
      A(9) => \q_hat_dot_y_temp2__0_n_78\,
      A(8) => \q_hat_dot_y_temp2__0_n_79\,
      A(7) => \q_hat_dot_y_temp2__0_n_80\,
      A(6) => \q_hat_dot_y_temp2__0_n_81\,
      A(5) => \q_hat_dot_y_temp2__0_n_82\,
      A(4) => \q_hat_dot_y_temp2__0_n_83\,
      A(3) => \q_hat_dot_y_temp2__0_n_84\,
      A(2) => \q_hat_dot_y_temp2__0_n_85\,
      A(1) => \q_hat_dot_y_temp2__0_n_86\,
      A(0) => \q_hat_dot_y_temp2__0_n_87\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_y_temp0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17) => \q_hat_dot_y_temp2__0_n_88\,
      B(16) => \q_hat_dot_y_temp2__0_n_89\,
      B(15) => \q_hat_dot_y_temp2__0_n_90\,
      B(14) => \q_hat_dot_y_temp2__0_n_91\,
      B(13) => \q_hat_dot_y_temp2__0_n_92\,
      B(12) => \q_hat_dot_y_temp2__0_n_93\,
      B(11) => \q_hat_dot_y_temp2__0_n_94\,
      B(10) => \q_hat_dot_y_temp2__0_n_95\,
      B(9) => \q_hat_dot_y_temp2__0_n_96\,
      B(8) => \q_hat_dot_y_temp2__0_n_97\,
      B(7) => \q_hat_dot_y_temp2__0_n_98\,
      B(6) => \q_hat_dot_y_temp2__0_n_99\,
      B(5) => \q_hat_dot_y_temp2__0_n_100\,
      B(4) => \q_hat_dot_y_temp2__0_n_101\,
      B(3) => \q_hat_dot_y_temp2__0_n_102\,
      B(2) => \q_hat_dot_y_temp2__0_n_103\,
      B(1) => \q_hat_dot_y_temp2__0_n_104\,
      B(0) => \q_hat_dot_y_temp2__0_n_105\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_y_temp0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => q_hat_dot_y_temp1_n_70,
      C(46) => q_hat_dot_y_temp1_n_70,
      C(45) => q_hat_dot_y_temp1_n_70,
      C(44) => q_hat_dot_y_temp1_n_70,
      C(43) => q_hat_dot_y_temp1_n_70,
      C(42) => q_hat_dot_y_temp1_n_70,
      C(41) => q_hat_dot_y_temp1_n_70,
      C(40) => q_hat_dot_y_temp1_n_70,
      C(39) => q_hat_dot_y_temp1_n_70,
      C(38) => q_hat_dot_y_temp1_n_70,
      C(37) => q_hat_dot_y_temp1_n_70,
      C(36) => q_hat_dot_y_temp1_n_70,
      C(35) => q_hat_dot_y_temp1_n_70,
      C(34) => q_hat_dot_y_temp1_n_71,
      C(33) => q_hat_dot_y_temp1_n_72,
      C(32) => q_hat_dot_y_temp1_n_73,
      C(31) => q_hat_dot_y_temp1_n_74,
      C(30) => q_hat_dot_y_temp1_n_75,
      C(29) => q_hat_dot_y_temp1_n_76,
      C(28) => q_hat_dot_y_temp1_n_77,
      C(27) => q_hat_dot_y_temp1_n_78,
      C(26) => q_hat_dot_y_temp1_n_79,
      C(25) => q_hat_dot_y_temp1_n_80,
      C(24) => q_hat_dot_y_temp1_n_81,
      C(23) => q_hat_dot_y_temp1_n_82,
      C(22) => q_hat_dot_y_temp1_n_83,
      C(21) => q_hat_dot_y_temp1_n_84,
      C(20) => q_hat_dot_y_temp1_n_85,
      C(19) => q_hat_dot_y_temp1_n_86,
      C(18) => q_hat_dot_y_temp1_n_87,
      C(17) => q_hat_dot_y_temp1_n_88,
      C(16) => q_hat_dot_y_temp1_n_89,
      C(15) => q_hat_dot_y_temp1_n_90,
      C(14) => q_hat_dot_y_temp1_n_91,
      C(13) => q_hat_dot_y_temp1_n_92,
      C(12) => q_hat_dot_y_temp1_n_93,
      C(11) => q_hat_dot_y_temp1_n_94,
      C(10) => q_hat_dot_y_temp1_n_95,
      C(9) => q_hat_dot_y_temp1_n_96,
      C(8) => q_hat_dot_y_temp1_n_97,
      C(7) => q_hat_dot_y_temp1_n_98,
      C(6) => q_hat_dot_y_temp1_n_99,
      C(5) => q_hat_dot_y_temp1_n_100,
      C(4) => q_hat_dot_y_temp1_n_101,
      C(3) => q_hat_dot_y_temp1_n_102,
      C(2) => q_hat_dot_y_temp1_n_103,
      C(1) => q_hat_dot_y_temp1_n_104,
      C(0) => q_hat_dot_y_temp1_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_y_temp0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_y_temp0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_y_temp0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0011111",
      OVERFLOW => NLW_q_hat_dot_y_temp0_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_q_hat_dot_y_temp0_P_UNCONNECTED(47 downto 36),
      P(35) => q_hat_dot_y_temp0_n_70,
      P(34) => q_hat_dot_y_temp0_n_71,
      P(33) => q_hat_dot_y_temp0_n_72,
      P(32) => q_hat_dot_y_temp0_n_73,
      P(31) => q_hat_dot_y_temp0_n_74,
      P(30) => q_hat_dot_y_temp0_n_75,
      P(29) => q_hat_dot_y_temp0_n_76,
      P(28) => q_hat_dot_y_temp0_n_77,
      P(27) => q_hat_dot_y_temp0_n_78,
      P(26) => q_hat_dot_y_temp0_n_79,
      P(25) => q_hat_dot_y_temp0_n_80,
      P(24) => q_hat_dot_y_temp0_n_81,
      P(23) => q_hat_dot_y_temp0_n_82,
      P(22) => q_hat_dot_y_temp0_n_83,
      P(21) => q_hat_dot_y_temp0_n_84,
      P(20) => q_hat_dot_y_temp0_n_85,
      P(19) => q_hat_dot_y_temp0_n_86,
      P(18) => q_hat_dot_y_temp0_n_87,
      P(17) => q_hat_dot_y_temp0_n_88,
      P(16) => q_hat_dot_y_temp0_n_89,
      P(15) => q_hat_dot_y_temp0_n_90,
      P(14) => q_hat_dot_y_temp0_n_91,
      P(13) => q_hat_dot_y_temp0_n_92,
      P(12) => q_hat_dot_y_temp0_n_93,
      P(11) => q_hat_dot_y_temp0_n_94,
      P(10) => q_hat_dot_y_temp0_n_95,
      P(9) => q_hat_dot_y_temp0_n_96,
      P(8) => q_hat_dot_y_temp0_n_97,
      P(7) => q_hat_dot_y_temp0_n_98,
      P(6) => q_hat_dot_y_temp0_n_99,
      P(5) => q_hat_dot_y_temp0_n_100,
      P(4) => q_hat_dot_y_temp0_n_101,
      P(3) => q_hat_dot_y_temp0_n_102,
      P(2) => q_hat_dot_y_temp0_n_103,
      P(1) => q_hat_dot_y_temp0_n_104,
      P(0) => q_hat_dot_y_temp0_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_y_temp0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_y_temp0_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => q_hat_dot_y_temp2_n_106,
      PCIN(46) => q_hat_dot_y_temp2_n_107,
      PCIN(45) => q_hat_dot_y_temp2_n_108,
      PCIN(44) => q_hat_dot_y_temp2_n_109,
      PCIN(43) => q_hat_dot_y_temp2_n_110,
      PCIN(42) => q_hat_dot_y_temp2_n_111,
      PCIN(41) => q_hat_dot_y_temp2_n_112,
      PCIN(40) => q_hat_dot_y_temp2_n_113,
      PCIN(39) => q_hat_dot_y_temp2_n_114,
      PCIN(38) => q_hat_dot_y_temp2_n_115,
      PCIN(37) => q_hat_dot_y_temp2_n_116,
      PCIN(36) => q_hat_dot_y_temp2_n_117,
      PCIN(35) => q_hat_dot_y_temp2_n_118,
      PCIN(34) => q_hat_dot_y_temp2_n_119,
      PCIN(33) => q_hat_dot_y_temp2_n_120,
      PCIN(32) => q_hat_dot_y_temp2_n_121,
      PCIN(31) => q_hat_dot_y_temp2_n_122,
      PCIN(30) => q_hat_dot_y_temp2_n_123,
      PCIN(29) => q_hat_dot_y_temp2_n_124,
      PCIN(28) => q_hat_dot_y_temp2_n_125,
      PCIN(27) => q_hat_dot_y_temp2_n_126,
      PCIN(26) => q_hat_dot_y_temp2_n_127,
      PCIN(25) => q_hat_dot_y_temp2_n_128,
      PCIN(24) => q_hat_dot_y_temp2_n_129,
      PCIN(23) => q_hat_dot_y_temp2_n_130,
      PCIN(22) => q_hat_dot_y_temp2_n_131,
      PCIN(21) => q_hat_dot_y_temp2_n_132,
      PCIN(20) => q_hat_dot_y_temp2_n_133,
      PCIN(19) => q_hat_dot_y_temp2_n_134,
      PCIN(18) => q_hat_dot_y_temp2_n_135,
      PCIN(17) => q_hat_dot_y_temp2_n_136,
      PCIN(16) => q_hat_dot_y_temp2_n_137,
      PCIN(15) => q_hat_dot_y_temp2_n_138,
      PCIN(14) => q_hat_dot_y_temp2_n_139,
      PCIN(13) => q_hat_dot_y_temp2_n_140,
      PCIN(12) => q_hat_dot_y_temp2_n_141,
      PCIN(11) => q_hat_dot_y_temp2_n_142,
      PCIN(10) => q_hat_dot_y_temp2_n_143,
      PCIN(9) => q_hat_dot_y_temp2_n_144,
      PCIN(8) => q_hat_dot_y_temp2_n_145,
      PCIN(7) => q_hat_dot_y_temp2_n_146,
      PCIN(6) => q_hat_dot_y_temp2_n_147,
      PCIN(5) => q_hat_dot_y_temp2_n_148,
      PCIN(4) => q_hat_dot_y_temp2_n_149,
      PCIN(3) => q_hat_dot_y_temp2_n_150,
      PCIN(2) => q_hat_dot_y_temp2_n_151,
      PCIN(1) => q_hat_dot_y_temp2_n_152,
      PCIN(0) => q_hat_dot_y_temp2_n_153,
      PCOUT(47 downto 0) => NLW_q_hat_dot_y_temp0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_y_temp0_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_y_temp1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => f1_err_grad0,
      A(28) => f1_err_grad0,
      A(27) => f1_err_grad0,
      A(26) => f1_err_grad0,
      A(25) => f1_err_grad0,
      A(24) => f1_err_grad0,
      A(23) => f1_err_grad0,
      A(22) => f1_err_grad0,
      A(21) => f1_err_grad0,
      A(20) => f1_err_grad0,
      A(19) => f1_reg_n_72,
      A(18) => f1_reg_n_73,
      A(17) => f1_reg_n_74,
      A(16) => f1_reg_n_75,
      A(15) => f1_reg_n_76,
      A(14) => f1_reg_n_77,
      A(13) => f1_reg_n_78,
      A(12) => f1_reg_n_79,
      A(11) => f1_reg_n_80,
      A(10) => f1_reg_n_81,
      A(9) => f1_reg_n_82,
      A(8) => f1_reg_n_83,
      A(7) => f1_reg_n_84,
      A(6) => f1_reg_n_85,
      A(5) => f1_reg_n_86,
      A(4) => f1_reg_n_87,
      A(3) => f1_reg_n_88,
      A(2) => f1_reg_n_89,
      A(1) => f1_reg_n_90,
      A(0) => f1_reg_n_91,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_y_temp1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B0,
      B(16) => B0,
      B(15) => \q_w_norm_reg_n_0_[14]\,
      B(14) => \q_w_norm_reg_n_0_[13]\,
      B(13) => \q_w_norm_reg_n_0_[12]\,
      B(12) => \q_w_norm_reg_n_0_[11]\,
      B(11) => \q_w_norm_reg_n_0_[10]\,
      B(10) => \q_w_norm_reg_n_0_[9]\,
      B(9) => \q_w_norm_reg_n_0_[8]\,
      B(8) => \q_w_norm_reg_n_0_[7]\,
      B(7) => \q_w_norm_reg_n_0_[6]\,
      B(6) => \q_w_norm_reg_n_0_[5]\,
      B(5) => \q_w_norm_reg_n_0_[4]\,
      B(4) => \q_w_norm_reg_n_0_[3]\,
      B(3) => \q_w_norm_reg_n_0_[2]\,
      B(2) => \q_w_norm_reg_n_0_[1]\,
      B(1) => \q_w_norm_reg_n_0_[0]\,
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_y_temp1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_y_temp1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_y_temp1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_y_temp1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_hat_dot_y_temp1_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_q_hat_dot_y_temp1_P_UNCONNECTED(47 downto 38),
      P(37) => q_hat_dot_y_temp1_n_68,
      P(36) => q_hat_dot_y_temp1_n_69,
      P(35) => q_hat_dot_y_temp1_n_70,
      P(34) => q_hat_dot_y_temp1_n_71,
      P(33) => q_hat_dot_y_temp1_n_72,
      P(32) => q_hat_dot_y_temp1_n_73,
      P(31) => q_hat_dot_y_temp1_n_74,
      P(30) => q_hat_dot_y_temp1_n_75,
      P(29) => q_hat_dot_y_temp1_n_76,
      P(28) => q_hat_dot_y_temp1_n_77,
      P(27) => q_hat_dot_y_temp1_n_78,
      P(26) => q_hat_dot_y_temp1_n_79,
      P(25) => q_hat_dot_y_temp1_n_80,
      P(24) => q_hat_dot_y_temp1_n_81,
      P(23) => q_hat_dot_y_temp1_n_82,
      P(22) => q_hat_dot_y_temp1_n_83,
      P(21) => q_hat_dot_y_temp1_n_84,
      P(20) => q_hat_dot_y_temp1_n_85,
      P(19) => q_hat_dot_y_temp1_n_86,
      P(18) => q_hat_dot_y_temp1_n_87,
      P(17) => q_hat_dot_y_temp1_n_88,
      P(16) => q_hat_dot_y_temp1_n_89,
      P(15) => q_hat_dot_y_temp1_n_90,
      P(14) => q_hat_dot_y_temp1_n_91,
      P(13) => q_hat_dot_y_temp1_n_92,
      P(12) => q_hat_dot_y_temp1_n_93,
      P(11) => q_hat_dot_y_temp1_n_94,
      P(10) => q_hat_dot_y_temp1_n_95,
      P(9) => q_hat_dot_y_temp1_n_96,
      P(8) => q_hat_dot_y_temp1_n_97,
      P(7) => q_hat_dot_y_temp1_n_98,
      P(6) => q_hat_dot_y_temp1_n_99,
      P(5) => q_hat_dot_y_temp1_n_100,
      P(4) => q_hat_dot_y_temp1_n_101,
      P(3) => q_hat_dot_y_temp1_n_102,
      P(2) => q_hat_dot_y_temp1_n_103,
      P(1) => q_hat_dot_y_temp1_n_104,
      P(0) => q_hat_dot_y_temp1_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_y_temp1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_y_temp1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_y_temp1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_y_temp1_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_y_temp2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => f200_out(34),
      A(28) => f200_out(34),
      A(27) => f200_out(34),
      A(26) => f200_out(34),
      A(25) => f200_out(34),
      A(24) => f200_out(34),
      A(23) => f200_out(34),
      A(22) => f200_out(34),
      A(21) => f200_out(34),
      A(20 downto 2) => f200_out(34 downto 16),
      A(1) => f20_n_90,
      A(0) => f20_n_91,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_y_temp2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_z_norm_rounded__0\(19),
      B(16 downto 1) => \q_z_norm_rounded__0\(19 downto 4),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_y_temp2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_y_temp2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_y_temp2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_obj_func0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_y_temp2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_hat_dot_y_temp2_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_q_hat_dot_y_temp2_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_q_hat_dot_y_temp2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_y_temp2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => q_hat_dot_y_temp2_n_106,
      PCOUT(46) => q_hat_dot_y_temp2_n_107,
      PCOUT(45) => q_hat_dot_y_temp2_n_108,
      PCOUT(44) => q_hat_dot_y_temp2_n_109,
      PCOUT(43) => q_hat_dot_y_temp2_n_110,
      PCOUT(42) => q_hat_dot_y_temp2_n_111,
      PCOUT(41) => q_hat_dot_y_temp2_n_112,
      PCOUT(40) => q_hat_dot_y_temp2_n_113,
      PCOUT(39) => q_hat_dot_y_temp2_n_114,
      PCOUT(38) => q_hat_dot_y_temp2_n_115,
      PCOUT(37) => q_hat_dot_y_temp2_n_116,
      PCOUT(36) => q_hat_dot_y_temp2_n_117,
      PCOUT(35) => q_hat_dot_y_temp2_n_118,
      PCOUT(34) => q_hat_dot_y_temp2_n_119,
      PCOUT(33) => q_hat_dot_y_temp2_n_120,
      PCOUT(32) => q_hat_dot_y_temp2_n_121,
      PCOUT(31) => q_hat_dot_y_temp2_n_122,
      PCOUT(30) => q_hat_dot_y_temp2_n_123,
      PCOUT(29) => q_hat_dot_y_temp2_n_124,
      PCOUT(28) => q_hat_dot_y_temp2_n_125,
      PCOUT(27) => q_hat_dot_y_temp2_n_126,
      PCOUT(26) => q_hat_dot_y_temp2_n_127,
      PCOUT(25) => q_hat_dot_y_temp2_n_128,
      PCOUT(24) => q_hat_dot_y_temp2_n_129,
      PCOUT(23) => q_hat_dot_y_temp2_n_130,
      PCOUT(22) => q_hat_dot_y_temp2_n_131,
      PCOUT(21) => q_hat_dot_y_temp2_n_132,
      PCOUT(20) => q_hat_dot_y_temp2_n_133,
      PCOUT(19) => q_hat_dot_y_temp2_n_134,
      PCOUT(18) => q_hat_dot_y_temp2_n_135,
      PCOUT(17) => q_hat_dot_y_temp2_n_136,
      PCOUT(16) => q_hat_dot_y_temp2_n_137,
      PCOUT(15) => q_hat_dot_y_temp2_n_138,
      PCOUT(14) => q_hat_dot_y_temp2_n_139,
      PCOUT(13) => q_hat_dot_y_temp2_n_140,
      PCOUT(12) => q_hat_dot_y_temp2_n_141,
      PCOUT(11) => q_hat_dot_y_temp2_n_142,
      PCOUT(10) => q_hat_dot_y_temp2_n_143,
      PCOUT(9) => q_hat_dot_y_temp2_n_144,
      PCOUT(8) => q_hat_dot_y_temp2_n_145,
      PCOUT(7) => q_hat_dot_y_temp2_n_146,
      PCOUT(6) => q_hat_dot_y_temp2_n_147,
      PCOUT(5) => q_hat_dot_y_temp2_n_148,
      PCOUT(4) => q_hat_dot_y_temp2_n_149,
      PCOUT(3) => q_hat_dot_y_temp2_n_150,
      PCOUT(2) => q_hat_dot_y_temp2_n_151,
      PCOUT(1) => q_hat_dot_y_temp2_n_152,
      PCOUT(0) => q_hat_dot_y_temp2_n_153,
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_y_temp2_UNDERFLOW_UNCONNECTED
    );
\q_hat_dot_y_temp2__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => f30(35),
      A(28) => f30(35),
      A(27) => f30(35),
      A(26) => f30(35),
      A(25) => f30(35),
      A(24) => f30(35),
      A(23) => f30(35),
      A(22) => f30(35),
      A(21) => f30(35),
      A(20) => f30(35),
      A(19 downto 0) => f30(33 downto 14),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_q_hat_dot_y_temp2__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 2) => B(15 downto 0),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_q_hat_dot_y_temp2__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_q_hat_dot_y_temp2__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_q_hat_dot_y_temp2__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => done_obj_func0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_q_hat_dot_y_temp2__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_q_hat_dot_y_temp2__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 40) => \NLW_q_hat_dot_y_temp2__0_P_UNCONNECTED\(47 downto 40),
      P(39) => \q_hat_dot_y_temp2__0_n_66\,
      P(38) => \q_hat_dot_y_temp2__0_n_67\,
      P(37) => \q_hat_dot_y_temp2__0_n_68\,
      P(36) => \q_hat_dot_y_temp2__0_n_69\,
      P(35) => \q_hat_dot_y_temp2__0_n_70\,
      P(34) => \q_hat_dot_y_temp2__0_n_71\,
      P(33) => \q_hat_dot_y_temp2__0_n_72\,
      P(32) => \q_hat_dot_y_temp2__0_n_73\,
      P(31) => \q_hat_dot_y_temp2__0_n_74\,
      P(30) => \q_hat_dot_y_temp2__0_n_75\,
      P(29) => \q_hat_dot_y_temp2__0_n_76\,
      P(28) => \q_hat_dot_y_temp2__0_n_77\,
      P(27) => \q_hat_dot_y_temp2__0_n_78\,
      P(26) => \q_hat_dot_y_temp2__0_n_79\,
      P(25) => \q_hat_dot_y_temp2__0_n_80\,
      P(24) => \q_hat_dot_y_temp2__0_n_81\,
      P(23) => \q_hat_dot_y_temp2__0_n_82\,
      P(22) => \q_hat_dot_y_temp2__0_n_83\,
      P(21) => \q_hat_dot_y_temp2__0_n_84\,
      P(20) => \q_hat_dot_y_temp2__0_n_85\,
      P(19) => \q_hat_dot_y_temp2__0_n_86\,
      P(18) => \q_hat_dot_y_temp2__0_n_87\,
      P(17) => \q_hat_dot_y_temp2__0_n_88\,
      P(16) => \q_hat_dot_y_temp2__0_n_89\,
      P(15) => \q_hat_dot_y_temp2__0_n_90\,
      P(14) => \q_hat_dot_y_temp2__0_n_91\,
      P(13) => \q_hat_dot_y_temp2__0_n_92\,
      P(12) => \q_hat_dot_y_temp2__0_n_93\,
      P(11) => \q_hat_dot_y_temp2__0_n_94\,
      P(10) => \q_hat_dot_y_temp2__0_n_95\,
      P(9) => \q_hat_dot_y_temp2__0_n_96\,
      P(8) => \q_hat_dot_y_temp2__0_n_97\,
      P(7) => \q_hat_dot_y_temp2__0_n_98\,
      P(6) => \q_hat_dot_y_temp2__0_n_99\,
      P(5) => \q_hat_dot_y_temp2__0_n_100\,
      P(4) => \q_hat_dot_y_temp2__0_n_101\,
      P(3) => \q_hat_dot_y_temp2__0_n_102\,
      P(2) => \q_hat_dot_y_temp2__0_n_103\,
      P(1) => \q_hat_dot_y_temp2__0_n_104\,
      P(0) => \q_hat_dot_y_temp2__0_n_105\,
      PATTERNBDETECT => \NLW_q_hat_dot_y_temp2__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_q_hat_dot_y_temp2__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_q_hat_dot_y_temp2__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_q_hat_dot_y_temp2__0_UNDERFLOW_UNCONNECTED\
    );
\q_hat_dot_y_temp2__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_hat_dot_y_temp2__0_i_2_n_0\,
      CO(3 downto 2) => \NLW_q_hat_dot_y_temp2__0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \q_hat_dot_y_temp2__0_i_1_n_2\,
      CO(0) => \q_hat_dot_y_temp2__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \q_hat_dot_y_temp2__0_i_7_n_0\,
      DI(0) => \q_hat_dot_y_temp2__0_i_8_n_0\,
      O(3) => \NLW_q_hat_dot_y_temp2__0_i_1_O_UNCONNECTED\(3),
      O(2) => f30(35),
      O(1 downto 0) => f30(33 downto 32),
      S(3 downto 2) => B"01",
      S(1) => \q_hat_dot_y_temp2__0_i_9_n_0\,
      S(0) => \q_hat_dot_y_temp2__0_i_10_n_0\
    );
\q_hat_dot_y_temp2__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A6A6A9A"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_8_n_0\,
      I1 => f32_n_74,
      I2 => \q_hat_dot_y_temp2__0_i_52_n_0\,
      I3 => \a_z_norm_rounded__0\(19),
      I4 => f33_n_74,
      O => \q_hat_dot_y_temp2__0_i_10_n_0\
    );
\q_hat_dot_y_temp2__0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => f33_n_105,
      I1 => f32_n_105,
      O => \q_hat_dot_y_temp2__0_i_100_n_0\
    );
\q_hat_dot_y_temp2__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017170017000017"
    )
        port map (
      I0 => f33_n_76,
      I1 => f32_n_76,
      I2 => \a_z_norm_rounded__0\(17),
      I3 => f33_n_75,
      I4 => \a_z_norm_rounded__0\(18),
      I5 => f32_n_75,
      O => \q_hat_dot_y_temp2__0_i_11_n_0\
    );
\q_hat_dot_y_temp2__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06660999"
    )
        port map (
      I0 => f33_n_76,
      I1 => \a_z_norm_rounded__0\(17),
      I2 => \a_z_norm_rounded__0\(16),
      I3 => f32_n_77,
      I4 => f32_n_76,
      O => \q_hat_dot_y_temp2__0_i_12_n_0\
    );
\q_hat_dot_y_temp2__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"570101577F15157F"
    )
        port map (
      I0 => f33_n_77,
      I1 => f33_n_78,
      I2 => f32_n_78,
      I3 => \a_z_norm_rounded__0\(16),
      I4 => f32_n_77,
      I5 => \a_z_norm_rounded__0\(15),
      O => \q_hat_dot_y_temp2__0_i_13_n_0\
    );
\q_hat_dot_y_temp2__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => \a_z_norm_rounded__0\(15),
      I1 => f32_n_78,
      I2 => f33_n_78,
      I3 => \a_z_norm_rounded__0\(16),
      I4 => f32_n_77,
      I5 => f33_n_77,
      O => \q_hat_dot_y_temp2__0_i_14_n_0\
    );
\q_hat_dot_y_temp2__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDD5022A"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_53_n_0\,
      I1 => \a_z_norm_rounded__0\(17),
      I2 => f32_n_76,
      I3 => f33_n_76,
      I4 => \q_hat_dot_y_temp2__0_i_54_n_0\,
      O => \q_hat_dot_y_temp2__0_i_15_n_0\
    );
\q_hat_dot_y_temp2__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAD5D5EA152A2A15"
    )
        port map (
      I0 => f32_n_76,
      I1 => f32_n_77,
      I2 => \a_z_norm_rounded__0\(16),
      I3 => \a_z_norm_rounded__0\(17),
      I4 => f33_n_76,
      I5 => \q_hat_dot_y_temp2__0_i_55_n_0\,
      O => \q_hat_dot_y_temp2__0_i_16_n_0\
    );
\q_hat_dot_y_temp2__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A95956A"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_13_n_0\,
      I1 => \a_z_norm_rounded__0\(16),
      I2 => f32_n_77,
      I3 => f32_n_76,
      I4 => \a_z_norm_rounded__0\(17),
      I5 => f33_n_76,
      O => \q_hat_dot_y_temp2__0_i_17_n_0\
    );
\q_hat_dot_y_temp2__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A6A6A9A"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_14_n_0\,
      I1 => f32_n_78,
      I2 => \q_hat_dot_y_temp2__0_i_56_n_0\,
      I3 => \a_z_norm_rounded__0\(15),
      I4 => f33_n_78,
      O => \q_hat_dot_y_temp2__0_i_18_n_0\
    );
\q_hat_dot_y_temp2__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017170017000017"
    )
        port map (
      I0 => f33_n_80,
      I1 => f32_n_80,
      I2 => \a_z_norm_rounded__0\(13),
      I3 => f33_n_79,
      I4 => \a_z_norm_rounded__0\(14),
      I5 => f32_n_79,
      O => \q_hat_dot_y_temp2__0_i_19_n_0\
    );
\q_hat_dot_y_temp2__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_hat_dot_y_temp2__0_i_3_n_0\,
      CO(3) => \q_hat_dot_y_temp2__0_i_2_n_0\,
      CO(2) => \q_hat_dot_y_temp2__0_i_2_n_1\,
      CO(1) => \q_hat_dot_y_temp2__0_i_2_n_2\,
      CO(0) => \q_hat_dot_y_temp2__0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \q_hat_dot_y_temp2__0_i_11_n_0\,
      DI(2) => \q_hat_dot_y_temp2__0_i_12_n_0\,
      DI(1) => \q_hat_dot_y_temp2__0_i_13_n_0\,
      DI(0) => \q_hat_dot_y_temp2__0_i_14_n_0\,
      O(3 downto 0) => f30(31 downto 28),
      S(3) => \q_hat_dot_y_temp2__0_i_15_n_0\,
      S(2) => \q_hat_dot_y_temp2__0_i_16_n_0\,
      S(1) => \q_hat_dot_y_temp2__0_i_17_n_0\,
      S(0) => \q_hat_dot_y_temp2__0_i_18_n_0\
    );
\q_hat_dot_y_temp2__0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006066600090999"
    )
        port map (
      I0 => f33_n_80,
      I1 => \a_z_norm_rounded__0\(13),
      I2 => \a_z_norm_rounded__0\(12),
      I3 => f32_n_81,
      I4 => f33_n_81,
      I5 => f32_n_80,
      O => \q_hat_dot_y_temp2__0_i_20_n_0\
    );
\q_hat_dot_y_temp2__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017170017000017"
    )
        port map (
      I0 => f33_n_82,
      I1 => f32_n_82,
      I2 => \a_z_norm_rounded__0\(11),
      I3 => f33_n_81,
      I4 => \a_z_norm_rounded__0\(12),
      I5 => f32_n_81,
      O => \q_hat_dot_y_temp2__0_i_21_n_0\
    );
\q_hat_dot_y_temp2__0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006066600090999"
    )
        port map (
      I0 => f33_n_82,
      I1 => \a_z_norm_rounded__0\(11),
      I2 => \a_z_norm_rounded__0\(10),
      I3 => f32_n_83,
      I4 => f33_n_83,
      I5 => f32_n_82,
      O => \q_hat_dot_y_temp2__0_i_22_n_0\
    );
\q_hat_dot_y_temp2__0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDD5022A"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_57_n_0\,
      I1 => \a_z_norm_rounded__0\(13),
      I2 => f32_n_80,
      I3 => f33_n_80,
      I4 => \q_hat_dot_y_temp2__0_i_58_n_0\,
      O => \q_hat_dot_y_temp2__0_i_23_n_0\
    );
\q_hat_dot_y_temp2__0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F55C0AAC5CC6ACC6"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_59_n_0\,
      I1 => \q_hat_dot_y_temp2__0_i_60_n_0\,
      I2 => \a_z_norm_rounded__0\(13),
      I3 => f32_n_80,
      I4 => \q_hat_dot_y_temp2__0_i_57_n_0\,
      I5 => f33_n_80,
      O => \q_hat_dot_y_temp2__0_i_24_n_0\
    );
\q_hat_dot_y_temp2__0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDD5022A"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_61_n_0\,
      I1 => \a_z_norm_rounded__0\(11),
      I2 => f32_n_82,
      I3 => f33_n_82,
      I4 => \q_hat_dot_y_temp2__0_i_62_n_0\,
      O => \q_hat_dot_y_temp2__0_i_25_n_0\
    );
\q_hat_dot_y_temp2__0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F55C0AAC5CC6ACC6"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_63_n_0\,
      I1 => \q_hat_dot_y_temp2__0_i_64_n_0\,
      I2 => \a_z_norm_rounded__0\(11),
      I3 => f32_n_82,
      I4 => \q_hat_dot_y_temp2__0_i_61_n_0\,
      I5 => f33_n_82,
      O => \q_hat_dot_y_temp2__0_i_26_n_0\
    );
\q_hat_dot_y_temp2__0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017170017000017"
    )
        port map (
      I0 => f33_n_84,
      I1 => f32_n_84,
      I2 => \a_z_norm_rounded__0\(9),
      I3 => f33_n_83,
      I4 => \a_z_norm_rounded__0\(10),
      I5 => f32_n_83,
      O => \q_hat_dot_y_temp2__0_i_27_n_0\
    );
\q_hat_dot_y_temp2__0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006066600090999"
    )
        port map (
      I0 => f33_n_84,
      I1 => \a_z_norm_rounded__0\(9),
      I2 => \a_z_norm_rounded__0\(8),
      I3 => f33_n_85,
      I4 => f32_n_85,
      I5 => f32_n_84,
      O => \q_hat_dot_y_temp2__0_i_28_n_0\
    );
\q_hat_dot_y_temp2__0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006066600090999"
    )
        port map (
      I0 => f32_n_85,
      I1 => \a_z_norm_rounded__0\(8),
      I2 => \a_z_norm_rounded__0\(7),
      I3 => f32_n_86,
      I4 => f33_n_86,
      I5 => f33_n_85,
      O => \q_hat_dot_y_temp2__0_i_29_n_0\
    );
\q_hat_dot_y_temp2__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_hat_dot_y_temp2__0_i_4_n_0\,
      CO(3) => \q_hat_dot_y_temp2__0_i_3_n_0\,
      CO(2) => \q_hat_dot_y_temp2__0_i_3_n_1\,
      CO(1) => \q_hat_dot_y_temp2__0_i_3_n_2\,
      CO(0) => \q_hat_dot_y_temp2__0_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \q_hat_dot_y_temp2__0_i_19_n_0\,
      DI(2) => \q_hat_dot_y_temp2__0_i_20_n_0\,
      DI(1) => \q_hat_dot_y_temp2__0_i_21_n_0\,
      DI(0) => \q_hat_dot_y_temp2__0_i_22_n_0\,
      O(3 downto 0) => f30(27 downto 24),
      S(3) => \q_hat_dot_y_temp2__0_i_23_n_0\,
      S(2) => \q_hat_dot_y_temp2__0_i_24_n_0\,
      S(1) => \q_hat_dot_y_temp2__0_i_25_n_0\,
      S(0) => \q_hat_dot_y_temp2__0_i_26_n_0\
    );
\q_hat_dot_y_temp2__0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017170017000017"
    )
        port map (
      I0 => f33_n_87,
      I1 => f32_n_87,
      I2 => \a_z_norm_rounded__0\(6),
      I3 => f33_n_86,
      I4 => \a_z_norm_rounded__0\(7),
      I5 => f32_n_86,
      O => \q_hat_dot_y_temp2__0_i_30_n_0\
    );
\q_hat_dot_y_temp2__0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDD5022A"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_65_n_0\,
      I1 => \a_z_norm_rounded__0\(9),
      I2 => f32_n_84,
      I3 => f33_n_84,
      I4 => \q_hat_dot_y_temp2__0_i_66_n_0\,
      O => \q_hat_dot_y_temp2__0_i_31_n_0\
    );
\q_hat_dot_y_temp2__0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F55C0AAC5CC6ACC6"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_67_n_0\,
      I1 => \q_hat_dot_y_temp2__0_i_68_n_0\,
      I2 => \a_z_norm_rounded__0\(9),
      I3 => f32_n_84,
      I4 => \q_hat_dot_y_temp2__0_i_65_n_0\,
      I5 => f33_n_84,
      O => \q_hat_dot_y_temp2__0_i_32_n_0\
    );
\q_hat_dot_y_temp2__0_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B77B4884"
    )
        port map (
      I0 => f33_n_85,
      I1 => \q_hat_dot_y_temp2__0_i_69_n_0\,
      I2 => \a_z_norm_rounded__0\(8),
      I3 => f32_n_85,
      I4 => \q_hat_dot_y_temp2__0_i_70_n_0\,
      O => \q_hat_dot_y_temp2__0_i_33_n_0\
    );
\q_hat_dot_y_temp2__0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDD5022A"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_71_n_0\,
      I1 => \a_z_norm_rounded__0\(6),
      I2 => f32_n_87,
      I3 => f33_n_87,
      I4 => \q_hat_dot_y_temp2__0_i_72_n_0\,
      O => \q_hat_dot_y_temp2__0_i_34_n_0\
    );
\q_hat_dot_y_temp2__0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006066600090999"
    )
        port map (
      I0 => f33_n_87,
      I1 => \a_z_norm_rounded__0\(6),
      I2 => \a_z_norm_rounded__0\(5),
      I3 => f32_n_88,
      I4 => f33_n_88,
      I5 => f32_n_87,
      O => \q_hat_dot_y_temp2__0_i_35_n_0\
    );
\q_hat_dot_y_temp2__0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001441"
    )
        port map (
      I0 => f33_n_90,
      I1 => \a_z_norm_rounded__0\(5),
      I2 => f32_n_88,
      I3 => f33_n_88,
      I4 => f32_n_90,
      I5 => f33_n_89,
      O => \q_hat_dot_y_temp2__0_i_36_n_0\
    );
\q_hat_dot_y_temp2__0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FEFE01FE0101FE"
    )
        port map (
      I0 => f33_n_89,
      I1 => f32_n_90,
      I2 => f33_n_90,
      I3 => \a_z_norm_rounded__0\(5),
      I4 => f32_n_88,
      I5 => f33_n_88,
      O => \q_hat_dot_y_temp2__0_i_37_n_0\
    );
\q_hat_dot_y_temp2__0_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \a_z_norm_rounded__0\(4),
      I1 => f32_n_89,
      O => \q_hat_dot_y_temp2__0_i_38_n_0\
    );
\q_hat_dot_y_temp2__0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F55C0AAC5CC6ACC6"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_73_n_0\,
      I1 => \q_hat_dot_y_temp2__0_i_74_n_0\,
      I2 => \a_z_norm_rounded__0\(6),
      I3 => f32_n_87,
      I4 => \q_hat_dot_y_temp2__0_i_71_n_0\,
      I5 => f33_n_87,
      O => \q_hat_dot_y_temp2__0_i_39_n_0\
    );
\q_hat_dot_y_temp2__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_hat_dot_y_temp2__0_i_5_n_0\,
      CO(3) => \q_hat_dot_y_temp2__0_i_4_n_0\,
      CO(2) => \q_hat_dot_y_temp2__0_i_4_n_1\,
      CO(1) => \q_hat_dot_y_temp2__0_i_4_n_2\,
      CO(0) => \q_hat_dot_y_temp2__0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \q_hat_dot_y_temp2__0_i_27_n_0\,
      DI(2) => \q_hat_dot_y_temp2__0_i_28_n_0\,
      DI(1) => \q_hat_dot_y_temp2__0_i_29_n_0\,
      DI(0) => \q_hat_dot_y_temp2__0_i_30_n_0\,
      O(3 downto 0) => f30(23 downto 20),
      S(3) => \q_hat_dot_y_temp2__0_i_31_n_0\,
      S(2) => \q_hat_dot_y_temp2__0_i_32_n_0\,
      S(1) => \q_hat_dot_y_temp2__0_i_33_n_0\,
      S(0) => \q_hat_dot_y_temp2__0_i_34_n_0\
    );
\q_hat_dot_y_temp2__0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6656A656A56A6"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_36_n_0\,
      I1 => \q_hat_dot_y_temp2__0_i_75_n_0\,
      I2 => f32_n_87,
      I3 => \q_hat_dot_y_temp2__0_i_73_n_0\,
      I4 => \a_z_norm_rounded__0\(6),
      I5 => f33_n_87,
      O => \q_hat_dot_y_temp2__0_i_40_n_0\
    );
\q_hat_dot_y_temp2__0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \q_hat_dot_y_temp2__0_i_37_n_0\,
      I1 => \a_z_norm_rounded__0\(4),
      I2 => f32_n_89,
      O => \q_hat_dot_y_temp2__0_i_41_n_0\
    );
\q_hat_dot_y_temp2__0_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => f32_n_89,
      I1 => \a_z_norm_rounded__0\(4),
      I2 => f33_n_90,
      I3 => f32_n_90,
      I4 => f33_n_89,
      O => \q_hat_dot_y_temp2__0_i_42_n_0\
    );
\q_hat_dot_y_temp2__0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_hat_dot_y_temp2__0_i_76_n_0\,
      CO(3) => \q_hat_dot_y_temp2__0_i_43_n_0\,
      CO(2) => \q_hat_dot_y_temp2__0_i_43_n_1\,
      CO(1) => \q_hat_dot_y_temp2__0_i_43_n_2\,
      CO(0) => \q_hat_dot_y_temp2__0_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \q_hat_dot_y_temp2__0_i_77_n_0\,
      DI(2) => \q_hat_dot_y_temp2__0_i_78_n_0\,
      DI(1) => \q_hat_dot_y_temp2__0_i_79_n_0\,
      DI(0) => \q_hat_dot_y_temp2__0_i_80_n_0\,
      O(3 downto 0) => \NLW_q_hat_dot_y_temp2__0_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_hat_dot_y_temp2__0_i_81_n_0\,
      S(2) => \q_hat_dot_y_temp2__0_i_82_n_0\,
      S(1) => \q_hat_dot_y_temp2__0_i_83_n_0\,
      S(0) => \q_hat_dot_y_temp2__0_i_84_n_0\
    );
\q_hat_dot_y_temp2__0_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_91,
      I1 => f32_n_91,
      O => \q_hat_dot_y_temp2__0_i_44_n_0\
    );
\q_hat_dot_y_temp2__0_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_92,
      I1 => f32_n_92,
      O => \q_hat_dot_y_temp2__0_i_45_n_0\
    );
\q_hat_dot_y_temp2__0_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_93,
      I1 => f32_n_93,
      O => \q_hat_dot_y_temp2__0_i_46_n_0\
    );
\q_hat_dot_y_temp2__0_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_94,
      I1 => f32_n_94,
      O => \q_hat_dot_y_temp2__0_i_47_n_0\
    );
\q_hat_dot_y_temp2__0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_91,
      I1 => f33_n_91,
      I2 => f32_n_90,
      I3 => f33_n_90,
      O => \q_hat_dot_y_temp2__0_i_48_n_0\
    );
\q_hat_dot_y_temp2__0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_92,
      I1 => f33_n_92,
      I2 => f33_n_91,
      I3 => f32_n_91,
      O => \q_hat_dot_y_temp2__0_i_49_n_0\
    );
\q_hat_dot_y_temp2__0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_hat_dot_y_temp2__0_i_6_n_0\,
      CO(3) => \q_hat_dot_y_temp2__0_i_5_n_0\,
      CO(2) => \q_hat_dot_y_temp2__0_i_5_n_1\,
      CO(1) => \q_hat_dot_y_temp2__0_i_5_n_2\,
      CO(0) => \q_hat_dot_y_temp2__0_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \q_hat_dot_y_temp2__0_i_35_n_0\,
      DI(2) => \q_hat_dot_y_temp2__0_i_36_n_0\,
      DI(1) => \q_hat_dot_y_temp2__0_i_37_n_0\,
      DI(0) => \q_hat_dot_y_temp2__0_i_38_n_0\,
      O(3 downto 0) => f30(19 downto 16),
      S(3) => \q_hat_dot_y_temp2__0_i_39_n_0\,
      S(2) => \q_hat_dot_y_temp2__0_i_40_n_0\,
      S(1) => \q_hat_dot_y_temp2__0_i_41_n_0\,
      S(0) => \q_hat_dot_y_temp2__0_i_42_n_0\
    );
\q_hat_dot_y_temp2__0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_93,
      I1 => f33_n_93,
      I2 => f33_n_92,
      I3 => f32_n_92,
      O => \q_hat_dot_y_temp2__0_i_50_n_0\
    );
\q_hat_dot_y_temp2__0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_94,
      I1 => f33_n_94,
      I2 => f33_n_93,
      I3 => f32_n_93,
      O => \q_hat_dot_y_temp2__0_i_51_n_0\
    );
\q_hat_dot_y_temp2__0_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => f33_n_75,
      I1 => f32_n_75,
      I2 => \a_z_norm_rounded__0\(18),
      O => \q_hat_dot_y_temp2__0_i_52_n_0\
    );
\q_hat_dot_y_temp2__0_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => f33_n_75,
      I1 => \a_z_norm_rounded__0\(18),
      I2 => f32_n_75,
      O => \q_hat_dot_y_temp2__0_i_53_n_0\
    );
\q_hat_dot_y_temp2__0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => f33_n_74,
      I1 => \a_z_norm_rounded__0\(19),
      I2 => f32_n_74,
      I3 => f33_n_75,
      I4 => \a_z_norm_rounded__0\(18),
      I5 => f32_n_75,
      O => \q_hat_dot_y_temp2__0_i_54_n_0\
    );
\q_hat_dot_y_temp2__0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => f33_n_76,
      I1 => f32_n_76,
      I2 => \a_z_norm_rounded__0\(17),
      I3 => f33_n_75,
      I4 => \a_z_norm_rounded__0\(18),
      I5 => f32_n_75,
      O => \q_hat_dot_y_temp2__0_i_55_n_0\
    );
\q_hat_dot_y_temp2__0_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => f33_n_79,
      I1 => f32_n_79,
      I2 => \a_z_norm_rounded__0\(14),
      O => \q_hat_dot_y_temp2__0_i_56_n_0\
    );
\q_hat_dot_y_temp2__0_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => f33_n_79,
      I1 => \a_z_norm_rounded__0\(14),
      I2 => f32_n_79,
      O => \q_hat_dot_y_temp2__0_i_57_n_0\
    );
\q_hat_dot_y_temp2__0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => f33_n_78,
      I1 => \a_z_norm_rounded__0\(15),
      I2 => f32_n_78,
      I3 => f33_n_79,
      I4 => \a_z_norm_rounded__0\(14),
      I5 => f32_n_79,
      O => \q_hat_dot_y_temp2__0_i_58_n_0\
    );
\q_hat_dot_y_temp2__0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => f33_n_81,
      I1 => f32_n_81,
      I2 => \a_z_norm_rounded__0\(12),
      O => \q_hat_dot_y_temp2__0_i_59_n_0\
    );
\q_hat_dot_y_temp2__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_hat_dot_y_temp2__0_i_43_n_0\,
      CO(3) => \q_hat_dot_y_temp2__0_i_6_n_0\,
      CO(2) => \q_hat_dot_y_temp2__0_i_6_n_1\,
      CO(1) => \q_hat_dot_y_temp2__0_i_6_n_2\,
      CO(0) => \q_hat_dot_y_temp2__0_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \q_hat_dot_y_temp2__0_i_44_n_0\,
      DI(2) => \q_hat_dot_y_temp2__0_i_45_n_0\,
      DI(1) => \q_hat_dot_y_temp2__0_i_46_n_0\,
      DI(0) => \q_hat_dot_y_temp2__0_i_47_n_0\,
      O(3 downto 2) => f30(15 downto 14),
      O(1 downto 0) => \NLW_q_hat_dot_y_temp2__0_i_6_O_UNCONNECTED\(1 downto 0),
      S(3) => \q_hat_dot_y_temp2__0_i_48_n_0\,
      S(2) => \q_hat_dot_y_temp2__0_i_49_n_0\,
      S(1) => \q_hat_dot_y_temp2__0_i_50_n_0\,
      S(0) => \q_hat_dot_y_temp2__0_i_51_n_0\
    );
\q_hat_dot_y_temp2__0_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => f33_n_79,
      I1 => \a_z_norm_rounded__0\(14),
      I2 => f32_n_79,
      O => \q_hat_dot_y_temp2__0_i_60_n_0\
    );
\q_hat_dot_y_temp2__0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => f33_n_81,
      I1 => \a_z_norm_rounded__0\(12),
      I2 => f32_n_81,
      O => \q_hat_dot_y_temp2__0_i_61_n_0\
    );
\q_hat_dot_y_temp2__0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => f33_n_80,
      I1 => \a_z_norm_rounded__0\(13),
      I2 => f32_n_80,
      I3 => f33_n_81,
      I4 => \a_z_norm_rounded__0\(12),
      I5 => f32_n_81,
      O => \q_hat_dot_y_temp2__0_i_62_n_0\
    );
\q_hat_dot_y_temp2__0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => f33_n_83,
      I1 => f32_n_83,
      I2 => \a_z_norm_rounded__0\(10),
      O => \q_hat_dot_y_temp2__0_i_63_n_0\
    );
\q_hat_dot_y_temp2__0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => f33_n_81,
      I1 => \a_z_norm_rounded__0\(12),
      I2 => f32_n_81,
      O => \q_hat_dot_y_temp2__0_i_64_n_0\
    );
\q_hat_dot_y_temp2__0_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => f33_n_83,
      I1 => \a_z_norm_rounded__0\(10),
      I2 => f32_n_83,
      O => \q_hat_dot_y_temp2__0_i_65_n_0\
    );
\q_hat_dot_y_temp2__0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => f33_n_82,
      I1 => \a_z_norm_rounded__0\(11),
      I2 => f32_n_82,
      I3 => f33_n_83,
      I4 => \a_z_norm_rounded__0\(10),
      I5 => f32_n_83,
      O => \q_hat_dot_y_temp2__0_i_66_n_0\
    );
\q_hat_dot_y_temp2__0_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => f32_n_85,
      I1 => f33_n_85,
      I2 => \a_z_norm_rounded__0\(8),
      O => \q_hat_dot_y_temp2__0_i_67_n_0\
    );
\q_hat_dot_y_temp2__0_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => f33_n_83,
      I1 => \a_z_norm_rounded__0\(10),
      I2 => f32_n_83,
      O => \q_hat_dot_y_temp2__0_i_68_n_0\
    );
\q_hat_dot_y_temp2__0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => f33_n_86,
      I1 => f32_n_86,
      I2 => \a_z_norm_rounded__0\(7),
      O => \q_hat_dot_y_temp2__0_i_69_n_0\
    );
\q_hat_dot_y_temp2__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBF022A022AABBF"
    )
        port map (
      I0 => f33_n_73,
      I1 => f33_n_74,
      I2 => f32_n_74,
      I3 => \a_z_norm_rounded__0\(19),
      I4 => \a_z_norm_rounded__0\(20),
      I5 => f32_n_73,
      O => \q_hat_dot_y_temp2__0_i_7_n_0\
    );
\q_hat_dot_y_temp2__0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => f33_n_84,
      I1 => \a_z_norm_rounded__0\(9),
      I2 => f32_n_84,
      I3 => f32_n_85,
      I4 => \a_z_norm_rounded__0\(8),
      I5 => f33_n_85,
      O => \q_hat_dot_y_temp2__0_i_70_n_0\
    );
\q_hat_dot_y_temp2__0_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => f33_n_86,
      I1 => \a_z_norm_rounded__0\(7),
      I2 => f32_n_86,
      O => \q_hat_dot_y_temp2__0_i_71_n_0\
    );
\q_hat_dot_y_temp2__0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => f32_n_85,
      I1 => \a_z_norm_rounded__0\(8),
      I2 => f33_n_85,
      I3 => f33_n_86,
      I4 => \a_z_norm_rounded__0\(7),
      I5 => f32_n_86,
      O => \q_hat_dot_y_temp2__0_i_72_n_0\
    );
\q_hat_dot_y_temp2__0_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => f33_n_88,
      I1 => f32_n_88,
      I2 => \a_z_norm_rounded__0\(5),
      O => \q_hat_dot_y_temp2__0_i_73_n_0\
    );
\q_hat_dot_y_temp2__0_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => f33_n_86,
      I1 => \a_z_norm_rounded__0\(7),
      I2 => f32_n_86,
      O => \q_hat_dot_y_temp2__0_i_74_n_0\
    );
\q_hat_dot_y_temp2__0_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => f33_n_88,
      I1 => \a_z_norm_rounded__0\(5),
      I2 => f32_n_88,
      O => \q_hat_dot_y_temp2__0_i_75_n_0\
    );
\q_hat_dot_y_temp2__0_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_hat_dot_y_temp2__0_i_85_n_0\,
      CO(3) => \q_hat_dot_y_temp2__0_i_76_n_0\,
      CO(2) => \q_hat_dot_y_temp2__0_i_76_n_1\,
      CO(1) => \q_hat_dot_y_temp2__0_i_76_n_2\,
      CO(0) => \q_hat_dot_y_temp2__0_i_76_n_3\,
      CYINIT => '0',
      DI(3) => \q_hat_dot_y_temp2__0_i_86_n_0\,
      DI(2) => \q_hat_dot_y_temp2__0_i_87_n_0\,
      DI(1) => \q_hat_dot_y_temp2__0_i_88_n_0\,
      DI(0) => \q_hat_dot_y_temp2__0_i_89_n_0\,
      O(3 downto 0) => \NLW_q_hat_dot_y_temp2__0_i_76_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_hat_dot_y_temp2__0_i_90_n_0\,
      S(2) => \q_hat_dot_y_temp2__0_i_91_n_0\,
      S(1) => \q_hat_dot_y_temp2__0_i_92_n_0\,
      S(0) => \q_hat_dot_y_temp2__0_i_93_n_0\
    );
\q_hat_dot_y_temp2__0_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_95,
      I1 => f32_n_95,
      O => \q_hat_dot_y_temp2__0_i_77_n_0\
    );
\q_hat_dot_y_temp2__0_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_96,
      I1 => f32_n_96,
      O => \q_hat_dot_y_temp2__0_i_78_n_0\
    );
\q_hat_dot_y_temp2__0_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_97,
      I1 => f32_n_97,
      O => \q_hat_dot_y_temp2__0_i_79_n_0\
    );
\q_hat_dot_y_temp2__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => f33_n_73,
      I1 => f33_n_74,
      I2 => f32_n_74,
      I3 => \a_z_norm_rounded__0\(19),
      I4 => \a_z_norm_rounded__0\(20),
      I5 => f32_n_73,
      O => \q_hat_dot_y_temp2__0_i_8_n_0\
    );
\q_hat_dot_y_temp2__0_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_98,
      I1 => f32_n_98,
      O => \q_hat_dot_y_temp2__0_i_80_n_0\
    );
\q_hat_dot_y_temp2__0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_95,
      I1 => f33_n_95,
      I2 => f33_n_94,
      I3 => f32_n_94,
      O => \q_hat_dot_y_temp2__0_i_81_n_0\
    );
\q_hat_dot_y_temp2__0_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_96,
      I1 => f33_n_96,
      I2 => f33_n_95,
      I3 => f32_n_95,
      O => \q_hat_dot_y_temp2__0_i_82_n_0\
    );
\q_hat_dot_y_temp2__0_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_97,
      I1 => f33_n_97,
      I2 => f33_n_96,
      I3 => f32_n_96,
      O => \q_hat_dot_y_temp2__0_i_83_n_0\
    );
\q_hat_dot_y_temp2__0_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_98,
      I1 => f33_n_98,
      I2 => f33_n_97,
      I3 => f32_n_97,
      O => \q_hat_dot_y_temp2__0_i_84_n_0\
    );
\q_hat_dot_y_temp2__0_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_hat_dot_y_temp2__0_i_85_n_0\,
      CO(2) => \q_hat_dot_y_temp2__0_i_85_n_1\,
      CO(1) => \q_hat_dot_y_temp2__0_i_85_n_2\,
      CO(0) => \q_hat_dot_y_temp2__0_i_85_n_3\,
      CYINIT => '0',
      DI(3) => \q_hat_dot_y_temp2__0_i_94_n_0\,
      DI(2) => \q_hat_dot_y_temp2__0_i_95_n_0\,
      DI(1) => f32_n_104,
      DI(0) => \q_hat_dot_y_temp2__0_i_96_n_0\,
      O(3 downto 0) => \NLW_q_hat_dot_y_temp2__0_i_85_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_hat_dot_y_temp2__0_i_97_n_0\,
      S(2) => \q_hat_dot_y_temp2__0_i_98_n_0\,
      S(1) => \q_hat_dot_y_temp2__0_i_99_n_0\,
      S(0) => \q_hat_dot_y_temp2__0_i_100_n_0\
    );
\q_hat_dot_y_temp2__0_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_99,
      I1 => f32_n_99,
      O => \q_hat_dot_y_temp2__0_i_86_n_0\
    );
\q_hat_dot_y_temp2__0_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_100,
      I1 => f32_n_100,
      O => \q_hat_dot_y_temp2__0_i_87_n_0\
    );
\q_hat_dot_y_temp2__0_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_101,
      I1 => f32_n_101,
      O => \q_hat_dot_y_temp2__0_i_88_n_0\
    );
\q_hat_dot_y_temp2__0_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_102,
      I1 => f32_n_102,
      O => \q_hat_dot_y_temp2__0_i_89_n_0\
    );
\q_hat_dot_y_temp2__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E8E8FFE8FFFF17"
    )
        port map (
      I0 => \a_z_norm_rounded__0\(19),
      I1 => f32_n_74,
      I2 => f33_n_74,
      I3 => f33_n_73,
      I4 => \a_z_norm_rounded__0\(20),
      I5 => f32_n_73,
      O => \q_hat_dot_y_temp2__0_i_9_n_0\
    );
\q_hat_dot_y_temp2__0_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_99,
      I1 => f33_n_99,
      I2 => f33_n_98,
      I3 => f32_n_98,
      O => \q_hat_dot_y_temp2__0_i_90_n_0\
    );
\q_hat_dot_y_temp2__0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_100,
      I1 => f33_n_100,
      I2 => f33_n_99,
      I3 => f32_n_99,
      O => \q_hat_dot_y_temp2__0_i_91_n_0\
    );
\q_hat_dot_y_temp2__0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_101,
      I1 => f33_n_101,
      I2 => f33_n_100,
      I3 => f32_n_100,
      O => \q_hat_dot_y_temp2__0_i_92_n_0\
    );
\q_hat_dot_y_temp2__0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_102,
      I1 => f33_n_102,
      I2 => f33_n_101,
      I3 => f32_n_101,
      O => \q_hat_dot_y_temp2__0_i_93_n_0\
    );
\q_hat_dot_y_temp2__0_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_103,
      I1 => f32_n_103,
      O => \q_hat_dot_y_temp2__0_i_94_n_0\
    );
\q_hat_dot_y_temp2__0_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f32_n_104,
      O => \q_hat_dot_y_temp2__0_i_95_n_0\
    );
\q_hat_dot_y_temp2__0_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => f33_n_105,
      O => \q_hat_dot_y_temp2__0_i_96_n_0\
    );
\q_hat_dot_y_temp2__0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => f32_n_103,
      I1 => f33_n_103,
      I2 => f33_n_102,
      I3 => f32_n_102,
      O => \q_hat_dot_y_temp2__0_i_97_n_0\
    );
\q_hat_dot_y_temp2__0_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => f32_n_104,
      I1 => f33_n_103,
      I2 => f32_n_103,
      O => \q_hat_dot_y_temp2__0_i_98_n_0\
    );
\q_hat_dot_y_temp2__0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => f32_n_104,
      I1 => f33_n_104,
      O => \q_hat_dot_y_temp2__0_i_99_n_0\
    );
q_hat_dot_z_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_z_temp0_n_70,
      A(28) => q_hat_dot_z_temp0_n_70,
      A(27) => q_hat_dot_z_temp0_n_70,
      A(26) => q_hat_dot_z_temp0_n_70,
      A(25) => q_hat_dot_z_temp0_n_70,
      A(24) => q_hat_dot_z_temp0_n_70,
      A(23) => q_hat_dot_z_temp0_n_70,
      A(22) => q_hat_dot_z_temp0_n_70,
      A(21) => q_hat_dot_z_temp0_n_70,
      A(20) => q_hat_dot_z_temp0_n_70,
      A(19) => q_hat_dot_z_temp0_n_70,
      A(18) => q_hat_dot_z_temp0_n_70,
      A(17) => q_hat_dot_z_temp0_n_70,
      A(16) => q_hat_dot_z_temp0_n_70,
      A(15) => q_hat_dot_z_temp0_n_70,
      A(14) => q_hat_dot_z_temp0_n_71,
      A(13) => q_hat_dot_z_temp0_n_72,
      A(12) => q_hat_dot_z_temp0_n_73,
      A(11) => q_hat_dot_z_temp0_n_74,
      A(10) => q_hat_dot_z_temp0_n_75,
      A(9) => q_hat_dot_z_temp0_n_76,
      A(8) => q_hat_dot_z_temp0_n_77,
      A(7) => q_hat_dot_z_temp0_n_78,
      A(6) => q_hat_dot_z_temp0_n_79,
      A(5) => q_hat_dot_z_temp0_n_80,
      A(4) => q_hat_dot_z_temp0_n_81,
      A(3) => q_hat_dot_z_temp0_n_82,
      A(2) => q_hat_dot_z_temp0_n_83,
      A(1) => q_hat_dot_z_temp0_n_84,
      A(0) => q_hat_dot_z_temp0_n_85,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_z_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y_0(15),
      B(16) => y_0(15),
      B(15 downto 0) => y_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_z_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_z_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_z_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_err_grad0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtErrGradNorm_n_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_hat_dot_w_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_z_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_hat_dot_z_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_q_hat_dot_z_norm_rounded_P_UNCONNECTED(47 downto 24),
      P(23) => q_hat_dot_z_norm_rounded_n_82,
      P(22) => q_hat_dot_z_norm_rounded_n_83,
      P(21) => q_hat_dot_z_norm_rounded_n_84,
      P(20) => q_hat_dot_z_norm_rounded_n_85,
      P(19) => q_hat_dot_z_norm_rounded_n_86,
      P(18) => q_hat_dot_z_norm_rounded_n_87,
      P(17) => q_hat_dot_z_norm_rounded_n_88,
      P(16) => q_hat_dot_z_norm_rounded_n_89,
      P(15) => q_hat_dot_z_norm_rounded_n_90,
      P(14) => q_hat_dot_z_norm_rounded_n_91,
      P(13) => q_hat_dot_z_norm_rounded_n_92,
      P(12) => q_hat_dot_z_norm_rounded_n_93,
      P(11) => q_hat_dot_z_norm_rounded_n_94,
      P(10) => q_hat_dot_z_norm_rounded_n_95,
      P(9) => q_hat_dot_z_norm_rounded_n_96,
      P(8) => q_hat_dot_z_norm_rounded_n_97,
      P(7) => q_hat_dot_z_norm_rounded_n_98,
      P(6) => q_hat_dot_z_norm_rounded_n_99,
      P(5) => q_hat_dot_z_norm_rounded_n_100,
      P(4) => q_hat_dot_z_norm_rounded_n_101,
      P(3) => q_hat_dot_z_norm_rounded_n_102,
      P(2) => q_hat_dot_z_norm_rounded_n_103,
      P(1) => q_hat_dot_z_norm_rounded_n_104,
      P(0) => q_hat_dot_z_norm_rounded_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_z_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_z_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_z_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_hat_dot_z_norm_rounded_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_z_temp0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => f200_out(34),
      A(28) => f200_out(34),
      A(27) => f200_out(34),
      A(26) => f200_out(34),
      A(25) => f200_out(34),
      A(24) => f200_out(34),
      A(23) => f200_out(34),
      A(22) => f200_out(34),
      A(21) => f200_out(34),
      A(20 downto 2) => f200_out(34 downto 16),
      A(1) => f20_n_90,
      A(0) => f20_n_91,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_z_temp0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16 downto 1) => B(15 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_z_temp0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => q_hat_dot_z_temp1_n_70,
      C(46) => q_hat_dot_z_temp1_n_70,
      C(45) => q_hat_dot_z_temp1_n_70,
      C(44) => q_hat_dot_z_temp1_n_70,
      C(43) => q_hat_dot_z_temp1_n_70,
      C(42) => q_hat_dot_z_temp1_n_70,
      C(41) => q_hat_dot_z_temp1_n_70,
      C(40) => q_hat_dot_z_temp1_n_70,
      C(39) => q_hat_dot_z_temp1_n_70,
      C(38) => q_hat_dot_z_temp1_n_70,
      C(37) => q_hat_dot_z_temp1_n_70,
      C(36) => q_hat_dot_z_temp1_n_70,
      C(35) => q_hat_dot_z_temp1_n_70,
      C(34) => q_hat_dot_z_temp1_n_71,
      C(33) => q_hat_dot_z_temp1_n_72,
      C(32) => q_hat_dot_z_temp1_n_73,
      C(31) => q_hat_dot_z_temp1_n_74,
      C(30) => q_hat_dot_z_temp1_n_75,
      C(29) => q_hat_dot_z_temp1_n_76,
      C(28) => q_hat_dot_z_temp1_n_77,
      C(27) => q_hat_dot_z_temp1_n_78,
      C(26) => q_hat_dot_z_temp1_n_79,
      C(25) => q_hat_dot_z_temp1_n_80,
      C(24) => q_hat_dot_z_temp1_n_81,
      C(23) => q_hat_dot_z_temp1_n_82,
      C(22) => q_hat_dot_z_temp1_n_83,
      C(21) => q_hat_dot_z_temp1_n_84,
      C(20) => q_hat_dot_z_temp1_n_85,
      C(19) => q_hat_dot_z_temp1_n_86,
      C(18) => q_hat_dot_z_temp1_n_87,
      C(17) => q_hat_dot_z_temp1_n_88,
      C(16) => q_hat_dot_z_temp1_n_89,
      C(15) => q_hat_dot_z_temp1_n_90,
      C(14) => q_hat_dot_z_temp1_n_91,
      C(13) => q_hat_dot_z_temp1_n_92,
      C(12) => q_hat_dot_z_temp1_n_93,
      C(11) => q_hat_dot_z_temp1_n_94,
      C(10) => q_hat_dot_z_temp1_n_95,
      C(9) => q_hat_dot_z_temp1_n_96,
      C(8) => q_hat_dot_z_temp1_n_97,
      C(7) => q_hat_dot_z_temp1_n_98,
      C(6) => q_hat_dot_z_temp1_n_99,
      C(5) => q_hat_dot_z_temp1_n_100,
      C(4) => q_hat_dot_z_temp1_n_101,
      C(3) => q_hat_dot_z_temp1_n_102,
      C(2) => q_hat_dot_z_temp1_n_103,
      C(1) => q_hat_dot_z_temp1_n_104,
      C(0) => q_hat_dot_z_temp1_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_z_temp0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_z_temp0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => done_obj_func0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_z_temp0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_hat_dot_z_temp0_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_q_hat_dot_z_temp0_P_UNCONNECTED(47 downto 36),
      P(35) => q_hat_dot_z_temp0_n_70,
      P(34) => q_hat_dot_z_temp0_n_71,
      P(33) => q_hat_dot_z_temp0_n_72,
      P(32) => q_hat_dot_z_temp0_n_73,
      P(31) => q_hat_dot_z_temp0_n_74,
      P(30) => q_hat_dot_z_temp0_n_75,
      P(29) => q_hat_dot_z_temp0_n_76,
      P(28) => q_hat_dot_z_temp0_n_77,
      P(27) => q_hat_dot_z_temp0_n_78,
      P(26) => q_hat_dot_z_temp0_n_79,
      P(25) => q_hat_dot_z_temp0_n_80,
      P(24) => q_hat_dot_z_temp0_n_81,
      P(23) => q_hat_dot_z_temp0_n_82,
      P(22) => q_hat_dot_z_temp0_n_83,
      P(21) => q_hat_dot_z_temp0_n_84,
      P(20) => q_hat_dot_z_temp0_n_85,
      P(19) => q_hat_dot_z_temp0_n_86,
      P(18) => q_hat_dot_z_temp0_n_87,
      P(17) => q_hat_dot_z_temp0_n_88,
      P(16) => q_hat_dot_z_temp0_n_89,
      P(15) => q_hat_dot_z_temp0_n_90,
      P(14) => q_hat_dot_z_temp0_n_91,
      P(13) => q_hat_dot_z_temp0_n_92,
      P(12) => q_hat_dot_z_temp0_n_93,
      P(11) => q_hat_dot_z_temp0_n_94,
      P(10) => q_hat_dot_z_temp0_n_95,
      P(9) => q_hat_dot_z_temp0_n_96,
      P(8) => q_hat_dot_z_temp0_n_97,
      P(7) => q_hat_dot_z_temp0_n_98,
      P(6) => q_hat_dot_z_temp0_n_99,
      P(5) => q_hat_dot_z_temp0_n_100,
      P(4) => q_hat_dot_z_temp0_n_101,
      P(3) => q_hat_dot_z_temp0_n_102,
      P(2) => q_hat_dot_z_temp0_n_103,
      P(1) => q_hat_dot_z_temp0_n_104,
      P(0) => q_hat_dot_z_temp0_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_z_temp0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_z_temp0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_z_temp0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => invSqrtAccNorm_n_0,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_z_temp0_UNDERFLOW_UNCONNECTED
    );
q_hat_dot_z_temp0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => q_hat_dot_z_temp0_i_2_n_0,
      CO(3 downto 2) => NLW_q_hat_dot_z_temp0_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => q_hat_dot_z_temp0_i_1_n_2,
      CO(0) => q_hat_dot_z_temp0_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => f20_n_72,
      DI(0) => q_hat_dot_z_temp0_i_7_n_6,
      O(3) => NLW_q_hat_dot_z_temp0_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => f200_out(34 downto 32),
      S(3) => '0',
      S(2) => q_hat_dot_z_temp0_i_8_n_0,
      S(1) => q_hat_dot_z_temp0_i_9_n_0,
      S(0) => q_hat_dot_z_temp0_i_10_n_0
    );
q_hat_dot_z_temp0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_7_n_6,
      I1 => f20_n_73,
      O => q_hat_dot_z_temp0_i_10_n_0
    );
q_hat_dot_z_temp0_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => q_hat_dot_z_temp0_i_16_n_0,
      CO(3) => q_hat_dot_z_temp0_i_11_n_0,
      CO(2) => q_hat_dot_z_temp0_i_11_n_1,
      CO(1) => q_hat_dot_z_temp0_i_11_n_2,
      CO(0) => q_hat_dot_z_temp0_i_11_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => q_hat_dot_z_temp0_i_11_n_4,
      O(2) => q_hat_dot_z_temp0_i_11_n_5,
      O(1) => q_hat_dot_z_temp0_i_11_n_6,
      O(0) => q_hat_dot_z_temp0_i_11_n_7,
      S(3) => q_hat_dot_z_temp0_i_33_n_0,
      S(2) => q_hat_dot_z_temp0_i_34_n_0,
      S(1) => q_hat_dot_z_temp0_i_35_n_0,
      S(0) => q_hat_dot_z_temp0_i_36_n_0
    );
q_hat_dot_z_temp0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_7_n_7,
      I1 => f20_n_74,
      O => q_hat_dot_z_temp0_i_12_n_0
    );
q_hat_dot_z_temp0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_11_n_4,
      I1 => f20_n_75,
      O => q_hat_dot_z_temp0_i_13_n_0
    );
q_hat_dot_z_temp0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_11_n_5,
      I1 => f20_n_76,
      O => q_hat_dot_z_temp0_i_14_n_0
    );
q_hat_dot_z_temp0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_11_n_6,
      I1 => f20_n_77,
      O => q_hat_dot_z_temp0_i_15_n_0
    );
q_hat_dot_z_temp0_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => q_hat_dot_z_temp0_i_21_n_0,
      CO(3) => q_hat_dot_z_temp0_i_16_n_0,
      CO(2) => q_hat_dot_z_temp0_i_16_n_1,
      CO(1) => q_hat_dot_z_temp0_i_16_n_2,
      CO(0) => q_hat_dot_z_temp0_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => q_hat_dot_z_temp0_i_16_n_4,
      O(2) => q_hat_dot_z_temp0_i_16_n_5,
      O(1) => q_hat_dot_z_temp0_i_16_n_6,
      O(0) => q_hat_dot_z_temp0_i_16_n_7,
      S(3) => q_hat_dot_z_temp0_i_37_n_0,
      S(2) => q_hat_dot_z_temp0_i_38_n_0,
      S(1) => q_hat_dot_z_temp0_i_39_n_0,
      S(0) => q_hat_dot_z_temp0_i_40_n_0
    );
q_hat_dot_z_temp0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_11_n_7,
      I1 => f20_n_78,
      O => q_hat_dot_z_temp0_i_17_n_0
    );
q_hat_dot_z_temp0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_16_n_4,
      I1 => f20_n_79,
      O => q_hat_dot_z_temp0_i_18_n_0
    );
q_hat_dot_z_temp0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_16_n_5,
      I1 => f20_n_80,
      O => q_hat_dot_z_temp0_i_19_n_0
    );
q_hat_dot_z_temp0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => q_hat_dot_z_temp0_i_3_n_0,
      CO(3) => q_hat_dot_z_temp0_i_2_n_0,
      CO(2) => q_hat_dot_z_temp0_i_2_n_1,
      CO(1) => q_hat_dot_z_temp0_i_2_n_2,
      CO(0) => q_hat_dot_z_temp0_i_2_n_3,
      CYINIT => '0',
      DI(3) => q_hat_dot_z_temp0_i_7_n_7,
      DI(2) => q_hat_dot_z_temp0_i_11_n_4,
      DI(1) => q_hat_dot_z_temp0_i_11_n_5,
      DI(0) => q_hat_dot_z_temp0_i_11_n_6,
      O(3 downto 0) => f200_out(31 downto 28),
      S(3) => q_hat_dot_z_temp0_i_12_n_0,
      S(2) => q_hat_dot_z_temp0_i_13_n_0,
      S(1) => q_hat_dot_z_temp0_i_14_n_0,
      S(0) => q_hat_dot_z_temp0_i_15_n_0
    );
q_hat_dot_z_temp0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_16_n_6,
      I1 => f20_n_81,
      O => q_hat_dot_z_temp0_i_20_n_0
    );
q_hat_dot_z_temp0_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => q_hat_dot_z_temp0_i_26_n_0,
      CO(3) => q_hat_dot_z_temp0_i_21_n_0,
      CO(2) => q_hat_dot_z_temp0_i_21_n_1,
      CO(1) => q_hat_dot_z_temp0_i_21_n_2,
      CO(0) => q_hat_dot_z_temp0_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => q_hat_dot_z_temp0_i_21_n_4,
      O(2) => q_hat_dot_z_temp0_i_21_n_5,
      O(1) => q_hat_dot_z_temp0_i_21_n_6,
      O(0) => q_hat_dot_z_temp0_i_21_n_7,
      S(3) => q_hat_dot_z_temp0_i_41_n_0,
      S(2) => q_hat_dot_z_temp0_i_42_n_0,
      S(1) => q_hat_dot_z_temp0_i_43_n_0,
      S(0) => q_hat_dot_z_temp0_i_44_n_0
    );
q_hat_dot_z_temp0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_16_n_7,
      I1 => f20_n_82,
      O => q_hat_dot_z_temp0_i_22_n_0
    );
q_hat_dot_z_temp0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_21_n_4,
      I1 => f20_n_83,
      O => q_hat_dot_z_temp0_i_23_n_0
    );
q_hat_dot_z_temp0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_21_n_5,
      I1 => f20_n_84,
      O => q_hat_dot_z_temp0_i_24_n_0
    );
q_hat_dot_z_temp0_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_21_n_6,
      I1 => f20_n_85,
      O => q_hat_dot_z_temp0_i_25_n_0
    );
q_hat_dot_z_temp0_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_hat_dot_z_temp0_i_26_n_0,
      CO(2) => q_hat_dot_z_temp0_i_26_n_1,
      CO(1) => q_hat_dot_z_temp0_i_26_n_2,
      CO(0) => q_hat_dot_z_temp0_i_26_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => q_hat_dot_z_temp0_i_45_n_0,
      DI(0) => '0',
      O(3) => q_hat_dot_z_temp0_i_26_n_4,
      O(2) => q_hat_dot_z_temp0_i_26_n_5,
      O(1) => q_hat_dot_z_temp0_i_26_n_6,
      O(0) => NLW_q_hat_dot_z_temp0_i_26_O_UNCONNECTED(0),
      S(3) => q_hat_dot_z_temp0_i_46_n_0,
      S(2) => q_hat_dot_z_temp0_i_47_n_0,
      S(1) => \a_y_norm_rounded__0\(4),
      S(0) => '0'
    );
q_hat_dot_z_temp0_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_21_n_7,
      I1 => f20_n_86,
      O => q_hat_dot_z_temp0_i_27_n_0
    );
q_hat_dot_z_temp0_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_26_n_4,
      I1 => f20_n_87,
      O => q_hat_dot_z_temp0_i_28_n_0
    );
q_hat_dot_z_temp0_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_26_n_5,
      I1 => f20_n_88,
      O => q_hat_dot_z_temp0_i_29_n_0
    );
q_hat_dot_z_temp0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q_hat_dot_z_temp0_i_4_n_0,
      CO(3) => q_hat_dot_z_temp0_i_3_n_0,
      CO(2) => q_hat_dot_z_temp0_i_3_n_1,
      CO(1) => q_hat_dot_z_temp0_i_3_n_2,
      CO(0) => q_hat_dot_z_temp0_i_3_n_3,
      CYINIT => '0',
      DI(3) => q_hat_dot_z_temp0_i_11_n_7,
      DI(2) => q_hat_dot_z_temp0_i_16_n_4,
      DI(1) => q_hat_dot_z_temp0_i_16_n_5,
      DI(0) => q_hat_dot_z_temp0_i_16_n_6,
      O(3 downto 0) => f200_out(27 downto 24),
      S(3) => q_hat_dot_z_temp0_i_17_n_0,
      S(2) => q_hat_dot_z_temp0_i_18_n_0,
      S(1) => q_hat_dot_z_temp0_i_19_n_0,
      S(0) => q_hat_dot_z_temp0_i_20_n_0
    );
q_hat_dot_z_temp0_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_26_n_6,
      I1 => f20_n_89,
      O => q_hat_dot_z_temp0_i_30_n_0
    );
q_hat_dot_z_temp0_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(20),
      O => q_hat_dot_z_temp0_i_31_n_0
    );
q_hat_dot_z_temp0_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(19),
      O => q_hat_dot_z_temp0_i_32_n_0
    );
q_hat_dot_z_temp0_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(18),
      O => q_hat_dot_z_temp0_i_33_n_0
    );
q_hat_dot_z_temp0_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(17),
      O => q_hat_dot_z_temp0_i_34_n_0
    );
q_hat_dot_z_temp0_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(16),
      O => q_hat_dot_z_temp0_i_35_n_0
    );
q_hat_dot_z_temp0_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(15),
      O => q_hat_dot_z_temp0_i_36_n_0
    );
q_hat_dot_z_temp0_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(14),
      O => q_hat_dot_z_temp0_i_37_n_0
    );
q_hat_dot_z_temp0_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(13),
      O => q_hat_dot_z_temp0_i_38_n_0
    );
q_hat_dot_z_temp0_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(12),
      O => q_hat_dot_z_temp0_i_39_n_0
    );
q_hat_dot_z_temp0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => q_hat_dot_z_temp0_i_5_n_0,
      CO(3) => q_hat_dot_z_temp0_i_4_n_0,
      CO(2) => q_hat_dot_z_temp0_i_4_n_1,
      CO(1) => q_hat_dot_z_temp0_i_4_n_2,
      CO(0) => q_hat_dot_z_temp0_i_4_n_3,
      CYINIT => '0',
      DI(3) => q_hat_dot_z_temp0_i_16_n_7,
      DI(2) => q_hat_dot_z_temp0_i_21_n_4,
      DI(1) => q_hat_dot_z_temp0_i_21_n_5,
      DI(0) => q_hat_dot_z_temp0_i_21_n_6,
      O(3 downto 0) => f200_out(23 downto 20),
      S(3) => q_hat_dot_z_temp0_i_22_n_0,
      S(2) => q_hat_dot_z_temp0_i_23_n_0,
      S(1) => q_hat_dot_z_temp0_i_24_n_0,
      S(0) => q_hat_dot_z_temp0_i_25_n_0
    );
q_hat_dot_z_temp0_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(11),
      O => q_hat_dot_z_temp0_i_40_n_0
    );
q_hat_dot_z_temp0_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(10),
      O => q_hat_dot_z_temp0_i_41_n_0
    );
q_hat_dot_z_temp0_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(9),
      O => q_hat_dot_z_temp0_i_42_n_0
    );
q_hat_dot_z_temp0_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(8),
      O => q_hat_dot_z_temp0_i_43_n_0
    );
q_hat_dot_z_temp0_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(7),
      O => q_hat_dot_z_temp0_i_44_n_0
    );
q_hat_dot_z_temp0_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(4),
      O => q_hat_dot_z_temp0_i_45_n_0
    );
q_hat_dot_z_temp0_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(6),
      O => q_hat_dot_z_temp0_i_46_n_0
    );
q_hat_dot_z_temp0_i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \a_y_norm_rounded__0\(5),
      O => q_hat_dot_z_temp0_i_47_n_0
    );
q_hat_dot_z_temp0_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_hat_dot_z_temp0_i_5_n_0,
      CO(2) => q_hat_dot_z_temp0_i_5_n_1,
      CO(1) => q_hat_dot_z_temp0_i_5_n_2,
      CO(0) => q_hat_dot_z_temp0_i_5_n_3,
      CYINIT => '0',
      DI(3) => q_hat_dot_z_temp0_i_21_n_7,
      DI(2) => q_hat_dot_z_temp0_i_26_n_4,
      DI(1) => q_hat_dot_z_temp0_i_26_n_5,
      DI(0) => q_hat_dot_z_temp0_i_26_n_6,
      O(3 downto 1) => f200_out(19 downto 17),
      O(0) => NLW_q_hat_dot_z_temp0_i_5_O_UNCONNECTED(0),
      S(3) => q_hat_dot_z_temp0_i_27_n_0,
      S(2) => q_hat_dot_z_temp0_i_28_n_0,
      S(1) => q_hat_dot_z_temp0_i_29_n_0,
      S(0) => q_hat_dot_z_temp0_i_30_n_0
    );
q_hat_dot_z_temp0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_26_n_6,
      I1 => f20_n_89,
      O => f200_out(16)
    );
q_hat_dot_z_temp0_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => q_hat_dot_z_temp0_i_11_n_0,
      CO(3) => NLW_q_hat_dot_z_temp0_i_7_CO_UNCONNECTED(3),
      CO(2) => q_hat_dot_z_temp0_i_7_n_1,
      CO(1) => NLW_q_hat_dot_z_temp0_i_7_CO_UNCONNECTED(1),
      CO(0) => q_hat_dot_z_temp0_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => NLW_q_hat_dot_z_temp0_i_7_O_UNCONNECTED(3 downto 2),
      O(1) => q_hat_dot_z_temp0_i_7_n_6,
      O(0) => q_hat_dot_z_temp0_i_7_n_7,
      S(3 downto 2) => B"01",
      S(1) => q_hat_dot_z_temp0_i_31_n_0,
      S(0) => q_hat_dot_z_temp0_i_32_n_0
    );
q_hat_dot_z_temp0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_7_n_1,
      I1 => f20_n_71,
      O => q_hat_dot_z_temp0_i_8_n_0
    );
q_hat_dot_z_temp0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_hat_dot_z_temp0_i_7_n_1,
      I1 => f20_n_72,
      O => q_hat_dot_z_temp0_i_9_n_0
    );
q_hat_dot_z_temp1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => f1_err_grad0,
      A(28) => f1_err_grad0,
      A(27) => f1_err_grad0,
      A(26) => f1_err_grad0,
      A(25) => f1_err_grad0,
      A(24) => f1_err_grad0,
      A(23) => f1_err_grad0,
      A(22) => f1_err_grad0,
      A(21) => f1_err_grad0,
      A(20) => f1_err_grad0,
      A(19) => f1_reg_n_72,
      A(18) => f1_reg_n_73,
      A(17) => f1_reg_n_74,
      A(16) => f1_reg_n_75,
      A(15) => f1_reg_n_76,
      A(14) => f1_reg_n_77,
      A(13) => f1_reg_n_78,
      A(12) => f1_reg_n_79,
      A(11) => f1_reg_n_80,
      A(10) => f1_reg_n_81,
      A(9) => f1_reg_n_82,
      A(8) => f1_reg_n_83,
      A(7) => f1_reg_n_84,
      A(6) => f1_reg_n_85,
      A(5) => f1_reg_n_86,
      A(4) => f1_reg_n_87,
      A(3) => f1_reg_n_88,
      A(2) => f1_reg_n_89,
      A(1) => f1_reg_n_90,
      A(0) => f1_reg_n_91,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_hat_dot_z_temp1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \q_x_norm_rounded__0\(19),
      B(16 downto 1) => \q_x_norm_rounded__0\(19 downto 4),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_hat_dot_z_temp1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_hat_dot_z_temp1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_hat_dot_z_temp1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_hat_dot_z_temp1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_hat_dot_z_temp1_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_q_hat_dot_z_temp1_P_UNCONNECTED(47 downto 38),
      P(37) => q_hat_dot_z_temp1_n_68,
      P(36) => q_hat_dot_z_temp1_n_69,
      P(35) => q_hat_dot_z_temp1_n_70,
      P(34) => q_hat_dot_z_temp1_n_71,
      P(33) => q_hat_dot_z_temp1_n_72,
      P(32) => q_hat_dot_z_temp1_n_73,
      P(31) => q_hat_dot_z_temp1_n_74,
      P(30) => q_hat_dot_z_temp1_n_75,
      P(29) => q_hat_dot_z_temp1_n_76,
      P(28) => q_hat_dot_z_temp1_n_77,
      P(27) => q_hat_dot_z_temp1_n_78,
      P(26) => q_hat_dot_z_temp1_n_79,
      P(25) => q_hat_dot_z_temp1_n_80,
      P(24) => q_hat_dot_z_temp1_n_81,
      P(23) => q_hat_dot_z_temp1_n_82,
      P(22) => q_hat_dot_z_temp1_n_83,
      P(21) => q_hat_dot_z_temp1_n_84,
      P(20) => q_hat_dot_z_temp1_n_85,
      P(19) => q_hat_dot_z_temp1_n_86,
      P(18) => q_hat_dot_z_temp1_n_87,
      P(17) => q_hat_dot_z_temp1_n_88,
      P(16) => q_hat_dot_z_temp1_n_89,
      P(15) => q_hat_dot_z_temp1_n_90,
      P(14) => q_hat_dot_z_temp1_n_91,
      P(13) => q_hat_dot_z_temp1_n_92,
      P(12) => q_hat_dot_z_temp1_n_93,
      P(11) => q_hat_dot_z_temp1_n_94,
      P(10) => q_hat_dot_z_temp1_n_95,
      P(9) => q_hat_dot_z_temp1_n_96,
      P(8) => q_hat_dot_z_temp1_n_97,
      P(7) => q_hat_dot_z_temp1_n_98,
      P(6) => q_hat_dot_z_temp1_n_99,
      P(5) => q_hat_dot_z_temp1_n_100,
      P(4) => q_hat_dot_z_temp1_n_101,
      P(3) => q_hat_dot_z_temp1_n_102,
      P(2) => q_hat_dot_z_temp1_n_103,
      P(1) => q_hat_dot_z_temp1_n_104,
      P(0) => q_hat_dot_z_temp1_n_105,
      PATTERNBDETECT => NLW_q_hat_dot_z_temp1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_hat_dot_z_temp1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_hat_dot_z_temp1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_hat_dot_z_temp1_UNDERFLOW_UNCONNECTED
    );
q_mag_sqr0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_w_rounded(33),
      A(28) => q_w_rounded(33),
      A(27) => q_w_rounded(33),
      A(26) => q_w_rounded(33),
      A(25) => q_w_rounded(33),
      A(24) => q_w_rounded(33),
      A(23) => q_w_rounded(33),
      A(22) => q_w_rounded(33),
      A(21) => q_w_rounded(33),
      A(20) => q_w_rounded(33),
      A(19) => q_w_rounded(33),
      A(18) => q_w_rounded(33),
      A(17) => q_w_rounded(33),
      A(16) => q_w_rounded(33),
      A(15 downto 0) => q_w_rounded(33 downto 18),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_mag_sqr0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q_w_rounded(33),
      B(16) => q_w_rounded(33),
      B(15 downto 0) => q_w_rounded(33 downto 18),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_mag_sqr0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_mag_sqr0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_mag_sqr0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_mag_sqr0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_q_mag_sqr0_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_q_mag_sqr0_P_UNCONNECTED(47 downto 35),
      P(34) => q_mag_sqr0_n_71,
      P(33) => q_mag_sqr0_n_72,
      P(32) => q_mag_sqr0_n_73,
      P(31) => q_mag_sqr0_n_74,
      P(30) => q_mag_sqr0_n_75,
      P(29) => q_mag_sqr0_n_76,
      P(28) => q_mag_sqr0_n_77,
      P(27) => q_mag_sqr0_n_78,
      P(26) => q_mag_sqr0_n_79,
      P(25) => q_mag_sqr0_n_80,
      P(24) => q_mag_sqr0_n_81,
      P(23) => q_mag_sqr0_n_82,
      P(22) => q_mag_sqr0_n_83,
      P(21) => q_mag_sqr0_n_84,
      P(20) => q_mag_sqr0_n_85,
      P(19) => q_mag_sqr0_n_86,
      P(18) => q_mag_sqr0_n_87,
      P(17) => q_mag_sqr0_n_88,
      P(16) => q_mag_sqr0_n_89,
      P(15) => q_mag_sqr0_n_90,
      P(14) => q_mag_sqr0_n_91,
      P(13) => q_mag_sqr0_n_92,
      P(12) => q_mag_sqr0_n_93,
      P(11) => q_mag_sqr0_n_94,
      P(10) => q_mag_sqr0_n_95,
      P(9) => q_mag_sqr0_n_96,
      P(8) => q_mag_sqr0_n_97,
      P(7) => q_mag_sqr0_n_98,
      P(6) => q_mag_sqr0_n_99,
      P(5) => q_mag_sqr0_n_100,
      P(4) => q_mag_sqr0_n_101,
      P(3) => q_mag_sqr0_n_102,
      P(2) => q_mag_sqr0_n_103,
      P(1) => q_mag_sqr0_n_104,
      P(0) => q_mag_sqr0_n_105,
      PATTERNBDETECT => NLW_q_mag_sqr0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_mag_sqr0_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => q_mag_sqr1_n_106,
      PCIN(46) => q_mag_sqr1_n_107,
      PCIN(45) => q_mag_sqr1_n_108,
      PCIN(44) => q_mag_sqr1_n_109,
      PCIN(43) => q_mag_sqr1_n_110,
      PCIN(42) => q_mag_sqr1_n_111,
      PCIN(41) => q_mag_sqr1_n_112,
      PCIN(40) => q_mag_sqr1_n_113,
      PCIN(39) => q_mag_sqr1_n_114,
      PCIN(38) => q_mag_sqr1_n_115,
      PCIN(37) => q_mag_sqr1_n_116,
      PCIN(36) => q_mag_sqr1_n_117,
      PCIN(35) => q_mag_sqr1_n_118,
      PCIN(34) => q_mag_sqr1_n_119,
      PCIN(33) => q_mag_sqr1_n_120,
      PCIN(32) => q_mag_sqr1_n_121,
      PCIN(31) => q_mag_sqr1_n_122,
      PCIN(30) => q_mag_sqr1_n_123,
      PCIN(29) => q_mag_sqr1_n_124,
      PCIN(28) => q_mag_sqr1_n_125,
      PCIN(27) => q_mag_sqr1_n_126,
      PCIN(26) => q_mag_sqr1_n_127,
      PCIN(25) => q_mag_sqr1_n_128,
      PCIN(24) => q_mag_sqr1_n_129,
      PCIN(23) => q_mag_sqr1_n_130,
      PCIN(22) => q_mag_sqr1_n_131,
      PCIN(21) => q_mag_sqr1_n_132,
      PCIN(20) => q_mag_sqr1_n_133,
      PCIN(19) => q_mag_sqr1_n_134,
      PCIN(18) => q_mag_sqr1_n_135,
      PCIN(17) => q_mag_sqr1_n_136,
      PCIN(16) => q_mag_sqr1_n_137,
      PCIN(15) => q_mag_sqr1_n_138,
      PCIN(14) => q_mag_sqr1_n_139,
      PCIN(13) => q_mag_sqr1_n_140,
      PCIN(12) => q_mag_sqr1_n_141,
      PCIN(11) => q_mag_sqr1_n_142,
      PCIN(10) => q_mag_sqr1_n_143,
      PCIN(9) => q_mag_sqr1_n_144,
      PCIN(8) => q_mag_sqr1_n_145,
      PCIN(7) => q_mag_sqr1_n_146,
      PCIN(6) => q_mag_sqr1_n_147,
      PCIN(5) => q_mag_sqr1_n_148,
      PCIN(4) => q_mag_sqr1_n_149,
      PCIN(3) => q_mag_sqr1_n_150,
      PCIN(2) => q_mag_sqr1_n_151,
      PCIN(1) => q_mag_sqr1_n_152,
      PCIN(0) => q_mag_sqr1_n_153,
      PCOUT(47) => q_mag_sqr0_n_106,
      PCOUT(46) => q_mag_sqr0_n_107,
      PCOUT(45) => q_mag_sqr0_n_108,
      PCOUT(44) => q_mag_sqr0_n_109,
      PCOUT(43) => q_mag_sqr0_n_110,
      PCOUT(42) => q_mag_sqr0_n_111,
      PCOUT(41) => q_mag_sqr0_n_112,
      PCOUT(40) => q_mag_sqr0_n_113,
      PCOUT(39) => q_mag_sqr0_n_114,
      PCOUT(38) => q_mag_sqr0_n_115,
      PCOUT(37) => q_mag_sqr0_n_116,
      PCOUT(36) => q_mag_sqr0_n_117,
      PCOUT(35) => q_mag_sqr0_n_118,
      PCOUT(34) => q_mag_sqr0_n_119,
      PCOUT(33) => q_mag_sqr0_n_120,
      PCOUT(32) => q_mag_sqr0_n_121,
      PCOUT(31) => q_mag_sqr0_n_122,
      PCOUT(30) => q_mag_sqr0_n_123,
      PCOUT(29) => q_mag_sqr0_n_124,
      PCOUT(28) => q_mag_sqr0_n_125,
      PCOUT(27) => q_mag_sqr0_n_126,
      PCOUT(26) => q_mag_sqr0_n_127,
      PCOUT(25) => q_mag_sqr0_n_128,
      PCOUT(24) => q_mag_sqr0_n_129,
      PCOUT(23) => q_mag_sqr0_n_130,
      PCOUT(22) => q_mag_sqr0_n_131,
      PCOUT(21) => q_mag_sqr0_n_132,
      PCOUT(20) => q_mag_sqr0_n_133,
      PCOUT(19) => q_mag_sqr0_n_134,
      PCOUT(18) => q_mag_sqr0_n_135,
      PCOUT(17) => q_mag_sqr0_n_136,
      PCOUT(16) => q_mag_sqr0_n_137,
      PCOUT(15) => q_mag_sqr0_n_138,
      PCOUT(14) => q_mag_sqr0_n_139,
      PCOUT(13) => q_mag_sqr0_n_140,
      PCOUT(12) => q_mag_sqr0_n_141,
      PCOUT(11) => q_mag_sqr0_n_142,
      PCOUT(10) => q_mag_sqr0_n_143,
      PCOUT(9) => q_mag_sqr0_n_144,
      PCOUT(8) => q_mag_sqr0_n_145,
      PCOUT(7) => q_mag_sqr0_n_146,
      PCOUT(6) => q_mag_sqr0_n_147,
      PCOUT(5) => q_mag_sqr0_n_148,
      PCOUT(4) => q_mag_sqr0_n_149,
      PCOUT(3) => q_mag_sqr0_n_150,
      PCOUT(2) => q_mag_sqr0_n_151,
      PCOUT(1) => q_mag_sqr0_n_152,
      PCOUT(0) => q_mag_sqr0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_mag_sqr0_UNDERFLOW_UNCONNECTED
    );
\q_mag_sqr0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_y_rounded(33),
      A(28) => q_y_rounded(33),
      A(27) => q_y_rounded(33),
      A(26) => q_y_rounded(33),
      A(25) => q_y_rounded(33),
      A(24) => q_y_rounded(33),
      A(23) => q_y_rounded(33),
      A(22) => q_y_rounded(33),
      A(21) => q_y_rounded(33),
      A(20) => q_y_rounded(33),
      A(19) => q_y_rounded(33),
      A(18) => q_y_rounded(33),
      A(17) => q_y_rounded(33),
      A(16) => q_y_rounded(33),
      A(15 downto 0) => q_y_rounded(33 downto 18),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_q_mag_sqr0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q_y_rounded(33),
      B(16) => q_y_rounded(33),
      B(15 downto 0) => q_y_rounded(33 downto 18),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_q_mag_sqr0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_q_mag_sqr0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_q_mag_sqr0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_q_mag_sqr0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_q_mag_sqr0__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 35) => \NLW_q_mag_sqr0__0_P_UNCONNECTED\(47 downto 35),
      P(34) => \q_mag_sqr0__0_n_71\,
      P(33) => \q_mag_sqr0__0_n_72\,
      P(32) => \q_mag_sqr0__0_n_73\,
      P(31) => \q_mag_sqr0__0_n_74\,
      P(30) => \q_mag_sqr0__0_n_75\,
      P(29) => \q_mag_sqr0__0_n_76\,
      P(28) => \q_mag_sqr0__0_n_77\,
      P(27) => \q_mag_sqr0__0_n_78\,
      P(26) => \q_mag_sqr0__0_n_79\,
      P(25) => \q_mag_sqr0__0_n_80\,
      P(24) => \q_mag_sqr0__0_n_81\,
      P(23) => \q_mag_sqr0__0_n_82\,
      P(22) => \q_mag_sqr0__0_n_83\,
      P(21) => \q_mag_sqr0__0_n_84\,
      P(20) => \q_mag_sqr0__0_n_85\,
      P(19) => \q_mag_sqr0__0_n_86\,
      P(18) => \q_mag_sqr0__0_n_87\,
      P(17) => \q_mag_sqr0__0_n_88\,
      P(16) => \q_mag_sqr0__0_n_89\,
      P(15) => \q_mag_sqr0__0_n_90\,
      P(14) => \q_mag_sqr0__0_n_91\,
      P(13) => \q_mag_sqr0__0_n_92\,
      P(12) => \q_mag_sqr0__0_n_93\,
      P(11) => \q_mag_sqr0__0_n_94\,
      P(10) => \q_mag_sqr0__0_n_95\,
      P(9) => \q_mag_sqr0__0_n_96\,
      P(8) => \q_mag_sqr0__0_n_97\,
      P(7) => \q_mag_sqr0__0_n_98\,
      P(6) => \q_mag_sqr0__0_n_99\,
      P(5) => \q_mag_sqr0__0_n_100\,
      P(4) => \q_mag_sqr0__0_n_101\,
      P(3) => \q_mag_sqr0__0_n_102\,
      P(2) => \q_mag_sqr0__0_n_103\,
      P(1) => \q_mag_sqr0__0_n_104\,
      P(0) => \q_mag_sqr0__0_n_105\,
      PATTERNBDETECT => \NLW_q_mag_sqr0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_q_mag_sqr0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => q_mag_sqr0_n_106,
      PCIN(46) => q_mag_sqr0_n_107,
      PCIN(45) => q_mag_sqr0_n_108,
      PCIN(44) => q_mag_sqr0_n_109,
      PCIN(43) => q_mag_sqr0_n_110,
      PCIN(42) => q_mag_sqr0_n_111,
      PCIN(41) => q_mag_sqr0_n_112,
      PCIN(40) => q_mag_sqr0_n_113,
      PCIN(39) => q_mag_sqr0_n_114,
      PCIN(38) => q_mag_sqr0_n_115,
      PCIN(37) => q_mag_sqr0_n_116,
      PCIN(36) => q_mag_sqr0_n_117,
      PCIN(35) => q_mag_sqr0_n_118,
      PCIN(34) => q_mag_sqr0_n_119,
      PCIN(33) => q_mag_sqr0_n_120,
      PCIN(32) => q_mag_sqr0_n_121,
      PCIN(31) => q_mag_sqr0_n_122,
      PCIN(30) => q_mag_sqr0_n_123,
      PCIN(29) => q_mag_sqr0_n_124,
      PCIN(28) => q_mag_sqr0_n_125,
      PCIN(27) => q_mag_sqr0_n_126,
      PCIN(26) => q_mag_sqr0_n_127,
      PCIN(25) => q_mag_sqr0_n_128,
      PCIN(24) => q_mag_sqr0_n_129,
      PCIN(23) => q_mag_sqr0_n_130,
      PCIN(22) => q_mag_sqr0_n_131,
      PCIN(21) => q_mag_sqr0_n_132,
      PCIN(20) => q_mag_sqr0_n_133,
      PCIN(19) => q_mag_sqr0_n_134,
      PCIN(18) => q_mag_sqr0_n_135,
      PCIN(17) => q_mag_sqr0_n_136,
      PCIN(16) => q_mag_sqr0_n_137,
      PCIN(15) => q_mag_sqr0_n_138,
      PCIN(14) => q_mag_sqr0_n_139,
      PCIN(13) => q_mag_sqr0_n_140,
      PCIN(12) => q_mag_sqr0_n_141,
      PCIN(11) => q_mag_sqr0_n_142,
      PCIN(10) => q_mag_sqr0_n_143,
      PCIN(9) => q_mag_sqr0_n_144,
      PCIN(8) => q_mag_sqr0_n_145,
      PCIN(7) => q_mag_sqr0_n_146,
      PCIN(6) => q_mag_sqr0_n_147,
      PCIN(5) => q_mag_sqr0_n_148,
      PCIN(4) => q_mag_sqr0_n_149,
      PCIN(3) => q_mag_sqr0_n_150,
      PCIN(2) => q_mag_sqr0_n_151,
      PCIN(1) => q_mag_sqr0_n_152,
      PCIN(0) => q_mag_sqr0_n_153,
      PCOUT(47) => \q_mag_sqr0__0_n_106\,
      PCOUT(46) => \q_mag_sqr0__0_n_107\,
      PCOUT(45) => \q_mag_sqr0__0_n_108\,
      PCOUT(44) => \q_mag_sqr0__0_n_109\,
      PCOUT(43) => \q_mag_sqr0__0_n_110\,
      PCOUT(42) => \q_mag_sqr0__0_n_111\,
      PCOUT(41) => \q_mag_sqr0__0_n_112\,
      PCOUT(40) => \q_mag_sqr0__0_n_113\,
      PCOUT(39) => \q_mag_sqr0__0_n_114\,
      PCOUT(38) => \q_mag_sqr0__0_n_115\,
      PCOUT(37) => \q_mag_sqr0__0_n_116\,
      PCOUT(36) => \q_mag_sqr0__0_n_117\,
      PCOUT(35) => \q_mag_sqr0__0_n_118\,
      PCOUT(34) => \q_mag_sqr0__0_n_119\,
      PCOUT(33) => \q_mag_sqr0__0_n_120\,
      PCOUT(32) => \q_mag_sqr0__0_n_121\,
      PCOUT(31) => \q_mag_sqr0__0_n_122\,
      PCOUT(30) => \q_mag_sqr0__0_n_123\,
      PCOUT(29) => \q_mag_sqr0__0_n_124\,
      PCOUT(28) => \q_mag_sqr0__0_n_125\,
      PCOUT(27) => \q_mag_sqr0__0_n_126\,
      PCOUT(26) => \q_mag_sqr0__0_n_127\,
      PCOUT(25) => \q_mag_sqr0__0_n_128\,
      PCOUT(24) => \q_mag_sqr0__0_n_129\,
      PCOUT(23) => \q_mag_sqr0__0_n_130\,
      PCOUT(22) => \q_mag_sqr0__0_n_131\,
      PCOUT(21) => \q_mag_sqr0__0_n_132\,
      PCOUT(20) => \q_mag_sqr0__0_n_133\,
      PCOUT(19) => \q_mag_sqr0__0_n_134\,
      PCOUT(18) => \q_mag_sqr0__0_n_135\,
      PCOUT(17) => \q_mag_sqr0__0_n_136\,
      PCOUT(16) => \q_mag_sqr0__0_n_137\,
      PCOUT(15) => \q_mag_sqr0__0_n_138\,
      PCOUT(14) => \q_mag_sqr0__0_n_139\,
      PCOUT(13) => \q_mag_sqr0__0_n_140\,
      PCOUT(12) => \q_mag_sqr0__0_n_141\,
      PCOUT(11) => \q_mag_sqr0__0_n_142\,
      PCOUT(10) => \q_mag_sqr0__0_n_143\,
      PCOUT(9) => \q_mag_sqr0__0_n_144\,
      PCOUT(8) => \q_mag_sqr0__0_n_145\,
      PCOUT(7) => \q_mag_sqr0__0_n_146\,
      PCOUT(6) => \q_mag_sqr0__0_n_147\,
      PCOUT(5) => \q_mag_sqr0__0_n_148\,
      PCOUT(4) => \q_mag_sqr0__0_n_149\,
      PCOUT(3) => \q_mag_sqr0__0_n_150\,
      PCOUT(2) => \q_mag_sqr0__0_n_151\,
      PCOUT(1) => \q_mag_sqr0__0_n_152\,
      PCOUT(0) => \q_mag_sqr0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_q_mag_sqr0__0_UNDERFLOW_UNCONNECTED\
    );
\q_mag_sqr0__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_x_rounded(33),
      A(28) => q_x_rounded(33),
      A(27) => q_x_rounded(33),
      A(26) => q_x_rounded(33),
      A(25) => q_x_rounded(33),
      A(24) => q_x_rounded(33),
      A(23) => q_x_rounded(33),
      A(22) => q_x_rounded(33),
      A(21) => q_x_rounded(33),
      A(20) => q_x_rounded(33),
      A(19) => q_x_rounded(33),
      A(18) => q_x_rounded(33),
      A(17) => q_x_rounded(33),
      A(16) => q_x_rounded(33),
      A(15 downto 0) => q_x_rounded(33 downto 18),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_q_mag_sqr0__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q_x_rounded(33),
      B(16) => q_x_rounded(33),
      B(15 downto 0) => q_x_rounded(33 downto 18),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_q_mag_sqr0__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_q_mag_sqr0__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_q_mag_sqr0__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_mag_sqr,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_q_mag_sqr0__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_q_mag_sqr0__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 35) => \NLW_q_mag_sqr0__1_P_UNCONNECTED\(47 downto 35),
      P(34) => \q_mag_sqr0__1_n_71\,
      P(33) => \q_mag_sqr0__1_n_72\,
      P(32) => \q_mag_sqr0__1_n_73\,
      P(31) => \q_mag_sqr0__1_n_74\,
      P(30) => \q_mag_sqr0__1_n_75\,
      P(29) => \q_mag_sqr0__1_n_76\,
      P(28) => \q_mag_sqr0__1_n_77\,
      P(27) => \q_mag_sqr0__1_n_78\,
      P(26) => \q_mag_sqr0__1_n_79\,
      P(25) => \q_mag_sqr0__1_n_80\,
      P(24) => \q_mag_sqr0__1_n_81\,
      P(23) => \q_mag_sqr0__1_n_82\,
      P(22) => \q_mag_sqr0__1_n_83\,
      P(21) => \q_mag_sqr0__1_n_84\,
      P(20) => \q_mag_sqr0__1_n_85\,
      P(19) => \q_mag_sqr0__1_n_86\,
      P(18) => \q_mag_sqr0__1_n_87\,
      P(17) => \q_mag_sqr0__1_n_88\,
      P(16) => \q_mag_sqr0__1_n_89\,
      P(15) => \q_mag_sqr0__1_n_90\,
      P(14) => \q_mag_sqr0__1_n_91\,
      P(13) => \q_mag_sqr0__1_n_92\,
      P(12) => \q_mag_sqr0__1_n_93\,
      P(11) => \q_mag_sqr0__1_n_94\,
      P(10) => \q_mag_sqr0__1_n_95\,
      P(9) => \q_mag_sqr0__1_n_96\,
      P(8) => \q_mag_sqr0__1_n_97\,
      P(7) => \q_mag_sqr0__1_n_98\,
      P(6) => \q_mag_sqr0__1_n_99\,
      P(5) => \q_mag_sqr0__1_n_100\,
      P(4) => \q_mag_sqr0__1_n_101\,
      P(3) => \q_mag_sqr0__1_n_102\,
      P(2) => \q_mag_sqr0__1_n_103\,
      P(1) => \q_mag_sqr0__1_n_104\,
      P(0) => \q_mag_sqr0__1_n_105\,
      PATTERNBDETECT => \NLW_q_mag_sqr0__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_q_mag_sqr0__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \q_mag_sqr0__0_n_106\,
      PCIN(46) => \q_mag_sqr0__0_n_107\,
      PCIN(45) => \q_mag_sqr0__0_n_108\,
      PCIN(44) => \q_mag_sqr0__0_n_109\,
      PCIN(43) => \q_mag_sqr0__0_n_110\,
      PCIN(42) => \q_mag_sqr0__0_n_111\,
      PCIN(41) => \q_mag_sqr0__0_n_112\,
      PCIN(40) => \q_mag_sqr0__0_n_113\,
      PCIN(39) => \q_mag_sqr0__0_n_114\,
      PCIN(38) => \q_mag_sqr0__0_n_115\,
      PCIN(37) => \q_mag_sqr0__0_n_116\,
      PCIN(36) => \q_mag_sqr0__0_n_117\,
      PCIN(35) => \q_mag_sqr0__0_n_118\,
      PCIN(34) => \q_mag_sqr0__0_n_119\,
      PCIN(33) => \q_mag_sqr0__0_n_120\,
      PCIN(32) => \q_mag_sqr0__0_n_121\,
      PCIN(31) => \q_mag_sqr0__0_n_122\,
      PCIN(30) => \q_mag_sqr0__0_n_123\,
      PCIN(29) => \q_mag_sqr0__0_n_124\,
      PCIN(28) => \q_mag_sqr0__0_n_125\,
      PCIN(27) => \q_mag_sqr0__0_n_126\,
      PCIN(26) => \q_mag_sqr0__0_n_127\,
      PCIN(25) => \q_mag_sqr0__0_n_128\,
      PCIN(24) => \q_mag_sqr0__0_n_129\,
      PCIN(23) => \q_mag_sqr0__0_n_130\,
      PCIN(22) => \q_mag_sqr0__0_n_131\,
      PCIN(21) => \q_mag_sqr0__0_n_132\,
      PCIN(20) => \q_mag_sqr0__0_n_133\,
      PCIN(19) => \q_mag_sqr0__0_n_134\,
      PCIN(18) => \q_mag_sqr0__0_n_135\,
      PCIN(17) => \q_mag_sqr0__0_n_136\,
      PCIN(16) => \q_mag_sqr0__0_n_137\,
      PCIN(15) => \q_mag_sqr0__0_n_138\,
      PCIN(14) => \q_mag_sqr0__0_n_139\,
      PCIN(13) => \q_mag_sqr0__0_n_140\,
      PCIN(12) => \q_mag_sqr0__0_n_141\,
      PCIN(11) => \q_mag_sqr0__0_n_142\,
      PCIN(10) => \q_mag_sqr0__0_n_143\,
      PCIN(9) => \q_mag_sqr0__0_n_144\,
      PCIN(8) => \q_mag_sqr0__0_n_145\,
      PCIN(7) => \q_mag_sqr0__0_n_146\,
      PCIN(6) => \q_mag_sqr0__0_n_147\,
      PCIN(5) => \q_mag_sqr0__0_n_148\,
      PCIN(4) => \q_mag_sqr0__0_n_149\,
      PCIN(3) => \q_mag_sqr0__0_n_150\,
      PCIN(2) => \q_mag_sqr0__0_n_151\,
      PCIN(1) => \q_mag_sqr0__0_n_152\,
      PCIN(0) => \q_mag_sqr0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_q_mag_sqr0__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => \NLW_q_mag_sqr0__1_UNDERFLOW_UNCONNECTED\
    );
q_mag_sqr1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_z_rounded(33),
      A(28) => q_z_rounded(33),
      A(27) => q_z_rounded(33),
      A(26) => q_z_rounded(33),
      A(25) => q_z_rounded(33),
      A(24) => q_z_rounded(33),
      A(23) => q_z_rounded(33),
      A(22) => q_z_rounded(33),
      A(21) => q_z_rounded(33),
      A(20) => q_z_rounded(33),
      A(19) => q_z_rounded(33),
      A(18) => q_z_rounded(33),
      A(17) => q_z_rounded(33),
      A(16) => q_z_rounded(33),
      A(15 downto 0) => q_z_rounded(33 downto 18),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_mag_sqr1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q_z_rounded(33),
      B(16) => q_z_rounded(33),
      B(15 downto 0) => q_z_rounded(33 downto 18),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_mag_sqr1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_mag_sqr1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_mag_sqr1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_mag_sqr1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_q_mag_sqr1_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_q_mag_sqr1_P_UNCONNECTED(47 downto 32),
      P(31) => q_mag_sqr1_n_74,
      P(30) => q_mag_sqr1_n_75,
      P(29) => q_mag_sqr1_n_76,
      P(28) => q_mag_sqr1_n_77,
      P(27) => q_mag_sqr1_n_78,
      P(26) => q_mag_sqr1_n_79,
      P(25) => q_mag_sqr1_n_80,
      P(24) => q_mag_sqr1_n_81,
      P(23) => q_mag_sqr1_n_82,
      P(22) => q_mag_sqr1_n_83,
      P(21) => q_mag_sqr1_n_84,
      P(20) => q_mag_sqr1_n_85,
      P(19) => q_mag_sqr1_n_86,
      P(18) => q_mag_sqr1_n_87,
      P(17) => q_mag_sqr1_n_88,
      P(16) => q_mag_sqr1_n_89,
      P(15) => q_mag_sqr1_n_90,
      P(14) => q_mag_sqr1_n_91,
      P(13) => q_mag_sqr1_n_92,
      P(12) => q_mag_sqr1_n_93,
      P(11) => q_mag_sqr1_n_94,
      P(10) => q_mag_sqr1_n_95,
      P(9) => q_mag_sqr1_n_96,
      P(8) => q_mag_sqr1_n_97,
      P(7) => q_mag_sqr1_n_98,
      P(6) => q_mag_sqr1_n_99,
      P(5) => q_mag_sqr1_n_100,
      P(4) => q_mag_sqr1_n_101,
      P(3) => q_mag_sqr1_n_102,
      P(2) => q_mag_sqr1_n_103,
      P(1) => q_mag_sqr1_n_104,
      P(0) => q_mag_sqr1_n_105,
      PATTERNBDETECT => NLW_q_mag_sqr1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_mag_sqr1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => q_mag_sqr1_n_106,
      PCOUT(46) => q_mag_sqr1_n_107,
      PCOUT(45) => q_mag_sqr1_n_108,
      PCOUT(44) => q_mag_sqr1_n_109,
      PCOUT(43) => q_mag_sqr1_n_110,
      PCOUT(42) => q_mag_sqr1_n_111,
      PCOUT(41) => q_mag_sqr1_n_112,
      PCOUT(40) => q_mag_sqr1_n_113,
      PCOUT(39) => q_mag_sqr1_n_114,
      PCOUT(38) => q_mag_sqr1_n_115,
      PCOUT(37) => q_mag_sqr1_n_116,
      PCOUT(36) => q_mag_sqr1_n_117,
      PCOUT(35) => q_mag_sqr1_n_118,
      PCOUT(34) => q_mag_sqr1_n_119,
      PCOUT(33) => q_mag_sqr1_n_120,
      PCOUT(32) => q_mag_sqr1_n_121,
      PCOUT(31) => q_mag_sqr1_n_122,
      PCOUT(30) => q_mag_sqr1_n_123,
      PCOUT(29) => q_mag_sqr1_n_124,
      PCOUT(28) => q_mag_sqr1_n_125,
      PCOUT(27) => q_mag_sqr1_n_126,
      PCOUT(26) => q_mag_sqr1_n_127,
      PCOUT(25) => q_mag_sqr1_n_128,
      PCOUT(24) => q_mag_sqr1_n_129,
      PCOUT(23) => q_mag_sqr1_n_130,
      PCOUT(22) => q_mag_sqr1_n_131,
      PCOUT(21) => q_mag_sqr1_n_132,
      PCOUT(20) => q_mag_sqr1_n_133,
      PCOUT(19) => q_mag_sqr1_n_134,
      PCOUT(18) => q_mag_sqr1_n_135,
      PCOUT(17) => q_mag_sqr1_n_136,
      PCOUT(16) => q_mag_sqr1_n_137,
      PCOUT(15) => q_mag_sqr1_n_138,
      PCOUT(14) => q_mag_sqr1_n_139,
      PCOUT(13) => q_mag_sqr1_n_140,
      PCOUT(12) => q_mag_sqr1_n_141,
      PCOUT(11) => q_mag_sqr1_n_142,
      PCOUT(10) => q_mag_sqr1_n_143,
      PCOUT(9) => q_mag_sqr1_n_144,
      PCOUT(8) => q_mag_sqr1_n_145,
      PCOUT(7) => q_mag_sqr1_n_146,
      PCOUT(6) => q_mag_sqr1_n_147,
      PCOUT(5) => q_mag_sqr1_n_148,
      PCOUT(4) => q_mag_sqr1_n_149,
      PCOUT(3) => q_mag_sqr1_n_150,
      PCOUT(2) => q_mag_sqr1_n_151,
      PCOUT(1) => q_mag_sqr1_n_152,
      PCOUT(0) => q_mag_sqr1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_mag_sqr1_UNDERFLOW_UNCONNECTED
    );
\q_w[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => done,
      I1 => \q_z_reg[0]\,
      I2 => valid_out_madgwick,
      I3 => state(1),
      I4 => state(0),
      I5 => \q_z_reg[0]_0\,
      O => E(0)
    );
\q_w_norm[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => state_0(2),
      I1 => state_0(0),
      I2 => state_0(1),
      I3 => state_0(3),
      O => CEA2
    );
\q_w_norm_output_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(0),
      Q => \^q\(0),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(10),
      Q => \^q\(10),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(11),
      Q => \^q\(11),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(12),
      Q => \^q\(12),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(13),
      Q => \^q\(13),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(14),
      Q => \^q\(14),
      S => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(15),
      Q => \^q\(15),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(1),
      Q => \^q\(1),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(2),
      Q => \^q\(2),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(3),
      Q => \^q\(3),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(4),
      Q => \^q\(4),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(5),
      Q => \^q\(5),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(6),
      Q => \^q\(6),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(7),
      Q => \^q\(7),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(8),
      Q => \^q\(8),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_output_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(9),
      Q => \^q\(9),
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(0),
      Q => \q_w_norm_reg_n_0_[0]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(10),
      Q => \q_w_norm_reg_n_0_[10]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(11),
      Q => \q_w_norm_reg_n_0_[11]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(12),
      Q => \q_w_norm_reg_n_0_[12]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(13),
      Q => \q_w_norm_reg_n_0_[13]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(14),
      Q => \q_w_norm_reg_n_0_[14]\,
      S => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(15),
      Q => B0,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(1),
      Q => \q_w_norm_reg_n_0_[1]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(2),
      Q => \q_w_norm_reg_n_0_[2]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(3),
      Q => \q_w_norm_reg_n_0_[3]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(4),
      Q => \q_w_norm_reg_n_0_[4]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(5),
      Q => \q_w_norm_reg_n_0_[5]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(6),
      Q => \q_w_norm_reg_n_0_[6]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(7),
      Q => \q_w_norm_reg_n_0_[7]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(8),
      Q => \q_w_norm_reg_n_0_[8]\,
      R => invSqrtAccNorm_n_0
    );
\q_w_norm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => CEA2,
      D => \^q\(9),
      Q => \q_w_norm_reg_n_0_[9]\,
      R => invSqrtAccNorm_n_0
    );
q_w_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_w_rounded(33),
      A(28) => q_w_rounded(33),
      A(27) => q_w_rounded(33),
      A(26) => q_w_rounded(33),
      A(25) => q_w_rounded(33),
      A(24) => q_w_rounded(33),
      A(23) => q_w_rounded(33),
      A(22) => q_w_rounded(33),
      A(21) => q_w_rounded(33),
      A(20) => q_w_rounded(33),
      A(19) => q_w_rounded(33),
      A(18) => q_w_rounded(33),
      A(17) => q_w_rounded(33),
      A(16) => q_w_rounded(33),
      A(15 downto 0) => q_w_rounded(33 downto 18),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_w_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y_1(9),
      B(16) => y_1(9),
      B(15) => y_1(9),
      B(14) => y_1(9),
      B(13) => y_1(9),
      B(12) => y_1(9),
      B(11) => y_1(9),
      B(10) => y_1(9),
      B(9 downto 0) => y_1(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_w_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000001000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_w_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_w_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtQuatNorm_n_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_w_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_w_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_w_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_q_w_norm_rounded_P_UNCONNECTED(47 downto 20),
      P(19 downto 4) => p_1_in(15 downto 0),
      P(3) => q_w_norm_rounded_n_102,
      P(2) => q_w_norm_rounded_n_103,
      P(1) => q_w_norm_rounded_n_104,
      P(0) => q_w_norm_rounded_n_105,
      PATTERNBDETECT => NLW_q_w_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_w_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_w_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_w_norm_rounded_UNDERFLOW_UNCONNECTED
    );
q_w_norm_rounded_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_norm_rounded_i_2_n_0,
      CO(3 downto 1) => NLW_q_w_norm_rounded_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => q_w_norm_rounded_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_q_w_norm_rounded_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => q_w_rounded(33 downto 32),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \q_w_temp_reg__0\(33 downto 32)
    );
q_w_norm_rounded_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_norm_rounded_i_3_n_0,
      CO(3) => q_w_norm_rounded_i_2_n_0,
      CO(2) => q_w_norm_rounded_i_2_n_1,
      CO(1) => q_w_norm_rounded_i_2_n_2,
      CO(0) => q_w_norm_rounded_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_w_rounded(31 downto 28),
      S(3 downto 0) => \q_w_temp_reg__0\(31 downto 28)
    );
q_w_norm_rounded_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_norm_rounded_i_4_n_0,
      CO(3) => q_w_norm_rounded_i_3_n_0,
      CO(2) => q_w_norm_rounded_i_3_n_1,
      CO(1) => q_w_norm_rounded_i_3_n_2,
      CO(0) => q_w_norm_rounded_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_w_rounded(27 downto 24),
      S(3 downto 0) => \q_w_temp_reg__0\(27 downto 24)
    );
q_w_norm_rounded_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_norm_rounded_i_5_n_0,
      CO(3) => q_w_norm_rounded_i_4_n_0,
      CO(2) => q_w_norm_rounded_i_4_n_1,
      CO(1) => q_w_norm_rounded_i_4_n_2,
      CO(0) => q_w_norm_rounded_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_w_rounded(23 downto 20),
      S(3 downto 0) => \q_w_temp_reg__0\(23 downto 20)
    );
q_w_norm_rounded_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_w_norm_rounded_i_5_n_0,
      CO(2) => q_w_norm_rounded_i_5_n_1,
      CO(1) => q_w_norm_rounded_i_5_n_2,
      CO(0) => q_w_norm_rounded_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \q_w_temp_reg__0\(17),
      DI(0) => '0',
      O(3 downto 2) => q_w_rounded(19 downto 18),
      O(1 downto 0) => NLW_q_w_norm_rounded_i_5_O_UNCONNECTED(1 downto 0),
      S(3 downto 2) => \q_w_temp_reg__0\(19 downto 18),
      S(1) => q_w_norm_rounded_i_6_n_0,
      S(0) => \q_w_temp_reg__0\(16)
    );
q_w_norm_rounded_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q_w_temp_reg__0\(17),
      O => q_w_norm_rounded_i_6_n_0
    );
q_w_temp2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_w_norm_rounded_n_82,
      A(28) => q_hat_dot_w_norm_rounded_n_82,
      A(27) => q_hat_dot_w_norm_rounded_n_82,
      A(26) => q_hat_dot_w_norm_rounded_n_82,
      A(25) => q_hat_dot_w_norm_rounded_n_82,
      A(24) => q_hat_dot_w_norm_rounded_n_82,
      A(23) => q_hat_dot_w_norm_rounded_n_82,
      A(22) => q_hat_dot_w_norm_rounded_n_82,
      A(21) => q_hat_dot_w_norm_rounded_n_82,
      A(20) => q_hat_dot_w_norm_rounded_n_82,
      A(19) => q_hat_dot_w_norm_rounded_n_82,
      A(18) => q_hat_dot_w_norm_rounded_n_82,
      A(17) => q_hat_dot_w_norm_rounded_n_82,
      A(16) => q_hat_dot_w_norm_rounded_n_82,
      A(15) => q_hat_dot_w_norm_rounded_n_82,
      A(14) => q_hat_dot_w_norm_rounded_n_83,
      A(13) => q_hat_dot_w_norm_rounded_n_84,
      A(12) => q_hat_dot_w_norm_rounded_n_85,
      A(11) => q_hat_dot_w_norm_rounded_n_86,
      A(10) => q_hat_dot_w_norm_rounded_n_87,
      A(9) => q_hat_dot_w_norm_rounded_n_88,
      A(8) => q_hat_dot_w_norm_rounded_n_89,
      A(7) => q_hat_dot_w_norm_rounded_n_90,
      A(6) => q_hat_dot_w_norm_rounded_n_91,
      A(5) => q_hat_dot_w_norm_rounded_n_92,
      A(4) => q_hat_dot_w_norm_rounded_n_93,
      A(3) => q_hat_dot_w_norm_rounded_n_94,
      A(2) => q_hat_dot_w_norm_rounded_n_95,
      A(1) => q_hat_dot_w_norm_rounded_n_96,
      A(0) => q_hat_dot_w_norm_rounded_n_97,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_w_temp2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 0) => B"000000000000010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_w_temp2_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => q_dot_w0(39),
      C(46) => q_dot_w0(39),
      C(45) => q_dot_w0(39),
      C(44) => q_dot_w0(39),
      C(43) => q_dot_w0(39),
      C(42) => q_dot_w0(39),
      C(41) => q_dot_w0(39),
      C(40) => q_dot_w0(39),
      C(39) => q_dot_w0(39),
      C(38) => q_dot_w0(39),
      C(37) => q_dot_w0(39),
      C(36) => q_dot_w0(39),
      C(35) => q_dot_w0(39),
      C(34) => q_dot_w0(39),
      C(33) => q_dot_w0(39),
      C(32) => q_dot_w0(39),
      C(31) => q_dot_w0(39),
      C(30) => q_dot_w0(39),
      C(29) => q_dot_w0(39),
      C(28) => q_dot_w0(39),
      C(27) => q_dot_w0(39),
      C(26) => q_dot_w0(39),
      C(25) => q_dot_w0(39),
      C(24) => q_dot_w0(39),
      C(23) => q_dot_w0(39),
      C(22) => q_dot_w0(39),
      C(21) => q_dot_w0(39),
      C(20) => q_dot_w0(39),
      C(19) => q_dot_w0(39),
      C(18) => q_dot_w0(39),
      C(17) => q_dot_w0(39),
      C(16) => q_dot_w0(39),
      C(15) => q_dot_w0(39),
      C(14) => q_dot_w0(39),
      C(13) => q_dot_w0(39),
      C(12) => q_dot_w0(39),
      C(11) => q_dot_w0(39),
      C(10) => q_dot_w0(39),
      C(9) => q_dot_w0(39),
      C(8) => q_dot_w0(39),
      C(7) => q_dot_w0(39),
      C(6) => q_dot_w0(39),
      C(5) => q_dot_w0(39),
      C(4) => q_dot_w0(39),
      C(3) => q_dot_w0(39),
      C(2) => q_dot_w0(39),
      C(1) => q_dot_w0(39),
      C(0) => q_dot_w0(39),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_w_temp2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_w_temp2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => CEC,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_w_temp2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_w_temp2_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_q_w_temp2_P_UNCONNECTED(47 downto 25),
      P(24) => q_w_temp2_n_81,
      P(23) => q_w_temp2_n_82,
      P(22) => q_w_temp2_n_83,
      P(21) => q_w_temp2_n_84,
      P(20) => q_w_temp2_n_85,
      P(19) => q_w_temp2_n_86,
      P(18) => q_w_temp2_n_87,
      P(17) => q_w_temp2_n_88,
      P(16) => q_w_temp2_n_89,
      P(15) => q_w_temp2_n_90,
      P(14) => q_w_temp2_n_91,
      P(13) => q_w_temp2_n_92,
      P(12) => q_w_temp2_n_93,
      P(11) => q_w_temp2_n_94,
      P(10) => q_w_temp2_n_95,
      P(9) => q_w_temp2_n_96,
      P(8) => q_w_temp2_n_97,
      P(7) => q_w_temp2_n_98,
      P(6) => q_w_temp2_n_99,
      P(5) => q_w_temp2_n_100,
      P(4) => q_w_temp2_n_101,
      P(3) => q_w_temp2_n_102,
      P(2) => q_w_temp2_n_103,
      P(1) => q_w_temp2_n_104,
      P(0) => q_w_temp2_n_105,
      PATTERNBDETECT => NLW_q_w_temp2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_w_temp2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_w_temp2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => invSqrtAccNorm_n_0,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_w_temp2_UNDERFLOW_UNCONNECTED
    );
q_w_temp2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_dot_state(2),
      I1 => q_dot_state(0),
      I2 => q_dot_state(1),
      O => CEC
    );
q_w_temp2_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_temp2_i_19_n_0,
      CO(3) => q_w_temp2_i_10_n_0,
      CO(2) => q_w_temp2_i_10_n_1,
      CO(1) => q_w_temp2_i_10_n_2,
      CO(0) => q_w_temp2_i_10_n_3,
      CYINIT => '0',
      DI(3) => q_w_temp2_i_20_n_0,
      DI(2) => q_w_temp2_i_21_n_0,
      DI(1) => q_w_temp2_i_22_n_0,
      DI(0) => q_w_temp2_i_23_n_0,
      O(3 downto 0) => NLW_q_w_temp2_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => q_w_temp2_i_24_n_0,
      S(2) => q_w_temp2_i_25_n_0,
      S(1) => q_w_temp2_i_26_n_0,
      S(0) => q_w_temp2_i_27_n_0
    );
q_w_temp2_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_72,
      I1 => q_dot_w1_n_72,
      I2 => q_dot_w2_n_71,
      I3 => q_dot_w1_n_71,
      O => q_w_temp2_i_11_n_0
    );
q_w_temp2_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_73,
      I1 => q_dot_w1_n_73,
      I2 => q_dot_w2_n_72,
      I3 => q_dot_w1_n_72,
      O => q_w_temp2_i_12_n_0
    );
q_w_temp2_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_74,
      I1 => q_dot_w1_n_74,
      I2 => q_dot_w2_n_73,
      I3 => q_dot_w1_n_73,
      O => q_w_temp2_i_13_n_0
    );
q_w_temp2_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_75,
      I1 => q_dot_w1_n_75,
      I2 => q_dot_w2_n_74,
      I3 => q_dot_w1_n_74,
      O => q_w_temp2_i_14_n_0
    );
q_w_temp2_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_72,
      I1 => q_dot_w2_n_72,
      I2 => q_dot_w1_n_70,
      I3 => q_dot_w2_n_70,
      I4 => q_dot_w1_n_71,
      I5 => q_dot_w2_n_71,
      O => q_w_temp2_i_15_n_0
    );
q_w_temp2_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_73,
      I1 => q_dot_w2_n_73,
      I2 => q_dot_w1_n_71,
      I3 => q_dot_w2_n_71,
      I4 => q_dot_w1_n_72,
      I5 => q_dot_w2_n_72,
      O => q_w_temp2_i_16_n_0
    );
q_w_temp2_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_74,
      I1 => q_dot_w2_n_74,
      I2 => q_dot_w1_n_72,
      I3 => q_dot_w2_n_72,
      I4 => q_dot_w1_n_73,
      I5 => q_dot_w2_n_73,
      O => q_w_temp2_i_17_n_0
    );
q_w_temp2_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_75,
      I1 => q_dot_w2_n_75,
      I2 => q_dot_w1_n_73,
      I3 => q_dot_w2_n_73,
      I4 => q_dot_w1_n_74,
      I5 => q_dot_w2_n_74,
      O => q_w_temp2_i_18_n_0
    );
q_w_temp2_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_temp2_i_28_n_0,
      CO(3) => q_w_temp2_i_19_n_0,
      CO(2) => q_w_temp2_i_19_n_1,
      CO(1) => q_w_temp2_i_19_n_2,
      CO(0) => q_w_temp2_i_19_n_3,
      CYINIT => '0',
      DI(3) => q_w_temp2_i_29_n_0,
      DI(2) => q_w_temp2_i_30_n_0,
      DI(1) => q_w_temp2_i_31_n_0,
      DI(0) => q_w_temp2_i_32_n_0,
      O(3 downto 0) => NLW_q_w_temp2_i_19_O_UNCONNECTED(3 downto 0),
      S(3) => q_w_temp2_i_33_n_0,
      S(2) => q_w_temp2_i_34_n_0,
      S(1) => q_w_temp2_i_35_n_0,
      S(0) => q_w_temp2_i_36_n_0
    );
q_w_temp2_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_temp2_i_3_n_0,
      CO(3) => NLW_q_w_temp2_i_2_CO_UNCONNECTED(3),
      CO(2) => q_w_temp2_i_2_n_1,
      CO(1) => q_w_temp2_i_2_n_2,
      CO(0) => q_w_temp2_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => q_w_temp2_i_4_n_0,
      DI(1) => q_w_temp2_i_5_n_0,
      DI(0) => q_w_temp2_i_6_n_0,
      O(3) => q_dot_w0(39),
      O(2 downto 0) => NLW_q_w_temp2_i_2_O_UNCONNECTED(2 downto 0),
      S(3) => '1',
      S(2) => q_w_temp2_i_7_n_0,
      S(1) => q_w_temp2_i_8_n_0,
      S(0) => q_w_temp2_i_9_n_0
    );
q_w_temp2_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_76,
      I1 => q_dot_w1_n_76,
      I2 => q_dot_w2_n_75,
      I3 => q_dot_w1_n_75,
      O => q_w_temp2_i_20_n_0
    );
q_w_temp2_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_77,
      I1 => q_dot_w1_n_77,
      I2 => q_dot_w2_n_76,
      I3 => q_dot_w1_n_76,
      O => q_w_temp2_i_21_n_0
    );
q_w_temp2_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_78,
      I1 => q_dot_w1_n_78,
      I2 => q_dot_w2_n_77,
      I3 => q_dot_w1_n_77,
      O => q_w_temp2_i_22_n_0
    );
q_w_temp2_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_79,
      I1 => q_dot_w1_n_79,
      I2 => q_dot_w2_n_78,
      I3 => q_dot_w1_n_78,
      O => q_w_temp2_i_23_n_0
    );
q_w_temp2_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_76,
      I1 => q_dot_w2_n_76,
      I2 => q_dot_w1_n_74,
      I3 => q_dot_w2_n_74,
      I4 => q_dot_w1_n_75,
      I5 => q_dot_w2_n_75,
      O => q_w_temp2_i_24_n_0
    );
q_w_temp2_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_77,
      I1 => q_dot_w2_n_77,
      I2 => q_dot_w1_n_75,
      I3 => q_dot_w2_n_75,
      I4 => q_dot_w1_n_76,
      I5 => q_dot_w2_n_76,
      O => q_w_temp2_i_25_n_0
    );
q_w_temp2_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_78,
      I1 => q_dot_w2_n_78,
      I2 => q_dot_w1_n_76,
      I3 => q_dot_w2_n_76,
      I4 => q_dot_w1_n_77,
      I5 => q_dot_w2_n_77,
      O => q_w_temp2_i_26_n_0
    );
q_w_temp2_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_79,
      I1 => q_dot_w2_n_79,
      I2 => q_dot_w1_n_77,
      I3 => q_dot_w2_n_77,
      I4 => q_dot_w1_n_78,
      I5 => q_dot_w2_n_78,
      O => q_w_temp2_i_27_n_0
    );
q_w_temp2_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_temp2_i_37_n_0,
      CO(3) => q_w_temp2_i_28_n_0,
      CO(2) => q_w_temp2_i_28_n_1,
      CO(1) => q_w_temp2_i_28_n_2,
      CO(0) => q_w_temp2_i_28_n_3,
      CYINIT => '0',
      DI(3) => q_w_temp2_i_38_n_0,
      DI(2) => q_w_temp2_i_39_n_0,
      DI(1) => q_w_temp2_i_40_n_0,
      DI(0) => q_w_temp2_i_41_n_0,
      O(3 downto 0) => NLW_q_w_temp2_i_28_O_UNCONNECTED(3 downto 0),
      S(3) => q_w_temp2_i_42_n_0,
      S(2) => q_w_temp2_i_43_n_0,
      S(1) => q_w_temp2_i_44_n_0,
      S(0) => q_w_temp2_i_45_n_0
    );
q_w_temp2_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_80,
      I1 => q_dot_w1_n_80,
      I2 => q_dot_w2_n_79,
      I3 => q_dot_w1_n_79,
      O => q_w_temp2_i_29_n_0
    );
q_w_temp2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_temp2_i_10_n_0,
      CO(3) => q_w_temp2_i_3_n_0,
      CO(2) => q_w_temp2_i_3_n_1,
      CO(1) => q_w_temp2_i_3_n_2,
      CO(0) => q_w_temp2_i_3_n_3,
      CYINIT => '0',
      DI(3) => q_w_temp2_i_11_n_0,
      DI(2) => q_w_temp2_i_12_n_0,
      DI(1) => q_w_temp2_i_13_n_0,
      DI(0) => q_w_temp2_i_14_n_0,
      O(3 downto 0) => NLW_q_w_temp2_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => q_w_temp2_i_15_n_0,
      S(2) => q_w_temp2_i_16_n_0,
      S(1) => q_w_temp2_i_17_n_0,
      S(0) => q_w_temp2_i_18_n_0
    );
q_w_temp2_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_81,
      I1 => q_dot_w1_n_81,
      I2 => q_dot_w2_n_80,
      I3 => q_dot_w1_n_80,
      O => q_w_temp2_i_30_n_0
    );
q_w_temp2_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_82,
      I1 => q_dot_w1_n_82,
      I2 => q_dot_w2_n_81,
      I3 => q_dot_w1_n_81,
      O => q_w_temp2_i_31_n_0
    );
q_w_temp2_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_dot_w2_n_82,
      I1 => q_dot_w1_n_82,
      O => q_w_temp2_i_32_n_0
    );
q_w_temp2_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_80,
      I1 => q_dot_w2_n_80,
      I2 => q_dot_w1_n_78,
      I3 => q_dot_w2_n_78,
      I4 => q_dot_w1_n_79,
      I5 => q_dot_w2_n_79,
      O => q_w_temp2_i_33_n_0
    );
q_w_temp2_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_81,
      I1 => q_dot_w2_n_81,
      I2 => q_dot_w1_n_79,
      I3 => q_dot_w2_n_79,
      I4 => q_dot_w1_n_80,
      I5 => q_dot_w2_n_80,
      O => q_w_temp2_i_34_n_0
    );
q_w_temp2_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_82,
      I1 => q_dot_w2_n_82,
      I2 => q_dot_w1_n_80,
      I3 => q_dot_w2_n_80,
      I4 => q_dot_w1_n_81,
      I5 => q_dot_w2_n_81,
      O => q_w_temp2_i_35_n_0
    );
q_w_temp2_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => q_dot_w1_n_81,
      I1 => q_dot_w2_n_81,
      I2 => q_dot_w1_n_82,
      I3 => q_dot_w2_n_82,
      O => q_w_temp2_i_36_n_0
    );
q_w_temp2_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_temp2_i_46_n_0,
      CO(3) => q_w_temp2_i_37_n_0,
      CO(2) => q_w_temp2_i_37_n_1,
      CO(1) => q_w_temp2_i_37_n_2,
      CO(0) => q_w_temp2_i_37_n_3,
      CYINIT => '0',
      DI(3) => q_w_temp2_i_47_n_0,
      DI(2) => q_w_temp2_i_48_n_0,
      DI(1) => q_w_temp2_i_49_n_0,
      DI(0) => q_w_temp2_i_50_n_0,
      O(3 downto 0) => NLW_q_w_temp2_i_37_O_UNCONNECTED(3 downto 0),
      S(3) => q_w_temp2_i_51_n_0,
      S(2) => q_w_temp2_i_52_n_0,
      S(1) => q_w_temp2_i_53_n_0,
      S(0) => q_w_temp2_i_54_n_0
    );
q_w_temp2_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_dot_w1_n_82,
      I1 => q_dot_w2_n_82,
      O => q_w_temp2_i_38_n_0
    );
q_w_temp2_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_84,
      I1 => q_dot_w2_n_84,
      O => q_w_temp2_i_39_n_0
    );
q_w_temp2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_69,
      I1 => q_dot_w1_n_69,
      I2 => q_dot_w2_n_68,
      I3 => q_dot_w1_n_68,
      O => q_w_temp2_i_4_n_0
    );
q_w_temp2_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_85,
      I1 => q_dot_w2_n_85,
      O => q_w_temp2_i_40_n_0
    );
q_w_temp2_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_86,
      I1 => q_dot_w2_n_86,
      O => q_w_temp2_i_41_n_0
    );
q_w_temp2_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => q_dot_w2_n_82,
      I1 => q_dot_w1_n_82,
      I2 => q_dot_w1_n_83,
      I3 => q_dot_w2_n_83,
      O => q_w_temp2_i_42_n_0
    );
q_w_temp2_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_84,
      I1 => q_dot_w2_n_84,
      I2 => q_dot_w2_n_83,
      I3 => q_dot_w1_n_83,
      O => q_w_temp2_i_43_n_0
    );
q_w_temp2_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_85,
      I1 => q_dot_w2_n_85,
      I2 => q_dot_w2_n_84,
      I3 => q_dot_w1_n_84,
      O => q_w_temp2_i_44_n_0
    );
q_w_temp2_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_86,
      I1 => q_dot_w2_n_86,
      I2 => q_dot_w2_n_85,
      I3 => q_dot_w1_n_85,
      O => q_w_temp2_i_45_n_0
    );
q_w_temp2_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_temp2_i_55_n_0,
      CO(3) => q_w_temp2_i_46_n_0,
      CO(2) => q_w_temp2_i_46_n_1,
      CO(1) => q_w_temp2_i_46_n_2,
      CO(0) => q_w_temp2_i_46_n_3,
      CYINIT => '0',
      DI(3) => q_w_temp2_i_56_n_0,
      DI(2) => q_w_temp2_i_57_n_0,
      DI(1) => q_w_temp2_i_58_n_0,
      DI(0) => q_w_temp2_i_59_n_0,
      O(3 downto 0) => NLW_q_w_temp2_i_46_O_UNCONNECTED(3 downto 0),
      S(3) => q_w_temp2_i_60_n_0,
      S(2) => q_w_temp2_i_61_n_0,
      S(1) => q_w_temp2_i_62_n_0,
      S(0) => q_w_temp2_i_63_n_0
    );
q_w_temp2_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_87,
      I1 => q_dot_w2_n_87,
      O => q_w_temp2_i_47_n_0
    );
q_w_temp2_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_88,
      I1 => q_dot_w2_n_88,
      O => q_w_temp2_i_48_n_0
    );
q_w_temp2_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_89,
      I1 => q_dot_w2_n_89,
      O => q_w_temp2_i_49_n_0
    );
q_w_temp2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_70,
      I1 => q_dot_w1_n_70,
      I2 => q_dot_w2_n_69,
      I3 => q_dot_w1_n_69,
      O => q_w_temp2_i_5_n_0
    );
q_w_temp2_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_90,
      I1 => q_dot_w2_n_90,
      O => q_w_temp2_i_50_n_0
    );
q_w_temp2_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_87,
      I1 => q_dot_w2_n_87,
      I2 => q_dot_w2_n_86,
      I3 => q_dot_w1_n_86,
      O => q_w_temp2_i_51_n_0
    );
q_w_temp2_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_88,
      I1 => q_dot_w2_n_88,
      I2 => q_dot_w2_n_87,
      I3 => q_dot_w1_n_87,
      O => q_w_temp2_i_52_n_0
    );
q_w_temp2_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_89,
      I1 => q_dot_w2_n_89,
      I2 => q_dot_w2_n_88,
      I3 => q_dot_w1_n_88,
      O => q_w_temp2_i_53_n_0
    );
q_w_temp2_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_90,
      I1 => q_dot_w2_n_90,
      I2 => q_dot_w2_n_89,
      I3 => q_dot_w1_n_89,
      O => q_w_temp2_i_54_n_0
    );
q_w_temp2_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_temp2_i_64_n_0,
      CO(3) => q_w_temp2_i_55_n_0,
      CO(2) => q_w_temp2_i_55_n_1,
      CO(1) => q_w_temp2_i_55_n_2,
      CO(0) => q_w_temp2_i_55_n_3,
      CYINIT => '0',
      DI(3) => q_w_temp2_i_65_n_0,
      DI(2) => q_w_temp2_i_66_n_0,
      DI(1) => q_w_temp2_i_67_n_0,
      DI(0) => q_w_temp2_i_68_n_0,
      O(3 downto 0) => NLW_q_w_temp2_i_55_O_UNCONNECTED(3 downto 0),
      S(3) => q_w_temp2_i_69_n_0,
      S(2) => q_w_temp2_i_70_n_0,
      S(1) => q_w_temp2_i_71_n_0,
      S(0) => q_w_temp2_i_72_n_0
    );
q_w_temp2_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_91,
      I1 => q_dot_w2_n_91,
      O => q_w_temp2_i_56_n_0
    );
q_w_temp2_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_92,
      I1 => q_dot_w2_n_92,
      O => q_w_temp2_i_57_n_0
    );
q_w_temp2_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_93,
      I1 => q_dot_w2_n_93,
      O => q_w_temp2_i_58_n_0
    );
q_w_temp2_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_94,
      I1 => q_dot_w2_n_94,
      O => q_w_temp2_i_59_n_0
    );
q_w_temp2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => q_dot_w2_n_71,
      I1 => q_dot_w1_n_71,
      I2 => q_dot_w2_n_70,
      I3 => q_dot_w1_n_70,
      O => q_w_temp2_i_6_n_0
    );
q_w_temp2_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_91,
      I1 => q_dot_w2_n_91,
      I2 => q_dot_w2_n_90,
      I3 => q_dot_w1_n_90,
      O => q_w_temp2_i_60_n_0
    );
q_w_temp2_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_92,
      I1 => q_dot_w2_n_92,
      I2 => q_dot_w2_n_91,
      I3 => q_dot_w1_n_91,
      O => q_w_temp2_i_61_n_0
    );
q_w_temp2_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_93,
      I1 => q_dot_w2_n_93,
      I2 => q_dot_w2_n_92,
      I3 => q_dot_w1_n_92,
      O => q_w_temp2_i_62_n_0
    );
q_w_temp2_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_94,
      I1 => q_dot_w2_n_94,
      I2 => q_dot_w2_n_93,
      I3 => q_dot_w1_n_93,
      O => q_w_temp2_i_63_n_0
    );
q_w_temp2_i_64: unisim.vcomponents.CARRY4
     port map (
      CI => q_w_temp2_i_73_n_0,
      CO(3) => q_w_temp2_i_64_n_0,
      CO(2) => q_w_temp2_i_64_n_1,
      CO(1) => q_w_temp2_i_64_n_2,
      CO(0) => q_w_temp2_i_64_n_3,
      CYINIT => '0',
      DI(3) => q_w_temp2_i_74_n_0,
      DI(2) => q_w_temp2_i_75_n_0,
      DI(1) => q_w_temp2_i_76_n_0,
      DI(0) => q_w_temp2_i_77_n_0,
      O(3 downto 0) => NLW_q_w_temp2_i_64_O_UNCONNECTED(3 downto 0),
      S(3) => q_w_temp2_i_78_n_0,
      S(2) => q_w_temp2_i_79_n_0,
      S(1) => q_w_temp2_i_80_n_0,
      S(0) => q_w_temp2_i_81_n_0
    );
q_w_temp2_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_95,
      I1 => q_dot_w2_n_95,
      O => q_w_temp2_i_65_n_0
    );
q_w_temp2_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_96,
      I1 => q_dot_w2_n_96,
      O => q_w_temp2_i_66_n_0
    );
q_w_temp2_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_97,
      I1 => q_dot_w2_n_97,
      O => q_w_temp2_i_67_n_0
    );
q_w_temp2_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_98,
      I1 => q_dot_w2_n_98,
      O => q_w_temp2_i_68_n_0
    );
q_w_temp2_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_95,
      I1 => q_dot_w2_n_95,
      I2 => q_dot_w2_n_94,
      I3 => q_dot_w1_n_94,
      O => q_w_temp2_i_69_n_0
    );
q_w_temp2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF7"
    )
        port map (
      I0 => q_dot_w1_n_69,
      I1 => q_dot_w2_n_69,
      I2 => q_dot_w2_n_68,
      I3 => q_dot_w1_n_68,
      O => q_w_temp2_i_7_n_0
    );
q_w_temp2_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_96,
      I1 => q_dot_w2_n_96,
      I2 => q_dot_w2_n_95,
      I3 => q_dot_w1_n_95,
      O => q_w_temp2_i_70_n_0
    );
q_w_temp2_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_97,
      I1 => q_dot_w2_n_97,
      I2 => q_dot_w2_n_96,
      I3 => q_dot_w1_n_96,
      O => q_w_temp2_i_71_n_0
    );
q_w_temp2_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_98,
      I1 => q_dot_w2_n_98,
      I2 => q_dot_w2_n_97,
      I3 => q_dot_w1_n_97,
      O => q_w_temp2_i_72_n_0
    );
q_w_temp2_i_73: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_w_temp2_i_73_n_0,
      CO(2) => q_w_temp2_i_73_n_1,
      CO(1) => q_w_temp2_i_73_n_2,
      CO(0) => q_w_temp2_i_73_n_3,
      CYINIT => '1',
      DI(3) => q_w_temp2_i_82_n_0,
      DI(2) => q_w_temp2_i_83_n_0,
      DI(1) => q_w_temp2_i_84_n_0,
      DI(0) => '1',
      O(3 downto 0) => NLW_q_w_temp2_i_73_O_UNCONNECTED(3 downto 0),
      S(3) => q_w_temp2_i_85_n_0,
      S(2) => q_w_temp2_i_86_n_0,
      S(1) => q_w_temp2_i_87_n_0,
      S(0) => q_w_temp2_i_88_n_0
    );
q_w_temp2_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_99,
      I1 => q_dot_w2_n_99,
      O => q_w_temp2_i_74_n_0
    );
q_w_temp2_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_100,
      I1 => q_dot_w2_n_100,
      O => q_w_temp2_i_75_n_0
    );
q_w_temp2_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_101,
      I1 => q_dot_w2_n_101,
      O => q_w_temp2_i_76_n_0
    );
q_w_temp2_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_102,
      I1 => q_dot_w2_n_102,
      O => q_w_temp2_i_77_n_0
    );
q_w_temp2_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_99,
      I1 => q_dot_w2_n_99,
      I2 => q_dot_w2_n_98,
      I3 => q_dot_w1_n_98,
      O => q_w_temp2_i_78_n_0
    );
q_w_temp2_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_100,
      I1 => q_dot_w2_n_100,
      I2 => q_dot_w2_n_99,
      I3 => q_dot_w1_n_99,
      O => q_w_temp2_i_79_n_0
    );
q_w_temp2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_70,
      I1 => q_dot_w2_n_70,
      I2 => q_dot_w1_n_68,
      I3 => q_dot_w2_n_68,
      I4 => q_dot_w1_n_69,
      I5 => q_dot_w2_n_69,
      O => q_w_temp2_i_8_n_0
    );
q_w_temp2_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_101,
      I1 => q_dot_w2_n_101,
      I2 => q_dot_w2_n_100,
      I3 => q_dot_w1_n_100,
      O => q_w_temp2_i_80_n_0
    );
q_w_temp2_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_102,
      I1 => q_dot_w2_n_102,
      I2 => q_dot_w2_n_101,
      I3 => q_dot_w1_n_101,
      O => q_w_temp2_i_81_n_0
    );
q_w_temp2_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_103,
      I1 => q_dot_w2_n_103,
      O => q_w_temp2_i_82_n_0
    );
q_w_temp2_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_104,
      I1 => q_dot_w2_n_104,
      O => q_w_temp2_i_83_n_0
    );
q_w_temp2_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_dot_w1_n_105,
      I1 => q_dot_w2_n_105,
      O => q_w_temp2_i_84_n_0
    );
q_w_temp2_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_103,
      I1 => q_dot_w2_n_103,
      I2 => q_dot_w2_n_102,
      I3 => q_dot_w1_n_102,
      O => q_w_temp2_i_85_n_0
    );
q_w_temp2_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_104,
      I1 => q_dot_w2_n_104,
      I2 => q_dot_w2_n_103,
      I3 => q_dot_w1_n_103,
      O => q_w_temp2_i_86_n_0
    );
q_w_temp2_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => q_dot_w1_n_105,
      I1 => q_dot_w2_n_105,
      I2 => q_dot_w2_n_104,
      I3 => q_dot_w1_n_104,
      O => q_w_temp2_i_87_n_0
    );
q_w_temp2_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_dot_w1_n_105,
      I1 => q_dot_w2_n_105,
      O => q_w_temp2_i_88_n_0
    );
q_w_temp2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => q_dot_w1_n_71,
      I1 => q_dot_w2_n_71,
      I2 => q_dot_w1_n_69,
      I3 => q_dot_w2_n_69,
      I4 => q_dot_w1_n_70,
      I5 => q_dot_w2_n_70,
      O => q_w_temp2_i_9_n_0
    );
q_w_temp_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_w_temp2_n_81,
      A(28) => q_w_temp2_n_81,
      A(27) => q_w_temp2_n_81,
      A(26) => q_w_temp2_n_81,
      A(25) => q_w_temp2_n_81,
      A(24) => q_w_temp2_n_81,
      A(23) => q_w_temp2_n_82,
      A(22) => q_w_temp2_n_83,
      A(21) => q_w_temp2_n_84,
      A(20) => q_w_temp2_n_85,
      A(19) => q_w_temp2_n_86,
      A(18) => q_w_temp2_n_87,
      A(17) => q_w_temp2_n_88,
      A(16) => q_w_temp2_n_89,
      A(15) => q_w_temp2_n_90,
      A(14) => q_w_temp2_n_91,
      A(13) => q_w_temp2_n_92,
      A(12) => q_w_temp2_n_93,
      A(11) => q_w_temp2_n_94,
      A(10) => q_w_temp2_n_95,
      A(9) => q_w_temp2_n_96,
      A(8) => q_w_temp2_n_97,
      A(7) => q_w_temp2_n_98,
      A(6) => q_w_temp2_n_99,
      A(5) => q_w_temp2_n_100,
      A(4) => q_w_temp2_n_101,
      A(3) => q_w_temp2_n_102,
      A(2) => q_w_temp2_n_103,
      A(1) => q_w_temp2_n_104,
      A(0) => q_w_temp2_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_w_temp_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011000101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_w_temp_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => B0,
      C(46) => B0,
      C(45) => B0,
      C(44) => B0,
      C(43) => B0,
      C(42) => B0,
      C(41) => B0,
      C(40) => B0,
      C(39) => B0,
      C(38) => B0,
      C(37) => B0,
      C(36) => B0,
      C(35) => B0,
      C(34) => B0,
      C(33) => B0,
      C(32) => \q_w_norm_reg_n_0_[14]\,
      C(31) => \q_w_norm_reg_n_0_[13]\,
      C(30) => \q_w_norm_reg_n_0_[12]\,
      C(29) => \q_w_norm_reg_n_0_[11]\,
      C(28) => \q_w_norm_reg_n_0_[10]\,
      C(27) => \q_w_norm_reg_n_0_[9]\,
      C(26) => \q_w_norm_reg_n_0_[8]\,
      C(25) => \q_w_norm_reg_n_0_[7]\,
      C(24) => \q_w_norm_reg_n_0_[6]\,
      C(23) => \q_w_norm_reg_n_0_[5]\,
      C(22) => \q_w_norm_reg_n_0_[4]\,
      C(21) => \q_w_norm_reg_n_0_[3]\,
      C(20) => \q_w_norm_reg_n_0_[2]\,
      C(19) => \q_w_norm_reg_n_0_[1]\,
      C(18) => \q_w_norm_reg_n_0_[0]\,
      C(17 downto 0) => B"000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_w_temp_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_w_temp_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => start_quat_int,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_w_temp_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_w_temp_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_q_w_temp_reg_P_UNCONNECTED(47 downto 35),
      P(34) => q_w_temp_reg_n_71,
      P(33 downto 16) => \q_w_temp_reg__0\(33 downto 16),
      P(15) => q_w_temp_reg_n_90,
      P(14) => q_w_temp_reg_n_91,
      P(13) => q_w_temp_reg_n_92,
      P(12) => q_w_temp_reg_n_93,
      P(11) => q_w_temp_reg_n_94,
      P(10) => q_w_temp_reg_n_95,
      P(9) => q_w_temp_reg_n_96,
      P(8) => q_w_temp_reg_n_97,
      P(7) => q_w_temp_reg_n_98,
      P(6) => q_w_temp_reg_n_99,
      P(5) => q_w_temp_reg_n_100,
      P(4) => q_w_temp_reg_n_101,
      P(3) => q_w_temp_reg_n_102,
      P(2) => q_w_temp_reg_n_103,
      P(1) => q_w_temp_reg_n_104,
      P(0) => q_w_temp_reg_n_105,
      PATTERNBDETECT => NLW_q_w_temp_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_w_temp_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_w_temp_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_w_temp_reg_UNDERFLOW_UNCONNECTED
    );
\q_x_norm_output_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(4),
      Q => \^q_x_norm_output_reg[15]_0\(0),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(14),
      Q => \^q_x_norm_output_reg[15]_0\(10),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(15),
      Q => \^q_x_norm_output_reg[15]_0\(11),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(16),
      Q => \^q_x_norm_output_reg[15]_0\(12),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(17),
      Q => \^q_x_norm_output_reg[15]_0\(13),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(18),
      Q => \^q_x_norm_output_reg[15]_0\(14),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(19),
      Q => \^q_x_norm_output_reg[15]_0\(15),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(5),
      Q => \^q_x_norm_output_reg[15]_0\(1),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(6),
      Q => \^q_x_norm_output_reg[15]_0\(2),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(7),
      Q => \^q_x_norm_output_reg[15]_0\(3),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(8),
      Q => \^q_x_norm_output_reg[15]_0\(4),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(9),
      Q => \^q_x_norm_output_reg[15]_0\(5),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(10),
      Q => \^q_x_norm_output_reg[15]_0\(6),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(11),
      Q => \^q_x_norm_output_reg[15]_0\(7),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(12),
      Q => \^q_x_norm_output_reg[15]_0\(8),
      R => invSqrtAccNorm_n_0
    );
\q_x_norm_output_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_x_norm_rounded__0\(13),
      Q => \^q_x_norm_output_reg[15]_0\(9),
      R => invSqrtAccNorm_n_0
    );
q_x_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_x_rounded(33),
      A(28) => q_x_rounded(33),
      A(27) => q_x_rounded(33),
      A(26) => q_x_rounded(33),
      A(25) => q_x_rounded(33),
      A(24) => q_x_rounded(33),
      A(23) => q_x_rounded(33),
      A(22) => q_x_rounded(33),
      A(21) => q_x_rounded(33),
      A(20) => q_x_rounded(33),
      A(19) => q_x_rounded(33),
      A(18) => q_x_rounded(33),
      A(17) => q_x_rounded(33),
      A(16) => q_x_rounded(33),
      A(15 downto 0) => q_x_rounded(33 downto 18),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_x_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y_1(9),
      B(16) => y_1(9),
      B(15) => y_1(9),
      B(14) => y_1(9),
      B(13) => y_1(9),
      B(12) => y_1(9),
      B(11) => y_1(9),
      B(10) => y_1(9),
      B(9 downto 0) => y_1(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_x_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000001000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_x_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_x_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtQuatNorm_n_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_w_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_x_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_x_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_q_x_norm_rounded_P_UNCONNECTED(47 downto 20),
      P(19 downto 4) => \q_x_norm_rounded__0\(19 downto 4),
      P(3) => q_x_norm_rounded_n_102,
      P(2) => q_x_norm_rounded_n_103,
      P(1) => q_x_norm_rounded_n_104,
      P(0) => q_x_norm_rounded_n_105,
      PATTERNBDETECT => NLW_q_x_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_x_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_x_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_x_norm_rounded_UNDERFLOW_UNCONNECTED
    );
q_x_norm_rounded_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => q_x_norm_rounded_i_2_n_0,
      CO(3 downto 1) => NLW_q_x_norm_rounded_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => q_x_norm_rounded_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_q_x_norm_rounded_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => q_x_rounded(33 downto 32),
      S(3 downto 2) => B"00",
      S(1) => q_x_temp_reg_n_72,
      S(0) => q_x_temp_reg_n_73
    );
q_x_norm_rounded_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => q_x_norm_rounded_i_3_n_0,
      CO(3) => q_x_norm_rounded_i_2_n_0,
      CO(2) => q_x_norm_rounded_i_2_n_1,
      CO(1) => q_x_norm_rounded_i_2_n_2,
      CO(0) => q_x_norm_rounded_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_x_rounded(31 downto 28),
      S(3) => q_x_temp_reg_n_74,
      S(2) => q_x_temp_reg_n_75,
      S(1) => q_x_temp_reg_n_76,
      S(0) => q_x_temp_reg_n_77
    );
q_x_norm_rounded_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q_x_norm_rounded_i_4_n_0,
      CO(3) => q_x_norm_rounded_i_3_n_0,
      CO(2) => q_x_norm_rounded_i_3_n_1,
      CO(1) => q_x_norm_rounded_i_3_n_2,
      CO(0) => q_x_norm_rounded_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_x_rounded(27 downto 24),
      S(3) => q_x_temp_reg_n_78,
      S(2) => q_x_temp_reg_n_79,
      S(1) => q_x_temp_reg_n_80,
      S(0) => q_x_temp_reg_n_81
    );
q_x_norm_rounded_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => q_x_norm_rounded_i_5_n_0,
      CO(3) => q_x_norm_rounded_i_4_n_0,
      CO(2) => q_x_norm_rounded_i_4_n_1,
      CO(1) => q_x_norm_rounded_i_4_n_2,
      CO(0) => q_x_norm_rounded_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_x_rounded(23 downto 20),
      S(3) => q_x_temp_reg_n_82,
      S(2) => q_x_temp_reg_n_83,
      S(1) => q_x_temp_reg_n_84,
      S(0) => q_x_temp_reg_n_85
    );
q_x_norm_rounded_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_x_norm_rounded_i_5_n_0,
      CO(2) => q_x_norm_rounded_i_5_n_1,
      CO(1) => q_x_norm_rounded_i_5_n_2,
      CO(0) => q_x_norm_rounded_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => q_x_temp_reg_n_88,
      DI(0) => '0',
      O(3 downto 2) => q_x_rounded(19 downto 18),
      O(1 downto 0) => NLW_q_x_norm_rounded_i_5_O_UNCONNECTED(1 downto 0),
      S(3) => q_x_temp_reg_n_86,
      S(2) => q_x_temp_reg_n_87,
      S(1) => q_x_norm_rounded_i_6_n_0,
      S(0) => q_x_temp_reg_n_89
    );
q_x_norm_rounded_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_x_temp_reg_n_88,
      O => q_x_norm_rounded_i_6_n_0
    );
q_x_temp2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_x_norm_rounded_n_82,
      A(28) => q_hat_dot_x_norm_rounded_n_82,
      A(27) => q_hat_dot_x_norm_rounded_n_82,
      A(26) => q_hat_dot_x_norm_rounded_n_82,
      A(25) => q_hat_dot_x_norm_rounded_n_82,
      A(24) => q_hat_dot_x_norm_rounded_n_82,
      A(23) => q_hat_dot_x_norm_rounded_n_82,
      A(22) => q_hat_dot_x_norm_rounded_n_82,
      A(21) => q_hat_dot_x_norm_rounded_n_82,
      A(20) => q_hat_dot_x_norm_rounded_n_82,
      A(19) => q_hat_dot_x_norm_rounded_n_82,
      A(18) => q_hat_dot_x_norm_rounded_n_82,
      A(17) => q_hat_dot_x_norm_rounded_n_82,
      A(16) => q_hat_dot_x_norm_rounded_n_82,
      A(15) => q_hat_dot_x_norm_rounded_n_82,
      A(14) => q_hat_dot_x_norm_rounded_n_83,
      A(13) => q_hat_dot_x_norm_rounded_n_84,
      A(12) => q_hat_dot_x_norm_rounded_n_85,
      A(11) => q_hat_dot_x_norm_rounded_n_86,
      A(10) => q_hat_dot_x_norm_rounded_n_87,
      A(9) => q_hat_dot_x_norm_rounded_n_88,
      A(8) => q_hat_dot_x_norm_rounded_n_89,
      A(7) => q_hat_dot_x_norm_rounded_n_90,
      A(6) => q_hat_dot_x_norm_rounded_n_91,
      A(5) => q_hat_dot_x_norm_rounded_n_92,
      A(4) => q_hat_dot_x_norm_rounded_n_93,
      A(3) => q_hat_dot_x_norm_rounded_n_94,
      A(2) => q_hat_dot_x_norm_rounded_n_95,
      A(1) => q_hat_dot_x_norm_rounded_n_96,
      A(0) => q_hat_dot_x_norm_rounded_n_97,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_x_temp2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 0) => B"000000000000010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_x_temp2_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => q_dot_x_reg_n_66,
      C(46) => q_dot_x_reg_n_66,
      C(45) => q_dot_x_reg_n_66,
      C(44) => q_dot_x_reg_n_66,
      C(43) => q_dot_x_reg_n_66,
      C(42) => q_dot_x_reg_n_66,
      C(41) => q_dot_x_reg_n_66,
      C(40) => q_dot_x_reg_n_66,
      C(39) => q_dot_x_reg_n_66,
      C(38) => q_dot_x_reg_n_66,
      C(37) => q_dot_x_reg_n_66,
      C(36) => q_dot_x_reg_n_66,
      C(35) => q_dot_x_reg_n_66,
      C(34) => q_dot_x_reg_n_66,
      C(33) => q_dot_x_reg_n_66,
      C(32) => q_dot_x_reg_n_66,
      C(31) => q_dot_x_reg_n_66,
      C(30) => q_dot_x_reg_n_66,
      C(29) => q_dot_x_reg_n_66,
      C(28) => q_dot_x_reg_n_66,
      C(27) => q_dot_x_reg_n_66,
      C(26) => q_dot_x_reg_n_66,
      C(25) => q_dot_x_reg_n_66,
      C(24) => q_dot_x_reg_n_66,
      C(23) => q_dot_x_reg_n_66,
      C(22) => q_dot_x_reg_n_66,
      C(21) => q_dot_x_reg_n_66,
      C(20) => q_dot_x_reg_n_66,
      C(19) => q_dot_x_reg_n_66,
      C(18) => q_dot_x_reg_n_66,
      C(17) => q_dot_x_reg_n_66,
      C(16) => q_dot_x_reg_n_66,
      C(15) => q_dot_x_reg_n_66,
      C(14) => q_dot_x_reg_n_66,
      C(13) => q_dot_x_reg_n_66,
      C(12) => q_dot_x_reg_n_66,
      C(11) => q_dot_x_reg_n_66,
      C(10) => q_dot_x_reg_n_66,
      C(9) => q_dot_x_reg_n_66,
      C(8) => q_dot_x_reg_n_66,
      C(7) => q_dot_x_reg_n_66,
      C(6) => q_dot_x_reg_n_66,
      C(5) => q_dot_x_reg_n_66,
      C(4) => q_dot_x_reg_n_66,
      C(3) => q_dot_x_reg_n_66,
      C(2) => q_dot_x_reg_n_66,
      C(1) => q_dot_x_reg_n_66,
      C(0) => q_dot_x_reg_n_66,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_x_temp2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_x_temp2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_x_temp2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_x_temp2_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_q_x_temp2_P_UNCONNECTED(47 downto 25),
      P(24) => q_x_temp2_n_81,
      P(23) => q_x_temp2_n_82,
      P(22) => q_x_temp2_n_83,
      P(21) => q_x_temp2_n_84,
      P(20) => q_x_temp2_n_85,
      P(19) => q_x_temp2_n_86,
      P(18) => q_x_temp2_n_87,
      P(17) => q_x_temp2_n_88,
      P(16) => q_x_temp2_n_89,
      P(15) => q_x_temp2_n_90,
      P(14) => q_x_temp2_n_91,
      P(13) => q_x_temp2_n_92,
      P(12) => q_x_temp2_n_93,
      P(11) => q_x_temp2_n_94,
      P(10) => q_x_temp2_n_95,
      P(9) => q_x_temp2_n_96,
      P(8) => q_x_temp2_n_97,
      P(7) => q_x_temp2_n_98,
      P(6) => q_x_temp2_n_99,
      P(5) => q_x_temp2_n_100,
      P(4) => q_x_temp2_n_101,
      P(3) => q_x_temp2_n_102,
      P(2) => q_x_temp2_n_103,
      P(1) => q_x_temp2_n_104,
      P(0) => q_x_temp2_n_105,
      PATTERNBDETECT => NLW_q_x_temp2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_x_temp2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_x_temp2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_x_temp2_UNDERFLOW_UNCONNECTED
    );
q_x_temp_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_x_temp2_n_81,
      A(28) => q_x_temp2_n_81,
      A(27) => q_x_temp2_n_81,
      A(26) => q_x_temp2_n_81,
      A(25) => q_x_temp2_n_81,
      A(24) => q_x_temp2_n_81,
      A(23) => q_x_temp2_n_82,
      A(22) => q_x_temp2_n_83,
      A(21) => q_x_temp2_n_84,
      A(20) => q_x_temp2_n_85,
      A(19) => q_x_temp2_n_86,
      A(18) => q_x_temp2_n_87,
      A(17) => q_x_temp2_n_88,
      A(16) => q_x_temp2_n_89,
      A(15) => q_x_temp2_n_90,
      A(14) => q_x_temp2_n_91,
      A(13) => q_x_temp2_n_92,
      A(12) => q_x_temp2_n_93,
      A(11) => q_x_temp2_n_94,
      A(10) => q_x_temp2_n_95,
      A(9) => q_x_temp2_n_96,
      A(8) => q_x_temp2_n_97,
      A(7) => q_x_temp2_n_98,
      A(6) => q_x_temp2_n_99,
      A(5) => q_x_temp2_n_100,
      A(4) => q_x_temp2_n_101,
      A(3) => q_x_temp2_n_102,
      A(2) => q_x_temp2_n_103,
      A(1) => q_x_temp2_n_104,
      A(0) => q_x_temp2_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_x_temp_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011000101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_x_temp_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^q_x_norm_output_reg[15]_0\(15),
      C(46) => \^q_x_norm_output_reg[15]_0\(15),
      C(45) => \^q_x_norm_output_reg[15]_0\(15),
      C(44) => \^q_x_norm_output_reg[15]_0\(15),
      C(43) => \^q_x_norm_output_reg[15]_0\(15),
      C(42) => \^q_x_norm_output_reg[15]_0\(15),
      C(41) => \^q_x_norm_output_reg[15]_0\(15),
      C(40) => \^q_x_norm_output_reg[15]_0\(15),
      C(39) => \^q_x_norm_output_reg[15]_0\(15),
      C(38) => \^q_x_norm_output_reg[15]_0\(15),
      C(37) => \^q_x_norm_output_reg[15]_0\(15),
      C(36) => \^q_x_norm_output_reg[15]_0\(15),
      C(35) => \^q_x_norm_output_reg[15]_0\(15),
      C(34) => \^q_x_norm_output_reg[15]_0\(15),
      C(33 downto 18) => \^q_x_norm_output_reg[15]_0\(15 downto 0),
      C(17 downto 0) => B"000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_x_temp_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_x_temp_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => CEA2,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => start_quat_int,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_x_temp_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_x_temp_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_q_x_temp_reg_P_UNCONNECTED(47 downto 35),
      P(34) => q_x_temp_reg_n_71,
      P(33) => q_x_temp_reg_n_72,
      P(32) => q_x_temp_reg_n_73,
      P(31) => q_x_temp_reg_n_74,
      P(30) => q_x_temp_reg_n_75,
      P(29) => q_x_temp_reg_n_76,
      P(28) => q_x_temp_reg_n_77,
      P(27) => q_x_temp_reg_n_78,
      P(26) => q_x_temp_reg_n_79,
      P(25) => q_x_temp_reg_n_80,
      P(24) => q_x_temp_reg_n_81,
      P(23) => q_x_temp_reg_n_82,
      P(22) => q_x_temp_reg_n_83,
      P(21) => q_x_temp_reg_n_84,
      P(20) => q_x_temp_reg_n_85,
      P(19) => q_x_temp_reg_n_86,
      P(18) => q_x_temp_reg_n_87,
      P(17) => q_x_temp_reg_n_88,
      P(16) => q_x_temp_reg_n_89,
      P(15) => q_x_temp_reg_n_90,
      P(14) => q_x_temp_reg_n_91,
      P(13) => q_x_temp_reg_n_92,
      P(12) => q_x_temp_reg_n_93,
      P(11) => q_x_temp_reg_n_94,
      P(10) => q_x_temp_reg_n_95,
      P(9) => q_x_temp_reg_n_96,
      P(8) => q_x_temp_reg_n_97,
      P(7) => q_x_temp_reg_n_98,
      P(6) => q_x_temp_reg_n_99,
      P(5) => q_x_temp_reg_n_100,
      P(4) => q_x_temp_reg_n_101,
      P(3) => q_x_temp_reg_n_102,
      P(2) => q_x_temp_reg_n_103,
      P(1) => q_x_temp_reg_n_104,
      P(0) => q_x_temp_reg_n_105,
      PATTERNBDETECT => NLW_q_x_temp_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_x_temp_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_x_temp_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => invSqrtAccNorm_n_0,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_x_temp_reg_UNDERFLOW_UNCONNECTED
    );
\q_y_norm_output_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(0),
      Q => \^q_y_norm_output_reg[15]_0\(0),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(10),
      Q => \^q_y_norm_output_reg[15]_0\(10),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(11),
      Q => \^q_y_norm_output_reg[15]_0\(11),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(12),
      Q => \^q_y_norm_output_reg[15]_0\(12),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(13),
      Q => \^q_y_norm_output_reg[15]_0\(13),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(14),
      Q => \^q_y_norm_output_reg[15]_0\(14),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(15),
      Q => \^q_y_norm_output_reg[15]_0\(15),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(1),
      Q => \^q_y_norm_output_reg[15]_0\(1),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(2),
      Q => \^q_y_norm_output_reg[15]_0\(2),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(3),
      Q => \^q_y_norm_output_reg[15]_0\(3),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(4),
      Q => \^q_y_norm_output_reg[15]_0\(4),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(5),
      Q => \^q_y_norm_output_reg[15]_0\(5),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(6),
      Q => \^q_y_norm_output_reg[15]_0\(6),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(7),
      Q => \^q_y_norm_output_reg[15]_0\(7),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(8),
      Q => \^q_y_norm_output_reg[15]_0\(8),
      R => invSqrtAccNorm_n_0
    );
\q_y_norm_output_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => B(9),
      Q => \^q_y_norm_output_reg[15]_0\(9),
      R => invSqrtAccNorm_n_0
    );
q_y_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_y_rounded(33),
      A(28) => q_y_rounded(33),
      A(27) => q_y_rounded(33),
      A(26) => q_y_rounded(33),
      A(25) => q_y_rounded(33),
      A(24) => q_y_rounded(33),
      A(23) => q_y_rounded(33),
      A(22) => q_y_rounded(33),
      A(21) => q_y_rounded(33),
      A(20) => q_y_rounded(33),
      A(19) => q_y_rounded(33),
      A(18) => q_y_rounded(33),
      A(17) => q_y_rounded(33),
      A(16) => q_y_rounded(33),
      A(15 downto 0) => q_y_rounded(33 downto 18),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_y_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y_1(9),
      B(16) => y_1(9),
      B(15) => y_1(9),
      B(14) => y_1(9),
      B(13) => y_1(9),
      B(12) => y_1(9),
      B(11) => y_1(9),
      B(10) => y_1(9),
      B(9 downto 0) => y_1(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_y_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000001000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_y_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_y_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtQuatNorm_n_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_w_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_y_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_y_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_q_y_norm_rounded_P_UNCONNECTED(47 downto 20),
      P(19 downto 4) => B(15 downto 0),
      P(3) => q_y_norm_rounded_n_102,
      P(2) => q_y_norm_rounded_n_103,
      P(1) => q_y_norm_rounded_n_104,
      P(0) => q_y_norm_rounded_n_105,
      PATTERNBDETECT => NLW_q_y_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_y_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_y_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_y_norm_rounded_UNDERFLOW_UNCONNECTED
    );
q_y_norm_rounded_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => q_y_norm_rounded_i_2_n_0,
      CO(3 downto 1) => NLW_q_y_norm_rounded_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => q_y_norm_rounded_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_q_y_norm_rounded_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => q_y_rounded(33 downto 32),
      S(3 downto 2) => B"00",
      S(1) => q_y_temp_reg_n_72,
      S(0) => q_y_temp_reg_n_73
    );
q_y_norm_rounded_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => q_y_norm_rounded_i_3_n_0,
      CO(3) => q_y_norm_rounded_i_2_n_0,
      CO(2) => q_y_norm_rounded_i_2_n_1,
      CO(1) => q_y_norm_rounded_i_2_n_2,
      CO(0) => q_y_norm_rounded_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_y_rounded(31 downto 28),
      S(3) => q_y_temp_reg_n_74,
      S(2) => q_y_temp_reg_n_75,
      S(1) => q_y_temp_reg_n_76,
      S(0) => q_y_temp_reg_n_77
    );
q_y_norm_rounded_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q_y_norm_rounded_i_4_n_0,
      CO(3) => q_y_norm_rounded_i_3_n_0,
      CO(2) => q_y_norm_rounded_i_3_n_1,
      CO(1) => q_y_norm_rounded_i_3_n_2,
      CO(0) => q_y_norm_rounded_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_y_rounded(27 downto 24),
      S(3) => q_y_temp_reg_n_78,
      S(2) => q_y_temp_reg_n_79,
      S(1) => q_y_temp_reg_n_80,
      S(0) => q_y_temp_reg_n_81
    );
q_y_norm_rounded_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => q_y_norm_rounded_i_5_n_0,
      CO(3) => q_y_norm_rounded_i_4_n_0,
      CO(2) => q_y_norm_rounded_i_4_n_1,
      CO(1) => q_y_norm_rounded_i_4_n_2,
      CO(0) => q_y_norm_rounded_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_y_rounded(23 downto 20),
      S(3) => q_y_temp_reg_n_82,
      S(2) => q_y_temp_reg_n_83,
      S(1) => q_y_temp_reg_n_84,
      S(0) => q_y_temp_reg_n_85
    );
q_y_norm_rounded_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_y_norm_rounded_i_5_n_0,
      CO(2) => q_y_norm_rounded_i_5_n_1,
      CO(1) => q_y_norm_rounded_i_5_n_2,
      CO(0) => q_y_norm_rounded_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => q_y_temp_reg_n_88,
      DI(0) => '0',
      O(3 downto 2) => q_y_rounded(19 downto 18),
      O(1 downto 0) => NLW_q_y_norm_rounded_i_5_O_UNCONNECTED(1 downto 0),
      S(3) => q_y_temp_reg_n_86,
      S(2) => q_y_temp_reg_n_87,
      S(1) => q_y_norm_rounded_i_6_n_0,
      S(0) => q_y_temp_reg_n_89
    );
q_y_norm_rounded_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_y_temp_reg_n_88,
      O => q_y_norm_rounded_i_6_n_0
    );
q_y_temp2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_y_norm_rounded_n_82,
      A(28) => q_hat_dot_y_norm_rounded_n_82,
      A(27) => q_hat_dot_y_norm_rounded_n_82,
      A(26) => q_hat_dot_y_norm_rounded_n_82,
      A(25) => q_hat_dot_y_norm_rounded_n_82,
      A(24) => q_hat_dot_y_norm_rounded_n_82,
      A(23) => q_hat_dot_y_norm_rounded_n_82,
      A(22) => q_hat_dot_y_norm_rounded_n_82,
      A(21) => q_hat_dot_y_norm_rounded_n_82,
      A(20) => q_hat_dot_y_norm_rounded_n_82,
      A(19) => q_hat_dot_y_norm_rounded_n_82,
      A(18) => q_hat_dot_y_norm_rounded_n_82,
      A(17) => q_hat_dot_y_norm_rounded_n_82,
      A(16) => q_hat_dot_y_norm_rounded_n_82,
      A(15) => q_hat_dot_y_norm_rounded_n_82,
      A(14) => q_hat_dot_y_norm_rounded_n_83,
      A(13) => q_hat_dot_y_norm_rounded_n_84,
      A(12) => q_hat_dot_y_norm_rounded_n_85,
      A(11) => q_hat_dot_y_norm_rounded_n_86,
      A(10) => q_hat_dot_y_norm_rounded_n_87,
      A(9) => q_hat_dot_y_norm_rounded_n_88,
      A(8) => q_hat_dot_y_norm_rounded_n_89,
      A(7) => q_hat_dot_y_norm_rounded_n_90,
      A(6) => q_hat_dot_y_norm_rounded_n_91,
      A(5) => q_hat_dot_y_norm_rounded_n_92,
      A(4) => q_hat_dot_y_norm_rounded_n_93,
      A(3) => q_hat_dot_y_norm_rounded_n_94,
      A(2) => q_hat_dot_y_norm_rounded_n_95,
      A(1) => q_hat_dot_y_norm_rounded_n_96,
      A(0) => q_hat_dot_y_norm_rounded_n_97,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_y_temp2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 0) => B"000000000000010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_y_temp2_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => q_dot_y_reg_n_66,
      C(46) => q_dot_y_reg_n_66,
      C(45) => q_dot_y_reg_n_66,
      C(44) => q_dot_y_reg_n_66,
      C(43) => q_dot_y_reg_n_66,
      C(42) => q_dot_y_reg_n_66,
      C(41) => q_dot_y_reg_n_66,
      C(40) => q_dot_y_reg_n_66,
      C(39) => q_dot_y_reg_n_66,
      C(38) => q_dot_y_reg_n_66,
      C(37) => q_dot_y_reg_n_66,
      C(36) => q_dot_y_reg_n_66,
      C(35) => q_dot_y_reg_n_66,
      C(34) => q_dot_y_reg_n_66,
      C(33) => q_dot_y_reg_n_66,
      C(32) => q_dot_y_reg_n_66,
      C(31) => q_dot_y_reg_n_66,
      C(30) => q_dot_y_reg_n_66,
      C(29) => q_dot_y_reg_n_66,
      C(28) => q_dot_y_reg_n_66,
      C(27) => q_dot_y_reg_n_66,
      C(26) => q_dot_y_reg_n_66,
      C(25) => q_dot_y_reg_n_66,
      C(24) => q_dot_y_reg_n_66,
      C(23) => q_dot_y_reg_n_66,
      C(22) => q_dot_y_reg_n_66,
      C(21) => q_dot_y_reg_n_66,
      C(20) => q_dot_y_reg_n_66,
      C(19) => q_dot_y_reg_n_66,
      C(18) => q_dot_y_reg_n_66,
      C(17) => q_dot_y_reg_n_66,
      C(16) => q_dot_y_reg_n_66,
      C(15) => q_dot_y_reg_n_66,
      C(14) => q_dot_y_reg_n_66,
      C(13) => q_dot_y_reg_n_66,
      C(12) => q_dot_y_reg_n_66,
      C(11) => q_dot_y_reg_n_66,
      C(10) => q_dot_y_reg_n_66,
      C(9) => q_dot_y_reg_n_66,
      C(8) => q_dot_y_reg_n_66,
      C(7) => q_dot_y_reg_n_66,
      C(6) => q_dot_y_reg_n_66,
      C(5) => q_dot_y_reg_n_66,
      C(4) => q_dot_y_reg_n_66,
      C(3) => q_dot_y_reg_n_66,
      C(2) => q_dot_y_reg_n_66,
      C(1) => q_dot_y_reg_n_66,
      C(0) => q_dot_y_reg_n_66,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_y_temp2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_y_temp2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_y_temp2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_y_temp2_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_q_y_temp2_P_UNCONNECTED(47 downto 25),
      P(24) => q_y_temp2_n_81,
      P(23) => q_y_temp2_n_82,
      P(22) => q_y_temp2_n_83,
      P(21) => q_y_temp2_n_84,
      P(20) => q_y_temp2_n_85,
      P(19) => q_y_temp2_n_86,
      P(18) => q_y_temp2_n_87,
      P(17) => q_y_temp2_n_88,
      P(16) => q_y_temp2_n_89,
      P(15) => q_y_temp2_n_90,
      P(14) => q_y_temp2_n_91,
      P(13) => q_y_temp2_n_92,
      P(12) => q_y_temp2_n_93,
      P(11) => q_y_temp2_n_94,
      P(10) => q_y_temp2_n_95,
      P(9) => q_y_temp2_n_96,
      P(8) => q_y_temp2_n_97,
      P(7) => q_y_temp2_n_98,
      P(6) => q_y_temp2_n_99,
      P(5) => q_y_temp2_n_100,
      P(4) => q_y_temp2_n_101,
      P(3) => q_y_temp2_n_102,
      P(2) => q_y_temp2_n_103,
      P(1) => q_y_temp2_n_104,
      P(0) => q_y_temp2_n_105,
      PATTERNBDETECT => NLW_q_y_temp2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_y_temp2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_y_temp2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_y_temp2_UNDERFLOW_UNCONNECTED
    );
q_y_temp_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_y_temp2_n_81,
      A(28) => q_y_temp2_n_81,
      A(27) => q_y_temp2_n_81,
      A(26) => q_y_temp2_n_81,
      A(25) => q_y_temp2_n_81,
      A(24) => q_y_temp2_n_81,
      A(23) => q_y_temp2_n_82,
      A(22) => q_y_temp2_n_83,
      A(21) => q_y_temp2_n_84,
      A(20) => q_y_temp2_n_85,
      A(19) => q_y_temp2_n_86,
      A(18) => q_y_temp2_n_87,
      A(17) => q_y_temp2_n_88,
      A(16) => q_y_temp2_n_89,
      A(15) => q_y_temp2_n_90,
      A(14) => q_y_temp2_n_91,
      A(13) => q_y_temp2_n_92,
      A(12) => q_y_temp2_n_93,
      A(11) => q_y_temp2_n_94,
      A(10) => q_y_temp2_n_95,
      A(9) => q_y_temp2_n_96,
      A(8) => q_y_temp2_n_97,
      A(7) => q_y_temp2_n_98,
      A(6) => q_y_temp2_n_99,
      A(5) => q_y_temp2_n_100,
      A(4) => q_y_temp2_n_101,
      A(3) => q_y_temp2_n_102,
      A(2) => q_y_temp2_n_103,
      A(1) => q_y_temp2_n_104,
      A(0) => q_y_temp2_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_y_temp_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011000101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_y_temp_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^q_y_norm_output_reg[15]_0\(15),
      C(46) => \^q_y_norm_output_reg[15]_0\(15),
      C(45) => \^q_y_norm_output_reg[15]_0\(15),
      C(44) => \^q_y_norm_output_reg[15]_0\(15),
      C(43) => \^q_y_norm_output_reg[15]_0\(15),
      C(42) => \^q_y_norm_output_reg[15]_0\(15),
      C(41) => \^q_y_norm_output_reg[15]_0\(15),
      C(40) => \^q_y_norm_output_reg[15]_0\(15),
      C(39) => \^q_y_norm_output_reg[15]_0\(15),
      C(38) => \^q_y_norm_output_reg[15]_0\(15),
      C(37) => \^q_y_norm_output_reg[15]_0\(15),
      C(36) => \^q_y_norm_output_reg[15]_0\(15),
      C(35) => \^q_y_norm_output_reg[15]_0\(15),
      C(34) => \^q_y_norm_output_reg[15]_0\(15),
      C(33 downto 18) => \^q_y_norm_output_reg[15]_0\(15 downto 0),
      C(17 downto 0) => B"000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_y_temp_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_y_temp_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => CEA2,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => start_quat_int,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_y_temp_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_y_temp_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_q_y_temp_reg_P_UNCONNECTED(47 downto 35),
      P(34) => q_y_temp_reg_n_71,
      P(33) => q_y_temp_reg_n_72,
      P(32) => q_y_temp_reg_n_73,
      P(31) => q_y_temp_reg_n_74,
      P(30) => q_y_temp_reg_n_75,
      P(29) => q_y_temp_reg_n_76,
      P(28) => q_y_temp_reg_n_77,
      P(27) => q_y_temp_reg_n_78,
      P(26) => q_y_temp_reg_n_79,
      P(25) => q_y_temp_reg_n_80,
      P(24) => q_y_temp_reg_n_81,
      P(23) => q_y_temp_reg_n_82,
      P(22) => q_y_temp_reg_n_83,
      P(21) => q_y_temp_reg_n_84,
      P(20) => q_y_temp_reg_n_85,
      P(19) => q_y_temp_reg_n_86,
      P(18) => q_y_temp_reg_n_87,
      P(17) => q_y_temp_reg_n_88,
      P(16) => q_y_temp_reg_n_89,
      P(15) => q_y_temp_reg_n_90,
      P(14) => q_y_temp_reg_n_91,
      P(13) => q_y_temp_reg_n_92,
      P(12) => q_y_temp_reg_n_93,
      P(11) => q_y_temp_reg_n_94,
      P(10) => q_y_temp_reg_n_95,
      P(9) => q_y_temp_reg_n_96,
      P(8) => q_y_temp_reg_n_97,
      P(7) => q_y_temp_reg_n_98,
      P(6) => q_y_temp_reg_n_99,
      P(5) => q_y_temp_reg_n_100,
      P(4) => q_y_temp_reg_n_101,
      P(3) => q_y_temp_reg_n_102,
      P(2) => q_y_temp_reg_n_103,
      P(1) => q_y_temp_reg_n_104,
      P(0) => q_y_temp_reg_n_105,
      PATTERNBDETECT => NLW_q_y_temp_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_y_temp_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_y_temp_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => invSqrtAccNorm_n_0,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_y_temp_reg_UNDERFLOW_UNCONNECTED
    );
\q_z_norm_output_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(4),
      Q => \^q_z_norm_output_reg[15]_0\(0),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(14),
      Q => \^q_z_norm_output_reg[15]_0\(10),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(15),
      Q => \^q_z_norm_output_reg[15]_0\(11),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(16),
      Q => \^q_z_norm_output_reg[15]_0\(12),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(17),
      Q => \^q_z_norm_output_reg[15]_0\(13),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(18),
      Q => \^q_z_norm_output_reg[15]_0\(14),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(19),
      Q => \^q_z_norm_output_reg[15]_0\(15),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(5),
      Q => \^q_z_norm_output_reg[15]_0\(1),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(6),
      Q => \^q_z_norm_output_reg[15]_0\(2),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(7),
      Q => \^q_z_norm_output_reg[15]_0\(3),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(8),
      Q => \^q_z_norm_output_reg[15]_0\(4),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(9),
      Q => \^q_z_norm_output_reg[15]_0\(5),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(10),
      Q => \^q_z_norm_output_reg[15]_0\(6),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(11),
      Q => \^q_z_norm_output_reg[15]_0\(7),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(12),
      Q => \^q_z_norm_output_reg[15]_0\(8),
      R => invSqrtAccNorm_n_0
    );
\q_z_norm_output_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \q_z_norm_rounded__0\(13),
      Q => \^q_z_norm_output_reg[15]_0\(9),
      R => invSqrtAccNorm_n_0
    );
q_z_norm_rounded: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_z_rounded(33),
      A(28) => q_z_rounded(33),
      A(27) => q_z_rounded(33),
      A(26) => q_z_rounded(33),
      A(25) => q_z_rounded(33),
      A(24) => q_z_rounded(33),
      A(23) => q_z_rounded(33),
      A(22) => q_z_rounded(33),
      A(21) => q_z_rounded(33),
      A(20) => q_z_rounded(33),
      A(19) => q_z_rounded(33),
      A(18) => q_z_rounded(33),
      A(17) => q_z_rounded(33),
      A(16) => q_z_rounded(33),
      A(15 downto 0) => q_z_rounded(33 downto 18),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_z_norm_rounded_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => y_1(9),
      B(16) => y_1(9),
      B(15) => y_1(9),
      B(14) => y_1(9),
      B(13) => y_1(9),
      B(12) => y_1(9),
      B(11) => y_1(9),
      B(10) => y_1(9),
      B(9 downto 0) => y_1(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_z_norm_rounded_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000001000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_z_norm_rounded_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_z_norm_rounded_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => invSqrtQuatNorm_n_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => q_w_norm_temp,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_z_norm_rounded_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_z_norm_rounded_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_q_z_norm_rounded_P_UNCONNECTED(47 downto 20),
      P(19 downto 4) => \q_z_norm_rounded__0\(19 downto 4),
      P(3) => q_z_norm_rounded_n_102,
      P(2) => q_z_norm_rounded_n_103,
      P(1) => q_z_norm_rounded_n_104,
      P(0) => q_z_norm_rounded_n_105,
      PATTERNBDETECT => NLW_q_z_norm_rounded_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_z_norm_rounded_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_z_norm_rounded_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => invSqrtAccNorm_n_0,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_z_norm_rounded_UNDERFLOW_UNCONNECTED
    );
q_z_norm_rounded_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_z_temp_reg_n_88,
      O => q_z_norm_rounded_i_11_n_0
    );
q_z_norm_rounded_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => q_z_norm_rounded_i_6_n_0,
      CO(3 downto 1) => NLW_q_z_norm_rounded_i_5_CO_UNCONNECTED(3 downto 1),
      CO(0) => q_z_norm_rounded_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_q_z_norm_rounded_i_5_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => q_z_rounded(33 downto 32),
      S(3 downto 2) => B"00",
      S(1) => q_z_temp_reg_n_72,
      S(0) => q_z_temp_reg_n_73
    );
q_z_norm_rounded_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => q_z_norm_rounded_i_7_n_0,
      CO(3) => q_z_norm_rounded_i_6_n_0,
      CO(2) => q_z_norm_rounded_i_6_n_1,
      CO(1) => q_z_norm_rounded_i_6_n_2,
      CO(0) => q_z_norm_rounded_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_z_rounded(31 downto 28),
      S(3) => q_z_temp_reg_n_74,
      S(2) => q_z_temp_reg_n_75,
      S(1) => q_z_temp_reg_n_76,
      S(0) => q_z_temp_reg_n_77
    );
q_z_norm_rounded_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => q_z_norm_rounded_i_8_n_0,
      CO(3) => q_z_norm_rounded_i_7_n_0,
      CO(2) => q_z_norm_rounded_i_7_n_1,
      CO(1) => q_z_norm_rounded_i_7_n_2,
      CO(0) => q_z_norm_rounded_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_z_rounded(27 downto 24),
      S(3) => q_z_temp_reg_n_78,
      S(2) => q_z_temp_reg_n_79,
      S(1) => q_z_temp_reg_n_80,
      S(0) => q_z_temp_reg_n_81
    );
q_z_norm_rounded_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => q_z_norm_rounded_i_9_n_0,
      CO(3) => q_z_norm_rounded_i_8_n_0,
      CO(2) => q_z_norm_rounded_i_8_n_1,
      CO(1) => q_z_norm_rounded_i_8_n_2,
      CO(0) => q_z_norm_rounded_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_z_rounded(23 downto 20),
      S(3) => q_z_temp_reg_n_82,
      S(2) => q_z_temp_reg_n_83,
      S(1) => q_z_temp_reg_n_84,
      S(0) => q_z_temp_reg_n_85
    );
q_z_norm_rounded_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_z_norm_rounded_i_9_n_0,
      CO(2) => q_z_norm_rounded_i_9_n_1,
      CO(1) => q_z_norm_rounded_i_9_n_2,
      CO(0) => q_z_norm_rounded_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => q_z_temp_reg_n_88,
      DI(0) => '0',
      O(3 downto 2) => q_z_rounded(19 downto 18),
      O(1 downto 0) => NLW_q_z_norm_rounded_i_9_O_UNCONNECTED(1 downto 0),
      S(3) => q_z_temp_reg_n_86,
      S(2) => q_z_temp_reg_n_87,
      S(1) => q_z_norm_rounded_i_11_n_0,
      S(0) => q_z_temp_reg_n_89
    );
q_z_temp2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_hat_dot_z_norm_rounded_n_82,
      A(28) => q_hat_dot_z_norm_rounded_n_82,
      A(27) => q_hat_dot_z_norm_rounded_n_82,
      A(26) => q_hat_dot_z_norm_rounded_n_82,
      A(25) => q_hat_dot_z_norm_rounded_n_82,
      A(24) => q_hat_dot_z_norm_rounded_n_82,
      A(23) => q_hat_dot_z_norm_rounded_n_82,
      A(22) => q_hat_dot_z_norm_rounded_n_82,
      A(21) => q_hat_dot_z_norm_rounded_n_82,
      A(20) => q_hat_dot_z_norm_rounded_n_82,
      A(19) => q_hat_dot_z_norm_rounded_n_82,
      A(18) => q_hat_dot_z_norm_rounded_n_82,
      A(17) => q_hat_dot_z_norm_rounded_n_82,
      A(16) => q_hat_dot_z_norm_rounded_n_82,
      A(15) => q_hat_dot_z_norm_rounded_n_82,
      A(14) => q_hat_dot_z_norm_rounded_n_83,
      A(13) => q_hat_dot_z_norm_rounded_n_84,
      A(12) => q_hat_dot_z_norm_rounded_n_85,
      A(11) => q_hat_dot_z_norm_rounded_n_86,
      A(10) => q_hat_dot_z_norm_rounded_n_87,
      A(9) => q_hat_dot_z_norm_rounded_n_88,
      A(8) => q_hat_dot_z_norm_rounded_n_89,
      A(7) => q_hat_dot_z_norm_rounded_n_90,
      A(6) => q_hat_dot_z_norm_rounded_n_91,
      A(5) => q_hat_dot_z_norm_rounded_n_92,
      A(4) => q_hat_dot_z_norm_rounded_n_93,
      A(3) => q_hat_dot_z_norm_rounded_n_94,
      A(2) => q_hat_dot_z_norm_rounded_n_95,
      A(1) => q_hat_dot_z_norm_rounded_n_96,
      A(0) => q_hat_dot_z_norm_rounded_n_97,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_z_temp2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 0) => B"000000000000010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_z_temp2_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C0,
      C(46) => C0,
      C(45) => C0,
      C(44) => C0,
      C(43) => C0,
      C(42) => C0,
      C(41) => C0,
      C(40) => C0,
      C(39) => C0,
      C(38) => C0,
      C(37) => C0,
      C(36) => C0,
      C(35) => C0,
      C(34) => C0,
      C(33) => C0,
      C(32) => C0,
      C(31) => C0,
      C(30) => C0,
      C(29) => C0,
      C(28) => C0,
      C(27) => C0,
      C(26) => C0,
      C(25) => C0,
      C(24) => C0,
      C(23) => C0,
      C(22) => C0,
      C(21) => C0,
      C(20) => C0,
      C(19) => C0,
      C(18) => C0,
      C(17) => C0,
      C(16) => C0,
      C(15) => C0,
      C(14) => C0,
      C(13) => C0,
      C(12) => C0,
      C(11) => C0,
      C(10) => C0,
      C(9) => C0,
      C(8) => C0,
      C(7) => C0,
      C(6) => C0,
      C(5) => C0,
      C(4) => C0,
      C(3) => C0,
      C(2) => C0,
      C(1) => C0,
      C(0) => C0,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_z_temp2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_z_temp2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_z_temp2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_z_temp2_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_q_z_temp2_P_UNCONNECTED(47 downto 25),
      P(24) => q_z_temp2_n_81,
      P(23) => q_z_temp2_n_82,
      P(22) => q_z_temp2_n_83,
      P(21) => q_z_temp2_n_84,
      P(20) => q_z_temp2_n_85,
      P(19) => q_z_temp2_n_86,
      P(18) => q_z_temp2_n_87,
      P(17) => q_z_temp2_n_88,
      P(16) => q_z_temp2_n_89,
      P(15) => q_z_temp2_n_90,
      P(14) => q_z_temp2_n_91,
      P(13) => q_z_temp2_n_92,
      P(12) => q_z_temp2_n_93,
      P(11) => q_z_temp2_n_94,
      P(10) => q_z_temp2_n_95,
      P(9) => q_z_temp2_n_96,
      P(8) => q_z_temp2_n_97,
      P(7) => q_z_temp2_n_98,
      P(6) => q_z_temp2_n_99,
      P(5) => q_z_temp2_n_100,
      P(4) => q_z_temp2_n_101,
      P(3) => q_z_temp2_n_102,
      P(2) => q_z_temp2_n_103,
      P(1) => q_z_temp2_n_104,
      P(0) => q_z_temp2_n_105,
      PATTERNBDETECT => NLW_q_z_temp2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_z_temp2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_z_temp2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_q_z_temp2_UNDERFLOW_UNCONNECTED
    );
q_z_temp_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q_z_temp2_n_81,
      A(28) => q_z_temp2_n_81,
      A(27) => q_z_temp2_n_81,
      A(26) => q_z_temp2_n_81,
      A(25) => q_z_temp2_n_81,
      A(24) => q_z_temp2_n_81,
      A(23) => q_z_temp2_n_82,
      A(22) => q_z_temp2_n_83,
      A(21) => q_z_temp2_n_84,
      A(20) => q_z_temp2_n_85,
      A(19) => q_z_temp2_n_86,
      A(18) => q_z_temp2_n_87,
      A(17) => q_z_temp2_n_88,
      A(16) => q_z_temp2_n_89,
      A(15) => q_z_temp2_n_90,
      A(14) => q_z_temp2_n_91,
      A(13) => q_z_temp2_n_92,
      A(12) => q_z_temp2_n_93,
      A(11) => q_z_temp2_n_94,
      A(10) => q_z_temp2_n_95,
      A(9) => q_z_temp2_n_96,
      A(8) => q_z_temp2_n_97,
      A(7) => q_z_temp2_n_98,
      A(6) => q_z_temp2_n_99,
      A(5) => q_z_temp2_n_100,
      A(4) => q_z_temp2_n_101,
      A(3) => q_z_temp2_n_102,
      A(2) => q_z_temp2_n_103,
      A(1) => q_z_temp2_n_104,
      A(0) => q_z_temp2_n_105,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_q_z_temp_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011000101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_q_z_temp_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^q_z_norm_output_reg[15]_0\(15),
      C(46) => \^q_z_norm_output_reg[15]_0\(15),
      C(45) => \^q_z_norm_output_reg[15]_0\(15),
      C(44) => \^q_z_norm_output_reg[15]_0\(15),
      C(43) => \^q_z_norm_output_reg[15]_0\(15),
      C(42) => \^q_z_norm_output_reg[15]_0\(15),
      C(41) => \^q_z_norm_output_reg[15]_0\(15),
      C(40) => \^q_z_norm_output_reg[15]_0\(15),
      C(39) => \^q_z_norm_output_reg[15]_0\(15),
      C(38) => \^q_z_norm_output_reg[15]_0\(15),
      C(37) => \^q_z_norm_output_reg[15]_0\(15),
      C(36) => \^q_z_norm_output_reg[15]_0\(15),
      C(35) => \^q_z_norm_output_reg[15]_0\(15),
      C(34) => \^q_z_norm_output_reg[15]_0\(15),
      C(33 downto 18) => \^q_z_norm_output_reg[15]_0\(15 downto 0),
      C(17 downto 0) => B"000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_q_z_temp_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_q_z_temp_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => CEA2,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => start_quat_int,
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_q_z_temp_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_q_z_temp_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_q_z_temp_reg_P_UNCONNECTED(47 downto 35),
      P(34) => q_z_temp_reg_n_71,
      P(33) => q_z_temp_reg_n_72,
      P(32) => q_z_temp_reg_n_73,
      P(31) => q_z_temp_reg_n_74,
      P(30) => q_z_temp_reg_n_75,
      P(29) => q_z_temp_reg_n_76,
      P(28) => q_z_temp_reg_n_77,
      P(27) => q_z_temp_reg_n_78,
      P(26) => q_z_temp_reg_n_79,
      P(25) => q_z_temp_reg_n_80,
      P(24) => q_z_temp_reg_n_81,
      P(23) => q_z_temp_reg_n_82,
      P(22) => q_z_temp_reg_n_83,
      P(21) => q_z_temp_reg_n_84,
      P(20) => q_z_temp_reg_n_85,
      P(19) => q_z_temp_reg_n_86,
      P(18) => q_z_temp_reg_n_87,
      P(17) => q_z_temp_reg_n_88,
      P(16) => q_z_temp_reg_n_89,
      P(15) => q_z_temp_reg_n_90,
      P(14) => q_z_temp_reg_n_91,
      P(13) => q_z_temp_reg_n_92,
      P(12) => q_z_temp_reg_n_93,
      P(11) => q_z_temp_reg_n_94,
      P(10) => q_z_temp_reg_n_95,
      P(9) => q_z_temp_reg_n_96,
      P(8) => q_z_temp_reg_n_97,
      P(7) => q_z_temp_reg_n_98,
      P(6) => q_z_temp_reg_n_99,
      P(5) => q_z_temp_reg_n_100,
      P(4) => q_z_temp_reg_n_101,
      P(3) => q_z_temp_reg_n_102,
      P(2) => q_z_temp_reg_n_103,
      P(1) => q_z_temp_reg_n_104,
      P(0) => q_z_temp_reg_n_105,
      PATTERNBDETECT => NLW_q_z_temp_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_q_z_temp_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_q_z_temp_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => invSqrtAccNorm_n_0,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => invSqrtAccNorm_n_0,
      UNDERFLOW => NLW_q_z_temp_reg_UNDERFLOW_UNCONNECTED
    );
\ready_in_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0001"
    )
        port map (
      I0 => state_0(0),
      I1 => state_0(2),
      I2 => state_0(1),
      I3 => state_0(3),
      I4 => ready_in_madgwick,
      O => \ready_in_i_1__2_n_0\
    );
ready_in_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ready_in_i_1__2_n_0\,
      Q => ready_in_madgwick,
      R => invSqrtAccNorm_n_0
    );
ready_out_invSqrtAccNorm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ready_out_invSqrtAccNorm,
      I1 => a_x_norm_temp,
      I2 => ready_out_invSqrtAccNorm_reg_n_0,
      O => ready_out_invSqrtAccNorm_i_1_n_0
    );
ready_out_invSqrtAccNorm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ready_out_invSqrtAccNorm_i_1_n_0,
      Q => ready_out_invSqrtAccNorm_reg_n_0,
      R => invSqrtAccNorm_n_0
    );
ready_out_invSqrtGradErrNorm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ready_out_invSqrtGradErrNorm,
      I1 => q_hat_dot_w_norm_temp,
      I2 => ready_out_invSqrtGradErrNorm_reg_n_0,
      O => ready_out_invSqrtGradErrNorm_i_1_n_0
    );
ready_out_invSqrtGradErrNorm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ready_out_invSqrtGradErrNorm_i_1_n_0,
      Q => ready_out_invSqrtGradErrNorm_reg_n_0,
      R => invSqrtAccNorm_n_0
    );
ready_out_invSqrtQuatNorm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ready_out_invSqrtQuatNorm,
      I1 => q_w_norm_temp,
      I2 => ready_out_invSqrtQuatNorm_reg_n_0,
      O => ready_out_invSqrtQuatNorm_i_1_n_0
    );
ready_out_invSqrtQuatNorm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ready_out_invSqrtQuatNorm_i_1_n_0,
      Q => ready_out_invSqrtQuatNorm_reg_n_0,
      R => invSqrtAccNorm_n_0
    );
start_acc_vec_norm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000500"
    )
        port map (
      I0 => state_0(2),
      I1 => done_acc_vec_norm_reg_n_0,
      I2 => state_0(1),
      I3 => state_0(0),
      I4 => state_0(3),
      I5 => start_acc_vec_norm,
      O => start_acc_vec_norm_i_1_n_0
    );
start_acc_vec_norm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start_acc_vec_norm_i_1_n_0,
      Q => start_acc_vec_norm,
      R => invSqrtAccNorm_n_0
    );
start_err_grad_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000A00"
    )
        port map (
      I0 => state_0(2),
      I1 => done_err_grad,
      I2 => state_0(1),
      I3 => state_0(0),
      I4 => state_0(3),
      I5 => start_err_grad,
      O => start_err_grad_i_1_n_0
    );
start_err_grad_norm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF730000000"
    )
        port map (
      I0 => done_err_grad_norm_reg_n_0,
      I1 => state_0(3),
      I2 => state_0(1),
      I3 => state_0(0),
      I4 => state_0(2),
      I5 => start_err_grad_norm,
      O => start_err_grad_norm_i_1_n_0
    );
start_err_grad_norm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start_err_grad_norm_i_1_n_0,
      Q => start_err_grad_norm,
      R => invSqrtAccNorm_n_0
    );
start_err_grad_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start_err_grad_i_1_n_0,
      Q => start_err_grad,
      R => invSqrtAccNorm_n_0
    );
start_obj_func_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00000808"
    )
        port map (
      I0 => state_0(1),
      I1 => state_0(0),
      I2 => state_0(2),
      I3 => done_obj_func,
      I4 => state_0(3),
      I5 => start_obj_func,
      O => start_obj_func_i_1_n_0
    );
start_obj_func_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start_obj_func_i_1_n_0,
      Q => start_obj_func,
      R => invSqrtAccNorm_n_0
    );
start_q_dot_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000300"
    )
        port map (
      I0 => done_q_dot_reg_n_0,
      I1 => state_0(3),
      I2 => state_0(1),
      I3 => state_0(0),
      I4 => state_0(2),
      I5 => start_q_dot,
      O => start_q_dot_i_1_n_0
    );
start_q_dot_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start_q_dot_i_1_n_0,
      Q => start_q_dot,
      R => invSqrtAccNorm_n_0
    );
start_quat_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_q_dot_reg_n_0,
      I1 => state_0(1),
      I2 => start_quat_int_i_2_n_0,
      I3 => start_quat_int,
      O => start_quat_int_i_1_n_0
    );
start_quat_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500404000000000"
    )
        port map (
      I0 => state_0(2),
      I1 => done_quat_int,
      I2 => state_0(1),
      I3 => done_q_dot_reg_n_0,
      I4 => state_0(0),
      I5 => state_0(3),
      O => start_quat_int_i_2_n_0
    );
start_quat_int_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start_quat_int_i_1_n_0,
      Q => start_quat_int,
      R => invSqrtAccNorm_n_0
    );
start_quat_norm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF08080000"
    )
        port map (
      I0 => state_0(1),
      I1 => state_0(0),
      I2 => state_0(2),
      I3 => done_quat_norm_reg_n_0,
      I4 => state_0(3),
      I5 => start_quat_norm,
      O => start_quat_norm_i_1_n_0
    );
start_quat_norm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start_quat_norm_i_1_n_0,
      Q => start_quat_norm,
      R => invSqrtAccNorm_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_0(0),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => state_0(2),
      I1 => state_0(3),
      I2 => state_0(1),
      I3 => state_0(0),
      O => \state[1]_i_1_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"34CC"
    )
        port map (
      I0 => state_0(3),
      I1 => state_0(2),
      I2 => state_0(1),
      I3 => state_0(0),
      O => \state[2]_i_1_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \state[3]_i_3_n_0\,
      I1 => \state[3]_i_4_n_0\,
      I2 => state_0(3),
      I3 => \state[3]_i_5_n_0\,
      I4 => state_0(2),
      I5 => \state[3]_i_6_n_0\,
      O => next_state
    );
\state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4AAA"
    )
        port map (
      I0 => state_0(3),
      I1 => state_0(1),
      I2 => state_0(0),
      I3 => state_0(2),
      O => \state[3]_i_2_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => done_quat_norm_reg_n_0,
      I1 => state_0(0),
      I2 => \q_z_reg[0]\,
      I3 => valid_out_madgwick,
      I4 => state_0(1),
      O => \state[3]_i_3_n_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => done_quat_int,
      I1 => state_0(1),
      I2 => done_q_dot_reg_n_0,
      I3 => state_0(0),
      I4 => done_err_grad_norm_reg_n_0,
      O => \state[3]_i_4_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => done_err_grad,
      I1 => state_0(1),
      I2 => done_obj_func,
      I3 => state_0(0),
      O => \state[3]_i_5_n_0\
    );
\state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB888"
    )
        port map (
      I0 => done_acc_vec_norm_reg_n_0,
      I1 => state_0(1),
      I2 => ready_in_madgwick,
      I3 => \state_reg[0]_0\,
      I4 => state_0(0),
      O => \state[3]_i_6_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => next_state,
      D => \state[0]_i_1_n_0\,
      Q => state_0(0),
      R => invSqrtAccNorm_n_0
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => next_state,
      D => \state[1]_i_1_n_0\,
      Q => state_0(1),
      R => invSqrtAccNorm_n_0
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => next_state,
      D => \state[2]_i_1_n_0\,
      Q => state_0(2),
      R => invSqrtAccNorm_n_0
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => next_state,
      D => \state[3]_i_2_n_0\,
      Q => state_0(3),
      R => invSqrtAccNorm_n_0
    );
valid_in_invSqrtAccNorm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_in_invSqrtAccNorm,
      I1 => ready_out_invSqrtAccNorm,
      I2 => valid_in_invSqrtAccNorm_reg_n_0,
      O => valid_in_invSqrtAccNorm_i_1_n_0
    );
valid_in_invSqrtAccNorm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => valid_in_invSqrtAccNorm_i_1_n_0,
      Q => valid_in_invSqrtAccNorm_reg_n_0,
      R => invSqrtAccNorm_n_0
    );
valid_in_invSqrtGradErrNorm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_in_invSqrtGradErrNorm,
      I1 => ready_out_invSqrtGradErrNorm,
      I2 => valid_in_invSqrtGradErrNorm_reg_n_0,
      O => valid_in_invSqrtGradErrNorm_i_1_n_0
    );
valid_in_invSqrtGradErrNorm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => valid_in_invSqrtGradErrNorm_i_1_n_0,
      Q => valid_in_invSqrtGradErrNorm_reg_n_0,
      R => invSqrtAccNorm_n_0
    );
valid_in_invSqrtQuatNorm_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_in_invSqrtQuatNorm,
      I1 => ready_out_invSqrtQuatNorm,
      I2 => valid_in_invSqrtQuatNorm_reg_n_0,
      O => valid_in_invSqrtQuatNorm_i_1_n_0
    );
valid_in_invSqrtQuatNorm_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => valid_in_invSqrtQuatNorm_i_1_n_0,
      Q => valid_in_invSqrtQuatNorm_reg_n_0,
      R => invSqrtAccNorm_n_0
    );
\valid_out_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE2000"
    )
        port map (
      I0 => state_0(3),
      I1 => state_0(1),
      I2 => state_0(0),
      I3 => state_0(2),
      I4 => valid_out_madgwick,
      O => \valid_out_i_1__2_n_0\
    );
valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \valid_out_i_1__2_n_0\,
      Q => valid_out_madgwick,
      R => invSqrtAccNorm_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MQFU_AXI4_Lite_IP_v1_0 is
  port (
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MQFU_AXI4_Lite_IP_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MQFU_AXI4_Lite_IP_v1_0 is
  signal MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst_n_0 : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \done_i_1__2_n_0\ : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal madgwick_inst_n_0 : STD_LOGIC;
  signal madgwick_inst_n_1 : STD_LOGIC;
  signal madgwick_inst_n_2 : STD_LOGIC;
  signal madgwick_inst_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \q_w_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_w_reg_n_0_[9]\ : STD_LOGIC;
  signal q_w_wire : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_x_wire : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_y : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_y_wire : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_z : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_z_wire : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ready_out_madgwick_i_1_n_0 : STD_LOGIC;
  signal ready_out_madgwick_reg_n_0 : STD_LOGIC;
  signal rst_n_madgwick : STD_LOGIC;
  signal start : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal valid_in_madgwick_i_1_n_0 : STD_LOGIC;
  signal valid_in_madgwick_reg_n_0 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "IDLE:000,PROC_SENS_DATA:001,START:010,WAIT_FOR_RESULT:011,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "IDLE:000,PROC_SENS_DATA:001,START:010,WAIT_FOR_RESULT:011,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "IDLE:000,PROC_SENS_DATA:001,START:010,WAIT_FOR_RESULT:011,DONE:100,";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ready_out_madgwick_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of valid_in_madgwick_i_1 : label is "soft_lutpair127";
begin
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => madgwick_inst_n_0,
      Q => state(0),
      R => p_0_in
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => madgwick_inst_n_1,
      Q => state(1),
      R => p_0_in
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => madgwick_inst_n_2,
      Q => done,
      R => p_0_in
    );
MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MQFU_AXI4_Lite_IP_v1_0_S_AXI
     port map (
      Q(15 downto 0) => q_x(15 downto 0),
      S_AXI_ARREADY => s_axi_arready,
      S_AXI_AWREADY => s_axi_awready,
      S_AXI_WREADY => s_axi_wready,
      \axi_rdata_reg[15]_0\(15 downto 0) => q_y(15 downto 0),
      \axi_rdata_reg[15]_1\(15 downto 0) => q_z(15 downto 0),
      \axi_rdata_reg[15]_2\(15) => \q_w_reg_n_0_[15]\,
      \axi_rdata_reg[15]_2\(14) => \q_w_reg_n_0_[14]\,
      \axi_rdata_reg[15]_2\(13) => \q_w_reg_n_0_[13]\,
      \axi_rdata_reg[15]_2\(12) => \q_w_reg_n_0_[12]\,
      \axi_rdata_reg[15]_2\(11) => \q_w_reg_n_0_[11]\,
      \axi_rdata_reg[15]_2\(10) => \q_w_reg_n_0_[10]\,
      \axi_rdata_reg[15]_2\(9) => \q_w_reg_n_0_[9]\,
      \axi_rdata_reg[15]_2\(8) => \q_w_reg_n_0_[8]\,
      \axi_rdata_reg[15]_2\(7) => \q_w_reg_n_0_[7]\,
      \axi_rdata_reg[15]_2\(6) => \q_w_reg_n_0_[6]\,
      \axi_rdata_reg[15]_2\(5) => \q_w_reg_n_0_[5]\,
      \axi_rdata_reg[15]_2\(4) => \q_w_reg_n_0_[4]\,
      \axi_rdata_reg[15]_2\(3) => \q_w_reg_n_0_[3]\,
      \axi_rdata_reg[15]_2\(2) => \q_w_reg_n_0_[2]\,
      \axi_rdata_reg[15]_2\(1) => \q_w_reg_n_0_[1]\,
      \axi_rdata_reg[15]_2\(0) => \q_w_reg_n_0_[0]\,
      \axi_rdata_reg[2]_0\ => done_reg_n_0,
      p_0_in => p_0_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst_n_0,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(3 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      start => start
    );
\done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => done,
      I1 => state(0),
      I2 => state(1),
      I3 => done_reg_n_0,
      O => \done_i_1__2_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__2_n_0\,
      Q => done_reg_n_0,
      R => MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst_n_0
    );
madgwick_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_madgwick
     port map (
      E(0) => madgwick_inst_n_3,
      \FSM_sequential_state_reg[0]\ => done_reg_n_0,
      Q(15 downto 0) => q_w_wire(15 downto 0),
      done => done,
      done_reg => madgwick_inst_n_0,
      done_reg_0 => madgwick_inst_n_1,
      done_reg_1 => madgwick_inst_n_2,
      \q_x_norm_output_reg[15]_0\(15 downto 0) => q_x_wire(15 downto 0),
      \q_y_norm_output_reg[15]_0\(15 downto 0) => q_y_wire(15 downto 0),
      \q_z_norm_output_reg[15]_0\(15 downto 0) => q_z_wire(15 downto 0),
      \q_z_reg[0]\ => ready_out_madgwick_reg_n_0,
      \q_z_reg[0]_0\ => MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst_n_0,
      rst_n_madgwick => rst_n_madgwick,
      s_axi_aclk => s_axi_aclk,
      start => start,
      state(1 downto 0) => state(1 downto 0),
      \state_reg[0]_0\ => valid_in_madgwick_reg_n_0
    );
\q_w_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(0),
      Q => \q_w_reg_n_0_[0]\,
      R => '0'
    );
\q_w_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(10),
      Q => \q_w_reg_n_0_[10]\,
      R => '0'
    );
\q_w_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(11),
      Q => \q_w_reg_n_0_[11]\,
      R => '0'
    );
\q_w_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(12),
      Q => \q_w_reg_n_0_[12]\,
      R => '0'
    );
\q_w_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(13),
      Q => \q_w_reg_n_0_[13]\,
      R => '0'
    );
\q_w_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(14),
      Q => \q_w_reg_n_0_[14]\,
      R => '0'
    );
\q_w_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(15),
      Q => \q_w_reg_n_0_[15]\,
      R => '0'
    );
\q_w_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(1),
      Q => \q_w_reg_n_0_[1]\,
      R => '0'
    );
\q_w_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(2),
      Q => \q_w_reg_n_0_[2]\,
      R => '0'
    );
\q_w_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(3),
      Q => \q_w_reg_n_0_[3]\,
      R => '0'
    );
\q_w_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(4),
      Q => \q_w_reg_n_0_[4]\,
      R => '0'
    );
\q_w_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(5),
      Q => \q_w_reg_n_0_[5]\,
      R => '0'
    );
\q_w_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(6),
      Q => \q_w_reg_n_0_[6]\,
      R => '0'
    );
\q_w_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(7),
      Q => \q_w_reg_n_0_[7]\,
      R => '0'
    );
\q_w_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(8),
      Q => \q_w_reg_n_0_[8]\,
      R => '0'
    );
\q_w_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_w_wire(9),
      Q => \q_w_reg_n_0_[9]\,
      R => '0'
    );
\q_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(0),
      Q => q_x(0),
      R => '0'
    );
\q_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(10),
      Q => q_x(10),
      R => '0'
    );
\q_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(11),
      Q => q_x(11),
      R => '0'
    );
\q_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(12),
      Q => q_x(12),
      R => '0'
    );
\q_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(13),
      Q => q_x(13),
      R => '0'
    );
\q_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(14),
      Q => q_x(14),
      R => '0'
    );
\q_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(15),
      Q => q_x(15),
      R => '0'
    );
\q_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(1),
      Q => q_x(1),
      R => '0'
    );
\q_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(2),
      Q => q_x(2),
      R => '0'
    );
\q_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(3),
      Q => q_x(3),
      R => '0'
    );
\q_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(4),
      Q => q_x(4),
      R => '0'
    );
\q_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(5),
      Q => q_x(5),
      R => '0'
    );
\q_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(6),
      Q => q_x(6),
      R => '0'
    );
\q_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(7),
      Q => q_x(7),
      R => '0'
    );
\q_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(8),
      Q => q_x(8),
      R => '0'
    );
\q_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_x_wire(9),
      Q => q_x(9),
      R => '0'
    );
\q_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(0),
      Q => q_y(0),
      R => '0'
    );
\q_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(10),
      Q => q_y(10),
      R => '0'
    );
\q_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(11),
      Q => q_y(11),
      R => '0'
    );
\q_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(12),
      Q => q_y(12),
      R => '0'
    );
\q_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(13),
      Q => q_y(13),
      R => '0'
    );
\q_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(14),
      Q => q_y(14),
      R => '0'
    );
\q_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(15),
      Q => q_y(15),
      R => '0'
    );
\q_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(1),
      Q => q_y(1),
      R => '0'
    );
\q_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(2),
      Q => q_y(2),
      R => '0'
    );
\q_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(3),
      Q => q_y(3),
      R => '0'
    );
\q_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(4),
      Q => q_y(4),
      R => '0'
    );
\q_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(5),
      Q => q_y(5),
      R => '0'
    );
\q_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(6),
      Q => q_y(6),
      R => '0'
    );
\q_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(7),
      Q => q_y(7),
      R => '0'
    );
\q_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(8),
      Q => q_y(8),
      R => '0'
    );
\q_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_y_wire(9),
      Q => q_y(9),
      R => '0'
    );
\q_z_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(0),
      Q => q_z(0),
      R => '0'
    );
\q_z_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(10),
      Q => q_z(10),
      R => '0'
    );
\q_z_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(11),
      Q => q_z(11),
      R => '0'
    );
\q_z_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(12),
      Q => q_z(12),
      R => '0'
    );
\q_z_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(13),
      Q => q_z(13),
      R => '0'
    );
\q_z_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(14),
      Q => q_z(14),
      R => '0'
    );
\q_z_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(15),
      Q => q_z(15),
      R => '0'
    );
\q_z_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(1),
      Q => q_z(1),
      R => '0'
    );
\q_z_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(2),
      Q => q_z(2),
      R => '0'
    );
\q_z_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(3),
      Q => q_z(3),
      R => '0'
    );
\q_z_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(4),
      Q => q_z(4),
      R => '0'
    );
\q_z_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(5),
      Q => q_z(5),
      R => '0'
    );
\q_z_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(6),
      Q => q_z(6),
      R => '0'
    );
\q_z_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(7),
      Q => q_z(7),
      R => '0'
    );
\q_z_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(8),
      Q => q_z(8),
      R => '0'
    );
\q_z_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => madgwick_inst_n_3,
      D => q_z_wire(9),
      Q => q_z(9),
      R => '0'
    );
ready_out_madgwick_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB20"
    )
        port map (
      I0 => state(0),
      I1 => done,
      I2 => state(1),
      I3 => ready_out_madgwick_reg_n_0,
      O => ready_out_madgwick_i_1_n_0
    );
ready_out_madgwick_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ready_out_madgwick_i_1_n_0,
      Q => ready_out_madgwick_reg_n_0,
      R => MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst_n_0
    );
rst_n_madgwick_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => rst_n_madgwick,
      R => MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst_n_0
    );
valid_in_madgwick_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => done,
      I3 => valid_in_madgwick_reg_n_0,
      O => valid_in_madgwick_i_1_n_0
    );
valid_in_madgwick_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => valid_in_madgwick_i_1_n_0,
      Q => valid_in_madgwick_reg_n_0,
      R => MQFU_AXI4_Lite_IP_v1_0_S_AXI_inst_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    inta_o : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "MQFU_AXI4_Lite_IP,MQFU_AXI4_Lite_IP_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "MQFU_AXI4_Lite_IP_v1_0,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_CLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 11, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  inta_o <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MQFU_AXI4_Lite_IP_v1_0
     port map (
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(5 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(5 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
