Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DataPath_tb_behav xil_defaultlib.DataPath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 64 [C:/Users/bjorn/COMAR2.0/base/DataPath.vhd:105]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit datapath_tb in library work failed.
