//! # Stackful Coroutine and Context Switch (riscv64)
//!
//! In this exercise, you implement the minimal context switch using inline assembly,
//! which is the core mechanism of OS thread scheduling. This crate is **riscv64 only**;
//! run `cargo test` on riscv64 Linux, or use the repo's normal flow (`./check.sh` / `oscamp`) on x86 with QEMU.
//!
//! ## Key Concepts
//! - **Callee-saved registers**: Save and restore them on switch so the switched-away task can resume correctly later.
//! - **Stack pointer `sp`** and **return address `ra`**: Restore them in the new context; the first time we switch to a task, `ret` jumps to `ra` (the entry point).
//! - Inline assembly: `core::arch::asm!`
//!
//! ## riscv64 ABI (for this exercise)
//! - Callee-saved: `sp`, `ra`, `s0`–`s11`. The `ret` instruction is `jalr zero, 0(ra)`.
//! - First and second arguments: `a0` (old context), `a1` (new context).

#![cfg(target_arch = "riscv64")]
use std::{arch::naked_asm, vec};
/// Saved register state for one task (riscv64). Layout must match the offsets used in the asm below: for one task (riscv64). Layout must match the offsets used in the asm below:
/// `sp` at 0, `ra` at 8, then `s0`–`s11` at 16, 24, … 104.
#[repr(C)] // 需要保证布局为C
#[derive(Debug, Default, Clone, Copy)]
pub struct TaskContext {
    // 栈指针
    pub sp: u64,

    // 返回地址
    pub ra: u64,
    pub s0: u64,
    pub s1: u64,
    pub s2: u64,
    pub s3: u64,
    pub s4: u64,
    pub s5: u64,
    pub s6: u64,
    pub s7: u64,
    pub s8: u64,
    pub s9: u64,
    pub s10: u64,
    pub s11: u64,
}

impl TaskContext {
    pub const fn empty() -> Self {
        Self {
            sp: 0,
            ra: 0,
            s0: 0,
            s1: 0,
            s2: 0,
            s3: 0,
            s4: 0,
            s5: 0,
            s6: 0,
            s7: 0,
            s8: 0,
            s9: 0,
            s10: 0,
            s11: 0,
        }
    }

    // 上下文初始化，方便切换到该上下文时可以从entry开始执行
    pub fn init(&mut self, stack_top: usize, entry: usize) {
        // 设置入口点(entry)，切换上下文后执行 ret 指令会跳转 entry 指向的函数入口
        self.ra = entry as u64;

        // 设置栈指针 需要16字节向下对齐(RISC-V ABI 要求在函数入口处的栈需为 16 字节对齐)
        self.sp = (stack_top as u64) & !15;
    }
}

/// Switch from `old` to `new` context: save current callee-saved regs into `old`, load from `new`, then `ret` (jumps to `new.ra`).
///
/// In asm: store `sp`, `ra`, `s0`–`s11` to `[a0]` (old), load from `[a1]` (new), zero `a0`/`a1` so we do not leak pointers into the new context, then `ret`.
///
/// 声明裸函数
#[unsafe(naked)]
pub unsafe extern "C" fn switch_context(old: &mut TaskContext, new: & TaskContext) {
    naked_asm! (
        // 这里a0和a1分别是old和new的地址
        // 1. 将当前上下文数据写入a0寄存器
        "sd     sp, 0(a0)       ", // 保存栈指针 sp 到 old.sp (偏移 0)
        "sd     ra, 8(a0)       ", // 保存返回地址 ra 到 old.ra (偏移 8)
        "sd     s0, 16(a0)      ", // 保存 s0 到 old.s0 (偏移 16)
        "sd     s1, 24(a0)      ",
        "sd     s2, 32(a0)      ", 
        "sd     s3, 40(a0)      ", 
        "sd     s4, 48(a0)      ", 
        "sd     s5, 56(a0)      ", 
        "sd     s6, 64(a0)      ", 
        "sd     s7, 72(a0)      ", 
        "sd     s8, 80(a0)      ", 
        "sd     s9, 88(a0)      ", 
        "sd     s10, 96(a0)     ", 
        "sd     s11, 104(a0)    ",  

        // 2. 将a1寄存器数据恢复到CPU
        "ld     sp, 0(a1)       ", 
        "ld     ra, 8(a1)       ", 
        "ld     s0, 16(a1)      ", 
        "ld     s1, 24(a1)      ", 
        "ld     s2, 32(a1)      ", 
        "ld     s3, 40(a1)      ", 
        "ld     s4, 48(a1)      ", 
        "ld     s5, 56(a1)      ", 
        "ld     s6, 64(a1)      ", 
        "ld     s7, 72(a1)      ",
        "ld     s9, 88(a1)      ", 
        "ld     s10, 96(a1)     ", 
        "ld     s11, 104(a1)    ", 
        "ret"
    )
}


const STACK_SIZE: usize = 1024 * 64;


/// 单纯的获取一段内存，只需要顶部做对齐给stack使用
pub fn alloc_stack() -> (Vec<u8>, usize) {
    let buffer = vec![0u8; STACK_SIZE];
    let buf_ptr = buffer.as_ptr() as usize;
    let top = (buf_ptr + STACK_SIZE) & !15;
    (buffer,top)
}

#[cfg(test)]
mod tests {
    use super::*;
    use std::sync::atomic::{AtomicU32, Ordering};

    static COUNTER: AtomicU32 = AtomicU32::new(0);

    extern "C" fn task_entry() {
        COUNTER.store(42, Ordering::SeqCst);
        loop {
            std::hint::spin_loop();
        }
    }

    #[test]
    fn test_alloc_stack() {
        let (buf, top) = alloc_stack();
        assert_eq!(top, buf.as_ptr() as usize + STACK_SIZE);
        assert!(top % 16 == 0);
    }

    #[test]
    fn test_context_init() {
        let (buf, top) = alloc_stack();
        let _ = buf;
        let mut ctx = TaskContext::empty();
        let entry = task_entry as *const () as usize;
        ctx.init(top, entry);
        assert_eq!(ctx.ra, entry as u64);
        assert!(ctx.sp != 0);
    }

    #[test]
    fn test_switch_to_task() {
        COUNTER.store(0, Ordering::SeqCst);

        static mut MAIN_CTX_PTR: *mut TaskContext = std::ptr::null_mut();
        static mut TASK_CTX_PTR: *mut TaskContext = std::ptr::null_mut();

        extern "C" fn cooperative_task() {
            COUNTER.store(99, Ordering::SeqCst);
            unsafe {
                switch_context(&mut *TASK_CTX_PTR, &*MAIN_CTX_PTR);
            }
        }

        let (_stack_buf, stack_top) = alloc_stack();
        let mut main_ctx = TaskContext::empty();
        let mut task_ctx = TaskContext::empty();
        task_ctx.init(stack_top, cooperative_task as *const () as usize);

        unsafe {
            MAIN_CTX_PTR = &mut main_ctx;
            TASK_CTX_PTR = &mut task_ctx;
            switch_context(&mut main_ctx, &task_ctx);
        }

        assert_eq!(COUNTER.load(Ordering::SeqCst), 99);
    }
}