// Seed: 2963780627
module module_0;
  always_latch
    if (-1) begin : LABEL_0
      begin : LABEL_0
        id_1 <= 1;
        @(-1'b0) $display(1, 1);
      end
      id_2 <= id_2;
    end
  logic [7:0] id_3 = id_3[1];
endmodule
module module_1 (
    input uwire   id_0,
    input uwire   id_1,
    input supply0 id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  parameter id_10 = 1;
  always $display(-1);
  wire id_11 = id_11;
  wire id_12;
  wire id_13;
  wire id_14, id_15;
  id_16(
      id_9
  );
  module_0 modCall_1 ();
endmodule
