-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_C_drain_PE_0_088_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    fifo_C_drain_PE_0_088_empty_n : IN STD_LOGIC;
    fifo_C_drain_PE_0_088_read : OUT STD_LOGIC;
    local_C_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    local_C_V_ce0 : OUT STD_LOGIC;
    local_C_V_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    local_C_V_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    local_C_V_ce1 : OUT STD_LOGIC;
    local_C_V_we1 : OUT STD_LOGIC;
    local_C_V_d1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln1069_reg_574 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1069_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal fifo_C_drain_PE_0_088_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1069_9_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1069_9_reg_578 : STD_LOGIC_VECTOR (0 downto 0);
    signal local_C_V_addr_reg_583 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_v1_V_phi_fu_136_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_v1_V_reg_133 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln870_fu_393_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_v2_V_33_phi_fu_158_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_v2_V_33_reg_155 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_v2_V_32_phi_fu_180_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_v2_V_32_reg_177 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_v2_V_31_phi_fu_202_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_v2_V_31_reg_199 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_v2_V_30_phi_fu_224_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_v2_V_30_reg_221 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_v2_V_29_phi_fu_246_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_v2_V_29_reg_243 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_v2_V_28_phi_fu_268_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_v2_V_28_reg_265 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_v2_V_phi_fu_290_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_split_V_0_fu_397_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_v2_V_reg_287 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1069_fu_356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c7_V_fu_98 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_c7_V_load : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln870_6_fu_361_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c6_V_fu_102 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln870_2_fu_386_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_106 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1069_fu_333_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln870_fu_348_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln870_fu_380_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component kernel0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    c6_V_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    c6_V_fu_102 <= ap_const_lv4_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    c6_V_fu_102 <= select_ln870_2_fu_386_p3;
                end if;
            end if; 
        end if;
    end process;

    c7_V_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1069_fu_327_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    c7_V_fu_98 <= add_ln870_6_fu_361_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    c7_V_fu_98 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1069_fu_327_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_106 <= add_ln1069_fu_333_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_106 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1069_fu_327_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1069_9_reg_578 <= icmp_ln1069_9_fu_342_p2;
                local_C_V_addr_reg_583 <= zext_ln1069_fu_356_p1(3 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1069_reg_574 <= icmp_ln1069_fu_327_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1069_fu_333_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv7_1));
    add_ln870_6_fu_361_p2 <= std_logic_vector(unsigned(select_ln870_fu_348_p3) + unsigned(ap_const_lv4_1));
    add_ln870_fu_380_p2 <= std_logic_vector(unsigned(c6_V_fu_102) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, fifo_C_drain_PE_0_088_empty_n, icmp_ln1069_reg_574)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (fifo_C_drain_PE_0_088_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, fifo_C_drain_PE_0_088_empty_n, icmp_ln1069_reg_574)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (fifo_C_drain_PE_0_088_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(fifo_C_drain_PE_0_088_empty_n, icmp_ln1069_reg_574)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (fifo_C_drain_PE_0_088_empty_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1069_fu_327_p2)
    begin
        if (((icmp_ln1069_fu_327_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_v1_V_phi_fu_136_p16_assign_proc : process(fifo_C_drain_PE_0_088_dout, icmp_ln1069_reg_574, local_C_V_q0, ap_phi_reg_pp0_iter1_v1_V_reg_133, trunc_ln870_fu_393_p1)
    begin
        if ((((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_1)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_0)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_2)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_3)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_4)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_5)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_6)))) then 
            ap_phi_mux_v1_V_phi_fu_136_p16 <= local_C_V_q0(127 downto 112);
        elsif (((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_7))) then 
            ap_phi_mux_v1_V_phi_fu_136_p16 <= fifo_C_drain_PE_0_088_dout;
        else 
            ap_phi_mux_v1_V_phi_fu_136_p16 <= ap_phi_reg_pp0_iter1_v1_V_reg_133;
        end if; 
    end process;


    ap_phi_mux_v2_V_28_phi_fu_268_p16_assign_proc : process(fifo_C_drain_PE_0_088_dout, icmp_ln1069_reg_574, local_C_V_q0, trunc_ln870_fu_393_p1, ap_phi_reg_pp0_iter1_v2_V_28_reg_265)
    begin
        if (((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_1))) then 
            ap_phi_mux_v2_V_28_phi_fu_268_p16 <= fifo_C_drain_PE_0_088_dout;
        elsif ((((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_0)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_2)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_3)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_4)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_5)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_6)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_7)))) then 
            ap_phi_mux_v2_V_28_phi_fu_268_p16 <= local_C_V_q0(31 downto 16);
        else 
            ap_phi_mux_v2_V_28_phi_fu_268_p16 <= ap_phi_reg_pp0_iter1_v2_V_28_reg_265;
        end if; 
    end process;


    ap_phi_mux_v2_V_29_phi_fu_246_p16_assign_proc : process(fifo_C_drain_PE_0_088_dout, icmp_ln1069_reg_574, local_C_V_q0, trunc_ln870_fu_393_p1, ap_phi_reg_pp0_iter1_v2_V_29_reg_243)
    begin
        if (((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_2))) then 
            ap_phi_mux_v2_V_29_phi_fu_246_p16 <= fifo_C_drain_PE_0_088_dout;
        elsif ((((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_1)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_0)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_3)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_4)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_5)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_6)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_7)))) then 
            ap_phi_mux_v2_V_29_phi_fu_246_p16 <= local_C_V_q0(47 downto 32);
        else 
            ap_phi_mux_v2_V_29_phi_fu_246_p16 <= ap_phi_reg_pp0_iter1_v2_V_29_reg_243;
        end if; 
    end process;


    ap_phi_mux_v2_V_30_phi_fu_224_p16_assign_proc : process(fifo_C_drain_PE_0_088_dout, icmp_ln1069_reg_574, local_C_V_q0, trunc_ln870_fu_393_p1, ap_phi_reg_pp0_iter1_v2_V_30_reg_221)
    begin
        if (((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_3))) then 
            ap_phi_mux_v2_V_30_phi_fu_224_p16 <= fifo_C_drain_PE_0_088_dout;
        elsif ((((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_1)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_0)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_2)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_4)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_5)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_6)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_7)))) then 
            ap_phi_mux_v2_V_30_phi_fu_224_p16 <= local_C_V_q0(63 downto 48);
        else 
            ap_phi_mux_v2_V_30_phi_fu_224_p16 <= ap_phi_reg_pp0_iter1_v2_V_30_reg_221;
        end if; 
    end process;


    ap_phi_mux_v2_V_31_phi_fu_202_p16_assign_proc : process(fifo_C_drain_PE_0_088_dout, icmp_ln1069_reg_574, local_C_V_q0, trunc_ln870_fu_393_p1, ap_phi_reg_pp0_iter1_v2_V_31_reg_199)
    begin
        if (((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_4))) then 
            ap_phi_mux_v2_V_31_phi_fu_202_p16 <= fifo_C_drain_PE_0_088_dout;
        elsif ((((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_1)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_0)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_2)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_3)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_5)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_6)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_7)))) then 
            ap_phi_mux_v2_V_31_phi_fu_202_p16 <= local_C_V_q0(79 downto 64);
        else 
            ap_phi_mux_v2_V_31_phi_fu_202_p16 <= ap_phi_reg_pp0_iter1_v2_V_31_reg_199;
        end if; 
    end process;


    ap_phi_mux_v2_V_32_phi_fu_180_p16_assign_proc : process(fifo_C_drain_PE_0_088_dout, icmp_ln1069_reg_574, local_C_V_q0, trunc_ln870_fu_393_p1, ap_phi_reg_pp0_iter1_v2_V_32_reg_177)
    begin
        if (((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_5))) then 
            ap_phi_mux_v2_V_32_phi_fu_180_p16 <= fifo_C_drain_PE_0_088_dout;
        elsif ((((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_1)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_0)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_2)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_3)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_4)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_6)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_7)))) then 
            ap_phi_mux_v2_V_32_phi_fu_180_p16 <= local_C_V_q0(95 downto 80);
        else 
            ap_phi_mux_v2_V_32_phi_fu_180_p16 <= ap_phi_reg_pp0_iter1_v2_V_32_reg_177;
        end if; 
    end process;


    ap_phi_mux_v2_V_33_phi_fu_158_p16_assign_proc : process(fifo_C_drain_PE_0_088_dout, icmp_ln1069_reg_574, local_C_V_q0, trunc_ln870_fu_393_p1, ap_phi_reg_pp0_iter1_v2_V_33_reg_155)
    begin
        if (((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_6))) then 
            ap_phi_mux_v2_V_33_phi_fu_158_p16 <= fifo_C_drain_PE_0_088_dout;
        elsif ((((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_1)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_0)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_2)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_3)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_4)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_5)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_7)))) then 
            ap_phi_mux_v2_V_33_phi_fu_158_p16 <= local_C_V_q0(111 downto 96);
        else 
            ap_phi_mux_v2_V_33_phi_fu_158_p16 <= ap_phi_reg_pp0_iter1_v2_V_33_reg_155;
        end if; 
    end process;


    ap_phi_mux_v2_V_phi_fu_290_p16_assign_proc : process(fifo_C_drain_PE_0_088_dout, icmp_ln1069_reg_574, trunc_ln870_fu_393_p1, data_split_V_0_fu_397_p1, ap_phi_reg_pp0_iter1_v2_V_reg_287)
    begin
        if (((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_0))) then 
            ap_phi_mux_v2_V_phi_fu_290_p16 <= fifo_C_drain_PE_0_088_dout;
        elsif ((((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_1)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_2)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_3)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_4)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_5)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_6)) or ((icmp_ln1069_reg_574 = ap_const_lv1_0) and (trunc_ln870_fu_393_p1 = ap_const_lv3_7)))) then 
            ap_phi_mux_v2_V_phi_fu_290_p16 <= data_split_V_0_fu_397_p1;
        else 
            ap_phi_mux_v2_V_phi_fu_290_p16 <= ap_phi_reg_pp0_iter1_v2_V_reg_287;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_v1_V_reg_133 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_v2_V_28_reg_265 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_v2_V_29_reg_243 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_v2_V_30_reg_221 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_v2_V_31_reg_199 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_v2_V_32_reg_177 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_v2_V_33_reg_155 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_v2_V_reg_287 <= "XXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c7_V_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, c7_V_fu_98, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_c7_V_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_c7_V_load <= c7_V_fu_98;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_106)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_106;
        end if; 
    end process;

    data_split_V_0_fu_397_p1 <= local_C_V_q0(16 - 1 downto 0);

    fifo_C_drain_PE_0_088_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fifo_C_drain_PE_0_088_empty_n, icmp_ln1069_reg_574, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1069_reg_574 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_C_drain_PE_0_088_blk_n <= fifo_C_drain_PE_0_088_empty_n;
        else 
            fifo_C_drain_PE_0_088_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_C_drain_PE_0_088_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1069_reg_574, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1069_reg_574 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_C_drain_PE_0_088_read <= ap_const_logic_1;
        else 
            fifo_C_drain_PE_0_088_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1069_9_fu_342_p2 <= "1" when (ap_sig_allocacmp_c7_V_load = ap_const_lv4_8) else "0";
    icmp_ln1069_fu_327_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv7_40) else "0";
    local_C_V_address0 <= zext_ln1069_fu_356_p1(3 - 1 downto 0);
    local_C_V_address1 <= local_C_V_addr_reg_583;

    local_C_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_C_V_ce0 <= ap_const_logic_1;
        else 
            local_C_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_C_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_C_V_ce1 <= ap_const_logic_1;
        else 
            local_C_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    local_C_V_d1 <= (((((((ap_phi_mux_v1_V_phi_fu_136_p16 & ap_phi_mux_v2_V_33_phi_fu_158_p16) & ap_phi_mux_v2_V_32_phi_fu_180_p16) & ap_phi_mux_v2_V_31_phi_fu_202_p16) & ap_phi_mux_v2_V_30_phi_fu_224_p16) & ap_phi_mux_v2_V_29_phi_fu_246_p16) & ap_phi_mux_v2_V_28_phi_fu_268_p16) & ap_phi_mux_v2_V_phi_fu_290_p16);

    local_C_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            local_C_V_we1 <= ap_const_logic_1;
        else 
            local_C_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln870_2_fu_386_p3 <= 
        add_ln870_fu_380_p2 when (icmp_ln1069_9_reg_578(0) = '1') else 
        c6_V_fu_102;
    select_ln870_fu_348_p3 <= 
        ap_const_lv4_0 when (icmp_ln1069_9_fu_342_p2(0) = '1') else 
        ap_sig_allocacmp_c7_V_load;
    trunc_ln870_fu_393_p1 <= select_ln870_2_fu_386_p3(3 - 1 downto 0);
    zext_ln1069_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln870_fu_348_p3),64));
end behav;
