-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
-- 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SneakySnake_bit_partset_128ns_128ns_2ns_32ns_128_1_1 is
generic (
    ADDRWIDTH : INTEGER := 32;
    DATAWIDTH : INTEGER := 128;
    DATA1WIDTH : INTEGER := 2
);
port (

    sel   : in std_logic_vector (ADDRWIDTH-1 downto 0);
    din   : in std_logic_vector (DATAWIDTH-1 downto 0);
    value : in std_logic_vector (DATA1WIDTH-1 downto 0);
    dout  : out std_logic_vector (DATAWIDTH-1 downto 0)
);
end entity;

architecture behav of SneakySnake_bit_partset_128ns_128ns_2ns_32ns_128_1_1 is
    signal concatenate : std_logic_vector (DATA1WIDTH-1 downto 0);
    signal din_tmp : std_logic_vector(DATAWIDTH+DATA1WIDTH-1 downto 0);
    signal dout_tmp : std_logic_vector (DATAWIDTH-1 downto 0);



begin
    concatenate <= (others => '0');
    dout_tmp <= din_tmp(DATAWIDTH-1 downto 0);

    process(din,sel,value) is
    begin
        din_tmp <= concatenate & din;
        if to_integer(unsigned(sel)) >= din'low and to_integer(unsigned(sel)) <= din'high then
            din_tmp(to_integer(unsigned(sel))+DATA1WIDTH-1 downto to_integer(unsigned(sel))) <= value;
        end if;
    end process;


    dout <= dout_tmp;






end architecture;
