// Seed: 2368904822
module module_0 (
    output supply0 id_0,
    output wor id_1,
    output wor id_2,
    input wand id_3,
    output wor id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input uwire id_8
);
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1
    , id_15,
    output wand id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri0 id_9
    , id_16,
    input supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    input tri id_13
);
  always id_1 = id_11;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_2,
      id_5,
      id_1,
      id_1,
      id_8,
      id_12,
      id_0
  );
endmodule
