LM_LICENSE_FILE: :5281@192.168.0.214:1718@192.168.0.214
TMPDIR is being set to /tmp/genus_temp_12115_cadence212_pmarchut_9FrmKo
Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.13-s033_1, built Thu Feb 15 2018
Options: -abort_on_error -no_gui -batch -files tcl/synth_mtmAlu.tcl -log genus_mtm -overwrite 
Date:    Sun Sep 08 16:27:02 2019
Host:    cadence212 (x86_64 w/Linux 2.6.32-754.6.3.el6.x86_64) (16cores*64cpus*2physical cpus*Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 22528KB) (264129332KB)
OS:      CentOS release 6.10 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (6 seconds elapsed).

#@ Processing -files option
@genus 1> source tcl/synth_mtmAlu.tcl
#@ Begin verbose source tcl/synth_mtmAlu.tcl
@file(synth_mtmAlu.tcl) 9: set_db information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synth_mtmAlu.tcl) 12: source tcl/flow_config.tcl
Sourcing './tcl/flow_config.tcl' (Sun Sep 08 16:27:09 CEST 2019)...
#@ Begin verbose source tcl/flow_config.tcl
@file(flow_config.tcl) 5: set_db design_process_node 180
  Setting attribute of root '/': 'design_process_node' = 180
@file(flow_config.tcl) 7: set_db syn_generic_effort express
  Setting attribute of root '/': 'syn_generic_effort' = express
@file(flow_config.tcl) 8: set_db syn_map_effort express
  Setting attribute of root '/': 'syn_map_effort' = express
@file(flow_config.tcl) 9: set_db syn_opt_effort express
  Setting attribute of root '/': 'syn_opt_effort' = express
@file(flow_config.tcl) 11: set_db remove_assigns true
  Setting attribute of root '/': 'remove_assigns' = true
@file(flow_config.tcl) 12: set_db optimize_merge_flops false 
  Setting attribute of root '/': 'optimize_merge_flops' = false
@file(flow_config.tcl) 14: set_db max_cpus_per_server 1 ; # limiting to 8 CPU
  Setting attribute of root '/': 'max_cpus_per_server' = 1
@file(flow_config.tcl) 16: set_db enable_domain_name_check 0
  Setting attribute of root '/': 'enable_domain_name_check' = 0
@file(flow_config.tcl) 19: set_db hdl_use_cw_first false 
  Setting attribute of root '/': 'hdl_use_cw_first' = false
@file(flow_config.tcl) 20: set_db wlec_set_cdn_synth_root true
  Setting attribute of root '/': 'wlec_set_cdn_synth_root' = true
@file(flow_config.tcl) 23: set_db use_power_ground_pin_from_lef true
  Setting attribute of root '/': 'use_power_ground_pin_from_lef' = true
@file(flow_config.tcl) 25: set_db hdl_track_filename_row_col                 true   ;#used for cross probing and datapath report. May be memory consuming
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(flow_config.tcl) 26: set_db verification_directory_naming_style        "./LEC"
  Setting attribute of root '/': 'verification_directory_naming_style' = ./LEC
#@ End verbose source tcl/flow_config.tcl
@file(synth_mtmAlu.tcl) 17: read_mmmc "constraints/mmode.tcl"
Sourcing './constraints/mmode.tcl' (Sun Sep 08 16:27:09 CEST 2019)...
#@ Begin verbose source constraints/mmode.tcl
@file(mmode.tcl) 2: create_library_set -name WC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib ]
@file(mmode.tcl) 3: create_library_set -name BC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib ]
@file(mmode.tcl) 6: create_opcond -name op_cond_slow -process 1 -voltage 1.7 -temperature 80
@file(mmode.tcl) 7: create_opcond -name op_cond_fast -process 1 -voltage 1.9 -temperature 0
@file(mmode.tcl) 10: create_rc_corner -name WC_rc -temperature 80 -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 11: create_rc_corner -name BC_rc -temperature 0  -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 15: create_timing_condition -name WC_tc -opcond op_cond_slow -library_sets WC_libs
@file(mmode.tcl) 16: create_timing_condition -name BC_tc -opcond op_cond_fast -library_sets BC_libs
@file(mmode.tcl) 20: create_delay_corner -name WC_dc -timing_condition WC_tc -rc_corner WC_rc
@file(mmode.tcl) 21: create_delay_corner -name BC_dc -timing_condition BC_tc -rc_corner BC_rc
@file(mmode.tcl) 25: create_constraint_mode -name standard_cm -sdc_files [ list ./constraints/mtmAlu.sdc ]
            Reading file '/home/student/pmarchut/Pobrane/projekt/synth/constraints/mtmAlu.sdc'
@file(mmode.tcl) 28: create_analysis_view -name WC_av -delay_corner WC_dc -constraint_mode standard_cm
@file(mmode.tcl) 29: create_analysis_view -name BC_av -delay_corner BC_dc -constraint_mode standard_cm
@file(mmode.tcl) 32: set_analysis_view -setup [ list WC_av ] -hold [ list BC_av ]
            Reading file '/cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib'
    Loading library SUSLIB_UCL_ss.lib
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib, Line 8)

  Message Summary for Library SUSLIB_UCL_ss.lib:
  **********************************************
  Could not find an attribute in the library. [LBR-436]: 143
  Missing library level attribute. [LBR-516]: 1
  **********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.700000, 80.000000) in library 'SUSLIB_UCL_ss.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:WC_tc'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'UCL_FA'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN1' and 'AUS' in libcell 'UCL_XOR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN0' and 'AUS' in libcell 'UCL_XOR'.
  Library has 34 usable logic and 7 usable sequential lib-cells.
#@ End verbose source constraints/mmode.tcl
@file(synth_mtmAlu.tcl) 20: set_db init_power_nets  {vddd vddb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_power_nets' = vddd vddb
@file(synth_mtmAlu.tcl) 21: set_db init_ground_nets {gndd gndb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_ground_nets' = gndd gndb
@file(synth_mtmAlu.tcl) 24: read_physical -lef "/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef /cad/dk/umc180/SUS/SUSLIB_UCL.lef"

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

@file(synth_mtmAlu.tcl) 27: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 28: puts "-- HDL READ --------------------------------------------------------------------"
-- HDL READ --------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 29: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 32: read_hdl -v2001 ../rtl/mtm_Alu.v ../rtl/mtm_Alu_core.v ../rtl/mtm_Alu_deserializer.v ../rtl/mtm_Alu_serializer.v 
            Reading Verilog file '../rtl/mtm_Alu.v'
            Reading Verilog file '../rtl/mtm_Alu_core.v'
            Reading Verilog file '../rtl/mtm_Alu_deserializer.v'
            Reading Verilog file '../rtl/mtm_Alu_serializer.v'
@file(synth_mtmAlu.tcl) 38: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 39: puts "-- ELABORATION -----------------------------------------------------------------"
-- ELABORATION -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 40: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 41: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mtm_Alu' from file '../rtl/mtm_Alu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_deserializer' from file '../rtl/mtm_Alu_deserializer.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_core' from file '../rtl/mtm_Alu_core.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'mtm_Alu_core' in file '../rtl/mtm_Alu_core.v' on line 14.
        : The value of the input port is not used within the design.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_serializer' from file '../rtl/mtm_Alu_serializer.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mtm_Alu'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Computing net loads.
UM: Capturing floorplan image ...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             7              8                                      elaborate
@file(synth_mtmAlu.tcl) 48: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 49: puts "-- INIT DESIGN -----------------------------------------------------------------"
-- INIT DESIGN -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 50: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 51: init_design
Started checking and loading power intent for design mtm_Alu...
===============================================================
No power intent for design 'mtm_Alu'.
Completed checking and loading power intent for design mtm_Alu (runtime 0.00s).
===============================================================================
#
# Reading SDC ./constraints/mtmAlu.sdc for view:WC_av (constraint_mode:standard_cm)
#
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mtm_Alu/WC_av/create_clock_delay_domain_1__clk_R_0'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mtm_Alu/WC_av/create_clock_delay_domain_1__clk_F_0'.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      8 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0

  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(synth_mtmAlu.tcl) 76: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 77: puts "-- CHECK TIMING CONSTRATINTS ---------------------------------------------------"
-- CHECK TIMING CONSTRATINTS ---------------------------------------------------
@file(synth_mtmAlu.tcl) 78: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 79: check_timing_intent
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mtm_Alu/WC_av'.
        : Worst paths will be shown in this view.
  Libraries have 31 usable logic and 4 usable sequential lib-cells.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 08 2019  04:27:11 pm
  Module:                 mtm_Alu
  Library domain:         WC_tc
    Domain index:         0
    Technology library:   SUSLIB_UCL_SS 
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them in mode 
'WC_av'.  No timing constraints will be derived for paths leading to or from    
these pins.                                                                     

pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[0]/clk
pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[1]/clk
pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[2]/clk
  ... 38 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    41
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         41

@file(synth_mtmAlu.tcl) 80: check_timing_intent -verbose > timing_intent_report.rpt
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mtm_Alu/WC_av'.
@file(synth_mtmAlu.tcl) 111: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'mtm_Alu'

No empty modules in design 'mtm_Alu'

  Done Checking the design.
@file(synth_mtmAlu.tcl) 121: syn_generic
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_core/CTL_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_core/CTL_reg[0]', 'u_mtm_Alu_core/C_reg[32]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 17 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_core/mux_CTL_31_8', 'u_mtm_Alu_core/mux_C_31_8', 
'u_mtm_Alu_deserializer/mux_counter_30_12', 
'u_mtm_Alu_deserializer/mux_crc_30_12', 
'u_mtm_Alu_deserializer/mux_drdy_30_12', 
'u_mtm_Alu_deserializer/mux_err_flags_30_12', 
'u_mtm_Alu_deserializer/mux_frame_counter_30_12', 
'u_mtm_Alu_deserializer/mux_out_30_12', 
'u_mtm_Alu_serializer/mux_counter_28_8', 
'u_mtm_Alu_serializer/mux_counter_40_5', 
'u_mtm_Alu_serializer/mux_crc_28_8', 'u_mtm_Alu_serializer/mux_crc_40_5', 
'u_mtm_Alu_serializer/mux_data_28_8', 
'u_mtm_Alu_serializer/mux_data_case_28_8', 
'u_mtm_Alu_serializer/mux_parity_28_8', 
'u_mtm_Alu_serializer/mux_parity_40_5', 
'u_mtm_Alu_serializer/mux_set_counter_28_8'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
@file(synth_mtmAlu.tcl) 122: syn_map
Warning : Design size is too small for express mapping. [MAP-300]
        : Current design size is 1682 instances.
        : Design size is less than 40000 instances, cannot run express mapping. Switching to medium effort instead.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.19
Via Resistance      : 6.50 ohm (from qrc_tech_file)
Site size           : 6.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
ME1_C           H         0.00        0.000268  
ME2_C           V         1.00        0.000282  
ME3_C           H         1.00        0.000282  
ME4_C           V         1.00        0.000280  
ME5_C           H         1.00        0.000283  
ME6_C           V         1.00        0.000313  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
ME1_C           H         0.00         0.387903  
ME2_C           V         1.00         0.279525  
ME3_C           H         1.00         0.279525  
ME4_C           V         1.00         0.279525  
ME5_C           H         1.00         0.279525  
ME6_C           V         1.00         0.019311  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
ME1             H         0.00         0.240000  
ME2             V         1.00         0.280000  
ME3             H         1.00         0.280000  
ME4             V         1.00         0.280000  
ME5             H         1.00         0.280000  
ME6             V         1.00         1.200000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mtm_Alu'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mtm_Alu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_302'
      Timing increment_unsigned_1...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_302'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing csa_tree...
      Timing add_unsigned...
      Timing add_unsigned_carry...
      Timing add_unsigned_109...
      Timing csa_tree_111...
      Timing equal_adder...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_301'
      Timing increment_unsigned_370_371...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_301'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_303'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_303'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mtm_Alu'.
      Removing temporary intermediate hierarchies under mtm_Alu
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/grp_enabling_instsi/crc_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/grp_enabling_instsi/crc_reg[1]'. The constant is '0'.
              Optimizing muxes in design 'mtm_Alu_serializer'.
              Optimizing muxes in design 'mtm_Alu_deserializer'.
              Optimizing muxes in design 'mtm_Alu_core'.
Mapper: Libraries have:
	domain WC_tc: 31 combo usable cells and 4 sequential usable cells
      Mapping 'mtm_Alu'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/crc_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/crc_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_reg[0]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 3 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_serializer/crc_reg[0]', 'u_mtm_Alu_serializer/crc_reg[1]', 
'u_mtm_Alu_serializer/data_reg[0]'.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mtm_Alu...
          Done structuring (delay-based) mtm_Alu
          Structuring (delay-based) cb_seq...
            Starting partial collapsing (xors only) cb_seq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
          Structuring (delay-based) sub_unsigned_288...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) sub_unsigned_288
        Mapping component sub_unsigned_288...
          Structuring (delay-based) add_unsigned_290...
            Starting partial collapsing (xors only) add_unsigned_290
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_290
        Mapping component add_unsigned_290...
          Structuring (delay-based) logic partition in mtm_Alu_serializer...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_Alu_serializer
        Mapping logic partition in mtm_Alu_serializer...
          Structuring (delay-based) mux_ctl_0x...
            Starting partial collapsing (xors only) mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
          Structuring (delay-based) cb_seq_479...
            Starting partial collapsing (xors only) cb_seq_479
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_479
        Mapping component cb_seq_479...
 
Global mapping target info
==========================
Cost Group '_clk' target slack:  -776 ps
Target path end-point (Port: mtm_Alu/sout)

        Pin                   Type         Fanout  Load Arrival   
                             (Domain)              (fF)   (ps)    
------------------------------------------------------------------
(clock _clk)         <<<  launch                          10000 F 
u_mtm_Alu_serializer
  cb_oseqi
    out_reg/clk                                                   
    out_reg/q        (u)  unmapped_d_flop       1 108.7           
  cb_oseqi/out 
u_mtm_Alu_serializer/out 
sout                 <<<  interconnect                            
                          out port                                
(mtmAlu.sdc_line_65)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock _clk)              capture                         20000 R 
------------------------------------------------------------------
Cost Group   : '_clk' (path_group '_clk')
Start-point  : u_mtm_Alu_serializer/cb_oseqi/out_reg/clk
End-point    : sout
Analysis View: WC_av

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -776ps.
 
          Restructuring (delay-based) cb_seq_479...
          Done restructuring (delay-based) cb_seq_479
        Optimizing component cb_seq_479...
          Restructuring (delay-based) logic partition in mtm_Alu_serializer...
          Done restructuring (delay-based) logic partition in mtm_Alu_serializer
        Optimizing logic partition in mtm_Alu_serializer...
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) add_unsigned_290...
          Done restructuring (delay-based) add_unsigned_290
        Optimizing component add_unsigned_290...
        Early Area Reclamation for add_unsigned_290 'very_fast' (slack=214748365, area=6032)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) sub_unsigned_288...
          Done restructuring (delay-based) sub_unsigned_288
        Optimizing component sub_unsigned_288...
        Early Area Reclamation for sub_unsigned_288 'very_fast' (slack=214748365, area=6008)...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
        Pin                     Type          Fanout  Load Slew  Delay Arrival   
                               (Domain)               (fF) (ps)  (ps)    (ps)    
---------------------------------------------------------------------------------
(clock _clk)              launch                                         10000 F 
u_mtm_Alu_serializer
  cb_oseqi
    out_reg/CLK                                               0          10000 R 
    out_reg/NQ            UCL_DFF_SET(WC_tc)       1  26.1  313   +551   10551 R 
    g1409/EIN                                                       +0   10551   
    g1409/AUS             UCL_INV4(WC_tc)          1 108.7  315   +223   10774 F 
  cb_oseqi/out 
u_mtm_Alu_serializer/out 
sout                 <<<  interconnect                      315     +1   10775 F 
                          out port                                  +0   10775 F 
(mtmAlu.sdc_line_65)      ext delay                             +10000   20775 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock _clk)              capture                                        20000 R 
---------------------------------------------------------------------------------
Cost Group   : '_clk' (path_group '_clk')
Timing slack :    -775ps (TIMING VIOLATION)
Start-point  : u_mtm_Alu_serializer/cb_oseqi/out_reg/CLK
End-point    : sout
Analysis View: WC_av

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                48605     -775 
            Worst cost_group: _clk, WNS: -775.3
            Path: u_mtm_Alu_serializer/out_reg/CLK --> sout

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          _clk              -776     -775      +0%    10000     (launch clock period: 20000)


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
Info    : Relaxed some design requirements on sequential instances to run synthesis successfully. [MAP-32]
        : One or more of the following design requirements relaxed on 1 sequential instance(s): map_prefer_non_inverted_clock_line.
Synthesis requirements have been relaxed on the following sequential instance(s):
'out_reg (map_prefer_non_inverted_clock_line)' 
        : To see the list of relaxed sequential instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
        Computing net loads.
UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             8              7                                      syn_map
@file(synth_mtmAlu.tcl) 123: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing design 'mtm_Alu' using 'express' effort.
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                48567     -775      -775     28272      297        5
            Worst cost_group: _clk, WNS: -775.3
            Path: u_mtm_Alu_serializer/out_reg/CLK --> sout

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         2  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         2  (        0 /        0 )  0.00
       plc_lo_st         2  (        0 /        0 )  0.00
        plc_star         2  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         2  (        0 /        1 )  0.00
       plc_lo_st         2  (        0 /        0 )  0.00

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                48567     -775      -775     28272      297        5
            Worst cost_group: _clk, WNS: -775.3
            Path: u_mtm_Alu_serializer/out_reg/CLK --> sout

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_200         2  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_300         2  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_400         2  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_111         2  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_210         2  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_110         2  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
       crit_upsz         2  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         2  (        0 /        0 )  0.00
       plc_lo_st         4  (        0 /        0 )  0.00
        plc_star         2  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         4  (        0 /        0 )  0.00
            fopt         4  (        0 /        1 )  0.00
       crit_dnsz         1  (        0 /        0 )  0.00
             dup         2  (        0 /        0 )  0.00
            fopt         4  (        0 /        1 )  0.00
        setup_dn         2  (        0 /        0 )  0.00
         buf2inv         2  (        0 /        0 )  0.00
             exp         2  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.04
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         2  (        0 /        0 )  0.00
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                48567     -775      -775     28272      297        5
            Worst cost_group: _clk, WNS: -775.3
            Path: u_mtm_Alu_serializer/out_reg/CLK --> sout

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         2  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         2  (        0 /        0 )  0.00
       plc_lo_st         2  (        0 /        0 )  0.00
        plc_star         2  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         2  (        0 /        1 )  0.00
       plc_lo_st         2  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing design 'mtm_Alu' using 'express' effort.
@file(synth_mtmAlu.tcl) 131: report qor > qor_syn_opt.rpt
@file(synth_mtmAlu.tcl) 132: report timing > timing_syn_opt.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'mtm_Alu'.
        : Use 'report timing -lint' for more information.
@file(synth_mtmAlu.tcl) 137: set resultDir RESULTS
@file(synth_mtmAlu.tcl) 138: write_design -innovus -basename $resultDir/mtm_Alu
Exporting design data for 'mtm_Alu' to RESULTS/mtm_Alu...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: RESULTS/mtm_Alu.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: RESULTS/mtm_Alu.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: RESULTS/mtm_Alu.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: RESULTS/mtm_Alu.mmmc.tcl
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file RESULTS//mtm_Alu.standard_cm.sdc has been written
File RESULTS//mtm_Alu.mmmc.tcl has been written.
Warning : Expected data not found. [PHYS-61]
        : No power domain bounding box information found.
        : The inclusion of this data is not required, however it is highly recommended in order to achieve the best result. Rerun the command after supplying the data.
No loop breaker instances found (cdn_loop_breaker).
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: RESULTS/mtm_Alu.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: RESULTS/mtm_Alu.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: RESULTS/mtm_Alu.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: RESULTS/mtm_Alu.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: RESULTS/mtm_Alu.genus_setup.tcl
** To load the database source RESULTS/mtm_Alu.invs_setup.tcl in an Innovus session.
** To load the database source RESULTS/mtm_Alu.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mtm_Alu' (command execution time mm:ss cpu = 00:00, real = 00:01).
.
#@ End verbose source tcl/synth_mtmAlu.tcl
Normal exit.
