/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [15:0] _07_;
  wire celloutsig_0_10z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [26:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = in_data[173] ? celloutsig_1_14z : celloutsig_1_3z;
  assign celloutsig_1_9z = celloutsig_1_6z[12] ? in_data[103] : celloutsig_1_2z[1];
  assign celloutsig_1_18z = ~(celloutsig_1_11z[5] & celloutsig_1_9z);
  assign celloutsig_0_7z = ~(celloutsig_0_6z & in_data[72]);
  assign celloutsig_0_4z = !(_00_ ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_8z = ~celloutsig_0_6z;
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_2z) & _01_);
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_4z) & (_03_ | celloutsig_0_5z[1]));
  assign celloutsig_0_1z = ~((_04_ | _05_) & (_06_ | _02_));
  assign celloutsig_0_18z = celloutsig_0_3z | ~(celloutsig_0_10z);
  reg [15:0] _18_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 16'h0000;
    else _18_ <= in_data[89:74];
  assign { _01_, _07_[14:11], _03_, _07_[9:8], _06_, _00_, _07_[5], _05_, _04_, _02_, _07_[1:0] } = _18_;
  assign celloutsig_1_1z = in_data[127:122] / { 1'h1, in_data[133:129] };
  assign celloutsig_1_14z = in_data[134:132] || { celloutsig_1_2z[8:7], celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[109:102] || { in_data[160:154], celloutsig_1_3z };
  assign celloutsig_0_2z = _07_[14] & ~(in_data[28]);
  assign celloutsig_1_2z = { in_data[115:110], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[173:167], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[175:142] != in_data[154:121];
  assign celloutsig_0_5z = - { in_data[58:44], celloutsig_0_4z };
  assign celloutsig_1_11z = - celloutsig_1_7z[5:0];
  assign celloutsig_1_6z = { celloutsig_1_2z[13:2], celloutsig_1_2z, celloutsig_1_4z } | { in_data[133:110], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_17z = & { celloutsig_0_4z, _02_, _04_, _07_[1] };
  assign celloutsig_1_4z = & in_data[122:120];
  assign celloutsig_0_10z = | { celloutsig_0_5z[14:2], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_6z[26:21], celloutsig_1_4z } << celloutsig_1_6z[18:12];
  assign celloutsig_1_3z = ~((celloutsig_1_1z[0] & in_data[149]) | celloutsig_1_1z[0]);
  assign { _07_[15], _07_[10], _07_[7:6], _07_[4:2] } = { _01_, _03_, _06_, _00_, _05_, _04_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
