

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config4_0_0_0_0_0'
================================================================
* Date:           Thu Jan 11 15:19:11 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.135|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     30|       0|     869|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|     920|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     30|     920|     905|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_8_0_1_fu_214_p2              |     *    |      1|  0|   6|          18|          12|
    |r_V_8_0_2_fu_208_p2              |     *    |      1|  0|   6|          18|          11|
    |r_V_8_0_3_fu_184_p2              |     *    |      1|  0|   6|          18|          12|
    |r_V_8_1_1_fu_203_p2              |     *    |      1|  0|   6|          18|          13|
    |r_V_8_1_2_fu_202_p2              |     *    |      1|  0|   6|          18|          10|
    |r_V_8_1_3_fu_192_p2              |     *    |      1|  0|   6|          18|          13|
    |r_V_8_1_fu_199_p2                |     *    |      1|  0|   6|          18|          12|
    |r_V_8_2_1_fu_189_p2              |     *    |      1|  0|   6|          18|          12|
    |r_V_8_2_2_fu_210_p2              |     *    |      1|  0|   6|          18|           8|
    |r_V_8_2_3_fu_196_p2              |     *    |      1|  0|   6|          18|          12|
    |r_V_8_2_fu_190_p2                |     *    |      1|  0|   6|          18|          11|
    |r_V_8_3_1_fu_193_p2              |     *    |      1|  0|   6|          18|          12|
    |r_V_8_3_2_fu_201_p2              |     *    |      1|  0|   6|          18|          12|
    |r_V_8_3_3_fu_206_p2              |     *    |      1|  0|   6|          18|          12|
    |r_V_8_3_fu_187_p2                |     *    |      1|  0|   6|          18|          11|
    |r_V_8_4_1_fu_188_p2              |     *    |      1|  0|   6|          18|          13|
    |r_V_8_4_3_fu_194_p2              |     *    |      1|  0|   6|          18|          11|
    |r_V_8_4_fu_205_p2                |     *    |      1|  0|   6|          18|          12|
    |r_V_8_5_1_fu_186_p2              |     *    |      1|  0|   6|          18|          11|
    |r_V_8_5_2_fu_195_p2              |     *    |      1|  0|   6|          18|          11|
    |r_V_8_5_3_fu_213_p2              |     *    |      1|  0|   6|          18|          13|
    |r_V_8_5_fu_200_p2                |     *    |      1|  0|   6|          18|          12|
    |r_V_8_6_1_fu_198_p2              |     *    |      1|  0|   6|          18|          14|
    |r_V_8_6_2_fu_211_p2              |     *    |      1|  0|   6|          18|          12|
    |r_V_8_6_3_fu_185_p2              |     *    |      1|  0|   6|          18|          14|
    |r_V_8_6_fu_215_p2                |     *    |      1|  0|   6|          18|          10|
    |r_V_8_7_1_fu_197_p2              |     *    |      1|  0|   6|          18|          14|
    |r_V_8_7_3_fu_191_p2              |     *    |      1|  0|   6|          18|          14|
    |r_V_8_7_fu_207_p2                |     *    |      1|  0|   6|          18|          12|
    |r_V_8_fu_209_p2                  |     *    |      1|  0|   6|          18|          12|
    |acc_1_V_fu_3962_p2               |     +    |      0|  0|  18|          18|          18|
    |acc_2_V_fu_3983_p2               |     +    |      0|  0|  18|          18|          18|
    |acc_3_V_fu_4009_p2               |     +    |      0|  0|  18|          18|          18|
    |r_V_8_7_2_fu_3815_p2             |     +    |      0|  0|  32|          25|          25|
    |res_0_V_write_assign_fu_3936_p2  |     +    |      0|  0|  18|          18|          18|
    |tmp10_fu_3941_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp11_fu_3946_p2                 |     +    |      0|  0|  18|          18|          13|
    |tmp12_fu_3951_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp13_fu_3956_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp14_fu_3870_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp15_fu_3875_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp16_fu_3880_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp17_fu_3967_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp18_fu_3972_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp19_fu_3977_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp1_fu_3856_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp20_fu_3886_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp21_fu_3890_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp22_fu_3894_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp23_fu_3988_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp24_fu_3993_p2                 |     +    |      0|  0|  18|          18|          13|
    |tmp25_fu_3998_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp26_fu_4003_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp2_fu_3860_p2                  |     +    |      0|  0|  18|          18|          18|
    |tmp3_fu_3864_p2                  |     +    |      0|  0|  18|          18|          18|
    |tmp4_fu_3841_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp5_fu_3845_p2                  |     +    |      0|  0|  18|          18|          18|
    |tmp6_fu_3930_p2                  |     +    |      0|  0|  18|          18|          18|
    |tmp7_fu_3915_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp8_fu_3924_p2                  |     +    |      0|  0|  18|          18|          18|
    |tmp9_fu_3919_p2                  |     +    |      0|  0|  18|          18|           5|
    |tmp_fu_3850_p2                   |     +    |      0|  0|  18|          18|          18|
    |p_neg_fu_3624_p2                 |     -    |      0|  0|  18|           1|          27|
    |r_V_8_4_2_fu_3641_p2             |     -    |      0|  0|  18|          27|          27|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     30|  0| 869|        1151|         972|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   18|         36|
    |ap_return_1  |   9|          2|   18|         36|
    |ap_return_2  |   9|          2|   18|         36|
    |ap_return_3  |   9|          2|   18|         36|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   72|        144|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_ce_reg                 |   1|   0|    1|          0|
    |ap_return_0_int_reg       |  18|   0|   18|          0|
    |ap_return_1_int_reg       |  18|   0|   18|          0|
    |ap_return_2_int_reg       |  18|   0|   18|          0|
    |ap_return_3_int_reg       |  18|   0|   18|          0|
    |data_0_V_read_int_reg     |  18|   0|   18|          0|
    |data_1_V_read_int_reg     |  18|   0|   18|          0|
    |data_2_V_read_int_reg     |  18|   0|   18|          0|
    |data_3_V_read_int_reg     |  18|   0|   18|          0|
    |data_4_V_read_2_reg_4057  |  18|   0|   18|          0|
    |data_4_V_read_int_reg     |  18|   0|   18|          0|
    |data_5_V_read_2_reg_4051  |  18|   0|   18|          0|
    |data_5_V_read_int_reg     |  18|   0|   18|          0|
    |data_6_V_read_2_reg_4045  |  18|   0|   18|          0|
    |data_6_V_read_int_reg     |  18|   0|   18|          0|
    |data_7_V_read_2_reg_4038  |  18|   0|   18|          0|
    |data_7_V_read_int_reg     |  18|   0|   18|          0|
    |tmp16_reg_4235            |  18|   0|   18|          0|
    |tmp22_reg_4240            |  18|   0|   18|          0|
    |tmp3_reg_4230             |  18|   0|   18|          0|
    |tmp_11_reg_4170           |  17|   0|   17|          0|
    |tmp_13_reg_4185           |  17|   0|   17|          0|
    |tmp_15_reg_4215           |  13|   0|   13|          0|
    |tmp_17_0_1_reg_4070       |  18|   0|   18|          0|
    |tmp_17_0_2_reg_4075       |  18|   0|   18|          0|
    |tmp_17_0_3_reg_4080       |  18|   0|   18|          0|
    |tmp_17_1_1_reg_4090       |  18|   0|   18|          0|
    |tmp_17_1_3_reg_4100       |  18|   0|   18|          0|
    |tmp_17_1_reg_4085         |  18|   0|   18|          0|
    |tmp_17_2_1_reg_4110       |  18|   0|   18|          0|
    |tmp_17_2_3_reg_4120       |  18|   0|   18|          0|
    |tmp_17_3_1_reg_4130       |  18|   0|   18|          0|
    |tmp_17_3_2_reg_4135       |  18|   0|   18|          0|
    |tmp_17_3_3_reg_4140       |  18|   0|   18|          0|
    |tmp_17_3_reg_4125         |  18|   0|   18|          0|
    |tmp_17_4_1_reg_4150       |  18|   0|   18|          0|
    |tmp_17_4_reg_4145         |  18|   0|   18|          0|
    |tmp_17_5_2_reg_4175       |  18|   0|   18|          0|
    |tmp_17_5_3_reg_4180       |  18|   0|   18|          0|
    |tmp_17_5_reg_4165         |  18|   0|   18|          0|
    |tmp_17_6_1_reg_4190       |  18|   0|   18|          0|
    |tmp_17_6_2_reg_4195       |  18|   0|   18|          0|
    |tmp_17_6_3_reg_4200       |  18|   0|   18|          0|
    |tmp_17_7_1_reg_4210       |  18|   0|   18|          0|
    |tmp_17_7_3_reg_4220       |  18|   0|   18|          0|
    |tmp_17_7_reg_4205         |  18|   0|   18|          0|
    |tmp_1_reg_4065            |  18|   0|   18|          0|
    |tmp_3_reg_4155            |  15|   0|   15|          0|
    |tmp_4_reg_4095            |  16|   0|   16|          0|
    |tmp_7_reg_4105            |  17|   0|   17|          0|
    |tmp_9_reg_4160            |  17|   0|   17|          0|
    |tmp_reg_4225              |  18|   0|   18|          0|
    |tmp_s_reg_4115            |  15|   0|   15|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 920|   0|  920|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_0    | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_1    | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_2    | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_3    | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|data_0_V_read  |  in |   18|   ap_none  |                          data_0_V_read                         |    scalar    |
|data_1_V_read  |  in |   18|   ap_none  |                          data_1_V_read                         |    scalar    |
|data_2_V_read  |  in |   18|   ap_none  |                          data_2_V_read                         |    scalar    |
|data_3_V_read  |  in |   18|   ap_none  |                          data_3_V_read                         |    scalar    |
|data_4_V_read  |  in |   18|   ap_none  |                          data_4_V_read                         |    scalar    |
|data_5_V_read  |  in |   18|   ap_none  |                          data_5_V_read                         |    scalar    |
|data_6_V_read  |  in |   18|   ap_none  |                          data_6_V_read                         |    scalar    |
|data_7_V_read  |  in |   18|   ap_none  |                          data_7_V_read                         |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+

