{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765505455049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765505455070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 21:10:54 2025 " "Processing started: Thu Dec 11 21:10:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765505455070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505455070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505455070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765505455287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765505455287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leowe/downloads/labs/pc5/submission/skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leowe/downloads/labs/pc5/submission/skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "../PC5/Submission/skeleton.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC5/Submission/skeleton.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leowe/downloads/labs/pc5/submission/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leowe/downloads/labs/pc5/submission/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../PC5/Submission/regfile.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC5/Submission/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leowe/downloads/labs/pc5/submission/opcode_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leowe/downloads/labs/pc5/submission/opcode_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_decode " "Found entity 1: opcode_decode" {  } { { "../PC5/Submission/opcode_decode.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC5/Submission/opcode_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leowe/downloads/labs/pc5/submission/my_dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leowe/downloads/labs/pc5/submission/my_dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_dffe " "Found entity 1: my_dffe" {  } { { "../PC5/Submission/my_dffe.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC5/Submission/my_dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leowe/downloads/labs/pc5/submission/freq_div_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leowe/downloads/labs/pc5/submission/freq_div_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div_4 " "Found entity 1: freq_div_4" {  } { { "../PC5/Submission/freq_div_4.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC5/Submission/freq_div_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leowe/downloads/labs/pc5/submission/freq_div_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leowe/downloads/labs/pc5/submission/freq_div_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div_2 " "Found entity 1: freq_div_2" {  } { { "../PC5/Submission/freq_div_2.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC5/Submission/freq_div_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leowe/downloads/labs/pc5/submission/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leowe/downloads/labs/pc5/submission/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../PC5/Submission/alu.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC5/Submission/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 1 1 " "Found 1 design units, including 1 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file pong_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_renderer " "Found entity 1: pong_renderer" {  } { { "pong_renderer.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_renderer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pong_renderer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_renderer_tb " "Found entity 1: pong_renderer_tb" {  } { { "pong_renderer_tb.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong_renderer_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462644 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball_motion.v(49) " "Verilog HDL information at ball_motion.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765505462647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_motion.v 1 1 " "Found 1 design units, including 1 entities, in source file ball_motion.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball_motion " "Found entity 1: ball_motion" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle_control.v 1 1 " "Found 1 design units, including 1 entities, in source file paddle_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 paddle_control " "Found entity 1: paddle_control" {  } { { "paddle_control.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/paddle_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_up.v 1 1 " "Found 1 design units, including 1 entities, in source file back_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 back_up " "Found entity 1: back_up" {  } { { "back_up.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/back_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_ram " "Found entity 1: dmem_ram" {  } { { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/processor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_clk_div " "Found entity 1: cpu_clk_div" {  } { { "cpu_clk_div.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/cpu_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765505462743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:u_vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:u_vga\"" {  } { { "pong.v" "u_vga" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:u_vga\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:u_vga\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/leowe/Downloads/Labs/PC6/vga_controller.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(81) " "Verilog HDL assignment warning at video_sync_generator.v(81): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/video_sync_generator.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462750 "|pong|vga_controller:u_vga|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(84) " "Verilog HDL assignment warning at video_sync_generator.v(84): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/video_sync_generator.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462750 "|pong|vga_controller:u_vga|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(96) " "Verilog HDL assignment warning at video_sync_generator.v(96): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/video_sync_generator.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462750 "|pong|vga_controller:u_vga|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(97) " "Verilog HDL assignment warning at video_sync_generator.v(97): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/video_sync_generator.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462750 "|pong|vga_controller:u_vga|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_renderer vga_controller:u_vga\|pong_renderer:renderer " "Elaborating entity \"pong_renderer\" for hierarchy \"vga_controller:u_vga\|pong_renderer:renderer\"" {  } { { "vga_controller.v" "renderer" { Text "C:/Users/leowe/Downloads/Labs/PC6/vga_controller.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462751 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dx pong_renderer.v(71) " "Verilog HDL Always Construct warning at pong_renderer.v(71): inferring latch(es) for variable \"dx\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_renderer.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong_renderer.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765505462753 "|pong|vga_controller:u_vga|pong_renderer:renderer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dy pong_renderer.v(71) " "Verilog HDL Always Construct warning at pong_renderer.v(71): inferring latch(es) for variable \"dy\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_renderer.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong_renderer.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765505462753 "|pong|vga_controller:u_vga|pong_renderer:renderer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:kbd " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:kbd\"" {  } { { "pong.v" "kbd" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:kbd\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:kbd\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/leowe/Downloads/Labs/PC6/PS2_Interface.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:kbd\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:kbd\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/leowe/Downloads/Labs/PC6/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:kbd\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:kbd\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/leowe/Downloads/Labs/PC6/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paddle_control paddle_control:paddles " "Elaborating entity \"paddle_control\" for hierarchy \"paddle_control:paddles\"" {  } { { "pong.v" "paddles" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 paddle_control.v(71) " "Verilog HDL assignment warning at paddle_control.v(71): truncated value with size 32 to match size of target (10)" {  } { { "paddle_control.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/paddle_control.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|paddle_control:paddles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 paddle_control.v(76) " "Verilog HDL assignment warning at paddle_control.v(76): truncated value with size 32 to match size of target (10)" {  } { { "paddle_control.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/paddle_control.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|paddle_control:paddles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 paddle_control.v(78) " "Verilog HDL assignment warning at paddle_control.v(78): truncated value with size 32 to match size of target (10)" {  } { { "paddle_control.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/paddle_control.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|paddle_control:paddles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 paddle_control.v(84) " "Verilog HDL assignment warning at paddle_control.v(84): truncated value with size 32 to match size of target (10)" {  } { { "paddle_control.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/paddle_control.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|paddle_control:paddles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 paddle_control.v(89) " "Verilog HDL assignment warning at paddle_control.v(89): truncated value with size 32 to match size of target (10)" {  } { { "paddle_control.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/paddle_control.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|paddle_control:paddles"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 paddle_control.v(91) " "Verilog HDL assignment warning at paddle_control.v(91): truncated value with size 32 to match size of target (10)" {  } { { "paddle_control.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/paddle_control.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|paddle_control:paddles"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_motion ball_motion:motion " "Elaborating entity \"ball_motion\" for hierarchy \"ball_motion:motion\"" {  } { { "pong.v" "motion" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 ball_motion.v(44) " "Verilog HDL assignment warning at ball_motion.v(44): truncated value with size 32 to match size of target (18)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball_motion.v(52) " "Verilog HDL assignment warning at ball_motion.v(52): truncated value with size 32 to match size of target (10)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball_motion.v(53) " "Verilog HDL assignment warning at ball_motion.v(53): truncated value with size 32 to match size of target (10)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball_motion.v(70) " "Verilog HDL assignment warning at ball_motion.v(70): truncated value with size 32 to match size of target (10)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball_motion.v(71) " "Verilog HDL assignment warning at ball_motion.v(71): truncated value with size 32 to match size of target (10)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball_motion.v(83) " "Verilog HDL assignment warning at ball_motion.v(83): truncated value with size 32 to match size of target (10)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball_motion.v(84) " "Verilog HDL assignment warning at ball_motion.v(84): truncated value with size 32 to match size of target (10)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ball_motion.v(93) " "Verilog HDL assignment warning at ball_motion.v(93): truncated value with size 32 to match size of target (2)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball_motion.v(101) " "Verilog HDL assignment warning at ball_motion.v(101): truncated value with size 32 to match size of target (10)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball_motion.v(102) " "Verilog HDL assignment warning at ball_motion.v(102): truncated value with size 32 to match size of target (10)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ball_motion.v(111) " "Verilog HDL assignment warning at ball_motion.v(111): truncated value with size 32 to match size of target (2)" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 "|pong|ball_motion:motion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instr_mem " "Elaborating entity \"imem\" for hierarchy \"imem:instr_mem\"" {  } { { "pong.v" "instr_mem" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:instr_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:instr_mem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:instr_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:instr_mem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:instr_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:instr_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462818 ""}  } { { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765505462818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs91 imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated " "Elaborating entity \"altsyncram_bs91\" for hierarchy \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:data_mem " "Elaborating entity \"dmem\" for hierarchy \"dmem:data_mem\"" {  } { { "pong.v" "data_mem" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_cnt dmem.v(36) " "Verilog HDL or VHDL warning at dmem.v(36): object \"test_cnt\" assigned a value but never read" {  } { { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765505462877 "|pong|dmem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 dmem.v(40) " "Verilog HDL assignment warning at dmem.v(40): truncated value with size 4 to match size of target (3)" {  } { { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462877 "|pong|dmem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 dmem.v(41) " "Verilog HDL assignment warning at dmem.v(41): truncated value with size 4 to match size of target (3)" {  } { { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765505462877 "|pong|dmem:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_ram dmem:data_mem\|dmem_ram:ram_inst " "Elaborating entity \"dmem_ram\" for hierarchy \"dmem:data_mem\|dmem_ram:ram_inst\"" {  } { { "dmem.v" "ram_inst" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "dmem_ram.v" "altsyncram_component" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765505462887 ""}  } { { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765505462887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9g1 " "Found entity 1: altsyncram_l9g1" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765505462928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505462928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9g1 dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated " "Elaborating entity \"altsyncram_l9g1\" for hierarchy \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile_inst " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile_inst\"" {  } { { "pong.v" "regfile_inst" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462928 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(23) " "Verilog HDL Always Construct warning at regfile.v(23): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../PC5/Submission/regfile.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC5/Submission/regfile.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765505462940 "|pong|regfile:regfile_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dffe regfile:regfile_inst\|my_dffe:ce_ff " "Elaborating entity \"my_dffe\" for hierarchy \"regfile:regfile_inst\|my_dffe:ce_ff\"" {  } { { "../PC5/Submission/regfile.v" "ce_ff" { Text "C:/Users/leowe/Downloads/Labs/PC5/Submission/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:cpu_inst " "Elaborating entity \"processor\" for hierarchy \"processor:cpu_inst\"" {  } { { "pong.v" "cpu_inst" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decode processor:cpu_inst\|opcode_decode:op0 " "Elaborating entity \"opcode_decode\" for hierarchy \"processor:cpu_inst\|opcode_decode:op0\"" {  } { { "processor.v" "op0" { Text "C:/Users/leowe/Downloads/Labs/PC6/processor.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:cpu_inst\|alu:alu_compute_branch " "Elaborating entity \"alu\" for hierarchy \"processor:cpu_inst\|alu:alu_compute_branch\"" {  } { { "processor.v" "alu_compute_branch" { Text "C:/Users/leowe/Downloads/Labs/PC6/processor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505462960 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[1\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[2\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[3\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[4\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[5\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[6\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[7\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[8\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[9\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[10\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[11\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[12\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[13\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[14\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[15\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[16\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[17\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[18\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[19\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[20\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[21\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[22\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[23\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[24\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[25\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[26\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[27\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[28\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[29\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[30\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[31\] " "Synthesized away node \"dmem:data_mem\|dmem_ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_l9g1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem_ram.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v" 86 0 0 } } { "dmem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/dmem.v" 30 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|dmem:data_mem|dmem_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[0\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[1\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[2\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[3\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[4\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[5\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[6\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[7\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[8\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[9\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[10\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[11\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[12\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[13\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[14\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[15\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[16\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[17\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[18\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[19\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[20\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[21\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[22\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[23\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[24\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[25\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[26\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[27\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[28\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[29\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[30\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[31\] " "Synthesized away node \"imem:instr_mem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/db/altsyncram_bs91.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/imem.v" 82 0 0 } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505463147 "|pong|imem:instr_mem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1765505463147 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1765505463147 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765505463828 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ball_motion.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v" 63 -1 0 } } { "paddle_control.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/paddle_control.v" 67 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765505463849 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765505463849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765505464066 "|pong|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765505464066 "|pong|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765505464066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765505464159 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1083 " "1083 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765505464853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leowe/Downloads/Labs/PC6/output_files/pong.map.smsg " "Generated suppressed messages file C:/Users/leowe/Downloads/Labs/PC6/output_files/pong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505464940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765505465080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765505465080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505466140 "|pong|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505466140 "|pong|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765505466140 "|pong|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765505466140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "662 " "Implemented 662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765505466140 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765505466140 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1765505466140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "619 " "Implemented 619 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765505466140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765505466140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765505466173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 21:11:06 2025 " "Processing ended: Thu Dec 11 21:11:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765505466173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765505466173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765505466173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765505466173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765505483792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765505483814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 21:11:07 2025 " "Processing started: Thu Dec 11 21:11:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765505483814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765505483814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765505483814 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765505483960 ""}
{ "Info" "0" "" "Project  = pong" {  } {  } 0 0 "Project  = pong" 0 0 "Fitter" 0 0 1765505483962 ""}
{ "Info" "0" "" "Revision = pong" {  } {  } 0 0 "Revision = pong" 0 0 "Fitter" 0 0 1765505483962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765505484800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765505484807 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pong EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"pong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765505484840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765505484907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765505484907 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765505487769 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765505487785 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765505489766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765505489766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765505489766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765505489766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765505489766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765505489766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765505489766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765505489766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765505489766 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765505489766 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765505489782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765505489782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 1344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765505489782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 1346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765505489782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 1348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765505489782 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765505489782 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765505489786 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pong.sdc " "Synopsys Design Constraints File file not found: 'pong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1765505490463 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1765505490478 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1765505490486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1765505490486 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1765505490486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765505490510 ""}  } { { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 1335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765505490510 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clk_reg  " "Automatically promoted node pixel_clk_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765505490510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixel_clk_reg~0 " "Destination node pixel_clk_reg~0" {  } { { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765505490510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 1323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765505490510 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765505490510 ""}  } { { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765505490510 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765505491254 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765505491254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765505491254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765505491254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765505491254 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765505491254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765505491254 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765505491254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765505491271 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1765505491271 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765505491271 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765505491333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765505491333 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1765505491333 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765505491333 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1765505491333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765505492964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765505493202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765505493277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765505496955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765505496955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765505497121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X58_Y49 X68_Y60 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } { { "loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} { { 12 { 0 ""} 58 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765505499078 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765505499078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765505499980 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765505499980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765505499980 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765505500183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765505500202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765505500377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765505500377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765505500507 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765505500822 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765505501108 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1765505501140 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "pong.v" "" { Text "C:/Users/leowe/Downloads/Labs/PC6/pong.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leowe/Downloads/Labs/PC6/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1765505501140 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1765505501140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leowe/Downloads/Labs/PC6/output_files/pong.fit.smsg " "Generated suppressed messages file C:/Users/leowe/Downloads/Labs/PC6/output_files/pong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765505501255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6749 " "Peak virtual memory: 6749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765505502058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 21:11:42 2025 " "Processing ended: Thu Dec 11 21:11:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765505502058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765505502058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765505502058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765505502058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765505507813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765505507829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 21:11:47 2025 " "Processing started: Thu Dec 11 21:11:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765505507829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765505507829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765505507829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1765505508023 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1765505509465 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765505509514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765505510412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 21:11:50 2025 " "Processing ended: Thu Dec 11 21:11:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765505510412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765505510412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765505510412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765505510412 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765505511027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765505512261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765505512287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 21:11:52 2025 " "Processing started: Thu Dec 11 21:11:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765505512287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pong -c pong " "Command: quartus_sta pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512287 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1765505512355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512466 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pong.sdc " "Synopsys Design Constraints File file not found: 'pong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512719 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512719 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pixel_clk_reg pixel_clk_reg " "create_clock -period 1.000 -name pixel_clk_reg pixel_clk_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765505512719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765505512719 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512719 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512719 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1765505512719 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1765505512730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1765505512736 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.851 " "Worst-case setup slack is -8.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.851            -327.835 pixel_clk_reg  " "   -8.851            -327.835 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.235            -118.954 CLOCK_50  " "   -3.235            -118.954 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 CLOCK_50  " "    0.387               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pixel_clk_reg  " "    0.403               0.000 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.535 " "Worst-case recovery slack is -1.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.535             -72.551 pixel_clk_reg  " "   -1.535             -72.551 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349             -25.775 CLOCK_50  " "   -1.349             -25.775 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.383 " "Worst-case removal slack is 1.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.383               0.000 CLOCK_50  " "    1.383               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.472               0.000 pixel_clk_reg  " "    1.472               0.000 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.375 CLOCK_50  " "   -3.000             -99.375 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -104.085 pixel_clk_reg  " "   -1.285            -104.085 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512750 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1765505512781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1765505512988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.002 " "Worst-case setup slack is -8.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.002            -291.344 pixel_clk_reg  " "   -8.002            -291.344 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915            -102.347 CLOCK_50  " "   -2.915            -102.347 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLOCK_50  " "    0.341               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 pixel_clk_reg  " "    0.355               0.000 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.329 " "Worst-case recovery slack is -1.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.329             -61.675 pixel_clk_reg  " "   -1.329             -61.675 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.115             -20.827 CLOCK_50  " "   -1.115             -20.827 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.264 " "Worst-case removal slack is 1.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.264               0.000 CLOCK_50  " "    1.264               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.380               0.000 pixel_clk_reg  " "    1.380               0.000 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505512988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505512988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.375 CLOCK_50  " "   -3.000             -99.375 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -104.085 pixel_clk_reg  " "   -1.285            -104.085 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513004 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1765505513035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1765505513099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.856 " "Worst-case setup slack is -3.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.856            -122.969 pixel_clk_reg  " "   -3.856            -122.969 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029             -24.012 CLOCK_50  " "   -1.029             -24.012 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLOCK_50  " "    0.175               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pixel_clk_reg  " "    0.182               0.000 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.325 " "Worst-case recovery slack is -0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325             -11.899 pixel_clk_reg  " "   -0.325             -11.899 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -2.236 CLOCK_50  " "   -0.202              -2.236 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.655 " "Worst-case removal slack is 0.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 CLOCK_50  " "    0.655               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 pixel_clk_reg  " "    0.694               0.000 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.883 CLOCK_50  " "   -3.000             -82.883 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -81.000 pixel_clk_reg  " "   -1.000             -81.000 pixel_clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765505513115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513115 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513384 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765505513431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 21:11:53 2025 " "Processing ended: Thu Dec 11 21:11:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765505513431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765505513431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765505513431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505513431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765505518086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765505518102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 21:11:58 2025 " "Processing started: Thu Dec 11 21:11:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765505518102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1765505518102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1765505518102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1765505518388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_7_1200mv_85c_slow.vo C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/ simulation " "Generated file pong_7_1200mv_85c_slow.vo in folder \"C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765505518498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_7_1200mv_0c_slow.vo C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/ simulation " "Generated file pong_7_1200mv_0c_slow.vo in folder \"C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765505518542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_min_1200mv_0c_fast.vo C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/ simulation " "Generated file pong_min_1200mv_0c_fast.vo in folder \"C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765505518584 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong.vo C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/ simulation " "Generated file pong.vo in folder \"C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765505518627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_7_1200mv_85c_v_slow.sdo C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/ simulation " "Generated file pong_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765505518660 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_7_1200mv_0c_v_slow.sdo C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/ simulation " "Generated file pong_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765505518688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_min_1200mv_0c_v_fast.sdo C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/ simulation " "Generated file pong_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765505518724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_v.sdo C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/ simulation " "Generated file pong_v.sdo in folder \"C:/Users/leowe/Downloads/Labs/PC6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765505518767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765505518786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 21:11:58 2025 " "Processing ended: Thu Dec 11 21:11:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765505518786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765505518786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765505518786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1765505518786 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus Prime Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1765505519403 ""}
