INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/project_lab14_ROM_Entros raiz cuadrada/project_lab14_ROM_Entros raiz cuadrada.srcs/sources_1/new/Module_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Module_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/project_lab14_ROM_Entros raiz cuadrada/project_lab14_ROM_Entros raiz cuadrada.srcs/sources_1/new/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/project_lab14_ROM_Entros raiz cuadrada/project_lab14_ROM_Entros raiz cuadrada.srcs/sources_1/new/flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/project_lab14_ROM_Entros raiz cuadrada/project_lab14_ROM_Entros raiz cuadrada.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/project_lab14_ROM_Entros raiz cuadrada/project_lab14_ROM_Entros raiz cuadrada.srcs/sources_1/new/not_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'not_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/project_lab14_ROM_Entros raiz cuadrada/project_lab14_ROM_Entros raiz cuadrada.srcs/sources_1/new/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'or_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/project_lab14_ROM_Entros raiz cuadrada/project_lab14_ROM_Entros raiz cuadrada.srcs/sources_1/new/reloj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reloj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/project_lab14_ROM_Entros raiz cuadrada/project_lab14_ROM_Entros raiz cuadrada.srcs/sim_1/new/TB_Lab13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_Lab13'
