
TP_Synthese.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007eec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  0800807c  0800807c  0000907c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081c0  080081c0  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080081c0  080081c0  000091c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081c8  080081c8  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081c8  080081c8  000091c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081cc  080081cc  000091cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080081d0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005464  2000006c  0800823c  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200054d0  0800823c  0000a4d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a7c5  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fe7  00000000  00000000  00024861  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001690  00000000  00000000  00028848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001165  00000000  00000000  00029ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a791  00000000  00000000  0002b03d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b6ba  00000000  00000000  000557ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fda7a  00000000  00000000  00070e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016e902  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006600  00000000  00000000  0016e948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00174f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008064 	.word	0x08008064

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08008064 	.word	0x08008064

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <drv_uart_receive>:

extern SemaphoreHandle_t uartRxSemaphore;
extern uint8_t rxCharBuffer;

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	807b      	strh	r3, [r7, #2]
		xSemaphoreTake(uartRxSemaphore, portMAX_DELAY);
 80005a8:	4b07      	ldr	r3, [pc, #28]	@ (80005c8 <drv_uart_receive+0x2c>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f04f 31ff 	mov.w	r1, #4294967295
 80005b0:	4618      	mov	r0, r3
 80005b2:	f004 fe0b 	bl	80051cc <xQueueSemaphoreTake>
		*pData = rxCharBuffer;
 80005b6:	4b05      	ldr	r3, [pc, #20]	@ (80005cc <drv_uart_receive+0x30>)
 80005b8:	781a      	ldrb	r2, [r3, #0]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	701a      	strb	r2, [r3, #0]

	return 0;
 80005be:	2300      	movs	r3, #0
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	3708      	adds	r7, #8
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	2000032c 	.word	0x2000032c
 80005cc:	20000330 	.word	0x20000330

080005d0 <drv_uart_transmit>:

uint8_t drv_uart_transmit(const char * pData, uint16_t size)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	460b      	mov	r3, r1
 80005da:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80005dc:	887a      	ldrh	r2, [r7, #2]
 80005de:	f04f 33ff 	mov.w	r3, #4294967295
 80005e2:	6879      	ldr	r1, [r7, #4]
 80005e4:	4803      	ldr	r0, [pc, #12]	@ (80005f4 <drv_uart_transmit+0x24>)
 80005e6:	f002 ffcd 	bl	8003584 <HAL_UART_Transmit>

	return 0;
 80005ea:	2300      	movs	r3, #0
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000384 	.word	0x20000384

080005f8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	60f8      	str	r0, [r7, #12]
 8000600:	60b9      	str	r1, [r7, #8]
 8000602:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	4a07      	ldr	r2, [pc, #28]	@ (8000624 <vApplicationGetIdleTaskMemory+0x2c>)
 8000608:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	4a06      	ldr	r2, [pc, #24]	@ (8000628 <vApplicationGetIdleTaskMemory+0x30>)
 800060e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	2280      	movs	r2, #128	@ 0x80
 8000614:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000616:	bf00      	nop
 8000618:	3714      	adds	r7, #20
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	2000008c 	.word	0x2000008c
 8000628:	2000012c 	.word	0x2000012c

0800062c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	b088      	sub	sp, #32
 8000630:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000632:	4b0a      	ldr	r3, [pc, #40]	@ (800065c <MX_FREERTOS_Init+0x30>)
 8000634:	1d3c      	adds	r4, r7, #4
 8000636:	461d      	mov	r5, r3
 8000638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000640:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2100      	movs	r1, #0
 8000648:	4618      	mov	r0, r3
 800064a:	f004 fb56 	bl	8004cfa <osThreadCreate>
 800064e:	4603      	mov	r3, r0
 8000650:	4a03      	ldr	r2, [pc, #12]	@ (8000660 <MX_FREERTOS_Init+0x34>)
 8000652:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000654:	bf00      	nop
 8000656:	3720      	adds	r7, #32
 8000658:	46bd      	mov	sp, r7
 800065a:	bdb0      	pop	{r4, r5, r7, pc}
 800065c:	08008088 	.word	0x08008088
 8000660:	20000088 	.word	0x20000088

08000664 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800066c:	2001      	movs	r0, #1
 800066e:	f004 fb90 	bl	8004d92 <osDelay>
 8000672:	e7fb      	b.n	800066c <StartDefaultTask+0x8>

08000674 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b08a      	sub	sp, #40	@ 0x28
 8000678:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	605a      	str	r2, [r3, #4]
 8000684:	609a      	str	r2, [r3, #8]
 8000686:	60da      	str	r2, [r3, #12]
 8000688:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800068a:	4b2b      	ldr	r3, [pc, #172]	@ (8000738 <MX_GPIO_Init+0xc4>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068e:	4a2a      	ldr	r2, [pc, #168]	@ (8000738 <MX_GPIO_Init+0xc4>)
 8000690:	f043 0304 	orr.w	r3, r3, #4
 8000694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000696:	4b28      	ldr	r3, [pc, #160]	@ (8000738 <MX_GPIO_Init+0xc4>)
 8000698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069a:	f003 0304 	and.w	r3, r3, #4
 800069e:	613b      	str	r3, [r7, #16]
 80006a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006a2:	4b25      	ldr	r3, [pc, #148]	@ (8000738 <MX_GPIO_Init+0xc4>)
 80006a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a6:	4a24      	ldr	r2, [pc, #144]	@ (8000738 <MX_GPIO_Init+0xc4>)
 80006a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ae:	4b22      	ldr	r3, [pc, #136]	@ (8000738 <MX_GPIO_Init+0xc4>)
 80006b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000738 <MX_GPIO_Init+0xc4>)
 80006bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006be:	4a1e      	ldr	r2, [pc, #120]	@ (8000738 <MX_GPIO_Init+0xc4>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000738 <MX_GPIO_Init+0xc4>)
 80006c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d2:	4b19      	ldr	r3, [pc, #100]	@ (8000738 <MX_GPIO_Init+0xc4>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d6:	4a18      	ldr	r2, [pc, #96]	@ (8000738 <MX_GPIO_Init+0xc4>)
 80006d8:	f043 0302 	orr.w	r3, r3, #2
 80006dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006de:	4b16      	ldr	r3, [pc, #88]	@ (8000738 <MX_GPIO_Init+0xc4>)
 80006e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e2:	f003 0302 	and.w	r3, r3, #2
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2120      	movs	r1, #32
 80006ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f2:	f001 f8af 	bl	8001854 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006fc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000700:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	2300      	movs	r3, #0
 8000704:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000706:	f107 0314 	add.w	r3, r7, #20
 800070a:	4619      	mov	r1, r3
 800070c:	480b      	ldr	r0, [pc, #44]	@ (800073c <MX_GPIO_Init+0xc8>)
 800070e:	f000 fef7 	bl	8001500 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000712:	2320      	movs	r3, #32
 8000714:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000716:	2301      	movs	r3, #1
 8000718:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071e:	2300      	movs	r3, #0
 8000720:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000722:	f107 0314 	add.w	r3, r7, #20
 8000726:	4619      	mov	r1, r3
 8000728:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800072c:	f000 fee8 	bl	8001500 <HAL_GPIO_Init>

}
 8000730:	bf00      	nop
 8000732:	3728      	adds	r7, #40	@ 0x28
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	40021000 	.word	0x40021000
 800073c:	48000800 	.word	0x48000800

08000740 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000748:	1d39      	adds	r1, r7, #4
 800074a:	f04f 33ff 	mov.w	r3, #4294967295
 800074e:	2201      	movs	r2, #1
 8000750:	4803      	ldr	r0, [pc, #12]	@ (8000760 <__io_putchar+0x20>)
 8000752:	f002 ff17 	bl	8003584 <HAL_UART_Transmit>

	return ch;
 8000756:	687b      	ldr	r3, [r7, #4]
}
 8000758:	4618      	mov	r0, r3
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	20000384 	.word	0x20000384

08000764 <ShellTask>:

void ShellTask(void * unused)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	f5ad 7d5c 	sub.w	sp, sp, #880	@ 0x370
 800076a:	af00      	add	r7, sp, #0
 800076c:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000770:	f5a3 735b 	sub.w	r3, r3, #876	@ 0x36c
 8000774:	6018      	str	r0, [r3, #0]
	h_shell_t h_shell;
	drv_shell_t drv_shell;

	drv_shell.transmit = drv_uart_transmit;
 8000776:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 800077a:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800077e:	4a12      	ldr	r2, [pc, #72]	@ (80007c8 <ShellTask+0x64>)
 8000780:	601a      	str	r2, [r3, #0]
	drv_shell.receive = drv_uart_receive;
 8000782:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000786:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800078a:	4a10      	ldr	r2, [pc, #64]	@ (80007cc <ShellTask+0x68>)
 800078c:	605a      	str	r2, [r3, #4]

	h_shell.drv = drv_shell;
 800078e:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000792:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 8000796:	f507 725c 	add.w	r2, r7, #880	@ 0x370
 800079a:	f5a2 7259 	sub.w	r2, r2, #868	@ 0x364
 800079e:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 80007a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80007a6:	e883 0003 	stmia.w	r3, {r0, r1}

	shell_init(&h_shell);
 80007aa:	f107 0314 	add.w	r3, r7, #20
 80007ae:	4618      	mov	r0, r3
 80007b0:	f000 f938 	bl	8000a24 <shell_init>
	shell_run(&h_shell);
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	4618      	mov	r0, r3
 80007ba:	f000 fa0b 	bl	8000bd4 <shell_run>
}
 80007be:	bf00      	nop
 80007c0:	f507 775c 	add.w	r7, r7, #880	@ 0x370
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	080005d1 	.word	0x080005d1
 80007cc:	0800059d 	.word	0x0800059d

080007d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007d6:	f000 fccd 	bl	8001174 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007da:	f000 f847 	bl	800086c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007de:	f7ff ff49 	bl	8000674 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007e2:	f000 fc09 	bl	8000ff8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  uartRxSemaphore = xSemaphoreCreateBinary();
 80007e6:	2203      	movs	r2, #3
 80007e8:	2100      	movs	r1, #0
 80007ea:	2001      	movs	r0, #1
 80007ec:	f004 fc04 	bl	8004ff8 <xQueueGenericCreate>
 80007f0:	4603      	mov	r3, r0
 80007f2:	4a17      	ldr	r2, [pc, #92]	@ (8000850 <main+0x80>)
 80007f4:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(&huart2, &rxCharBuffer, 1);
 80007f6:	2201      	movs	r2, #1
 80007f8:	4916      	ldr	r1, [pc, #88]	@ (8000854 <main+0x84>)
 80007fa:	4817      	ldr	r0, [pc, #92]	@ (8000858 <main+0x88>)
 80007fc:	f002 ff4c 	bl	8003698 <HAL_UART_Receive_IT>

  char* msg = "Test USART2\r\n";
 8000800:	4b16      	ldr	r3, [pc, #88]	@ (800085c <main+0x8c>)
 8000802:	607b      	str	r3, [r7, #4]
  printf(msg);
 8000804:	6878      	ldr	r0, [r7, #4]
 8000806:	f006 fb19 	bl	8006e3c <iprintf>

  if (xTaskCreate(ShellTask, "Shell", 1024, NULL, 1, NULL) != pdPASS)
 800080a:	2300      	movs	r3, #0
 800080c:	9301      	str	r3, [sp, #4]
 800080e:	2301      	movs	r3, #1
 8000810:	9300      	str	r3, [sp, #0]
 8000812:	2300      	movs	r3, #0
 8000814:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000818:	4911      	ldr	r1, [pc, #68]	@ (8000860 <main+0x90>)
 800081a:	4812      	ldr	r0, [pc, #72]	@ (8000864 <main+0x94>)
 800081c:	f004 fec6 	bl	80055ac <xTaskCreate>
 8000820:	4603      	mov	r3, r0
 8000822:	2b01      	cmp	r3, #1
 8000824:	d004      	beq.n	8000830 <main+0x60>
  {
	  printf("Task Creation Failed\r\n");
 8000826:	4810      	ldr	r0, [pc, #64]	@ (8000868 <main+0x98>)
 8000828:	f006 fb70 	bl	8006f0c <puts>
	  Error_Handler();
 800082c:	f000 f8b4 	bl	8000998 <Error_Handler>
  }
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000830:	f7ff fefc 	bl	800062c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000834:	f004 fa5a 	bl	8004cec <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000838:	2120      	movs	r1, #32
 800083a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800083e:	f001 f821 	bl	8001884 <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 8000842:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000846:	f000 fcd5 	bl	80011f4 <HAL_Delay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800084a:	bf00      	nop
 800084c:	e7f4      	b.n	8000838 <main+0x68>
 800084e:	bf00      	nop
 8000850:	2000032c 	.word	0x2000032c
 8000854:	20000330 	.word	0x20000330
 8000858:	20000384 	.word	0x20000384
 800085c:	080080a4 	.word	0x080080a4
 8000860:	080080b4 	.word	0x080080b4
 8000864:	08000765 	.word	0x08000765
 8000868:	080080bc 	.word	0x080080bc

0800086c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b096      	sub	sp, #88	@ 0x58
 8000870:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000872:	f107 0314 	add.w	r3, r7, #20
 8000876:	2244      	movs	r2, #68	@ 0x44
 8000878:	2100      	movs	r1, #0
 800087a:	4618      	mov	r0, r3
 800087c:	f006 fc5c 	bl	8007138 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000880:	463b      	mov	r3, r7
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
 800088c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800088e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000892:	f001 f81f 	bl	80018d4 <HAL_PWREx_ControlVoltageScaling>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800089c:	f000 f87c 	bl	8000998 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008a0:	2302      	movs	r3, #2
 80008a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008aa:	2310      	movs	r3, #16
 80008ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ae:	2302      	movs	r3, #2
 80008b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008b2:	2302      	movs	r3, #2
 80008b4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008b6:	2301      	movs	r3, #1
 80008b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008ba:	230a      	movs	r3, #10
 80008bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008be:	2307      	movs	r3, #7
 80008c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008c2:	2302      	movs	r3, #2
 80008c4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008c6:	2302      	movs	r3, #2
 80008c8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ca:	f107 0314 	add.w	r3, r7, #20
 80008ce:	4618      	mov	r0, r3
 80008d0:	f001 f856 	bl	8001980 <HAL_RCC_OscConfig>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <SystemClock_Config+0x72>
  {
    Error_Handler();
 80008da:	f000 f85d 	bl	8000998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008de:	230f      	movs	r3, #15
 80008e0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008e2:	2303      	movs	r3, #3
 80008e4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e6:	2300      	movs	r3, #0
 80008e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ee:	2300      	movs	r3, #0
 80008f0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008f2:	463b      	mov	r3, r7
 80008f4:	2104      	movs	r1, #4
 80008f6:	4618      	mov	r0, r3
 80008f8:	f001 fc1e 	bl	8002138 <HAL_RCC_ClockConfig>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000902:	f000 f849 	bl	8000998 <Error_Handler>
  }
}
 8000906:	bf00      	nop
 8000908:	3758      	adds	r7, #88	@ 0x58
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a10      	ldr	r2, [pc, #64]	@ (8000960 <HAL_UART_RxCpltCallback+0x50>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d119      	bne.n	8000956 <HAL_UART_RxCpltCallback+0x46>
  {
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000922:	2300      	movs	r3, #0
 8000924:	60fb      	str	r3, [r7, #12]

    xSemaphoreGiveFromISR(uartRxSemaphore, &xHigherPriorityTaskWoken);
 8000926:	4b0f      	ldr	r3, [pc, #60]	@ (8000964 <HAL_UART_RxCpltCallback+0x54>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f107 020c 	add.w	r2, r7, #12
 800092e:	4611      	mov	r1, r2
 8000930:	4618      	mov	r0, r3
 8000932:	f004 fbbb 	bl	80050ac <xQueueGiveFromISR>

    HAL_UART_Receive_IT(&huart2, &rxCharBuffer, 1);
 8000936:	2201      	movs	r2, #1
 8000938:	490b      	ldr	r1, [pc, #44]	@ (8000968 <HAL_UART_RxCpltCallback+0x58>)
 800093a:	480c      	ldr	r0, [pc, #48]	@ (800096c <HAL_UART_RxCpltCallback+0x5c>)
 800093c:	f002 feac 	bl	8003698 <HAL_UART_Receive_IT>

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d007      	beq.n	8000956 <HAL_UART_RxCpltCallback+0x46>
 8000946:	4b0a      	ldr	r3, [pc, #40]	@ (8000970 <HAL_UART_RxCpltCallback+0x60>)
 8000948:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	f3bf 8f4f 	dsb	sy
 8000952:	f3bf 8f6f 	isb	sy
  }
}
 8000956:	bf00      	nop
 8000958:	3710      	adds	r7, #16
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40004400 	.word	0x40004400
 8000964:	2000032c 	.word	0x2000032c
 8000968:	20000330 	.word	0x20000330
 800096c:	20000384 	.word	0x20000384
 8000970:	e000ed04 	.word	0xe000ed04

08000974 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a04      	ldr	r2, [pc, #16]	@ (8000994 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d101      	bne.n	800098a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000986:	f000 fc15 	bl	80011b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40001000 	.word	0x40001000

08000998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800099c:	b672      	cpsid	i
}
 800099e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <Error_Handler+0x8>

080009a4 <sh_help>:

#include "shell.h"

#include <stdio.h>

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 80009a4:	b590      	push	{r4, r7, lr}
 80009a6:	b089      	sub	sp, #36	@ 0x24
 80009a8:	af02      	add	r7, sp, #8
 80009aa:	60f8      	str	r0, [r7, #12]
 80009ac:	60b9      	str	r1, [r7, #8]
 80009ae:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
 80009b4:	e029      	b.n	8000a0a <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80009bc:	68f9      	ldr	r1, [r7, #12]
 80009be:	697a      	ldr	r2, [r7, #20]
 80009c0:	4613      	mov	r3, r2
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	4413      	add	r3, r2
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	440b      	add	r3, r1
 80009ca:	3304      	adds	r3, #4
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	461c      	mov	r4, r3
 80009d0:	68f9      	ldr	r1, [r7, #12]
 80009d2:	697a      	ldr	r2, [r7, #20]
 80009d4:	4613      	mov	r3, r2
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	4413      	add	r3, r2
 80009da:	009b      	lsls	r3, r3, #2
 80009dc:	440b      	add	r3, r1
 80009de:	330c      	adds	r3, #12
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	9300      	str	r3, [sp, #0]
 80009e4:	4623      	mov	r3, r4
 80009e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a20 <sh_help+0x7c>)
 80009e8:	2128      	movs	r1, #40	@ 0x28
 80009ea:	f006 fa97 	bl	8006f1c <sniprintf>
 80009ee:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80009f6:	68fa      	ldr	r2, [r7, #12]
 80009f8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80009fc:	6939      	ldr	r1, [r7, #16]
 80009fe:	b289      	uxth	r1, r1
 8000a00:	4610      	mov	r0, r2
 8000a02:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	3301      	adds	r3, #1
 8000a08:	617b      	str	r3, [r7, #20]
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	697a      	ldr	r2, [r7, #20]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	dbd0      	blt.n	80009b6 <sh_help+0x12>
	}

	return 0;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	371c      	adds	r7, #28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd90      	pop	{r4, r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	080080d4 	.word	0x080080d4

08000a24 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
	int size = 0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000a3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000a70 <shell_init+0x4c>)
 8000a3e:	2128      	movs	r1, #40	@ 0x28
 8000a40:	4618      	mov	r0, r3
 8000a42:	f006 fa6b 	bl	8006f1c <sniprintf>
 8000a46:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000a54:	68f9      	ldr	r1, [r7, #12]
 8000a56:	b289      	uxth	r1, r1
 8000a58:	4610      	mov	r0, r2
 8000a5a:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 8000a5c:	4b05      	ldr	r3, [pc, #20]	@ (8000a74 <shell_init+0x50>)
 8000a5e:	4a06      	ldr	r2, [pc, #24]	@ (8000a78 <shell_init+0x54>)
 8000a60:	2168      	movs	r1, #104	@ 0x68
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f000 f80a 	bl	8000a7c <shell_add>
}
 8000a68:	bf00      	nop
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	080080e0 	.word	0x080080e0
 8000a74:	08008108 	.word	0x08008108
 8000a78:	080009a5 	.word	0x080009a5

08000a7c <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	607a      	str	r2, [r7, #4]
 8000a86:	603b      	str	r3, [r7, #0]
 8000a88:	460b      	mov	r3, r1
 8000a8a:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	2b3f      	cmp	r3, #63	@ 0x3f
 8000a92:	dc27      	bgt.n	8000ae4 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	68f9      	ldr	r1, [r7, #12]
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	4413      	add	r3, r2
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	440b      	add	r3, r1
 8000aa4:	3304      	adds	r3, #4
 8000aa6:	7afa      	ldrb	r2, [r7, #11]
 8000aa8:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	681a      	ldr	r2, [r3, #0]
 8000aae:	68f9      	ldr	r1, [r7, #12]
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	4413      	add	r3, r2
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	440b      	add	r3, r1
 8000aba:	3308      	adds	r3, #8
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	68f9      	ldr	r1, [r7, #12]
 8000ac6:	4613      	mov	r3, r2
 8000ac8:	005b      	lsls	r3, r3, #1
 8000aca:	4413      	add	r3, r2
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	440b      	add	r3, r1
 8000ad0:	330c      	adds	r3, #12
 8000ad2:	683a      	ldr	r2, [r7, #0]
 8000ad4:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	1c5a      	adds	r2, r3, #1
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	601a      	str	r2, [r3, #0]
		return 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	e001      	b.n	8000ae8 <shell_add+0x6c>
	}

	return -1;
 8000ae4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b090      	sub	sp, #64	@ 0x40
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000b06:	2300      	movs	r3, #0
 8000b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b0a:	e041      	b.n	8000b90 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 8000b0c:	6879      	ldr	r1, [r7, #4]
 8000b0e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000b10:	4613      	mov	r3, r2
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	4413      	add	r3, r2
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	440b      	add	r3, r1
 8000b1a:	3304      	adds	r3, #4
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8000b22:	429a      	cmp	r2, r3
 8000b24:	d131      	bne.n	8000b8a <shell_exec+0x96>
			argc = 1;
 8000b26:	2301      	movs	r3, #1
 8000b28:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	637b      	str	r3, [r7, #52]	@ 0x34
 8000b32:	e013      	b.n	8000b5c <shell_exec+0x68>
				if(*p == ' ') {
 8000b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b20      	cmp	r3, #32
 8000b3a:	d10c      	bne.n	8000b56 <shell_exec+0x62>
					*p = '\0';
 8000b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b3e:	2200      	movs	r2, #0
 8000b40:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8000b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b44:	1c5a      	adds	r2, r3, #1
 8000b46:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000b48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000b4a:	3201      	adds	r2, #1
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	3340      	adds	r3, #64	@ 0x40
 8000b50:	443b      	add	r3, r7
 8000b52:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b58:	3301      	adds	r3, #1
 8000b5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8000b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d002      	beq.n	8000b6a <shell_exec+0x76>
 8000b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b66:	2b07      	cmp	r3, #7
 8000b68:	dde4      	ble.n	8000b34 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8000b6a:	6879      	ldr	r1, [r7, #4]
 8000b6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000b6e:	4613      	mov	r3, r2
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	4413      	add	r3, r2
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	440b      	add	r3, r1
 8000b78:	3308      	adds	r3, #8
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f107 020c 	add.w	r2, r7, #12
 8000b80:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	4798      	blx	r3
 8000b86:	4603      	mov	r3, r0
 8000b88:	e01d      	b.n	8000bc6 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000b8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000b96:	429a      	cmp	r2, r3
 8000b98:	dbb8      	blt.n	8000b0c <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000ba0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ba4:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd0 <shell_exec+0xdc>)
 8000ba6:	2128      	movs	r1, #40	@ 0x28
 8000ba8:	f006 f9b8 	bl	8006f1c <sniprintf>
 8000bac:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000bb4:	687a      	ldr	r2, [r7, #4]
 8000bb6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000bba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000bbc:	b289      	uxth	r1, r1
 8000bbe:	4610      	mov	r0, r2
 8000bc0:	4798      	blx	r3
	return -1;
 8000bc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3740      	adds	r7, #64	@ 0x40
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	08008110 	.word	0x08008110

08000bd4 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000bea:	2102      	movs	r1, #2
 8000bec:	483a      	ldr	r0, [pc, #232]	@ (8000cd8 <shell_run+0x104>)
 8000bee:	4798      	blx	r3
		reading = 1;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	617b      	str	r3, [r7, #20]

		while(reading) {
 8000bf4:	e064      	b.n	8000cc0 <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8000bfc:	f107 020b 	add.w	r2, r7, #11
 8000c00:	2101      	movs	r1, #1
 8000c02:	4610      	mov	r0, r2
 8000c04:	4798      	blx	r3
			int size;

			switch (c) {
 8000c06:	7afb      	ldrb	r3, [r7, #11]
 8000c08:	2b08      	cmp	r3, #8
 8000c0a:	d036      	beq.n	8000c7a <shell_run+0xa6>
 8000c0c:	2b0d      	cmp	r3, #13
 8000c0e:	d141      	bne.n	8000c94 <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000c16:	4a31      	ldr	r2, [pc, #196]	@ (8000cdc <shell_run+0x108>)
 8000c18:	2128      	movs	r1, #40	@ 0x28
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f006 f97e 	bl	8006f1c <sniprintf>
 8000c20:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000c28:	687a      	ldr	r2, [r7, #4]
 8000c2a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000c2e:	68f9      	ldr	r1, [r7, #12]
 8000c30:	b289      	uxth	r1, r1
 8000c32:	4610      	mov	r0, r2
 8000c34:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	1c5a      	adds	r2, r3, #1
 8000c3a:	613a      	str	r2, [r7, #16]
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	4413      	add	r3, r2
 8000c40:	2200      	movs	r2, #0
 8000c42:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8000c52:	4a23      	ldr	r2, [pc, #140]	@ (8000ce0 <shell_run+0x10c>)
 8000c54:	2128      	movs	r1, #40	@ 0x28
 8000c56:	f006 f961 	bl	8006f1c <sniprintf>
 8000c5a:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000c62:	687a      	ldr	r2, [r7, #4]
 8000c64:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000c68:	68f9      	ldr	r1, [r7, #12]
 8000c6a:	b289      	uxth	r1, r1
 8000c6c:	4610      	mov	r0, r2
 8000c6e:	4798      	blx	r3
				reading = 0;        //exit read loop
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8000c74:	2300      	movs	r3, #0
 8000c76:	613b      	str	r3, [r7, #16]
				break;
 8000c78:	e022      	b.n	8000cc0 <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	dd1e      	ble.n	8000cbe <shell_run+0xea>
					pos--;          //remove it in buffer
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	3b01      	subs	r3, #1
 8000c84:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000c8c:	2103      	movs	r1, #3
 8000c8e:	4815      	ldr	r0, [pc, #84]	@ (8000ce4 <shell_run+0x110>)
 8000c90:	4798      	blx	r3
				}
				break;
 8000c92:	e014      	b.n	8000cbe <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	2b27      	cmp	r3, #39	@ 0x27
 8000c98:	dc12      	bgt.n	8000cc0 <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000ca0:	f107 020b 	add.w	r2, r7, #11
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	4610      	mov	r0, r2
 8000ca8:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	1c5a      	adds	r2, r3, #1
 8000cae:	613a      	str	r2, [r7, #16]
 8000cb0:	7af9      	ldrb	r1, [r7, #11]
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	460a      	mov	r2, r1
 8000cb8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 8000cbc:	e000      	b.n	8000cc0 <shell_run+0xec>
				break;
 8000cbe:	bf00      	nop
		while(reading) {
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d197      	bne.n	8000bf6 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8000ccc:	4619      	mov	r1, r3
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f7ff ff10 	bl	8000af4 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 8000cd4:	e786      	b.n	8000be4 <shell_run+0x10>
 8000cd6:	bf00      	nop
 8000cd8:	08008140 	.word	0x08008140
 8000cdc:	08008128 	.word	0x08008128
 8000ce0:	0800812c 	.word	0x0800812c
 8000ce4:	0800813c 	.word	0x0800813c

08000ce8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cee:	4b11      	ldr	r3, [pc, #68]	@ (8000d34 <HAL_MspInit+0x4c>)
 8000cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cf2:	4a10      	ldr	r2, [pc, #64]	@ (8000d34 <HAL_MspInit+0x4c>)
 8000cf4:	f043 0301 	orr.w	r3, r3, #1
 8000cf8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000d34 <HAL_MspInit+0x4c>)
 8000cfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	607b      	str	r3, [r7, #4]
 8000d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d06:	4b0b      	ldr	r3, [pc, #44]	@ (8000d34 <HAL_MspInit+0x4c>)
 8000d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d34 <HAL_MspInit+0x4c>)
 8000d0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d10:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d12:	4b08      	ldr	r3, [pc, #32]	@ (8000d34 <HAL_MspInit+0x4c>)
 8000d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d1a:	603b      	str	r3, [r7, #0]
 8000d1c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	210f      	movs	r1, #15
 8000d22:	f06f 0001 	mvn.w	r0, #1
 8000d26:	f000 fb41 	bl	80013ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d2a:	bf00      	nop
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40021000 	.word	0x40021000

08000d38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08e      	sub	sp, #56	@ 0x38
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000d40:	2300      	movs	r3, #0
 8000d42:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d46:	4b34      	ldr	r3, [pc, #208]	@ (8000e18 <HAL_InitTick+0xe0>)
 8000d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d4a:	4a33      	ldr	r2, [pc, #204]	@ (8000e18 <HAL_InitTick+0xe0>)
 8000d4c:	f043 0310 	orr.w	r3, r3, #16
 8000d50:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d52:	4b31      	ldr	r3, [pc, #196]	@ (8000e18 <HAL_InitTick+0xe0>)
 8000d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d56:	f003 0310 	and.w	r3, r3, #16
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d5e:	f107 0210 	add.w	r2, r7, #16
 8000d62:	f107 0314 	add.w	r3, r7, #20
 8000d66:	4611      	mov	r1, r2
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f001 fba9 	bl	80024c0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d6e:	6a3b      	ldr	r3, [r7, #32]
 8000d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d103      	bne.n	8000d80 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d78:	f001 fb76 	bl	8002468 <HAL_RCC_GetPCLK1Freq>
 8000d7c:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d7e:	e004      	b.n	8000d8a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d80:	f001 fb72 	bl	8002468 <HAL_RCC_GetPCLK1Freq>
 8000d84:	4603      	mov	r3, r0
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d8c:	4a23      	ldr	r2, [pc, #140]	@ (8000e1c <HAL_InitTick+0xe4>)
 8000d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d92:	0c9b      	lsrs	r3, r3, #18
 8000d94:	3b01      	subs	r3, #1
 8000d96:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d98:	4b21      	ldr	r3, [pc, #132]	@ (8000e20 <HAL_InitTick+0xe8>)
 8000d9a:	4a22      	ldr	r2, [pc, #136]	@ (8000e24 <HAL_InitTick+0xec>)
 8000d9c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d9e:	4b20      	ldr	r3, [pc, #128]	@ (8000e20 <HAL_InitTick+0xe8>)
 8000da0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000da4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000da6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e20 <HAL_InitTick+0xe8>)
 8000da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000daa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000dac:	4b1c      	ldr	r3, [pc, #112]	@ (8000e20 <HAL_InitTick+0xe8>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e20 <HAL_InitTick+0xe8>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000db8:	4b19      	ldr	r3, [pc, #100]	@ (8000e20 <HAL_InitTick+0xe8>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000dbe:	4818      	ldr	r0, [pc, #96]	@ (8000e20 <HAL_InitTick+0xe8>)
 8000dc0:	f002 f8cc 	bl	8002f5c <HAL_TIM_Base_Init>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000dca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d11b      	bne.n	8000e0a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000dd2:	4813      	ldr	r0, [pc, #76]	@ (8000e20 <HAL_InitTick+0xe8>)
 8000dd4:	f002 f924 	bl	8003020 <HAL_TIM_Base_Start_IT>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000dde:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d111      	bne.n	8000e0a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000de6:	2036      	movs	r0, #54	@ 0x36
 8000de8:	f000 fafc 	bl	80013e4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2b0f      	cmp	r3, #15
 8000df0:	d808      	bhi.n	8000e04 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000df2:	2200      	movs	r2, #0
 8000df4:	6879      	ldr	r1, [r7, #4]
 8000df6:	2036      	movs	r0, #54	@ 0x36
 8000df8:	f000 fad8 	bl	80013ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8000e28 <HAL_InitTick+0xf0>)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6013      	str	r3, [r2, #0]
 8000e02:	e002      	b.n	8000e0a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000e04:	2301      	movs	r3, #1
 8000e06:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000e0a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3738      	adds	r7, #56	@ 0x38
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	431bde83 	.word	0x431bde83
 8000e20:	20000334 	.word	0x20000334
 8000e24:	40001000 	.word	0x40001000
 8000e28:	20000004 	.word	0x20000004

08000e2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <NMI_Handler+0x4>

08000e34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <HardFault_Handler+0x4>

08000e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <MemManage_Handler+0x4>

08000e44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <BusFault_Handler+0x4>

08000e4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <UsageFault_Handler+0x4>

08000e54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
	...

08000e64 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e68:	4802      	ldr	r0, [pc, #8]	@ (8000e74 <USART2_IRQHandler+0x10>)
 8000e6a:	f002 fc61 	bl	8003730 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	20000384 	.word	0x20000384

08000e78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e7c:	4802      	ldr	r0, [pc, #8]	@ (8000e88 <TIM6_DAC_IRQHandler+0x10>)
 8000e7e:	f002 f93f 	bl	8003100 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000334 	.word	0x20000334

08000e8c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60f8      	str	r0, [r7, #12]
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
 8000e9c:	e00a      	b.n	8000eb4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e9e:	f3af 8000 	nop.w
 8000ea2:	4601      	mov	r1, r0
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	1c5a      	adds	r2, r3, #1
 8000ea8:	60ba      	str	r2, [r7, #8]
 8000eaa:	b2ca      	uxtb	r2, r1
 8000eac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	617b      	str	r3, [r7, #20]
 8000eb4:	697a      	ldr	r2, [r7, #20]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	dbf0      	blt.n	8000e9e <_read+0x12>
  }

  return len;
 8000ebc:	687b      	ldr	r3, [r7, #4]
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3718      	adds	r7, #24
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b086      	sub	sp, #24
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	60f8      	str	r0, [r7, #12]
 8000ece:	60b9      	str	r1, [r7, #8]
 8000ed0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]
 8000ed6:	e009      	b.n	8000eec <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	1c5a      	adds	r2, r3, #1
 8000edc:	60ba      	str	r2, [r7, #8]
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff fc2d 	bl	8000740 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	617b      	str	r3, [r7, #20]
 8000eec:	697a      	ldr	r2, [r7, #20]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	dbf1      	blt.n	8000ed8 <_write+0x12>
  }
  return len;
 8000ef4:	687b      	ldr	r3, [r7, #4]
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3718      	adds	r7, #24
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}

08000efe <_close>:

int _close(int file)
{
 8000efe:	b480      	push	{r7}
 8000f00:	b083      	sub	sp, #12
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f16:	b480      	push	{r7}
 8000f18:	b083      	sub	sp, #12
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
 8000f1e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f26:	605a      	str	r2, [r3, #4]
  return 0;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <_isatty>:

int _isatty(int file)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f3e:	2301      	movs	r3, #1
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3714      	adds	r7, #20
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f70:	4a14      	ldr	r2, [pc, #80]	@ (8000fc4 <_sbrk+0x5c>)
 8000f72:	4b15      	ldr	r3, [pc, #84]	@ (8000fc8 <_sbrk+0x60>)
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f7c:	4b13      	ldr	r3, [pc, #76]	@ (8000fcc <_sbrk+0x64>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d102      	bne.n	8000f8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f84:	4b11      	ldr	r3, [pc, #68]	@ (8000fcc <_sbrk+0x64>)
 8000f86:	4a12      	ldr	r2, [pc, #72]	@ (8000fd0 <_sbrk+0x68>)
 8000f88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f8a:	4b10      	ldr	r3, [pc, #64]	@ (8000fcc <_sbrk+0x64>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4413      	add	r3, r2
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d207      	bcs.n	8000fa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f98:	f006 f97a 	bl	8007290 <__errno>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	220c      	movs	r2, #12
 8000fa0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa6:	e009      	b.n	8000fbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fa8:	4b08      	ldr	r3, [pc, #32]	@ (8000fcc <_sbrk+0x64>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fae:	4b07      	ldr	r3, [pc, #28]	@ (8000fcc <_sbrk+0x64>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	4a05      	ldr	r2, [pc, #20]	@ (8000fcc <_sbrk+0x64>)
 8000fb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fba:	68fb      	ldr	r3, [r7, #12]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3718      	adds	r7, #24
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	20018000 	.word	0x20018000
 8000fc8:	00000400 	.word	0x00000400
 8000fcc:	20000380 	.word	0x20000380
 8000fd0:	200054d0 	.word	0x200054d0

08000fd4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fd8:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <SystemInit+0x20>)
 8000fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fde:	4a05      	ldr	r2, [pc, #20]	@ (8000ff4 <SystemInit+0x20>)
 8000fe0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fe4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000fe8:	bf00      	nop
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ffc:	4b14      	ldr	r3, [pc, #80]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 8000ffe:	4a15      	ldr	r2, [pc, #84]	@ (8001054 <MX_USART2_UART_Init+0x5c>)
 8001000:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001002:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 8001004:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001008:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800100a:	4b11      	ldr	r3, [pc, #68]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001010:	4b0f      	ldr	r3, [pc, #60]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 8001012:	2200      	movs	r2, #0
 8001014:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001016:	4b0e      	ldr	r3, [pc, #56]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 8001018:	2200      	movs	r2, #0
 800101a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800101c:	4b0c      	ldr	r3, [pc, #48]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 800101e:	220c      	movs	r2, #12
 8001020:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001022:	4b0b      	ldr	r3, [pc, #44]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 8001024:	2200      	movs	r2, #0
 8001026:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001028:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 800102a:	2200      	movs	r2, #0
 800102c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800102e:	4b08      	ldr	r3, [pc, #32]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 8001030:	2200      	movs	r2, #0
 8001032:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001034:	4b06      	ldr	r3, [pc, #24]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 8001036:	2200      	movs	r2, #0
 8001038:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800103a:	4805      	ldr	r0, [pc, #20]	@ (8001050 <MX_USART2_UART_Init+0x58>)
 800103c:	f002 fa54 	bl	80034e8 <HAL_UART_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001046:	f7ff fca7 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	20000384 	.word	0x20000384
 8001054:	40004400 	.word	0x40004400

08001058 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b0ac      	sub	sp, #176	@ 0xb0
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001070:	f107 0314 	add.w	r3, r7, #20
 8001074:	2288      	movs	r2, #136	@ 0x88
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f006 f85d 	bl	8007138 <memset>
  if(uartHandle->Instance==USART2)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a25      	ldr	r2, [pc, #148]	@ (8001118 <HAL_UART_MspInit+0xc0>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d143      	bne.n	8001110 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001088:	2302      	movs	r3, #2
 800108a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800108c:	2300      	movs	r3, #0
 800108e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4618      	mov	r0, r3
 8001096:	f001 faa5 	bl	80025e4 <HAL_RCCEx_PeriphCLKConfig>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80010a0:	f7ff fc7a 	bl	8000998 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010a4:	4b1d      	ldr	r3, [pc, #116]	@ (800111c <HAL_UART_MspInit+0xc4>)
 80010a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a8:	4a1c      	ldr	r2, [pc, #112]	@ (800111c <HAL_UART_MspInit+0xc4>)
 80010aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80010b0:	4b1a      	ldr	r3, [pc, #104]	@ (800111c <HAL_UART_MspInit+0xc4>)
 80010b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b8:	613b      	str	r3, [r7, #16]
 80010ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010bc:	4b17      	ldr	r3, [pc, #92]	@ (800111c <HAL_UART_MspInit+0xc4>)
 80010be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c0:	4a16      	ldr	r2, [pc, #88]	@ (800111c <HAL_UART_MspInit+0xc4>)
 80010c2:	f043 0301 	orr.w	r3, r3, #1
 80010c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c8:	4b14      	ldr	r3, [pc, #80]	@ (800111c <HAL_UART_MspInit+0xc4>)
 80010ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010cc:	f003 0301 	and.w	r3, r3, #1
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010d4:	230c      	movs	r3, #12
 80010d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010da:	2302      	movs	r3, #2
 80010dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e6:	2303      	movs	r3, #3
 80010e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010ec:	2307      	movs	r3, #7
 80010ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010f6:	4619      	mov	r1, r3
 80010f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010fc:	f000 fa00 	bl	8001500 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001100:	2200      	movs	r2, #0
 8001102:	2105      	movs	r1, #5
 8001104:	2026      	movs	r0, #38	@ 0x26
 8001106:	f000 f951 	bl	80013ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800110a:	2026      	movs	r0, #38	@ 0x26
 800110c:	f000 f96a 	bl	80013e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001110:	bf00      	nop
 8001112:	37b0      	adds	r7, #176	@ 0xb0
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40004400 	.word	0x40004400
 800111c:	40021000 	.word	0x40021000

08001120 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001120:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001158 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001124:	f7ff ff56 	bl	8000fd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001128:	480c      	ldr	r0, [pc, #48]	@ (800115c <LoopForever+0x6>)
  ldr r1, =_edata
 800112a:	490d      	ldr	r1, [pc, #52]	@ (8001160 <LoopForever+0xa>)
  ldr r2, =_sidata
 800112c:	4a0d      	ldr	r2, [pc, #52]	@ (8001164 <LoopForever+0xe>)
  movs r3, #0
 800112e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001130:	e002      	b.n	8001138 <LoopCopyDataInit>

08001132 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001132:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001134:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001136:	3304      	adds	r3, #4

08001138 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001138:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800113a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800113c:	d3f9      	bcc.n	8001132 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800113e:	4a0a      	ldr	r2, [pc, #40]	@ (8001168 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001140:	4c0a      	ldr	r4, [pc, #40]	@ (800116c <LoopForever+0x16>)
  movs r3, #0
 8001142:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001144:	e001      	b.n	800114a <LoopFillZerobss>

08001146 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001146:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001148:	3204      	adds	r2, #4

0800114a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800114a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800114c:	d3fb      	bcc.n	8001146 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800114e:	f006 f8a5 	bl	800729c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001152:	f7ff fb3d 	bl	80007d0 <main>

08001156 <LoopForever>:

LoopForever:
    b LoopForever
 8001156:	e7fe      	b.n	8001156 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001158:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800115c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001160:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001164:	080081d0 	.word	0x080081d0
  ldr r2, =_sbss
 8001168:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800116c:	200054d0 	.word	0x200054d0

08001170 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001170:	e7fe      	b.n	8001170 <ADC1_2_IRQHandler>
	...

08001174 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800117a:	2300      	movs	r3, #0
 800117c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800117e:	4b0c      	ldr	r3, [pc, #48]	@ (80011b0 <HAL_Init+0x3c>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a0b      	ldr	r2, [pc, #44]	@ (80011b0 <HAL_Init+0x3c>)
 8001184:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001188:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800118a:	2003      	movs	r0, #3
 800118c:	f000 f903 	bl	8001396 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001190:	200f      	movs	r0, #15
 8001192:	f7ff fdd1 	bl	8000d38 <HAL_InitTick>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d002      	beq.n	80011a2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800119c:	2301      	movs	r3, #1
 800119e:	71fb      	strb	r3, [r7, #7]
 80011a0:	e001      	b.n	80011a6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011a2:	f7ff fda1 	bl	8000ce8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011a6:	79fb      	ldrb	r3, [r7, #7]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40022000 	.word	0x40022000

080011b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <HAL_IncTick+0x20>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <HAL_IncTick+0x24>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4413      	add	r3, r2
 80011c4:	4a04      	ldr	r2, [pc, #16]	@ (80011d8 <HAL_IncTick+0x24>)
 80011c6:	6013      	str	r3, [r2, #0]
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	20000008 	.word	0x20000008
 80011d8:	2000040c 	.word	0x2000040c

080011dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  return uwTick;
 80011e0:	4b03      	ldr	r3, [pc, #12]	@ (80011f0 <HAL_GetTick+0x14>)
 80011e2:	681b      	ldr	r3, [r3, #0]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	2000040c 	.word	0x2000040c

080011f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011fc:	f7ff ffee 	bl	80011dc <HAL_GetTick>
 8001200:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800120c:	d005      	beq.n	800121a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800120e:	4b0a      	ldr	r3, [pc, #40]	@ (8001238 <HAL_Delay+0x44>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	461a      	mov	r2, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	4413      	add	r3, r2
 8001218:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800121a:	bf00      	nop
 800121c:	f7ff ffde 	bl	80011dc <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	68fa      	ldr	r2, [r7, #12]
 8001228:	429a      	cmp	r2, r3
 800122a:	d8f7      	bhi.n	800121c <HAL_Delay+0x28>
  {
  }
}
 800122c:	bf00      	nop
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000008 	.word	0x20000008

0800123c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800123c:	b480      	push	{r7}
 800123e:	b085      	sub	sp, #20
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800124c:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <__NVIC_SetPriorityGrouping+0x44>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001252:	68ba      	ldr	r2, [r7, #8]
 8001254:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001258:	4013      	ands	r3, r2
 800125a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001264:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001268:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800126c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800126e:	4a04      	ldr	r2, [pc, #16]	@ (8001280 <__NVIC_SetPriorityGrouping+0x44>)
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	60d3      	str	r3, [r2, #12]
}
 8001274:	bf00      	nop
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001288:	4b04      	ldr	r3, [pc, #16]	@ (800129c <__NVIC_GetPriorityGrouping+0x18>)
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	0a1b      	lsrs	r3, r3, #8
 800128e:	f003 0307 	and.w	r3, r3, #7
}
 8001292:	4618      	mov	r0, r3
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	e000ed00 	.word	0xe000ed00

080012a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	db0b      	blt.n	80012ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	f003 021f 	and.w	r2, r3, #31
 80012b8:	4907      	ldr	r1, [pc, #28]	@ (80012d8 <__NVIC_EnableIRQ+0x38>)
 80012ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012be:	095b      	lsrs	r3, r3, #5
 80012c0:	2001      	movs	r0, #1
 80012c2:	fa00 f202 	lsl.w	r2, r0, r2
 80012c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	e000e100 	.word	0xe000e100

080012dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	6039      	str	r1, [r7, #0]
 80012e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	db0a      	blt.n	8001306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	490c      	ldr	r1, [pc, #48]	@ (8001328 <__NVIC_SetPriority+0x4c>)
 80012f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fa:	0112      	lsls	r2, r2, #4
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	440b      	add	r3, r1
 8001300:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001304:	e00a      	b.n	800131c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4908      	ldr	r1, [pc, #32]	@ (800132c <__NVIC_SetPriority+0x50>)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	f003 030f 	and.w	r3, r3, #15
 8001312:	3b04      	subs	r3, #4
 8001314:	0112      	lsls	r2, r2, #4
 8001316:	b2d2      	uxtb	r2, r2
 8001318:	440b      	add	r3, r1
 800131a:	761a      	strb	r2, [r3, #24]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	e000e100 	.word	0xe000e100
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001330:	b480      	push	{r7}
 8001332:	b089      	sub	sp, #36	@ 0x24
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	f1c3 0307 	rsb	r3, r3, #7
 800134a:	2b04      	cmp	r3, #4
 800134c:	bf28      	it	cs
 800134e:	2304      	movcs	r3, #4
 8001350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3304      	adds	r3, #4
 8001356:	2b06      	cmp	r3, #6
 8001358:	d902      	bls.n	8001360 <NVIC_EncodePriority+0x30>
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	3b03      	subs	r3, #3
 800135e:	e000      	b.n	8001362 <NVIC_EncodePriority+0x32>
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001364:	f04f 32ff 	mov.w	r2, #4294967295
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	43da      	mvns	r2, r3
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	401a      	ands	r2, r3
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001378:	f04f 31ff 	mov.w	r1, #4294967295
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	fa01 f303 	lsl.w	r3, r1, r3
 8001382:	43d9      	mvns	r1, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	4313      	orrs	r3, r2
         );
}
 800138a:	4618      	mov	r0, r3
 800138c:	3724      	adds	r7, #36	@ 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff ff4c 	bl	800123c <__NVIC_SetPriorityGrouping>
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
 80013b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013be:	f7ff ff61 	bl	8001284 <__NVIC_GetPriorityGrouping>
 80013c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	68b9      	ldr	r1, [r7, #8]
 80013c8:	6978      	ldr	r0, [r7, #20]
 80013ca:	f7ff ffb1 	bl	8001330 <NVIC_EncodePriority>
 80013ce:	4602      	mov	r2, r0
 80013d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d4:	4611      	mov	r1, r2
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff ff80 	bl	80012dc <__NVIC_SetPriority>
}
 80013dc:	bf00      	nop
 80013de:	3718      	adds	r7, #24
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff ff54 	bl	80012a0 <__NVIC_EnableIRQ>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001408:	2300      	movs	r3, #0
 800140a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001412:	b2db      	uxtb	r3, r3
 8001414:	2b02      	cmp	r3, #2
 8001416:	d008      	beq.n	800142a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2204      	movs	r2, #4
 800141c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2200      	movs	r2, #0
 8001422:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e022      	b.n	8001470 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f022 020e 	bic.w	r2, r2, #14
 8001438:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f022 0201 	bic.w	r2, r2, #1
 8001448:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144e:	f003 021c 	and.w	r2, r3, #28
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001456:	2101      	movs	r1, #1
 8001458:	fa01 f202 	lsl.w	r2, r1, r2
 800145c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2201      	movs	r2, #1
 8001462:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800146e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001470:	4618      	mov	r0, r3
 8001472:	3714      	adds	r7, #20
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001484:	2300      	movs	r3, #0
 8001486:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800148e:	b2db      	uxtb	r3, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d005      	beq.n	80014a0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2204      	movs	r2, #4
 8001498:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	73fb      	strb	r3, [r7, #15]
 800149e:	e029      	b.n	80014f4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f022 020e 	bic.w	r2, r2, #14
 80014ae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f022 0201 	bic.w	r2, r2, #1
 80014be:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c4:	f003 021c 	and.w	r2, r3, #28
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014cc:	2101      	movs	r1, #1
 80014ce:	fa01 f202 	lsl.w	r2, r1, r2
 80014d2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2201      	movs	r2, #1
 80014d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	4798      	blx	r3
    }
  }
  return status;
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
	...

08001500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001500:	b480      	push	{r7}
 8001502:	b087      	sub	sp, #28
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800150a:	2300      	movs	r3, #0
 800150c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800150e:	e17f      	b.n	8001810 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	2101      	movs	r1, #1
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	fa01 f303 	lsl.w	r3, r1, r3
 800151c:	4013      	ands	r3, r2
 800151e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	f000 8171 	beq.w	800180a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	2b01      	cmp	r3, #1
 8001532:	d005      	beq.n	8001540 <HAL_GPIO_Init+0x40>
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d130      	bne.n	80015a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	2203      	movs	r2, #3
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	43db      	mvns	r3, r3
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	4013      	ands	r3, r2
 8001556:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	68da      	ldr	r2, [r3, #12]
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	4313      	orrs	r3, r2
 8001568:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001576:	2201      	movs	r2, #1
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	43db      	mvns	r3, r3
 8001580:	693a      	ldr	r2, [r7, #16]
 8001582:	4013      	ands	r3, r2
 8001584:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	091b      	lsrs	r3, r3, #4
 800158c:	f003 0201 	and.w	r2, r3, #1
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	4313      	orrs	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f003 0303 	and.w	r3, r3, #3
 80015aa:	2b03      	cmp	r3, #3
 80015ac:	d118      	bne.n	80015e0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80015b4:	2201      	movs	r2, #1
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4013      	ands	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	08db      	lsrs	r3, r3, #3
 80015ca:	f003 0201 	and.w	r2, r3, #1
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f003 0303 	and.w	r3, r3, #3
 80015e8:	2b03      	cmp	r3, #3
 80015ea:	d017      	beq.n	800161c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	2203      	movs	r2, #3
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	4013      	ands	r3, r2
 8001602:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	689a      	ldr	r2, [r3, #8]
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	4313      	orrs	r3, r2
 8001614:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 0303 	and.w	r3, r3, #3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d123      	bne.n	8001670 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	08da      	lsrs	r2, r3, #3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3208      	adds	r2, #8
 8001630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001634:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	f003 0307 	and.w	r3, r3, #7
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	220f      	movs	r2, #15
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	4013      	ands	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	691a      	ldr	r2, [r3, #16]
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	693a      	ldr	r2, [r7, #16]
 800165e:	4313      	orrs	r3, r2
 8001660:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	08da      	lsrs	r2, r3, #3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3208      	adds	r2, #8
 800166a:	6939      	ldr	r1, [r7, #16]
 800166c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	2203      	movs	r2, #3
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	4013      	ands	r3, r2
 8001686:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f003 0203 	and.w	r2, r3, #3
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	4313      	orrs	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	f000 80ac 	beq.w	800180a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b2:	4b5f      	ldr	r3, [pc, #380]	@ (8001830 <HAL_GPIO_Init+0x330>)
 80016b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016b6:	4a5e      	ldr	r2, [pc, #376]	@ (8001830 <HAL_GPIO_Init+0x330>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80016be:	4b5c      	ldr	r3, [pc, #368]	@ (8001830 <HAL_GPIO_Init+0x330>)
 80016c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80016ca:	4a5a      	ldr	r2, [pc, #360]	@ (8001834 <HAL_GPIO_Init+0x334>)
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	089b      	lsrs	r3, r3, #2
 80016d0:	3302      	adds	r3, #2
 80016d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	f003 0303 	and.w	r3, r3, #3
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	220f      	movs	r2, #15
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43db      	mvns	r3, r3
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	4013      	ands	r3, r2
 80016ec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80016f4:	d025      	beq.n	8001742 <HAL_GPIO_Init+0x242>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a4f      	ldr	r2, [pc, #316]	@ (8001838 <HAL_GPIO_Init+0x338>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d01f      	beq.n	800173e <HAL_GPIO_Init+0x23e>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a4e      	ldr	r2, [pc, #312]	@ (800183c <HAL_GPIO_Init+0x33c>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d019      	beq.n	800173a <HAL_GPIO_Init+0x23a>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a4d      	ldr	r2, [pc, #308]	@ (8001840 <HAL_GPIO_Init+0x340>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d013      	beq.n	8001736 <HAL_GPIO_Init+0x236>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a4c      	ldr	r2, [pc, #304]	@ (8001844 <HAL_GPIO_Init+0x344>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d00d      	beq.n	8001732 <HAL_GPIO_Init+0x232>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a4b      	ldr	r2, [pc, #300]	@ (8001848 <HAL_GPIO_Init+0x348>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d007      	beq.n	800172e <HAL_GPIO_Init+0x22e>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a4a      	ldr	r2, [pc, #296]	@ (800184c <HAL_GPIO_Init+0x34c>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d101      	bne.n	800172a <HAL_GPIO_Init+0x22a>
 8001726:	2306      	movs	r3, #6
 8001728:	e00c      	b.n	8001744 <HAL_GPIO_Init+0x244>
 800172a:	2307      	movs	r3, #7
 800172c:	e00a      	b.n	8001744 <HAL_GPIO_Init+0x244>
 800172e:	2305      	movs	r3, #5
 8001730:	e008      	b.n	8001744 <HAL_GPIO_Init+0x244>
 8001732:	2304      	movs	r3, #4
 8001734:	e006      	b.n	8001744 <HAL_GPIO_Init+0x244>
 8001736:	2303      	movs	r3, #3
 8001738:	e004      	b.n	8001744 <HAL_GPIO_Init+0x244>
 800173a:	2302      	movs	r3, #2
 800173c:	e002      	b.n	8001744 <HAL_GPIO_Init+0x244>
 800173e:	2301      	movs	r3, #1
 8001740:	e000      	b.n	8001744 <HAL_GPIO_Init+0x244>
 8001742:	2300      	movs	r3, #0
 8001744:	697a      	ldr	r2, [r7, #20]
 8001746:	f002 0203 	and.w	r2, r2, #3
 800174a:	0092      	lsls	r2, r2, #2
 800174c:	4093      	lsls	r3, r2
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	4313      	orrs	r3, r2
 8001752:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001754:	4937      	ldr	r1, [pc, #220]	@ (8001834 <HAL_GPIO_Init+0x334>)
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	089b      	lsrs	r3, r3, #2
 800175a:	3302      	adds	r3, #2
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001762:	4b3b      	ldr	r3, [pc, #236]	@ (8001850 <HAL_GPIO_Init+0x350>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	43db      	mvns	r3, r3
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	4013      	ands	r3, r2
 8001770:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d003      	beq.n	8001786 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	4313      	orrs	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001786:	4a32      	ldr	r2, [pc, #200]	@ (8001850 <HAL_GPIO_Init+0x350>)
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800178c:	4b30      	ldr	r3, [pc, #192]	@ (8001850 <HAL_GPIO_Init+0x350>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	43db      	mvns	r3, r3
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	4013      	ands	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d003      	beq.n	80017b0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017b0:	4a27      	ldr	r2, [pc, #156]	@ (8001850 <HAL_GPIO_Init+0x350>)
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80017b6:	4b26      	ldr	r3, [pc, #152]	@ (8001850 <HAL_GPIO_Init+0x350>)
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	43db      	mvns	r3, r3
 80017c0:	693a      	ldr	r2, [r7, #16]
 80017c2:	4013      	ands	r3, r2
 80017c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d003      	beq.n	80017da <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80017da:	4a1d      	ldr	r2, [pc, #116]	@ (8001850 <HAL_GPIO_Init+0x350>)
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80017e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001850 <HAL_GPIO_Init+0x350>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	43db      	mvns	r3, r3
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	4013      	ands	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	4313      	orrs	r3, r2
 8001802:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001804:	4a12      	ldr	r2, [pc, #72]	@ (8001850 <HAL_GPIO_Init+0x350>)
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	3301      	adds	r3, #1
 800180e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	fa22 f303 	lsr.w	r3, r2, r3
 800181a:	2b00      	cmp	r3, #0
 800181c:	f47f ae78 	bne.w	8001510 <HAL_GPIO_Init+0x10>
  }
}
 8001820:	bf00      	nop
 8001822:	bf00      	nop
 8001824:	371c      	adds	r7, #28
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000
 8001834:	40010000 	.word	0x40010000
 8001838:	48000400 	.word	0x48000400
 800183c:	48000800 	.word	0x48000800
 8001840:	48000c00 	.word	0x48000c00
 8001844:	48001000 	.word	0x48001000
 8001848:	48001400 	.word	0x48001400
 800184c:	48001800 	.word	0x48001800
 8001850:	40010400 	.word	0x40010400

08001854 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	460b      	mov	r3, r1
 800185e:	807b      	strh	r3, [r7, #2]
 8001860:	4613      	mov	r3, r2
 8001862:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001864:	787b      	ldrb	r3, [r7, #1]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d003      	beq.n	8001872 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800186a:	887a      	ldrh	r2, [r7, #2]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001870:	e002      	b.n	8001878 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001872:	887a      	ldrh	r2, [r7, #2]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	695b      	ldr	r3, [r3, #20]
 8001894:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001896:	887a      	ldrh	r2, [r7, #2]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4013      	ands	r3, r2
 800189c:	041a      	lsls	r2, r3, #16
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	43d9      	mvns	r1, r3
 80018a2:	887b      	ldrh	r3, [r7, #2]
 80018a4:	400b      	ands	r3, r1
 80018a6:	431a      	orrs	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	619a      	str	r2, [r3, #24]
}
 80018ac:	bf00      	nop
 80018ae:	3714      	adds	r7, #20
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80018bc:	4b04      	ldr	r3, [pc, #16]	@ (80018d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	40007000 	.word	0x40007000

080018d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018e2:	d130      	bne.n	8001946 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80018e4:	4b23      	ldr	r3, [pc, #140]	@ (8001974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80018ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018f0:	d038      	beq.n	8001964 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018f2:	4b20      	ldr	r3, [pc, #128]	@ (8001974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001900:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001902:	4b1d      	ldr	r3, [pc, #116]	@ (8001978 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2232      	movs	r2, #50	@ 0x32
 8001908:	fb02 f303 	mul.w	r3, r2, r3
 800190c:	4a1b      	ldr	r2, [pc, #108]	@ (800197c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800190e:	fba2 2303 	umull	r2, r3, r2, r3
 8001912:	0c9b      	lsrs	r3, r3, #18
 8001914:	3301      	adds	r3, #1
 8001916:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001918:	e002      	b.n	8001920 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	3b01      	subs	r3, #1
 800191e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001920:	4b14      	ldr	r3, [pc, #80]	@ (8001974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001922:	695b      	ldr	r3, [r3, #20]
 8001924:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001928:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800192c:	d102      	bne.n	8001934 <HAL_PWREx_ControlVoltageScaling+0x60>
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1f2      	bne.n	800191a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001934:	4b0f      	ldr	r3, [pc, #60]	@ (8001974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001936:	695b      	ldr	r3, [r3, #20]
 8001938:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800193c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001940:	d110      	bne.n	8001964 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e00f      	b.n	8001966 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001946:	4b0b      	ldr	r3, [pc, #44]	@ (8001974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800194e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001952:	d007      	beq.n	8001964 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001954:	4b07      	ldr	r3, [pc, #28]	@ (8001974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800195c:	4a05      	ldr	r2, [pc, #20]	@ (8001974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800195e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001962:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	40007000 	.word	0x40007000
 8001978:	20000000 	.word	0x20000000
 800197c:	431bde83 	.word	0x431bde83

08001980 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b088      	sub	sp, #32
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e3ca      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001992:	4b97      	ldr	r3, [pc, #604]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f003 030c 	and.w	r3, r3, #12
 800199a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800199c:	4b94      	ldr	r3, [pc, #592]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	f003 0303 	and.w	r3, r3, #3
 80019a4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0310 	and.w	r3, r3, #16
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f000 80e4 	beq.w	8001b7c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d007      	beq.n	80019ca <HAL_RCC_OscConfig+0x4a>
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	2b0c      	cmp	r3, #12
 80019be:	f040 808b 	bne.w	8001ad8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	f040 8087 	bne.w	8001ad8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019ca:	4b89      	ldr	r3, [pc, #548]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d005      	beq.n	80019e2 <HAL_RCC_OscConfig+0x62>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d101      	bne.n	80019e2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e3a2      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a1a      	ldr	r2, [r3, #32]
 80019e6:	4b82      	ldr	r3, [pc, #520]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d004      	beq.n	80019fc <HAL_RCC_OscConfig+0x7c>
 80019f2:	4b7f      	ldr	r3, [pc, #508]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80019fa:	e005      	b.n	8001a08 <HAL_RCC_OscConfig+0x88>
 80019fc:	4b7c      	ldr	r3, [pc, #496]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 80019fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a02:	091b      	lsrs	r3, r3, #4
 8001a04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d223      	bcs.n	8001a54 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a1b      	ldr	r3, [r3, #32]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f000 fd87 	bl	8002524 <RCC_SetFlashLatencyFromMSIRange>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e383      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a20:	4b73      	ldr	r3, [pc, #460]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a72      	ldr	r2, [pc, #456]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a26:	f043 0308 	orr.w	r3, r3, #8
 8001a2a:	6013      	str	r3, [r2, #0]
 8001a2c:	4b70      	ldr	r3, [pc, #448]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	496d      	ldr	r1, [pc, #436]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a3e:	4b6c      	ldr	r3, [pc, #432]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	021b      	lsls	r3, r3, #8
 8001a4c:	4968      	ldr	r1, [pc, #416]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	604b      	str	r3, [r1, #4]
 8001a52:	e025      	b.n	8001aa0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a54:	4b66      	ldr	r3, [pc, #408]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a65      	ldr	r2, [pc, #404]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a5a:	f043 0308 	orr.w	r3, r3, #8
 8001a5e:	6013      	str	r3, [r2, #0]
 8001a60:	4b63      	ldr	r3, [pc, #396]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	4960      	ldr	r1, [pc, #384]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a72:	4b5f      	ldr	r3, [pc, #380]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	021b      	lsls	r3, r3, #8
 8001a80:	495b      	ldr	r1, [pc, #364]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d109      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f000 fd47 	bl	8002524 <RCC_SetFlashLatencyFromMSIRange>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e343      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001aa0:	f000 fc4a 	bl	8002338 <HAL_RCC_GetSysClockFreq>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	4b52      	ldr	r3, [pc, #328]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	091b      	lsrs	r3, r3, #4
 8001aac:	f003 030f 	and.w	r3, r3, #15
 8001ab0:	4950      	ldr	r1, [pc, #320]	@ (8001bf4 <HAL_RCC_OscConfig+0x274>)
 8001ab2:	5ccb      	ldrb	r3, [r1, r3]
 8001ab4:	f003 031f 	and.w	r3, r3, #31
 8001ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8001abc:	4a4e      	ldr	r2, [pc, #312]	@ (8001bf8 <HAL_RCC_OscConfig+0x278>)
 8001abe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001ac0:	4b4e      	ldr	r3, [pc, #312]	@ (8001bfc <HAL_RCC_OscConfig+0x27c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff f937 	bl	8000d38 <HAL_InitTick>
 8001aca:	4603      	mov	r3, r0
 8001acc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001ace:	7bfb      	ldrb	r3, [r7, #15]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d052      	beq.n	8001b7a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001ad4:	7bfb      	ldrb	r3, [r7, #15]
 8001ad6:	e327      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d032      	beq.n	8001b46 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001ae0:	4b43      	ldr	r3, [pc, #268]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a42      	ldr	r2, [pc, #264]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001ae6:	f043 0301 	orr.w	r3, r3, #1
 8001aea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001aec:	f7ff fb76 	bl	80011dc <HAL_GetTick>
 8001af0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001af2:	e008      	b.n	8001b06 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001af4:	f7ff fb72 	bl	80011dc <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e310      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b06:	4b3a      	ldr	r3, [pc, #232]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d0f0      	beq.n	8001af4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b12:	4b37      	ldr	r3, [pc, #220]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a36      	ldr	r2, [pc, #216]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b18:	f043 0308 	orr.w	r3, r3, #8
 8001b1c:	6013      	str	r3, [r2, #0]
 8001b1e:	4b34      	ldr	r3, [pc, #208]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	4931      	ldr	r1, [pc, #196]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b30:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	69db      	ldr	r3, [r3, #28]
 8001b3c:	021b      	lsls	r3, r3, #8
 8001b3e:	492c      	ldr	r1, [pc, #176]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b40:	4313      	orrs	r3, r2
 8001b42:	604b      	str	r3, [r1, #4]
 8001b44:	e01a      	b.n	8001b7c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001b46:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a29      	ldr	r2, [pc, #164]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b4c:	f023 0301 	bic.w	r3, r3, #1
 8001b50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b52:	f7ff fb43 	bl	80011dc <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b58:	e008      	b.n	8001b6c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b5a:	f7ff fb3f 	bl	80011dc <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e2dd      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b6c:	4b20      	ldr	r3, [pc, #128]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d1f0      	bne.n	8001b5a <HAL_RCC_OscConfig+0x1da>
 8001b78:	e000      	b.n	8001b7c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b7a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d074      	beq.n	8001c72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001b88:	69bb      	ldr	r3, [r7, #24]
 8001b8a:	2b08      	cmp	r3, #8
 8001b8c:	d005      	beq.n	8001b9a <HAL_RCC_OscConfig+0x21a>
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	2b0c      	cmp	r3, #12
 8001b92:	d10e      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	2b03      	cmp	r3, #3
 8001b98:	d10b      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b9a:	4b15      	ldr	r3, [pc, #84]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d064      	beq.n	8001c70 <HAL_RCC_OscConfig+0x2f0>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d160      	bne.n	8001c70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e2ba      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bba:	d106      	bne.n	8001bca <HAL_RCC_OscConfig+0x24a>
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001bc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	e026      	b.n	8001c18 <HAL_RCC_OscConfig+0x298>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bd2:	d115      	bne.n	8001c00 <HAL_RCC_OscConfig+0x280>
 8001bd4:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a05      	ldr	r2, [pc, #20]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001bda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bde:	6013      	str	r3, [r2, #0]
 8001be0:	4b03      	ldr	r3, [pc, #12]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a02      	ldr	r2, [pc, #8]	@ (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001be6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	e014      	b.n	8001c18 <HAL_RCC_OscConfig+0x298>
 8001bee:	bf00      	nop
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	08008144 	.word	0x08008144
 8001bf8:	20000000 	.word	0x20000000
 8001bfc:	20000004 	.word	0x20000004
 8001c00:	4ba0      	ldr	r3, [pc, #640]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a9f      	ldr	r2, [pc, #636]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001c06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c0a:	6013      	str	r3, [r2, #0]
 8001c0c:	4b9d      	ldr	r3, [pc, #628]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a9c      	ldr	r2, [pc, #624]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001c12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d013      	beq.n	8001c48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c20:	f7ff fadc 	bl	80011dc <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c28:	f7ff fad8 	bl	80011dc <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b64      	cmp	r3, #100	@ 0x64
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e276      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c3a:	4b92      	ldr	r3, [pc, #584]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0f0      	beq.n	8001c28 <HAL_RCC_OscConfig+0x2a8>
 8001c46:	e014      	b.n	8001c72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c48:	f7ff fac8 	bl	80011dc <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c50:	f7ff fac4 	bl	80011dc <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b64      	cmp	r3, #100	@ 0x64
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e262      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c62:	4b88      	ldr	r3, [pc, #544]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1f0      	bne.n	8001c50 <HAL_RCC_OscConfig+0x2d0>
 8001c6e:	e000      	b.n	8001c72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d060      	beq.n	8001d40 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	d005      	beq.n	8001c90 <HAL_RCC_OscConfig+0x310>
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	2b0c      	cmp	r3, #12
 8001c88:	d119      	bne.n	8001cbe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d116      	bne.n	8001cbe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c90:	4b7c      	ldr	r3, [pc, #496]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d005      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x328>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d101      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e23f      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca8:	4b76      	ldr	r3, [pc, #472]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	061b      	lsls	r3, r3, #24
 8001cb6:	4973      	ldr	r1, [pc, #460]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cbc:	e040      	b.n	8001d40 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d023      	beq.n	8001d0e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cc6:	4b6f      	ldr	r3, [pc, #444]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a6e      	ldr	r2, [pc, #440]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001ccc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd2:	f7ff fa83 	bl	80011dc <HAL_GetTick>
 8001cd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cd8:	e008      	b.n	8001cec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cda:	f7ff fa7f 	bl	80011dc <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e21d      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cec:	4b65      	ldr	r3, [pc, #404]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d0f0      	beq.n	8001cda <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf8:	4b62      	ldr	r3, [pc, #392]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	061b      	lsls	r3, r3, #24
 8001d06:	495f      	ldr	r1, [pc, #380]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]
 8001d0c:	e018      	b.n	8001d40 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d0e:	4b5d      	ldr	r3, [pc, #372]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a5c      	ldr	r2, [pc, #368]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001d14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1a:	f7ff fa5f 	bl	80011dc <HAL_GetTick>
 8001d1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d20:	e008      	b.n	8001d34 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d22:	f7ff fa5b 	bl	80011dc <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d901      	bls.n	8001d34 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e1f9      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d34:	4b53      	ldr	r3, [pc, #332]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1f0      	bne.n	8001d22 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d03c      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	695b      	ldr	r3, [r3, #20]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d01c      	beq.n	8001d8e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d54:	4b4b      	ldr	r3, [pc, #300]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001d56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d5a:	4a4a      	ldr	r2, [pc, #296]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d64:	f7ff fa3a 	bl	80011dc <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6c:	f7ff fa36 	bl	80011dc <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e1d4      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d7e:	4b41      	ldr	r3, [pc, #260]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001d80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0ef      	beq.n	8001d6c <HAL_RCC_OscConfig+0x3ec>
 8001d8c:	e01b      	b.n	8001dc6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d8e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001d90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d94:	4a3b      	ldr	r2, [pc, #236]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001d96:	f023 0301 	bic.w	r3, r3, #1
 8001d9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d9e:	f7ff fa1d 	bl	80011dc <HAL_GetTick>
 8001da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001da4:	e008      	b.n	8001db8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da6:	f7ff fa19 	bl	80011dc <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e1b7      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001db8:	4b32      	ldr	r3, [pc, #200]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dbe:	f003 0302 	and.w	r3, r3, #2
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d1ef      	bne.n	8001da6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0304 	and.w	r3, r3, #4
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f000 80a6 	beq.w	8001f20 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d10d      	bne.n	8001e00 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001de4:	4b27      	ldr	r3, [pc, #156]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de8:	4a26      	ldr	r2, [pc, #152]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001dea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dee:	6593      	str	r3, [r2, #88]	@ 0x58
 8001df0:	4b24      	ldr	r3, [pc, #144]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e00:	4b21      	ldr	r3, [pc, #132]	@ (8001e88 <HAL_RCC_OscConfig+0x508>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d118      	bne.n	8001e3e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001e88 <HAL_RCC_OscConfig+0x508>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a1d      	ldr	r2, [pc, #116]	@ (8001e88 <HAL_RCC_OscConfig+0x508>)
 8001e12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e18:	f7ff f9e0 	bl	80011dc <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e20:	f7ff f9dc 	bl	80011dc <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e17a      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e32:	4b15      	ldr	r3, [pc, #84]	@ (8001e88 <HAL_RCC_OscConfig+0x508>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d0f0      	beq.n	8001e20 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d108      	bne.n	8001e58 <HAL_RCC_OscConfig+0x4d8>
 8001e46:	4b0f      	ldr	r3, [pc, #60]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001e4e:	f043 0301 	orr.w	r3, r3, #1
 8001e52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e56:	e029      	b.n	8001eac <HAL_RCC_OscConfig+0x52c>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	2b05      	cmp	r3, #5
 8001e5e:	d115      	bne.n	8001e8c <HAL_RCC_OscConfig+0x50c>
 8001e60:	4b08      	ldr	r3, [pc, #32]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e66:	4a07      	ldr	r2, [pc, #28]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001e68:	f043 0304 	orr.w	r3, r3, #4
 8001e6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e70:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e76:	4a03      	ldr	r2, [pc, #12]	@ (8001e84 <HAL_RCC_OscConfig+0x504>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e80:	e014      	b.n	8001eac <HAL_RCC_OscConfig+0x52c>
 8001e82:	bf00      	nop
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40007000 	.word	0x40007000
 8001e8c:	4b9c      	ldr	r3, [pc, #624]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e92:	4a9b      	ldr	r2, [pc, #620]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001e94:	f023 0301 	bic.w	r3, r3, #1
 8001e98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e9c:	4b98      	ldr	r3, [pc, #608]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ea2:	4a97      	ldr	r2, [pc, #604]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001ea4:	f023 0304 	bic.w	r3, r3, #4
 8001ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d016      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb4:	f7ff f992 	bl	80011dc <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001eba:	e00a      	b.n	8001ed2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ebc:	f7ff f98e 	bl	80011dc <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e12a      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ed2:	4b8b      	ldr	r3, [pc, #556]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d0ed      	beq.n	8001ebc <HAL_RCC_OscConfig+0x53c>
 8001ee0:	e015      	b.n	8001f0e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ee2:	f7ff f97b 	bl	80011dc <HAL_GetTick>
 8001ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ee8:	e00a      	b.n	8001f00 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eea:	f7ff f977 	bl	80011dc <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e113      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f00:	4b7f      	ldr	r3, [pc, #508]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1ed      	bne.n	8001eea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f0e:	7ffb      	ldrb	r3, [r7, #31]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d105      	bne.n	8001f20 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f14:	4b7a      	ldr	r3, [pc, #488]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f18:	4a79      	ldr	r2, [pc, #484]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001f1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f1e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f000 80fe 	beq.w	8002126 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	f040 80d0 	bne.w	80020d4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001f34:	4b72      	ldr	r3, [pc, #456]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f003 0203 	and.w	r2, r3, #3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d130      	bne.n	8001faa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	3b01      	subs	r3, #1
 8001f54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d127      	bne.n	8001faa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f64:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d11f      	bne.n	8001faa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001f74:	2a07      	cmp	r2, #7
 8001f76:	bf14      	ite	ne
 8001f78:	2201      	movne	r2, #1
 8001f7a:	2200      	moveq	r2, #0
 8001f7c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d113      	bne.n	8001faa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f8c:	085b      	lsrs	r3, r3, #1
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d109      	bne.n	8001faa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa0:	085b      	lsrs	r3, r3, #1
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d06e      	beq.n	8002088 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	2b0c      	cmp	r3, #12
 8001fae:	d069      	beq.n	8002084 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001fb0:	4b53      	ldr	r3, [pc, #332]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d105      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001fbc:	4b50      	ldr	r3, [pc, #320]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e0ad      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001fcc:	4b4c      	ldr	r3, [pc, #304]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a4b      	ldr	r2, [pc, #300]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001fd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fd6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001fd8:	f7ff f900 	bl	80011dc <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe0:	f7ff f8fc 	bl	80011dc <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e09a      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ff2:	4b43      	ldr	r3, [pc, #268]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f0      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ffe:	4b40      	ldr	r3, [pc, #256]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8002000:	68da      	ldr	r2, [r3, #12]
 8002002:	4b40      	ldr	r3, [pc, #256]	@ (8002104 <HAL_RCC_OscConfig+0x784>)
 8002004:	4013      	ands	r3, r2
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800200e:	3a01      	subs	r2, #1
 8002010:	0112      	lsls	r2, r2, #4
 8002012:	4311      	orrs	r1, r2
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002018:	0212      	lsls	r2, r2, #8
 800201a:	4311      	orrs	r1, r2
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002020:	0852      	lsrs	r2, r2, #1
 8002022:	3a01      	subs	r2, #1
 8002024:	0552      	lsls	r2, r2, #21
 8002026:	4311      	orrs	r1, r2
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800202c:	0852      	lsrs	r2, r2, #1
 800202e:	3a01      	subs	r2, #1
 8002030:	0652      	lsls	r2, r2, #25
 8002032:	4311      	orrs	r1, r2
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002038:	0912      	lsrs	r2, r2, #4
 800203a:	0452      	lsls	r2, r2, #17
 800203c:	430a      	orrs	r2, r1
 800203e:	4930      	ldr	r1, [pc, #192]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8002040:	4313      	orrs	r3, r2
 8002042:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002044:	4b2e      	ldr	r3, [pc, #184]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a2d      	ldr	r2, [pc, #180]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 800204a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800204e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002050:	4b2b      	ldr	r3, [pc, #172]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	4a2a      	ldr	r2, [pc, #168]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8002056:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800205a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800205c:	f7ff f8be 	bl	80011dc <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002064:	f7ff f8ba 	bl	80011dc <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e058      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002076:	4b22      	ldr	r3, [pc, #136]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f0      	beq.n	8002064 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002082:	e050      	b.n	8002126 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e04f      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002088:	4b1d      	ldr	r3, [pc, #116]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d148      	bne.n	8002126 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002094:	4b1a      	ldr	r3, [pc, #104]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a19      	ldr	r2, [pc, #100]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 800209a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800209e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020a0:	4b17      	ldr	r3, [pc, #92]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	4a16      	ldr	r2, [pc, #88]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 80020a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80020ac:	f7ff f896 	bl	80011dc <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b4:	f7ff f892 	bl	80011dc <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e030      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d0f0      	beq.n	80020b4 <HAL_RCC_OscConfig+0x734>
 80020d2:	e028      	b.n	8002126 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	2b0c      	cmp	r3, #12
 80020d8:	d023      	beq.n	8002122 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020da:	4b09      	ldr	r3, [pc, #36]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a08      	ldr	r2, [pc, #32]	@ (8002100 <HAL_RCC_OscConfig+0x780>)
 80020e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e6:	f7ff f879 	bl	80011dc <HAL_GetTick>
 80020ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020ec:	e00c      	b.n	8002108 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ee:	f7ff f875 	bl	80011dc <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d905      	bls.n	8002108 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e013      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
 8002100:	40021000 	.word	0x40021000
 8002104:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002108:	4b09      	ldr	r3, [pc, #36]	@ (8002130 <HAL_RCC_OscConfig+0x7b0>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d1ec      	bne.n	80020ee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002114:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <HAL_RCC_OscConfig+0x7b0>)
 8002116:	68da      	ldr	r2, [r3, #12]
 8002118:	4905      	ldr	r1, [pc, #20]	@ (8002130 <HAL_RCC_OscConfig+0x7b0>)
 800211a:	4b06      	ldr	r3, [pc, #24]	@ (8002134 <HAL_RCC_OscConfig+0x7b4>)
 800211c:	4013      	ands	r3, r2
 800211e:	60cb      	str	r3, [r1, #12]
 8002120:	e001      	b.n	8002126 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e000      	b.n	8002128 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	3720      	adds	r7, #32
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40021000 	.word	0x40021000
 8002134:	feeefffc 	.word	0xfeeefffc

08002138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e0e7      	b.n	800231c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800214c:	4b75      	ldr	r3, [pc, #468]	@ (8002324 <HAL_RCC_ClockConfig+0x1ec>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0307 	and.w	r3, r3, #7
 8002154:	683a      	ldr	r2, [r7, #0]
 8002156:	429a      	cmp	r2, r3
 8002158:	d910      	bls.n	800217c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215a:	4b72      	ldr	r3, [pc, #456]	@ (8002324 <HAL_RCC_ClockConfig+0x1ec>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f023 0207 	bic.w	r2, r3, #7
 8002162:	4970      	ldr	r1, [pc, #448]	@ (8002324 <HAL_RCC_ClockConfig+0x1ec>)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	4313      	orrs	r3, r2
 8002168:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800216a:	4b6e      	ldr	r3, [pc, #440]	@ (8002324 <HAL_RCC_ClockConfig+0x1ec>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0307 	and.w	r3, r3, #7
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	429a      	cmp	r2, r3
 8002176:	d001      	beq.n	800217c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0cf      	b.n	800231c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d010      	beq.n	80021aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689a      	ldr	r2, [r3, #8]
 800218c:	4b66      	ldr	r3, [pc, #408]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002194:	429a      	cmp	r2, r3
 8002196:	d908      	bls.n	80021aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002198:	4b63      	ldr	r3, [pc, #396]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	4960      	ldr	r1, [pc, #384]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d04c      	beq.n	8002250 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b03      	cmp	r3, #3
 80021bc:	d107      	bne.n	80021ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021be:	4b5a      	ldr	r3, [pc, #360]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d121      	bne.n	800220e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e0a6      	b.n	800231c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d107      	bne.n	80021e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021d6:	4b54      	ldr	r3, [pc, #336]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d115      	bne.n	800220e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e09a      	b.n	800231c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d107      	bne.n	80021fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d109      	bne.n	800220e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e08e      	b.n	800231c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002206:	2b00      	cmp	r3, #0
 8002208:	d101      	bne.n	800220e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e086      	b.n	800231c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800220e:	4b46      	ldr	r3, [pc, #280]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f023 0203 	bic.w	r2, r3, #3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	4943      	ldr	r1, [pc, #268]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 800221c:	4313      	orrs	r3, r2
 800221e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002220:	f7fe ffdc 	bl	80011dc <HAL_GetTick>
 8002224:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002226:	e00a      	b.n	800223e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002228:	f7fe ffd8 	bl	80011dc <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002236:	4293      	cmp	r3, r2
 8002238:	d901      	bls.n	800223e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e06e      	b.n	800231c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800223e:	4b3a      	ldr	r3, [pc, #232]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f003 020c 	and.w	r2, r3, #12
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	429a      	cmp	r2, r3
 800224e:	d1eb      	bne.n	8002228 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d010      	beq.n	800227e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	4b31      	ldr	r3, [pc, #196]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002268:	429a      	cmp	r2, r3
 800226a:	d208      	bcs.n	800227e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800226c:	4b2e      	ldr	r3, [pc, #184]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	492b      	ldr	r1, [pc, #172]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 800227a:	4313      	orrs	r3, r2
 800227c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800227e:	4b29      	ldr	r3, [pc, #164]	@ (8002324 <HAL_RCC_ClockConfig+0x1ec>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	429a      	cmp	r2, r3
 800228a:	d210      	bcs.n	80022ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800228c:	4b25      	ldr	r3, [pc, #148]	@ (8002324 <HAL_RCC_ClockConfig+0x1ec>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f023 0207 	bic.w	r2, r3, #7
 8002294:	4923      	ldr	r1, [pc, #140]	@ (8002324 <HAL_RCC_ClockConfig+0x1ec>)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	4313      	orrs	r3, r2
 800229a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800229c:	4b21      	ldr	r3, [pc, #132]	@ (8002324 <HAL_RCC_ClockConfig+0x1ec>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0307 	and.w	r3, r3, #7
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d001      	beq.n	80022ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e036      	b.n	800231c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0304 	and.w	r3, r3, #4
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d008      	beq.n	80022cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	4918      	ldr	r1, [pc, #96]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0308 	and.w	r3, r3, #8
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d009      	beq.n	80022ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022d8:	4b13      	ldr	r3, [pc, #76]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	4910      	ldr	r1, [pc, #64]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022ec:	f000 f824 	bl	8002338 <HAL_RCC_GetSysClockFreq>
 80022f0:	4602      	mov	r2, r0
 80022f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002328 <HAL_RCC_ClockConfig+0x1f0>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	091b      	lsrs	r3, r3, #4
 80022f8:	f003 030f 	and.w	r3, r3, #15
 80022fc:	490b      	ldr	r1, [pc, #44]	@ (800232c <HAL_RCC_ClockConfig+0x1f4>)
 80022fe:	5ccb      	ldrb	r3, [r1, r3]
 8002300:	f003 031f 	and.w	r3, r3, #31
 8002304:	fa22 f303 	lsr.w	r3, r2, r3
 8002308:	4a09      	ldr	r2, [pc, #36]	@ (8002330 <HAL_RCC_ClockConfig+0x1f8>)
 800230a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800230c:	4b09      	ldr	r3, [pc, #36]	@ (8002334 <HAL_RCC_ClockConfig+0x1fc>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe fd11 	bl	8000d38 <HAL_InitTick>
 8002316:	4603      	mov	r3, r0
 8002318:	72fb      	strb	r3, [r7, #11]

  return status;
 800231a:	7afb      	ldrb	r3, [r7, #11]
}
 800231c:	4618      	mov	r0, r3
 800231e:	3710      	adds	r7, #16
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40022000 	.word	0x40022000
 8002328:	40021000 	.word	0x40021000
 800232c:	08008144 	.word	0x08008144
 8002330:	20000000 	.word	0x20000000
 8002334:	20000004 	.word	0x20000004

08002338 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002338:	b480      	push	{r7}
 800233a:	b089      	sub	sp, #36	@ 0x24
 800233c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800233e:	2300      	movs	r3, #0
 8002340:	61fb      	str	r3, [r7, #28]
 8002342:	2300      	movs	r3, #0
 8002344:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002346:	4b3e      	ldr	r3, [pc, #248]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x108>)
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 030c 	and.w	r3, r3, #12
 800234e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002350:	4b3b      	ldr	r3, [pc, #236]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x108>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d005      	beq.n	800236c <HAL_RCC_GetSysClockFreq+0x34>
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	2b0c      	cmp	r3, #12
 8002364:	d121      	bne.n	80023aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d11e      	bne.n	80023aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800236c:	4b34      	ldr	r3, [pc, #208]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x108>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0308 	and.w	r3, r3, #8
 8002374:	2b00      	cmp	r3, #0
 8002376:	d107      	bne.n	8002388 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002378:	4b31      	ldr	r3, [pc, #196]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x108>)
 800237a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800237e:	0a1b      	lsrs	r3, r3, #8
 8002380:	f003 030f 	and.w	r3, r3, #15
 8002384:	61fb      	str	r3, [r7, #28]
 8002386:	e005      	b.n	8002394 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002388:	4b2d      	ldr	r3, [pc, #180]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x108>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	091b      	lsrs	r3, r3, #4
 800238e:	f003 030f 	and.w	r3, r3, #15
 8002392:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002394:	4a2b      	ldr	r2, [pc, #172]	@ (8002444 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800239c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d10d      	bne.n	80023c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023a8:	e00a      	b.n	80023c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d102      	bne.n	80023b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80023b0:	4b25      	ldr	r3, [pc, #148]	@ (8002448 <HAL_RCC_GetSysClockFreq+0x110>)
 80023b2:	61bb      	str	r3, [r7, #24]
 80023b4:	e004      	b.n	80023c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	2b08      	cmp	r3, #8
 80023ba:	d101      	bne.n	80023c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80023bc:	4b23      	ldr	r3, [pc, #140]	@ (800244c <HAL_RCC_GetSysClockFreq+0x114>)
 80023be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	2b0c      	cmp	r3, #12
 80023c4:	d134      	bne.n	8002430 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x108>)
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	f003 0303 	and.w	r3, r3, #3
 80023ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d003      	beq.n	80023de <HAL_RCC_GetSysClockFreq+0xa6>
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2b03      	cmp	r3, #3
 80023da:	d003      	beq.n	80023e4 <HAL_RCC_GetSysClockFreq+0xac>
 80023dc:	e005      	b.n	80023ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80023de:	4b1a      	ldr	r3, [pc, #104]	@ (8002448 <HAL_RCC_GetSysClockFreq+0x110>)
 80023e0:	617b      	str	r3, [r7, #20]
      break;
 80023e2:	e005      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80023e4:	4b19      	ldr	r3, [pc, #100]	@ (800244c <HAL_RCC_GetSysClockFreq+0x114>)
 80023e6:	617b      	str	r3, [r7, #20]
      break;
 80023e8:	e002      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	617b      	str	r3, [r7, #20]
      break;
 80023ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023f0:	4b13      	ldr	r3, [pc, #76]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x108>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	091b      	lsrs	r3, r3, #4
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	3301      	adds	r3, #1
 80023fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80023fe:	4b10      	ldr	r3, [pc, #64]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x108>)
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	0a1b      	lsrs	r3, r3, #8
 8002404:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002408:	697a      	ldr	r2, [r7, #20]
 800240a:	fb03 f202 	mul.w	r2, r3, r2
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	fbb2 f3f3 	udiv	r3, r2, r3
 8002414:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002416:	4b0a      	ldr	r3, [pc, #40]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x108>)
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	0e5b      	lsrs	r3, r3, #25
 800241c:	f003 0303 	and.w	r3, r3, #3
 8002420:	3301      	adds	r3, #1
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	fbb2 f3f3 	udiv	r3, r2, r3
 800242e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002430:	69bb      	ldr	r3, [r7, #24]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3724      	adds	r7, #36	@ 0x24
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000
 8002444:	0800815c 	.word	0x0800815c
 8002448:	00f42400 	.word	0x00f42400
 800244c:	007a1200 	.word	0x007a1200

08002450 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002454:	4b03      	ldr	r3, [pc, #12]	@ (8002464 <HAL_RCC_GetHCLKFreq+0x14>)
 8002456:	681b      	ldr	r3, [r3, #0]
}
 8002458:	4618      	mov	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	20000000 	.word	0x20000000

08002468 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800246c:	f7ff fff0 	bl	8002450 <HAL_RCC_GetHCLKFreq>
 8002470:	4602      	mov	r2, r0
 8002472:	4b06      	ldr	r3, [pc, #24]	@ (800248c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	0a1b      	lsrs	r3, r3, #8
 8002478:	f003 0307 	and.w	r3, r3, #7
 800247c:	4904      	ldr	r1, [pc, #16]	@ (8002490 <HAL_RCC_GetPCLK1Freq+0x28>)
 800247e:	5ccb      	ldrb	r3, [r1, r3]
 8002480:	f003 031f 	and.w	r3, r3, #31
 8002484:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002488:	4618      	mov	r0, r3
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40021000 	.word	0x40021000
 8002490:	08008154 	.word	0x08008154

08002494 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002498:	f7ff ffda 	bl	8002450 <HAL_RCC_GetHCLKFreq>
 800249c:	4602      	mov	r2, r0
 800249e:	4b06      	ldr	r3, [pc, #24]	@ (80024b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	0adb      	lsrs	r3, r3, #11
 80024a4:	f003 0307 	and.w	r3, r3, #7
 80024a8:	4904      	ldr	r1, [pc, #16]	@ (80024bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80024aa:	5ccb      	ldrb	r3, [r1, r3]
 80024ac:	f003 031f 	and.w	r3, r3, #31
 80024b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40021000 	.word	0x40021000
 80024bc:	08008154 	.word	0x08008154

080024c0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	220f      	movs	r2, #15
 80024ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80024d0:	4b12      	ldr	r3, [pc, #72]	@ (800251c <HAL_RCC_GetClockConfig+0x5c>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f003 0203 	and.w	r2, r3, #3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80024dc:	4b0f      	ldr	r3, [pc, #60]	@ (800251c <HAL_RCC_GetClockConfig+0x5c>)
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80024e8:	4b0c      	ldr	r3, [pc, #48]	@ (800251c <HAL_RCC_GetClockConfig+0x5c>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80024f4:	4b09      	ldr	r3, [pc, #36]	@ (800251c <HAL_RCC_GetClockConfig+0x5c>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	08db      	lsrs	r3, r3, #3
 80024fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002502:	4b07      	ldr	r3, [pc, #28]	@ (8002520 <HAL_RCC_GetClockConfig+0x60>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0207 	and.w	r2, r3, #7
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	601a      	str	r2, [r3, #0]
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000
 8002520:	40022000 	.word	0x40022000

08002524 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800252c:	2300      	movs	r3, #0
 800252e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002530:	4b2a      	ldr	r3, [pc, #168]	@ (80025dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002534:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d003      	beq.n	8002544 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800253c:	f7ff f9bc 	bl	80018b8 <HAL_PWREx_GetVoltageRange>
 8002540:	6178      	str	r0, [r7, #20]
 8002542:	e014      	b.n	800256e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002544:	4b25      	ldr	r3, [pc, #148]	@ (80025dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002548:	4a24      	ldr	r2, [pc, #144]	@ (80025dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800254a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800254e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002550:	4b22      	ldr	r3, [pc, #136]	@ (80025dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002558:	60fb      	str	r3, [r7, #12]
 800255a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800255c:	f7ff f9ac 	bl	80018b8 <HAL_PWREx_GetVoltageRange>
 8002560:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002562:	4b1e      	ldr	r3, [pc, #120]	@ (80025dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002566:	4a1d      	ldr	r2, [pc, #116]	@ (80025dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002568:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800256c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002574:	d10b      	bne.n	800258e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2b80      	cmp	r3, #128	@ 0x80
 800257a:	d919      	bls.n	80025b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002580:	d902      	bls.n	8002588 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002582:	2302      	movs	r3, #2
 8002584:	613b      	str	r3, [r7, #16]
 8002586:	e013      	b.n	80025b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002588:	2301      	movs	r3, #1
 800258a:	613b      	str	r3, [r7, #16]
 800258c:	e010      	b.n	80025b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b80      	cmp	r3, #128	@ 0x80
 8002592:	d902      	bls.n	800259a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002594:	2303      	movs	r3, #3
 8002596:	613b      	str	r3, [r7, #16]
 8002598:	e00a      	b.n	80025b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b80      	cmp	r3, #128	@ 0x80
 800259e:	d102      	bne.n	80025a6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025a0:	2302      	movs	r3, #2
 80025a2:	613b      	str	r3, [r7, #16]
 80025a4:	e004      	b.n	80025b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b70      	cmp	r3, #112	@ 0x70
 80025aa:	d101      	bne.n	80025b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025ac:	2301      	movs	r3, #1
 80025ae:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80025b0:	4b0b      	ldr	r3, [pc, #44]	@ (80025e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f023 0207 	bic.w	r2, r3, #7
 80025b8:	4909      	ldr	r1, [pc, #36]	@ (80025e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	4313      	orrs	r3, r2
 80025be:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80025c0:	4b07      	ldr	r3, [pc, #28]	@ (80025e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d001      	beq.n	80025d2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e000      	b.n	80025d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3718      	adds	r7, #24
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40021000 	.word	0x40021000
 80025e0:	40022000 	.word	0x40022000

080025e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025ec:	2300      	movs	r3, #0
 80025ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025f0:	2300      	movs	r3, #0
 80025f2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d041      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002604:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002608:	d02a      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800260a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800260e:	d824      	bhi.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002610:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002614:	d008      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002616:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800261a:	d81e      	bhi.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00a      	beq.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002620:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002624:	d010      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002626:	e018      	b.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002628:	4b86      	ldr	r3, [pc, #536]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	4a85      	ldr	r2, [pc, #532]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800262e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002632:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002634:	e015      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	3304      	adds	r3, #4
 800263a:	2100      	movs	r1, #0
 800263c:	4618      	mov	r0, r3
 800263e:	f000 fabb 	bl	8002bb8 <RCCEx_PLLSAI1_Config>
 8002642:	4603      	mov	r3, r0
 8002644:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002646:	e00c      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3320      	adds	r3, #32
 800264c:	2100      	movs	r1, #0
 800264e:	4618      	mov	r0, r3
 8002650:	f000 fba6 	bl	8002da0 <RCCEx_PLLSAI2_Config>
 8002654:	4603      	mov	r3, r0
 8002656:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002658:	e003      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	74fb      	strb	r3, [r7, #19]
      break;
 800265e:	e000      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002660:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002662:	7cfb      	ldrb	r3, [r7, #19]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d10b      	bne.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002668:	4b76      	ldr	r3, [pc, #472]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800266a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800266e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002676:	4973      	ldr	r1, [pc, #460]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002678:	4313      	orrs	r3, r2
 800267a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800267e:	e001      	b.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002680:	7cfb      	ldrb	r3, [r7, #19]
 8002682:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d041      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002694:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002698:	d02a      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800269a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800269e:	d824      	bhi.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80026a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80026a4:	d008      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80026a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80026aa:	d81e      	bhi.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00a      	beq.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80026b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026b4:	d010      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80026b6:	e018      	b.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026b8:	4b62      	ldr	r3, [pc, #392]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	4a61      	ldr	r2, [pc, #388]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026c2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026c4:	e015      	b.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	3304      	adds	r3, #4
 80026ca:	2100      	movs	r1, #0
 80026cc:	4618      	mov	r0, r3
 80026ce:	f000 fa73 	bl	8002bb8 <RCCEx_PLLSAI1_Config>
 80026d2:	4603      	mov	r3, r0
 80026d4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026d6:	e00c      	b.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3320      	adds	r3, #32
 80026dc:	2100      	movs	r1, #0
 80026de:	4618      	mov	r0, r3
 80026e0:	f000 fb5e 	bl	8002da0 <RCCEx_PLLSAI2_Config>
 80026e4:	4603      	mov	r3, r0
 80026e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026e8:	e003      	b.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	74fb      	strb	r3, [r7, #19]
      break;
 80026ee:	e000      	b.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80026f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026f2:	7cfb      	ldrb	r3, [r7, #19]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d10b      	bne.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026f8:	4b52      	ldr	r3, [pc, #328]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026fe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002706:	494f      	ldr	r1, [pc, #316]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002708:	4313      	orrs	r3, r2
 800270a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800270e:	e001      	b.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002710:	7cfb      	ldrb	r3, [r7, #19]
 8002712:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800271c:	2b00      	cmp	r3, #0
 800271e:	f000 80a0 	beq.w	8002862 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002722:	2300      	movs	r3, #0
 8002724:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002726:	4b47      	ldr	r3, [pc, #284]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d101      	bne.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002732:	2301      	movs	r3, #1
 8002734:	e000      	b.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002736:	2300      	movs	r3, #0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00d      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800273c:	4b41      	ldr	r3, [pc, #260]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800273e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002740:	4a40      	ldr	r2, [pc, #256]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002742:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002746:	6593      	str	r3, [r2, #88]	@ 0x58
 8002748:	4b3e      	ldr	r3, [pc, #248]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800274a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800274c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002750:	60bb      	str	r3, [r7, #8]
 8002752:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002754:	2301      	movs	r3, #1
 8002756:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002758:	4b3b      	ldr	r3, [pc, #236]	@ (8002848 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a3a      	ldr	r2, [pc, #232]	@ (8002848 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800275e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002762:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002764:	f7fe fd3a 	bl	80011dc <HAL_GetTick>
 8002768:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800276a:	e009      	b.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800276c:	f7fe fd36 	bl	80011dc <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d902      	bls.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	74fb      	strb	r3, [r7, #19]
        break;
 800277e:	e005      	b.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002780:	4b31      	ldr	r3, [pc, #196]	@ (8002848 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002788:	2b00      	cmp	r3, #0
 800278a:	d0ef      	beq.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800278c:	7cfb      	ldrb	r3, [r7, #19]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d15c      	bne.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002792:	4b2c      	ldr	r3, [pc, #176]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002798:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800279c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d01f      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d019      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80027b0:	4b24      	ldr	r3, [pc, #144]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80027bc:	4b21      	ldr	r3, [pc, #132]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027c2:	4a20      	ldr	r2, [pc, #128]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027d2:	4a1c      	ldr	r2, [pc, #112]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80027dc:	4a19      	ldr	r2, [pc, #100]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d016      	beq.n	800281c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ee:	f7fe fcf5 	bl	80011dc <HAL_GetTick>
 80027f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027f4:	e00b      	b.n	800280e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f6:	f7fe fcf1 	bl	80011dc <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002804:	4293      	cmp	r3, r2
 8002806:	d902      	bls.n	800280e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	74fb      	strb	r3, [r7, #19]
            break;
 800280c:	e006      	b.n	800281c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800280e:	4b0d      	ldr	r3, [pc, #52]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002810:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0ec      	beq.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800281c:	7cfb      	ldrb	r3, [r7, #19]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d10c      	bne.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002822:	4b08      	ldr	r3, [pc, #32]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002828:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002832:	4904      	ldr	r1, [pc, #16]	@ (8002844 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002834:	4313      	orrs	r3, r2
 8002836:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800283a:	e009      	b.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800283c:	7cfb      	ldrb	r3, [r7, #19]
 800283e:	74bb      	strb	r3, [r7, #18]
 8002840:	e006      	b.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002842:	bf00      	nop
 8002844:	40021000 	.word	0x40021000
 8002848:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800284c:	7cfb      	ldrb	r3, [r7, #19]
 800284e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002850:	7c7b      	ldrb	r3, [r7, #17]
 8002852:	2b01      	cmp	r3, #1
 8002854:	d105      	bne.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002856:	4b9e      	ldr	r3, [pc, #632]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285a:	4a9d      	ldr	r2, [pc, #628]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800285c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002860:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00a      	beq.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800286e:	4b98      	ldr	r3, [pc, #608]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002874:	f023 0203 	bic.w	r2, r3, #3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800287c:	4994      	ldr	r1, [pc, #592]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800287e:	4313      	orrs	r3, r2
 8002880:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00a      	beq.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002890:	4b8f      	ldr	r3, [pc, #572]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002896:	f023 020c 	bic.w	r2, r3, #12
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800289e:	498c      	ldr	r1, [pc, #560]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0304 	and.w	r3, r3, #4
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d00a      	beq.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028b2:	4b87      	ldr	r3, [pc, #540]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028b8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c0:	4983      	ldr	r1, [pc, #524]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0308 	and.w	r3, r3, #8
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d00a      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028d4:	4b7e      	ldr	r3, [pc, #504]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e2:	497b      	ldr	r1, [pc, #492]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0310 	and.w	r3, r3, #16
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d00a      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028f6:	4b76      	ldr	r3, [pc, #472]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002904:	4972      	ldr	r1, [pc, #456]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002906:	4313      	orrs	r3, r2
 8002908:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0320 	and.w	r3, r3, #32
 8002914:	2b00      	cmp	r3, #0
 8002916:	d00a      	beq.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002918:	4b6d      	ldr	r3, [pc, #436]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800291a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800291e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002926:	496a      	ldr	r1, [pc, #424]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002928:	4313      	orrs	r3, r2
 800292a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00a      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800293a:	4b65      	ldr	r3, [pc, #404]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800293c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002940:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002948:	4961      	ldr	r1, [pc, #388]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294a:	4313      	orrs	r3, r2
 800294c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002958:	2b00      	cmp	r3, #0
 800295a:	d00a      	beq.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800295c:	4b5c      	ldr	r3, [pc, #368]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800295e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002962:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800296a:	4959      	ldr	r1, [pc, #356]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800296c:	4313      	orrs	r3, r2
 800296e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00a      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800297e:	4b54      	ldr	r3, [pc, #336]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002984:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800298c:	4950      	ldr	r1, [pc, #320]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800298e:	4313      	orrs	r3, r2
 8002990:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800299c:	2b00      	cmp	r3, #0
 800299e:	d00a      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029a0:	4b4b      	ldr	r3, [pc, #300]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ae:	4948      	ldr	r1, [pc, #288]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b0:	4313      	orrs	r3, r2
 80029b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00a      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029c2:	4b43      	ldr	r3, [pc, #268]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d0:	493f      	ldr	r1, [pc, #252]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d028      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029e4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029f2:	4937      	ldr	r1, [pc, #220]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a02:	d106      	bne.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a04:	4b32      	ldr	r3, [pc, #200]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	4a31      	ldr	r2, [pc, #196]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a0e:	60d3      	str	r3, [r2, #12]
 8002a10:	e011      	b.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a1a:	d10c      	bne.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3304      	adds	r3, #4
 8002a20:	2101      	movs	r1, #1
 8002a22:	4618      	mov	r0, r3
 8002a24:	f000 f8c8 	bl	8002bb8 <RCCEx_PLLSAI1_Config>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002a2c:	7cfb      	ldrb	r3, [r7, #19]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002a32:	7cfb      	ldrb	r3, [r7, #19]
 8002a34:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d028      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a42:	4b23      	ldr	r3, [pc, #140]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a48:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a50:	491f      	ldr	r1, [pc, #124]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a60:	d106      	bne.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a62:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	4a1a      	ldr	r2, [pc, #104]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a6c:	60d3      	str	r3, [r2, #12]
 8002a6e:	e011      	b.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a78:	d10c      	bne.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	3304      	adds	r3, #4
 8002a7e:	2101      	movs	r1, #1
 8002a80:	4618      	mov	r0, r3
 8002a82:	f000 f899 	bl	8002bb8 <RCCEx_PLLSAI1_Config>
 8002a86:	4603      	mov	r3, r0
 8002a88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a8a:	7cfb      	ldrb	r3, [r7, #19]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002a90:	7cfb      	ldrb	r3, [r7, #19]
 8002a92:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d02b      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aa6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002aae:	4908      	ldr	r1, [pc, #32]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002aba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002abe:	d109      	bne.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ac0:	4b03      	ldr	r3, [pc, #12]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	4a02      	ldr	r2, [pc, #8]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002aca:	60d3      	str	r3, [r2, #12]
 8002acc:	e014      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002ace:	bf00      	nop
 8002ad0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ad8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002adc:	d10c      	bne.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f000 f867 	bl	8002bb8 <RCCEx_PLLSAI1_Config>
 8002aea:	4603      	mov	r3, r0
 8002aec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002aee:	7cfb      	ldrb	r3, [r7, #19]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002af4:	7cfb      	ldrb	r3, [r7, #19]
 8002af6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d02f      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b04:	4b2b      	ldr	r3, [pc, #172]	@ (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b0a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b12:	4928      	ldr	r1, [pc, #160]	@ (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b22:	d10d      	bne.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3304      	adds	r3, #4
 8002b28:	2102      	movs	r1, #2
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f000 f844 	bl	8002bb8 <RCCEx_PLLSAI1_Config>
 8002b30:	4603      	mov	r3, r0
 8002b32:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b34:	7cfb      	ldrb	r3, [r7, #19]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d014      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b3a:	7cfb      	ldrb	r3, [r7, #19]
 8002b3c:	74bb      	strb	r3, [r7, #18]
 8002b3e:	e011      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b48:	d10c      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	3320      	adds	r3, #32
 8002b4e:	2102      	movs	r1, #2
 8002b50:	4618      	mov	r0, r3
 8002b52:	f000 f925 	bl	8002da0 <RCCEx_PLLSAI2_Config>
 8002b56:	4603      	mov	r3, r0
 8002b58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b5a:	7cfb      	ldrb	r3, [r7, #19]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b60:	7cfb      	ldrb	r3, [r7, #19]
 8002b62:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00a      	beq.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b70:	4b10      	ldr	r3, [pc, #64]	@ (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b76:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b7e:	490d      	ldr	r1, [pc, #52]	@ (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00b      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002b92:	4b08      	ldr	r3, [pc, #32]	@ (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b98:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ba2:	4904      	ldr	r1, [pc, #16]	@ (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002baa:	7cbb      	ldrb	r3, [r7, #18]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	40021000 	.word	0x40021000

08002bb8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bc6:	4b75      	ldr	r3, [pc, #468]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	f003 0303 	and.w	r3, r3, #3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d018      	beq.n	8002c04 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002bd2:	4b72      	ldr	r3, [pc, #456]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	f003 0203 	and.w	r2, r3, #3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d10d      	bne.n	8002bfe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
       ||
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d009      	beq.n	8002bfe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002bea:	4b6c      	ldr	r3, [pc, #432]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	091b      	lsrs	r3, r3, #4
 8002bf0:	f003 0307 	and.w	r3, r3, #7
 8002bf4:	1c5a      	adds	r2, r3, #1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
       ||
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d047      	beq.n	8002c8e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	73fb      	strb	r3, [r7, #15]
 8002c02:	e044      	b.n	8002c8e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b03      	cmp	r3, #3
 8002c0a:	d018      	beq.n	8002c3e <RCCEx_PLLSAI1_Config+0x86>
 8002c0c:	2b03      	cmp	r3, #3
 8002c0e:	d825      	bhi.n	8002c5c <RCCEx_PLLSAI1_Config+0xa4>
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d002      	beq.n	8002c1a <RCCEx_PLLSAI1_Config+0x62>
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d009      	beq.n	8002c2c <RCCEx_PLLSAI1_Config+0x74>
 8002c18:	e020      	b.n	8002c5c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c1a:	4b60      	ldr	r3, [pc, #384]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d11d      	bne.n	8002c62 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c2a:	e01a      	b.n	8002c62 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c2c:	4b5b      	ldr	r3, [pc, #364]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d116      	bne.n	8002c66 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c3c:	e013      	b.n	8002c66 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c3e:	4b57      	ldr	r3, [pc, #348]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10f      	bne.n	8002c6a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c4a:	4b54      	ldr	r3, [pc, #336]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d109      	bne.n	8002c6a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c5a:	e006      	b.n	8002c6a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c60:	e004      	b.n	8002c6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c62:	bf00      	nop
 8002c64:	e002      	b.n	8002c6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c66:	bf00      	nop
 8002c68:	e000      	b.n	8002c6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d10d      	bne.n	8002c8e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c72:	4b4a      	ldr	r3, [pc, #296]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6819      	ldr	r1, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	011b      	lsls	r3, r3, #4
 8002c86:	430b      	orrs	r3, r1
 8002c88:	4944      	ldr	r1, [pc, #272]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c8e:	7bfb      	ldrb	r3, [r7, #15]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d17d      	bne.n	8002d90 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002c94:	4b41      	ldr	r3, [pc, #260]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a40      	ldr	r2, [pc, #256]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c9a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002c9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ca0:	f7fe fa9c 	bl	80011dc <HAL_GetTick>
 8002ca4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ca6:	e009      	b.n	8002cbc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ca8:	f7fe fa98 	bl	80011dc <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d902      	bls.n	8002cbc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	73fb      	strb	r3, [r7, #15]
        break;
 8002cba:	e005      	b.n	8002cc8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002cbc:	4b37      	ldr	r3, [pc, #220]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1ef      	bne.n	8002ca8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002cc8:	7bfb      	ldrb	r3, [r7, #15]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d160      	bne.n	8002d90 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d111      	bne.n	8002cf8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cd4:	4b31      	ldr	r3, [pc, #196]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002cdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	6892      	ldr	r2, [r2, #8]
 8002ce4:	0211      	lsls	r1, r2, #8
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	68d2      	ldr	r2, [r2, #12]
 8002cea:	0912      	lsrs	r2, r2, #4
 8002cec:	0452      	lsls	r2, r2, #17
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	492a      	ldr	r1, [pc, #168]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	610b      	str	r3, [r1, #16]
 8002cf6:	e027      	b.n	8002d48 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d112      	bne.n	8002d24 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cfe:	4b27      	ldr	r3, [pc, #156]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002d06:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6892      	ldr	r2, [r2, #8]
 8002d0e:	0211      	lsls	r1, r2, #8
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6912      	ldr	r2, [r2, #16]
 8002d14:	0852      	lsrs	r2, r2, #1
 8002d16:	3a01      	subs	r2, #1
 8002d18:	0552      	lsls	r2, r2, #21
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	491f      	ldr	r1, [pc, #124]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	610b      	str	r3, [r1, #16]
 8002d22:	e011      	b.n	8002d48 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d24:	4b1d      	ldr	r3, [pc, #116]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002d2c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	6892      	ldr	r2, [r2, #8]
 8002d34:	0211      	lsls	r1, r2, #8
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	6952      	ldr	r2, [r2, #20]
 8002d3a:	0852      	lsrs	r2, r2, #1
 8002d3c:	3a01      	subs	r2, #1
 8002d3e:	0652      	lsls	r2, r2, #25
 8002d40:	430a      	orrs	r2, r1
 8002d42:	4916      	ldr	r1, [pc, #88]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d48:	4b14      	ldr	r3, [pc, #80]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a13      	ldr	r2, [pc, #76]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d4e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002d52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d54:	f7fe fa42 	bl	80011dc <HAL_GetTick>
 8002d58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d5a:	e009      	b.n	8002d70 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d5c:	f7fe fa3e 	bl	80011dc <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d902      	bls.n	8002d70 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	73fb      	strb	r3, [r7, #15]
          break;
 8002d6e:	e005      	b.n	8002d7c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d70:	4b0a      	ldr	r3, [pc, #40]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d0ef      	beq.n	8002d5c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002d7c:	7bfb      	ldrb	r3, [r7, #15]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d106      	bne.n	8002d90 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002d82:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d84:	691a      	ldr	r2, [r3, #16]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	4904      	ldr	r1, [pc, #16]	@ (8002d9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40021000 	.word	0x40021000

08002da0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002daa:	2300      	movs	r3, #0
 8002dac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002dae:	4b6a      	ldr	r3, [pc, #424]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	f003 0303 	and.w	r3, r3, #3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d018      	beq.n	8002dec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002dba:	4b67      	ldr	r3, [pc, #412]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	f003 0203 	and.w	r2, r3, #3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d10d      	bne.n	8002de6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
       ||
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d009      	beq.n	8002de6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002dd2:	4b61      	ldr	r3, [pc, #388]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	091b      	lsrs	r3, r3, #4
 8002dd8:	f003 0307 	and.w	r3, r3, #7
 8002ddc:	1c5a      	adds	r2, r3, #1
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
       ||
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d047      	beq.n	8002e76 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	73fb      	strb	r3, [r7, #15]
 8002dea:	e044      	b.n	8002e76 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2b03      	cmp	r3, #3
 8002df2:	d018      	beq.n	8002e26 <RCCEx_PLLSAI2_Config+0x86>
 8002df4:	2b03      	cmp	r3, #3
 8002df6:	d825      	bhi.n	8002e44 <RCCEx_PLLSAI2_Config+0xa4>
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d002      	beq.n	8002e02 <RCCEx_PLLSAI2_Config+0x62>
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d009      	beq.n	8002e14 <RCCEx_PLLSAI2_Config+0x74>
 8002e00:	e020      	b.n	8002e44 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e02:	4b55      	ldr	r3, [pc, #340]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d11d      	bne.n	8002e4a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e12:	e01a      	b.n	8002e4a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e14:	4b50      	ldr	r3, [pc, #320]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d116      	bne.n	8002e4e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e24:	e013      	b.n	8002e4e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e26:	4b4c      	ldr	r3, [pc, #304]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10f      	bne.n	8002e52 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e32:	4b49      	ldr	r3, [pc, #292]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d109      	bne.n	8002e52 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e42:	e006      	b.n	8002e52 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	73fb      	strb	r3, [r7, #15]
      break;
 8002e48:	e004      	b.n	8002e54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e4a:	bf00      	nop
 8002e4c:	e002      	b.n	8002e54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e4e:	bf00      	nop
 8002e50:	e000      	b.n	8002e54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e52:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e54:	7bfb      	ldrb	r3, [r7, #15]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10d      	bne.n	8002e76 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e5a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6819      	ldr	r1, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	430b      	orrs	r3, r1
 8002e70:	4939      	ldr	r1, [pc, #228]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e76:	7bfb      	ldrb	r3, [r7, #15]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d167      	bne.n	8002f4c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002e7c:	4b36      	ldr	r3, [pc, #216]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a35      	ldr	r2, [pc, #212]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e88:	f7fe f9a8 	bl	80011dc <HAL_GetTick>
 8002e8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002e8e:	e009      	b.n	8002ea4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002e90:	f7fe f9a4 	bl	80011dc <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d902      	bls.n	8002ea4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	73fb      	strb	r3, [r7, #15]
        break;
 8002ea2:	e005      	b.n	8002eb0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ea4:	4b2c      	ldr	r3, [pc, #176]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1ef      	bne.n	8002e90 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002eb0:	7bfb      	ldrb	r3, [r7, #15]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d14a      	bne.n	8002f4c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d111      	bne.n	8002ee0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ebc:	4b26      	ldr	r3, [pc, #152]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ebe:	695b      	ldr	r3, [r3, #20]
 8002ec0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002ec4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	6892      	ldr	r2, [r2, #8]
 8002ecc:	0211      	lsls	r1, r2, #8
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	68d2      	ldr	r2, [r2, #12]
 8002ed2:	0912      	lsrs	r2, r2, #4
 8002ed4:	0452      	lsls	r2, r2, #17
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	491f      	ldr	r1, [pc, #124]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	614b      	str	r3, [r1, #20]
 8002ede:	e011      	b.n	8002f04 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002ee8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	6892      	ldr	r2, [r2, #8]
 8002ef0:	0211      	lsls	r1, r2, #8
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6912      	ldr	r2, [r2, #16]
 8002ef6:	0852      	lsrs	r2, r2, #1
 8002ef8:	3a01      	subs	r2, #1
 8002efa:	0652      	lsls	r2, r2, #25
 8002efc:	430a      	orrs	r2, r1
 8002efe:	4916      	ldr	r1, [pc, #88]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002f04:	4b14      	ldr	r3, [pc, #80]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a13      	ldr	r2, [pc, #76]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f10:	f7fe f964 	bl	80011dc <HAL_GetTick>
 8002f14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f16:	e009      	b.n	8002f2c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f18:	f7fe f960 	bl	80011dc <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d902      	bls.n	8002f2c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	73fb      	strb	r3, [r7, #15]
          break;
 8002f2a:	e005      	b.n	8002f38 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d0ef      	beq.n	8002f18 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002f38:	7bfb      	ldrb	r3, [r7, #15]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d106      	bne.n	8002f4c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002f3e:	4b06      	ldr	r3, [pc, #24]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f40:	695a      	ldr	r2, [r3, #20]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	4904      	ldr	r1, [pc, #16]	@ (8002f58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	40021000 	.word	0x40021000

08002f5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e049      	b.n	8003002 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d106      	bne.n	8002f88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 f841 	bl	800300a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	3304      	adds	r3, #4
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4610      	mov	r0, r2
 8002f9c:	f000 f9e0 	bl	8003360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003000:	2300      	movs	r3, #0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800300a:	b480      	push	{r7}
 800300c:	b083      	sub	sp, #12
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003012:	bf00      	nop
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
	...

08003020 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b01      	cmp	r3, #1
 8003032:	d001      	beq.n	8003038 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e04f      	b.n	80030d8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2202      	movs	r2, #2
 800303c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68da      	ldr	r2, [r3, #12]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0201 	orr.w	r2, r2, #1
 800304e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a23      	ldr	r2, [pc, #140]	@ (80030e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d01d      	beq.n	8003096 <HAL_TIM_Base_Start_IT+0x76>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003062:	d018      	beq.n	8003096 <HAL_TIM_Base_Start_IT+0x76>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a1f      	ldr	r2, [pc, #124]	@ (80030e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d013      	beq.n	8003096 <HAL_TIM_Base_Start_IT+0x76>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a1e      	ldr	r2, [pc, #120]	@ (80030ec <HAL_TIM_Base_Start_IT+0xcc>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d00e      	beq.n	8003096 <HAL_TIM_Base_Start_IT+0x76>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a1c      	ldr	r2, [pc, #112]	@ (80030f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d009      	beq.n	8003096 <HAL_TIM_Base_Start_IT+0x76>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a1b      	ldr	r2, [pc, #108]	@ (80030f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d004      	beq.n	8003096 <HAL_TIM_Base_Start_IT+0x76>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a19      	ldr	r2, [pc, #100]	@ (80030f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d115      	bne.n	80030c2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	4b17      	ldr	r3, [pc, #92]	@ (80030fc <HAL_TIM_Base_Start_IT+0xdc>)
 800309e:	4013      	ands	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2b06      	cmp	r3, #6
 80030a6:	d015      	beq.n	80030d4 <HAL_TIM_Base_Start_IT+0xb4>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030ae:	d011      	beq.n	80030d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f042 0201 	orr.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030c0:	e008      	b.n	80030d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f042 0201 	orr.w	r2, r2, #1
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	e000      	b.n	80030d6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3714      	adds	r7, #20
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	40012c00 	.word	0x40012c00
 80030e8:	40000400 	.word	0x40000400
 80030ec:	40000800 	.word	0x40000800
 80030f0:	40000c00 	.word	0x40000c00
 80030f4:	40013400 	.word	0x40013400
 80030f8:	40014000 	.word	0x40014000
 80030fc:	00010007 	.word	0x00010007

08003100 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d020      	beq.n	8003164 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	2b00      	cmp	r3, #0
 800312a:	d01b      	beq.n	8003164 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f06f 0202 	mvn.w	r2, #2
 8003134:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	f003 0303 	and.w	r3, r3, #3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 f8e9 	bl	8003322 <HAL_TIM_IC_CaptureCallback>
 8003150:	e005      	b.n	800315e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 f8db 	bl	800330e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 f8ec 	bl	8003336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	f003 0304 	and.w	r3, r3, #4
 800316a:	2b00      	cmp	r3, #0
 800316c:	d020      	beq.n	80031b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	d01b      	beq.n	80031b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f06f 0204 	mvn.w	r2, #4
 8003180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2202      	movs	r2, #2
 8003186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003192:	2b00      	cmp	r3, #0
 8003194:	d003      	beq.n	800319e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 f8c3 	bl	8003322 <HAL_TIM_IC_CaptureCallback>
 800319c:	e005      	b.n	80031aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 f8b5 	bl	800330e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f8c6 	bl	8003336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	f003 0308 	and.w	r3, r3, #8
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d020      	beq.n	80031fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f003 0308 	and.w	r3, r3, #8
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d01b      	beq.n	80031fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f06f 0208 	mvn.w	r2, #8
 80031cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2204      	movs	r2, #4
 80031d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	69db      	ldr	r3, [r3, #28]
 80031da:	f003 0303 	and.w	r3, r3, #3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d003      	beq.n	80031ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f89d 	bl	8003322 <HAL_TIM_IC_CaptureCallback>
 80031e8:	e005      	b.n	80031f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 f88f 	bl	800330e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 f8a0 	bl	8003336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f003 0310 	and.w	r3, r3, #16
 8003202:	2b00      	cmp	r3, #0
 8003204:	d020      	beq.n	8003248 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f003 0310 	and.w	r3, r3, #16
 800320c:	2b00      	cmp	r3, #0
 800320e:	d01b      	beq.n	8003248 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f06f 0210 	mvn.w	r2, #16
 8003218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2208      	movs	r2, #8
 800321e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f877 	bl	8003322 <HAL_TIM_IC_CaptureCallback>
 8003234:	e005      	b.n	8003242 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f869 	bl	800330e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 f87a 	bl	8003336 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00c      	beq.n	800326c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	d007      	beq.n	800326c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f06f 0201 	mvn.w	r2, #1
 8003264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7fd fb84 	bl	8000974 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003272:	2b00      	cmp	r3, #0
 8003274:	d104      	bne.n	8003280 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00c      	beq.n	800329a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003286:	2b00      	cmp	r3, #0
 8003288:	d007      	beq.n	800329a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003292:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f000 f913 	bl	80034c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00c      	beq.n	80032be <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d007      	beq.n	80032be <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80032b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 f90b 	bl	80034d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d00c      	beq.n	80032e2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d007      	beq.n	80032e2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80032da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f000 f834 	bl	800334a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	f003 0320 	and.w	r3, r3, #32
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00c      	beq.n	8003306 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f003 0320 	and.w	r3, r3, #32
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d007      	beq.n	8003306 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f06f 0220 	mvn.w	r2, #32
 80032fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 f8d3 	bl	80034ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003306:	bf00      	nop
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800330e:	b480      	push	{r7}
 8003310:	b083      	sub	sp, #12
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003316:	bf00      	nop
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr

08003322 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003322:	b480      	push	{r7}
 8003324:	b083      	sub	sp, #12
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800332a:	bf00      	nop
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800333e:	bf00      	nop
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr

0800334a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800334a:	b480      	push	{r7}
 800334c:	b083      	sub	sp, #12
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003352:	bf00      	nop
 8003354:	370c      	adds	r7, #12
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
	...

08003360 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4a46      	ldr	r2, [pc, #280]	@ (800348c <TIM_Base_SetConfig+0x12c>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d013      	beq.n	80033a0 <TIM_Base_SetConfig+0x40>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800337e:	d00f      	beq.n	80033a0 <TIM_Base_SetConfig+0x40>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a43      	ldr	r2, [pc, #268]	@ (8003490 <TIM_Base_SetConfig+0x130>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d00b      	beq.n	80033a0 <TIM_Base_SetConfig+0x40>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a42      	ldr	r2, [pc, #264]	@ (8003494 <TIM_Base_SetConfig+0x134>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d007      	beq.n	80033a0 <TIM_Base_SetConfig+0x40>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a41      	ldr	r2, [pc, #260]	@ (8003498 <TIM_Base_SetConfig+0x138>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d003      	beq.n	80033a0 <TIM_Base_SetConfig+0x40>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a40      	ldr	r2, [pc, #256]	@ (800349c <TIM_Base_SetConfig+0x13c>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d108      	bne.n	80033b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a35      	ldr	r2, [pc, #212]	@ (800348c <TIM_Base_SetConfig+0x12c>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d01f      	beq.n	80033fa <TIM_Base_SetConfig+0x9a>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033c0:	d01b      	beq.n	80033fa <TIM_Base_SetConfig+0x9a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a32      	ldr	r2, [pc, #200]	@ (8003490 <TIM_Base_SetConfig+0x130>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d017      	beq.n	80033fa <TIM_Base_SetConfig+0x9a>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a31      	ldr	r2, [pc, #196]	@ (8003494 <TIM_Base_SetConfig+0x134>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d013      	beq.n	80033fa <TIM_Base_SetConfig+0x9a>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a30      	ldr	r2, [pc, #192]	@ (8003498 <TIM_Base_SetConfig+0x138>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d00f      	beq.n	80033fa <TIM_Base_SetConfig+0x9a>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a2f      	ldr	r2, [pc, #188]	@ (800349c <TIM_Base_SetConfig+0x13c>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d00b      	beq.n	80033fa <TIM_Base_SetConfig+0x9a>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a2e      	ldr	r2, [pc, #184]	@ (80034a0 <TIM_Base_SetConfig+0x140>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d007      	beq.n	80033fa <TIM_Base_SetConfig+0x9a>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a2d      	ldr	r2, [pc, #180]	@ (80034a4 <TIM_Base_SetConfig+0x144>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d003      	beq.n	80033fa <TIM_Base_SetConfig+0x9a>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a2c      	ldr	r2, [pc, #176]	@ (80034a8 <TIM_Base_SetConfig+0x148>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d108      	bne.n	800340c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003400:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	4313      	orrs	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	4313      	orrs	r3, r2
 8003418:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4a16      	ldr	r2, [pc, #88]	@ (800348c <TIM_Base_SetConfig+0x12c>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d00f      	beq.n	8003458 <TIM_Base_SetConfig+0xf8>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a18      	ldr	r2, [pc, #96]	@ (800349c <TIM_Base_SetConfig+0x13c>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d00b      	beq.n	8003458 <TIM_Base_SetConfig+0xf8>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a17      	ldr	r2, [pc, #92]	@ (80034a0 <TIM_Base_SetConfig+0x140>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d007      	beq.n	8003458 <TIM_Base_SetConfig+0xf8>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a16      	ldr	r2, [pc, #88]	@ (80034a4 <TIM_Base_SetConfig+0x144>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d003      	beq.n	8003458 <TIM_Base_SetConfig+0xf8>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a15      	ldr	r2, [pc, #84]	@ (80034a8 <TIM_Base_SetConfig+0x148>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d103      	bne.n	8003460 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	691a      	ldr	r2, [r3, #16]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b01      	cmp	r3, #1
 8003470:	d105      	bne.n	800347e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	f023 0201 	bic.w	r2, r3, #1
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	611a      	str	r2, [r3, #16]
  }
}
 800347e:	bf00      	nop
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	40012c00 	.word	0x40012c00
 8003490:	40000400 	.word	0x40000400
 8003494:	40000800 	.word	0x40000800
 8003498:	40000c00 	.word	0x40000c00
 800349c:	40013400 	.word	0x40013400
 80034a0:	40014000 	.word	0x40014000
 80034a4:	40014400 	.word	0x40014400
 80034a8:	40014800 	.word	0x40014800

080034ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d101      	bne.n	80034fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e040      	b.n	800357c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d106      	bne.n	8003510 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7fd fda4 	bl	8001058 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2224      	movs	r2, #36	@ 0x24
 8003514:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f022 0201 	bic.w	r2, r2, #1
 8003524:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 fedc 	bl	80042ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 fc21 	bl	8003d7c <UART_SetConfig>
 800353a:	4603      	mov	r3, r0
 800353c:	2b01      	cmp	r3, #1
 800353e:	d101      	bne.n	8003544 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e01b      	b.n	800357c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	685a      	ldr	r2, [r3, #4]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003552:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	689a      	ldr	r2, [r3, #8]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003562:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f042 0201 	orr.w	r2, r2, #1
 8003572:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 ff5b 	bl	8004430 <UART_CheckIdleState>
 800357a:	4603      	mov	r3, r0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3708      	adds	r7, #8
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b08a      	sub	sp, #40	@ 0x28
 8003588:	af02      	add	r7, sp, #8
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	603b      	str	r3, [r7, #0]
 8003590:	4613      	mov	r3, r2
 8003592:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003598:	2b20      	cmp	r3, #32
 800359a:	d177      	bne.n	800368c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d002      	beq.n	80035a8 <HAL_UART_Transmit+0x24>
 80035a2:	88fb      	ldrh	r3, [r7, #6]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d101      	bne.n	80035ac <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e070      	b.n	800368e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2221      	movs	r2, #33	@ 0x21
 80035b8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035ba:	f7fd fe0f 	bl	80011dc <HAL_GetTick>
 80035be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	88fa      	ldrh	r2, [r7, #6]
 80035c4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	88fa      	ldrh	r2, [r7, #6]
 80035cc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035d8:	d108      	bne.n	80035ec <HAL_UART_Transmit+0x68>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d104      	bne.n	80035ec <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80035e2:	2300      	movs	r3, #0
 80035e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	61bb      	str	r3, [r7, #24]
 80035ea:	e003      	b.n	80035f4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035f0:	2300      	movs	r3, #0
 80035f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035f4:	e02f      	b.n	8003656 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	9300      	str	r3, [sp, #0]
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	2200      	movs	r2, #0
 80035fe:	2180      	movs	r1, #128	@ 0x80
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f000 ffbd 	bl	8004580 <UART_WaitOnFlagUntilTimeout>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d004      	beq.n	8003616 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2220      	movs	r2, #32
 8003610:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e03b      	b.n	800368e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d10b      	bne.n	8003634 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	881a      	ldrh	r2, [r3, #0]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003628:	b292      	uxth	r2, r2
 800362a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	3302      	adds	r3, #2
 8003630:	61bb      	str	r3, [r7, #24]
 8003632:	e007      	b.n	8003644 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	781a      	ldrb	r2, [r3, #0]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	3301      	adds	r3, #1
 8003642:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800364a:	b29b      	uxth	r3, r3
 800364c:	3b01      	subs	r3, #1
 800364e:	b29a      	uxth	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800365c:	b29b      	uxth	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1c9      	bne.n	80035f6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	2200      	movs	r2, #0
 800366a:	2140      	movs	r1, #64	@ 0x40
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f000 ff87 	bl	8004580 <UART_WaitOnFlagUntilTimeout>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d004      	beq.n	8003682 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2220      	movs	r2, #32
 800367c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e005      	b.n	800368e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2220      	movs	r2, #32
 8003686:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	e000      	b.n	800368e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800368c:	2302      	movs	r3, #2
  }
}
 800368e:	4618      	mov	r0, r3
 8003690:	3720      	adds	r7, #32
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
	...

08003698 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08a      	sub	sp, #40	@ 0x28
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	4613      	mov	r3, r2
 80036a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036ac:	2b20      	cmp	r3, #32
 80036ae:	d137      	bne.n	8003720 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d002      	beq.n	80036bc <HAL_UART_Receive_IT+0x24>
 80036b6:	88fb      	ldrh	r3, [r7, #6]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e030      	b.n	8003722 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a18      	ldr	r2, [pc, #96]	@ (800372c <HAL_UART_Receive_IT+0x94>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d01f      	beq.n	8003710 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d018      	beq.n	8003710 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	e853 3f00 	ldrex	r3, [r3]
 80036ea:	613b      	str	r3, [r7, #16]
   return(result);
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80036f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	461a      	mov	r2, r3
 80036fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fc:	623b      	str	r3, [r7, #32]
 80036fe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003700:	69f9      	ldr	r1, [r7, #28]
 8003702:	6a3a      	ldr	r2, [r7, #32]
 8003704:	e841 2300 	strex	r3, r2, [r1]
 8003708:	61bb      	str	r3, [r7, #24]
   return(result);
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1e6      	bne.n	80036de <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003710:	88fb      	ldrh	r3, [r7, #6]
 8003712:	461a      	mov	r2, r3
 8003714:	68b9      	ldr	r1, [r7, #8]
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 ffa0 	bl	800465c <UART_Start_Receive_IT>
 800371c:	4603      	mov	r3, r0
 800371e:	e000      	b.n	8003722 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003720:	2302      	movs	r3, #2
  }
}
 8003722:	4618      	mov	r0, r3
 8003724:	3728      	adds	r7, #40	@ 0x28
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	40008000 	.word	0x40008000

08003730 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b0ba      	sub	sp, #232	@ 0xe8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003756:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800375a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800375e:	4013      	ands	r3, r2
 8003760:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003764:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003768:	2b00      	cmp	r3, #0
 800376a:	d115      	bne.n	8003798 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800376c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003770:	f003 0320 	and.w	r3, r3, #32
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00f      	beq.n	8003798 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800377c:	f003 0320 	and.w	r3, r3, #32
 8003780:	2b00      	cmp	r3, #0
 8003782:	d009      	beq.n	8003798 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 82ca 	beq.w	8003d22 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	4798      	blx	r3
      }
      return;
 8003796:	e2c4      	b.n	8003d22 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003798:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800379c:	2b00      	cmp	r3, #0
 800379e:	f000 8117 	beq.w	80039d0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80037a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d106      	bne.n	80037bc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80037ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80037b2:	4b85      	ldr	r3, [pc, #532]	@ (80039c8 <HAL_UART_IRQHandler+0x298>)
 80037b4:	4013      	ands	r3, r2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	f000 810a 	beq.w	80039d0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80037bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d011      	beq.n	80037ec <HAL_UART_IRQHandler+0xbc>
 80037c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d00b      	beq.n	80037ec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2201      	movs	r2, #1
 80037da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037e2:	f043 0201 	orr.w	r2, r3, #1
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d011      	beq.n	800381c <HAL_UART_IRQHandler+0xec>
 80037f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00b      	beq.n	800381c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2202      	movs	r2, #2
 800380a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003812:	f043 0204 	orr.w	r2, r3, #4
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800381c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003820:	f003 0304 	and.w	r3, r3, #4
 8003824:	2b00      	cmp	r3, #0
 8003826:	d011      	beq.n	800384c <HAL_UART_IRQHandler+0x11c>
 8003828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800382c:	f003 0301 	and.w	r3, r3, #1
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00b      	beq.n	800384c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2204      	movs	r2, #4
 800383a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003842:	f043 0202 	orr.w	r2, r3, #2
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800384c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b00      	cmp	r3, #0
 8003856:	d017      	beq.n	8003888 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800385c:	f003 0320 	and.w	r3, r3, #32
 8003860:	2b00      	cmp	r3, #0
 8003862:	d105      	bne.n	8003870 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003864:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003868:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00b      	beq.n	8003888 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2208      	movs	r2, #8
 8003876:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800387e:	f043 0208 	orr.w	r2, r3, #8
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800388c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003890:	2b00      	cmp	r3, #0
 8003892:	d012      	beq.n	80038ba <HAL_UART_IRQHandler+0x18a>
 8003894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003898:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00c      	beq.n	80038ba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80038a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038b0:	f043 0220 	orr.w	r2, r3, #32
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 8230 	beq.w	8003d26 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80038c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038ca:	f003 0320 	and.w	r3, r3, #32
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00d      	beq.n	80038ee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80038d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038d6:	f003 0320 	and.w	r3, r3, #32
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d007      	beq.n	80038ee <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d003      	beq.n	80038ee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003902:	2b40      	cmp	r3, #64	@ 0x40
 8003904:	d005      	beq.n	8003912 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003906:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800390a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800390e:	2b00      	cmp	r3, #0
 8003910:	d04f      	beq.n	80039b2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 ff68 	bl	80047e8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003922:	2b40      	cmp	r3, #64	@ 0x40
 8003924:	d141      	bne.n	80039aa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	3308      	adds	r3, #8
 800392c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003930:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003934:	e853 3f00 	ldrex	r3, [r3]
 8003938:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800393c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003944:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	3308      	adds	r3, #8
 800394e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003952:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003956:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800395a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800395e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003962:	e841 2300 	strex	r3, r2, [r1]
 8003966:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800396a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1d9      	bne.n	8003926 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003976:	2b00      	cmp	r3, #0
 8003978:	d013      	beq.n	80039a2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800397e:	4a13      	ldr	r2, [pc, #76]	@ (80039cc <HAL_UART_IRQHandler+0x29c>)
 8003980:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003986:	4618      	mov	r0, r3
 8003988:	f7fd fd78 	bl	800147c <HAL_DMA_Abort_IT>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d017      	beq.n	80039c2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800399c:	4610      	mov	r0, r2
 800399e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039a0:	e00f      	b.n	80039c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 f9d4 	bl	8003d50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039a8:	e00b      	b.n	80039c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 f9d0 	bl	8003d50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039b0:	e007      	b.n	80039c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 f9cc 	bl	8003d50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80039c0:	e1b1      	b.n	8003d26 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039c2:	bf00      	nop
    return;
 80039c4:	e1af      	b.n	8003d26 <HAL_UART_IRQHandler+0x5f6>
 80039c6:	bf00      	nop
 80039c8:	04000120 	.word	0x04000120
 80039cc:	080048b1 	.word	0x080048b1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	f040 816a 	bne.w	8003cae <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80039da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039de:	f003 0310 	and.w	r3, r3, #16
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f000 8163 	beq.w	8003cae <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80039e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039ec:	f003 0310 	and.w	r3, r3, #16
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f000 815c 	beq.w	8003cae <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2210      	movs	r2, #16
 80039fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a08:	2b40      	cmp	r3, #64	@ 0x40
 8003a0a:	f040 80d4 	bne.w	8003bb6 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003a1a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f000 80ad 	beq.w	8003b7e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003a2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	f080 80a5 	bcs.w	8003b7e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a3a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0320 	and.w	r3, r3, #32
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	f040 8086 	bne.w	8003b5c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a5c:	e853 3f00 	ldrex	r3, [r3]
 8003a60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003a64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	461a      	mov	r2, r3
 8003a76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003a7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a7e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a82:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003a86:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003a8a:	e841 2300 	strex	r3, r2, [r1]
 8003a8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003a92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1da      	bne.n	8003a50 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	3308      	adds	r3, #8
 8003aa0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aa4:	e853 3f00 	ldrex	r3, [r3]
 8003aa8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003aaa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003aac:	f023 0301 	bic.w	r3, r3, #1
 8003ab0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	3308      	adds	r3, #8
 8003aba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003abe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003ac2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003ac6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003aca:	e841 2300 	strex	r3, r2, [r1]
 8003ace:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003ad0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1e1      	bne.n	8003a9a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	3308      	adds	r3, #8
 8003adc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ade:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ae0:	e853 3f00 	ldrex	r3, [r3]
 8003ae4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003ae6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ae8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003aec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	3308      	adds	r3, #8
 8003af6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003afa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003afc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003afe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003b00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b02:	e841 2300 	strex	r3, r2, [r1]
 8003b06:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003b08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1e3      	bne.n	8003ad6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2220      	movs	r2, #32
 8003b12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b24:	e853 3f00 	ldrex	r3, [r3]
 8003b28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b2c:	f023 0310 	bic.w	r3, r3, #16
 8003b30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	461a      	mov	r2, r3
 8003b3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b46:	e841 2300 	strex	r3, r2, [r1]
 8003b4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003b4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1e4      	bne.n	8003b1c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fd fc52 	bl	8001400 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	4619      	mov	r1, r3
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f8f4 	bl	8003d64 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003b7c:	e0d5      	b.n	8003d2a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003b84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	f040 80ce 	bne.w	8003d2a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0320 	and.w	r3, r3, #32
 8003b9a:	2b20      	cmp	r3, #32
 8003b9c:	f040 80c5 	bne.w	8003d2a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003bac:	4619      	mov	r1, r3
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f8d8 	bl	8003d64 <HAL_UARTEx_RxEventCallback>
      return;
 8003bb4:	e0b9      	b.n	8003d2a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f000 80ab 	beq.w	8003d2e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003bd8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	f000 80a6 	beq.w	8003d2e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bea:	e853 3f00 	ldrex	r3, [r3]
 8003bee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003bf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bf2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003bf6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003c04:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c06:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c0c:	e841 2300 	strex	r3, r2, [r1]
 8003c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1e4      	bne.n	8003be2 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	3308      	adds	r3, #8
 8003c1e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c22:	e853 3f00 	ldrex	r3, [r3]
 8003c26:	623b      	str	r3, [r7, #32]
   return(result);
 8003c28:	6a3b      	ldr	r3, [r7, #32]
 8003c2a:	f023 0301 	bic.w	r3, r3, #1
 8003c2e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	3308      	adds	r3, #8
 8003c38:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003c3c:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c44:	e841 2300 	strex	r3, r2, [r1]
 8003c48:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1e3      	bne.n	8003c18 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	e853 3f00 	ldrex	r3, [r3]
 8003c70:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f023 0310 	bic.w	r3, r3, #16
 8003c78:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	461a      	mov	r2, r3
 8003c82:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003c86:	61fb      	str	r3, [r7, #28]
 8003c88:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8a:	69b9      	ldr	r1, [r7, #24]
 8003c8c:	69fa      	ldr	r2, [r7, #28]
 8003c8e:	e841 2300 	strex	r3, r2, [r1]
 8003c92:	617b      	str	r3, [r7, #20]
   return(result);
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1e4      	bne.n	8003c64 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2202      	movs	r2, #2
 8003c9e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ca0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f85c 	bl	8003d64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003cac:	e03f      	b.n	8003d2e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00e      	beq.n	8003cd8 <HAL_UART_IRQHandler+0x5a8>
 8003cba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d008      	beq.n	8003cd8 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003cce:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f000 ffe9 	bl	8004ca8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003cd6:	e02d      	b.n	8003d34 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003cd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00e      	beq.n	8003d02 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ce8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d008      	beq.n	8003d02 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d01c      	beq.n	8003d32 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	4798      	blx	r3
    }
    return;
 8003d00:	e017      	b.n	8003d32 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003d02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d012      	beq.n	8003d34 <HAL_UART_IRQHandler+0x604>
 8003d0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00c      	beq.n	8003d34 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 fdde 	bl	80048dc <UART_EndTransmit_IT>
    return;
 8003d20:	e008      	b.n	8003d34 <HAL_UART_IRQHandler+0x604>
      return;
 8003d22:	bf00      	nop
 8003d24:	e006      	b.n	8003d34 <HAL_UART_IRQHandler+0x604>
    return;
 8003d26:	bf00      	nop
 8003d28:	e004      	b.n	8003d34 <HAL_UART_IRQHandler+0x604>
      return;
 8003d2a:	bf00      	nop
 8003d2c:	e002      	b.n	8003d34 <HAL_UART_IRQHandler+0x604>
      return;
 8003d2e:	bf00      	nop
 8003d30:	e000      	b.n	8003d34 <HAL_UART_IRQHandler+0x604>
    return;
 8003d32:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003d34:	37e8      	adds	r7, #232	@ 0xe8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop

08003d3c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003d58:	bf00      	nop
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d80:	b08a      	sub	sp, #40	@ 0x28
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d86:	2300      	movs	r3, #0
 8003d88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	431a      	orrs	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	69db      	ldr	r3, [r3, #28]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	4ba4      	ldr	r3, [pc, #656]	@ (800403c <UART_SetConfig+0x2c0>)
 8003dac:	4013      	ands	r3, r2
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	6812      	ldr	r2, [r2, #0]
 8003db2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003db4:	430b      	orrs	r3, r1
 8003db6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	68da      	ldr	r2, [r3, #12]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a99      	ldr	r2, [pc, #612]	@ (8004040 <UART_SetConfig+0x2c4>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d004      	beq.n	8003de8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003de4:	4313      	orrs	r3, r2
 8003de6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a90      	ldr	r2, [pc, #576]	@ (8004044 <UART_SetConfig+0x2c8>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d126      	bne.n	8003e54 <UART_SetConfig+0xd8>
 8003e06:	4b90      	ldr	r3, [pc, #576]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0c:	f003 0303 	and.w	r3, r3, #3
 8003e10:	2b03      	cmp	r3, #3
 8003e12:	d81b      	bhi.n	8003e4c <UART_SetConfig+0xd0>
 8003e14:	a201      	add	r2, pc, #4	@ (adr r2, 8003e1c <UART_SetConfig+0xa0>)
 8003e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1a:	bf00      	nop
 8003e1c:	08003e2d 	.word	0x08003e2d
 8003e20:	08003e3d 	.word	0x08003e3d
 8003e24:	08003e35 	.word	0x08003e35
 8003e28:	08003e45 	.word	0x08003e45
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e32:	e116      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003e34:	2302      	movs	r3, #2
 8003e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e3a:	e112      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003e3c:	2304      	movs	r3, #4
 8003e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e42:	e10e      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003e44:	2308      	movs	r3, #8
 8003e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e4a:	e10a      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003e4c:	2310      	movs	r3, #16
 8003e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e52:	e106      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a7c      	ldr	r2, [pc, #496]	@ (800404c <UART_SetConfig+0x2d0>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d138      	bne.n	8003ed0 <UART_SetConfig+0x154>
 8003e5e:	4b7a      	ldr	r3, [pc, #488]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e64:	f003 030c 	and.w	r3, r3, #12
 8003e68:	2b0c      	cmp	r3, #12
 8003e6a:	d82d      	bhi.n	8003ec8 <UART_SetConfig+0x14c>
 8003e6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e74 <UART_SetConfig+0xf8>)
 8003e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e72:	bf00      	nop
 8003e74:	08003ea9 	.word	0x08003ea9
 8003e78:	08003ec9 	.word	0x08003ec9
 8003e7c:	08003ec9 	.word	0x08003ec9
 8003e80:	08003ec9 	.word	0x08003ec9
 8003e84:	08003eb9 	.word	0x08003eb9
 8003e88:	08003ec9 	.word	0x08003ec9
 8003e8c:	08003ec9 	.word	0x08003ec9
 8003e90:	08003ec9 	.word	0x08003ec9
 8003e94:	08003eb1 	.word	0x08003eb1
 8003e98:	08003ec9 	.word	0x08003ec9
 8003e9c:	08003ec9 	.word	0x08003ec9
 8003ea0:	08003ec9 	.word	0x08003ec9
 8003ea4:	08003ec1 	.word	0x08003ec1
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eae:	e0d8      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eb6:	e0d4      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003eb8:	2304      	movs	r3, #4
 8003eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ebe:	e0d0      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003ec0:	2308      	movs	r3, #8
 8003ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ec6:	e0cc      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003ec8:	2310      	movs	r3, #16
 8003eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ece:	e0c8      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a5e      	ldr	r2, [pc, #376]	@ (8004050 <UART_SetConfig+0x2d4>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d125      	bne.n	8003f26 <UART_SetConfig+0x1aa>
 8003eda:	4b5b      	ldr	r3, [pc, #364]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003ee4:	2b30      	cmp	r3, #48	@ 0x30
 8003ee6:	d016      	beq.n	8003f16 <UART_SetConfig+0x19a>
 8003ee8:	2b30      	cmp	r3, #48	@ 0x30
 8003eea:	d818      	bhi.n	8003f1e <UART_SetConfig+0x1a2>
 8003eec:	2b20      	cmp	r3, #32
 8003eee:	d00a      	beq.n	8003f06 <UART_SetConfig+0x18a>
 8003ef0:	2b20      	cmp	r3, #32
 8003ef2:	d814      	bhi.n	8003f1e <UART_SetConfig+0x1a2>
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <UART_SetConfig+0x182>
 8003ef8:	2b10      	cmp	r3, #16
 8003efa:	d008      	beq.n	8003f0e <UART_SetConfig+0x192>
 8003efc:	e00f      	b.n	8003f1e <UART_SetConfig+0x1a2>
 8003efe:	2300      	movs	r3, #0
 8003f00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f04:	e0ad      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f06:	2302      	movs	r3, #2
 8003f08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f0c:	e0a9      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f0e:	2304      	movs	r3, #4
 8003f10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f14:	e0a5      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f16:	2308      	movs	r3, #8
 8003f18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f1c:	e0a1      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f1e:	2310      	movs	r3, #16
 8003f20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f24:	e09d      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a4a      	ldr	r2, [pc, #296]	@ (8004054 <UART_SetConfig+0x2d8>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d125      	bne.n	8003f7c <UART_SetConfig+0x200>
 8003f30:	4b45      	ldr	r3, [pc, #276]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f36:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003f3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f3c:	d016      	beq.n	8003f6c <UART_SetConfig+0x1f0>
 8003f3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f40:	d818      	bhi.n	8003f74 <UART_SetConfig+0x1f8>
 8003f42:	2b80      	cmp	r3, #128	@ 0x80
 8003f44:	d00a      	beq.n	8003f5c <UART_SetConfig+0x1e0>
 8003f46:	2b80      	cmp	r3, #128	@ 0x80
 8003f48:	d814      	bhi.n	8003f74 <UART_SetConfig+0x1f8>
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <UART_SetConfig+0x1d8>
 8003f4e:	2b40      	cmp	r3, #64	@ 0x40
 8003f50:	d008      	beq.n	8003f64 <UART_SetConfig+0x1e8>
 8003f52:	e00f      	b.n	8003f74 <UART_SetConfig+0x1f8>
 8003f54:	2300      	movs	r3, #0
 8003f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f5a:	e082      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f62:	e07e      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f64:	2304      	movs	r3, #4
 8003f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f6a:	e07a      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f6c:	2308      	movs	r3, #8
 8003f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f72:	e076      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f74:	2310      	movs	r3, #16
 8003f76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f7a:	e072      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a35      	ldr	r2, [pc, #212]	@ (8004058 <UART_SetConfig+0x2dc>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d12a      	bne.n	8003fdc <UART_SetConfig+0x260>
 8003f86:	4b30      	ldr	r3, [pc, #192]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f94:	d01a      	beq.n	8003fcc <UART_SetConfig+0x250>
 8003f96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f9a:	d81b      	bhi.n	8003fd4 <UART_SetConfig+0x258>
 8003f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fa0:	d00c      	beq.n	8003fbc <UART_SetConfig+0x240>
 8003fa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fa6:	d815      	bhi.n	8003fd4 <UART_SetConfig+0x258>
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d003      	beq.n	8003fb4 <UART_SetConfig+0x238>
 8003fac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fb0:	d008      	beq.n	8003fc4 <UART_SetConfig+0x248>
 8003fb2:	e00f      	b.n	8003fd4 <UART_SetConfig+0x258>
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fba:	e052      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fc2:	e04e      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003fc4:	2304      	movs	r3, #4
 8003fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fca:	e04a      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003fcc:	2308      	movs	r3, #8
 8003fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fd2:	e046      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003fd4:	2310      	movs	r3, #16
 8003fd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fda:	e042      	b.n	8004062 <UART_SetConfig+0x2e6>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a17      	ldr	r2, [pc, #92]	@ (8004040 <UART_SetConfig+0x2c4>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d13a      	bne.n	800405c <UART_SetConfig+0x2e0>
 8003fe6:	4b18      	ldr	r3, [pc, #96]	@ (8004048 <UART_SetConfig+0x2cc>)
 8003fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003ff0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ff4:	d01a      	beq.n	800402c <UART_SetConfig+0x2b0>
 8003ff6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ffa:	d81b      	bhi.n	8004034 <UART_SetConfig+0x2b8>
 8003ffc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004000:	d00c      	beq.n	800401c <UART_SetConfig+0x2a0>
 8004002:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004006:	d815      	bhi.n	8004034 <UART_SetConfig+0x2b8>
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <UART_SetConfig+0x298>
 800400c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004010:	d008      	beq.n	8004024 <UART_SetConfig+0x2a8>
 8004012:	e00f      	b.n	8004034 <UART_SetConfig+0x2b8>
 8004014:	2300      	movs	r3, #0
 8004016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800401a:	e022      	b.n	8004062 <UART_SetConfig+0x2e6>
 800401c:	2302      	movs	r3, #2
 800401e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004022:	e01e      	b.n	8004062 <UART_SetConfig+0x2e6>
 8004024:	2304      	movs	r3, #4
 8004026:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800402a:	e01a      	b.n	8004062 <UART_SetConfig+0x2e6>
 800402c:	2308      	movs	r3, #8
 800402e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004032:	e016      	b.n	8004062 <UART_SetConfig+0x2e6>
 8004034:	2310      	movs	r3, #16
 8004036:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800403a:	e012      	b.n	8004062 <UART_SetConfig+0x2e6>
 800403c:	efff69f3 	.word	0xefff69f3
 8004040:	40008000 	.word	0x40008000
 8004044:	40013800 	.word	0x40013800
 8004048:	40021000 	.word	0x40021000
 800404c:	40004400 	.word	0x40004400
 8004050:	40004800 	.word	0x40004800
 8004054:	40004c00 	.word	0x40004c00
 8004058:	40005000 	.word	0x40005000
 800405c:	2310      	movs	r3, #16
 800405e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a9f      	ldr	r2, [pc, #636]	@ (80042e4 <UART_SetConfig+0x568>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d17a      	bne.n	8004162 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800406c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004070:	2b08      	cmp	r3, #8
 8004072:	d824      	bhi.n	80040be <UART_SetConfig+0x342>
 8004074:	a201      	add	r2, pc, #4	@ (adr r2, 800407c <UART_SetConfig+0x300>)
 8004076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800407a:	bf00      	nop
 800407c:	080040a1 	.word	0x080040a1
 8004080:	080040bf 	.word	0x080040bf
 8004084:	080040a9 	.word	0x080040a9
 8004088:	080040bf 	.word	0x080040bf
 800408c:	080040af 	.word	0x080040af
 8004090:	080040bf 	.word	0x080040bf
 8004094:	080040bf 	.word	0x080040bf
 8004098:	080040bf 	.word	0x080040bf
 800409c:	080040b7 	.word	0x080040b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040a0:	f7fe f9e2 	bl	8002468 <HAL_RCC_GetPCLK1Freq>
 80040a4:	61f8      	str	r0, [r7, #28]
        break;
 80040a6:	e010      	b.n	80040ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040a8:	4b8f      	ldr	r3, [pc, #572]	@ (80042e8 <UART_SetConfig+0x56c>)
 80040aa:	61fb      	str	r3, [r7, #28]
        break;
 80040ac:	e00d      	b.n	80040ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ae:	f7fe f943 	bl	8002338 <HAL_RCC_GetSysClockFreq>
 80040b2:	61f8      	str	r0, [r7, #28]
        break;
 80040b4:	e009      	b.n	80040ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040ba:	61fb      	str	r3, [r7, #28]
        break;
 80040bc:	e005      	b.n	80040ca <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80040be:	2300      	movs	r3, #0
 80040c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80040c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 80fb 	beq.w	80042c8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	4613      	mov	r3, r2
 80040d8:	005b      	lsls	r3, r3, #1
 80040da:	4413      	add	r3, r2
 80040dc:	69fa      	ldr	r2, [r7, #28]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d305      	bcc.n	80040ee <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80040e8:	69fa      	ldr	r2, [r7, #28]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d903      	bls.n	80040f6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80040f4:	e0e8      	b.n	80042c8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	2200      	movs	r2, #0
 80040fa:	461c      	mov	r4, r3
 80040fc:	4615      	mov	r5, r2
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	f04f 0300 	mov.w	r3, #0
 8004106:	022b      	lsls	r3, r5, #8
 8004108:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800410c:	0222      	lsls	r2, r4, #8
 800410e:	68f9      	ldr	r1, [r7, #12]
 8004110:	6849      	ldr	r1, [r1, #4]
 8004112:	0849      	lsrs	r1, r1, #1
 8004114:	2000      	movs	r0, #0
 8004116:	4688      	mov	r8, r1
 8004118:	4681      	mov	r9, r0
 800411a:	eb12 0a08 	adds.w	sl, r2, r8
 800411e:	eb43 0b09 	adc.w	fp, r3, r9
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	603b      	str	r3, [r7, #0]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004130:	4650      	mov	r0, sl
 8004132:	4659      	mov	r1, fp
 8004134:	f7fc f89c 	bl	8000270 <__aeabi_uldivmod>
 8004138:	4602      	mov	r2, r0
 800413a:	460b      	mov	r3, r1
 800413c:	4613      	mov	r3, r2
 800413e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004146:	d308      	bcc.n	800415a <UART_SetConfig+0x3de>
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800414e:	d204      	bcs.n	800415a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	60da      	str	r2, [r3, #12]
 8004158:	e0b6      	b.n	80042c8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004160:	e0b2      	b.n	80042c8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800416a:	d15e      	bne.n	800422a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800416c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004170:	2b08      	cmp	r3, #8
 8004172:	d828      	bhi.n	80041c6 <UART_SetConfig+0x44a>
 8004174:	a201      	add	r2, pc, #4	@ (adr r2, 800417c <UART_SetConfig+0x400>)
 8004176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800417a:	bf00      	nop
 800417c:	080041a1 	.word	0x080041a1
 8004180:	080041a9 	.word	0x080041a9
 8004184:	080041b1 	.word	0x080041b1
 8004188:	080041c7 	.word	0x080041c7
 800418c:	080041b7 	.word	0x080041b7
 8004190:	080041c7 	.word	0x080041c7
 8004194:	080041c7 	.word	0x080041c7
 8004198:	080041c7 	.word	0x080041c7
 800419c:	080041bf 	.word	0x080041bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041a0:	f7fe f962 	bl	8002468 <HAL_RCC_GetPCLK1Freq>
 80041a4:	61f8      	str	r0, [r7, #28]
        break;
 80041a6:	e014      	b.n	80041d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041a8:	f7fe f974 	bl	8002494 <HAL_RCC_GetPCLK2Freq>
 80041ac:	61f8      	str	r0, [r7, #28]
        break;
 80041ae:	e010      	b.n	80041d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041b0:	4b4d      	ldr	r3, [pc, #308]	@ (80042e8 <UART_SetConfig+0x56c>)
 80041b2:	61fb      	str	r3, [r7, #28]
        break;
 80041b4:	e00d      	b.n	80041d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041b6:	f7fe f8bf 	bl	8002338 <HAL_RCC_GetSysClockFreq>
 80041ba:	61f8      	str	r0, [r7, #28]
        break;
 80041bc:	e009      	b.n	80041d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041c2:	61fb      	str	r3, [r7, #28]
        break;
 80041c4:	e005      	b.n	80041d2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80041d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d077      	beq.n	80042c8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	005a      	lsls	r2, r3, #1
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	085b      	lsrs	r3, r3, #1
 80041e2:	441a      	add	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ec:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	2b0f      	cmp	r3, #15
 80041f2:	d916      	bls.n	8004222 <UART_SetConfig+0x4a6>
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041fa:	d212      	bcs.n	8004222 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	b29b      	uxth	r3, r3
 8004200:	f023 030f 	bic.w	r3, r3, #15
 8004204:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	085b      	lsrs	r3, r3, #1
 800420a:	b29b      	uxth	r3, r3
 800420c:	f003 0307 	and.w	r3, r3, #7
 8004210:	b29a      	uxth	r2, r3
 8004212:	8afb      	ldrh	r3, [r7, #22]
 8004214:	4313      	orrs	r3, r2
 8004216:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	8afa      	ldrh	r2, [r7, #22]
 800421e:	60da      	str	r2, [r3, #12]
 8004220:	e052      	b.n	80042c8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004228:	e04e      	b.n	80042c8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800422a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800422e:	2b08      	cmp	r3, #8
 8004230:	d827      	bhi.n	8004282 <UART_SetConfig+0x506>
 8004232:	a201      	add	r2, pc, #4	@ (adr r2, 8004238 <UART_SetConfig+0x4bc>)
 8004234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004238:	0800425d 	.word	0x0800425d
 800423c:	08004265 	.word	0x08004265
 8004240:	0800426d 	.word	0x0800426d
 8004244:	08004283 	.word	0x08004283
 8004248:	08004273 	.word	0x08004273
 800424c:	08004283 	.word	0x08004283
 8004250:	08004283 	.word	0x08004283
 8004254:	08004283 	.word	0x08004283
 8004258:	0800427b 	.word	0x0800427b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800425c:	f7fe f904 	bl	8002468 <HAL_RCC_GetPCLK1Freq>
 8004260:	61f8      	str	r0, [r7, #28]
        break;
 8004262:	e014      	b.n	800428e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004264:	f7fe f916 	bl	8002494 <HAL_RCC_GetPCLK2Freq>
 8004268:	61f8      	str	r0, [r7, #28]
        break;
 800426a:	e010      	b.n	800428e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800426c:	4b1e      	ldr	r3, [pc, #120]	@ (80042e8 <UART_SetConfig+0x56c>)
 800426e:	61fb      	str	r3, [r7, #28]
        break;
 8004270:	e00d      	b.n	800428e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004272:	f7fe f861 	bl	8002338 <HAL_RCC_GetSysClockFreq>
 8004276:	61f8      	str	r0, [r7, #28]
        break;
 8004278:	e009      	b.n	800428e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800427a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800427e:	61fb      	str	r3, [r7, #28]
        break;
 8004280:	e005      	b.n	800428e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004282:	2300      	movs	r3, #0
 8004284:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800428c:	bf00      	nop
    }

    if (pclk != 0U)
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d019      	beq.n	80042c8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	085a      	lsrs	r2, r3, #1
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	441a      	add	r2, r3
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	2b0f      	cmp	r3, #15
 80042ac:	d909      	bls.n	80042c2 <UART_SetConfig+0x546>
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042b4:	d205      	bcs.n	80042c2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	60da      	str	r2, [r3, #12]
 80042c0:	e002      	b.n	80042c8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80042d4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3728      	adds	r7, #40	@ 0x28
 80042dc:	46bd      	mov	sp, r7
 80042de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042e2:	bf00      	nop
 80042e4:	40008000 	.word	0x40008000
 80042e8:	00f42400 	.word	0x00f42400

080042ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	f003 0308 	and.w	r3, r3, #8
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00a      	beq.n	8004316 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	430a      	orrs	r2, r1
 8004314:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00a      	beq.n	8004338 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433c:	f003 0302 	and.w	r3, r3, #2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00a      	beq.n	800435a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	f003 0304 	and.w	r3, r3, #4
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004380:	f003 0310 	and.w	r3, r3, #16
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00a      	beq.n	800439e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a2:	f003 0320 	and.w	r3, r3, #32
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d01a      	beq.n	8004402 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	430a      	orrs	r2, r1
 80043e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043ea:	d10a      	bne.n	8004402 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00a      	beq.n	8004424 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	430a      	orrs	r2, r1
 8004422:	605a      	str	r2, [r3, #4]
  }
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b098      	sub	sp, #96	@ 0x60
 8004434:	af02      	add	r7, sp, #8
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004440:	f7fc fecc 	bl	80011dc <HAL_GetTick>
 8004444:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0308 	and.w	r3, r3, #8
 8004450:	2b08      	cmp	r3, #8
 8004452:	d12e      	bne.n	80044b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004454:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004458:	9300      	str	r3, [sp, #0]
 800445a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800445c:	2200      	movs	r2, #0
 800445e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f88c 	bl	8004580 <UART_WaitOnFlagUntilTimeout>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d021      	beq.n	80044b2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004476:	e853 3f00 	ldrex	r3, [r3]
 800447a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800447c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800447e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004482:	653b      	str	r3, [r7, #80]	@ 0x50
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	461a      	mov	r2, r3
 800448a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800448c:	647b      	str	r3, [r7, #68]	@ 0x44
 800448e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004490:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004494:	e841 2300 	strex	r3, r2, [r1]
 8004498:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800449a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1e6      	bne.n	800446e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2220      	movs	r2, #32
 80044a4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e062      	b.n	8004578 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0304 	and.w	r3, r3, #4
 80044bc:	2b04      	cmp	r3, #4
 80044be:	d149      	bne.n	8004554 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80044c4:	9300      	str	r3, [sp, #0]
 80044c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044c8:	2200      	movs	r2, #0
 80044ca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f856 	bl	8004580 <UART_WaitOnFlagUntilTimeout>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d03c      	beq.n	8004554 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e2:	e853 3f00 	ldrex	r3, [r3]
 80044e6:	623b      	str	r3, [r7, #32]
   return(result);
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	461a      	mov	r2, r3
 80044f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80044fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004500:	e841 2300 	strex	r3, r2, [r1]
 8004504:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004508:	2b00      	cmp	r3, #0
 800450a:	d1e6      	bne.n	80044da <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	3308      	adds	r3, #8
 8004512:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	e853 3f00 	ldrex	r3, [r3]
 800451a:	60fb      	str	r3, [r7, #12]
   return(result);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f023 0301 	bic.w	r3, r3, #1
 8004522:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	3308      	adds	r3, #8
 800452a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800452c:	61fa      	str	r2, [r7, #28]
 800452e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004530:	69b9      	ldr	r1, [r7, #24]
 8004532:	69fa      	ldr	r2, [r7, #28]
 8004534:	e841 2300 	strex	r3, r2, [r1]
 8004538:	617b      	str	r3, [r7, #20]
   return(result);
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1e5      	bne.n	800450c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2220      	movs	r2, #32
 8004544:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e011      	b.n	8004578 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2220      	movs	r2, #32
 8004558:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2220      	movs	r2, #32
 800455e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3758      	adds	r7, #88	@ 0x58
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	603b      	str	r3, [r7, #0]
 800458c:	4613      	mov	r3, r2
 800458e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004590:	e04f      	b.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004598:	d04b      	beq.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800459a:	f7fc fe1f 	bl	80011dc <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d302      	bcc.n	80045b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d101      	bne.n	80045b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e04e      	b.n	8004652 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0304 	and.w	r3, r3, #4
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d037      	beq.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	2b80      	cmp	r3, #128	@ 0x80
 80045c6:	d034      	beq.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	2b40      	cmp	r3, #64	@ 0x40
 80045cc:	d031      	beq.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	69db      	ldr	r3, [r3, #28]
 80045d4:	f003 0308 	and.w	r3, r3, #8
 80045d8:	2b08      	cmp	r3, #8
 80045da:	d110      	bne.n	80045fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2208      	movs	r2, #8
 80045e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 f8ff 	bl	80047e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2208      	movs	r2, #8
 80045ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e029      	b.n	8004652 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	69db      	ldr	r3, [r3, #28]
 8004604:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004608:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800460c:	d111      	bne.n	8004632 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004616:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 f8e5 	bl	80047e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2220      	movs	r2, #32
 8004622:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e00f      	b.n	8004652 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69da      	ldr	r2, [r3, #28]
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	4013      	ands	r3, r2
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	429a      	cmp	r2, r3
 8004640:	bf0c      	ite	eq
 8004642:	2301      	moveq	r3, #1
 8004644:	2300      	movne	r3, #0
 8004646:	b2db      	uxtb	r3, r3
 8004648:	461a      	mov	r2, r3
 800464a:	79fb      	ldrb	r3, [r7, #7]
 800464c:	429a      	cmp	r2, r3
 800464e:	d0a0      	beq.n	8004592 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
	...

0800465c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800465c:	b480      	push	{r7}
 800465e:	b097      	sub	sp, #92	@ 0x5c
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	4613      	mov	r3, r2
 8004668:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	88fa      	ldrh	r2, [r7, #6]
 8004674:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	88fa      	ldrh	r2, [r7, #6]
 800467c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800468e:	d10e      	bne.n	80046ae <UART_Start_Receive_IT+0x52>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d105      	bne.n	80046a4 <UART_Start_Receive_IT+0x48>
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800469e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80046a2:	e02d      	b.n	8004700 <UART_Start_Receive_IT+0xa4>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	22ff      	movs	r2, #255	@ 0xff
 80046a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80046ac:	e028      	b.n	8004700 <UART_Start_Receive_IT+0xa4>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10d      	bne.n	80046d2 <UART_Start_Receive_IT+0x76>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d104      	bne.n	80046c8 <UART_Start_Receive_IT+0x6c>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	22ff      	movs	r2, #255	@ 0xff
 80046c2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80046c6:	e01b      	b.n	8004700 <UART_Start_Receive_IT+0xa4>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	227f      	movs	r2, #127	@ 0x7f
 80046cc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80046d0:	e016      	b.n	8004700 <UART_Start_Receive_IT+0xa4>
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046da:	d10d      	bne.n	80046f8 <UART_Start_Receive_IT+0x9c>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d104      	bne.n	80046ee <UART_Start_Receive_IT+0x92>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	227f      	movs	r2, #127	@ 0x7f
 80046e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80046ec:	e008      	b.n	8004700 <UART_Start_Receive_IT+0xa4>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	223f      	movs	r2, #63	@ 0x3f
 80046f2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80046f6:	e003      	b.n	8004700 <UART_Start_Receive_IT+0xa4>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2222      	movs	r2, #34	@ 0x22
 800470c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	3308      	adds	r3, #8
 8004716:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004718:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800471a:	e853 3f00 	ldrex	r3, [r3]
 800471e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004722:	f043 0301 	orr.w	r3, r3, #1
 8004726:	657b      	str	r3, [r7, #84]	@ 0x54
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	3308      	adds	r3, #8
 800472e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004730:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004732:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004734:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004736:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004738:	e841 2300 	strex	r3, r2, [r1]
 800473c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800473e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1e5      	bne.n	8004710 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800474c:	d107      	bne.n	800475e <UART_Start_Receive_IT+0x102>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d103      	bne.n	800475e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	4a21      	ldr	r2, [pc, #132]	@ (80047e0 <UART_Start_Receive_IT+0x184>)
 800475a:	669a      	str	r2, [r3, #104]	@ 0x68
 800475c:	e002      	b.n	8004764 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	4a20      	ldr	r2, [pc, #128]	@ (80047e4 <UART_Start_Receive_IT+0x188>)
 8004762:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d019      	beq.n	80047a0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004774:	e853 3f00 	ldrex	r3, [r3]
 8004778:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800477a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004780:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	461a      	mov	r2, r3
 8004788:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800478a:	637b      	str	r3, [r7, #52]	@ 0x34
 800478c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004790:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004792:	e841 2300 	strex	r3, r2, [r1]
 8004796:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1e6      	bne.n	800476c <UART_Start_Receive_IT+0x110>
 800479e:	e018      	b.n	80047d2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	e853 3f00 	ldrex	r3, [r3]
 80047ac:	613b      	str	r3, [r7, #16]
   return(result);
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	f043 0320 	orr.w	r3, r3, #32
 80047b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047be:	623b      	str	r3, [r7, #32]
 80047c0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c2:	69f9      	ldr	r1, [r7, #28]
 80047c4:	6a3a      	ldr	r2, [r7, #32]
 80047c6:	e841 2300 	strex	r3, r2, [r1]
 80047ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1e6      	bne.n	80047a0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	375c      	adds	r7, #92	@ 0x5c
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr
 80047e0:	08004aed 	.word	0x08004aed
 80047e4:	08004931 	.word	0x08004931

080047e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b095      	sub	sp, #84	@ 0x54
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047f8:	e853 3f00 	ldrex	r3, [r3]
 80047fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004800:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004804:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	461a      	mov	r2, r3
 800480c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800480e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004810:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004812:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004814:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004816:	e841 2300 	strex	r3, r2, [r1]
 800481a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800481c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1e6      	bne.n	80047f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3308      	adds	r3, #8
 8004828:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482a:	6a3b      	ldr	r3, [r7, #32]
 800482c:	e853 3f00 	ldrex	r3, [r3]
 8004830:	61fb      	str	r3, [r7, #28]
   return(result);
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	f023 0301 	bic.w	r3, r3, #1
 8004838:	64bb      	str	r3, [r7, #72]	@ 0x48
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3308      	adds	r3, #8
 8004840:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004842:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004844:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004846:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004848:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800484a:	e841 2300 	strex	r3, r2, [r1]
 800484e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1e5      	bne.n	8004822 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800485a:	2b01      	cmp	r3, #1
 800485c:	d118      	bne.n	8004890 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	e853 3f00 	ldrex	r3, [r3]
 800486a:	60bb      	str	r3, [r7, #8]
   return(result);
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	f023 0310 	bic.w	r3, r3, #16
 8004872:	647b      	str	r3, [r7, #68]	@ 0x44
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	461a      	mov	r2, r3
 800487a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800487c:	61bb      	str	r3, [r7, #24]
 800487e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004880:	6979      	ldr	r1, [r7, #20]
 8004882:	69ba      	ldr	r2, [r7, #24]
 8004884:	e841 2300 	strex	r3, r2, [r1]
 8004888:	613b      	str	r3, [r7, #16]
   return(result);
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1e6      	bne.n	800485e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2220      	movs	r2, #32
 8004894:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80048a4:	bf00      	nop
 80048a6:	3754      	adds	r7, #84	@ 0x54
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f7ff fa3e 	bl	8003d50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048d4:	bf00      	nop
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b088      	sub	sp, #32
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	e853 3f00 	ldrex	r3, [r3]
 80048f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048f8:	61fb      	str	r3, [r7, #28]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	461a      	mov	r2, r3
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	61bb      	str	r3, [r7, #24]
 8004904:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004906:	6979      	ldr	r1, [r7, #20]
 8004908:	69ba      	ldr	r2, [r7, #24]
 800490a:	e841 2300 	strex	r3, r2, [r1]
 800490e:	613b      	str	r3, [r7, #16]
   return(result);
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1e6      	bne.n	80048e4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2220      	movs	r2, #32
 800491a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7ff fa0a 	bl	8003d3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004928:	bf00      	nop
 800492a:	3720      	adds	r7, #32
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}

08004930 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b09c      	sub	sp, #112	@ 0x70
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800493e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004948:	2b22      	cmp	r3, #34	@ 0x22
 800494a:	f040 80be 	bne.w	8004aca <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004954:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004958:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800495c:	b2d9      	uxtb	r1, r3
 800495e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004962:	b2da      	uxtb	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004968:	400a      	ands	r2, r1
 800496a:	b2d2      	uxtb	r2, r2
 800496c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004972:	1c5a      	adds	r2, r3, #1
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800497e:	b29b      	uxth	r3, r3
 8004980:	3b01      	subs	r3, #1
 8004982:	b29a      	uxth	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004990:	b29b      	uxth	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	f040 80a3 	bne.w	8004ade <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800499e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049a0:	e853 3f00 	ldrex	r3, [r3]
 80049a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80049a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	461a      	mov	r2, r3
 80049b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80049b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80049b8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80049bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80049be:	e841 2300 	strex	r3, r2, [r1]
 80049c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80049c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1e6      	bne.n	8004998 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	3308      	adds	r3, #8
 80049d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d4:	e853 3f00 	ldrex	r3, [r3]
 80049d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049dc:	f023 0301 	bic.w	r3, r3, #1
 80049e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	3308      	adds	r3, #8
 80049e8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80049ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80049ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049f2:	e841 2300 	strex	r3, r2, [r1]
 80049f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1e5      	bne.n	80049ca <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2220      	movs	r2, #32
 8004a02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a34      	ldr	r2, [pc, #208]	@ (8004ae8 <UART_RxISR_8BIT+0x1b8>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d01f      	beq.n	8004a5c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d018      	beq.n	8004a5c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	e853 3f00 	ldrex	r3, [r3]
 8004a36:	623b      	str	r3, [r7, #32]
   return(result);
 8004a38:	6a3b      	ldr	r3, [r7, #32]
 8004a3a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004a3e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	461a      	mov	r2, r3
 8004a46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a48:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a50:	e841 2300 	strex	r3, r2, [r1]
 8004a54:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d1e6      	bne.n	8004a2a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d12e      	bne.n	8004ac2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	e853 3f00 	ldrex	r3, [r3]
 8004a76:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f023 0310 	bic.w	r3, r3, #16
 8004a7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	461a      	mov	r2, r3
 8004a86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a88:	61fb      	str	r3, [r7, #28]
 8004a8a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8c:	69b9      	ldr	r1, [r7, #24]
 8004a8e:	69fa      	ldr	r2, [r7, #28]
 8004a90:	e841 2300 	strex	r3, r2, [r1]
 8004a94:	617b      	str	r3, [r7, #20]
   return(result);
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1e6      	bne.n	8004a6a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	f003 0310 	and.w	r3, r3, #16
 8004aa6:	2b10      	cmp	r3, #16
 8004aa8:	d103      	bne.n	8004ab2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2210      	movs	r2, #16
 8004ab0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004ab8:	4619      	mov	r1, r3
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7ff f952 	bl	8003d64 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004ac0:	e00d      	b.n	8004ade <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f7fb ff24 	bl	8000910 <HAL_UART_RxCpltCallback>
}
 8004ac8:	e009      	b.n	8004ade <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	8b1b      	ldrh	r3, [r3, #24]
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f042 0208 	orr.w	r2, r2, #8
 8004ada:	b292      	uxth	r2, r2
 8004adc:	831a      	strh	r2, [r3, #24]
}
 8004ade:	bf00      	nop
 8004ae0:	3770      	adds	r7, #112	@ 0x70
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	40008000 	.word	0x40008000

08004aec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b09c      	sub	sp, #112	@ 0x70
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004afa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b04:	2b22      	cmp	r3, #34	@ 0x22
 8004b06:	f040 80be 	bne.w	8004c86 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004b10:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b18:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004b1a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004b1e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004b22:	4013      	ands	r3, r2
 8004b24:	b29a      	uxth	r2, r3
 8004b26:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b28:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b2e:	1c9a      	adds	r2, r3, #2
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	f040 80a3 	bne.w	8004c9a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b5c:	e853 3f00 	ldrex	r3, [r3]
 8004b60:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004b62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b68:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	461a      	mov	r2, r3
 8004b70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b72:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b74:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b76:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004b78:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004b7a:	e841 2300 	strex	r3, r2, [r1]
 8004b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004b80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1e6      	bne.n	8004b54 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	3308      	adds	r3, #8
 8004b8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b90:	e853 3f00 	ldrex	r3, [r3]
 8004b94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b98:	f023 0301 	bic.w	r3, r3, #1
 8004b9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	3308      	adds	r3, #8
 8004ba4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004ba6:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004baa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bae:	e841 2300 	strex	r3, r2, [r1]
 8004bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1e5      	bne.n	8004b86 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2220      	movs	r2, #32
 8004bbe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a34      	ldr	r2, [pc, #208]	@ (8004ca4 <UART_RxISR_16BIT+0x1b8>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d01f      	beq.n	8004c18 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d018      	beq.n	8004c18 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bec:	6a3b      	ldr	r3, [r7, #32]
 8004bee:	e853 3f00 	ldrex	r3, [r3]
 8004bf2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004bfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	461a      	mov	r2, r3
 8004c02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c06:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c0c:	e841 2300 	strex	r3, r2, [r1]
 8004c10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1e6      	bne.n	8004be6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d12e      	bne.n	8004c7e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	e853 3f00 	ldrex	r3, [r3]
 8004c32:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	f023 0310 	bic.w	r3, r3, #16
 8004c3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	461a      	mov	r2, r3
 8004c42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c44:	61bb      	str	r3, [r7, #24]
 8004c46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c48:	6979      	ldr	r1, [r7, #20]
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	e841 2300 	strex	r3, r2, [r1]
 8004c50:	613b      	str	r3, [r7, #16]
   return(result);
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1e6      	bne.n	8004c26 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	f003 0310 	and.w	r3, r3, #16
 8004c62:	2b10      	cmp	r3, #16
 8004c64:	d103      	bne.n	8004c6e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2210      	movs	r2, #16
 8004c6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004c74:	4619      	mov	r1, r3
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f7ff f874 	bl	8003d64 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004c7c:	e00d      	b.n	8004c9a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f7fb fe46 	bl	8000910 <HAL_UART_RxCpltCallback>
}
 8004c84:	e009      	b.n	8004c9a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	8b1b      	ldrh	r3, [r3, #24]
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f042 0208 	orr.w	r2, r2, #8
 8004c96:	b292      	uxth	r2, r2
 8004c98:	831a      	strh	r2, [r3, #24]
}
 8004c9a:	bf00      	nop
 8004c9c:	3770      	adds	r7, #112	@ 0x70
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	40008000 	.word	0x40008000

08004ca8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004cca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004cce:	2b84      	cmp	r3, #132	@ 0x84
 8004cd0:	d005      	beq.n	8004cde <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004cd2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	4413      	add	r3, r2
 8004cda:	3303      	adds	r3, #3
 8004cdc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004cde:	68fb      	ldr	r3, [r7, #12]
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004cf0:	f000 fde2 	bl	80058b8 <vTaskStartScheduler>
  
  return osOK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004cfa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cfc:	b089      	sub	sp, #36	@ 0x24
 8004cfe:	af04      	add	r7, sp, #16
 8004d00:	6078      	str	r0, [r7, #4]
 8004d02:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d020      	beq.n	8004d4e <osThreadCreate+0x54>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	699b      	ldr	r3, [r3, #24]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d01c      	beq.n	8004d4e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685c      	ldr	r4, [r3, #4]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	691e      	ldr	r6, [r3, #16]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7ff ffc8 	bl	8004cbc <makeFreeRtosPriority>
 8004d2c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d36:	9202      	str	r2, [sp, #8]
 8004d38:	9301      	str	r3, [sp, #4]
 8004d3a:	9100      	str	r1, [sp, #0]
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	4632      	mov	r2, r6
 8004d40:	4629      	mov	r1, r5
 8004d42:	4620      	mov	r0, r4
 8004d44:	f000 fbd2 	bl	80054ec <xTaskCreateStatic>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	60fb      	str	r3, [r7, #12]
 8004d4c:	e01c      	b.n	8004d88 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685c      	ldr	r4, [r3, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d5a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7ff ffaa 	bl	8004cbc <makeFreeRtosPriority>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	f107 030c 	add.w	r3, r7, #12
 8004d6e:	9301      	str	r3, [sp, #4]
 8004d70:	9200      	str	r2, [sp, #0]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	4632      	mov	r2, r6
 8004d76:	4629      	mov	r1, r5
 8004d78:	4620      	mov	r0, r4
 8004d7a:	f000 fc17 	bl	80055ac <xTaskCreate>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d001      	beq.n	8004d88 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004d84:	2300      	movs	r3, #0
 8004d86:	e000      	b.n	8004d8a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004d88:	68fb      	ldr	r3, [r7, #12]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3714      	adds	r7, #20
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004d92 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b084      	sub	sp, #16
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d001      	beq.n	8004da8 <osDelay+0x16>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	e000      	b.n	8004daa <osDelay+0x18>
 8004da8:	2301      	movs	r3, #1
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 fd4e 	bl	800584c <vTaskDelay>
  
  return osOK;
 8004db0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b083      	sub	sp, #12
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f103 0208 	add.w	r2, r3, #8
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f04f 32ff 	mov.w	r2, #4294967295
 8004dd2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f103 0208 	add.w	r2, r3, #8
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f103 0208 	add.w	r2, r3, #8
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004dee:	bf00      	nop
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b083      	sub	sp, #12
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e14:	b480      	push	{r7}
 8004e16:	b085      	sub	sp, #20
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	689a      	ldr	r2, [r3, #8]
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	683a      	ldr	r2, [r7, #0]
 8004e38:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	601a      	str	r2, [r3, #0]
}
 8004e50:	bf00      	nop
 8004e52:	3714      	adds	r7, #20
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e72:	d103      	bne.n	8004e7c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	60fb      	str	r3, [r7, #12]
 8004e7a:	e00c      	b.n	8004e96 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	3308      	adds	r3, #8
 8004e80:	60fb      	str	r3, [r7, #12]
 8004e82:	e002      	b.n	8004e8a <vListInsert+0x2e>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	60fb      	str	r3, [r7, #12]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68ba      	ldr	r2, [r7, #8]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d2f6      	bcs.n	8004e84 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	683a      	ldr	r2, [r7, #0]
 8004ea4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	683a      	ldr	r2, [r7, #0]
 8004eb0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	601a      	str	r2, [r3, #0]
}
 8004ec2:	bf00      	nop
 8004ec4:	3714      	adds	r7, #20
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr

08004ece <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004ece:	b480      	push	{r7}
 8004ed0:	b085      	sub	sp, #20
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	6892      	ldr	r2, [r2, #8]
 8004ee4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6852      	ldr	r2, [r2, #4]
 8004eee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d103      	bne.n	8004f02 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	689a      	ldr	r2, [r3, #8]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	1e5a      	subs	r2, r3, #1
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3714      	adds	r7, #20
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
	...

08004f24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d10b      	bne.n	8004f50 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f3c:	f383 8811 	msr	BASEPRI, r3
 8004f40:	f3bf 8f6f 	isb	sy
 8004f44:	f3bf 8f4f 	dsb	sy
 8004f48:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f4a:	bf00      	nop
 8004f4c:	bf00      	nop
 8004f4e:	e7fd      	b.n	8004f4c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f50:	f001 fba2 	bl	8006698 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f5c:	68f9      	ldr	r1, [r7, #12]
 8004f5e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f60:	fb01 f303 	mul.w	r3, r1, r3
 8004f64:	441a      	add	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f80:	3b01      	subs	r3, #1
 8004f82:	68f9      	ldr	r1, [r7, #12]
 8004f84:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f86:	fb01 f303 	mul.w	r3, r1, r3
 8004f8a:	441a      	add	r2, r3
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	22ff      	movs	r2, #255	@ 0xff
 8004f94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	22ff      	movs	r2, #255	@ 0xff
 8004f9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d114      	bne.n	8004fd0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d01a      	beq.n	8004fe4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	3310      	adds	r3, #16
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f000 feda 	bl	8005d6c <xTaskRemoveFromEventList>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d012      	beq.n	8004fe4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff4 <xQueueGenericReset+0xd0>)
 8004fc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	f3bf 8f4f 	dsb	sy
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	e009      	b.n	8004fe4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	3310      	adds	r3, #16
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7ff fef0 	bl	8004dba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	3324      	adds	r3, #36	@ 0x24
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7ff feeb 	bl	8004dba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004fe4:	f001 fb8a 	bl	80066fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004fe8:	2301      	movs	r3, #1
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3710      	adds	r7, #16
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	e000ed04 	.word	0xe000ed04

08004ff8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b08a      	sub	sp, #40	@ 0x28
 8004ffc:	af02      	add	r7, sp, #8
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	4613      	mov	r3, r2
 8005004:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10b      	bne.n	8005024 <xQueueGenericCreate+0x2c>
	__asm volatile
 800500c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005010:	f383 8811 	msr	BASEPRI, r3
 8005014:	f3bf 8f6f 	isb	sy
 8005018:	f3bf 8f4f 	dsb	sy
 800501c:	613b      	str	r3, [r7, #16]
}
 800501e:	bf00      	nop
 8005020:	bf00      	nop
 8005022:	e7fd      	b.n	8005020 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	fb02 f303 	mul.w	r3, r2, r3
 800502c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	3348      	adds	r3, #72	@ 0x48
 8005032:	4618      	mov	r0, r3
 8005034:	f001 fc52 	bl	80068dc <pvPortMalloc>
 8005038:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d011      	beq.n	8005064 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	3348      	adds	r3, #72	@ 0x48
 8005048:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005052:	79fa      	ldrb	r2, [r7, #7]
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	9300      	str	r3, [sp, #0]
 8005058:	4613      	mov	r3, r2
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	68b9      	ldr	r1, [r7, #8]
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f000 f805 	bl	800506e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005064:	69bb      	ldr	r3, [r7, #24]
	}
 8005066:	4618      	mov	r0, r3
 8005068:	3720      	adds	r7, #32
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800506e:	b580      	push	{r7, lr}
 8005070:	b084      	sub	sp, #16
 8005072:	af00      	add	r7, sp, #0
 8005074:	60f8      	str	r0, [r7, #12]
 8005076:	60b9      	str	r1, [r7, #8]
 8005078:	607a      	str	r2, [r7, #4]
 800507a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d103      	bne.n	800508a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	601a      	str	r2, [r3, #0]
 8005088:	e002      	b.n	8005090 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800509c:	2101      	movs	r1, #1
 800509e:	69b8      	ldr	r0, [r7, #24]
 80050a0:	f7ff ff40 	bl	8004f24 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80050a4:	bf00      	nop
 80050a6:	3710      	adds	r7, #16
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b08e      	sub	sp, #56	@ 0x38
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80050ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d10b      	bne.n	80050d8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80050c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050c4:	f383 8811 	msr	BASEPRI, r3
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	623b      	str	r3, [r7, #32]
}
 80050d2:	bf00      	nop
 80050d4:	bf00      	nop
 80050d6:	e7fd      	b.n	80050d4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80050d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00b      	beq.n	80050f8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80050e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e4:	f383 8811 	msr	BASEPRI, r3
 80050e8:	f3bf 8f6f 	isb	sy
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	61fb      	str	r3, [r7, #28]
}
 80050f2:	bf00      	nop
 80050f4:	bf00      	nop
 80050f6:	e7fd      	b.n	80050f4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80050f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d103      	bne.n	8005108 <xQueueGiveFromISR+0x5c>
 8005100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d101      	bne.n	800510c <xQueueGiveFromISR+0x60>
 8005108:	2301      	movs	r3, #1
 800510a:	e000      	b.n	800510e <xQueueGiveFromISR+0x62>
 800510c:	2300      	movs	r3, #0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10b      	bne.n	800512a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005116:	f383 8811 	msr	BASEPRI, r3
 800511a:	f3bf 8f6f 	isb	sy
 800511e:	f3bf 8f4f 	dsb	sy
 8005122:	61bb      	str	r3, [r7, #24]
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop
 8005128:	e7fd      	b.n	8005126 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800512a:	f001 fb95 	bl	8006858 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800512e:	f3ef 8211 	mrs	r2, BASEPRI
 8005132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005136:	f383 8811 	msr	BASEPRI, r3
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	617a      	str	r2, [r7, #20]
 8005144:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005146:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005148:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800514a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800514e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005154:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005156:	429a      	cmp	r2, r3
 8005158:	d22b      	bcs.n	80051b2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800515a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005160:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005166:	1c5a      	adds	r2, r3, #1
 8005168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800516c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005174:	d112      	bne.n	800519c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517a:	2b00      	cmp	r3, #0
 800517c:	d016      	beq.n	80051ac <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800517e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005180:	3324      	adds	r3, #36	@ 0x24
 8005182:	4618      	mov	r0, r3
 8005184:	f000 fdf2 	bl	8005d6c <xTaskRemoveFromEventList>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00e      	beq.n	80051ac <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00b      	beq.n	80051ac <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	2201      	movs	r2, #1
 8005198:	601a      	str	r2, [r3, #0]
 800519a:	e007      	b.n	80051ac <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800519c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051a0:	3301      	adds	r3, #1
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	b25a      	sxtb	r2, r3
 80051a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80051ac:	2301      	movs	r3, #1
 80051ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80051b0:	e001      	b.n	80051b6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80051b2:	2300      	movs	r3, #0
 80051b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80051b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b8:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80051c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80051c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3738      	adds	r7, #56	@ 0x38
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b08e      	sub	sp, #56	@ 0x38
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80051d6:	2300      	movs	r3, #0
 80051d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80051de:	2300      	movs	r3, #0
 80051e0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10b      	bne.n	8005200 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80051e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ec:	f383 8811 	msr	BASEPRI, r3
 80051f0:	f3bf 8f6f 	isb	sy
 80051f4:	f3bf 8f4f 	dsb	sy
 80051f8:	623b      	str	r3, [r7, #32]
}
 80051fa:	bf00      	nop
 80051fc:	bf00      	nop
 80051fe:	e7fd      	b.n	80051fc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005204:	2b00      	cmp	r3, #0
 8005206:	d00b      	beq.n	8005220 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520c:	f383 8811 	msr	BASEPRI, r3
 8005210:	f3bf 8f6f 	isb	sy
 8005214:	f3bf 8f4f 	dsb	sy
 8005218:	61fb      	str	r3, [r7, #28]
}
 800521a:	bf00      	nop
 800521c:	bf00      	nop
 800521e:	e7fd      	b.n	800521c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005220:	f000 ff6a 	bl	80060f8 <xTaskGetSchedulerState>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d102      	bne.n	8005230 <xQueueSemaphoreTake+0x64>
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <xQueueSemaphoreTake+0x68>
 8005230:	2301      	movs	r3, #1
 8005232:	e000      	b.n	8005236 <xQueueSemaphoreTake+0x6a>
 8005234:	2300      	movs	r3, #0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10b      	bne.n	8005252 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800523a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800523e:	f383 8811 	msr	BASEPRI, r3
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	f3bf 8f4f 	dsb	sy
 800524a:	61bb      	str	r3, [r7, #24]
}
 800524c:	bf00      	nop
 800524e:	bf00      	nop
 8005250:	e7fd      	b.n	800524e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005252:	f001 fa21 	bl	8006698 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800525a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800525c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525e:	2b00      	cmp	r3, #0
 8005260:	d024      	beq.n	80052ac <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005264:	1e5a      	subs	r2, r3, #1
 8005266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005268:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800526a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d104      	bne.n	800527c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005272:	f001 f865 	bl	8006340 <pvTaskIncrementMutexHeldCount>
 8005276:	4602      	mov	r2, r0
 8005278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800527a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800527c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800527e:	691b      	ldr	r3, [r3, #16]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00f      	beq.n	80052a4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005286:	3310      	adds	r3, #16
 8005288:	4618      	mov	r0, r3
 800528a:	f000 fd6f 	bl	8005d6c <xTaskRemoveFromEventList>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d007      	beq.n	80052a4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005294:	4b54      	ldr	r3, [pc, #336]	@ (80053e8 <xQueueSemaphoreTake+0x21c>)
 8005296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	f3bf 8f4f 	dsb	sy
 80052a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80052a4:	f001 fa2a 	bl	80066fc <vPortExitCritical>
				return pdPASS;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e098      	b.n	80053de <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d112      	bne.n	80052d8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80052b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d00b      	beq.n	80052d0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80052b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052bc:	f383 8811 	msr	BASEPRI, r3
 80052c0:	f3bf 8f6f 	isb	sy
 80052c4:	f3bf 8f4f 	dsb	sy
 80052c8:	617b      	str	r3, [r7, #20]
}
 80052ca:	bf00      	nop
 80052cc:	bf00      	nop
 80052ce:	e7fd      	b.n	80052cc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80052d0:	f001 fa14 	bl	80066fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80052d4:	2300      	movs	r3, #0
 80052d6:	e082      	b.n	80053de <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d106      	bne.n	80052ec <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052de:	f107 030c 	add.w	r3, r7, #12
 80052e2:	4618      	mov	r0, r3
 80052e4:	f000 fda6 	bl	8005e34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052e8:	2301      	movs	r3, #1
 80052ea:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052ec:	f001 fa06 	bl	80066fc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052f0:	f000 fb4c 	bl	800598c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052f4:	f001 f9d0 	bl	8006698 <vPortEnterCritical>
 80052f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052fe:	b25b      	sxtb	r3, r3
 8005300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005304:	d103      	bne.n	800530e <xQueueSemaphoreTake+0x142>
 8005306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800530e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005310:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005314:	b25b      	sxtb	r3, r3
 8005316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531a:	d103      	bne.n	8005324 <xQueueSemaphoreTake+0x158>
 800531c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800531e:	2200      	movs	r2, #0
 8005320:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005324:	f001 f9ea 	bl	80066fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005328:	463a      	mov	r2, r7
 800532a:	f107 030c 	add.w	r3, r7, #12
 800532e:	4611      	mov	r1, r2
 8005330:	4618      	mov	r0, r3
 8005332:	f000 fd95 	bl	8005e60 <xTaskCheckForTimeOut>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d132      	bne.n	80053a2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800533c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800533e:	f000 f8bf 	bl	80054c0 <prvIsQueueEmpty>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d026      	beq.n	8005396 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d109      	bne.n	8005364 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005350:	f001 f9a2 	bl	8006698 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	4618      	mov	r0, r3
 800535a:	f000 feeb 	bl	8006134 <xTaskPriorityInherit>
 800535e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005360:	f001 f9cc 	bl	80066fc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005366:	3324      	adds	r3, #36	@ 0x24
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	4611      	mov	r1, r2
 800536c:	4618      	mov	r0, r3
 800536e:	f000 fcd7 	bl	8005d20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005372:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005374:	f000 f852 	bl	800541c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005378:	f000 fb16 	bl	80059a8 <xTaskResumeAll>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	f47f af67 	bne.w	8005252 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005384:	4b18      	ldr	r3, [pc, #96]	@ (80053e8 <xQueueSemaphoreTake+0x21c>)
 8005386:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800538a:	601a      	str	r2, [r3, #0]
 800538c:	f3bf 8f4f 	dsb	sy
 8005390:	f3bf 8f6f 	isb	sy
 8005394:	e75d      	b.n	8005252 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005396:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005398:	f000 f840 	bl	800541c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800539c:	f000 fb04 	bl	80059a8 <xTaskResumeAll>
 80053a0:	e757      	b.n	8005252 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80053a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053a4:	f000 f83a 	bl	800541c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80053a8:	f000 fafe 	bl	80059a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053ae:	f000 f887 	bl	80054c0 <prvIsQueueEmpty>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f43f af4c 	beq.w	8005252 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80053ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00d      	beq.n	80053dc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80053c0:	f001 f96a 	bl	8006698 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80053c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053c6:	f000 f811 	bl	80053ec <prvGetDisinheritPriorityAfterTimeout>
 80053ca:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80053cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053d2:	4618      	mov	r0, r3
 80053d4:	f000 ff24 	bl	8006220 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80053d8:	f001 f990 	bl	80066fc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80053dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3738      	adds	r7, #56	@ 0x38
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	e000ed04 	.word	0xe000ed04

080053ec <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d006      	beq.n	800540a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f1c3 0307 	rsb	r3, r3, #7
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	e001      	b.n	800540e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800540a:	2300      	movs	r3, #0
 800540c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800540e:	68fb      	ldr	r3, [r7, #12]
	}
 8005410:	4618      	mov	r0, r3
 8005412:	3714      	adds	r7, #20
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005424:	f001 f938 	bl	8006698 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800542e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005430:	e011      	b.n	8005456 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005436:	2b00      	cmp	r3, #0
 8005438:	d012      	beq.n	8005460 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	3324      	adds	r3, #36	@ 0x24
 800543e:	4618      	mov	r0, r3
 8005440:	f000 fc94 	bl	8005d6c <xTaskRemoveFromEventList>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d001      	beq.n	800544e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800544a:	f000 fd6d 	bl	8005f28 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800544e:	7bfb      	ldrb	r3, [r7, #15]
 8005450:	3b01      	subs	r3, #1
 8005452:	b2db      	uxtb	r3, r3
 8005454:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005456:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800545a:	2b00      	cmp	r3, #0
 800545c:	dce9      	bgt.n	8005432 <prvUnlockQueue+0x16>
 800545e:	e000      	b.n	8005462 <prvUnlockQueue+0x46>
					break;
 8005460:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	22ff      	movs	r2, #255	@ 0xff
 8005466:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800546a:	f001 f947 	bl	80066fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800546e:	f001 f913 	bl	8006698 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005478:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800547a:	e011      	b.n	80054a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	691b      	ldr	r3, [r3, #16]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d012      	beq.n	80054aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	3310      	adds	r3, #16
 8005488:	4618      	mov	r0, r3
 800548a:	f000 fc6f 	bl	8005d6c <xTaskRemoveFromEventList>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d001      	beq.n	8005498 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005494:	f000 fd48 	bl	8005f28 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005498:	7bbb      	ldrb	r3, [r7, #14]
 800549a:	3b01      	subs	r3, #1
 800549c:	b2db      	uxtb	r3, r3
 800549e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	dce9      	bgt.n	800547c <prvUnlockQueue+0x60>
 80054a8:	e000      	b.n	80054ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80054aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	22ff      	movs	r2, #255	@ 0xff
 80054b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80054b4:	f001 f922 	bl	80066fc <vPortExitCritical>
}
 80054b8:	bf00      	nop
 80054ba:	3710      	adds	r7, #16
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}

080054c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b084      	sub	sp, #16
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054c8:	f001 f8e6 	bl	8006698 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d102      	bne.n	80054da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80054d4:	2301      	movs	r3, #1
 80054d6:	60fb      	str	r3, [r7, #12]
 80054d8:	e001      	b.n	80054de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80054da:	2300      	movs	r3, #0
 80054dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054de:	f001 f90d 	bl	80066fc <vPortExitCritical>

	return xReturn;
 80054e2:	68fb      	ldr	r3, [r7, #12]
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b08e      	sub	sp, #56	@ 0x38
 80054f0:	af04      	add	r7, sp, #16
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
 80054f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80054fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10b      	bne.n	8005518 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005504:	f383 8811 	msr	BASEPRI, r3
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	f3bf 8f4f 	dsb	sy
 8005510:	623b      	str	r3, [r7, #32]
}
 8005512:	bf00      	nop
 8005514:	bf00      	nop
 8005516:	e7fd      	b.n	8005514 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10b      	bne.n	8005536 <xTaskCreateStatic+0x4a>
	__asm volatile
 800551e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	61fb      	str	r3, [r7, #28]
}
 8005530:	bf00      	nop
 8005532:	bf00      	nop
 8005534:	e7fd      	b.n	8005532 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005536:	23a0      	movs	r3, #160	@ 0xa0
 8005538:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	2ba0      	cmp	r3, #160	@ 0xa0
 800553e:	d00b      	beq.n	8005558 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005544:	f383 8811 	msr	BASEPRI, r3
 8005548:	f3bf 8f6f 	isb	sy
 800554c:	f3bf 8f4f 	dsb	sy
 8005550:	61bb      	str	r3, [r7, #24]
}
 8005552:	bf00      	nop
 8005554:	bf00      	nop
 8005556:	e7fd      	b.n	8005554 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005558:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800555a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800555c:	2b00      	cmp	r3, #0
 800555e:	d01e      	beq.n	800559e <xTaskCreateStatic+0xb2>
 8005560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005562:	2b00      	cmp	r3, #0
 8005564:	d01b      	beq.n	800559e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800556a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800556e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005572:	2202      	movs	r2, #2
 8005574:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005578:	2300      	movs	r3, #0
 800557a:	9303      	str	r3, [sp, #12]
 800557c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800557e:	9302      	str	r3, [sp, #8]
 8005580:	f107 0314 	add.w	r3, r7, #20
 8005584:	9301      	str	r3, [sp, #4]
 8005586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005588:	9300      	str	r3, [sp, #0]
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	68b9      	ldr	r1, [r7, #8]
 8005590:	68f8      	ldr	r0, [r7, #12]
 8005592:	f000 f851 	bl	8005638 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005596:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005598:	f000 f8ee 	bl	8005778 <prvAddNewTaskToReadyList>
 800559c:	e001      	b.n	80055a2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800559e:	2300      	movs	r3, #0
 80055a0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80055a2:	697b      	ldr	r3, [r7, #20]
	}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3728      	adds	r7, #40	@ 0x28
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b08c      	sub	sp, #48	@ 0x30
 80055b0:	af04      	add	r7, sp, #16
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	603b      	str	r3, [r7, #0]
 80055b8:	4613      	mov	r3, r2
 80055ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80055bc:	88fb      	ldrh	r3, [r7, #6]
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	4618      	mov	r0, r3
 80055c2:	f001 f98b 	bl	80068dc <pvPortMalloc>
 80055c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00e      	beq.n	80055ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80055ce:	20a0      	movs	r0, #160	@ 0xa0
 80055d0:	f001 f984 	bl	80068dc <pvPortMalloc>
 80055d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d003      	beq.n	80055e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	697a      	ldr	r2, [r7, #20]
 80055e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80055e2:	e005      	b.n	80055f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80055e4:	6978      	ldr	r0, [r7, #20]
 80055e6:	f001 fa47 	bl	8006a78 <vPortFree>
 80055ea:	e001      	b.n	80055f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80055ec:	2300      	movs	r3, #0
 80055ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d017      	beq.n	8005626 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80055fe:	88fa      	ldrh	r2, [r7, #6]
 8005600:	2300      	movs	r3, #0
 8005602:	9303      	str	r3, [sp, #12]
 8005604:	69fb      	ldr	r3, [r7, #28]
 8005606:	9302      	str	r3, [sp, #8]
 8005608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800560a:	9301      	str	r3, [sp, #4]
 800560c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800560e:	9300      	str	r3, [sp, #0]
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	68b9      	ldr	r1, [r7, #8]
 8005614:	68f8      	ldr	r0, [r7, #12]
 8005616:	f000 f80f 	bl	8005638 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800561a:	69f8      	ldr	r0, [r7, #28]
 800561c:	f000 f8ac 	bl	8005778 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005620:	2301      	movs	r3, #1
 8005622:	61bb      	str	r3, [r7, #24]
 8005624:	e002      	b.n	800562c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005626:	f04f 33ff 	mov.w	r3, #4294967295
 800562a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800562c:	69bb      	ldr	r3, [r7, #24]
	}
 800562e:	4618      	mov	r0, r3
 8005630:	3720      	adds	r7, #32
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
	...

08005638 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b088      	sub	sp, #32
 800563c:	af00      	add	r7, sp, #0
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	60b9      	str	r1, [r7, #8]
 8005642:	607a      	str	r2, [r7, #4]
 8005644:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005648:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005650:	3b01      	subs	r3, #1
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	4413      	add	r3, r2
 8005656:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	f023 0307 	bic.w	r3, r3, #7
 800565e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	f003 0307 	and.w	r3, r3, #7
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00b      	beq.n	8005682 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800566a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800566e:	f383 8811 	msr	BASEPRI, r3
 8005672:	f3bf 8f6f 	isb	sy
 8005676:	f3bf 8f4f 	dsb	sy
 800567a:	617b      	str	r3, [r7, #20]
}
 800567c:	bf00      	nop
 800567e:	bf00      	nop
 8005680:	e7fd      	b.n	800567e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d01f      	beq.n	80056c8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005688:	2300      	movs	r3, #0
 800568a:	61fb      	str	r3, [r7, #28]
 800568c:	e012      	b.n	80056b4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800568e:	68ba      	ldr	r2, [r7, #8]
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	4413      	add	r3, r2
 8005694:	7819      	ldrb	r1, [r3, #0]
 8005696:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	4413      	add	r3, r2
 800569c:	3334      	adds	r3, #52	@ 0x34
 800569e:	460a      	mov	r2, r1
 80056a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	4413      	add	r3, r2
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d006      	beq.n	80056bc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	3301      	adds	r3, #1
 80056b2:	61fb      	str	r3, [r7, #28]
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	2b0f      	cmp	r3, #15
 80056b8:	d9e9      	bls.n	800568e <prvInitialiseNewTask+0x56>
 80056ba:	e000      	b.n	80056be <prvInitialiseNewTask+0x86>
			{
				break;
 80056bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80056be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056c6:	e003      	b.n	80056d0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80056c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80056d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d2:	2b06      	cmp	r3, #6
 80056d4:	d901      	bls.n	80056da <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80056d6:	2306      	movs	r3, #6
 80056d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80056da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056de:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80056e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056e4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80056e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e8:	2200      	movs	r2, #0
 80056ea:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80056ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ee:	3304      	adds	r3, #4
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7ff fb82 	bl	8004dfa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80056f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f8:	3318      	adds	r3, #24
 80056fa:	4618      	mov	r0, r3
 80056fc:	f7ff fb7d 	bl	8004dfa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005702:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005704:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005708:	f1c3 0207 	rsb	r2, r3, #7
 800570c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005712:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005714:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005718:	2200      	movs	r2, #0
 800571a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800571e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005720:	2200      	movs	r2, #0
 8005722:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005728:	334c      	adds	r3, #76	@ 0x4c
 800572a:	224c      	movs	r2, #76	@ 0x4c
 800572c:	2100      	movs	r1, #0
 800572e:	4618      	mov	r0, r3
 8005730:	f001 fd02 	bl	8007138 <memset>
 8005734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005736:	4a0d      	ldr	r2, [pc, #52]	@ (800576c <prvInitialiseNewTask+0x134>)
 8005738:	651a      	str	r2, [r3, #80]	@ 0x50
 800573a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573c:	4a0c      	ldr	r2, [pc, #48]	@ (8005770 <prvInitialiseNewTask+0x138>)
 800573e:	655a      	str	r2, [r3, #84]	@ 0x54
 8005740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005742:	4a0c      	ldr	r2, [pc, #48]	@ (8005774 <prvInitialiseNewTask+0x13c>)
 8005744:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005746:	683a      	ldr	r2, [r7, #0]
 8005748:	68f9      	ldr	r1, [r7, #12]
 800574a:	69b8      	ldr	r0, [r7, #24]
 800574c:	f000 fe72 	bl	8006434 <pxPortInitialiseStack>
 8005750:	4602      	mov	r2, r0
 8005752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005754:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005758:	2b00      	cmp	r3, #0
 800575a:	d002      	beq.n	8005762 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800575c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800575e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005760:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005762:	bf00      	nop
 8005764:	3720      	adds	r7, #32
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	20005384 	.word	0x20005384
 8005770:	200053ec 	.word	0x200053ec
 8005774:	20005454 	.word	0x20005454

08005778 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005780:	f000 ff8a 	bl	8006698 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005784:	4b2a      	ldr	r3, [pc, #168]	@ (8005830 <prvAddNewTaskToReadyList+0xb8>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	3301      	adds	r3, #1
 800578a:	4a29      	ldr	r2, [pc, #164]	@ (8005830 <prvAddNewTaskToReadyList+0xb8>)
 800578c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800578e:	4b29      	ldr	r3, [pc, #164]	@ (8005834 <prvAddNewTaskToReadyList+0xbc>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d109      	bne.n	80057aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005796:	4a27      	ldr	r2, [pc, #156]	@ (8005834 <prvAddNewTaskToReadyList+0xbc>)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800579c:	4b24      	ldr	r3, [pc, #144]	@ (8005830 <prvAddNewTaskToReadyList+0xb8>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d110      	bne.n	80057c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80057a4:	f000 fbe4 	bl	8005f70 <prvInitialiseTaskLists>
 80057a8:	e00d      	b.n	80057c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80057aa:	4b23      	ldr	r3, [pc, #140]	@ (8005838 <prvAddNewTaskToReadyList+0xc0>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d109      	bne.n	80057c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80057b2:	4b20      	ldr	r3, [pc, #128]	@ (8005834 <prvAddNewTaskToReadyList+0xbc>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057bc:	429a      	cmp	r2, r3
 80057be:	d802      	bhi.n	80057c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80057c0:	4a1c      	ldr	r2, [pc, #112]	@ (8005834 <prvAddNewTaskToReadyList+0xbc>)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80057c6:	4b1d      	ldr	r3, [pc, #116]	@ (800583c <prvAddNewTaskToReadyList+0xc4>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	3301      	adds	r3, #1
 80057cc:	4a1b      	ldr	r2, [pc, #108]	@ (800583c <prvAddNewTaskToReadyList+0xc4>)
 80057ce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d4:	2201      	movs	r2, #1
 80057d6:	409a      	lsls	r2, r3
 80057d8:	4b19      	ldr	r3, [pc, #100]	@ (8005840 <prvAddNewTaskToReadyList+0xc8>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4313      	orrs	r3, r2
 80057de:	4a18      	ldr	r2, [pc, #96]	@ (8005840 <prvAddNewTaskToReadyList+0xc8>)
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057e6:	4613      	mov	r3, r2
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	4413      	add	r3, r2
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	4a15      	ldr	r2, [pc, #84]	@ (8005844 <prvAddNewTaskToReadyList+0xcc>)
 80057f0:	441a      	add	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	3304      	adds	r3, #4
 80057f6:	4619      	mov	r1, r3
 80057f8:	4610      	mov	r0, r2
 80057fa:	f7ff fb0b 	bl	8004e14 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80057fe:	f000 ff7d 	bl	80066fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005802:	4b0d      	ldr	r3, [pc, #52]	@ (8005838 <prvAddNewTaskToReadyList+0xc0>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00e      	beq.n	8005828 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800580a:	4b0a      	ldr	r3, [pc, #40]	@ (8005834 <prvAddNewTaskToReadyList+0xbc>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005814:	429a      	cmp	r2, r3
 8005816:	d207      	bcs.n	8005828 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005818:	4b0b      	ldr	r3, [pc, #44]	@ (8005848 <prvAddNewTaskToReadyList+0xd0>)
 800581a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800581e:	601a      	str	r2, [r3, #0]
 8005820:	f3bf 8f4f 	dsb	sy
 8005824:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005828:	bf00      	nop
 800582a:	3708      	adds	r7, #8
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	20000510 	.word	0x20000510
 8005834:	20000410 	.word	0x20000410
 8005838:	2000051c 	.word	0x2000051c
 800583c:	2000052c 	.word	0x2000052c
 8005840:	20000518 	.word	0x20000518
 8005844:	20000414 	.word	0x20000414
 8005848:	e000ed04 	.word	0xe000ed04

0800584c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005854:	2300      	movs	r3, #0
 8005856:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d018      	beq.n	8005890 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800585e:	4b14      	ldr	r3, [pc, #80]	@ (80058b0 <vTaskDelay+0x64>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00b      	beq.n	800587e <vTaskDelay+0x32>
	__asm volatile
 8005866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800586a:	f383 8811 	msr	BASEPRI, r3
 800586e:	f3bf 8f6f 	isb	sy
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	60bb      	str	r3, [r7, #8]
}
 8005878:	bf00      	nop
 800587a:	bf00      	nop
 800587c:	e7fd      	b.n	800587a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800587e:	f000 f885 	bl	800598c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005882:	2100      	movs	r1, #0
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 fd6f 	bl	8006368 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800588a:	f000 f88d 	bl	80059a8 <xTaskResumeAll>
 800588e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d107      	bne.n	80058a6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005896:	4b07      	ldr	r3, [pc, #28]	@ (80058b4 <vTaskDelay+0x68>)
 8005898:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800589c:	601a      	str	r2, [r3, #0]
 800589e:	f3bf 8f4f 	dsb	sy
 80058a2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80058a6:	bf00      	nop
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	20000538 	.word	0x20000538
 80058b4:	e000ed04 	.word	0xe000ed04

080058b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b08a      	sub	sp, #40	@ 0x28
 80058bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80058be:	2300      	movs	r3, #0
 80058c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80058c2:	2300      	movs	r3, #0
 80058c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80058c6:	463a      	mov	r2, r7
 80058c8:	1d39      	adds	r1, r7, #4
 80058ca:	f107 0308 	add.w	r3, r7, #8
 80058ce:	4618      	mov	r0, r3
 80058d0:	f7fa fe92 	bl	80005f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80058d4:	6839      	ldr	r1, [r7, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	9202      	str	r2, [sp, #8]
 80058dc:	9301      	str	r3, [sp, #4]
 80058de:	2300      	movs	r3, #0
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	2300      	movs	r3, #0
 80058e4:	460a      	mov	r2, r1
 80058e6:	4921      	ldr	r1, [pc, #132]	@ (800596c <vTaskStartScheduler+0xb4>)
 80058e8:	4821      	ldr	r0, [pc, #132]	@ (8005970 <vTaskStartScheduler+0xb8>)
 80058ea:	f7ff fdff 	bl	80054ec <xTaskCreateStatic>
 80058ee:	4603      	mov	r3, r0
 80058f0:	4a20      	ldr	r2, [pc, #128]	@ (8005974 <vTaskStartScheduler+0xbc>)
 80058f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80058f4:	4b1f      	ldr	r3, [pc, #124]	@ (8005974 <vTaskStartScheduler+0xbc>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d002      	beq.n	8005902 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80058fc:	2301      	movs	r3, #1
 80058fe:	617b      	str	r3, [r7, #20]
 8005900:	e001      	b.n	8005906 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005902:	2300      	movs	r3, #0
 8005904:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2b01      	cmp	r3, #1
 800590a:	d11b      	bne.n	8005944 <vTaskStartScheduler+0x8c>
	__asm volatile
 800590c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005910:	f383 8811 	msr	BASEPRI, r3
 8005914:	f3bf 8f6f 	isb	sy
 8005918:	f3bf 8f4f 	dsb	sy
 800591c:	613b      	str	r3, [r7, #16]
}
 800591e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005920:	4b15      	ldr	r3, [pc, #84]	@ (8005978 <vTaskStartScheduler+0xc0>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	334c      	adds	r3, #76	@ 0x4c
 8005926:	4a15      	ldr	r2, [pc, #84]	@ (800597c <vTaskStartScheduler+0xc4>)
 8005928:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800592a:	4b15      	ldr	r3, [pc, #84]	@ (8005980 <vTaskStartScheduler+0xc8>)
 800592c:	f04f 32ff 	mov.w	r2, #4294967295
 8005930:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005932:	4b14      	ldr	r3, [pc, #80]	@ (8005984 <vTaskStartScheduler+0xcc>)
 8005934:	2201      	movs	r2, #1
 8005936:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005938:	4b13      	ldr	r3, [pc, #76]	@ (8005988 <vTaskStartScheduler+0xd0>)
 800593a:	2200      	movs	r2, #0
 800593c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800593e:	f000 fe07 	bl	8006550 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005942:	e00f      	b.n	8005964 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800594a:	d10b      	bne.n	8005964 <vTaskStartScheduler+0xac>
	__asm volatile
 800594c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005950:	f383 8811 	msr	BASEPRI, r3
 8005954:	f3bf 8f6f 	isb	sy
 8005958:	f3bf 8f4f 	dsb	sy
 800595c:	60fb      	str	r3, [r7, #12]
}
 800595e:	bf00      	nop
 8005960:	bf00      	nop
 8005962:	e7fd      	b.n	8005960 <vTaskStartScheduler+0xa8>
}
 8005964:	bf00      	nop
 8005966:	3718      	adds	r7, #24
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}
 800596c:	08008134 	.word	0x08008134
 8005970:	08005f41 	.word	0x08005f41
 8005974:	20000534 	.word	0x20000534
 8005978:	20000410 	.word	0x20000410
 800597c:	2000001c 	.word	0x2000001c
 8005980:	20000530 	.word	0x20000530
 8005984:	2000051c 	.word	0x2000051c
 8005988:	20000514 	.word	0x20000514

0800598c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800598c:	b480      	push	{r7}
 800598e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005990:	4b04      	ldr	r3, [pc, #16]	@ (80059a4 <vTaskSuspendAll+0x18>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3301      	adds	r3, #1
 8005996:	4a03      	ldr	r2, [pc, #12]	@ (80059a4 <vTaskSuspendAll+0x18>)
 8005998:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800599a:	bf00      	nop
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr
 80059a4:	20000538 	.word	0x20000538

080059a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80059ae:	2300      	movs	r3, #0
 80059b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80059b2:	2300      	movs	r3, #0
 80059b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80059b6:	4b42      	ldr	r3, [pc, #264]	@ (8005ac0 <xTaskResumeAll+0x118>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10b      	bne.n	80059d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80059be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059c2:	f383 8811 	msr	BASEPRI, r3
 80059c6:	f3bf 8f6f 	isb	sy
 80059ca:	f3bf 8f4f 	dsb	sy
 80059ce:	603b      	str	r3, [r7, #0]
}
 80059d0:	bf00      	nop
 80059d2:	bf00      	nop
 80059d4:	e7fd      	b.n	80059d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80059d6:	f000 fe5f 	bl	8006698 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80059da:	4b39      	ldr	r3, [pc, #228]	@ (8005ac0 <xTaskResumeAll+0x118>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	3b01      	subs	r3, #1
 80059e0:	4a37      	ldr	r2, [pc, #220]	@ (8005ac0 <xTaskResumeAll+0x118>)
 80059e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059e4:	4b36      	ldr	r3, [pc, #216]	@ (8005ac0 <xTaskResumeAll+0x118>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d161      	bne.n	8005ab0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80059ec:	4b35      	ldr	r3, [pc, #212]	@ (8005ac4 <xTaskResumeAll+0x11c>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d05d      	beq.n	8005ab0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059f4:	e02e      	b.n	8005a54 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059f6:	4b34      	ldr	r3, [pc, #208]	@ (8005ac8 <xTaskResumeAll+0x120>)
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	3318      	adds	r3, #24
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7ff fa63 	bl	8004ece <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	3304      	adds	r3, #4
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f7ff fa5e 	bl	8004ece <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a16:	2201      	movs	r2, #1
 8005a18:	409a      	lsls	r2, r3
 8005a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8005acc <xTaskResumeAll+0x124>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	4a2a      	ldr	r2, [pc, #168]	@ (8005acc <xTaskResumeAll+0x124>)
 8005a22:	6013      	str	r3, [r2, #0]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a28:	4613      	mov	r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	4413      	add	r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4a27      	ldr	r2, [pc, #156]	@ (8005ad0 <xTaskResumeAll+0x128>)
 8005a32:	441a      	add	r2, r3
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	3304      	adds	r3, #4
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4610      	mov	r0, r2
 8005a3c:	f7ff f9ea 	bl	8004e14 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a44:	4b23      	ldr	r3, [pc, #140]	@ (8005ad4 <xTaskResumeAll+0x12c>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d302      	bcc.n	8005a54 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005a4e:	4b22      	ldr	r3, [pc, #136]	@ (8005ad8 <xTaskResumeAll+0x130>)
 8005a50:	2201      	movs	r2, #1
 8005a52:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a54:	4b1c      	ldr	r3, [pc, #112]	@ (8005ac8 <xTaskResumeAll+0x120>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1cc      	bne.n	80059f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d001      	beq.n	8005a66 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005a62:	f000 fb29 	bl	80060b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005a66:	4b1d      	ldr	r3, [pc, #116]	@ (8005adc <xTaskResumeAll+0x134>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d010      	beq.n	8005a94 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005a72:	f000 f837 	bl	8005ae4 <xTaskIncrementTick>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d002      	beq.n	8005a82 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005a7c:	4b16      	ldr	r3, [pc, #88]	@ (8005ad8 <xTaskResumeAll+0x130>)
 8005a7e:	2201      	movs	r2, #1
 8005a80:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	3b01      	subs	r3, #1
 8005a86:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d1f1      	bne.n	8005a72 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005a8e:	4b13      	ldr	r3, [pc, #76]	@ (8005adc <xTaskResumeAll+0x134>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a94:	4b10      	ldr	r3, [pc, #64]	@ (8005ad8 <xTaskResumeAll+0x130>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d009      	beq.n	8005ab0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8005ae0 <xTaskResumeAll+0x138>)
 8005aa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aa6:	601a      	str	r2, [r3, #0]
 8005aa8:	f3bf 8f4f 	dsb	sy
 8005aac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ab0:	f000 fe24 	bl	80066fc <vPortExitCritical>

	return xAlreadyYielded;
 8005ab4:	68bb      	ldr	r3, [r7, #8]
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	20000538 	.word	0x20000538
 8005ac4:	20000510 	.word	0x20000510
 8005ac8:	200004d0 	.word	0x200004d0
 8005acc:	20000518 	.word	0x20000518
 8005ad0:	20000414 	.word	0x20000414
 8005ad4:	20000410 	.word	0x20000410
 8005ad8:	20000524 	.word	0x20000524
 8005adc:	20000520 	.word	0x20000520
 8005ae0:	e000ed04 	.word	0xe000ed04

08005ae4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b086      	sub	sp, #24
 8005ae8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005aea:	2300      	movs	r3, #0
 8005aec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005aee:	4b4f      	ldr	r3, [pc, #316]	@ (8005c2c <xTaskIncrementTick+0x148>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	f040 808f 	bne.w	8005c16 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005af8:	4b4d      	ldr	r3, [pc, #308]	@ (8005c30 <xTaskIncrementTick+0x14c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	3301      	adds	r3, #1
 8005afe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005b00:	4a4b      	ldr	r2, [pc, #300]	@ (8005c30 <xTaskIncrementTick+0x14c>)
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d121      	bne.n	8005b50 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005b0c:	4b49      	ldr	r3, [pc, #292]	@ (8005c34 <xTaskIncrementTick+0x150>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00b      	beq.n	8005b2e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b1a:	f383 8811 	msr	BASEPRI, r3
 8005b1e:	f3bf 8f6f 	isb	sy
 8005b22:	f3bf 8f4f 	dsb	sy
 8005b26:	603b      	str	r3, [r7, #0]
}
 8005b28:	bf00      	nop
 8005b2a:	bf00      	nop
 8005b2c:	e7fd      	b.n	8005b2a <xTaskIncrementTick+0x46>
 8005b2e:	4b41      	ldr	r3, [pc, #260]	@ (8005c34 <xTaskIncrementTick+0x150>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	60fb      	str	r3, [r7, #12]
 8005b34:	4b40      	ldr	r3, [pc, #256]	@ (8005c38 <xTaskIncrementTick+0x154>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a3e      	ldr	r2, [pc, #248]	@ (8005c34 <xTaskIncrementTick+0x150>)
 8005b3a:	6013      	str	r3, [r2, #0]
 8005b3c:	4a3e      	ldr	r2, [pc, #248]	@ (8005c38 <xTaskIncrementTick+0x154>)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6013      	str	r3, [r2, #0]
 8005b42:	4b3e      	ldr	r3, [pc, #248]	@ (8005c3c <xTaskIncrementTick+0x158>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	3301      	adds	r3, #1
 8005b48:	4a3c      	ldr	r2, [pc, #240]	@ (8005c3c <xTaskIncrementTick+0x158>)
 8005b4a:	6013      	str	r3, [r2, #0]
 8005b4c:	f000 fab4 	bl	80060b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b50:	4b3b      	ldr	r3, [pc, #236]	@ (8005c40 <xTaskIncrementTick+0x15c>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d348      	bcc.n	8005bec <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b5a:	4b36      	ldr	r3, [pc, #216]	@ (8005c34 <xTaskIncrementTick+0x150>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d104      	bne.n	8005b6e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b64:	4b36      	ldr	r3, [pc, #216]	@ (8005c40 <xTaskIncrementTick+0x15c>)
 8005b66:	f04f 32ff 	mov.w	r2, #4294967295
 8005b6a:	601a      	str	r2, [r3, #0]
					break;
 8005b6c:	e03e      	b.n	8005bec <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b6e:	4b31      	ldr	r3, [pc, #196]	@ (8005c34 <xTaskIncrementTick+0x150>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b7e:	693a      	ldr	r2, [r7, #16]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d203      	bcs.n	8005b8e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b86:	4a2e      	ldr	r2, [pc, #184]	@ (8005c40 <xTaskIncrementTick+0x15c>)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b8c:	e02e      	b.n	8005bec <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	3304      	adds	r3, #4
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7ff f99b 	bl	8004ece <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d004      	beq.n	8005baa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	3318      	adds	r3, #24
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7ff f992 	bl	8004ece <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bae:	2201      	movs	r2, #1
 8005bb0:	409a      	lsls	r2, r3
 8005bb2:	4b24      	ldr	r3, [pc, #144]	@ (8005c44 <xTaskIncrementTick+0x160>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	4a22      	ldr	r2, [pc, #136]	@ (8005c44 <xTaskIncrementTick+0x160>)
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	4413      	add	r3, r2
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	4a1f      	ldr	r2, [pc, #124]	@ (8005c48 <xTaskIncrementTick+0x164>)
 8005bca:	441a      	add	r2, r3
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	3304      	adds	r3, #4
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4610      	mov	r0, r2
 8005bd4:	f7ff f91e 	bl	8004e14 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8005c4c <xTaskIncrementTick+0x168>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d3b9      	bcc.n	8005b5a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005be6:	2301      	movs	r3, #1
 8005be8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005bea:	e7b6      	b.n	8005b5a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005bec:	4b17      	ldr	r3, [pc, #92]	@ (8005c4c <xTaskIncrementTick+0x168>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bf2:	4915      	ldr	r1, [pc, #84]	@ (8005c48 <xTaskIncrementTick+0x164>)
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	440b      	add	r3, r1
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d901      	bls.n	8005c08 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005c04:	2301      	movs	r3, #1
 8005c06:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005c08:	4b11      	ldr	r3, [pc, #68]	@ (8005c50 <xTaskIncrementTick+0x16c>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d007      	beq.n	8005c20 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005c10:	2301      	movs	r3, #1
 8005c12:	617b      	str	r3, [r7, #20]
 8005c14:	e004      	b.n	8005c20 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005c16:	4b0f      	ldr	r3, [pc, #60]	@ (8005c54 <xTaskIncrementTick+0x170>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8005c54 <xTaskIncrementTick+0x170>)
 8005c1e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005c20:	697b      	ldr	r3, [r7, #20]
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3718      	adds	r7, #24
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	20000538 	.word	0x20000538
 8005c30:	20000514 	.word	0x20000514
 8005c34:	200004c8 	.word	0x200004c8
 8005c38:	200004cc 	.word	0x200004cc
 8005c3c:	20000528 	.word	0x20000528
 8005c40:	20000530 	.word	0x20000530
 8005c44:	20000518 	.word	0x20000518
 8005c48:	20000414 	.word	0x20000414
 8005c4c:	20000410 	.word	0x20000410
 8005c50:	20000524 	.word	0x20000524
 8005c54:	20000520 	.word	0x20000520

08005c58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b087      	sub	sp, #28
 8005c5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8005d08 <vTaskSwitchContext+0xb0>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d003      	beq.n	8005c6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c66:	4b29      	ldr	r3, [pc, #164]	@ (8005d0c <vTaskSwitchContext+0xb4>)
 8005c68:	2201      	movs	r2, #1
 8005c6a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c6c:	e045      	b.n	8005cfa <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005c6e:	4b27      	ldr	r3, [pc, #156]	@ (8005d0c <vTaskSwitchContext+0xb4>)
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c74:	4b26      	ldr	r3, [pc, #152]	@ (8005d10 <vTaskSwitchContext+0xb8>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	fab3 f383 	clz	r3, r3
 8005c80:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005c82:	7afb      	ldrb	r3, [r7, #11]
 8005c84:	f1c3 031f 	rsb	r3, r3, #31
 8005c88:	617b      	str	r3, [r7, #20]
 8005c8a:	4922      	ldr	r1, [pc, #136]	@ (8005d14 <vTaskSwitchContext+0xbc>)
 8005c8c:	697a      	ldr	r2, [r7, #20]
 8005c8e:	4613      	mov	r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4413      	add	r3, r2
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	440b      	add	r3, r1
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d10b      	bne.n	8005cb6 <vTaskSwitchContext+0x5e>
	__asm volatile
 8005c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca2:	f383 8811 	msr	BASEPRI, r3
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	f3bf 8f4f 	dsb	sy
 8005cae:	607b      	str	r3, [r7, #4]
}
 8005cb0:	bf00      	nop
 8005cb2:	bf00      	nop
 8005cb4:	e7fd      	b.n	8005cb2 <vTaskSwitchContext+0x5a>
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	4613      	mov	r3, r2
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	4413      	add	r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4a14      	ldr	r2, [pc, #80]	@ (8005d14 <vTaskSwitchContext+0xbc>)
 8005cc2:	4413      	add	r3, r2
 8005cc4:	613b      	str	r3, [r7, #16]
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	605a      	str	r2, [r3, #4]
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	3308      	adds	r3, #8
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d104      	bne.n	8005ce6 <vTaskSwitchContext+0x8e>
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	685a      	ldr	r2, [r3, #4]
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	605a      	str	r2, [r3, #4]
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	4a0a      	ldr	r2, [pc, #40]	@ (8005d18 <vTaskSwitchContext+0xc0>)
 8005cee:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005cf0:	4b09      	ldr	r3, [pc, #36]	@ (8005d18 <vTaskSwitchContext+0xc0>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	334c      	adds	r3, #76	@ 0x4c
 8005cf6:	4a09      	ldr	r2, [pc, #36]	@ (8005d1c <vTaskSwitchContext+0xc4>)
 8005cf8:	6013      	str	r3, [r2, #0]
}
 8005cfa:	bf00      	nop
 8005cfc:	371c      	adds	r7, #28
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	20000538 	.word	0x20000538
 8005d0c:	20000524 	.word	0x20000524
 8005d10:	20000518 	.word	0x20000518
 8005d14:	20000414 	.word	0x20000414
 8005d18:	20000410 	.word	0x20000410
 8005d1c:	2000001c 	.word	0x2000001c

08005d20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d10b      	bne.n	8005d48 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d34:	f383 8811 	msr	BASEPRI, r3
 8005d38:	f3bf 8f6f 	isb	sy
 8005d3c:	f3bf 8f4f 	dsb	sy
 8005d40:	60fb      	str	r3, [r7, #12]
}
 8005d42:	bf00      	nop
 8005d44:	bf00      	nop
 8005d46:	e7fd      	b.n	8005d44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d48:	4b07      	ldr	r3, [pc, #28]	@ (8005d68 <vTaskPlaceOnEventList+0x48>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	3318      	adds	r3, #24
 8005d4e:	4619      	mov	r1, r3
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f7ff f883 	bl	8004e5c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005d56:	2101      	movs	r1, #1
 8005d58:	6838      	ldr	r0, [r7, #0]
 8005d5a:	f000 fb05 	bl	8006368 <prvAddCurrentTaskToDelayedList>
}
 8005d5e:	bf00      	nop
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	20000410 	.word	0x20000410

08005d6c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b086      	sub	sp, #24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10b      	bne.n	8005d9a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	60fb      	str	r3, [r7, #12]
}
 8005d94:	bf00      	nop
 8005d96:	bf00      	nop
 8005d98:	e7fd      	b.n	8005d96 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	3318      	adds	r3, #24
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7ff f895 	bl	8004ece <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005da4:	4b1d      	ldr	r3, [pc, #116]	@ (8005e1c <xTaskRemoveFromEventList+0xb0>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d11c      	bne.n	8005de6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	3304      	adds	r3, #4
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7ff f88c 	bl	8004ece <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dba:	2201      	movs	r2, #1
 8005dbc:	409a      	lsls	r2, r3
 8005dbe:	4b18      	ldr	r3, [pc, #96]	@ (8005e20 <xTaskRemoveFromEventList+0xb4>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	4a16      	ldr	r2, [pc, #88]	@ (8005e20 <xTaskRemoveFromEventList+0xb4>)
 8005dc6:	6013      	str	r3, [r2, #0]
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dcc:	4613      	mov	r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	4413      	add	r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	4a13      	ldr	r2, [pc, #76]	@ (8005e24 <xTaskRemoveFromEventList+0xb8>)
 8005dd6:	441a      	add	r2, r3
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	3304      	adds	r3, #4
 8005ddc:	4619      	mov	r1, r3
 8005dde:	4610      	mov	r0, r2
 8005de0:	f7ff f818 	bl	8004e14 <vListInsertEnd>
 8005de4:	e005      	b.n	8005df2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	3318      	adds	r3, #24
 8005dea:	4619      	mov	r1, r3
 8005dec:	480e      	ldr	r0, [pc, #56]	@ (8005e28 <xTaskRemoveFromEventList+0xbc>)
 8005dee:	f7ff f811 	bl	8004e14 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005df6:	4b0d      	ldr	r3, [pc, #52]	@ (8005e2c <xTaskRemoveFromEventList+0xc0>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d905      	bls.n	8005e0c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005e00:	2301      	movs	r3, #1
 8005e02:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005e04:	4b0a      	ldr	r3, [pc, #40]	@ (8005e30 <xTaskRemoveFromEventList+0xc4>)
 8005e06:	2201      	movs	r2, #1
 8005e08:	601a      	str	r2, [r3, #0]
 8005e0a:	e001      	b.n	8005e10 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005e10:	697b      	ldr	r3, [r7, #20]
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3718      	adds	r7, #24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	20000538 	.word	0x20000538
 8005e20:	20000518 	.word	0x20000518
 8005e24:	20000414 	.word	0x20000414
 8005e28:	200004d0 	.word	0x200004d0
 8005e2c:	20000410 	.word	0x20000410
 8005e30:	20000524 	.word	0x20000524

08005e34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005e3c:	4b06      	ldr	r3, [pc, #24]	@ (8005e58 <vTaskInternalSetTimeOutState+0x24>)
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005e44:	4b05      	ldr	r3, [pc, #20]	@ (8005e5c <vTaskInternalSetTimeOutState+0x28>)
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	605a      	str	r2, [r3, #4]
}
 8005e4c:	bf00      	nop
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	20000528 	.word	0x20000528
 8005e5c:	20000514 	.word	0x20000514

08005e60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b088      	sub	sp, #32
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d10b      	bne.n	8005e88 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e74:	f383 8811 	msr	BASEPRI, r3
 8005e78:	f3bf 8f6f 	isb	sy
 8005e7c:	f3bf 8f4f 	dsb	sy
 8005e80:	613b      	str	r3, [r7, #16]
}
 8005e82:	bf00      	nop
 8005e84:	bf00      	nop
 8005e86:	e7fd      	b.n	8005e84 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10b      	bne.n	8005ea6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e92:	f383 8811 	msr	BASEPRI, r3
 8005e96:	f3bf 8f6f 	isb	sy
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	60fb      	str	r3, [r7, #12]
}
 8005ea0:	bf00      	nop
 8005ea2:	bf00      	nop
 8005ea4:	e7fd      	b.n	8005ea2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005ea6:	f000 fbf7 	bl	8006698 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005eaa:	4b1d      	ldr	r3, [pc, #116]	@ (8005f20 <xTaskCheckForTimeOut+0xc0>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	69ba      	ldr	r2, [r7, #24]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec2:	d102      	bne.n	8005eca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	61fb      	str	r3, [r7, #28]
 8005ec8:	e023      	b.n	8005f12 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	4b15      	ldr	r3, [pc, #84]	@ (8005f24 <xTaskCheckForTimeOut+0xc4>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d007      	beq.n	8005ee6 <xTaskCheckForTimeOut+0x86>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	69ba      	ldr	r2, [r7, #24]
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d302      	bcc.n	8005ee6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	61fb      	str	r3, [r7, #28]
 8005ee4:	e015      	b.n	8005f12 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	697a      	ldr	r2, [r7, #20]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d20b      	bcs.n	8005f08 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	1ad2      	subs	r2, r2, r3
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f7ff ff99 	bl	8005e34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005f02:	2300      	movs	r3, #0
 8005f04:	61fb      	str	r3, [r7, #28]
 8005f06:	e004      	b.n	8005f12 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005f12:	f000 fbf3 	bl	80066fc <vPortExitCritical>

	return xReturn;
 8005f16:	69fb      	ldr	r3, [r7, #28]
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3720      	adds	r7, #32
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	20000514 	.word	0x20000514
 8005f24:	20000528 	.word	0x20000528

08005f28 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005f28:	b480      	push	{r7}
 8005f2a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005f2c:	4b03      	ldr	r3, [pc, #12]	@ (8005f3c <vTaskMissedYield+0x14>)
 8005f2e:	2201      	movs	r2, #1
 8005f30:	601a      	str	r2, [r3, #0]
}
 8005f32:	bf00      	nop
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr
 8005f3c:	20000524 	.word	0x20000524

08005f40 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005f48:	f000 f852 	bl	8005ff0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f4c:	4b06      	ldr	r3, [pc, #24]	@ (8005f68 <prvIdleTask+0x28>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d9f9      	bls.n	8005f48 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005f54:	4b05      	ldr	r3, [pc, #20]	@ (8005f6c <prvIdleTask+0x2c>)
 8005f56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f5a:	601a      	str	r2, [r3, #0]
 8005f5c:	f3bf 8f4f 	dsb	sy
 8005f60:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005f64:	e7f0      	b.n	8005f48 <prvIdleTask+0x8>
 8005f66:	bf00      	nop
 8005f68:	20000414 	.word	0x20000414
 8005f6c:	e000ed04 	.word	0xe000ed04

08005f70 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b082      	sub	sp, #8
 8005f74:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f76:	2300      	movs	r3, #0
 8005f78:	607b      	str	r3, [r7, #4]
 8005f7a:	e00c      	b.n	8005f96 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	4613      	mov	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	4413      	add	r3, r2
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	4a12      	ldr	r2, [pc, #72]	@ (8005fd0 <prvInitialiseTaskLists+0x60>)
 8005f88:	4413      	add	r3, r2
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7fe ff15 	bl	8004dba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	3301      	adds	r3, #1
 8005f94:	607b      	str	r3, [r7, #4]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b06      	cmp	r3, #6
 8005f9a:	d9ef      	bls.n	8005f7c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005f9c:	480d      	ldr	r0, [pc, #52]	@ (8005fd4 <prvInitialiseTaskLists+0x64>)
 8005f9e:	f7fe ff0c 	bl	8004dba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005fa2:	480d      	ldr	r0, [pc, #52]	@ (8005fd8 <prvInitialiseTaskLists+0x68>)
 8005fa4:	f7fe ff09 	bl	8004dba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005fa8:	480c      	ldr	r0, [pc, #48]	@ (8005fdc <prvInitialiseTaskLists+0x6c>)
 8005faa:	f7fe ff06 	bl	8004dba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005fae:	480c      	ldr	r0, [pc, #48]	@ (8005fe0 <prvInitialiseTaskLists+0x70>)
 8005fb0:	f7fe ff03 	bl	8004dba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005fb4:	480b      	ldr	r0, [pc, #44]	@ (8005fe4 <prvInitialiseTaskLists+0x74>)
 8005fb6:	f7fe ff00 	bl	8004dba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005fba:	4b0b      	ldr	r3, [pc, #44]	@ (8005fe8 <prvInitialiseTaskLists+0x78>)
 8005fbc:	4a05      	ldr	r2, [pc, #20]	@ (8005fd4 <prvInitialiseTaskLists+0x64>)
 8005fbe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8005fec <prvInitialiseTaskLists+0x7c>)
 8005fc2:	4a05      	ldr	r2, [pc, #20]	@ (8005fd8 <prvInitialiseTaskLists+0x68>)
 8005fc4:	601a      	str	r2, [r3, #0]
}
 8005fc6:	bf00      	nop
 8005fc8:	3708      	adds	r7, #8
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	20000414 	.word	0x20000414
 8005fd4:	200004a0 	.word	0x200004a0
 8005fd8:	200004b4 	.word	0x200004b4
 8005fdc:	200004d0 	.word	0x200004d0
 8005fe0:	200004e4 	.word	0x200004e4
 8005fe4:	200004fc 	.word	0x200004fc
 8005fe8:	200004c8 	.word	0x200004c8
 8005fec:	200004cc 	.word	0x200004cc

08005ff0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b082      	sub	sp, #8
 8005ff4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ff6:	e019      	b.n	800602c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ff8:	f000 fb4e 	bl	8006698 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ffc:	4b10      	ldr	r3, [pc, #64]	@ (8006040 <prvCheckTasksWaitingTermination+0x50>)
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	3304      	adds	r3, #4
 8006008:	4618      	mov	r0, r3
 800600a:	f7fe ff60 	bl	8004ece <uxListRemove>
				--uxCurrentNumberOfTasks;
 800600e:	4b0d      	ldr	r3, [pc, #52]	@ (8006044 <prvCheckTasksWaitingTermination+0x54>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	3b01      	subs	r3, #1
 8006014:	4a0b      	ldr	r2, [pc, #44]	@ (8006044 <prvCheckTasksWaitingTermination+0x54>)
 8006016:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006018:	4b0b      	ldr	r3, [pc, #44]	@ (8006048 <prvCheckTasksWaitingTermination+0x58>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	3b01      	subs	r3, #1
 800601e:	4a0a      	ldr	r2, [pc, #40]	@ (8006048 <prvCheckTasksWaitingTermination+0x58>)
 8006020:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006022:	f000 fb6b 	bl	80066fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 f810 	bl	800604c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800602c:	4b06      	ldr	r3, [pc, #24]	@ (8006048 <prvCheckTasksWaitingTermination+0x58>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1e1      	bne.n	8005ff8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006034:	bf00      	nop
 8006036:	bf00      	nop
 8006038:	3708      	adds	r7, #8
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	200004e4 	.word	0x200004e4
 8006044:	20000510 	.word	0x20000510
 8006048:	200004f8 	.word	0x200004f8

0800604c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	334c      	adds	r3, #76	@ 0x4c
 8006058:	4618      	mov	r0, r3
 800605a:	f001 f885 	bl	8007168 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006064:	2b00      	cmp	r3, #0
 8006066:	d108      	bne.n	800607a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800606c:	4618      	mov	r0, r3
 800606e:	f000 fd03 	bl	8006a78 <vPortFree>
				vPortFree( pxTCB );
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 fd00 	bl	8006a78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006078:	e019      	b.n	80060ae <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006080:	2b01      	cmp	r3, #1
 8006082:	d103      	bne.n	800608c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fcf7 	bl	8006a78 <vPortFree>
	}
 800608a:	e010      	b.n	80060ae <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006092:	2b02      	cmp	r3, #2
 8006094:	d00b      	beq.n	80060ae <prvDeleteTCB+0x62>
	__asm volatile
 8006096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800609a:	f383 8811 	msr	BASEPRI, r3
 800609e:	f3bf 8f6f 	isb	sy
 80060a2:	f3bf 8f4f 	dsb	sy
 80060a6:	60fb      	str	r3, [r7, #12]
}
 80060a8:	bf00      	nop
 80060aa:	bf00      	nop
 80060ac:	e7fd      	b.n	80060aa <prvDeleteTCB+0x5e>
	}
 80060ae:	bf00      	nop
 80060b0:	3710      	adds	r7, #16
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
	...

080060b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060be:	4b0c      	ldr	r3, [pc, #48]	@ (80060f0 <prvResetNextTaskUnblockTime+0x38>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d104      	bne.n	80060d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80060c8:	4b0a      	ldr	r3, [pc, #40]	@ (80060f4 <prvResetNextTaskUnblockTime+0x3c>)
 80060ca:	f04f 32ff 	mov.w	r2, #4294967295
 80060ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80060d0:	e008      	b.n	80060e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060d2:	4b07      	ldr	r3, [pc, #28]	@ (80060f0 <prvResetNextTaskUnblockTime+0x38>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	4a04      	ldr	r2, [pc, #16]	@ (80060f4 <prvResetNextTaskUnblockTime+0x3c>)
 80060e2:	6013      	str	r3, [r2, #0]
}
 80060e4:	bf00      	nop
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr
 80060f0:	200004c8 	.word	0x200004c8
 80060f4:	20000530 	.word	0x20000530

080060f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80060fe:	4b0b      	ldr	r3, [pc, #44]	@ (800612c <xTaskGetSchedulerState+0x34>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d102      	bne.n	800610c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006106:	2301      	movs	r3, #1
 8006108:	607b      	str	r3, [r7, #4]
 800610a:	e008      	b.n	800611e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800610c:	4b08      	ldr	r3, [pc, #32]	@ (8006130 <xTaskGetSchedulerState+0x38>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d102      	bne.n	800611a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006114:	2302      	movs	r3, #2
 8006116:	607b      	str	r3, [r7, #4]
 8006118:	e001      	b.n	800611e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800611a:	2300      	movs	r3, #0
 800611c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800611e:	687b      	ldr	r3, [r7, #4]
	}
 8006120:	4618      	mov	r0, r3
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr
 800612c:	2000051c 	.word	0x2000051c
 8006130:	20000538 	.word	0x20000538

08006134 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006140:	2300      	movs	r3, #0
 8006142:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d05e      	beq.n	8006208 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800614e:	4b31      	ldr	r3, [pc, #196]	@ (8006214 <xTaskPriorityInherit+0xe0>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006154:	429a      	cmp	r2, r3
 8006156:	d24e      	bcs.n	80061f6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	699b      	ldr	r3, [r3, #24]
 800615c:	2b00      	cmp	r3, #0
 800615e:	db06      	blt.n	800616e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006160:	4b2c      	ldr	r3, [pc, #176]	@ (8006214 <xTaskPriorityInherit+0xe0>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006166:	f1c3 0207 	rsb	r2, r3, #7
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	6959      	ldr	r1, [r3, #20]
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006176:	4613      	mov	r3, r2
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	4413      	add	r3, r2
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	4a26      	ldr	r2, [pc, #152]	@ (8006218 <xTaskPriorityInherit+0xe4>)
 8006180:	4413      	add	r3, r2
 8006182:	4299      	cmp	r1, r3
 8006184:	d12f      	bne.n	80061e6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	3304      	adds	r3, #4
 800618a:	4618      	mov	r0, r3
 800618c:	f7fe fe9f 	bl	8004ece <uxListRemove>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d10a      	bne.n	80061ac <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800619a:	2201      	movs	r2, #1
 800619c:	fa02 f303 	lsl.w	r3, r2, r3
 80061a0:	43da      	mvns	r2, r3
 80061a2:	4b1e      	ldr	r3, [pc, #120]	@ (800621c <xTaskPriorityInherit+0xe8>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4013      	ands	r3, r2
 80061a8:	4a1c      	ldr	r2, [pc, #112]	@ (800621c <xTaskPriorityInherit+0xe8>)
 80061aa:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80061ac:	4b19      	ldr	r3, [pc, #100]	@ (8006214 <xTaskPriorityInherit+0xe0>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ba:	2201      	movs	r2, #1
 80061bc:	409a      	lsls	r2, r3
 80061be:	4b17      	ldr	r3, [pc, #92]	@ (800621c <xTaskPriorityInherit+0xe8>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	4a15      	ldr	r2, [pc, #84]	@ (800621c <xTaskPriorityInherit+0xe8>)
 80061c6:	6013      	str	r3, [r2, #0]
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061cc:	4613      	mov	r3, r2
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4413      	add	r3, r2
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	4a10      	ldr	r2, [pc, #64]	@ (8006218 <xTaskPriorityInherit+0xe4>)
 80061d6:	441a      	add	r2, r3
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	3304      	adds	r3, #4
 80061dc:	4619      	mov	r1, r3
 80061de:	4610      	mov	r0, r2
 80061e0:	f7fe fe18 	bl	8004e14 <vListInsertEnd>
 80061e4:	e004      	b.n	80061f0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80061e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006214 <xTaskPriorityInherit+0xe0>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80061f0:	2301      	movs	r3, #1
 80061f2:	60fb      	str	r3, [r7, #12]
 80061f4:	e008      	b.n	8006208 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061fa:	4b06      	ldr	r3, [pc, #24]	@ (8006214 <xTaskPriorityInherit+0xe0>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006200:	429a      	cmp	r2, r3
 8006202:	d201      	bcs.n	8006208 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006204:	2301      	movs	r3, #1
 8006206:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006208:	68fb      	ldr	r3, [r7, #12]
	}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	20000410 	.word	0x20000410
 8006218:	20000414 	.word	0x20000414
 800621c:	20000518 	.word	0x20000518

08006220 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006220:	b580      	push	{r7, lr}
 8006222:	b088      	sub	sp, #32
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800622e:	2301      	movs	r3, #1
 8006230:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d079      	beq.n	800632c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800623c:	2b00      	cmp	r3, #0
 800623e:	d10b      	bne.n	8006258 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006244:	f383 8811 	msr	BASEPRI, r3
 8006248:	f3bf 8f6f 	isb	sy
 800624c:	f3bf 8f4f 	dsb	sy
 8006250:	60fb      	str	r3, [r7, #12]
}
 8006252:	bf00      	nop
 8006254:	bf00      	nop
 8006256:	e7fd      	b.n	8006254 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800625c:	683a      	ldr	r2, [r7, #0]
 800625e:	429a      	cmp	r2, r3
 8006260:	d902      	bls.n	8006268 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	61fb      	str	r3, [r7, #28]
 8006266:	e002      	b.n	800626e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800626c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800626e:	69bb      	ldr	r3, [r7, #24]
 8006270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006272:	69fa      	ldr	r2, [r7, #28]
 8006274:	429a      	cmp	r2, r3
 8006276:	d059      	beq.n	800632c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006278:	69bb      	ldr	r3, [r7, #24]
 800627a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	429a      	cmp	r2, r3
 8006280:	d154      	bne.n	800632c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006282:	4b2c      	ldr	r3, [pc, #176]	@ (8006334 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	69ba      	ldr	r2, [r7, #24]
 8006288:	429a      	cmp	r2, r3
 800628a:	d10b      	bne.n	80062a4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800628c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006290:	f383 8811 	msr	BASEPRI, r3
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	60bb      	str	r3, [r7, #8]
}
 800629e:	bf00      	nop
 80062a0:	bf00      	nop
 80062a2:	e7fd      	b.n	80062a0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	69fa      	ldr	r2, [r7, #28]
 80062ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	db04      	blt.n	80062c2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	f1c3 0207 	rsb	r2, r3, #7
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	6959      	ldr	r1, [r3, #20]
 80062c6:	693a      	ldr	r2, [r7, #16]
 80062c8:	4613      	mov	r3, r2
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	4413      	add	r3, r2
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	4a19      	ldr	r2, [pc, #100]	@ (8006338 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80062d2:	4413      	add	r3, r2
 80062d4:	4299      	cmp	r1, r3
 80062d6:	d129      	bne.n	800632c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062d8:	69bb      	ldr	r3, [r7, #24]
 80062da:	3304      	adds	r3, #4
 80062dc:	4618      	mov	r0, r3
 80062de:	f7fe fdf6 	bl	8004ece <uxListRemove>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10a      	bne.n	80062fe <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ec:	2201      	movs	r2, #1
 80062ee:	fa02 f303 	lsl.w	r3, r2, r3
 80062f2:	43da      	mvns	r2, r3
 80062f4:	4b11      	ldr	r3, [pc, #68]	@ (800633c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4013      	ands	r3, r2
 80062fa:	4a10      	ldr	r2, [pc, #64]	@ (800633c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80062fc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006302:	2201      	movs	r2, #1
 8006304:	409a      	lsls	r2, r3
 8006306:	4b0d      	ldr	r3, [pc, #52]	@ (800633c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4313      	orrs	r3, r2
 800630c:	4a0b      	ldr	r2, [pc, #44]	@ (800633c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800630e:	6013      	str	r3, [r2, #0]
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006314:	4613      	mov	r3, r2
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	4413      	add	r3, r2
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	4a06      	ldr	r2, [pc, #24]	@ (8006338 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800631e:	441a      	add	r2, r3
 8006320:	69bb      	ldr	r3, [r7, #24]
 8006322:	3304      	adds	r3, #4
 8006324:	4619      	mov	r1, r3
 8006326:	4610      	mov	r0, r2
 8006328:	f7fe fd74 	bl	8004e14 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800632c:	bf00      	nop
 800632e:	3720      	adds	r7, #32
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	20000410 	.word	0x20000410
 8006338:	20000414 	.word	0x20000414
 800633c:	20000518 	.word	0x20000518

08006340 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006340:	b480      	push	{r7}
 8006342:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006344:	4b07      	ldr	r3, [pc, #28]	@ (8006364 <pvTaskIncrementMutexHeldCount+0x24>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d004      	beq.n	8006356 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800634c:	4b05      	ldr	r3, [pc, #20]	@ (8006364 <pvTaskIncrementMutexHeldCount+0x24>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006352:	3201      	adds	r2, #1
 8006354:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8006356:	4b03      	ldr	r3, [pc, #12]	@ (8006364 <pvTaskIncrementMutexHeldCount+0x24>)
 8006358:	681b      	ldr	r3, [r3, #0]
	}
 800635a:	4618      	mov	r0, r3
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr
 8006364:	20000410 	.word	0x20000410

08006368 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006372:	4b29      	ldr	r3, [pc, #164]	@ (8006418 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006378:	4b28      	ldr	r3, [pc, #160]	@ (800641c <prvAddCurrentTaskToDelayedList+0xb4>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	3304      	adds	r3, #4
 800637e:	4618      	mov	r0, r3
 8006380:	f7fe fda5 	bl	8004ece <uxListRemove>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d10b      	bne.n	80063a2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800638a:	4b24      	ldr	r3, [pc, #144]	@ (800641c <prvAddCurrentTaskToDelayedList+0xb4>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006390:	2201      	movs	r2, #1
 8006392:	fa02 f303 	lsl.w	r3, r2, r3
 8006396:	43da      	mvns	r2, r3
 8006398:	4b21      	ldr	r3, [pc, #132]	@ (8006420 <prvAddCurrentTaskToDelayedList+0xb8>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4013      	ands	r3, r2
 800639e:	4a20      	ldr	r2, [pc, #128]	@ (8006420 <prvAddCurrentTaskToDelayedList+0xb8>)
 80063a0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a8:	d10a      	bne.n	80063c0 <prvAddCurrentTaskToDelayedList+0x58>
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d007      	beq.n	80063c0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063b0:	4b1a      	ldr	r3, [pc, #104]	@ (800641c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	3304      	adds	r3, #4
 80063b6:	4619      	mov	r1, r3
 80063b8:	481a      	ldr	r0, [pc, #104]	@ (8006424 <prvAddCurrentTaskToDelayedList+0xbc>)
 80063ba:	f7fe fd2b 	bl	8004e14 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80063be:	e026      	b.n	800640e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4413      	add	r3, r2
 80063c6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80063c8:	4b14      	ldr	r3, [pc, #80]	@ (800641c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68ba      	ldr	r2, [r7, #8]
 80063ce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80063d0:	68ba      	ldr	r2, [r7, #8]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d209      	bcs.n	80063ec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063d8:	4b13      	ldr	r3, [pc, #76]	@ (8006428 <prvAddCurrentTaskToDelayedList+0xc0>)
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	4b0f      	ldr	r3, [pc, #60]	@ (800641c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	3304      	adds	r3, #4
 80063e2:	4619      	mov	r1, r3
 80063e4:	4610      	mov	r0, r2
 80063e6:	f7fe fd39 	bl	8004e5c <vListInsert>
}
 80063ea:	e010      	b.n	800640e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063ec:	4b0f      	ldr	r3, [pc, #60]	@ (800642c <prvAddCurrentTaskToDelayedList+0xc4>)
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	4b0a      	ldr	r3, [pc, #40]	@ (800641c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	3304      	adds	r3, #4
 80063f6:	4619      	mov	r1, r3
 80063f8:	4610      	mov	r0, r2
 80063fa:	f7fe fd2f 	bl	8004e5c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80063fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006430 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68ba      	ldr	r2, [r7, #8]
 8006404:	429a      	cmp	r2, r3
 8006406:	d202      	bcs.n	800640e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006408:	4a09      	ldr	r2, [pc, #36]	@ (8006430 <prvAddCurrentTaskToDelayedList+0xc8>)
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	6013      	str	r3, [r2, #0]
}
 800640e:	bf00      	nop
 8006410:	3710      	adds	r7, #16
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	20000514 	.word	0x20000514
 800641c:	20000410 	.word	0x20000410
 8006420:	20000518 	.word	0x20000518
 8006424:	200004fc 	.word	0x200004fc
 8006428:	200004cc 	.word	0x200004cc
 800642c:	200004c8 	.word	0x200004c8
 8006430:	20000530 	.word	0x20000530

08006434 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	60f8      	str	r0, [r7, #12]
 800643c:	60b9      	str	r1, [r7, #8]
 800643e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	3b04      	subs	r3, #4
 8006444:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800644c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	3b04      	subs	r3, #4
 8006452:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	f023 0201 	bic.w	r2, r3, #1
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	3b04      	subs	r3, #4
 8006462:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006464:	4a0c      	ldr	r2, [pc, #48]	@ (8006498 <pxPortInitialiseStack+0x64>)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	3b14      	subs	r3, #20
 800646e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	3b04      	subs	r3, #4
 800647a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f06f 0202 	mvn.w	r2, #2
 8006482:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	3b20      	subs	r3, #32
 8006488:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800648a:	68fb      	ldr	r3, [r7, #12]
}
 800648c:	4618      	mov	r0, r3
 800648e:	3714      	adds	r7, #20
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr
 8006498:	0800649d 	.word	0x0800649d

0800649c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800649c:	b480      	push	{r7}
 800649e:	b085      	sub	sp, #20
 80064a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80064a2:	2300      	movs	r3, #0
 80064a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80064a6:	4b13      	ldr	r3, [pc, #76]	@ (80064f4 <prvTaskExitError+0x58>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ae:	d00b      	beq.n	80064c8 <prvTaskExitError+0x2c>
	__asm volatile
 80064b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b4:	f383 8811 	msr	BASEPRI, r3
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	60fb      	str	r3, [r7, #12]
}
 80064c2:	bf00      	nop
 80064c4:	bf00      	nop
 80064c6:	e7fd      	b.n	80064c4 <prvTaskExitError+0x28>
	__asm volatile
 80064c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064cc:	f383 8811 	msr	BASEPRI, r3
 80064d0:	f3bf 8f6f 	isb	sy
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	60bb      	str	r3, [r7, #8]
}
 80064da:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80064dc:	bf00      	nop
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d0fc      	beq.n	80064de <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80064e4:	bf00      	nop
 80064e6:	bf00      	nop
 80064e8:	3714      	adds	r7, #20
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr
 80064f2:	bf00      	nop
 80064f4:	2000000c 	.word	0x2000000c
	...

08006500 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006500:	4b07      	ldr	r3, [pc, #28]	@ (8006520 <pxCurrentTCBConst2>)
 8006502:	6819      	ldr	r1, [r3, #0]
 8006504:	6808      	ldr	r0, [r1, #0]
 8006506:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800650a:	f380 8809 	msr	PSP, r0
 800650e:	f3bf 8f6f 	isb	sy
 8006512:	f04f 0000 	mov.w	r0, #0
 8006516:	f380 8811 	msr	BASEPRI, r0
 800651a:	4770      	bx	lr
 800651c:	f3af 8000 	nop.w

08006520 <pxCurrentTCBConst2>:
 8006520:	20000410 	.word	0x20000410
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006524:	bf00      	nop
 8006526:	bf00      	nop

08006528 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006528:	4808      	ldr	r0, [pc, #32]	@ (800654c <prvPortStartFirstTask+0x24>)
 800652a:	6800      	ldr	r0, [r0, #0]
 800652c:	6800      	ldr	r0, [r0, #0]
 800652e:	f380 8808 	msr	MSP, r0
 8006532:	f04f 0000 	mov.w	r0, #0
 8006536:	f380 8814 	msr	CONTROL, r0
 800653a:	b662      	cpsie	i
 800653c:	b661      	cpsie	f
 800653e:	f3bf 8f4f 	dsb	sy
 8006542:	f3bf 8f6f 	isb	sy
 8006546:	df00      	svc	0
 8006548:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800654a:	bf00      	nop
 800654c:	e000ed08 	.word	0xe000ed08

08006550 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b086      	sub	sp, #24
 8006554:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006556:	4b47      	ldr	r3, [pc, #284]	@ (8006674 <xPortStartScheduler+0x124>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a47      	ldr	r2, [pc, #284]	@ (8006678 <xPortStartScheduler+0x128>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d10b      	bne.n	8006578 <xPortStartScheduler+0x28>
	__asm volatile
 8006560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006564:	f383 8811 	msr	BASEPRI, r3
 8006568:	f3bf 8f6f 	isb	sy
 800656c:	f3bf 8f4f 	dsb	sy
 8006570:	60fb      	str	r3, [r7, #12]
}
 8006572:	bf00      	nop
 8006574:	bf00      	nop
 8006576:	e7fd      	b.n	8006574 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006578:	4b3e      	ldr	r3, [pc, #248]	@ (8006674 <xPortStartScheduler+0x124>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a3f      	ldr	r2, [pc, #252]	@ (800667c <xPortStartScheduler+0x12c>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d10b      	bne.n	800659a <xPortStartScheduler+0x4a>
	__asm volatile
 8006582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006586:	f383 8811 	msr	BASEPRI, r3
 800658a:	f3bf 8f6f 	isb	sy
 800658e:	f3bf 8f4f 	dsb	sy
 8006592:	613b      	str	r3, [r7, #16]
}
 8006594:	bf00      	nop
 8006596:	bf00      	nop
 8006598:	e7fd      	b.n	8006596 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800659a:	4b39      	ldr	r3, [pc, #228]	@ (8006680 <xPortStartScheduler+0x130>)
 800659c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	22ff      	movs	r2, #255	@ 0xff
 80065aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80065b4:	78fb      	ldrb	r3, [r7, #3]
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80065bc:	b2da      	uxtb	r2, r3
 80065be:	4b31      	ldr	r3, [pc, #196]	@ (8006684 <xPortStartScheduler+0x134>)
 80065c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80065c2:	4b31      	ldr	r3, [pc, #196]	@ (8006688 <xPortStartScheduler+0x138>)
 80065c4:	2207      	movs	r2, #7
 80065c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065c8:	e009      	b.n	80065de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80065ca:	4b2f      	ldr	r3, [pc, #188]	@ (8006688 <xPortStartScheduler+0x138>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	3b01      	subs	r3, #1
 80065d0:	4a2d      	ldr	r2, [pc, #180]	@ (8006688 <xPortStartScheduler+0x138>)
 80065d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80065d4:	78fb      	ldrb	r3, [r7, #3]
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	005b      	lsls	r3, r3, #1
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065de:	78fb      	ldrb	r3, [r7, #3]
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065e6:	2b80      	cmp	r3, #128	@ 0x80
 80065e8:	d0ef      	beq.n	80065ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80065ea:	4b27      	ldr	r3, [pc, #156]	@ (8006688 <xPortStartScheduler+0x138>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f1c3 0307 	rsb	r3, r3, #7
 80065f2:	2b04      	cmp	r3, #4
 80065f4:	d00b      	beq.n	800660e <xPortStartScheduler+0xbe>
	__asm volatile
 80065f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065fa:	f383 8811 	msr	BASEPRI, r3
 80065fe:	f3bf 8f6f 	isb	sy
 8006602:	f3bf 8f4f 	dsb	sy
 8006606:	60bb      	str	r3, [r7, #8]
}
 8006608:	bf00      	nop
 800660a:	bf00      	nop
 800660c:	e7fd      	b.n	800660a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800660e:	4b1e      	ldr	r3, [pc, #120]	@ (8006688 <xPortStartScheduler+0x138>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	021b      	lsls	r3, r3, #8
 8006614:	4a1c      	ldr	r2, [pc, #112]	@ (8006688 <xPortStartScheduler+0x138>)
 8006616:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006618:	4b1b      	ldr	r3, [pc, #108]	@ (8006688 <xPortStartScheduler+0x138>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006620:	4a19      	ldr	r2, [pc, #100]	@ (8006688 <xPortStartScheduler+0x138>)
 8006622:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	b2da      	uxtb	r2, r3
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800662c:	4b17      	ldr	r3, [pc, #92]	@ (800668c <xPortStartScheduler+0x13c>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a16      	ldr	r2, [pc, #88]	@ (800668c <xPortStartScheduler+0x13c>)
 8006632:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006636:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006638:	4b14      	ldr	r3, [pc, #80]	@ (800668c <xPortStartScheduler+0x13c>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a13      	ldr	r2, [pc, #76]	@ (800668c <xPortStartScheduler+0x13c>)
 800663e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006642:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006644:	f000 f8da 	bl	80067fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006648:	4b11      	ldr	r3, [pc, #68]	@ (8006690 <xPortStartScheduler+0x140>)
 800664a:	2200      	movs	r2, #0
 800664c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800664e:	f000 f8f9 	bl	8006844 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006652:	4b10      	ldr	r3, [pc, #64]	@ (8006694 <xPortStartScheduler+0x144>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a0f      	ldr	r2, [pc, #60]	@ (8006694 <xPortStartScheduler+0x144>)
 8006658:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800665c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800665e:	f7ff ff63 	bl	8006528 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006662:	f7ff faf9 	bl	8005c58 <vTaskSwitchContext>
	prvTaskExitError();
 8006666:	f7ff ff19 	bl	800649c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800666a:	2300      	movs	r3, #0
}
 800666c:	4618      	mov	r0, r3
 800666e:	3718      	adds	r7, #24
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	e000ed00 	.word	0xe000ed00
 8006678:	410fc271 	.word	0x410fc271
 800667c:	410fc270 	.word	0x410fc270
 8006680:	e000e400 	.word	0xe000e400
 8006684:	2000053c 	.word	0x2000053c
 8006688:	20000540 	.word	0x20000540
 800668c:	e000ed20 	.word	0xe000ed20
 8006690:	2000000c 	.word	0x2000000c
 8006694:	e000ef34 	.word	0xe000ef34

08006698 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
	__asm volatile
 800669e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a2:	f383 8811 	msr	BASEPRI, r3
 80066a6:	f3bf 8f6f 	isb	sy
 80066aa:	f3bf 8f4f 	dsb	sy
 80066ae:	607b      	str	r3, [r7, #4]
}
 80066b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80066b2:	4b10      	ldr	r3, [pc, #64]	@ (80066f4 <vPortEnterCritical+0x5c>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	3301      	adds	r3, #1
 80066b8:	4a0e      	ldr	r2, [pc, #56]	@ (80066f4 <vPortEnterCritical+0x5c>)
 80066ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80066bc:	4b0d      	ldr	r3, [pc, #52]	@ (80066f4 <vPortEnterCritical+0x5c>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d110      	bne.n	80066e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80066c4:	4b0c      	ldr	r3, [pc, #48]	@ (80066f8 <vPortEnterCritical+0x60>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d00b      	beq.n	80066e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80066ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d2:	f383 8811 	msr	BASEPRI, r3
 80066d6:	f3bf 8f6f 	isb	sy
 80066da:	f3bf 8f4f 	dsb	sy
 80066de:	603b      	str	r3, [r7, #0]
}
 80066e0:	bf00      	nop
 80066e2:	bf00      	nop
 80066e4:	e7fd      	b.n	80066e2 <vPortEnterCritical+0x4a>
	}
}
 80066e6:	bf00      	nop
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	2000000c 	.word	0x2000000c
 80066f8:	e000ed04 	.word	0xe000ed04

080066fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80066fc:	b480      	push	{r7}
 80066fe:	b083      	sub	sp, #12
 8006700:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006702:	4b12      	ldr	r3, [pc, #72]	@ (800674c <vPortExitCritical+0x50>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d10b      	bne.n	8006722 <vPortExitCritical+0x26>
	__asm volatile
 800670a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800670e:	f383 8811 	msr	BASEPRI, r3
 8006712:	f3bf 8f6f 	isb	sy
 8006716:	f3bf 8f4f 	dsb	sy
 800671a:	607b      	str	r3, [r7, #4]
}
 800671c:	bf00      	nop
 800671e:	bf00      	nop
 8006720:	e7fd      	b.n	800671e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006722:	4b0a      	ldr	r3, [pc, #40]	@ (800674c <vPortExitCritical+0x50>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	3b01      	subs	r3, #1
 8006728:	4a08      	ldr	r2, [pc, #32]	@ (800674c <vPortExitCritical+0x50>)
 800672a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800672c:	4b07      	ldr	r3, [pc, #28]	@ (800674c <vPortExitCritical+0x50>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d105      	bne.n	8006740 <vPortExitCritical+0x44>
 8006734:	2300      	movs	r3, #0
 8006736:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	f383 8811 	msr	BASEPRI, r3
}
 800673e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006740:	bf00      	nop
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr
 800674c:	2000000c 	.word	0x2000000c

08006750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006750:	f3ef 8009 	mrs	r0, PSP
 8006754:	f3bf 8f6f 	isb	sy
 8006758:	4b15      	ldr	r3, [pc, #84]	@ (80067b0 <pxCurrentTCBConst>)
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	f01e 0f10 	tst.w	lr, #16
 8006760:	bf08      	it	eq
 8006762:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006766:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800676a:	6010      	str	r0, [r2, #0]
 800676c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006770:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006774:	f380 8811 	msr	BASEPRI, r0
 8006778:	f3bf 8f4f 	dsb	sy
 800677c:	f3bf 8f6f 	isb	sy
 8006780:	f7ff fa6a 	bl	8005c58 <vTaskSwitchContext>
 8006784:	f04f 0000 	mov.w	r0, #0
 8006788:	f380 8811 	msr	BASEPRI, r0
 800678c:	bc09      	pop	{r0, r3}
 800678e:	6819      	ldr	r1, [r3, #0]
 8006790:	6808      	ldr	r0, [r1, #0]
 8006792:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006796:	f01e 0f10 	tst.w	lr, #16
 800679a:	bf08      	it	eq
 800679c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80067a0:	f380 8809 	msr	PSP, r0
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	f3af 8000 	nop.w

080067b0 <pxCurrentTCBConst>:
 80067b0:	20000410 	.word	0x20000410
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80067b4:	bf00      	nop
 80067b6:	bf00      	nop

080067b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
	__asm volatile
 80067be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c2:	f383 8811 	msr	BASEPRI, r3
 80067c6:	f3bf 8f6f 	isb	sy
 80067ca:	f3bf 8f4f 	dsb	sy
 80067ce:	607b      	str	r3, [r7, #4]
}
 80067d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80067d2:	f7ff f987 	bl	8005ae4 <xTaskIncrementTick>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d003      	beq.n	80067e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80067dc:	4b06      	ldr	r3, [pc, #24]	@ (80067f8 <SysTick_Handler+0x40>)
 80067de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067e2:	601a      	str	r2, [r3, #0]
 80067e4:	2300      	movs	r3, #0
 80067e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	f383 8811 	msr	BASEPRI, r3
}
 80067ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80067f0:	bf00      	nop
 80067f2:	3708      	adds	r7, #8
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	e000ed04 	.word	0xe000ed04

080067fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80067fc:	b480      	push	{r7}
 80067fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006800:	4b0b      	ldr	r3, [pc, #44]	@ (8006830 <vPortSetupTimerInterrupt+0x34>)
 8006802:	2200      	movs	r2, #0
 8006804:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006806:	4b0b      	ldr	r3, [pc, #44]	@ (8006834 <vPortSetupTimerInterrupt+0x38>)
 8006808:	2200      	movs	r2, #0
 800680a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800680c:	4b0a      	ldr	r3, [pc, #40]	@ (8006838 <vPortSetupTimerInterrupt+0x3c>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a0a      	ldr	r2, [pc, #40]	@ (800683c <vPortSetupTimerInterrupt+0x40>)
 8006812:	fba2 2303 	umull	r2, r3, r2, r3
 8006816:	099b      	lsrs	r3, r3, #6
 8006818:	4a09      	ldr	r2, [pc, #36]	@ (8006840 <vPortSetupTimerInterrupt+0x44>)
 800681a:	3b01      	subs	r3, #1
 800681c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800681e:	4b04      	ldr	r3, [pc, #16]	@ (8006830 <vPortSetupTimerInterrupt+0x34>)
 8006820:	2207      	movs	r2, #7
 8006822:	601a      	str	r2, [r3, #0]
}
 8006824:	bf00      	nop
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr
 800682e:	bf00      	nop
 8006830:	e000e010 	.word	0xe000e010
 8006834:	e000e018 	.word	0xe000e018
 8006838:	20000000 	.word	0x20000000
 800683c:	10624dd3 	.word	0x10624dd3
 8006840:	e000e014 	.word	0xe000e014

08006844 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006844:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006854 <vPortEnableVFP+0x10>
 8006848:	6801      	ldr	r1, [r0, #0]
 800684a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800684e:	6001      	str	r1, [r0, #0]
 8006850:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006852:	bf00      	nop
 8006854:	e000ed88 	.word	0xe000ed88

08006858 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006858:	b480      	push	{r7}
 800685a:	b085      	sub	sp, #20
 800685c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800685e:	f3ef 8305 	mrs	r3, IPSR
 8006862:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2b0f      	cmp	r3, #15
 8006868:	d915      	bls.n	8006896 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800686a:	4a18      	ldr	r2, [pc, #96]	@ (80068cc <vPortValidateInterruptPriority+0x74>)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	4413      	add	r3, r2
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006874:	4b16      	ldr	r3, [pc, #88]	@ (80068d0 <vPortValidateInterruptPriority+0x78>)
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	7afa      	ldrb	r2, [r7, #11]
 800687a:	429a      	cmp	r2, r3
 800687c:	d20b      	bcs.n	8006896 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800687e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006882:	f383 8811 	msr	BASEPRI, r3
 8006886:	f3bf 8f6f 	isb	sy
 800688a:	f3bf 8f4f 	dsb	sy
 800688e:	607b      	str	r3, [r7, #4]
}
 8006890:	bf00      	nop
 8006892:	bf00      	nop
 8006894:	e7fd      	b.n	8006892 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006896:	4b0f      	ldr	r3, [pc, #60]	@ (80068d4 <vPortValidateInterruptPriority+0x7c>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800689e:	4b0e      	ldr	r3, [pc, #56]	@ (80068d8 <vPortValidateInterruptPriority+0x80>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d90b      	bls.n	80068be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80068a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068aa:	f383 8811 	msr	BASEPRI, r3
 80068ae:	f3bf 8f6f 	isb	sy
 80068b2:	f3bf 8f4f 	dsb	sy
 80068b6:	603b      	str	r3, [r7, #0]
}
 80068b8:	bf00      	nop
 80068ba:	bf00      	nop
 80068bc:	e7fd      	b.n	80068ba <vPortValidateInterruptPriority+0x62>
	}
 80068be:	bf00      	nop
 80068c0:	3714      	adds	r7, #20
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop
 80068cc:	e000e3f0 	.word	0xe000e3f0
 80068d0:	2000053c 	.word	0x2000053c
 80068d4:	e000ed0c 	.word	0xe000ed0c
 80068d8:	20000540 	.word	0x20000540

080068dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b08a      	sub	sp, #40	@ 0x28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80068e4:	2300      	movs	r3, #0
 80068e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80068e8:	f7ff f850 	bl	800598c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80068ec:	4b5c      	ldr	r3, [pc, #368]	@ (8006a60 <pvPortMalloc+0x184>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d101      	bne.n	80068f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80068f4:	f000 f924 	bl	8006b40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80068f8:	4b5a      	ldr	r3, [pc, #360]	@ (8006a64 <pvPortMalloc+0x188>)
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4013      	ands	r3, r2
 8006900:	2b00      	cmp	r3, #0
 8006902:	f040 8095 	bne.w	8006a30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d01e      	beq.n	800694a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800690c:	2208      	movs	r2, #8
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4413      	add	r3, r2
 8006912:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f003 0307 	and.w	r3, r3, #7
 800691a:	2b00      	cmp	r3, #0
 800691c:	d015      	beq.n	800694a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f023 0307 	bic.w	r3, r3, #7
 8006924:	3308      	adds	r3, #8
 8006926:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f003 0307 	and.w	r3, r3, #7
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00b      	beq.n	800694a <pvPortMalloc+0x6e>
	__asm volatile
 8006932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006936:	f383 8811 	msr	BASEPRI, r3
 800693a:	f3bf 8f6f 	isb	sy
 800693e:	f3bf 8f4f 	dsb	sy
 8006942:	617b      	str	r3, [r7, #20]
}
 8006944:	bf00      	nop
 8006946:	bf00      	nop
 8006948:	e7fd      	b.n	8006946 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d06f      	beq.n	8006a30 <pvPortMalloc+0x154>
 8006950:	4b45      	ldr	r3, [pc, #276]	@ (8006a68 <pvPortMalloc+0x18c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	429a      	cmp	r2, r3
 8006958:	d86a      	bhi.n	8006a30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800695a:	4b44      	ldr	r3, [pc, #272]	@ (8006a6c <pvPortMalloc+0x190>)
 800695c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800695e:	4b43      	ldr	r3, [pc, #268]	@ (8006a6c <pvPortMalloc+0x190>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006964:	e004      	b.n	8006970 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800696a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	429a      	cmp	r2, r3
 8006978:	d903      	bls.n	8006982 <pvPortMalloc+0xa6>
 800697a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d1f1      	bne.n	8006966 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006982:	4b37      	ldr	r3, [pc, #220]	@ (8006a60 <pvPortMalloc+0x184>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006988:	429a      	cmp	r2, r3
 800698a:	d051      	beq.n	8006a30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800698c:	6a3b      	ldr	r3, [r7, #32]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2208      	movs	r2, #8
 8006992:	4413      	add	r3, r2
 8006994:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	6a3b      	ldr	r3, [r7, #32]
 800699c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800699e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a0:	685a      	ldr	r2, [r3, #4]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	1ad2      	subs	r2, r2, r3
 80069a6:	2308      	movs	r3, #8
 80069a8:	005b      	lsls	r3, r3, #1
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d920      	bls.n	80069f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80069ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4413      	add	r3, r2
 80069b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	f003 0307 	and.w	r3, r3, #7
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00b      	beq.n	80069d8 <pvPortMalloc+0xfc>
	__asm volatile
 80069c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	613b      	str	r3, [r7, #16]
}
 80069d2:	bf00      	nop
 80069d4:	bf00      	nop
 80069d6:	e7fd      	b.n	80069d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80069d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	1ad2      	subs	r2, r2, r3
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80069e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80069ea:	69b8      	ldr	r0, [r7, #24]
 80069ec:	f000 f90a 	bl	8006c04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80069f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006a68 <pvPortMalloc+0x18c>)
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	4a1b      	ldr	r2, [pc, #108]	@ (8006a68 <pvPortMalloc+0x18c>)
 80069fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80069fe:	4b1a      	ldr	r3, [pc, #104]	@ (8006a68 <pvPortMalloc+0x18c>)
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	4b1b      	ldr	r3, [pc, #108]	@ (8006a70 <pvPortMalloc+0x194>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d203      	bcs.n	8006a12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a0a:	4b17      	ldr	r3, [pc, #92]	@ (8006a68 <pvPortMalloc+0x18c>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a18      	ldr	r2, [pc, #96]	@ (8006a70 <pvPortMalloc+0x194>)
 8006a10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a14:	685a      	ldr	r2, [r3, #4]
 8006a16:	4b13      	ldr	r3, [pc, #76]	@ (8006a64 <pvPortMalloc+0x188>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	431a      	orrs	r2, r3
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a22:	2200      	movs	r2, #0
 8006a24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006a26:	4b13      	ldr	r3, [pc, #76]	@ (8006a74 <pvPortMalloc+0x198>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	4a11      	ldr	r2, [pc, #68]	@ (8006a74 <pvPortMalloc+0x198>)
 8006a2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006a30:	f7fe ffba 	bl	80059a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	f003 0307 	and.w	r3, r3, #7
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d00b      	beq.n	8006a56 <pvPortMalloc+0x17a>
	__asm volatile
 8006a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a42:	f383 8811 	msr	BASEPRI, r3
 8006a46:	f3bf 8f6f 	isb	sy
 8006a4a:	f3bf 8f4f 	dsb	sy
 8006a4e:	60fb      	str	r3, [r7, #12]
}
 8006a50:	bf00      	nop
 8006a52:	bf00      	nop
 8006a54:	e7fd      	b.n	8006a52 <pvPortMalloc+0x176>
	return pvReturn;
 8006a56:	69fb      	ldr	r3, [r7, #28]
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3728      	adds	r7, #40	@ 0x28
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	2000536c 	.word	0x2000536c
 8006a64:	20005380 	.word	0x20005380
 8006a68:	20005370 	.word	0x20005370
 8006a6c:	20005364 	.word	0x20005364
 8006a70:	20005374 	.word	0x20005374
 8006a74:	20005378 	.word	0x20005378

08006a78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b086      	sub	sp, #24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d04f      	beq.n	8006b2a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a8a:	2308      	movs	r3, #8
 8006a8c:	425b      	negs	r3, r3
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	4413      	add	r3, r2
 8006a92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	4b25      	ldr	r3, [pc, #148]	@ (8006b34 <vPortFree+0xbc>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d10b      	bne.n	8006abe <vPortFree+0x46>
	__asm volatile
 8006aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aaa:	f383 8811 	msr	BASEPRI, r3
 8006aae:	f3bf 8f6f 	isb	sy
 8006ab2:	f3bf 8f4f 	dsb	sy
 8006ab6:	60fb      	str	r3, [r7, #12]
}
 8006ab8:	bf00      	nop
 8006aba:	bf00      	nop
 8006abc:	e7fd      	b.n	8006aba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00b      	beq.n	8006ade <vPortFree+0x66>
	__asm volatile
 8006ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aca:	f383 8811 	msr	BASEPRI, r3
 8006ace:	f3bf 8f6f 	isb	sy
 8006ad2:	f3bf 8f4f 	dsb	sy
 8006ad6:	60bb      	str	r3, [r7, #8]
}
 8006ad8:	bf00      	nop
 8006ada:	bf00      	nop
 8006adc:	e7fd      	b.n	8006ada <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	685a      	ldr	r2, [r3, #4]
 8006ae2:	4b14      	ldr	r3, [pc, #80]	@ (8006b34 <vPortFree+0xbc>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4013      	ands	r3, r2
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d01e      	beq.n	8006b2a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d11a      	bne.n	8006b2a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	4b0e      	ldr	r3, [pc, #56]	@ (8006b34 <vPortFree+0xbc>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	43db      	mvns	r3, r3
 8006afe:	401a      	ands	r2, r3
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b04:	f7fe ff42 	bl	800598c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	685a      	ldr	r2, [r3, #4]
 8006b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b38 <vPortFree+0xc0>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4413      	add	r3, r2
 8006b12:	4a09      	ldr	r2, [pc, #36]	@ (8006b38 <vPortFree+0xc0>)
 8006b14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b16:	6938      	ldr	r0, [r7, #16]
 8006b18:	f000 f874 	bl	8006c04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006b1c:	4b07      	ldr	r3, [pc, #28]	@ (8006b3c <vPortFree+0xc4>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	3301      	adds	r3, #1
 8006b22:	4a06      	ldr	r2, [pc, #24]	@ (8006b3c <vPortFree+0xc4>)
 8006b24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006b26:	f7fe ff3f 	bl	80059a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006b2a:	bf00      	nop
 8006b2c:	3718      	adds	r7, #24
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	20005380 	.word	0x20005380
 8006b38:	20005370 	.word	0x20005370
 8006b3c:	2000537c 	.word	0x2000537c

08006b40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b46:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8006b4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006b4c:	4b27      	ldr	r3, [pc, #156]	@ (8006bec <prvHeapInit+0xac>)
 8006b4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f003 0307 	and.w	r3, r3, #7
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00c      	beq.n	8006b74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	3307      	adds	r3, #7
 8006b5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 0307 	bic.w	r3, r3, #7
 8006b66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	1ad3      	subs	r3, r2, r3
 8006b6e:	4a1f      	ldr	r2, [pc, #124]	@ (8006bec <prvHeapInit+0xac>)
 8006b70:	4413      	add	r3, r2
 8006b72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b78:	4a1d      	ldr	r2, [pc, #116]	@ (8006bf0 <prvHeapInit+0xb0>)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8006bf0 <prvHeapInit+0xb0>)
 8006b80:	2200      	movs	r2, #0
 8006b82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	4413      	add	r3, r2
 8006b8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006b8c:	2208      	movs	r2, #8
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	1a9b      	subs	r3, r3, r2
 8006b92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f023 0307 	bic.w	r3, r3, #7
 8006b9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	4a15      	ldr	r2, [pc, #84]	@ (8006bf4 <prvHeapInit+0xb4>)
 8006ba0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ba2:	4b14      	ldr	r3, [pc, #80]	@ (8006bf4 <prvHeapInit+0xb4>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006baa:	4b12      	ldr	r3, [pc, #72]	@ (8006bf4 <prvHeapInit+0xb4>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	1ad2      	subs	r2, r2, r3
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf4 <prvHeapInit+0xb4>)
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	4a0a      	ldr	r2, [pc, #40]	@ (8006bf8 <prvHeapInit+0xb8>)
 8006bce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	4a09      	ldr	r2, [pc, #36]	@ (8006bfc <prvHeapInit+0xbc>)
 8006bd6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006bd8:	4b09      	ldr	r3, [pc, #36]	@ (8006c00 <prvHeapInit+0xc0>)
 8006bda:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006bde:	601a      	str	r2, [r3, #0]
}
 8006be0:	bf00      	nop
 8006be2:	3714      	adds	r7, #20
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr
 8006bec:	20000544 	.word	0x20000544
 8006bf0:	20005364 	.word	0x20005364
 8006bf4:	2000536c 	.word	0x2000536c
 8006bf8:	20005374 	.word	0x20005374
 8006bfc:	20005370 	.word	0x20005370
 8006c00:	20005380 	.word	0x20005380

08006c04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c0c:	4b28      	ldr	r3, [pc, #160]	@ (8006cb0 <prvInsertBlockIntoFreeList+0xac>)
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	e002      	b.n	8006c18 <prvInsertBlockIntoFreeList+0x14>
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	60fb      	str	r3, [r7, #12]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d8f7      	bhi.n	8006c12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d108      	bne.n	8006c46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	685a      	ldr	r2, [r3, #4]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	441a      	add	r2, r3
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	68ba      	ldr	r2, [r7, #8]
 8006c50:	441a      	add	r2, r3
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d118      	bne.n	8006c8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	4b15      	ldr	r3, [pc, #84]	@ (8006cb4 <prvInsertBlockIntoFreeList+0xb0>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d00d      	beq.n	8006c82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	685a      	ldr	r2, [r3, #4]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	441a      	add	r2, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	601a      	str	r2, [r3, #0]
 8006c80:	e008      	b.n	8006c94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c82:	4b0c      	ldr	r3, [pc, #48]	@ (8006cb4 <prvInsertBlockIntoFreeList+0xb0>)
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	601a      	str	r2, [r3, #0]
 8006c8a:	e003      	b.n	8006c94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d002      	beq.n	8006ca2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ca2:	bf00      	nop
 8006ca4:	3714      	adds	r7, #20
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr
 8006cae:	bf00      	nop
 8006cb0:	20005364 	.word	0x20005364
 8006cb4:	2000536c 	.word	0x2000536c

08006cb8 <std>:
 8006cb8:	2300      	movs	r3, #0
 8006cba:	b510      	push	{r4, lr}
 8006cbc:	4604      	mov	r4, r0
 8006cbe:	e9c0 3300 	strd	r3, r3, [r0]
 8006cc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006cc6:	6083      	str	r3, [r0, #8]
 8006cc8:	8181      	strh	r1, [r0, #12]
 8006cca:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ccc:	81c2      	strh	r2, [r0, #14]
 8006cce:	6183      	str	r3, [r0, #24]
 8006cd0:	4619      	mov	r1, r3
 8006cd2:	2208      	movs	r2, #8
 8006cd4:	305c      	adds	r0, #92	@ 0x5c
 8006cd6:	f000 fa2f 	bl	8007138 <memset>
 8006cda:	4b0d      	ldr	r3, [pc, #52]	@ (8006d10 <std+0x58>)
 8006cdc:	6263      	str	r3, [r4, #36]	@ 0x24
 8006cde:	4b0d      	ldr	r3, [pc, #52]	@ (8006d14 <std+0x5c>)
 8006ce0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8006d18 <std+0x60>)
 8006ce4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8006d1c <std+0x64>)
 8006ce8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006cea:	4b0d      	ldr	r3, [pc, #52]	@ (8006d20 <std+0x68>)
 8006cec:	6224      	str	r4, [r4, #32]
 8006cee:	429c      	cmp	r4, r3
 8006cf0:	d006      	beq.n	8006d00 <std+0x48>
 8006cf2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006cf6:	4294      	cmp	r4, r2
 8006cf8:	d002      	beq.n	8006d00 <std+0x48>
 8006cfa:	33d0      	adds	r3, #208	@ 0xd0
 8006cfc:	429c      	cmp	r4, r3
 8006cfe:	d105      	bne.n	8006d0c <std+0x54>
 8006d00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006d04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d08:	f000 baec 	b.w	80072e4 <__retarget_lock_init_recursive>
 8006d0c:	bd10      	pop	{r4, pc}
 8006d0e:	bf00      	nop
 8006d10:	08006f89 	.word	0x08006f89
 8006d14:	08006fab 	.word	0x08006fab
 8006d18:	08006fe3 	.word	0x08006fe3
 8006d1c:	08007007 	.word	0x08007007
 8006d20:	20005384 	.word	0x20005384

08006d24 <stdio_exit_handler>:
 8006d24:	4a02      	ldr	r2, [pc, #8]	@ (8006d30 <stdio_exit_handler+0xc>)
 8006d26:	4903      	ldr	r1, [pc, #12]	@ (8006d34 <stdio_exit_handler+0x10>)
 8006d28:	4803      	ldr	r0, [pc, #12]	@ (8006d38 <stdio_exit_handler+0x14>)
 8006d2a:	f000 b869 	b.w	8006e00 <_fwalk_sglue>
 8006d2e:	bf00      	nop
 8006d30:	20000010 	.word	0x20000010
 8006d34:	08007e4d 	.word	0x08007e4d
 8006d38:	20000020 	.word	0x20000020

08006d3c <cleanup_stdio>:
 8006d3c:	6841      	ldr	r1, [r0, #4]
 8006d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006d70 <cleanup_stdio+0x34>)
 8006d40:	4299      	cmp	r1, r3
 8006d42:	b510      	push	{r4, lr}
 8006d44:	4604      	mov	r4, r0
 8006d46:	d001      	beq.n	8006d4c <cleanup_stdio+0x10>
 8006d48:	f001 f880 	bl	8007e4c <_fflush_r>
 8006d4c:	68a1      	ldr	r1, [r4, #8]
 8006d4e:	4b09      	ldr	r3, [pc, #36]	@ (8006d74 <cleanup_stdio+0x38>)
 8006d50:	4299      	cmp	r1, r3
 8006d52:	d002      	beq.n	8006d5a <cleanup_stdio+0x1e>
 8006d54:	4620      	mov	r0, r4
 8006d56:	f001 f879 	bl	8007e4c <_fflush_r>
 8006d5a:	68e1      	ldr	r1, [r4, #12]
 8006d5c:	4b06      	ldr	r3, [pc, #24]	@ (8006d78 <cleanup_stdio+0x3c>)
 8006d5e:	4299      	cmp	r1, r3
 8006d60:	d004      	beq.n	8006d6c <cleanup_stdio+0x30>
 8006d62:	4620      	mov	r0, r4
 8006d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d68:	f001 b870 	b.w	8007e4c <_fflush_r>
 8006d6c:	bd10      	pop	{r4, pc}
 8006d6e:	bf00      	nop
 8006d70:	20005384 	.word	0x20005384
 8006d74:	200053ec 	.word	0x200053ec
 8006d78:	20005454 	.word	0x20005454

08006d7c <global_stdio_init.part.0>:
 8006d7c:	b510      	push	{r4, lr}
 8006d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8006dac <global_stdio_init.part.0+0x30>)
 8006d80:	4c0b      	ldr	r4, [pc, #44]	@ (8006db0 <global_stdio_init.part.0+0x34>)
 8006d82:	4a0c      	ldr	r2, [pc, #48]	@ (8006db4 <global_stdio_init.part.0+0x38>)
 8006d84:	601a      	str	r2, [r3, #0]
 8006d86:	4620      	mov	r0, r4
 8006d88:	2200      	movs	r2, #0
 8006d8a:	2104      	movs	r1, #4
 8006d8c:	f7ff ff94 	bl	8006cb8 <std>
 8006d90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d94:	2201      	movs	r2, #1
 8006d96:	2109      	movs	r1, #9
 8006d98:	f7ff ff8e 	bl	8006cb8 <std>
 8006d9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006da0:	2202      	movs	r2, #2
 8006da2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006da6:	2112      	movs	r1, #18
 8006da8:	f7ff bf86 	b.w	8006cb8 <std>
 8006dac:	200054bc 	.word	0x200054bc
 8006db0:	20005384 	.word	0x20005384
 8006db4:	08006d25 	.word	0x08006d25

08006db8 <__sfp_lock_acquire>:
 8006db8:	4801      	ldr	r0, [pc, #4]	@ (8006dc0 <__sfp_lock_acquire+0x8>)
 8006dba:	f000 ba94 	b.w	80072e6 <__retarget_lock_acquire_recursive>
 8006dbe:	bf00      	nop
 8006dc0:	200054c5 	.word	0x200054c5

08006dc4 <__sfp_lock_release>:
 8006dc4:	4801      	ldr	r0, [pc, #4]	@ (8006dcc <__sfp_lock_release+0x8>)
 8006dc6:	f000 ba8f 	b.w	80072e8 <__retarget_lock_release_recursive>
 8006dca:	bf00      	nop
 8006dcc:	200054c5 	.word	0x200054c5

08006dd0 <__sinit>:
 8006dd0:	b510      	push	{r4, lr}
 8006dd2:	4604      	mov	r4, r0
 8006dd4:	f7ff fff0 	bl	8006db8 <__sfp_lock_acquire>
 8006dd8:	6a23      	ldr	r3, [r4, #32]
 8006dda:	b11b      	cbz	r3, 8006de4 <__sinit+0x14>
 8006ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006de0:	f7ff bff0 	b.w	8006dc4 <__sfp_lock_release>
 8006de4:	4b04      	ldr	r3, [pc, #16]	@ (8006df8 <__sinit+0x28>)
 8006de6:	6223      	str	r3, [r4, #32]
 8006de8:	4b04      	ldr	r3, [pc, #16]	@ (8006dfc <__sinit+0x2c>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d1f5      	bne.n	8006ddc <__sinit+0xc>
 8006df0:	f7ff ffc4 	bl	8006d7c <global_stdio_init.part.0>
 8006df4:	e7f2      	b.n	8006ddc <__sinit+0xc>
 8006df6:	bf00      	nop
 8006df8:	08006d3d 	.word	0x08006d3d
 8006dfc:	200054bc 	.word	0x200054bc

08006e00 <_fwalk_sglue>:
 8006e00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e04:	4607      	mov	r7, r0
 8006e06:	4688      	mov	r8, r1
 8006e08:	4614      	mov	r4, r2
 8006e0a:	2600      	movs	r6, #0
 8006e0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e10:	f1b9 0901 	subs.w	r9, r9, #1
 8006e14:	d505      	bpl.n	8006e22 <_fwalk_sglue+0x22>
 8006e16:	6824      	ldr	r4, [r4, #0]
 8006e18:	2c00      	cmp	r4, #0
 8006e1a:	d1f7      	bne.n	8006e0c <_fwalk_sglue+0xc>
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e22:	89ab      	ldrh	r3, [r5, #12]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d907      	bls.n	8006e38 <_fwalk_sglue+0x38>
 8006e28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	d003      	beq.n	8006e38 <_fwalk_sglue+0x38>
 8006e30:	4629      	mov	r1, r5
 8006e32:	4638      	mov	r0, r7
 8006e34:	47c0      	blx	r8
 8006e36:	4306      	orrs	r6, r0
 8006e38:	3568      	adds	r5, #104	@ 0x68
 8006e3a:	e7e9      	b.n	8006e10 <_fwalk_sglue+0x10>

08006e3c <iprintf>:
 8006e3c:	b40f      	push	{r0, r1, r2, r3}
 8006e3e:	b507      	push	{r0, r1, r2, lr}
 8006e40:	4906      	ldr	r1, [pc, #24]	@ (8006e5c <iprintf+0x20>)
 8006e42:	ab04      	add	r3, sp, #16
 8006e44:	6808      	ldr	r0, [r1, #0]
 8006e46:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e4a:	6881      	ldr	r1, [r0, #8]
 8006e4c:	9301      	str	r3, [sp, #4]
 8006e4e:	f000 fcd5 	bl	80077fc <_vfiprintf_r>
 8006e52:	b003      	add	sp, #12
 8006e54:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e58:	b004      	add	sp, #16
 8006e5a:	4770      	bx	lr
 8006e5c:	2000001c 	.word	0x2000001c

08006e60 <_puts_r>:
 8006e60:	6a03      	ldr	r3, [r0, #32]
 8006e62:	b570      	push	{r4, r5, r6, lr}
 8006e64:	6884      	ldr	r4, [r0, #8]
 8006e66:	4605      	mov	r5, r0
 8006e68:	460e      	mov	r6, r1
 8006e6a:	b90b      	cbnz	r3, 8006e70 <_puts_r+0x10>
 8006e6c:	f7ff ffb0 	bl	8006dd0 <__sinit>
 8006e70:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e72:	07db      	lsls	r3, r3, #31
 8006e74:	d405      	bmi.n	8006e82 <_puts_r+0x22>
 8006e76:	89a3      	ldrh	r3, [r4, #12]
 8006e78:	0598      	lsls	r0, r3, #22
 8006e7a:	d402      	bmi.n	8006e82 <_puts_r+0x22>
 8006e7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e7e:	f000 fa32 	bl	80072e6 <__retarget_lock_acquire_recursive>
 8006e82:	89a3      	ldrh	r3, [r4, #12]
 8006e84:	0719      	lsls	r1, r3, #28
 8006e86:	d502      	bpl.n	8006e8e <_puts_r+0x2e>
 8006e88:	6923      	ldr	r3, [r4, #16]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d135      	bne.n	8006efa <_puts_r+0x9a>
 8006e8e:	4621      	mov	r1, r4
 8006e90:	4628      	mov	r0, r5
 8006e92:	f000 f8fb 	bl	800708c <__swsetup_r>
 8006e96:	b380      	cbz	r0, 8006efa <_puts_r+0x9a>
 8006e98:	f04f 35ff 	mov.w	r5, #4294967295
 8006e9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e9e:	07da      	lsls	r2, r3, #31
 8006ea0:	d405      	bmi.n	8006eae <_puts_r+0x4e>
 8006ea2:	89a3      	ldrh	r3, [r4, #12]
 8006ea4:	059b      	lsls	r3, r3, #22
 8006ea6:	d402      	bmi.n	8006eae <_puts_r+0x4e>
 8006ea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eaa:	f000 fa1d 	bl	80072e8 <__retarget_lock_release_recursive>
 8006eae:	4628      	mov	r0, r5
 8006eb0:	bd70      	pop	{r4, r5, r6, pc}
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	da04      	bge.n	8006ec0 <_puts_r+0x60>
 8006eb6:	69a2      	ldr	r2, [r4, #24]
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	dc17      	bgt.n	8006eec <_puts_r+0x8c>
 8006ebc:	290a      	cmp	r1, #10
 8006ebe:	d015      	beq.n	8006eec <_puts_r+0x8c>
 8006ec0:	6823      	ldr	r3, [r4, #0]
 8006ec2:	1c5a      	adds	r2, r3, #1
 8006ec4:	6022      	str	r2, [r4, #0]
 8006ec6:	7019      	strb	r1, [r3, #0]
 8006ec8:	68a3      	ldr	r3, [r4, #8]
 8006eca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	60a3      	str	r3, [r4, #8]
 8006ed2:	2900      	cmp	r1, #0
 8006ed4:	d1ed      	bne.n	8006eb2 <_puts_r+0x52>
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	da11      	bge.n	8006efe <_puts_r+0x9e>
 8006eda:	4622      	mov	r2, r4
 8006edc:	210a      	movs	r1, #10
 8006ede:	4628      	mov	r0, r5
 8006ee0:	f000 f895 	bl	800700e <__swbuf_r>
 8006ee4:	3001      	adds	r0, #1
 8006ee6:	d0d7      	beq.n	8006e98 <_puts_r+0x38>
 8006ee8:	250a      	movs	r5, #10
 8006eea:	e7d7      	b.n	8006e9c <_puts_r+0x3c>
 8006eec:	4622      	mov	r2, r4
 8006eee:	4628      	mov	r0, r5
 8006ef0:	f000 f88d 	bl	800700e <__swbuf_r>
 8006ef4:	3001      	adds	r0, #1
 8006ef6:	d1e7      	bne.n	8006ec8 <_puts_r+0x68>
 8006ef8:	e7ce      	b.n	8006e98 <_puts_r+0x38>
 8006efa:	3e01      	subs	r6, #1
 8006efc:	e7e4      	b.n	8006ec8 <_puts_r+0x68>
 8006efe:	6823      	ldr	r3, [r4, #0]
 8006f00:	1c5a      	adds	r2, r3, #1
 8006f02:	6022      	str	r2, [r4, #0]
 8006f04:	220a      	movs	r2, #10
 8006f06:	701a      	strb	r2, [r3, #0]
 8006f08:	e7ee      	b.n	8006ee8 <_puts_r+0x88>
	...

08006f0c <puts>:
 8006f0c:	4b02      	ldr	r3, [pc, #8]	@ (8006f18 <puts+0xc>)
 8006f0e:	4601      	mov	r1, r0
 8006f10:	6818      	ldr	r0, [r3, #0]
 8006f12:	f7ff bfa5 	b.w	8006e60 <_puts_r>
 8006f16:	bf00      	nop
 8006f18:	2000001c 	.word	0x2000001c

08006f1c <sniprintf>:
 8006f1c:	b40c      	push	{r2, r3}
 8006f1e:	b530      	push	{r4, r5, lr}
 8006f20:	4b18      	ldr	r3, [pc, #96]	@ (8006f84 <sniprintf+0x68>)
 8006f22:	1e0c      	subs	r4, r1, #0
 8006f24:	681d      	ldr	r5, [r3, #0]
 8006f26:	b09d      	sub	sp, #116	@ 0x74
 8006f28:	da08      	bge.n	8006f3c <sniprintf+0x20>
 8006f2a:	238b      	movs	r3, #139	@ 0x8b
 8006f2c:	602b      	str	r3, [r5, #0]
 8006f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f32:	b01d      	add	sp, #116	@ 0x74
 8006f34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f38:	b002      	add	sp, #8
 8006f3a:	4770      	bx	lr
 8006f3c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006f40:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006f44:	f04f 0300 	mov.w	r3, #0
 8006f48:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006f4a:	bf14      	ite	ne
 8006f4c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f50:	4623      	moveq	r3, r4
 8006f52:	9304      	str	r3, [sp, #16]
 8006f54:	9307      	str	r3, [sp, #28]
 8006f56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006f5a:	9002      	str	r0, [sp, #8]
 8006f5c:	9006      	str	r0, [sp, #24]
 8006f5e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006f62:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006f64:	ab21      	add	r3, sp, #132	@ 0x84
 8006f66:	a902      	add	r1, sp, #8
 8006f68:	4628      	mov	r0, r5
 8006f6a:	9301      	str	r3, [sp, #4]
 8006f6c:	f000 fb20 	bl	80075b0 <_svfiprintf_r>
 8006f70:	1c43      	adds	r3, r0, #1
 8006f72:	bfbc      	itt	lt
 8006f74:	238b      	movlt	r3, #139	@ 0x8b
 8006f76:	602b      	strlt	r3, [r5, #0]
 8006f78:	2c00      	cmp	r4, #0
 8006f7a:	d0da      	beq.n	8006f32 <sniprintf+0x16>
 8006f7c:	9b02      	ldr	r3, [sp, #8]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	701a      	strb	r2, [r3, #0]
 8006f82:	e7d6      	b.n	8006f32 <sniprintf+0x16>
 8006f84:	2000001c 	.word	0x2000001c

08006f88 <__sread>:
 8006f88:	b510      	push	{r4, lr}
 8006f8a:	460c      	mov	r4, r1
 8006f8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f90:	f000 f95a 	bl	8007248 <_read_r>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	bfab      	itete	ge
 8006f98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006f9a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f9c:	181b      	addge	r3, r3, r0
 8006f9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006fa2:	bfac      	ite	ge
 8006fa4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006fa6:	81a3      	strhlt	r3, [r4, #12]
 8006fa8:	bd10      	pop	{r4, pc}

08006faa <__swrite>:
 8006faa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fae:	461f      	mov	r7, r3
 8006fb0:	898b      	ldrh	r3, [r1, #12]
 8006fb2:	05db      	lsls	r3, r3, #23
 8006fb4:	4605      	mov	r5, r0
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	4616      	mov	r6, r2
 8006fba:	d505      	bpl.n	8006fc8 <__swrite+0x1e>
 8006fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f000 f92e 	bl	8007224 <_lseek_r>
 8006fc8:	89a3      	ldrh	r3, [r4, #12]
 8006fca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006fd2:	81a3      	strh	r3, [r4, #12]
 8006fd4:	4632      	mov	r2, r6
 8006fd6:	463b      	mov	r3, r7
 8006fd8:	4628      	mov	r0, r5
 8006fda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fde:	f000 b945 	b.w	800726c <_write_r>

08006fe2 <__sseek>:
 8006fe2:	b510      	push	{r4, lr}
 8006fe4:	460c      	mov	r4, r1
 8006fe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fea:	f000 f91b 	bl	8007224 <_lseek_r>
 8006fee:	1c43      	adds	r3, r0, #1
 8006ff0:	89a3      	ldrh	r3, [r4, #12]
 8006ff2:	bf15      	itete	ne
 8006ff4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006ff6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006ffa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006ffe:	81a3      	strheq	r3, [r4, #12]
 8007000:	bf18      	it	ne
 8007002:	81a3      	strhne	r3, [r4, #12]
 8007004:	bd10      	pop	{r4, pc}

08007006 <__sclose>:
 8007006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800700a:	f000 b89d 	b.w	8007148 <_close_r>

0800700e <__swbuf_r>:
 800700e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007010:	460e      	mov	r6, r1
 8007012:	4614      	mov	r4, r2
 8007014:	4605      	mov	r5, r0
 8007016:	b118      	cbz	r0, 8007020 <__swbuf_r+0x12>
 8007018:	6a03      	ldr	r3, [r0, #32]
 800701a:	b90b      	cbnz	r3, 8007020 <__swbuf_r+0x12>
 800701c:	f7ff fed8 	bl	8006dd0 <__sinit>
 8007020:	69a3      	ldr	r3, [r4, #24]
 8007022:	60a3      	str	r3, [r4, #8]
 8007024:	89a3      	ldrh	r3, [r4, #12]
 8007026:	071a      	lsls	r2, r3, #28
 8007028:	d501      	bpl.n	800702e <__swbuf_r+0x20>
 800702a:	6923      	ldr	r3, [r4, #16]
 800702c:	b943      	cbnz	r3, 8007040 <__swbuf_r+0x32>
 800702e:	4621      	mov	r1, r4
 8007030:	4628      	mov	r0, r5
 8007032:	f000 f82b 	bl	800708c <__swsetup_r>
 8007036:	b118      	cbz	r0, 8007040 <__swbuf_r+0x32>
 8007038:	f04f 37ff 	mov.w	r7, #4294967295
 800703c:	4638      	mov	r0, r7
 800703e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007040:	6823      	ldr	r3, [r4, #0]
 8007042:	6922      	ldr	r2, [r4, #16]
 8007044:	1a98      	subs	r0, r3, r2
 8007046:	6963      	ldr	r3, [r4, #20]
 8007048:	b2f6      	uxtb	r6, r6
 800704a:	4283      	cmp	r3, r0
 800704c:	4637      	mov	r7, r6
 800704e:	dc05      	bgt.n	800705c <__swbuf_r+0x4e>
 8007050:	4621      	mov	r1, r4
 8007052:	4628      	mov	r0, r5
 8007054:	f000 fefa 	bl	8007e4c <_fflush_r>
 8007058:	2800      	cmp	r0, #0
 800705a:	d1ed      	bne.n	8007038 <__swbuf_r+0x2a>
 800705c:	68a3      	ldr	r3, [r4, #8]
 800705e:	3b01      	subs	r3, #1
 8007060:	60a3      	str	r3, [r4, #8]
 8007062:	6823      	ldr	r3, [r4, #0]
 8007064:	1c5a      	adds	r2, r3, #1
 8007066:	6022      	str	r2, [r4, #0]
 8007068:	701e      	strb	r6, [r3, #0]
 800706a:	6962      	ldr	r2, [r4, #20]
 800706c:	1c43      	adds	r3, r0, #1
 800706e:	429a      	cmp	r2, r3
 8007070:	d004      	beq.n	800707c <__swbuf_r+0x6e>
 8007072:	89a3      	ldrh	r3, [r4, #12]
 8007074:	07db      	lsls	r3, r3, #31
 8007076:	d5e1      	bpl.n	800703c <__swbuf_r+0x2e>
 8007078:	2e0a      	cmp	r6, #10
 800707a:	d1df      	bne.n	800703c <__swbuf_r+0x2e>
 800707c:	4621      	mov	r1, r4
 800707e:	4628      	mov	r0, r5
 8007080:	f000 fee4 	bl	8007e4c <_fflush_r>
 8007084:	2800      	cmp	r0, #0
 8007086:	d0d9      	beq.n	800703c <__swbuf_r+0x2e>
 8007088:	e7d6      	b.n	8007038 <__swbuf_r+0x2a>
	...

0800708c <__swsetup_r>:
 800708c:	b538      	push	{r3, r4, r5, lr}
 800708e:	4b29      	ldr	r3, [pc, #164]	@ (8007134 <__swsetup_r+0xa8>)
 8007090:	4605      	mov	r5, r0
 8007092:	6818      	ldr	r0, [r3, #0]
 8007094:	460c      	mov	r4, r1
 8007096:	b118      	cbz	r0, 80070a0 <__swsetup_r+0x14>
 8007098:	6a03      	ldr	r3, [r0, #32]
 800709a:	b90b      	cbnz	r3, 80070a0 <__swsetup_r+0x14>
 800709c:	f7ff fe98 	bl	8006dd0 <__sinit>
 80070a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070a4:	0719      	lsls	r1, r3, #28
 80070a6:	d422      	bmi.n	80070ee <__swsetup_r+0x62>
 80070a8:	06da      	lsls	r2, r3, #27
 80070aa:	d407      	bmi.n	80070bc <__swsetup_r+0x30>
 80070ac:	2209      	movs	r2, #9
 80070ae:	602a      	str	r2, [r5, #0]
 80070b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070b4:	81a3      	strh	r3, [r4, #12]
 80070b6:	f04f 30ff 	mov.w	r0, #4294967295
 80070ba:	e033      	b.n	8007124 <__swsetup_r+0x98>
 80070bc:	0758      	lsls	r0, r3, #29
 80070be:	d512      	bpl.n	80070e6 <__swsetup_r+0x5a>
 80070c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070c2:	b141      	cbz	r1, 80070d6 <__swsetup_r+0x4a>
 80070c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070c8:	4299      	cmp	r1, r3
 80070ca:	d002      	beq.n	80070d2 <__swsetup_r+0x46>
 80070cc:	4628      	mov	r0, r5
 80070ce:	f000 f91b 	bl	8007308 <_free_r>
 80070d2:	2300      	movs	r3, #0
 80070d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80070d6:	89a3      	ldrh	r3, [r4, #12]
 80070d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80070dc:	81a3      	strh	r3, [r4, #12]
 80070de:	2300      	movs	r3, #0
 80070e0:	6063      	str	r3, [r4, #4]
 80070e2:	6923      	ldr	r3, [r4, #16]
 80070e4:	6023      	str	r3, [r4, #0]
 80070e6:	89a3      	ldrh	r3, [r4, #12]
 80070e8:	f043 0308 	orr.w	r3, r3, #8
 80070ec:	81a3      	strh	r3, [r4, #12]
 80070ee:	6923      	ldr	r3, [r4, #16]
 80070f0:	b94b      	cbnz	r3, 8007106 <__swsetup_r+0x7a>
 80070f2:	89a3      	ldrh	r3, [r4, #12]
 80070f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80070f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070fc:	d003      	beq.n	8007106 <__swsetup_r+0x7a>
 80070fe:	4621      	mov	r1, r4
 8007100:	4628      	mov	r0, r5
 8007102:	f000 fef1 	bl	8007ee8 <__smakebuf_r>
 8007106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800710a:	f013 0201 	ands.w	r2, r3, #1
 800710e:	d00a      	beq.n	8007126 <__swsetup_r+0x9a>
 8007110:	2200      	movs	r2, #0
 8007112:	60a2      	str	r2, [r4, #8]
 8007114:	6962      	ldr	r2, [r4, #20]
 8007116:	4252      	negs	r2, r2
 8007118:	61a2      	str	r2, [r4, #24]
 800711a:	6922      	ldr	r2, [r4, #16]
 800711c:	b942      	cbnz	r2, 8007130 <__swsetup_r+0xa4>
 800711e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007122:	d1c5      	bne.n	80070b0 <__swsetup_r+0x24>
 8007124:	bd38      	pop	{r3, r4, r5, pc}
 8007126:	0799      	lsls	r1, r3, #30
 8007128:	bf58      	it	pl
 800712a:	6962      	ldrpl	r2, [r4, #20]
 800712c:	60a2      	str	r2, [r4, #8]
 800712e:	e7f4      	b.n	800711a <__swsetup_r+0x8e>
 8007130:	2000      	movs	r0, #0
 8007132:	e7f7      	b.n	8007124 <__swsetup_r+0x98>
 8007134:	2000001c 	.word	0x2000001c

08007138 <memset>:
 8007138:	4402      	add	r2, r0
 800713a:	4603      	mov	r3, r0
 800713c:	4293      	cmp	r3, r2
 800713e:	d100      	bne.n	8007142 <memset+0xa>
 8007140:	4770      	bx	lr
 8007142:	f803 1b01 	strb.w	r1, [r3], #1
 8007146:	e7f9      	b.n	800713c <memset+0x4>

08007148 <_close_r>:
 8007148:	b538      	push	{r3, r4, r5, lr}
 800714a:	4d06      	ldr	r5, [pc, #24]	@ (8007164 <_close_r+0x1c>)
 800714c:	2300      	movs	r3, #0
 800714e:	4604      	mov	r4, r0
 8007150:	4608      	mov	r0, r1
 8007152:	602b      	str	r3, [r5, #0]
 8007154:	f7f9 fed3 	bl	8000efe <_close>
 8007158:	1c43      	adds	r3, r0, #1
 800715a:	d102      	bne.n	8007162 <_close_r+0x1a>
 800715c:	682b      	ldr	r3, [r5, #0]
 800715e:	b103      	cbz	r3, 8007162 <_close_r+0x1a>
 8007160:	6023      	str	r3, [r4, #0]
 8007162:	bd38      	pop	{r3, r4, r5, pc}
 8007164:	200054c0 	.word	0x200054c0

08007168 <_reclaim_reent>:
 8007168:	4b2d      	ldr	r3, [pc, #180]	@ (8007220 <_reclaim_reent+0xb8>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4283      	cmp	r3, r0
 800716e:	b570      	push	{r4, r5, r6, lr}
 8007170:	4604      	mov	r4, r0
 8007172:	d053      	beq.n	800721c <_reclaim_reent+0xb4>
 8007174:	69c3      	ldr	r3, [r0, #28]
 8007176:	b31b      	cbz	r3, 80071c0 <_reclaim_reent+0x58>
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	b163      	cbz	r3, 8007196 <_reclaim_reent+0x2e>
 800717c:	2500      	movs	r5, #0
 800717e:	69e3      	ldr	r3, [r4, #28]
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	5959      	ldr	r1, [r3, r5]
 8007184:	b9b1      	cbnz	r1, 80071b4 <_reclaim_reent+0x4c>
 8007186:	3504      	adds	r5, #4
 8007188:	2d80      	cmp	r5, #128	@ 0x80
 800718a:	d1f8      	bne.n	800717e <_reclaim_reent+0x16>
 800718c:	69e3      	ldr	r3, [r4, #28]
 800718e:	4620      	mov	r0, r4
 8007190:	68d9      	ldr	r1, [r3, #12]
 8007192:	f000 f8b9 	bl	8007308 <_free_r>
 8007196:	69e3      	ldr	r3, [r4, #28]
 8007198:	6819      	ldr	r1, [r3, #0]
 800719a:	b111      	cbz	r1, 80071a2 <_reclaim_reent+0x3a>
 800719c:	4620      	mov	r0, r4
 800719e:	f000 f8b3 	bl	8007308 <_free_r>
 80071a2:	69e3      	ldr	r3, [r4, #28]
 80071a4:	689d      	ldr	r5, [r3, #8]
 80071a6:	b15d      	cbz	r5, 80071c0 <_reclaim_reent+0x58>
 80071a8:	4629      	mov	r1, r5
 80071aa:	4620      	mov	r0, r4
 80071ac:	682d      	ldr	r5, [r5, #0]
 80071ae:	f000 f8ab 	bl	8007308 <_free_r>
 80071b2:	e7f8      	b.n	80071a6 <_reclaim_reent+0x3e>
 80071b4:	680e      	ldr	r6, [r1, #0]
 80071b6:	4620      	mov	r0, r4
 80071b8:	f000 f8a6 	bl	8007308 <_free_r>
 80071bc:	4631      	mov	r1, r6
 80071be:	e7e1      	b.n	8007184 <_reclaim_reent+0x1c>
 80071c0:	6961      	ldr	r1, [r4, #20]
 80071c2:	b111      	cbz	r1, 80071ca <_reclaim_reent+0x62>
 80071c4:	4620      	mov	r0, r4
 80071c6:	f000 f89f 	bl	8007308 <_free_r>
 80071ca:	69e1      	ldr	r1, [r4, #28]
 80071cc:	b111      	cbz	r1, 80071d4 <_reclaim_reent+0x6c>
 80071ce:	4620      	mov	r0, r4
 80071d0:	f000 f89a 	bl	8007308 <_free_r>
 80071d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80071d6:	b111      	cbz	r1, 80071de <_reclaim_reent+0x76>
 80071d8:	4620      	mov	r0, r4
 80071da:	f000 f895 	bl	8007308 <_free_r>
 80071de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071e0:	b111      	cbz	r1, 80071e8 <_reclaim_reent+0x80>
 80071e2:	4620      	mov	r0, r4
 80071e4:	f000 f890 	bl	8007308 <_free_r>
 80071e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80071ea:	b111      	cbz	r1, 80071f2 <_reclaim_reent+0x8a>
 80071ec:	4620      	mov	r0, r4
 80071ee:	f000 f88b 	bl	8007308 <_free_r>
 80071f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80071f4:	b111      	cbz	r1, 80071fc <_reclaim_reent+0x94>
 80071f6:	4620      	mov	r0, r4
 80071f8:	f000 f886 	bl	8007308 <_free_r>
 80071fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80071fe:	b111      	cbz	r1, 8007206 <_reclaim_reent+0x9e>
 8007200:	4620      	mov	r0, r4
 8007202:	f000 f881 	bl	8007308 <_free_r>
 8007206:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007208:	b111      	cbz	r1, 8007210 <_reclaim_reent+0xa8>
 800720a:	4620      	mov	r0, r4
 800720c:	f000 f87c 	bl	8007308 <_free_r>
 8007210:	6a23      	ldr	r3, [r4, #32]
 8007212:	b11b      	cbz	r3, 800721c <_reclaim_reent+0xb4>
 8007214:	4620      	mov	r0, r4
 8007216:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800721a:	4718      	bx	r3
 800721c:	bd70      	pop	{r4, r5, r6, pc}
 800721e:	bf00      	nop
 8007220:	2000001c 	.word	0x2000001c

08007224 <_lseek_r>:
 8007224:	b538      	push	{r3, r4, r5, lr}
 8007226:	4d07      	ldr	r5, [pc, #28]	@ (8007244 <_lseek_r+0x20>)
 8007228:	4604      	mov	r4, r0
 800722a:	4608      	mov	r0, r1
 800722c:	4611      	mov	r1, r2
 800722e:	2200      	movs	r2, #0
 8007230:	602a      	str	r2, [r5, #0]
 8007232:	461a      	mov	r2, r3
 8007234:	f7f9 fe8a 	bl	8000f4c <_lseek>
 8007238:	1c43      	adds	r3, r0, #1
 800723a:	d102      	bne.n	8007242 <_lseek_r+0x1e>
 800723c:	682b      	ldr	r3, [r5, #0]
 800723e:	b103      	cbz	r3, 8007242 <_lseek_r+0x1e>
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	bd38      	pop	{r3, r4, r5, pc}
 8007244:	200054c0 	.word	0x200054c0

08007248 <_read_r>:
 8007248:	b538      	push	{r3, r4, r5, lr}
 800724a:	4d07      	ldr	r5, [pc, #28]	@ (8007268 <_read_r+0x20>)
 800724c:	4604      	mov	r4, r0
 800724e:	4608      	mov	r0, r1
 8007250:	4611      	mov	r1, r2
 8007252:	2200      	movs	r2, #0
 8007254:	602a      	str	r2, [r5, #0]
 8007256:	461a      	mov	r2, r3
 8007258:	f7f9 fe18 	bl	8000e8c <_read>
 800725c:	1c43      	adds	r3, r0, #1
 800725e:	d102      	bne.n	8007266 <_read_r+0x1e>
 8007260:	682b      	ldr	r3, [r5, #0]
 8007262:	b103      	cbz	r3, 8007266 <_read_r+0x1e>
 8007264:	6023      	str	r3, [r4, #0]
 8007266:	bd38      	pop	{r3, r4, r5, pc}
 8007268:	200054c0 	.word	0x200054c0

0800726c <_write_r>:
 800726c:	b538      	push	{r3, r4, r5, lr}
 800726e:	4d07      	ldr	r5, [pc, #28]	@ (800728c <_write_r+0x20>)
 8007270:	4604      	mov	r4, r0
 8007272:	4608      	mov	r0, r1
 8007274:	4611      	mov	r1, r2
 8007276:	2200      	movs	r2, #0
 8007278:	602a      	str	r2, [r5, #0]
 800727a:	461a      	mov	r2, r3
 800727c:	f7f9 fe23 	bl	8000ec6 <_write>
 8007280:	1c43      	adds	r3, r0, #1
 8007282:	d102      	bne.n	800728a <_write_r+0x1e>
 8007284:	682b      	ldr	r3, [r5, #0]
 8007286:	b103      	cbz	r3, 800728a <_write_r+0x1e>
 8007288:	6023      	str	r3, [r4, #0]
 800728a:	bd38      	pop	{r3, r4, r5, pc}
 800728c:	200054c0 	.word	0x200054c0

08007290 <__errno>:
 8007290:	4b01      	ldr	r3, [pc, #4]	@ (8007298 <__errno+0x8>)
 8007292:	6818      	ldr	r0, [r3, #0]
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	2000001c 	.word	0x2000001c

0800729c <__libc_init_array>:
 800729c:	b570      	push	{r4, r5, r6, lr}
 800729e:	4d0d      	ldr	r5, [pc, #52]	@ (80072d4 <__libc_init_array+0x38>)
 80072a0:	4c0d      	ldr	r4, [pc, #52]	@ (80072d8 <__libc_init_array+0x3c>)
 80072a2:	1b64      	subs	r4, r4, r5
 80072a4:	10a4      	asrs	r4, r4, #2
 80072a6:	2600      	movs	r6, #0
 80072a8:	42a6      	cmp	r6, r4
 80072aa:	d109      	bne.n	80072c0 <__libc_init_array+0x24>
 80072ac:	4d0b      	ldr	r5, [pc, #44]	@ (80072dc <__libc_init_array+0x40>)
 80072ae:	4c0c      	ldr	r4, [pc, #48]	@ (80072e0 <__libc_init_array+0x44>)
 80072b0:	f000 fed8 	bl	8008064 <_init>
 80072b4:	1b64      	subs	r4, r4, r5
 80072b6:	10a4      	asrs	r4, r4, #2
 80072b8:	2600      	movs	r6, #0
 80072ba:	42a6      	cmp	r6, r4
 80072bc:	d105      	bne.n	80072ca <__libc_init_array+0x2e>
 80072be:	bd70      	pop	{r4, r5, r6, pc}
 80072c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80072c4:	4798      	blx	r3
 80072c6:	3601      	adds	r6, #1
 80072c8:	e7ee      	b.n	80072a8 <__libc_init_array+0xc>
 80072ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80072ce:	4798      	blx	r3
 80072d0:	3601      	adds	r6, #1
 80072d2:	e7f2      	b.n	80072ba <__libc_init_array+0x1e>
 80072d4:	080081c8 	.word	0x080081c8
 80072d8:	080081c8 	.word	0x080081c8
 80072dc:	080081c8 	.word	0x080081c8
 80072e0:	080081cc 	.word	0x080081cc

080072e4 <__retarget_lock_init_recursive>:
 80072e4:	4770      	bx	lr

080072e6 <__retarget_lock_acquire_recursive>:
 80072e6:	4770      	bx	lr

080072e8 <__retarget_lock_release_recursive>:
 80072e8:	4770      	bx	lr

080072ea <memcpy>:
 80072ea:	440a      	add	r2, r1
 80072ec:	4291      	cmp	r1, r2
 80072ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80072f2:	d100      	bne.n	80072f6 <memcpy+0xc>
 80072f4:	4770      	bx	lr
 80072f6:	b510      	push	{r4, lr}
 80072f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007300:	4291      	cmp	r1, r2
 8007302:	d1f9      	bne.n	80072f8 <memcpy+0xe>
 8007304:	bd10      	pop	{r4, pc}
	...

08007308 <_free_r>:
 8007308:	b538      	push	{r3, r4, r5, lr}
 800730a:	4605      	mov	r5, r0
 800730c:	2900      	cmp	r1, #0
 800730e:	d041      	beq.n	8007394 <_free_r+0x8c>
 8007310:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007314:	1f0c      	subs	r4, r1, #4
 8007316:	2b00      	cmp	r3, #0
 8007318:	bfb8      	it	lt
 800731a:	18e4      	addlt	r4, r4, r3
 800731c:	f000 f8e0 	bl	80074e0 <__malloc_lock>
 8007320:	4a1d      	ldr	r2, [pc, #116]	@ (8007398 <_free_r+0x90>)
 8007322:	6813      	ldr	r3, [r2, #0]
 8007324:	b933      	cbnz	r3, 8007334 <_free_r+0x2c>
 8007326:	6063      	str	r3, [r4, #4]
 8007328:	6014      	str	r4, [r2, #0]
 800732a:	4628      	mov	r0, r5
 800732c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007330:	f000 b8dc 	b.w	80074ec <__malloc_unlock>
 8007334:	42a3      	cmp	r3, r4
 8007336:	d908      	bls.n	800734a <_free_r+0x42>
 8007338:	6820      	ldr	r0, [r4, #0]
 800733a:	1821      	adds	r1, r4, r0
 800733c:	428b      	cmp	r3, r1
 800733e:	bf01      	itttt	eq
 8007340:	6819      	ldreq	r1, [r3, #0]
 8007342:	685b      	ldreq	r3, [r3, #4]
 8007344:	1809      	addeq	r1, r1, r0
 8007346:	6021      	streq	r1, [r4, #0]
 8007348:	e7ed      	b.n	8007326 <_free_r+0x1e>
 800734a:	461a      	mov	r2, r3
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	b10b      	cbz	r3, 8007354 <_free_r+0x4c>
 8007350:	42a3      	cmp	r3, r4
 8007352:	d9fa      	bls.n	800734a <_free_r+0x42>
 8007354:	6811      	ldr	r1, [r2, #0]
 8007356:	1850      	adds	r0, r2, r1
 8007358:	42a0      	cmp	r0, r4
 800735a:	d10b      	bne.n	8007374 <_free_r+0x6c>
 800735c:	6820      	ldr	r0, [r4, #0]
 800735e:	4401      	add	r1, r0
 8007360:	1850      	adds	r0, r2, r1
 8007362:	4283      	cmp	r3, r0
 8007364:	6011      	str	r1, [r2, #0]
 8007366:	d1e0      	bne.n	800732a <_free_r+0x22>
 8007368:	6818      	ldr	r0, [r3, #0]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	6053      	str	r3, [r2, #4]
 800736e:	4408      	add	r0, r1
 8007370:	6010      	str	r0, [r2, #0]
 8007372:	e7da      	b.n	800732a <_free_r+0x22>
 8007374:	d902      	bls.n	800737c <_free_r+0x74>
 8007376:	230c      	movs	r3, #12
 8007378:	602b      	str	r3, [r5, #0]
 800737a:	e7d6      	b.n	800732a <_free_r+0x22>
 800737c:	6820      	ldr	r0, [r4, #0]
 800737e:	1821      	adds	r1, r4, r0
 8007380:	428b      	cmp	r3, r1
 8007382:	bf04      	itt	eq
 8007384:	6819      	ldreq	r1, [r3, #0]
 8007386:	685b      	ldreq	r3, [r3, #4]
 8007388:	6063      	str	r3, [r4, #4]
 800738a:	bf04      	itt	eq
 800738c:	1809      	addeq	r1, r1, r0
 800738e:	6021      	streq	r1, [r4, #0]
 8007390:	6054      	str	r4, [r2, #4]
 8007392:	e7ca      	b.n	800732a <_free_r+0x22>
 8007394:	bd38      	pop	{r3, r4, r5, pc}
 8007396:	bf00      	nop
 8007398:	200054cc 	.word	0x200054cc

0800739c <sbrk_aligned>:
 800739c:	b570      	push	{r4, r5, r6, lr}
 800739e:	4e0f      	ldr	r6, [pc, #60]	@ (80073dc <sbrk_aligned+0x40>)
 80073a0:	460c      	mov	r4, r1
 80073a2:	6831      	ldr	r1, [r6, #0]
 80073a4:	4605      	mov	r5, r0
 80073a6:	b911      	cbnz	r1, 80073ae <sbrk_aligned+0x12>
 80073a8:	f000 fe16 	bl	8007fd8 <_sbrk_r>
 80073ac:	6030      	str	r0, [r6, #0]
 80073ae:	4621      	mov	r1, r4
 80073b0:	4628      	mov	r0, r5
 80073b2:	f000 fe11 	bl	8007fd8 <_sbrk_r>
 80073b6:	1c43      	adds	r3, r0, #1
 80073b8:	d103      	bne.n	80073c2 <sbrk_aligned+0x26>
 80073ba:	f04f 34ff 	mov.w	r4, #4294967295
 80073be:	4620      	mov	r0, r4
 80073c0:	bd70      	pop	{r4, r5, r6, pc}
 80073c2:	1cc4      	adds	r4, r0, #3
 80073c4:	f024 0403 	bic.w	r4, r4, #3
 80073c8:	42a0      	cmp	r0, r4
 80073ca:	d0f8      	beq.n	80073be <sbrk_aligned+0x22>
 80073cc:	1a21      	subs	r1, r4, r0
 80073ce:	4628      	mov	r0, r5
 80073d0:	f000 fe02 	bl	8007fd8 <_sbrk_r>
 80073d4:	3001      	adds	r0, #1
 80073d6:	d1f2      	bne.n	80073be <sbrk_aligned+0x22>
 80073d8:	e7ef      	b.n	80073ba <sbrk_aligned+0x1e>
 80073da:	bf00      	nop
 80073dc:	200054c8 	.word	0x200054c8

080073e0 <_malloc_r>:
 80073e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073e4:	1ccd      	adds	r5, r1, #3
 80073e6:	f025 0503 	bic.w	r5, r5, #3
 80073ea:	3508      	adds	r5, #8
 80073ec:	2d0c      	cmp	r5, #12
 80073ee:	bf38      	it	cc
 80073f0:	250c      	movcc	r5, #12
 80073f2:	2d00      	cmp	r5, #0
 80073f4:	4606      	mov	r6, r0
 80073f6:	db01      	blt.n	80073fc <_malloc_r+0x1c>
 80073f8:	42a9      	cmp	r1, r5
 80073fa:	d904      	bls.n	8007406 <_malloc_r+0x26>
 80073fc:	230c      	movs	r3, #12
 80073fe:	6033      	str	r3, [r6, #0]
 8007400:	2000      	movs	r0, #0
 8007402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007406:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074dc <_malloc_r+0xfc>
 800740a:	f000 f869 	bl	80074e0 <__malloc_lock>
 800740e:	f8d8 3000 	ldr.w	r3, [r8]
 8007412:	461c      	mov	r4, r3
 8007414:	bb44      	cbnz	r4, 8007468 <_malloc_r+0x88>
 8007416:	4629      	mov	r1, r5
 8007418:	4630      	mov	r0, r6
 800741a:	f7ff ffbf 	bl	800739c <sbrk_aligned>
 800741e:	1c43      	adds	r3, r0, #1
 8007420:	4604      	mov	r4, r0
 8007422:	d158      	bne.n	80074d6 <_malloc_r+0xf6>
 8007424:	f8d8 4000 	ldr.w	r4, [r8]
 8007428:	4627      	mov	r7, r4
 800742a:	2f00      	cmp	r7, #0
 800742c:	d143      	bne.n	80074b6 <_malloc_r+0xd6>
 800742e:	2c00      	cmp	r4, #0
 8007430:	d04b      	beq.n	80074ca <_malloc_r+0xea>
 8007432:	6823      	ldr	r3, [r4, #0]
 8007434:	4639      	mov	r1, r7
 8007436:	4630      	mov	r0, r6
 8007438:	eb04 0903 	add.w	r9, r4, r3
 800743c:	f000 fdcc 	bl	8007fd8 <_sbrk_r>
 8007440:	4581      	cmp	r9, r0
 8007442:	d142      	bne.n	80074ca <_malloc_r+0xea>
 8007444:	6821      	ldr	r1, [r4, #0]
 8007446:	1a6d      	subs	r5, r5, r1
 8007448:	4629      	mov	r1, r5
 800744a:	4630      	mov	r0, r6
 800744c:	f7ff ffa6 	bl	800739c <sbrk_aligned>
 8007450:	3001      	adds	r0, #1
 8007452:	d03a      	beq.n	80074ca <_malloc_r+0xea>
 8007454:	6823      	ldr	r3, [r4, #0]
 8007456:	442b      	add	r3, r5
 8007458:	6023      	str	r3, [r4, #0]
 800745a:	f8d8 3000 	ldr.w	r3, [r8]
 800745e:	685a      	ldr	r2, [r3, #4]
 8007460:	bb62      	cbnz	r2, 80074bc <_malloc_r+0xdc>
 8007462:	f8c8 7000 	str.w	r7, [r8]
 8007466:	e00f      	b.n	8007488 <_malloc_r+0xa8>
 8007468:	6822      	ldr	r2, [r4, #0]
 800746a:	1b52      	subs	r2, r2, r5
 800746c:	d420      	bmi.n	80074b0 <_malloc_r+0xd0>
 800746e:	2a0b      	cmp	r2, #11
 8007470:	d917      	bls.n	80074a2 <_malloc_r+0xc2>
 8007472:	1961      	adds	r1, r4, r5
 8007474:	42a3      	cmp	r3, r4
 8007476:	6025      	str	r5, [r4, #0]
 8007478:	bf18      	it	ne
 800747a:	6059      	strne	r1, [r3, #4]
 800747c:	6863      	ldr	r3, [r4, #4]
 800747e:	bf08      	it	eq
 8007480:	f8c8 1000 	streq.w	r1, [r8]
 8007484:	5162      	str	r2, [r4, r5]
 8007486:	604b      	str	r3, [r1, #4]
 8007488:	4630      	mov	r0, r6
 800748a:	f000 f82f 	bl	80074ec <__malloc_unlock>
 800748e:	f104 000b 	add.w	r0, r4, #11
 8007492:	1d23      	adds	r3, r4, #4
 8007494:	f020 0007 	bic.w	r0, r0, #7
 8007498:	1ac2      	subs	r2, r0, r3
 800749a:	bf1c      	itt	ne
 800749c:	1a1b      	subne	r3, r3, r0
 800749e:	50a3      	strne	r3, [r4, r2]
 80074a0:	e7af      	b.n	8007402 <_malloc_r+0x22>
 80074a2:	6862      	ldr	r2, [r4, #4]
 80074a4:	42a3      	cmp	r3, r4
 80074a6:	bf0c      	ite	eq
 80074a8:	f8c8 2000 	streq.w	r2, [r8]
 80074ac:	605a      	strne	r2, [r3, #4]
 80074ae:	e7eb      	b.n	8007488 <_malloc_r+0xa8>
 80074b0:	4623      	mov	r3, r4
 80074b2:	6864      	ldr	r4, [r4, #4]
 80074b4:	e7ae      	b.n	8007414 <_malloc_r+0x34>
 80074b6:	463c      	mov	r4, r7
 80074b8:	687f      	ldr	r7, [r7, #4]
 80074ba:	e7b6      	b.n	800742a <_malloc_r+0x4a>
 80074bc:	461a      	mov	r2, r3
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	42a3      	cmp	r3, r4
 80074c2:	d1fb      	bne.n	80074bc <_malloc_r+0xdc>
 80074c4:	2300      	movs	r3, #0
 80074c6:	6053      	str	r3, [r2, #4]
 80074c8:	e7de      	b.n	8007488 <_malloc_r+0xa8>
 80074ca:	230c      	movs	r3, #12
 80074cc:	6033      	str	r3, [r6, #0]
 80074ce:	4630      	mov	r0, r6
 80074d0:	f000 f80c 	bl	80074ec <__malloc_unlock>
 80074d4:	e794      	b.n	8007400 <_malloc_r+0x20>
 80074d6:	6005      	str	r5, [r0, #0]
 80074d8:	e7d6      	b.n	8007488 <_malloc_r+0xa8>
 80074da:	bf00      	nop
 80074dc:	200054cc 	.word	0x200054cc

080074e0 <__malloc_lock>:
 80074e0:	4801      	ldr	r0, [pc, #4]	@ (80074e8 <__malloc_lock+0x8>)
 80074e2:	f7ff bf00 	b.w	80072e6 <__retarget_lock_acquire_recursive>
 80074e6:	bf00      	nop
 80074e8:	200054c4 	.word	0x200054c4

080074ec <__malloc_unlock>:
 80074ec:	4801      	ldr	r0, [pc, #4]	@ (80074f4 <__malloc_unlock+0x8>)
 80074ee:	f7ff befb 	b.w	80072e8 <__retarget_lock_release_recursive>
 80074f2:	bf00      	nop
 80074f4:	200054c4 	.word	0x200054c4

080074f8 <__ssputs_r>:
 80074f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074fc:	688e      	ldr	r6, [r1, #8]
 80074fe:	461f      	mov	r7, r3
 8007500:	42be      	cmp	r6, r7
 8007502:	680b      	ldr	r3, [r1, #0]
 8007504:	4682      	mov	sl, r0
 8007506:	460c      	mov	r4, r1
 8007508:	4690      	mov	r8, r2
 800750a:	d82d      	bhi.n	8007568 <__ssputs_r+0x70>
 800750c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007510:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007514:	d026      	beq.n	8007564 <__ssputs_r+0x6c>
 8007516:	6965      	ldr	r5, [r4, #20]
 8007518:	6909      	ldr	r1, [r1, #16]
 800751a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800751e:	eba3 0901 	sub.w	r9, r3, r1
 8007522:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007526:	1c7b      	adds	r3, r7, #1
 8007528:	444b      	add	r3, r9
 800752a:	106d      	asrs	r5, r5, #1
 800752c:	429d      	cmp	r5, r3
 800752e:	bf38      	it	cc
 8007530:	461d      	movcc	r5, r3
 8007532:	0553      	lsls	r3, r2, #21
 8007534:	d527      	bpl.n	8007586 <__ssputs_r+0x8e>
 8007536:	4629      	mov	r1, r5
 8007538:	f7ff ff52 	bl	80073e0 <_malloc_r>
 800753c:	4606      	mov	r6, r0
 800753e:	b360      	cbz	r0, 800759a <__ssputs_r+0xa2>
 8007540:	6921      	ldr	r1, [r4, #16]
 8007542:	464a      	mov	r2, r9
 8007544:	f7ff fed1 	bl	80072ea <memcpy>
 8007548:	89a3      	ldrh	r3, [r4, #12]
 800754a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800754e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007552:	81a3      	strh	r3, [r4, #12]
 8007554:	6126      	str	r6, [r4, #16]
 8007556:	6165      	str	r5, [r4, #20]
 8007558:	444e      	add	r6, r9
 800755a:	eba5 0509 	sub.w	r5, r5, r9
 800755e:	6026      	str	r6, [r4, #0]
 8007560:	60a5      	str	r5, [r4, #8]
 8007562:	463e      	mov	r6, r7
 8007564:	42be      	cmp	r6, r7
 8007566:	d900      	bls.n	800756a <__ssputs_r+0x72>
 8007568:	463e      	mov	r6, r7
 800756a:	6820      	ldr	r0, [r4, #0]
 800756c:	4632      	mov	r2, r6
 800756e:	4641      	mov	r1, r8
 8007570:	f000 fcf6 	bl	8007f60 <memmove>
 8007574:	68a3      	ldr	r3, [r4, #8]
 8007576:	1b9b      	subs	r3, r3, r6
 8007578:	60a3      	str	r3, [r4, #8]
 800757a:	6823      	ldr	r3, [r4, #0]
 800757c:	4433      	add	r3, r6
 800757e:	6023      	str	r3, [r4, #0]
 8007580:	2000      	movs	r0, #0
 8007582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007586:	462a      	mov	r2, r5
 8007588:	f000 fd36 	bl	8007ff8 <_realloc_r>
 800758c:	4606      	mov	r6, r0
 800758e:	2800      	cmp	r0, #0
 8007590:	d1e0      	bne.n	8007554 <__ssputs_r+0x5c>
 8007592:	6921      	ldr	r1, [r4, #16]
 8007594:	4650      	mov	r0, sl
 8007596:	f7ff feb7 	bl	8007308 <_free_r>
 800759a:	230c      	movs	r3, #12
 800759c:	f8ca 3000 	str.w	r3, [sl]
 80075a0:	89a3      	ldrh	r3, [r4, #12]
 80075a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075a6:	81a3      	strh	r3, [r4, #12]
 80075a8:	f04f 30ff 	mov.w	r0, #4294967295
 80075ac:	e7e9      	b.n	8007582 <__ssputs_r+0x8a>
	...

080075b0 <_svfiprintf_r>:
 80075b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b4:	4698      	mov	r8, r3
 80075b6:	898b      	ldrh	r3, [r1, #12]
 80075b8:	061b      	lsls	r3, r3, #24
 80075ba:	b09d      	sub	sp, #116	@ 0x74
 80075bc:	4607      	mov	r7, r0
 80075be:	460d      	mov	r5, r1
 80075c0:	4614      	mov	r4, r2
 80075c2:	d510      	bpl.n	80075e6 <_svfiprintf_r+0x36>
 80075c4:	690b      	ldr	r3, [r1, #16]
 80075c6:	b973      	cbnz	r3, 80075e6 <_svfiprintf_r+0x36>
 80075c8:	2140      	movs	r1, #64	@ 0x40
 80075ca:	f7ff ff09 	bl	80073e0 <_malloc_r>
 80075ce:	6028      	str	r0, [r5, #0]
 80075d0:	6128      	str	r0, [r5, #16]
 80075d2:	b930      	cbnz	r0, 80075e2 <_svfiprintf_r+0x32>
 80075d4:	230c      	movs	r3, #12
 80075d6:	603b      	str	r3, [r7, #0]
 80075d8:	f04f 30ff 	mov.w	r0, #4294967295
 80075dc:	b01d      	add	sp, #116	@ 0x74
 80075de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e2:	2340      	movs	r3, #64	@ 0x40
 80075e4:	616b      	str	r3, [r5, #20]
 80075e6:	2300      	movs	r3, #0
 80075e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80075ea:	2320      	movs	r3, #32
 80075ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80075f4:	2330      	movs	r3, #48	@ 0x30
 80075f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007794 <_svfiprintf_r+0x1e4>
 80075fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075fe:	f04f 0901 	mov.w	r9, #1
 8007602:	4623      	mov	r3, r4
 8007604:	469a      	mov	sl, r3
 8007606:	f813 2b01 	ldrb.w	r2, [r3], #1
 800760a:	b10a      	cbz	r2, 8007610 <_svfiprintf_r+0x60>
 800760c:	2a25      	cmp	r2, #37	@ 0x25
 800760e:	d1f9      	bne.n	8007604 <_svfiprintf_r+0x54>
 8007610:	ebba 0b04 	subs.w	fp, sl, r4
 8007614:	d00b      	beq.n	800762e <_svfiprintf_r+0x7e>
 8007616:	465b      	mov	r3, fp
 8007618:	4622      	mov	r2, r4
 800761a:	4629      	mov	r1, r5
 800761c:	4638      	mov	r0, r7
 800761e:	f7ff ff6b 	bl	80074f8 <__ssputs_r>
 8007622:	3001      	adds	r0, #1
 8007624:	f000 80a7 	beq.w	8007776 <_svfiprintf_r+0x1c6>
 8007628:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800762a:	445a      	add	r2, fp
 800762c:	9209      	str	r2, [sp, #36]	@ 0x24
 800762e:	f89a 3000 	ldrb.w	r3, [sl]
 8007632:	2b00      	cmp	r3, #0
 8007634:	f000 809f 	beq.w	8007776 <_svfiprintf_r+0x1c6>
 8007638:	2300      	movs	r3, #0
 800763a:	f04f 32ff 	mov.w	r2, #4294967295
 800763e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007642:	f10a 0a01 	add.w	sl, sl, #1
 8007646:	9304      	str	r3, [sp, #16]
 8007648:	9307      	str	r3, [sp, #28]
 800764a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800764e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007650:	4654      	mov	r4, sl
 8007652:	2205      	movs	r2, #5
 8007654:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007658:	484e      	ldr	r0, [pc, #312]	@ (8007794 <_svfiprintf_r+0x1e4>)
 800765a:	f7f8 fdb9 	bl	80001d0 <memchr>
 800765e:	9a04      	ldr	r2, [sp, #16]
 8007660:	b9d8      	cbnz	r0, 800769a <_svfiprintf_r+0xea>
 8007662:	06d0      	lsls	r0, r2, #27
 8007664:	bf44      	itt	mi
 8007666:	2320      	movmi	r3, #32
 8007668:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800766c:	0711      	lsls	r1, r2, #28
 800766e:	bf44      	itt	mi
 8007670:	232b      	movmi	r3, #43	@ 0x2b
 8007672:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007676:	f89a 3000 	ldrb.w	r3, [sl]
 800767a:	2b2a      	cmp	r3, #42	@ 0x2a
 800767c:	d015      	beq.n	80076aa <_svfiprintf_r+0xfa>
 800767e:	9a07      	ldr	r2, [sp, #28]
 8007680:	4654      	mov	r4, sl
 8007682:	2000      	movs	r0, #0
 8007684:	f04f 0c0a 	mov.w	ip, #10
 8007688:	4621      	mov	r1, r4
 800768a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800768e:	3b30      	subs	r3, #48	@ 0x30
 8007690:	2b09      	cmp	r3, #9
 8007692:	d94b      	bls.n	800772c <_svfiprintf_r+0x17c>
 8007694:	b1b0      	cbz	r0, 80076c4 <_svfiprintf_r+0x114>
 8007696:	9207      	str	r2, [sp, #28]
 8007698:	e014      	b.n	80076c4 <_svfiprintf_r+0x114>
 800769a:	eba0 0308 	sub.w	r3, r0, r8
 800769e:	fa09 f303 	lsl.w	r3, r9, r3
 80076a2:	4313      	orrs	r3, r2
 80076a4:	9304      	str	r3, [sp, #16]
 80076a6:	46a2      	mov	sl, r4
 80076a8:	e7d2      	b.n	8007650 <_svfiprintf_r+0xa0>
 80076aa:	9b03      	ldr	r3, [sp, #12]
 80076ac:	1d19      	adds	r1, r3, #4
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	9103      	str	r1, [sp, #12]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	bfbb      	ittet	lt
 80076b6:	425b      	neglt	r3, r3
 80076b8:	f042 0202 	orrlt.w	r2, r2, #2
 80076bc:	9307      	strge	r3, [sp, #28]
 80076be:	9307      	strlt	r3, [sp, #28]
 80076c0:	bfb8      	it	lt
 80076c2:	9204      	strlt	r2, [sp, #16]
 80076c4:	7823      	ldrb	r3, [r4, #0]
 80076c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80076c8:	d10a      	bne.n	80076e0 <_svfiprintf_r+0x130>
 80076ca:	7863      	ldrb	r3, [r4, #1]
 80076cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80076ce:	d132      	bne.n	8007736 <_svfiprintf_r+0x186>
 80076d0:	9b03      	ldr	r3, [sp, #12]
 80076d2:	1d1a      	adds	r2, r3, #4
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	9203      	str	r2, [sp, #12]
 80076d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076dc:	3402      	adds	r4, #2
 80076de:	9305      	str	r3, [sp, #20]
 80076e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80077a4 <_svfiprintf_r+0x1f4>
 80076e4:	7821      	ldrb	r1, [r4, #0]
 80076e6:	2203      	movs	r2, #3
 80076e8:	4650      	mov	r0, sl
 80076ea:	f7f8 fd71 	bl	80001d0 <memchr>
 80076ee:	b138      	cbz	r0, 8007700 <_svfiprintf_r+0x150>
 80076f0:	9b04      	ldr	r3, [sp, #16]
 80076f2:	eba0 000a 	sub.w	r0, r0, sl
 80076f6:	2240      	movs	r2, #64	@ 0x40
 80076f8:	4082      	lsls	r2, r0
 80076fa:	4313      	orrs	r3, r2
 80076fc:	3401      	adds	r4, #1
 80076fe:	9304      	str	r3, [sp, #16]
 8007700:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007704:	4824      	ldr	r0, [pc, #144]	@ (8007798 <_svfiprintf_r+0x1e8>)
 8007706:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800770a:	2206      	movs	r2, #6
 800770c:	f7f8 fd60 	bl	80001d0 <memchr>
 8007710:	2800      	cmp	r0, #0
 8007712:	d036      	beq.n	8007782 <_svfiprintf_r+0x1d2>
 8007714:	4b21      	ldr	r3, [pc, #132]	@ (800779c <_svfiprintf_r+0x1ec>)
 8007716:	bb1b      	cbnz	r3, 8007760 <_svfiprintf_r+0x1b0>
 8007718:	9b03      	ldr	r3, [sp, #12]
 800771a:	3307      	adds	r3, #7
 800771c:	f023 0307 	bic.w	r3, r3, #7
 8007720:	3308      	adds	r3, #8
 8007722:	9303      	str	r3, [sp, #12]
 8007724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007726:	4433      	add	r3, r6
 8007728:	9309      	str	r3, [sp, #36]	@ 0x24
 800772a:	e76a      	b.n	8007602 <_svfiprintf_r+0x52>
 800772c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007730:	460c      	mov	r4, r1
 8007732:	2001      	movs	r0, #1
 8007734:	e7a8      	b.n	8007688 <_svfiprintf_r+0xd8>
 8007736:	2300      	movs	r3, #0
 8007738:	3401      	adds	r4, #1
 800773a:	9305      	str	r3, [sp, #20]
 800773c:	4619      	mov	r1, r3
 800773e:	f04f 0c0a 	mov.w	ip, #10
 8007742:	4620      	mov	r0, r4
 8007744:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007748:	3a30      	subs	r2, #48	@ 0x30
 800774a:	2a09      	cmp	r2, #9
 800774c:	d903      	bls.n	8007756 <_svfiprintf_r+0x1a6>
 800774e:	2b00      	cmp	r3, #0
 8007750:	d0c6      	beq.n	80076e0 <_svfiprintf_r+0x130>
 8007752:	9105      	str	r1, [sp, #20]
 8007754:	e7c4      	b.n	80076e0 <_svfiprintf_r+0x130>
 8007756:	fb0c 2101 	mla	r1, ip, r1, r2
 800775a:	4604      	mov	r4, r0
 800775c:	2301      	movs	r3, #1
 800775e:	e7f0      	b.n	8007742 <_svfiprintf_r+0x192>
 8007760:	ab03      	add	r3, sp, #12
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	462a      	mov	r2, r5
 8007766:	4b0e      	ldr	r3, [pc, #56]	@ (80077a0 <_svfiprintf_r+0x1f0>)
 8007768:	a904      	add	r1, sp, #16
 800776a:	4638      	mov	r0, r7
 800776c:	f3af 8000 	nop.w
 8007770:	1c42      	adds	r2, r0, #1
 8007772:	4606      	mov	r6, r0
 8007774:	d1d6      	bne.n	8007724 <_svfiprintf_r+0x174>
 8007776:	89ab      	ldrh	r3, [r5, #12]
 8007778:	065b      	lsls	r3, r3, #25
 800777a:	f53f af2d 	bmi.w	80075d8 <_svfiprintf_r+0x28>
 800777e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007780:	e72c      	b.n	80075dc <_svfiprintf_r+0x2c>
 8007782:	ab03      	add	r3, sp, #12
 8007784:	9300      	str	r3, [sp, #0]
 8007786:	462a      	mov	r2, r5
 8007788:	4b05      	ldr	r3, [pc, #20]	@ (80077a0 <_svfiprintf_r+0x1f0>)
 800778a:	a904      	add	r1, sp, #16
 800778c:	4638      	mov	r0, r7
 800778e:	f000 f9bb 	bl	8007b08 <_printf_i>
 8007792:	e7ed      	b.n	8007770 <_svfiprintf_r+0x1c0>
 8007794:	0800818c 	.word	0x0800818c
 8007798:	08008196 	.word	0x08008196
 800779c:	00000000 	.word	0x00000000
 80077a0:	080074f9 	.word	0x080074f9
 80077a4:	08008192 	.word	0x08008192

080077a8 <__sfputc_r>:
 80077a8:	6893      	ldr	r3, [r2, #8]
 80077aa:	3b01      	subs	r3, #1
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	b410      	push	{r4}
 80077b0:	6093      	str	r3, [r2, #8]
 80077b2:	da08      	bge.n	80077c6 <__sfputc_r+0x1e>
 80077b4:	6994      	ldr	r4, [r2, #24]
 80077b6:	42a3      	cmp	r3, r4
 80077b8:	db01      	blt.n	80077be <__sfputc_r+0x16>
 80077ba:	290a      	cmp	r1, #10
 80077bc:	d103      	bne.n	80077c6 <__sfputc_r+0x1e>
 80077be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077c2:	f7ff bc24 	b.w	800700e <__swbuf_r>
 80077c6:	6813      	ldr	r3, [r2, #0]
 80077c8:	1c58      	adds	r0, r3, #1
 80077ca:	6010      	str	r0, [r2, #0]
 80077cc:	7019      	strb	r1, [r3, #0]
 80077ce:	4608      	mov	r0, r1
 80077d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077d4:	4770      	bx	lr

080077d6 <__sfputs_r>:
 80077d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077d8:	4606      	mov	r6, r0
 80077da:	460f      	mov	r7, r1
 80077dc:	4614      	mov	r4, r2
 80077de:	18d5      	adds	r5, r2, r3
 80077e0:	42ac      	cmp	r4, r5
 80077e2:	d101      	bne.n	80077e8 <__sfputs_r+0x12>
 80077e4:	2000      	movs	r0, #0
 80077e6:	e007      	b.n	80077f8 <__sfputs_r+0x22>
 80077e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077ec:	463a      	mov	r2, r7
 80077ee:	4630      	mov	r0, r6
 80077f0:	f7ff ffda 	bl	80077a8 <__sfputc_r>
 80077f4:	1c43      	adds	r3, r0, #1
 80077f6:	d1f3      	bne.n	80077e0 <__sfputs_r+0xa>
 80077f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080077fc <_vfiprintf_r>:
 80077fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007800:	460d      	mov	r5, r1
 8007802:	b09d      	sub	sp, #116	@ 0x74
 8007804:	4614      	mov	r4, r2
 8007806:	4698      	mov	r8, r3
 8007808:	4606      	mov	r6, r0
 800780a:	b118      	cbz	r0, 8007814 <_vfiprintf_r+0x18>
 800780c:	6a03      	ldr	r3, [r0, #32]
 800780e:	b90b      	cbnz	r3, 8007814 <_vfiprintf_r+0x18>
 8007810:	f7ff fade 	bl	8006dd0 <__sinit>
 8007814:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007816:	07d9      	lsls	r1, r3, #31
 8007818:	d405      	bmi.n	8007826 <_vfiprintf_r+0x2a>
 800781a:	89ab      	ldrh	r3, [r5, #12]
 800781c:	059a      	lsls	r2, r3, #22
 800781e:	d402      	bmi.n	8007826 <_vfiprintf_r+0x2a>
 8007820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007822:	f7ff fd60 	bl	80072e6 <__retarget_lock_acquire_recursive>
 8007826:	89ab      	ldrh	r3, [r5, #12]
 8007828:	071b      	lsls	r3, r3, #28
 800782a:	d501      	bpl.n	8007830 <_vfiprintf_r+0x34>
 800782c:	692b      	ldr	r3, [r5, #16]
 800782e:	b99b      	cbnz	r3, 8007858 <_vfiprintf_r+0x5c>
 8007830:	4629      	mov	r1, r5
 8007832:	4630      	mov	r0, r6
 8007834:	f7ff fc2a 	bl	800708c <__swsetup_r>
 8007838:	b170      	cbz	r0, 8007858 <_vfiprintf_r+0x5c>
 800783a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800783c:	07dc      	lsls	r4, r3, #31
 800783e:	d504      	bpl.n	800784a <_vfiprintf_r+0x4e>
 8007840:	f04f 30ff 	mov.w	r0, #4294967295
 8007844:	b01d      	add	sp, #116	@ 0x74
 8007846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800784a:	89ab      	ldrh	r3, [r5, #12]
 800784c:	0598      	lsls	r0, r3, #22
 800784e:	d4f7      	bmi.n	8007840 <_vfiprintf_r+0x44>
 8007850:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007852:	f7ff fd49 	bl	80072e8 <__retarget_lock_release_recursive>
 8007856:	e7f3      	b.n	8007840 <_vfiprintf_r+0x44>
 8007858:	2300      	movs	r3, #0
 800785a:	9309      	str	r3, [sp, #36]	@ 0x24
 800785c:	2320      	movs	r3, #32
 800785e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007862:	f8cd 800c 	str.w	r8, [sp, #12]
 8007866:	2330      	movs	r3, #48	@ 0x30
 8007868:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007a18 <_vfiprintf_r+0x21c>
 800786c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007870:	f04f 0901 	mov.w	r9, #1
 8007874:	4623      	mov	r3, r4
 8007876:	469a      	mov	sl, r3
 8007878:	f813 2b01 	ldrb.w	r2, [r3], #1
 800787c:	b10a      	cbz	r2, 8007882 <_vfiprintf_r+0x86>
 800787e:	2a25      	cmp	r2, #37	@ 0x25
 8007880:	d1f9      	bne.n	8007876 <_vfiprintf_r+0x7a>
 8007882:	ebba 0b04 	subs.w	fp, sl, r4
 8007886:	d00b      	beq.n	80078a0 <_vfiprintf_r+0xa4>
 8007888:	465b      	mov	r3, fp
 800788a:	4622      	mov	r2, r4
 800788c:	4629      	mov	r1, r5
 800788e:	4630      	mov	r0, r6
 8007890:	f7ff ffa1 	bl	80077d6 <__sfputs_r>
 8007894:	3001      	adds	r0, #1
 8007896:	f000 80a7 	beq.w	80079e8 <_vfiprintf_r+0x1ec>
 800789a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800789c:	445a      	add	r2, fp
 800789e:	9209      	str	r2, [sp, #36]	@ 0x24
 80078a0:	f89a 3000 	ldrb.w	r3, [sl]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	f000 809f 	beq.w	80079e8 <_vfiprintf_r+0x1ec>
 80078aa:	2300      	movs	r3, #0
 80078ac:	f04f 32ff 	mov.w	r2, #4294967295
 80078b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078b4:	f10a 0a01 	add.w	sl, sl, #1
 80078b8:	9304      	str	r3, [sp, #16]
 80078ba:	9307      	str	r3, [sp, #28]
 80078bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80078c2:	4654      	mov	r4, sl
 80078c4:	2205      	movs	r2, #5
 80078c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078ca:	4853      	ldr	r0, [pc, #332]	@ (8007a18 <_vfiprintf_r+0x21c>)
 80078cc:	f7f8 fc80 	bl	80001d0 <memchr>
 80078d0:	9a04      	ldr	r2, [sp, #16]
 80078d2:	b9d8      	cbnz	r0, 800790c <_vfiprintf_r+0x110>
 80078d4:	06d1      	lsls	r1, r2, #27
 80078d6:	bf44      	itt	mi
 80078d8:	2320      	movmi	r3, #32
 80078da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078de:	0713      	lsls	r3, r2, #28
 80078e0:	bf44      	itt	mi
 80078e2:	232b      	movmi	r3, #43	@ 0x2b
 80078e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078e8:	f89a 3000 	ldrb.w	r3, [sl]
 80078ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80078ee:	d015      	beq.n	800791c <_vfiprintf_r+0x120>
 80078f0:	9a07      	ldr	r2, [sp, #28]
 80078f2:	4654      	mov	r4, sl
 80078f4:	2000      	movs	r0, #0
 80078f6:	f04f 0c0a 	mov.w	ip, #10
 80078fa:	4621      	mov	r1, r4
 80078fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007900:	3b30      	subs	r3, #48	@ 0x30
 8007902:	2b09      	cmp	r3, #9
 8007904:	d94b      	bls.n	800799e <_vfiprintf_r+0x1a2>
 8007906:	b1b0      	cbz	r0, 8007936 <_vfiprintf_r+0x13a>
 8007908:	9207      	str	r2, [sp, #28]
 800790a:	e014      	b.n	8007936 <_vfiprintf_r+0x13a>
 800790c:	eba0 0308 	sub.w	r3, r0, r8
 8007910:	fa09 f303 	lsl.w	r3, r9, r3
 8007914:	4313      	orrs	r3, r2
 8007916:	9304      	str	r3, [sp, #16]
 8007918:	46a2      	mov	sl, r4
 800791a:	e7d2      	b.n	80078c2 <_vfiprintf_r+0xc6>
 800791c:	9b03      	ldr	r3, [sp, #12]
 800791e:	1d19      	adds	r1, r3, #4
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	9103      	str	r1, [sp, #12]
 8007924:	2b00      	cmp	r3, #0
 8007926:	bfbb      	ittet	lt
 8007928:	425b      	neglt	r3, r3
 800792a:	f042 0202 	orrlt.w	r2, r2, #2
 800792e:	9307      	strge	r3, [sp, #28]
 8007930:	9307      	strlt	r3, [sp, #28]
 8007932:	bfb8      	it	lt
 8007934:	9204      	strlt	r2, [sp, #16]
 8007936:	7823      	ldrb	r3, [r4, #0]
 8007938:	2b2e      	cmp	r3, #46	@ 0x2e
 800793a:	d10a      	bne.n	8007952 <_vfiprintf_r+0x156>
 800793c:	7863      	ldrb	r3, [r4, #1]
 800793e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007940:	d132      	bne.n	80079a8 <_vfiprintf_r+0x1ac>
 8007942:	9b03      	ldr	r3, [sp, #12]
 8007944:	1d1a      	adds	r2, r3, #4
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	9203      	str	r2, [sp, #12]
 800794a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800794e:	3402      	adds	r4, #2
 8007950:	9305      	str	r3, [sp, #20]
 8007952:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007a28 <_vfiprintf_r+0x22c>
 8007956:	7821      	ldrb	r1, [r4, #0]
 8007958:	2203      	movs	r2, #3
 800795a:	4650      	mov	r0, sl
 800795c:	f7f8 fc38 	bl	80001d0 <memchr>
 8007960:	b138      	cbz	r0, 8007972 <_vfiprintf_r+0x176>
 8007962:	9b04      	ldr	r3, [sp, #16]
 8007964:	eba0 000a 	sub.w	r0, r0, sl
 8007968:	2240      	movs	r2, #64	@ 0x40
 800796a:	4082      	lsls	r2, r0
 800796c:	4313      	orrs	r3, r2
 800796e:	3401      	adds	r4, #1
 8007970:	9304      	str	r3, [sp, #16]
 8007972:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007976:	4829      	ldr	r0, [pc, #164]	@ (8007a1c <_vfiprintf_r+0x220>)
 8007978:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800797c:	2206      	movs	r2, #6
 800797e:	f7f8 fc27 	bl	80001d0 <memchr>
 8007982:	2800      	cmp	r0, #0
 8007984:	d03f      	beq.n	8007a06 <_vfiprintf_r+0x20a>
 8007986:	4b26      	ldr	r3, [pc, #152]	@ (8007a20 <_vfiprintf_r+0x224>)
 8007988:	bb1b      	cbnz	r3, 80079d2 <_vfiprintf_r+0x1d6>
 800798a:	9b03      	ldr	r3, [sp, #12]
 800798c:	3307      	adds	r3, #7
 800798e:	f023 0307 	bic.w	r3, r3, #7
 8007992:	3308      	adds	r3, #8
 8007994:	9303      	str	r3, [sp, #12]
 8007996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007998:	443b      	add	r3, r7
 800799a:	9309      	str	r3, [sp, #36]	@ 0x24
 800799c:	e76a      	b.n	8007874 <_vfiprintf_r+0x78>
 800799e:	fb0c 3202 	mla	r2, ip, r2, r3
 80079a2:	460c      	mov	r4, r1
 80079a4:	2001      	movs	r0, #1
 80079a6:	e7a8      	b.n	80078fa <_vfiprintf_r+0xfe>
 80079a8:	2300      	movs	r3, #0
 80079aa:	3401      	adds	r4, #1
 80079ac:	9305      	str	r3, [sp, #20]
 80079ae:	4619      	mov	r1, r3
 80079b0:	f04f 0c0a 	mov.w	ip, #10
 80079b4:	4620      	mov	r0, r4
 80079b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079ba:	3a30      	subs	r2, #48	@ 0x30
 80079bc:	2a09      	cmp	r2, #9
 80079be:	d903      	bls.n	80079c8 <_vfiprintf_r+0x1cc>
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d0c6      	beq.n	8007952 <_vfiprintf_r+0x156>
 80079c4:	9105      	str	r1, [sp, #20]
 80079c6:	e7c4      	b.n	8007952 <_vfiprintf_r+0x156>
 80079c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80079cc:	4604      	mov	r4, r0
 80079ce:	2301      	movs	r3, #1
 80079d0:	e7f0      	b.n	80079b4 <_vfiprintf_r+0x1b8>
 80079d2:	ab03      	add	r3, sp, #12
 80079d4:	9300      	str	r3, [sp, #0]
 80079d6:	462a      	mov	r2, r5
 80079d8:	4b12      	ldr	r3, [pc, #72]	@ (8007a24 <_vfiprintf_r+0x228>)
 80079da:	a904      	add	r1, sp, #16
 80079dc:	4630      	mov	r0, r6
 80079de:	f3af 8000 	nop.w
 80079e2:	4607      	mov	r7, r0
 80079e4:	1c78      	adds	r0, r7, #1
 80079e6:	d1d6      	bne.n	8007996 <_vfiprintf_r+0x19a>
 80079e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079ea:	07d9      	lsls	r1, r3, #31
 80079ec:	d405      	bmi.n	80079fa <_vfiprintf_r+0x1fe>
 80079ee:	89ab      	ldrh	r3, [r5, #12]
 80079f0:	059a      	lsls	r2, r3, #22
 80079f2:	d402      	bmi.n	80079fa <_vfiprintf_r+0x1fe>
 80079f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079f6:	f7ff fc77 	bl	80072e8 <__retarget_lock_release_recursive>
 80079fa:	89ab      	ldrh	r3, [r5, #12]
 80079fc:	065b      	lsls	r3, r3, #25
 80079fe:	f53f af1f 	bmi.w	8007840 <_vfiprintf_r+0x44>
 8007a02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a04:	e71e      	b.n	8007844 <_vfiprintf_r+0x48>
 8007a06:	ab03      	add	r3, sp, #12
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	462a      	mov	r2, r5
 8007a0c:	4b05      	ldr	r3, [pc, #20]	@ (8007a24 <_vfiprintf_r+0x228>)
 8007a0e:	a904      	add	r1, sp, #16
 8007a10:	4630      	mov	r0, r6
 8007a12:	f000 f879 	bl	8007b08 <_printf_i>
 8007a16:	e7e4      	b.n	80079e2 <_vfiprintf_r+0x1e6>
 8007a18:	0800818c 	.word	0x0800818c
 8007a1c:	08008196 	.word	0x08008196
 8007a20:	00000000 	.word	0x00000000
 8007a24:	080077d7 	.word	0x080077d7
 8007a28:	08008192 	.word	0x08008192

08007a2c <_printf_common>:
 8007a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a30:	4616      	mov	r6, r2
 8007a32:	4698      	mov	r8, r3
 8007a34:	688a      	ldr	r2, [r1, #8]
 8007a36:	690b      	ldr	r3, [r1, #16]
 8007a38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	bfb8      	it	lt
 8007a40:	4613      	movlt	r3, r2
 8007a42:	6033      	str	r3, [r6, #0]
 8007a44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a48:	4607      	mov	r7, r0
 8007a4a:	460c      	mov	r4, r1
 8007a4c:	b10a      	cbz	r2, 8007a52 <_printf_common+0x26>
 8007a4e:	3301      	adds	r3, #1
 8007a50:	6033      	str	r3, [r6, #0]
 8007a52:	6823      	ldr	r3, [r4, #0]
 8007a54:	0699      	lsls	r1, r3, #26
 8007a56:	bf42      	ittt	mi
 8007a58:	6833      	ldrmi	r3, [r6, #0]
 8007a5a:	3302      	addmi	r3, #2
 8007a5c:	6033      	strmi	r3, [r6, #0]
 8007a5e:	6825      	ldr	r5, [r4, #0]
 8007a60:	f015 0506 	ands.w	r5, r5, #6
 8007a64:	d106      	bne.n	8007a74 <_printf_common+0x48>
 8007a66:	f104 0a19 	add.w	sl, r4, #25
 8007a6a:	68e3      	ldr	r3, [r4, #12]
 8007a6c:	6832      	ldr	r2, [r6, #0]
 8007a6e:	1a9b      	subs	r3, r3, r2
 8007a70:	42ab      	cmp	r3, r5
 8007a72:	dc26      	bgt.n	8007ac2 <_printf_common+0x96>
 8007a74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a78:	6822      	ldr	r2, [r4, #0]
 8007a7a:	3b00      	subs	r3, #0
 8007a7c:	bf18      	it	ne
 8007a7e:	2301      	movne	r3, #1
 8007a80:	0692      	lsls	r2, r2, #26
 8007a82:	d42b      	bmi.n	8007adc <_printf_common+0xb0>
 8007a84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a88:	4641      	mov	r1, r8
 8007a8a:	4638      	mov	r0, r7
 8007a8c:	47c8      	blx	r9
 8007a8e:	3001      	adds	r0, #1
 8007a90:	d01e      	beq.n	8007ad0 <_printf_common+0xa4>
 8007a92:	6823      	ldr	r3, [r4, #0]
 8007a94:	6922      	ldr	r2, [r4, #16]
 8007a96:	f003 0306 	and.w	r3, r3, #6
 8007a9a:	2b04      	cmp	r3, #4
 8007a9c:	bf02      	ittt	eq
 8007a9e:	68e5      	ldreq	r5, [r4, #12]
 8007aa0:	6833      	ldreq	r3, [r6, #0]
 8007aa2:	1aed      	subeq	r5, r5, r3
 8007aa4:	68a3      	ldr	r3, [r4, #8]
 8007aa6:	bf0c      	ite	eq
 8007aa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007aac:	2500      	movne	r5, #0
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	bfc4      	itt	gt
 8007ab2:	1a9b      	subgt	r3, r3, r2
 8007ab4:	18ed      	addgt	r5, r5, r3
 8007ab6:	2600      	movs	r6, #0
 8007ab8:	341a      	adds	r4, #26
 8007aba:	42b5      	cmp	r5, r6
 8007abc:	d11a      	bne.n	8007af4 <_printf_common+0xc8>
 8007abe:	2000      	movs	r0, #0
 8007ac0:	e008      	b.n	8007ad4 <_printf_common+0xa8>
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	4652      	mov	r2, sl
 8007ac6:	4641      	mov	r1, r8
 8007ac8:	4638      	mov	r0, r7
 8007aca:	47c8      	blx	r9
 8007acc:	3001      	adds	r0, #1
 8007ace:	d103      	bne.n	8007ad8 <_printf_common+0xac>
 8007ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ad8:	3501      	adds	r5, #1
 8007ada:	e7c6      	b.n	8007a6a <_printf_common+0x3e>
 8007adc:	18e1      	adds	r1, r4, r3
 8007ade:	1c5a      	adds	r2, r3, #1
 8007ae0:	2030      	movs	r0, #48	@ 0x30
 8007ae2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ae6:	4422      	add	r2, r4
 8007ae8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007aec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007af0:	3302      	adds	r3, #2
 8007af2:	e7c7      	b.n	8007a84 <_printf_common+0x58>
 8007af4:	2301      	movs	r3, #1
 8007af6:	4622      	mov	r2, r4
 8007af8:	4641      	mov	r1, r8
 8007afa:	4638      	mov	r0, r7
 8007afc:	47c8      	blx	r9
 8007afe:	3001      	adds	r0, #1
 8007b00:	d0e6      	beq.n	8007ad0 <_printf_common+0xa4>
 8007b02:	3601      	adds	r6, #1
 8007b04:	e7d9      	b.n	8007aba <_printf_common+0x8e>
	...

08007b08 <_printf_i>:
 8007b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b0c:	7e0f      	ldrb	r7, [r1, #24]
 8007b0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b10:	2f78      	cmp	r7, #120	@ 0x78
 8007b12:	4691      	mov	r9, r2
 8007b14:	4680      	mov	r8, r0
 8007b16:	460c      	mov	r4, r1
 8007b18:	469a      	mov	sl, r3
 8007b1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b1e:	d807      	bhi.n	8007b30 <_printf_i+0x28>
 8007b20:	2f62      	cmp	r7, #98	@ 0x62
 8007b22:	d80a      	bhi.n	8007b3a <_printf_i+0x32>
 8007b24:	2f00      	cmp	r7, #0
 8007b26:	f000 80d1 	beq.w	8007ccc <_printf_i+0x1c4>
 8007b2a:	2f58      	cmp	r7, #88	@ 0x58
 8007b2c:	f000 80b8 	beq.w	8007ca0 <_printf_i+0x198>
 8007b30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b38:	e03a      	b.n	8007bb0 <_printf_i+0xa8>
 8007b3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b3e:	2b15      	cmp	r3, #21
 8007b40:	d8f6      	bhi.n	8007b30 <_printf_i+0x28>
 8007b42:	a101      	add	r1, pc, #4	@ (adr r1, 8007b48 <_printf_i+0x40>)
 8007b44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b48:	08007ba1 	.word	0x08007ba1
 8007b4c:	08007bb5 	.word	0x08007bb5
 8007b50:	08007b31 	.word	0x08007b31
 8007b54:	08007b31 	.word	0x08007b31
 8007b58:	08007b31 	.word	0x08007b31
 8007b5c:	08007b31 	.word	0x08007b31
 8007b60:	08007bb5 	.word	0x08007bb5
 8007b64:	08007b31 	.word	0x08007b31
 8007b68:	08007b31 	.word	0x08007b31
 8007b6c:	08007b31 	.word	0x08007b31
 8007b70:	08007b31 	.word	0x08007b31
 8007b74:	08007cb3 	.word	0x08007cb3
 8007b78:	08007bdf 	.word	0x08007bdf
 8007b7c:	08007c6d 	.word	0x08007c6d
 8007b80:	08007b31 	.word	0x08007b31
 8007b84:	08007b31 	.word	0x08007b31
 8007b88:	08007cd5 	.word	0x08007cd5
 8007b8c:	08007b31 	.word	0x08007b31
 8007b90:	08007bdf 	.word	0x08007bdf
 8007b94:	08007b31 	.word	0x08007b31
 8007b98:	08007b31 	.word	0x08007b31
 8007b9c:	08007c75 	.word	0x08007c75
 8007ba0:	6833      	ldr	r3, [r6, #0]
 8007ba2:	1d1a      	adds	r2, r3, #4
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	6032      	str	r2, [r6, #0]
 8007ba8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e09c      	b.n	8007cee <_printf_i+0x1e6>
 8007bb4:	6833      	ldr	r3, [r6, #0]
 8007bb6:	6820      	ldr	r0, [r4, #0]
 8007bb8:	1d19      	adds	r1, r3, #4
 8007bba:	6031      	str	r1, [r6, #0]
 8007bbc:	0606      	lsls	r6, r0, #24
 8007bbe:	d501      	bpl.n	8007bc4 <_printf_i+0xbc>
 8007bc0:	681d      	ldr	r5, [r3, #0]
 8007bc2:	e003      	b.n	8007bcc <_printf_i+0xc4>
 8007bc4:	0645      	lsls	r5, r0, #25
 8007bc6:	d5fb      	bpl.n	8007bc0 <_printf_i+0xb8>
 8007bc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007bcc:	2d00      	cmp	r5, #0
 8007bce:	da03      	bge.n	8007bd8 <_printf_i+0xd0>
 8007bd0:	232d      	movs	r3, #45	@ 0x2d
 8007bd2:	426d      	negs	r5, r5
 8007bd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bd8:	4858      	ldr	r0, [pc, #352]	@ (8007d3c <_printf_i+0x234>)
 8007bda:	230a      	movs	r3, #10
 8007bdc:	e011      	b.n	8007c02 <_printf_i+0xfa>
 8007bde:	6821      	ldr	r1, [r4, #0]
 8007be0:	6833      	ldr	r3, [r6, #0]
 8007be2:	0608      	lsls	r0, r1, #24
 8007be4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007be8:	d402      	bmi.n	8007bf0 <_printf_i+0xe8>
 8007bea:	0649      	lsls	r1, r1, #25
 8007bec:	bf48      	it	mi
 8007bee:	b2ad      	uxthmi	r5, r5
 8007bf0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007bf2:	4852      	ldr	r0, [pc, #328]	@ (8007d3c <_printf_i+0x234>)
 8007bf4:	6033      	str	r3, [r6, #0]
 8007bf6:	bf14      	ite	ne
 8007bf8:	230a      	movne	r3, #10
 8007bfa:	2308      	moveq	r3, #8
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c02:	6866      	ldr	r6, [r4, #4]
 8007c04:	60a6      	str	r6, [r4, #8]
 8007c06:	2e00      	cmp	r6, #0
 8007c08:	db05      	blt.n	8007c16 <_printf_i+0x10e>
 8007c0a:	6821      	ldr	r1, [r4, #0]
 8007c0c:	432e      	orrs	r6, r5
 8007c0e:	f021 0104 	bic.w	r1, r1, #4
 8007c12:	6021      	str	r1, [r4, #0]
 8007c14:	d04b      	beq.n	8007cae <_printf_i+0x1a6>
 8007c16:	4616      	mov	r6, r2
 8007c18:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c1c:	fb03 5711 	mls	r7, r3, r1, r5
 8007c20:	5dc7      	ldrb	r7, [r0, r7]
 8007c22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c26:	462f      	mov	r7, r5
 8007c28:	42bb      	cmp	r3, r7
 8007c2a:	460d      	mov	r5, r1
 8007c2c:	d9f4      	bls.n	8007c18 <_printf_i+0x110>
 8007c2e:	2b08      	cmp	r3, #8
 8007c30:	d10b      	bne.n	8007c4a <_printf_i+0x142>
 8007c32:	6823      	ldr	r3, [r4, #0]
 8007c34:	07df      	lsls	r7, r3, #31
 8007c36:	d508      	bpl.n	8007c4a <_printf_i+0x142>
 8007c38:	6923      	ldr	r3, [r4, #16]
 8007c3a:	6861      	ldr	r1, [r4, #4]
 8007c3c:	4299      	cmp	r1, r3
 8007c3e:	bfde      	ittt	le
 8007c40:	2330      	movle	r3, #48	@ 0x30
 8007c42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c4a:	1b92      	subs	r2, r2, r6
 8007c4c:	6122      	str	r2, [r4, #16]
 8007c4e:	f8cd a000 	str.w	sl, [sp]
 8007c52:	464b      	mov	r3, r9
 8007c54:	aa03      	add	r2, sp, #12
 8007c56:	4621      	mov	r1, r4
 8007c58:	4640      	mov	r0, r8
 8007c5a:	f7ff fee7 	bl	8007a2c <_printf_common>
 8007c5e:	3001      	adds	r0, #1
 8007c60:	d14a      	bne.n	8007cf8 <_printf_i+0x1f0>
 8007c62:	f04f 30ff 	mov.w	r0, #4294967295
 8007c66:	b004      	add	sp, #16
 8007c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c6c:	6823      	ldr	r3, [r4, #0]
 8007c6e:	f043 0320 	orr.w	r3, r3, #32
 8007c72:	6023      	str	r3, [r4, #0]
 8007c74:	4832      	ldr	r0, [pc, #200]	@ (8007d40 <_printf_i+0x238>)
 8007c76:	2778      	movs	r7, #120	@ 0x78
 8007c78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c7c:	6823      	ldr	r3, [r4, #0]
 8007c7e:	6831      	ldr	r1, [r6, #0]
 8007c80:	061f      	lsls	r7, r3, #24
 8007c82:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c86:	d402      	bmi.n	8007c8e <_printf_i+0x186>
 8007c88:	065f      	lsls	r7, r3, #25
 8007c8a:	bf48      	it	mi
 8007c8c:	b2ad      	uxthmi	r5, r5
 8007c8e:	6031      	str	r1, [r6, #0]
 8007c90:	07d9      	lsls	r1, r3, #31
 8007c92:	bf44      	itt	mi
 8007c94:	f043 0320 	orrmi.w	r3, r3, #32
 8007c98:	6023      	strmi	r3, [r4, #0]
 8007c9a:	b11d      	cbz	r5, 8007ca4 <_printf_i+0x19c>
 8007c9c:	2310      	movs	r3, #16
 8007c9e:	e7ad      	b.n	8007bfc <_printf_i+0xf4>
 8007ca0:	4826      	ldr	r0, [pc, #152]	@ (8007d3c <_printf_i+0x234>)
 8007ca2:	e7e9      	b.n	8007c78 <_printf_i+0x170>
 8007ca4:	6823      	ldr	r3, [r4, #0]
 8007ca6:	f023 0320 	bic.w	r3, r3, #32
 8007caa:	6023      	str	r3, [r4, #0]
 8007cac:	e7f6      	b.n	8007c9c <_printf_i+0x194>
 8007cae:	4616      	mov	r6, r2
 8007cb0:	e7bd      	b.n	8007c2e <_printf_i+0x126>
 8007cb2:	6833      	ldr	r3, [r6, #0]
 8007cb4:	6825      	ldr	r5, [r4, #0]
 8007cb6:	6961      	ldr	r1, [r4, #20]
 8007cb8:	1d18      	adds	r0, r3, #4
 8007cba:	6030      	str	r0, [r6, #0]
 8007cbc:	062e      	lsls	r6, r5, #24
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	d501      	bpl.n	8007cc6 <_printf_i+0x1be>
 8007cc2:	6019      	str	r1, [r3, #0]
 8007cc4:	e002      	b.n	8007ccc <_printf_i+0x1c4>
 8007cc6:	0668      	lsls	r0, r5, #25
 8007cc8:	d5fb      	bpl.n	8007cc2 <_printf_i+0x1ba>
 8007cca:	8019      	strh	r1, [r3, #0]
 8007ccc:	2300      	movs	r3, #0
 8007cce:	6123      	str	r3, [r4, #16]
 8007cd0:	4616      	mov	r6, r2
 8007cd2:	e7bc      	b.n	8007c4e <_printf_i+0x146>
 8007cd4:	6833      	ldr	r3, [r6, #0]
 8007cd6:	1d1a      	adds	r2, r3, #4
 8007cd8:	6032      	str	r2, [r6, #0]
 8007cda:	681e      	ldr	r6, [r3, #0]
 8007cdc:	6862      	ldr	r2, [r4, #4]
 8007cde:	2100      	movs	r1, #0
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	f7f8 fa75 	bl	80001d0 <memchr>
 8007ce6:	b108      	cbz	r0, 8007cec <_printf_i+0x1e4>
 8007ce8:	1b80      	subs	r0, r0, r6
 8007cea:	6060      	str	r0, [r4, #4]
 8007cec:	6863      	ldr	r3, [r4, #4]
 8007cee:	6123      	str	r3, [r4, #16]
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cf6:	e7aa      	b.n	8007c4e <_printf_i+0x146>
 8007cf8:	6923      	ldr	r3, [r4, #16]
 8007cfa:	4632      	mov	r2, r6
 8007cfc:	4649      	mov	r1, r9
 8007cfe:	4640      	mov	r0, r8
 8007d00:	47d0      	blx	sl
 8007d02:	3001      	adds	r0, #1
 8007d04:	d0ad      	beq.n	8007c62 <_printf_i+0x15a>
 8007d06:	6823      	ldr	r3, [r4, #0]
 8007d08:	079b      	lsls	r3, r3, #30
 8007d0a:	d413      	bmi.n	8007d34 <_printf_i+0x22c>
 8007d0c:	68e0      	ldr	r0, [r4, #12]
 8007d0e:	9b03      	ldr	r3, [sp, #12]
 8007d10:	4298      	cmp	r0, r3
 8007d12:	bfb8      	it	lt
 8007d14:	4618      	movlt	r0, r3
 8007d16:	e7a6      	b.n	8007c66 <_printf_i+0x15e>
 8007d18:	2301      	movs	r3, #1
 8007d1a:	4632      	mov	r2, r6
 8007d1c:	4649      	mov	r1, r9
 8007d1e:	4640      	mov	r0, r8
 8007d20:	47d0      	blx	sl
 8007d22:	3001      	adds	r0, #1
 8007d24:	d09d      	beq.n	8007c62 <_printf_i+0x15a>
 8007d26:	3501      	adds	r5, #1
 8007d28:	68e3      	ldr	r3, [r4, #12]
 8007d2a:	9903      	ldr	r1, [sp, #12]
 8007d2c:	1a5b      	subs	r3, r3, r1
 8007d2e:	42ab      	cmp	r3, r5
 8007d30:	dcf2      	bgt.n	8007d18 <_printf_i+0x210>
 8007d32:	e7eb      	b.n	8007d0c <_printf_i+0x204>
 8007d34:	2500      	movs	r5, #0
 8007d36:	f104 0619 	add.w	r6, r4, #25
 8007d3a:	e7f5      	b.n	8007d28 <_printf_i+0x220>
 8007d3c:	0800819d 	.word	0x0800819d
 8007d40:	080081ae 	.word	0x080081ae

08007d44 <__sflush_r>:
 8007d44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d4c:	0716      	lsls	r6, r2, #28
 8007d4e:	4605      	mov	r5, r0
 8007d50:	460c      	mov	r4, r1
 8007d52:	d454      	bmi.n	8007dfe <__sflush_r+0xba>
 8007d54:	684b      	ldr	r3, [r1, #4]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	dc02      	bgt.n	8007d60 <__sflush_r+0x1c>
 8007d5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	dd48      	ble.n	8007df2 <__sflush_r+0xae>
 8007d60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d62:	2e00      	cmp	r6, #0
 8007d64:	d045      	beq.n	8007df2 <__sflush_r+0xae>
 8007d66:	2300      	movs	r3, #0
 8007d68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007d6c:	682f      	ldr	r7, [r5, #0]
 8007d6e:	6a21      	ldr	r1, [r4, #32]
 8007d70:	602b      	str	r3, [r5, #0]
 8007d72:	d030      	beq.n	8007dd6 <__sflush_r+0x92>
 8007d74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007d76:	89a3      	ldrh	r3, [r4, #12]
 8007d78:	0759      	lsls	r1, r3, #29
 8007d7a:	d505      	bpl.n	8007d88 <__sflush_r+0x44>
 8007d7c:	6863      	ldr	r3, [r4, #4]
 8007d7e:	1ad2      	subs	r2, r2, r3
 8007d80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007d82:	b10b      	cbz	r3, 8007d88 <__sflush_r+0x44>
 8007d84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007d86:	1ad2      	subs	r2, r2, r3
 8007d88:	2300      	movs	r3, #0
 8007d8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d8c:	6a21      	ldr	r1, [r4, #32]
 8007d8e:	4628      	mov	r0, r5
 8007d90:	47b0      	blx	r6
 8007d92:	1c43      	adds	r3, r0, #1
 8007d94:	89a3      	ldrh	r3, [r4, #12]
 8007d96:	d106      	bne.n	8007da6 <__sflush_r+0x62>
 8007d98:	6829      	ldr	r1, [r5, #0]
 8007d9a:	291d      	cmp	r1, #29
 8007d9c:	d82b      	bhi.n	8007df6 <__sflush_r+0xb2>
 8007d9e:	4a2a      	ldr	r2, [pc, #168]	@ (8007e48 <__sflush_r+0x104>)
 8007da0:	40ca      	lsrs	r2, r1
 8007da2:	07d6      	lsls	r6, r2, #31
 8007da4:	d527      	bpl.n	8007df6 <__sflush_r+0xb2>
 8007da6:	2200      	movs	r2, #0
 8007da8:	6062      	str	r2, [r4, #4]
 8007daa:	04d9      	lsls	r1, r3, #19
 8007dac:	6922      	ldr	r2, [r4, #16]
 8007dae:	6022      	str	r2, [r4, #0]
 8007db0:	d504      	bpl.n	8007dbc <__sflush_r+0x78>
 8007db2:	1c42      	adds	r2, r0, #1
 8007db4:	d101      	bne.n	8007dba <__sflush_r+0x76>
 8007db6:	682b      	ldr	r3, [r5, #0]
 8007db8:	b903      	cbnz	r3, 8007dbc <__sflush_r+0x78>
 8007dba:	6560      	str	r0, [r4, #84]	@ 0x54
 8007dbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007dbe:	602f      	str	r7, [r5, #0]
 8007dc0:	b1b9      	cbz	r1, 8007df2 <__sflush_r+0xae>
 8007dc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007dc6:	4299      	cmp	r1, r3
 8007dc8:	d002      	beq.n	8007dd0 <__sflush_r+0x8c>
 8007dca:	4628      	mov	r0, r5
 8007dcc:	f7ff fa9c 	bl	8007308 <_free_r>
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007dd4:	e00d      	b.n	8007df2 <__sflush_r+0xae>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	4628      	mov	r0, r5
 8007dda:	47b0      	blx	r6
 8007ddc:	4602      	mov	r2, r0
 8007dde:	1c50      	adds	r0, r2, #1
 8007de0:	d1c9      	bne.n	8007d76 <__sflush_r+0x32>
 8007de2:	682b      	ldr	r3, [r5, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d0c6      	beq.n	8007d76 <__sflush_r+0x32>
 8007de8:	2b1d      	cmp	r3, #29
 8007dea:	d001      	beq.n	8007df0 <__sflush_r+0xac>
 8007dec:	2b16      	cmp	r3, #22
 8007dee:	d11e      	bne.n	8007e2e <__sflush_r+0xea>
 8007df0:	602f      	str	r7, [r5, #0]
 8007df2:	2000      	movs	r0, #0
 8007df4:	e022      	b.n	8007e3c <__sflush_r+0xf8>
 8007df6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dfa:	b21b      	sxth	r3, r3
 8007dfc:	e01b      	b.n	8007e36 <__sflush_r+0xf2>
 8007dfe:	690f      	ldr	r7, [r1, #16]
 8007e00:	2f00      	cmp	r7, #0
 8007e02:	d0f6      	beq.n	8007df2 <__sflush_r+0xae>
 8007e04:	0793      	lsls	r3, r2, #30
 8007e06:	680e      	ldr	r6, [r1, #0]
 8007e08:	bf08      	it	eq
 8007e0a:	694b      	ldreq	r3, [r1, #20]
 8007e0c:	600f      	str	r7, [r1, #0]
 8007e0e:	bf18      	it	ne
 8007e10:	2300      	movne	r3, #0
 8007e12:	eba6 0807 	sub.w	r8, r6, r7
 8007e16:	608b      	str	r3, [r1, #8]
 8007e18:	f1b8 0f00 	cmp.w	r8, #0
 8007e1c:	dde9      	ble.n	8007df2 <__sflush_r+0xae>
 8007e1e:	6a21      	ldr	r1, [r4, #32]
 8007e20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007e22:	4643      	mov	r3, r8
 8007e24:	463a      	mov	r2, r7
 8007e26:	4628      	mov	r0, r5
 8007e28:	47b0      	blx	r6
 8007e2a:	2800      	cmp	r0, #0
 8007e2c:	dc08      	bgt.n	8007e40 <__sflush_r+0xfc>
 8007e2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e36:	81a3      	strh	r3, [r4, #12]
 8007e38:	f04f 30ff 	mov.w	r0, #4294967295
 8007e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e40:	4407      	add	r7, r0
 8007e42:	eba8 0800 	sub.w	r8, r8, r0
 8007e46:	e7e7      	b.n	8007e18 <__sflush_r+0xd4>
 8007e48:	20400001 	.word	0x20400001

08007e4c <_fflush_r>:
 8007e4c:	b538      	push	{r3, r4, r5, lr}
 8007e4e:	690b      	ldr	r3, [r1, #16]
 8007e50:	4605      	mov	r5, r0
 8007e52:	460c      	mov	r4, r1
 8007e54:	b913      	cbnz	r3, 8007e5c <_fflush_r+0x10>
 8007e56:	2500      	movs	r5, #0
 8007e58:	4628      	mov	r0, r5
 8007e5a:	bd38      	pop	{r3, r4, r5, pc}
 8007e5c:	b118      	cbz	r0, 8007e66 <_fflush_r+0x1a>
 8007e5e:	6a03      	ldr	r3, [r0, #32]
 8007e60:	b90b      	cbnz	r3, 8007e66 <_fflush_r+0x1a>
 8007e62:	f7fe ffb5 	bl	8006dd0 <__sinit>
 8007e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d0f3      	beq.n	8007e56 <_fflush_r+0xa>
 8007e6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007e70:	07d0      	lsls	r0, r2, #31
 8007e72:	d404      	bmi.n	8007e7e <_fflush_r+0x32>
 8007e74:	0599      	lsls	r1, r3, #22
 8007e76:	d402      	bmi.n	8007e7e <_fflush_r+0x32>
 8007e78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e7a:	f7ff fa34 	bl	80072e6 <__retarget_lock_acquire_recursive>
 8007e7e:	4628      	mov	r0, r5
 8007e80:	4621      	mov	r1, r4
 8007e82:	f7ff ff5f 	bl	8007d44 <__sflush_r>
 8007e86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e88:	07da      	lsls	r2, r3, #31
 8007e8a:	4605      	mov	r5, r0
 8007e8c:	d4e4      	bmi.n	8007e58 <_fflush_r+0xc>
 8007e8e:	89a3      	ldrh	r3, [r4, #12]
 8007e90:	059b      	lsls	r3, r3, #22
 8007e92:	d4e1      	bmi.n	8007e58 <_fflush_r+0xc>
 8007e94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e96:	f7ff fa27 	bl	80072e8 <__retarget_lock_release_recursive>
 8007e9a:	e7dd      	b.n	8007e58 <_fflush_r+0xc>

08007e9c <__swhatbuf_r>:
 8007e9c:	b570      	push	{r4, r5, r6, lr}
 8007e9e:	460c      	mov	r4, r1
 8007ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ea4:	2900      	cmp	r1, #0
 8007ea6:	b096      	sub	sp, #88	@ 0x58
 8007ea8:	4615      	mov	r5, r2
 8007eaa:	461e      	mov	r6, r3
 8007eac:	da0d      	bge.n	8007eca <__swhatbuf_r+0x2e>
 8007eae:	89a3      	ldrh	r3, [r4, #12]
 8007eb0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007eb4:	f04f 0100 	mov.w	r1, #0
 8007eb8:	bf14      	ite	ne
 8007eba:	2340      	movne	r3, #64	@ 0x40
 8007ebc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ec0:	2000      	movs	r0, #0
 8007ec2:	6031      	str	r1, [r6, #0]
 8007ec4:	602b      	str	r3, [r5, #0]
 8007ec6:	b016      	add	sp, #88	@ 0x58
 8007ec8:	bd70      	pop	{r4, r5, r6, pc}
 8007eca:	466a      	mov	r2, sp
 8007ecc:	f000 f862 	bl	8007f94 <_fstat_r>
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	dbec      	blt.n	8007eae <__swhatbuf_r+0x12>
 8007ed4:	9901      	ldr	r1, [sp, #4]
 8007ed6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007eda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007ede:	4259      	negs	r1, r3
 8007ee0:	4159      	adcs	r1, r3
 8007ee2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ee6:	e7eb      	b.n	8007ec0 <__swhatbuf_r+0x24>

08007ee8 <__smakebuf_r>:
 8007ee8:	898b      	ldrh	r3, [r1, #12]
 8007eea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007eec:	079d      	lsls	r5, r3, #30
 8007eee:	4606      	mov	r6, r0
 8007ef0:	460c      	mov	r4, r1
 8007ef2:	d507      	bpl.n	8007f04 <__smakebuf_r+0x1c>
 8007ef4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ef8:	6023      	str	r3, [r4, #0]
 8007efa:	6123      	str	r3, [r4, #16]
 8007efc:	2301      	movs	r3, #1
 8007efe:	6163      	str	r3, [r4, #20]
 8007f00:	b003      	add	sp, #12
 8007f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f04:	ab01      	add	r3, sp, #4
 8007f06:	466a      	mov	r2, sp
 8007f08:	f7ff ffc8 	bl	8007e9c <__swhatbuf_r>
 8007f0c:	9f00      	ldr	r7, [sp, #0]
 8007f0e:	4605      	mov	r5, r0
 8007f10:	4639      	mov	r1, r7
 8007f12:	4630      	mov	r0, r6
 8007f14:	f7ff fa64 	bl	80073e0 <_malloc_r>
 8007f18:	b948      	cbnz	r0, 8007f2e <__smakebuf_r+0x46>
 8007f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f1e:	059a      	lsls	r2, r3, #22
 8007f20:	d4ee      	bmi.n	8007f00 <__smakebuf_r+0x18>
 8007f22:	f023 0303 	bic.w	r3, r3, #3
 8007f26:	f043 0302 	orr.w	r3, r3, #2
 8007f2a:	81a3      	strh	r3, [r4, #12]
 8007f2c:	e7e2      	b.n	8007ef4 <__smakebuf_r+0xc>
 8007f2e:	89a3      	ldrh	r3, [r4, #12]
 8007f30:	6020      	str	r0, [r4, #0]
 8007f32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f36:	81a3      	strh	r3, [r4, #12]
 8007f38:	9b01      	ldr	r3, [sp, #4]
 8007f3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f3e:	b15b      	cbz	r3, 8007f58 <__smakebuf_r+0x70>
 8007f40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f44:	4630      	mov	r0, r6
 8007f46:	f000 f837 	bl	8007fb8 <_isatty_r>
 8007f4a:	b128      	cbz	r0, 8007f58 <__smakebuf_r+0x70>
 8007f4c:	89a3      	ldrh	r3, [r4, #12]
 8007f4e:	f023 0303 	bic.w	r3, r3, #3
 8007f52:	f043 0301 	orr.w	r3, r3, #1
 8007f56:	81a3      	strh	r3, [r4, #12]
 8007f58:	89a3      	ldrh	r3, [r4, #12]
 8007f5a:	431d      	orrs	r5, r3
 8007f5c:	81a5      	strh	r5, [r4, #12]
 8007f5e:	e7cf      	b.n	8007f00 <__smakebuf_r+0x18>

08007f60 <memmove>:
 8007f60:	4288      	cmp	r0, r1
 8007f62:	b510      	push	{r4, lr}
 8007f64:	eb01 0402 	add.w	r4, r1, r2
 8007f68:	d902      	bls.n	8007f70 <memmove+0x10>
 8007f6a:	4284      	cmp	r4, r0
 8007f6c:	4623      	mov	r3, r4
 8007f6e:	d807      	bhi.n	8007f80 <memmove+0x20>
 8007f70:	1e43      	subs	r3, r0, #1
 8007f72:	42a1      	cmp	r1, r4
 8007f74:	d008      	beq.n	8007f88 <memmove+0x28>
 8007f76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f7e:	e7f8      	b.n	8007f72 <memmove+0x12>
 8007f80:	4402      	add	r2, r0
 8007f82:	4601      	mov	r1, r0
 8007f84:	428a      	cmp	r2, r1
 8007f86:	d100      	bne.n	8007f8a <memmove+0x2a>
 8007f88:	bd10      	pop	{r4, pc}
 8007f8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f92:	e7f7      	b.n	8007f84 <memmove+0x24>

08007f94 <_fstat_r>:
 8007f94:	b538      	push	{r3, r4, r5, lr}
 8007f96:	4d07      	ldr	r5, [pc, #28]	@ (8007fb4 <_fstat_r+0x20>)
 8007f98:	2300      	movs	r3, #0
 8007f9a:	4604      	mov	r4, r0
 8007f9c:	4608      	mov	r0, r1
 8007f9e:	4611      	mov	r1, r2
 8007fa0:	602b      	str	r3, [r5, #0]
 8007fa2:	f7f8 ffb8 	bl	8000f16 <_fstat>
 8007fa6:	1c43      	adds	r3, r0, #1
 8007fa8:	d102      	bne.n	8007fb0 <_fstat_r+0x1c>
 8007faa:	682b      	ldr	r3, [r5, #0]
 8007fac:	b103      	cbz	r3, 8007fb0 <_fstat_r+0x1c>
 8007fae:	6023      	str	r3, [r4, #0]
 8007fb0:	bd38      	pop	{r3, r4, r5, pc}
 8007fb2:	bf00      	nop
 8007fb4:	200054c0 	.word	0x200054c0

08007fb8 <_isatty_r>:
 8007fb8:	b538      	push	{r3, r4, r5, lr}
 8007fba:	4d06      	ldr	r5, [pc, #24]	@ (8007fd4 <_isatty_r+0x1c>)
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	4608      	mov	r0, r1
 8007fc2:	602b      	str	r3, [r5, #0]
 8007fc4:	f7f8 ffb7 	bl	8000f36 <_isatty>
 8007fc8:	1c43      	adds	r3, r0, #1
 8007fca:	d102      	bne.n	8007fd2 <_isatty_r+0x1a>
 8007fcc:	682b      	ldr	r3, [r5, #0]
 8007fce:	b103      	cbz	r3, 8007fd2 <_isatty_r+0x1a>
 8007fd0:	6023      	str	r3, [r4, #0]
 8007fd2:	bd38      	pop	{r3, r4, r5, pc}
 8007fd4:	200054c0 	.word	0x200054c0

08007fd8 <_sbrk_r>:
 8007fd8:	b538      	push	{r3, r4, r5, lr}
 8007fda:	4d06      	ldr	r5, [pc, #24]	@ (8007ff4 <_sbrk_r+0x1c>)
 8007fdc:	2300      	movs	r3, #0
 8007fde:	4604      	mov	r4, r0
 8007fe0:	4608      	mov	r0, r1
 8007fe2:	602b      	str	r3, [r5, #0]
 8007fe4:	f7f8 ffc0 	bl	8000f68 <_sbrk>
 8007fe8:	1c43      	adds	r3, r0, #1
 8007fea:	d102      	bne.n	8007ff2 <_sbrk_r+0x1a>
 8007fec:	682b      	ldr	r3, [r5, #0]
 8007fee:	b103      	cbz	r3, 8007ff2 <_sbrk_r+0x1a>
 8007ff0:	6023      	str	r3, [r4, #0]
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}
 8007ff4:	200054c0 	.word	0x200054c0

08007ff8 <_realloc_r>:
 8007ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ffc:	4607      	mov	r7, r0
 8007ffe:	4614      	mov	r4, r2
 8008000:	460d      	mov	r5, r1
 8008002:	b921      	cbnz	r1, 800800e <_realloc_r+0x16>
 8008004:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008008:	4611      	mov	r1, r2
 800800a:	f7ff b9e9 	b.w	80073e0 <_malloc_r>
 800800e:	b92a      	cbnz	r2, 800801c <_realloc_r+0x24>
 8008010:	f7ff f97a 	bl	8007308 <_free_r>
 8008014:	4625      	mov	r5, r4
 8008016:	4628      	mov	r0, r5
 8008018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800801c:	f000 f81a 	bl	8008054 <_malloc_usable_size_r>
 8008020:	4284      	cmp	r4, r0
 8008022:	4606      	mov	r6, r0
 8008024:	d802      	bhi.n	800802c <_realloc_r+0x34>
 8008026:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800802a:	d8f4      	bhi.n	8008016 <_realloc_r+0x1e>
 800802c:	4621      	mov	r1, r4
 800802e:	4638      	mov	r0, r7
 8008030:	f7ff f9d6 	bl	80073e0 <_malloc_r>
 8008034:	4680      	mov	r8, r0
 8008036:	b908      	cbnz	r0, 800803c <_realloc_r+0x44>
 8008038:	4645      	mov	r5, r8
 800803a:	e7ec      	b.n	8008016 <_realloc_r+0x1e>
 800803c:	42b4      	cmp	r4, r6
 800803e:	4622      	mov	r2, r4
 8008040:	4629      	mov	r1, r5
 8008042:	bf28      	it	cs
 8008044:	4632      	movcs	r2, r6
 8008046:	f7ff f950 	bl	80072ea <memcpy>
 800804a:	4629      	mov	r1, r5
 800804c:	4638      	mov	r0, r7
 800804e:	f7ff f95b 	bl	8007308 <_free_r>
 8008052:	e7f1      	b.n	8008038 <_realloc_r+0x40>

08008054 <_malloc_usable_size_r>:
 8008054:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008058:	1f18      	subs	r0, r3, #4
 800805a:	2b00      	cmp	r3, #0
 800805c:	bfbc      	itt	lt
 800805e:	580b      	ldrlt	r3, [r1, r0]
 8008060:	18c0      	addlt	r0, r0, r3
 8008062:	4770      	bx	lr

08008064 <_init>:
 8008064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008066:	bf00      	nop
 8008068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800806a:	bc08      	pop	{r3}
 800806c:	469e      	mov	lr, r3
 800806e:	4770      	bx	lr

08008070 <_fini>:
 8008070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008072:	bf00      	nop
 8008074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008076:	bc08      	pop	{r3}
 8008078:	469e      	mov	lr, r3
 800807a:	4770      	bx	lr
