\hypertarget{group__RTEMSScoreCPUi386}{}\section{i386 Specific Support}
\label{group__RTEMSScoreCPUi386}\index{i386 Specific Support@{i386 Specific Support}}


i386 specific support.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__RTEMSScoreCPUi386Interrupt}{Processor Dependent Interrupt Management}}
\begin{DoxyCompactList}\small\item\em i386 Interrupt Management \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__RTEMSScoreCPUi386ASM}{i386 Assembler Support}}
\begin{DoxyCompactList}\small\item\em i386 Assembler Support \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__RTEMSScoreCPUi386Paravirt}{i386 Paravirtualization Support}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}}
\begin{DoxyCompactList}\small\item\em Thread register context. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structContext__Control__fp}{Context\+\_\+\+Control\+\_\+fp}}
\begin{DoxyCompactList}\small\item\em S\+P\+A\+RC basic context. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}}
\begin{DoxyCompactList}\small\item\em The set of registers that specifies the complete processor state. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCPU__Interrupt__frame}{C\+P\+U\+\_\+\+Interrupt\+\_\+frame}}
\begin{DoxyCompactList}\small\item\em Interrupt stack frame (I\+SF). \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga1eca01dbb1ef2873349cc4e222509f0a}\label{group__RTEMSScoreCPUi386_ga1eca01dbb1ef2873349cc4e222509f0a}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+M\+P\+L\+E\+\_\+\+V\+E\+C\+T\+O\+R\+E\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga30c4d320f85b1383c5059da5b19b164a}\label{group__RTEMSScoreCPUi386_ga30c4d320f85b1383c5059da5b19b164a}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+P\+A\+S\+S\+E\+S\+\_\+\+F\+R\+A\+M\+E\+\_\+\+P\+O\+I\+N\+T\+ER}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga112f88f13afe8bb8f1b13f1ca7e09b8d}\label{group__RTEMSScoreCPUi386_ga112f88f13afe8bb8f1b13f1ca7e09b8d}} 
\#define {\bfseries C\+P\+U\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga304f78c61edce38bb88e909f90a326dc}\label{group__RTEMSScoreCPUi386_ga304f78c61edce38bb88e909f90a326dc}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga225de03a8647bf307a73cf907969778d}\label{group__RTEMSScoreCPUi386_ga225de03a8647bf307a73cf907969778d}} 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+L\+\_\+\+T\+A\+S\+K\+S\+\_\+\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaf1c906c8ee4c3d012dc456285e42d3ee}\label{group__RTEMSScoreCPUi386_gaf1c906c8ee4c3d012dc456285e42d3ee}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+D\+L\+E\+\_\+\+T\+A\+S\+K\+\_\+\+I\+S\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga155bcf88149016c6c58f30eeab9f1598}\label{group__RTEMSScoreCPUi386_ga155bcf88149016c6c58f30eeab9f1598}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+D\+E\+F\+E\+R\+R\+E\+D\+\_\+\+F\+P\+\_\+\+S\+W\+I\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga0c634f4a6bc9236bcacafc9b6119e011}\label{group__RTEMSScoreCPUi386_ga0c634f4a6bc9236bcacafc9b6119e011}} 
\#define {\bfseries C\+P\+U\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+O\+B\+U\+S\+T\+\_\+\+T\+H\+R\+E\+A\+D\+\_\+\+D\+I\+S\+P\+A\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gac40d98a563f63934a5775f1366ba1b67}\label{group__RTEMSScoreCPUi386_gac40d98a563f63934a5775f1366ba1b67}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+G\+R\+O\+W\+S\+\_\+\+UP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaafa1399e268a9ae6adf6d6aad4371688}\label{group__RTEMSScoreCPUi386_gaafa1399e268a9ae6adf6d6aad4371688}} 
\#define {\bfseries C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}~64
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gacd43704c7821a2c042d212801156584e}\label{group__RTEMSScoreCPUi386_gacd43704c7821a2c042d212801156584e}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+R\+U\+C\+T\+U\+R\+E\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gadea68a7fa02909edcebee08748f94223}\label{group__RTEMSScoreCPUi386_gadea68a7fa02909edcebee08748f94223}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+A\+X\+I\+M\+U\+M\+\_\+\+P\+R\+O\+C\+E\+S\+S\+O\+RS}~32
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga0ef5a27bf6c4eff4c14998c288ab4b65}\label{group__RTEMSScoreCPUi386_ga0ef5a27bf6c4eff4c14998c288ab4b65}} 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+F\+L\+A\+G\+S\+\_\+\+O\+F\+F\+S\+ET}~0
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga2ebdac4fd60731f3878fdcf8c33790be}\label{group__RTEMSScoreCPUi386_ga2ebdac4fd60731f3878fdcf8c33790be}} 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+S\+P\+\_\+\+O\+F\+F\+S\+ET}~4
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga306e4c0e3526f8e3f11e10f674b8e208}\label{group__RTEMSScoreCPUi386_ga306e4c0e3526f8e3f11e10f674b8e208}} 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+B\+P\+\_\+\+O\+F\+F\+S\+ET}~8
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga4c638f16a1fc529e987a7d9f6b7d26e4}\label{group__RTEMSScoreCPUi386_ga4c638f16a1fc529e987a7d9f6b7d26e4}} 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+B\+X\+\_\+\+O\+F\+F\+S\+ET}~12
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga5ca4c47258d2c244e9cdcf0e2d456bdb}\label{group__RTEMSScoreCPUi386_ga5ca4c47258d2c244e9cdcf0e2d456bdb}} 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+S\+I\+\_\+\+O\+F\+F\+S\+ET}~16
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga3f0e964e45a651bafb24e069378ec1b5}\label{group__RTEMSScoreCPUi386_ga3f0e964e45a651bafb24e069378ec1b5}} 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+D\+I\+\_\+\+O\+F\+F\+S\+ET}~20
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gad8fd2d2f0a8616906a52b10fcb8d190d}\label{group__RTEMSScoreCPUi386_gad8fd2d2f0a8616906a52b10fcb8d190d}} 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+G\+S\+\_\+0\+\_\+\+O\+F\+F\+S\+ET}~24
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaa102d4f14b2b0df8968d521dec414b70}\label{group__RTEMSScoreCPUi386_gaa102d4f14b2b0df8968d521dec414b70}} 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+G\+S\+\_\+1\+\_\+\+O\+F\+F\+S\+ET}~28
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga43279fec0f96c24c5830dd7a5d35c63f}\label{group__RTEMSScoreCPUi386_ga43279fec0f96c24c5830dd7a5d35c63f}} 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+I\+S\+R\+\_\+\+D\+I\+S\+P\+A\+T\+C\+H\+\_\+\+D\+I\+S\+A\+B\+LE}~32
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga896055157b72692a6141f7c0039eabdf}\label{group__RTEMSScoreCPUi386_ga896055157b72692a6141f7c0039eabdf}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Get\+\_\+\+SP}(\+\_\+context)~(\+\_\+context)-\/$>$esp
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaf58e4ff1f7e1c85fc5c0b80cbd0672c5}\label{group__RTEMSScoreCPUi386_gaf58e4ff1f7e1c85fc5c0b80cbd0672c5}} 
\#define {\bfseries C\+P\+U\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+F\+P\+\_\+\+S\+I\+ZE}~sizeof( \mbox{\hyperlink{structContext__Control__fp}{Context\+\_\+\+Control\+\_\+fp}} )
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaf8823e651e33b9683e0d89e5a8054ee6}\label{group__RTEMSScoreCPUi386_gaf8823e651e33b9683e0d89e5a8054ee6}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+O\+D\+E\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+SK}~0x00000001 /$\ast$ interrupt level in mode $\ast$/
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gab94869be93a41da88a10fa59771ce2c9}\label{group__RTEMSScoreCPUi386_gab94869be93a41da88a10fa59771ce2c9}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+P\+C\+I\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+S\+E\+R\+V\+E\+R\+\_\+\+E\+X\+T\+R\+A\+\_\+\+S\+T\+A\+CK}~1024
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga47f6e4d60c72b5f65fc775b0b5dd14ec}\label{group__RTEMSScoreCPUi386_ga47f6e4d60c72b5f65fc775b0b5dd14ec}} 
\#define {\bfseries C\+P\+U\+\_\+\+P\+R\+O\+V\+I\+D\+E\+S\+\_\+\+I\+S\+R\+\_\+\+I\+S\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga4c92ceea7549cc7b21db2c466916b733}\label{group__RTEMSScoreCPUi386_ga4c92ceea7549cc7b21db2c466916b733}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+M\+I\+N\+I\+M\+U\+M\+\_\+\+S\+I\+ZE}~4096
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaea4bd2905092d69bc92fbff6103ced8b}\label{group__RTEMSScoreCPUi386_gaea4bd2905092d69bc92fbff6103ced8b}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+Z\+E\+O\+F\+\_\+\+P\+O\+I\+N\+T\+ER}~4
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gae526a309e32001688261048b19cdb7d8}\label{group__RTEMSScoreCPUi386_gae526a309e32001688261048b19cdb7d8}} 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~4
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gac71c1e0159c32144a04f18646ede252b}\label{group__RTEMSScoreCPUi386_gac71c1e0159c32144a04f18646ede252b}} 
\#define {\bfseries C\+P\+U\+\_\+\+H\+E\+A\+P\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{v850_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}{C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga8aed43eb1b3c346772c127482b4b5372}\label{group__RTEMSScoreCPUi386_ga8aed43eb1b3c346772c127482b4b5372}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~16
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga6a578627686e1020a28f5a295703ca74}\label{group__RTEMSScoreCPUi386_ga6a578627686e1020a28f5a295703ca74}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}{C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gabc05c31eff429870b8564553d9eae054}\label{group__RTEMSScoreCPUi386_gabc05c31eff429870b8564553d9eae054}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Disable}(\+\_\+level)~i386\+\_\+disable\+\_\+interrupts( \+\_\+level )
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga01f5da058924ecbc4c84ceb8613145a0}\label{group__RTEMSScoreCPUi386_ga01f5da058924ecbc4c84ceb8613145a0}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Enable}(\+\_\+level)~i386\+\_\+enable\+\_\+interrupts( \+\_\+level )
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gab06bc7d1751ca97bbe1f4c50d14c4453}\label{group__RTEMSScoreCPUi386_gab06bc7d1751ca97bbe1f4c50d14c4453}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Flash}(\+\_\+level)~i386\+\_\+flash\+\_\+interrupts( \+\_\+level )
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Set\+\_\+level}(\+\_\+new\+\_\+level)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Interrupt\+\_\+stack\+\_\+setup}(\+\_\+lo,  \+\_\+hi)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaac2f0f65942a9e8b312f98c6439ab30a}\label{group__RTEMSScoreCPUi386_gaac2f0f65942a9e8b312f98c6439ab30a}} 
\#define {\bfseries C\+P\+U\+\_\+\+E\+F\+L\+A\+G\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+S\+\_\+\+ON}~0x00003202
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaf2b697efdda65714d2d44a95ddfdf68f}\label{group__RTEMSScoreCPUi386_gaf2b697efdda65714d2d44a95ddfdf68f}} 
\#define {\bfseries C\+P\+U\+\_\+\+E\+F\+L\+A\+G\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+S\+\_\+\+O\+FF}~0x00003002
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga3fb67e174d7b61251322cd32126acd1a}\label{group__RTEMSScoreCPUi386_ga3fb67e174d7b61251322cd32126acd1a}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Restart\+\_\+self}(\+\_\+the\+\_\+context)~\mbox{\hyperlink{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}}( (\+\_\+the\+\_\+context) );
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize\+\_\+fp}(\+\_\+fp\+\_\+area)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gab0aff7a561b9c030a4d88eff201f4688}\label{group__RTEMSScoreCPUi386_gab0aff7a561b9c030a4d88eff201f4688}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+B\+I\+T\+F\+I\+E\+L\+D\+\_\+\+C\+O\+DE}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Bitfield\+\_\+\+Find\+\_\+first\+\_\+bit}(\+\_\+value,  \+\_\+output)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gab2b14ff6bbccff7e0a99f55c4c8b8e87}\label{group__RTEMSScoreCPUi386_gab2b14ff6bbccff7e0a99f55c4c8b8e87}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Priority\+\_\+\+Mask}(\+\_\+bit\+\_\+number)~( 1 $<$$<$ (\+\_\+bit\+\_\+number) )
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga806e09db1107cf84732edffb7c7f96b2}\label{group__RTEMSScoreCPUi386_ga806e09db1107cf84732edffb7c7f96b2}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Priority\+\_\+bits\+\_\+index}(\+\_\+priority)~(\+\_\+priority)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaf8e38596ad3db49995fd8eb9fb4e86b2}\label{group__RTEMSScoreCPUi386_gaf8e38596ad3db49995fd8eb9fb4e86b2}} 
\#define {\bfseries C\+P\+U\+\_\+\+P\+E\+R\+\_\+\+C\+P\+U\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+S\+I\+ZE}~0
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gac17ddadf3ff0907a3beefb6d72b1563f}\label{group__RTEMSScoreCPUi386_gac17ddadf3ff0907a3beefb6d72b1563f}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S\+I\+ZE}~52
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaeaf54ae304c9c7d2d2e7ddd85cc110c7}\label{group__RTEMSScoreCPUi386_gaeaf54ae304c9c7d2d2e7ddd85cc110c7}} 
typedef void($\ast$ {\bfseries cpu\+Exc\+Handler\+Type}) (\mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gac905d5415fa56674b259d97f4ea46e5c}\label{group__RTEMSScoreCPUi386_gac905d5415fa56674b259d97f4ea46e5c}} 
typedef void($\ast$ {\bfseries C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler}) (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga67f8550aad58bccb6fcb4589894444ad}\label{group__RTEMSScoreCPUi386_ga67f8550aad58bccb6fcb4589894444ad}} 
typedef uint32\+\_\+t {\bfseries C\+P\+U\+\_\+\+Counter\+\_\+ticks}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga1b7d7ec8b0d361302cfc416d0295802c}\label{group__RTEMSScoreCPUi386_ga1b7d7ec8b0d361302cfc416d0295802c}} 
enum {\bfseries Intel\+\_\+symbolic\+\_\+exception\+\_\+name} \{ \newline
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+B\+Y\+\_\+\+Z\+E\+RO} = 0, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+D\+E\+B\+UG} = 1, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+N\+MI} = 2, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+R\+E\+A\+K\+P\+O\+I\+NT} = 3, 
\newline
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+O\+V\+E\+R\+F\+L\+OW} = 4, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+O\+U\+ND} = 5, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+L\+L\+E\+G\+A\+L\+\_\+\+I\+N\+S\+TR} = 6, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+M\+A\+T\+H\+\_\+\+C\+O\+P\+R\+O\+C\+\_\+\+U\+N\+A\+V\+A\+IL} = 7, 
\newline
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+D\+O\+U\+B\+L\+E\+\_\+\+F\+A\+U\+LT} = 8, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I386\+\_\+\+C\+O\+P\+R\+O\+C\+\_\+\+S\+E\+G\+\_\+\+E\+RR} = 9, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+T\+SS} = 10, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+S\+E\+G\+M\+E\+N\+T\+\_\+\+N\+O\+T\+\_\+\+P\+R\+E\+S\+E\+NT} = 11, 
\newline
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+S\+T\+A\+C\+K\+\_\+\+S\+E\+G\+M\+E\+N\+T\+\_\+\+F\+A\+U\+LT} = 12, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+G\+E\+N\+E\+R\+A\+L\+\_\+\+P\+R\+O\+T\+\_\+\+E\+RR} = 13, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+P\+A\+G\+E\+\_\+\+F\+A\+U\+LT} = 14, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+N\+T\+E\+L\+\_\+\+R\+E\+S15} = 15, 
\newline
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+L\+O\+A\+T\+\_\+\+E\+R\+R\+OR} = 16, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+A\+L\+I\+G\+N\+\_\+\+C\+H\+E\+CK} = 17, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+M\+A\+C\+H\+I\+N\+E\+\_\+\+C\+H\+E\+CK} = 18, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+E\+N\+T\+E\+R\+\_\+\+R\+D\+BG} = 50
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga8e3aa8bcab8ae208cdcabf6b628ea461}\label{group__RTEMSScoreCPUi386_ga8e3aa8bcab8ae208cdcabf6b628ea461}} 
void {\bfseries rtems\+\_\+exception\+\_\+init\+\_\+mngt} (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga5254669b54a06e96ebb585fd50a02c4d}\label{group__RTEMSScoreCPUi386_ga5254669b54a06e96ebb585fd50a02c4d}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} bool {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Is\+\_\+enabled} (uint32\+\_\+t level)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUi386_ga1d9dcab9170d532b6634a5620385adbd}{\+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Get\+\_\+level}} (void)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_gaa92701994ad8e3b646667a3e92935ddf}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$the\+\_\+context, void $\ast$stack\+\_\+area\+\_\+begin, size\+\_\+t stack\+\_\+area\+\_\+size, uint32\+\_\+t new\+\_\+level, void($\ast$entry\+\_\+point)(void), bool is\+\_\+fp, void $\ast$tls\+\_\+area)
\begin{DoxyCompactList}\small\item\em Initializes the C\+PU context. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_ga254ab76f1c02812babdb3d5028f59178}{\+\_\+\+C\+P\+U\+\_\+\+Fatal\+\_\+halt}} (uint32\+\_\+t source, uint32\+\_\+t error) \mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa2f0ed67aa174f684bb31b7e8bdb386f}{R\+T\+E\+M\+S\+\_\+\+N\+O\+\_\+\+R\+E\+T\+U\+RN}}
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_ga869484e3d851b032fd826c69ff21fc72}{\+\_\+\+C\+P\+U\+\_\+\+Initialize}} (void)
\begin{DoxyCompactList}\small\item\em C\+PU initialization. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaa3480454768ad843ce97909111a48a1f}\label{group__RTEMSScoreCPUi386_gaa3480454768ad843ce97909111a48a1f}} 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+install\+\_\+vector} (uint32\+\_\+t vector, C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler new\+\_\+handler, C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler $\ast$old\+\_\+handler)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga903a802003c95d6ef5206cb330424a1b}\label{group__RTEMSScoreCPUi386_ga903a802003c95d6ef5206cb330424a1b}} 
void $\ast$ {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Thread\+\_\+\+Idle\+\_\+body} (uintptr\+\_\+t ignored)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_gaa9f8cc989454b28232e5375e30c90970}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+switch}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$run, \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$heir)
\begin{DoxyCompactList}\small\item\em C\+PU switch context. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$new\+\_\+context) \mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa2f0ed67aa174f684bb31b7e8bdb386f}{R\+T\+E\+M\+S\+\_\+\+N\+O\+\_\+\+R\+E\+T\+U\+RN}}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga14068cf644755c5f95495fc937e4c5d9}\label{group__RTEMSScoreCPUi386_ga14068cf644755c5f95495fc937e4c5d9}} 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+save\+\_\+fp} (\mbox{\hyperlink{structContext__Control__fp}{Context\+\_\+\+Control\+\_\+fp}} $\ast$$\ast$fp\+\_\+context\+\_\+ptr)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga57b3171c5692c9a1db94c2ad941ee22d}\label{group__RTEMSScoreCPUi386_ga57b3171c5692c9a1db94c2ad941ee22d}} 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore\+\_\+fp} (\mbox{\hyperlink{structContext__Control__fp}{Context\+\_\+\+Control\+\_\+fp}} $\ast$$\ast$fp\+\_\+context\+\_\+ptr)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_gaa34a35de496258577c1454ba1ee07ce0}{\+\_\+\+C\+P\+U\+\_\+\+Exception\+\_\+frame\+\_\+print}} (const \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$frame)
\begin{DoxyCompactList}\small\item\em Prints the exception frame via \mbox{\hyperlink{bspIo_8h_a380cfecc8035cec8a13b68c0cb90f32f}{printk()}}. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaa675150e5d00169c99410a82011b6117}\label{group__RTEMSScoreCPUi386_gaa675150e5d00169c99410a82011b6117}} 
uint32\+\_\+t {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+frequency} (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gac016ae4ed92ed2607bd65408a36d908b}\label{group__RTEMSScoreCPUi386_gac016ae4ed92ed2607bd65408a36d908b}} 
\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}{C\+P\+U\+\_\+\+Counter\+\_\+ticks}} {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+read} (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaeb1ddd8f84f82b13fad2a05a3e7d0ab7}\label{group__RTEMSScoreCPUi386_gaeb1ddd8f84f82b13fad2a05a3e7d0ab7}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+volatile\+\_\+clobber} (uintptr\+\_\+t pattern)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaae027d9a906bb67d38ebd7a9104b976b}\label{group__RTEMSScoreCPUi386_gaae027d9a906bb67d38ebd7a9104b976b}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+validate} (uintptr\+\_\+t pattern)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga07618c93359f2485af2e98a96b330208}\label{group__RTEMSScoreCPUi386_ga07618c93359f2485af2e98a96b330208}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+illegal} (void)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gab683a0a37a089e2a0fd3c356836d5499}\label{group__RTEMSScoreCPUi386_gab683a0a37a089e2a0fd3c356836d5499}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+no\+\_\+operation} (void)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga75ab01280c139fde58b4e3594779dd1f}\label{group__RTEMSScoreCPUi386_ga75ab01280c139fde58b4e3594779dd1f}} 
cpu\+Exc\+Handler\+Type {\bfseries \+\_\+current\+Exc\+Handler}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaf07fa780651217bccbbd992ae527164c}\label{group__RTEMSScoreCPUi386_gaf07fa780651217bccbbd992ae527164c}} 
\mbox{\hyperlink{structContext__Control__fp}{Context\+\_\+\+Control\+\_\+fp}} {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Null\+\_\+fp\+\_\+context}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
i386 specific support. 

i386 Architecture Support

This include file contains information pertaining to the Intel i386 processor.

This file contains definitions for data structure related to Intel system programming. More information can be found on Intel site and more precisely in the following book \+: \begin{DoxyVerb}Pentium Processor familly
Developper's Manual

Volume 3 : Architecture and Programming Manual
\end{DoxyVerb}


Formerly contained in and extracted from libcpu/i386/cpu.\+h.

This file contains definition and constants related to Intel Cpu 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gabbc6ee0d13009243d4088dfde2fe5da9}\label{group__RTEMSScoreCPUi386_gabbc6ee0d13009243d4088dfde2fe5da9}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_Bitfield\_Find\_first\_bit@{\_CPU\_Bitfield\_Find\_first\_bit}}
\index{\_CPU\_Bitfield\_Find\_first\_bit@{\_CPU\_Bitfield\_Find\_first\_bit}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_Bitfield\_Find\_first\_bit}{\_CPU\_Bitfield\_Find\_first\_bit}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Bitfield\+\_\+\+Find\+\_\+first\+\_\+bit(\begin{DoxyParamCaption}\item[{}]{\+\_\+value,  }\item[{}]{\+\_\+output }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{ \(\backslash\)}
\DoxyCodeLine{    uint16\_t \_\_value\_in\_register = ( \_value ); \(\backslash\)}
\DoxyCodeLine{    uint16\_t \_\_output = 0; \(\backslash\)}
\DoxyCodeLine{    \_\_asm\_\_ \textcolor{keyword}{volatile} ( \textcolor{stringliteral}{"bsfw    \%0,\%1 "} \(\backslash\)}
\DoxyCodeLine{                    : \textcolor{stringliteral}{"=r"} ( \_\_value\_in\_register ), \textcolor{stringliteral}{"=r"} ( \_\_output ) \(\backslash\)}
\DoxyCodeLine{                    : \textcolor{stringliteral}{"0"}  ( \_\_value\_in\_register ), \textcolor{stringliteral}{"1"}  ( \_\_output ) \(\backslash\)}
\DoxyCodeLine{    ); \(\backslash\)}
\DoxyCodeLine{    ( \_output ) = \_\_output; \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga057149dd2ea39e07027c08c3a3ab773a}\label{group__RTEMSScoreCPUi386_ga057149dd2ea39e07027c08c3a3ab773a}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_Context\_Initialize\_fp@{\_CPU\_Context\_Initialize\_fp}}
\index{\_CPU\_Context\_Initialize\_fp@{\_CPU\_Context\_Initialize\_fp}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_Context\_Initialize\_fp}{\_CPU\_Context\_Initialize\_fp}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize\+\_\+fp(\begin{DoxyParamCaption}\item[{}]{\+\_\+fp\+\_\+area }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{ \(\backslash\)}
\DoxyCodeLine{    memcpy( *\_fp\_area, \&\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_af07fa780651217bccbbd992ae527164c}{\_CPU\_Null\_fp\_context}}, \mbox{\hyperlink{sparc_2include_2rtems_2score_2cpu_8h_af58e4ff1f7e1c85fc5c0b80cbd0672c5}{CPU\_CONTEXT\_FP\_SIZE}} ); \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gac9ef154b6136d1ee1f3baeedc1c6098a}\label{group__RTEMSScoreCPUi386_gac9ef154b6136d1ee1f3baeedc1c6098a}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_Interrupt\_stack\_setup@{\_CPU\_Interrupt\_stack\_setup}}
\index{\_CPU\_Interrupt\_stack\_setup@{\_CPU\_Interrupt\_stack\_setup}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_Interrupt\_stack\_setup}{\_CPU\_Interrupt\_stack\_setup}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Interrupt\+\_\+stack\+\_\+setup(\begin{DoxyParamCaption}\item[{}]{\+\_\+lo,  }\item[{}]{\+\_\+hi }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{                                        \(\backslash\)}
\DoxyCodeLine{        \_hi = (\textcolor{keywordtype}{void}*)(((uintptr\_t)(\_hi) - 4) \& ~ (\mbox{\hyperlink{bfin_2include_2rtems_2score_2cpu_8h_a8aed43eb1b3c346772c127482b4b5372}{CPU\_STACK\_ALIGNMENT}} - 1)); \(\backslash\)}
\DoxyCodeLine{    \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga0d657d03b719953545e72902cad21689}\label{group__RTEMSScoreCPUi386_ga0d657d03b719953545e72902cad21689}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_ISR\_Set\_level@{\_CPU\_ISR\_Set\_level}}
\index{\_CPU\_ISR\_Set\_level@{\_CPU\_ISR\_Set\_level}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Set\_level}{\_CPU\_ISR\_Set\_level}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Set\+\_\+level(\begin{DoxyParamCaption}\item[{}]{\+\_\+new\+\_\+level }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{ \(\backslash\)}
\DoxyCodeLine{    if ( \_new\_level ) \mbox{\hyperlink{group__RTEMSScoreCPUSPARC_ga82257d4fc068f4b21b029dd69d276839}{\_\_asm\_\_}} \textcolor{keyword}{volatile} ( \textcolor{stringliteral}{"cli"} ); \(\backslash\)}
\DoxyCodeLine{    else              \mbox{\hyperlink{group__RTEMSScoreCPUSPARC_ga82257d4fc068f4b21b029dd69d276839}{\_\_asm\_\_}} \textcolor{keyword}{volatile} ( \textcolor{stringliteral}{"sti"} ); \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaa92701994ad8e3b646667a3e92935ddf}\label{group__RTEMSScoreCPUi386_gaa92701994ad8e3b646667a3e92935ddf}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_Context\_Initialize@{\_CPU\_Context\_Initialize}}
\index{\_CPU\_Context\_Initialize@{\_CPU\_Context\_Initialize}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_Context\_Initialize()}{\_CPU\_Context\_Initialize()}}
{\footnotesize\ttfamily void \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$}]{the\+\_\+context,  }\item[{void $\ast$}]{stack\+\_\+area\+\_\+begin,  }\item[{size\+\_\+t}]{stack\+\_\+area\+\_\+size,  }\item[{uint32\+\_\+t}]{new\+\_\+level,  }\item[{void($\ast$)(void)}]{entry\+\_\+point,  }\item[{bool}]{is\+\_\+fp,  }\item[{void $\ast$}]{tls\+\_\+area }\end{DoxyParamCaption})}



Initializes the C\+PU context. 

The following steps are performed\+:
\begin{DoxyItemize}
\item setting a starting address
\item preparing the stack
\item preparing the stack and frame pointers
\item setting the proper interrupt level in the context
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em context} & points to the context area \\
\hline
\mbox{\texttt{ in}}  & {\em stack\+\_\+area\+\_\+begin} & is the low address of the allocated stack area \\
\hline
\mbox{\texttt{ in}}  & {\em stack\+\_\+area\+\_\+size} & is the size of the stack area in bytes \\
\hline
\mbox{\texttt{ in}}  & {\em new\+\_\+level} & is the interrupt level for the task \\
\hline
\mbox{\texttt{ in}}  & {\em entry\+\_\+point} & is the task\textquotesingle{}s entry point \\
\hline
\mbox{\texttt{ in}}  & {\em is\+\_\+fp} & is set to {\ttfamily true} if the task is a floating point task \\
\hline
\mbox{\texttt{ in}}  & {\em tls\+\_\+area} & is the thread-\/local storage (T\+LS) area \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga80726ebfe00f31a88b086cc4474c472f}\label{group__RTEMSScoreCPUi386_ga80726ebfe00f31a88b086cc4474c472f}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_Context\_restore@{\_CPU\_Context\_restore}}
\index{\_CPU\_Context\_restore@{\_CPU\_Context\_restore}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_Context\_restore()}{\_CPU\_Context\_restore()}}
{\footnotesize\ttfamily void \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$}]{new\+\_\+context }\end{DoxyParamCaption})}

This routine is generally used only to restart self in an efficient manner. It may simply be a label in \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa9f8cc989454b28232e5375e30c90970}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+switch}}.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em new\+\_\+context} & points to the context to be restored.\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
May be unnecessary to reload some registers.
\end{DoxyNote}
Port Specific Information\+:

X\+XX document implementation including references if appropriate \mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaa9f8cc989454b28232e5375e30c90970}\label{group__RTEMSScoreCPUi386_gaa9f8cc989454b28232e5375e30c90970}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_Context\_switch@{\_CPU\_Context\_switch}}
\index{\_CPU\_Context\_switch@{\_CPU\_Context\_switch}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_Context\_switch()}{\_CPU\_Context\_switch()}}
{\footnotesize\ttfamily void \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+switch (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$}]{run,  }\item[{\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$}]{heir }\end{DoxyParamCaption})}



C\+PU switch context. 

This routine switches from the run context to the heir context.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em run} & points to the context of the currently executing task \\
\hline
\mbox{\texttt{ in}}  & {\em heir} & points to the context of the heir task\\
\hline
\end{DoxyParams}
Port Specific Information\+:

X\+XX document implementation including references if appropriate \mbox{\Hypertarget{group__RTEMSScoreCPUi386_gaa34a35de496258577c1454ba1ee07ce0}\label{group__RTEMSScoreCPUi386_gaa34a35de496258577c1454ba1ee07ce0}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_Exception\_frame\_print@{\_CPU\_Exception\_frame\_print}}
\index{\_CPU\_Exception\_frame\_print@{\_CPU\_Exception\_frame\_print}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_Exception\_frame\_print()}{\_CPU\_Exception\_frame\_print()}}
{\footnotesize\ttfamily void \+\_\+\+C\+P\+U\+\_\+\+Exception\+\_\+frame\+\_\+print (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$}]{frame }\end{DoxyParamCaption})}



Prints the exception frame via \mbox{\hyperlink{bspIo_8h_a380cfecc8035cec8a13b68c0cb90f32f}{printk()}}. 

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group__ClassicFatal_ga53fa9338246642e0d931f61314c6609e}{rtems\+\_\+fatal()}} and \mbox{\hyperlink{group__RTEMSScoreIntErr_gga878b4de77df7d0b83d19609d4de42c26a131fe6aad46a1394f8bb0f2a5f19fa05}{R\+T\+E\+M\+S\+\_\+\+F\+A\+T\+A\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+E\+X\+C\+E\+P\+T\+I\+ON}}. 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga254ab76f1c02812babdb3d5028f59178}\label{group__RTEMSScoreCPUi386_ga254ab76f1c02812babdb3d5028f59178}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_Fatal\_halt@{\_CPU\_Fatal\_halt}}
\index{\_CPU\_Fatal\_halt@{\_CPU\_Fatal\_halt}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_Fatal\_halt()}{\_CPU\_Fatal\_halt()}}
{\footnotesize\ttfamily void \+\_\+\+C\+P\+U\+\_\+\+Fatal\+\_\+halt (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{source,  }\item[{uint32\+\_\+t}]{error }\end{DoxyParamCaption})}

C\+O\+P\+Y\+R\+I\+G\+HT (c) 2016. On-\/\+Line Applications Research Corporation (O\+AR).

The license and distribution terms for this file may be found in the file L\+I\+C\+E\+N\+SE in this distribution or at \href{http://www.rtems.org/license/LICENSE}{\texttt{ http\+://www.\+rtems.\+org/license/\+L\+I\+C\+E\+N\+SE}}. \mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga869484e3d851b032fd826c69ff21fc72}\label{group__RTEMSScoreCPUi386_ga869484e3d851b032fd826c69ff21fc72}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_Initialize@{\_CPU\_Initialize}}
\index{\_CPU\_Initialize@{\_CPU\_Initialize}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_Initialize()}{\_CPU\_Initialize()}}
{\footnotesize\ttfamily void \+\_\+\+C\+P\+U\+\_\+\+Initialize (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



C\+PU initialization. 

C\+PU initialize. This routine performs C\+PU dependent initialization.

C\+PU initialize. This routine performs C\+PU dependent initialization.

C\+PU initialization. \mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga1d9dcab9170d532b6634a5620385adbd}\label{group__RTEMSScoreCPUi386_ga1d9dcab9170d532b6634a5620385adbd}} 
\index{i386 Specific Support@{i386 Specific Support}!\_CPU\_ISR\_Get\_level@{\_CPU\_ISR\_Get\_level}}
\index{\_CPU\_ISR\_Get\_level@{\_CPU\_ISR\_Get\_level}!i386 Specific Support@{i386 Specific Support}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Get\_level()}{\_CPU\_ISR\_Get\_level()}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Get\+\_\+level (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Return the current interrupt disable level for this task in the format used by the interrupt level portion of the task mode.

\begin{DoxyNote}{Note}
This routine usually must be implemented as a subroutine.
\end{DoxyNote}
Port Specific Information\+:

X\+XX document implementation including references if appropriate 