#include "SimulatorAPI.hpp"
#include "Instmngr.hpp"
#include "CPU.hpp"
#include "device/Device.hpp"
#include "device/Bus.hpp"
#include "device/Timer.hpp"
#include "device/UART.hpp"
#include "Decoder.hpp"
#include "Loader.hpp"
#include "Interrupt.hpp"
#include "utils/utils.hpp"
#include "inst/arithm.hpp"
#include "inst/load_store.hpp"
#include "inst/auipc.hpp"
#include "inst/branch.hpp"
#include "inst/jump.hpp"
#include "inst/system.hpp"
#include "inst/lui.hpp"
#include "inst/opcode.hpp"
#include "simulator.hpp"
#include <iostream>
#include <stdexcept>
#include <fstream>

void register_all_instructions(InstManager *im) {
    im->register_inst(INST_ADD, "ADD", inst_add);
    im->register_inst(INST_SUB, "SUB", inst_sub);
    im->register_inst(INST_ADDI, "ADDI", inst_addi);
    im->register_inst(INST_ANDI, "ANDI", inst_andi);
    im->register_inst(INST_ANDI, "ANDI", inst_andi);
    im->register_inst(INST_XORI, "XORI", inst_xori);


    im->register_inst(INST_AUIPC, "AUIPC", inst_auipc);
    im->register_inst(INST_LUI, "LUI", inst_lui);
    im->register_inst(INST_LBU, "LBU", inst_lbu);
    im->register_inst(INST_LB, "LB", inst_lb);
    
    im->register_inst(INST_LW, "LW", inst_lw);
    im->register_inst(INST_SW, "SW", inst_sw);
    im->register_inst(INST_SB, "SB", inst_sb);
    im->register_inst(INST_BEQ, "BEQ", inst_beq);
    im->register_inst(INST_BNE, "BNE", inst_bne);
    im->register_inst(INST_BGE, "BGE", inst_bge);
    im->register_inst(INST_BLTU, "BLTU", inst_bltu);
    im->register_inst(INST_BGEU, "BGEU", inst_bgeu);

    im->register_inst(INST_BLT, "BLT", inst_blt);
    im->register_inst(INST_JAL, "JAL", inst_jal);
    im->register_inst(INST_JALR, "JALR", inst_jalr);
    im->register_inst(INST_EBREAK, "EBREAK", inst_ebreak);
    im->register_inst(INST_ECALL, "ECALL", inst_ecall);
    im->register_inst(INST_WFI, "WFI", inst_wfi);
    im->register_inst(INST_MRET, "MRET", inst_mret);
    im->register_inst(INST_SLL, "SLL", inst_sll);
    im->register_inst(INST_SLLI, "SLLI", inst_slli);
    im->register_inst(INST_SRLI, "SRLI", inst_srli);
    im->register_inst(INST_SRAI, "SRAI", inst_srai);
    im->register_inst(INST_SRA, "SRA", inst_sra);
    im->register_inst(INST_SRL, "SRL", inst_srl);
    im->register_inst(INST_XOR, "XOR", inst_xor);
    im->register_inst(INST_OR, "OR", inst_or);
    im->register_inst(INST_AND, "AND", inst_and);
    im->register_inst(INST_SLT, "SLT", inst_slt);
    im->register_inst(INST_SLTU, "SLTU", inst_sltu);
    // CSR instructions
    im->register_inst(INST_CSRRW, "CSRRW", inst_csrrw);
    im->register_inst(INST_CSRRS, "CSRRS", inst_csrrs);
    im->register_inst(INST_CSRRC, "CSRRC", inst_csrrc);
    im->register_inst(INST_CSRRWI, "CSRRWI", inst_csrrwi);
    im->register_inst(INST_CSRRSI, "CSRRSI", inst_csrrsi);
    im->register_inst(INST_CSRRCI, "CSRRCI", inst_csrrmi);
    LOG("Instruction table initialized with " + std::to_string(im->size()) + " entries");
}

void init_cpu(CPU*& cpu, Memory*& mem, InstManager*& im,
               const std::string& infile, size_t max_steps) {
    im = new InstManager();
    register_all_instructions(im);
    
    mem = new Memory();
    cpu = new CPU(*mem, *im);
    
    static MachineCSR machine_csr;
    static InterruptController int_ctrl(&machine_csr);
    static TrapHandler trap(&machine_csr);
    wire_cpu_interrupts(*cpu, machine_csr, int_ctrl, trap);
    init_default_machine_csrs(machine_csr);
    
    uint32_t entry_point = load_elf(infile, *mem);
    uint32_t gp_val = get_symbol(infile, "__global_pointer$");
    
    auto args = setup_args_for_elf(infile, 0x20000, *mem);
    
    cpu->set_pc(entry_point);
    cpu->reg[0] = 0;
    cpu->reg[1] = 0xFFFFFFFF;
    cpu->reg[2] = args.sp;
    cpu->reg[3] = gp_val;
    cpu->reg[4] = 0;
    cpu->reg[10] = args.argc;
    cpu->reg[11] = args.argv_addr;
    cpu->reg[12] = 0;
    cpu->reg[17] = 0;
    
    LOG("CPU initialized for: " + infile);
}

void cleanup_cpu(CPU* cpu, Memory* mem, InstManager* im) {
    delete cpu;
    delete im;
}

void test_simple_asm(const std::string& elf_file) {
    std::cout << "\n========== TEST E0: Simple ASM Program ==========\n";
    LOG("Loading ELF: " + elf_file);

    // 初始化 CPU 和内存
    InstManager* im = new InstManager();
    register_all_instructions(im);

    Memory* mem = new Memory();
    CPU* cpu = new CPU(*mem, *im);

    static MachineCSR machine_csr;
    static InterruptController int_ctrl(&machine_csr);
    static TrapHandler trap(&machine_csr);
    wire_cpu_interrupts(*cpu, machine_csr, int_ctrl, trap);
    init_default_machine_csrs(machine_csr);

    // 加载 ELF 到内存
    uint32_t entry_point;
    try {
        entry_point = load_elf(elf_file, *mem);
        LOG("ELF entry: 0x" + HEX(entry_point));
    } catch (const std::exception& e) {
        LOG("Failed to load ELF");
        cleanup_cpu(cpu, mem, im);
        return;
    }

    // 设置 CPU 初始状态
    if (entry_point == 0x10000) {
        cpu->set_pc(entry_point);
        cpu->reg[0] = 0;
        cpu->reg[10] = 0;
        cpu->reg[17] = 0;
        LOG("Simple asm test: default entry = 0x10000");
    } else {
        cpu->set_pc(entry_point);
        cpu->reg[0] = 0;
        cpu->reg[2] = 0x20000;
        cpu->reg[10] = 0;
        cpu->reg[17] = 0;
        LOG("Entry 0x" + HEX(entry_point));
    }

    cpu->run(2000);

    std::cout << "\nResult: ";
    if (cpu->halt) {
        LOG("PASS - Halted after " + DEC(cpu->step_count) + " steps");
    } else {
        LOG ("FAIL - Did not halt");
    }
    
    LOG("=== Simple ASM Test Complete ===");
    cpu->dump_registers();
    cleanup_cpu(cpu, mem, im);
}

void test_full_program(const std::string& infile) {
    LOG("========== TEST E1: Full Program ==========");
    simulator(infile, 0);
}



void test_timer_interrupt(const std::string& elf_file) {
    std::cout << "\n========== TEST: Timer Interrupt ==========\n";
    LOG("Starting timer interrupt test - " + elf_file);

    InstManager* im = new InstManager();
    register_all_instructions(im);

    Memory* mem = new Memory();
    Bus* bus = new Bus();
    bus->attach_memory(mem);

    static Timer timer;
    bus->attach_device(0x02004000, &timer);

    CPU* cpu = new CPU(*mem, *im);
    cpu->attach_bus(bus);

    static MachineCSR machine_csr;
    static InterruptController int_ctrl(&machine_csr);
    static TrapHandler trap(&machine_csr);
    wire_cpu_interrupts(*cpu, machine_csr, int_ctrl, trap);
    init_default_machine_csrs(machine_csr);

    uint32_t entry_point;
    try {
        entry_point = load_elf(elf_file, *mem);
        LOG("ELF entry: 0x" + HEX(entry_point));
    } catch (const std::exception& e) {
        LOG("Failed to load ELF: " + std::string(e.what()));
        cleanup_cpu(cpu, mem, im);
        return;
    }

    cpu->set_pc(entry_point);
    cpu->reg[0] = 0;
    cpu->reg[2] = 0x20000;
    cpu->reg[10] = 0;
    cpu->reg[17] = 0;

    LOG("Starting timer interrupt test...");
    cpu->run(200);

    std::cout << "\nResult: ";
    if (cpu->halt) {
        LOG("PASS - Halted after " + DEC(cpu->step_count) + " steps");
    } else {
        LOG("Running (step " + DEC(cpu->step_count) + ")");
    }

    LOG("\n=== Timer Interrupt Test Complete ===");
    cpu->dump_registers();
    cleanup_cpu(cpu, mem, im);
}

