{
  "Top": "circ_buff_write_many128",
  "RtlTop": "circ_buff_write_many128",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "circ_buff_write_many128",
    "Version": "1.0",
    "DisplayName": "Circ_buff_write_many128",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/c_src\/circ_buff_write_many_128.cpp"],
    "Vhdl": [
      "impl\/vhdl\/circ_buff_write_many128_control_s_axi.vhd",
      "impl\/vhdl\/circ_buff_write_many128_data_V.vhd",
      "impl\/vhdl\/circ_buff_write_many128_gmem_out_m_axi.vhd",
      "impl\/vhdl\/circ_buff_write_many128_mux_42_8_1_1.vhd",
      "impl\/vhdl\/circ_buff_write_many128.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/circ_buff_write_many128_control_s_axi.v",
      "impl\/verilog\/circ_buff_write_many128_data_V.v",
      "impl\/verilog\/circ_buff_write_many128_gmem_out_m_axi.v",
      "impl\/verilog\/circ_buff_write_many128_mux_42_8_1_1.v",
      "impl\/verilog\/circ_buff_write_many128.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/circ_buff_write_many128_v1_0\/data\/circ_buff_write_many128.mdd",
      "impl\/misc\/drivers\/circ_buff_write_many128_v1_0\/data\/circ_buff_write_many128.tcl",
      "impl\/misc\/drivers\/circ_buff_write_many128_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/circ_buff_write_many128_v1_0\/src\/xcirc_buff_write_many128.c",
      "impl\/misc\/drivers\/circ_buff_write_many128_v1_0\/src\/xcirc_buff_write_many128.h",
      "impl\/misc\/drivers\/circ_buff_write_many128_v1_0\/src\/xcirc_buff_write_many128_hw.h",
      "impl\/misc\/drivers\/circ_buff_write_many128_v1_0\/src\/xcirc_buff_write_many128_linux.c",
      "impl\/misc\/drivers\/circ_buff_write_many128_v1_0\/src\/xcirc_buff_write_many128_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/ylxiao\/ws_183\/estream4fccm2021_1IP\/workspace\/hls_prj\/estream_write\/circ_buff_write_many128\/.autopilot\/db\/circ_buff_write_many128.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_control m_axi_gmem_out fifo_in_0_V fifo_in_1_V fifo_in_2_V fifo_in_3_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "fifo_in_0_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "fifo_in_0_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "fifo_in_1_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "fifo_in_1_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "fifo_in_2_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "fifo_in_2_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "fifo_in_3_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "fifo_in_3_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_gmem_out": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem_out",
      "data_width": "128",
      "param_prefix": "C_M_AXI_GMEM_OUT",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "128",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "128",
        "WID": "1",
        "WSTRB": "16",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "output_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of output_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of output_V"
            }]
        },
        {
          "offset": "0x18",
          "name": "reset",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of reset",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "reset",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of reset"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "debug_register_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of debug_register",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "debug_register",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of debug_register"
            }]
        },
        {
          "offset": "0x24",
          "name": "debug_register_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of debug_register",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "debug_register",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of debug_register"
            }]
        }
      ],
      "memories": "useable_words {base_address 48 range 8}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_out_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_out_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_gmem_out_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_gmem_out_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_out_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_out_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_gmem_out_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_out_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_out_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "fifo_in_0_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "fifo_in_0_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "fifo_in_0_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "fifo_in_1_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "fifo_in_1_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "fifo_in_1_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "fifo_in_2_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "fifo_in_2_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "fifo_in_2_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "fifo_in_3_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "fifo_in_3_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "fifo_in_3_V_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "output_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_gmem_out",
      "dataWidth": "32"
    },
    "reset": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "debug_register": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "useable_words": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "Object": "control"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "0"
    },
    "gmem_out": {
      "interfaceRef": "m_axi_gmem_out",
      "dir": "inout"
    },
    "fifo_in_0_V": {
      "interfaceRef": "fifo_in_0_V",
      "dir": "in"
    },
    "fifo_in_1_V": {
      "interfaceRef": "fifo_in_1_V",
      "dir": "in"
    },
    "fifo_in_2_V": {
      "interfaceRef": "fifo_in_2_V",
      "dir": "in"
    },
    "fifo_in_3_V": {
      "interfaceRef": "fifo_in_3_V",
      "dir": "in"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "circ_buff_write_many128"},
    "Metrics": {"circ_buff_write_many128": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.500"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "8",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "4",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "fifo_read",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "reassemble",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "1",
                    "PipelineDepth": "1"
                  }]
              },
              {
                "Name": "gmem_write",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "32773",
                "Latency": "0 ~ 32773",
                "PipelineII": "1",
                "PipelineDepth": "8"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "14",
          "FF": "1621",
          "LUT": "2871",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "circ_buff_write_many128",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-04-02 17:21:14 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
