{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 19:55:48 2014 " "Info: Processing started: Tue Apr 29 19:55:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L2C268 -c L2C268 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L2C268 -c L2C268" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "init L2C268.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(9): created implicit net for \"init\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "part1 L2C268.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(10): created implicit net for \"part1\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "part2 L2C268.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(11): created implicit net for \"part2\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "part3 L2C268.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(12): created implicit net for \"part3\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "part4 L2C268.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(13): created implicit net for \"part4\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "part5 L2C268.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(14): created implicit net for \"part5\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L2C268.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file L2C268.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2C268 " "Info: Found entity 1: L2C268" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "L2C268 " "Info: Elaborating entity \"L2C268\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C268.v(327) " "Warning (10270): Verilog HDL Case Statement warning at L2C268.v(327): incomplete case statement has no default case item" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 327 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C268.v(354) " "Warning (10270): Verilog HDL Case Statement warning at L2C268.v(354): incomplete case statement has no default case item" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 354 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C268.v(300) " "Warning (10270): Verilog HDL Case Statement warning at L2C268.v(300): incomplete case statement has no default case item" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 300 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C268.v(273) " "Warning (10270): Verilog HDL Case Statement warning at L2C268.v(273): incomplete case statement has no default case item" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 273 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 L2C268.v(97) " "Warning (10240): Verilog HDL Always Construct warning at L2C268.v(97): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 L2C268.v(97) " "Warning (10240): Verilog HDL Always Construct warning at L2C268.v(97): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 L2C268.v(97) " "Warning (10240): Verilog HDL Always Construct warning at L2C268.v(97): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 L2C268.v(97) " "Warning (10240): Verilog HDL Always Construct warning at L2C268.v(97): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 L2C268.v(109) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(109): truncated value with size 32 to match size of target (6)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 L2C268.v(117) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(117): truncated value with size 32 to match size of target (6)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 L2C268.v(140) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(140): truncated value with size 2 to match size of target (1)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 L2C268.v(146) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(146): truncated value with size 32 to match size of target (24)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(150) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(150): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(159) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(159): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(163) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(163): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(167) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(167): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(171) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(171): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 L2C268.v(197) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(197): truncated value with size 32 to match size of target (24)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(202) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(202): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(211) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(211): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(225) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(225): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[7\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[6\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[6\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[5\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[5\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[4\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[4\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[3\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[3\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[2\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[2\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[1\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[1\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[0\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[1\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[2\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[3\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[4\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[5\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[6\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[0\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[1\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[2\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[3\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[4\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[5\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[6\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[0\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[1\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[2\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[3\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[4\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[5\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[6\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[0\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[1\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[2\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[3\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[4\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[5\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[6\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "m0\[6\] m0\[5\] " "Info: Duplicate register \"m0\[6\]\" merged to single register \"m0\[5\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "m1\[5\] m1\[6\] " "Info: Duplicate register \"m1\[5\]\" merged to single register \"m1\[6\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "m2\[5\] m2\[6\] " "Info: Duplicate register \"m2\[5\]\" merged to single register \"m2\[6\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "m3\[5\] m3\[6\] " "Info: Duplicate register \"m3\[5\]\" merged to single register \"m3\[6\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|L2C268\|ledBackward 2 " "Info: State machine \"\|L2C268\|ledBackward\" contains 2 states" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|L2C268\|ledBackward " "Info: Selected Auto state machine encoding method for state machine \"\|L2C268\|ledBackward\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|L2C268\|ledBackward " "Info: Encoding result for state machine \"\|L2C268\|ledBackward\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ledBackward.01 " "Info: Encoded state bit \"ledBackward.01\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|L2C268\|ledBackward.00 0 " "Info: State \"\|L2C268\|ledBackward.00\" uses code string \"0\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|L2C268\|ledBackward.01 1 " "Info: State \"\|L2C268\|ledBackward.01\" uses code string \"1\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "m0\[5\] data_in GND " "Warning (14130): Reduced register \"m0\[5\]\" with stuck data_in port to stuck value GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "m1\[6\] data_in GND " "Warning (14130): Reduced register \"m1\[6\]\" with stuck data_in port to stuck value GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "m2\[6\] data_in GND " "Warning (14130): Reduced register \"m2\[6\]\" with stuck data_in port to stuck value GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "m3\[6\] data_in GND " "Warning (14130): Reduced register \"m3\[6\]\" with stuck data_in port to stuck value GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[0\]\$latch " "Warning: Latch hex3\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[1\]\$latch " "Warning: Latch hex3\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR part4~0 " "Warning: Ports ENA and CLR on the latch are fed by the same signal part4~0" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[2\]\$latch " "Warning: Latch hex3\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR part4~0 " "Warning: Ports ENA and CLR on the latch are fed by the same signal part4~0" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[3\]\$latch " "Warning: Latch hex3\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[4\]\$latch " "Warning: Latch hex3\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[5\]\$latch " "Warning: Latch hex3\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[6\]\$latch " "Warning: Latch hex3\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[0\]\$latch " "Warning: Latch hex2\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[1\]\$latch " "Warning: Latch hex2\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part1 " "Warning: Ports D and ENA on the latch are fed by the same signal part1" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[2\]\$latch " "Warning: Latch hex2\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[3\]\$latch " "Warning: Latch hex2\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[4\]\$latch " "Warning: Latch hex2\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[5\]\$latch " "Warning: Latch hex2\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[6\]\$latch " "Warning: Latch hex2\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[0\]\$latch " "Warning: Latch hex1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[1\]\$latch " "Warning: Latch hex1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[2\]\$latch " "Warning: Latch hex1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[3\]\$latch " "Warning: Latch hex1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[4\]\$latch " "Warning: Latch hex1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[5\]\$latch " "Warning: Latch hex1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[6\]\$latch " "Warning: Latch hex1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[0\]\$latch " "Warning: Latch hex0\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[1\]\$latch " "Warning: Latch hex0\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[2\]\$latch " "Warning: Latch hex0\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[3\]\$latch " "Warning: Latch hex0\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[4\]\$latch " "Warning: Latch hex0\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[5\]\$latch " "Warning: Latch hex0\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[6\]\$latch " "Warning: Latch hex0\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[1\] GND " "Warning (13410): Pin \"ledg\[1\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[2\] GND " "Warning (13410): Pin \"ledg\[2\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[3\] GND " "Warning (13410): Pin \"ledg\[3\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[4\] GND " "Warning (13410): Pin \"ledg\[4\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[5\] GND " "Warning (13410): Pin \"ledg\[5\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[6\] GND " "Warning (13410): Pin \"ledg\[6\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[7\] GND " "Warning (13410): Pin \"ledg\[7\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ledBackward~68 " "Info: Register \"ledBackward~68\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My Documents/DropBox/L2C268/L2C268.map.smsg " "Info: Generated suppressed messages file E:/My Documents/DropBox/L2C268/L2C268.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "767 " "Info: Implemented 767 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "706 " "Info: Implemented 706 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Allocated 195 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 19:55:52 2014 " "Info: Processing ended: Tue Apr 29 19:55:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 19:55:53 2014 " "Info: Processing started: Tue Apr 29 19:55:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off L2C268 -c L2C268 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off L2C268 -c L2C268" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "L2C268 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"L2C268\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "902 Top " "Info: Previous placement does not exist for 902 of 902 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Info: Automatically promoted node clock (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m3\[4\] " "Info: Destination node m3\[4\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m3\[0\] " "Info: Destination node m3\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m3\[1\] " "Info: Destination node m3\[1\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m3\[2\] " "Info: Destination node m3\[2\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m3\[3\] " "Info: Destination node m3\[3\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3[3] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m3[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h3\[4\] " "Info: Destination node h3\[4\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h3\[0\] " "Info: Destination node h3\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h3\[1\] " "Info: Destination node h3\[1\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h3\[2\] " "Info: Destination node h3\[2\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h3\[3\] " "Info: Destination node h3\[3\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[3] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { clock } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 4 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex0\[0\]~1318  " "Info: Automatically promoted node hex0\[0\]~1318 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[0]~1318 } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[0]~1318 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex1\[0\]~2233  " "Info: Automatically promoted node hex1\[0\]~2233 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[0]~2233 } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[0]~2233 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex2\[0\]~5474  " "Info: Automatically promoted node hex2\[0\]~5474 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[0]~5474 } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[0]~5474 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex3\[0\]~45  " "Info: Automatically promoted node hex3\[0\]~45 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[0]~45 } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[0]~45 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex3\[0\]~2316  " "Info: Automatically promoted node hex3\[0\]~2316 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex3\[0\]~45 " "Info: Destination node hex3\[0\]~45" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[0]~45 } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[0]~45 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[0]~2316 } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[0]~2316 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter\[5\]~0  " "Info: Automatically promoted node counter\[5\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5]~0 } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5]~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.856 ns register register " "Info: Estimated most critical path is register to register delay of 8.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clockIndex2\[4\] 1 REG LAB_X38_Y15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X38_Y15; Fanout = 3; REG Node = 'clockIndex2\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockIndex2[4] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.517 ns) 1.655 ns Add8~465 2 COMB LAB_X38_Y19 2 " "Info: 2: + IC(1.138 ns) + CELL(0.517 ns) = 1.655 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'Add8~465'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { clockIndex2[4] Add8~465 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.735 ns Add8~467 3 COMB LAB_X38_Y19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.735 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'Add8~467'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~465 Add8~467 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.815 ns Add8~469 4 COMB LAB_X38_Y19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.815 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'Add8~469'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~467 Add8~469 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.895 ns Add8~471 5 COMB LAB_X38_Y19 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.895 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'Add8~471'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~469 Add8~471 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.975 ns Add8~473 6 COMB LAB_X38_Y19 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.975 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'Add8~473'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~471 Add8~473 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.055 ns Add8~475 7 COMB LAB_X38_Y19 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.055 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'Add8~475'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~473 Add8~475 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.135 ns Add8~477 8 COMB LAB_X38_Y19 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.135 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'Add8~477'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~475 Add8~477 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.215 ns Add8~479 9 COMB LAB_X38_Y19 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.215 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'Add8~479'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~477 Add8~479 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 2.393 ns Add8~481 10 COMB LAB_X38_Y18 2 " "Info: 10: + IC(0.098 ns) + CELL(0.080 ns) = 2.393 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~481'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add8~479 Add8~481 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.473 ns Add8~483 11 COMB LAB_X38_Y18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.473 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~483'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~481 Add8~483 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.553 ns Add8~485 12 COMB LAB_X38_Y18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.553 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~485'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~483 Add8~485 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.633 ns Add8~487 13 COMB LAB_X38_Y18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.633 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~487'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~485 Add8~487 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.713 ns Add8~489 14 COMB LAB_X38_Y18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.713 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~489'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~487 Add8~489 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.793 ns Add8~491 15 COMB LAB_X38_Y18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.793 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~491'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~489 Add8~491 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.873 ns Add8~493 16 COMB LAB_X38_Y18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.873 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~493'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~491 Add8~493 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.953 ns Add8~495 17 COMB LAB_X38_Y18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.953 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~495'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~493 Add8~495 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.033 ns Add8~497 18 COMB LAB_X38_Y18 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.033 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~497'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~495 Add8~497 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.113 ns Add8~499 19 COMB LAB_X38_Y18 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.113 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~499'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~497 Add8~499 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.193 ns Add8~501 20 COMB LAB_X38_Y18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.193 ns; Loc. = LAB_X38_Y18; Fanout = 1; COMB Node = 'Add8~501'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~499 Add8~501 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.651 ns Add8~502 21 COMB LAB_X38_Y18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 3.651 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'Add8~502'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add8~501 Add8~502 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.545 ns) 4.571 ns Equal14~257 22 COMB LAB_X37_Y18 2 " "Info: 22: + IC(0.375 ns) + CELL(0.545 ns) = 4.571 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'Equal14~257'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Add8~502 Equal14~257 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 5.247 ns Equal14~261 23 COMB LAB_X37_Y18 3 " "Info: 23: + IC(0.131 ns) + CELL(0.545 ns) = 5.247 ns; Loc. = LAB_X37_Y18; Fanout = 3; COMB Node = 'Equal14~261'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Equal14~257 Equal14~261 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 5.922 ns always3~2 24 COMB LAB_X37_Y18 22 " "Info: 24: + IC(0.154 ns) + CELL(0.521 ns) = 5.922 ns; Loc. = LAB_X37_Y18; Fanout = 22; COMB Node = 'always3~2'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Equal14~261 always3~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.516 ns) 6.592 ns m2\[4\]~415 25 COMB LAB_X37_Y18 27 " "Info: 25: + IC(0.154 ns) + CELL(0.516 ns) = 6.592 ns; Loc. = LAB_X37_Y18; Fanout = 27; COMB Node = 'm2\[4\]~415'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { always3~2 m2[4]~415 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.758 ns) 8.856 ns message\[4\] 26 REG LAB_X30_Y15 10 " "Info: 26: + IC(1.506 ns) + CELL(0.758 ns) = 8.856 ns; Loc. = LAB_X30_Y15; Fanout = 10; REG Node = 'message\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { m2[4]~415 message[4] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.300 ns ( 59.85 % ) " "Info: Total cell delay = 5.300 ns ( 59.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.556 ns ( 40.15 % ) " "Info: Total interconnect delay = 3.556 ns ( 40.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.856 ns" { clockIndex2[4] Add8~465 Add8~467 Add8~469 Add8~471 Add8~473 Add8~475 Add8~477 Add8~479 Add8~481 Add8~483 Add8~485 Add8~487 Add8~489 Add8~491 Add8~493 Add8~495 Add8~497 Add8~499 Add8~501 Add8~502 Equal14~257 Equal14~261 always3~2 m2[4]~415 message[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Warning: Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Info: Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Info: Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Info: Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Info: Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Info: Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Info: Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Info: Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Info: Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Info: Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Info: Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Info: Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Info: Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Info: Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Info: Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Info: Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Info: Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Info: Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Info: Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Info: Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Info: Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Info: Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Info: Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Info: Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Info: Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Info: Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Info: Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Info: Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Info: Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Info: Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Info: Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Info: Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Info: Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Info: Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Info: Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Info: Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Info: Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Info: Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Info: Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Info: Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Info: Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Info: Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Info: Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Info: Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Info: Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Info: Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Info: Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[1\] GND " "Info: Pin ledg\[1\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledg[1] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[1\]" } } } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[2\] GND " "Info: Pin ledg\[2\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledg[2] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[2\]" } } } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[3\] GND " "Info: Pin ledg\[3\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledg[3] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[3\]" } } } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[3] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[4\] GND " "Info: Pin ledg\[4\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledg[4] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[4\]" } } } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[5\] GND " "Info: Pin ledg\[5\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledg[5] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[5\]" } } } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[6\] GND " "Info: Pin ledg\[6\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledg[6] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[6\]" } } } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[6] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[7\] GND " "Info: Pin ledg\[7\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledg[7] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[7\]" } } } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 6 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[7] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Allocated 239 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 19:55:57 2014 " "Info: Processing ended: Tue Apr 29 19:55:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 19:55:58 2014 " "Info: Processing started: Tue Apr 29 19:55:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off L2C268 -c L2C268 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off L2C268 -c L2C268" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Allocated 214 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 19:56:00 2014 " "Info: Processing ended: Tue Apr 29 19:56:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 19:56:01 2014 " "Info: Processing started: Tue Apr 29 19:56:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L2C268 -c L2C268 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L2C268 -c L2C268 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[0\]\$latch " "Warning: Node \"hex3\[0\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[3\]\$latch " "Warning: Node \"hex3\[3\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[4\]\$latch " "Warning: Node \"hex3\[4\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[5\]\$latch " "Warning: Node \"hex3\[5\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[6\]\$latch " "Warning: Node \"hex3\[6\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[0\]\$latch " "Warning: Node \"hex2\[0\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[1\]\$latch " "Warning: Node \"hex2\[1\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[2\]\$latch " "Warning: Node \"hex2\[2\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[3\]\$latch " "Warning: Node \"hex2\[3\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[4\]\$latch " "Warning: Node \"hex2\[4\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[5\]\$latch " "Warning: Node \"hex2\[5\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[6\]\$latch " "Warning: Node \"hex2\[6\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[1\]\$latch " "Warning: Node \"hex1\[1\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[0\]\$latch " "Warning: Node \"hex0\[0\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[1\]\$latch " "Warning: Node \"hex0\[1\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[2\]\$latch " "Warning: Node \"hex0\[2\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[3\]\$latch " "Warning: Node \"hex0\[3\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[4\]\$latch " "Warning: Node \"hex0\[4\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[5\]\$latch " "Warning: Node \"hex0\[5\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[6\]\$latch " "Warning: Node \"hex0\[6\]\$latch\" is a latch" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "hex1\[6\]\$latch~0 " "Warning: Node \"hex1\[6\]\$latch~0\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "hex1\[6\]\$latch " "Warning: Node \"hex1\[6\]\$latch\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "hex1\[5\]\$latch~0 " "Warning: Node \"hex1\[5\]\$latch~0\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "hex1\[5\]\$latch " "Warning: Node \"hex1\[5\]\$latch\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "hex1\[4\]\$latch~0 " "Warning: Node \"hex1\[4\]\$latch~0\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "hex1\[4\]\$latch " "Warning: Node \"hex1\[4\]\$latch\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "hex1\[3\]\$latch~0 " "Warning: Node \"hex1\[3\]\$latch~0\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "hex1\[3\]\$latch " "Warning: Node \"hex1\[3\]\$latch\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "hex1\[2\]\$latch~0 " "Warning: Node \"hex1\[2\]\$latch~0\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "hex1\[2\]\$latch " "Warning: Node \"hex1\[2\]\$latch\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "hex1\[0\]\$latch~0 " "Warning: Node \"hex1\[0\]\$latch~0\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "hex1\[0\]\$latch " "Warning: Node \"hex1\[0\]\$latch\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "hex3\[2\]\$latch~0 " "Warning: Node \"hex3\[2\]\$latch~0\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "hex3\[2\]\$latch " "Warning: Node \"hex3\[2\]\$latch\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "hex3\[1\]\$latch~0 " "Warning: Node \"hex3\[1\]\$latch~0\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "hex3\[1\]\$latch " "Warning: Node \"hex3\[1\]\$latch\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 4 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[2\] " "Info: Assuming node \"key\[2\]\" is an undefined clock" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 3 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[5\] " "Info: Assuming node \"sw\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[6\] " "Info: Assuming node \"sw\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[7\] " "Info: Assuming node \"sw\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[8\] " "Info: Assuming node \"sw\[8\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[9\] " "Info: Assuming node \"sw\[9\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[0\] " "Info: Assuming node \"sw\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "88 " "Warning: Found 88 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "hex0\[0\]~1318 " "Info: Detected gated clock \"hex0\[0\]~1318\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]~1318" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex0\[0\]~1317 " "Info: Detected gated clock \"hex0\[0\]~1317\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]~1317" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr129~150 " "Info: Detected gated clock \"WideOr129~150\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 273 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr129~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex0\[0\]~1316 " "Info: Detected gated clock \"hex0\[0\]~1316\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]~1316" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex0\[0\]~1315 " "Info: Detected gated clock \"hex0\[0\]~1315\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]~1315" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr69~282 " "Info: Detected gated clock \"WideOr69~282\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 273 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr69~282" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex0\[0\]~1312 " "Info: Detected gated clock \"hex0\[0\]~1312\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]~1312" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex1\[0\]~2233 " "Info: Detected gated clock \"hex1\[0\]~2233\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[0\]~2233" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex1\[0\]~2232 " "Info: Detected gated clock \"hex1\[0\]~2232\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[0\]~2232" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr114~150 " "Info: Detected gated clock \"WideOr114~150\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 300 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr114~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex1\[0\]~2231 " "Info: Detected gated clock \"hex1\[0\]~2231\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[0\]~2231" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr54~282 " "Info: Detected gated clock \"WideOr54~282\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 300 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr54~282" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex1\[0\]~2228 " "Info: Detected gated clock \"hex1\[0\]~2228\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[0\]~2228" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex2\[0\]~5473 " "Info: Detected gated clock \"hex2\[0\]~5473\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[0\]~5473" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr99~150 " "Info: Detected gated clock \"WideOr99~150\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 327 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr99~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex2\[0\]~5472 " "Info: Detected gated clock \"hex2\[0\]~5472\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[0\]~5472" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr39~282 " "Info: Detected gated clock \"WideOr39~282\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 327 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr39~282" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex2\[0\]~5471 " "Info: Detected gated clock \"hex2\[0\]~5471\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[0\]~5471" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Mux6~148 " "Info: Detected gated clock \"Mux6~148\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 327 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~148" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex2\[0\]~5465 " "Info: Detected gated clock \"hex2\[0\]~5465\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[0\]~5465" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex1\[0\]~2227 " "Info: Detected gated clock \"hex1\[0\]~2227\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[0\]~2227" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex3\[0\]~2315 " "Info: Detected gated clock \"hex3\[0\]~2315\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[0\]~2315" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex3\[0\]~2314 " "Info: Detected gated clock \"hex3\[0\]~2314\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[0\]~2314" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr84~150 " "Info: Detected gated clock \"WideOr84~150\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 354 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr84~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex3\[0\]~2313 " "Info: Detected gated clock \"hex3\[0\]~2313\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[0\]~2313" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr24~282 " "Info: Detected gated clock \"WideOr24~282\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 354 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr24~282" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex3\[0\]~2311 " "Info: Detected gated clock \"hex3\[0\]~2311\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[0\]~2311" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex2\[1\]~5464 " "Info: Detected gated clock \"hex2\[1\]~5464\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[1\]~5464" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m0\[3\] " "Info: Detected ripple clock \"m0\[3\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m1\[3\] " "Info: Detected ripple clock \"m1\[3\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m2\[3\] " "Info: Detected ripple clock \"m2\[3\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m3\[3\] " "Info: Detected ripple clock \"m3\[3\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m3\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m0\[2\] " "Info: Detected ripple clock \"m0\[2\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m1\[2\] " "Info: Detected ripple clock \"m1\[2\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m2\[2\] " "Info: Detected ripple clock \"m2\[2\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m3\[2\] " "Info: Detected ripple clock \"m3\[2\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m3\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m0\[1\] " "Info: Detected ripple clock \"m0\[1\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m1\[1\] " "Info: Detected ripple clock \"m1\[1\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m2\[1\] " "Info: Detected ripple clock \"m2\[1\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m3\[1\] " "Info: Detected ripple clock \"m3\[1\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m3\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m0\[0\] " "Info: Detected ripple clock \"m0\[0\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m1\[0\] " "Info: Detected ripple clock \"m1\[0\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m2\[0\] " "Info: Detected ripple clock \"m2\[0\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m3\[0\] " "Info: Detected ripple clock \"m3\[0\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m3\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m0\[4\] " "Info: Detected ripple clock \"m0\[4\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m1\[4\] " "Info: Detected ripple clock \"m1\[4\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m1\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m2\[4\] " "Info: Detected ripple clock \"m2\[4\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "m3\[4\] " "Info: Detected ripple clock \"m3\[4\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "m3\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex3\[0\]~2309 " "Info: Detected gated clock \"hex3\[0\]~2309\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[0\]~2309" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "part4~44 " "Info: Detected gated clock \"part4~44\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 13 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "part4~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "part2 " "Info: Detected gated clock \"part2\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 11 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "part2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex0\[0\]~1308 " "Info: Detected gated clock \"hex0\[0\]~1308\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]~1308" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "part1 " "Info: Detected gated clock \"part1\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 10 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "part1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "part4~43 " "Info: Detected gated clock \"part4~43\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 13 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "part4~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[5\] " "Info: Detected ripple clock \"counter\[5\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[4\] " "Info: Detected ripple clock \"counter\[4\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[3\] " "Info: Detected ripple clock \"counter\[3\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[2\] " "Info: Detected ripple clock \"counter\[2\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[1\] " "Info: Detected ripple clock \"counter\[1\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[0\] " "Info: Detected ripple clock \"counter\[0\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h0\[0\] " "Info: Detected ripple clock \"h0\[0\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h0\[1\] " "Info: Detected ripple clock \"h0\[1\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h0\[4\] " "Info: Detected ripple clock \"h0\[4\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h0\[2\] " "Info: Detected ripple clock \"h0\[2\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h0\[3\] " "Info: Detected ripple clock \"h0\[3\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h0\[5\] " "Info: Detected ripple clock \"h0\[5\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h0\[6\] " "Info: Detected ripple clock \"h0\[6\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h0\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h2\[1\] " "Info: Detected ripple clock \"h2\[1\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h2\[4\] " "Info: Detected ripple clock \"h2\[4\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h2\[0\] " "Info: Detected ripple clock \"h2\[0\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h2\[2\] " "Info: Detected ripple clock \"h2\[2\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h1\[1\] " "Info: Detected ripple clock \"h1\[1\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h1\[0\] " "Info: Detected ripple clock \"h1\[0\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h1\[4\] " "Info: Detected ripple clock \"h1\[4\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h1\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h1\[2\] " "Info: Detected ripple clock \"h1\[2\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h3\[4\] " "Info: Detected ripple clock \"h3\[4\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h3\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h3\[5\] " "Info: Detected ripple clock \"h3\[5\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h3\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h3\[6\] " "Info: Detected ripple clock \"h3\[6\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h3\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h2\[3\] " "Info: Detected ripple clock \"h2\[3\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h2\[5\] " "Info: Detected ripple clock \"h2\[5\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h2\[6\] " "Info: Detected ripple clock \"h2\[6\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h1\[5\] " "Info: Detected ripple clock \"h1\[5\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h1\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h1\[3\] " "Info: Detected ripple clock \"h1\[3\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h1\[6\] " "Info: Detected ripple clock \"h1\[6\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h1\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h3\[2\] " "Info: Detected ripple clock \"h3\[2\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h3\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h3\[1\] " "Info: Detected ripple clock \"h3\[1\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h3\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h3\[3\] " "Info: Detected ripple clock \"h3\[3\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h3\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h3\[0\] " "Info: Detected ripple clock \"h3\[0\]\" as buffer" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "h3\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register clockIndex2\[4\] register m1\[1\] 112.64 MHz 8.878 ns Internal " "Info: Clock \"clock\" has Internal fmax of 112.64 MHz between source register \"clockIndex2\[4\]\" and destination register \"m1\[1\]\" (period= 8.878 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.620 ns + Longest register register " "Info: + Longest register to register delay is 8.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clockIndex2\[4\] 1 REG LCFF_X38_Y15_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y15_N29; Fanout = 3; REG Node = 'clockIndex2\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockIndex2[4] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.495 ns) 1.466 ns Add8~465 2 COMB LCCOMB_X38_Y19_N16 2 " "Info: 2: + IC(0.971 ns) + CELL(0.495 ns) = 1.466 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'Add8~465'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { clockIndex2[4] Add8~465 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.546 ns Add8~467 3 COMB LCCOMB_X38_Y19_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.546 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 2; COMB Node = 'Add8~467'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~465 Add8~467 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.626 ns Add8~469 4 COMB LCCOMB_X38_Y19_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.626 ns; Loc. = LCCOMB_X38_Y19_N20; Fanout = 2; COMB Node = 'Add8~469'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~467 Add8~469 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.706 ns Add8~471 5 COMB LCCOMB_X38_Y19_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.706 ns; Loc. = LCCOMB_X38_Y19_N22; Fanout = 2; COMB Node = 'Add8~471'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~469 Add8~471 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.786 ns Add8~473 6 COMB LCCOMB_X38_Y19_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.786 ns; Loc. = LCCOMB_X38_Y19_N24; Fanout = 2; COMB Node = 'Add8~473'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~471 Add8~473 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.866 ns Add8~475 7 COMB LCCOMB_X38_Y19_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.866 ns; Loc. = LCCOMB_X38_Y19_N26; Fanout = 2; COMB Node = 'Add8~475'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~473 Add8~475 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.946 ns Add8~477 8 COMB LCCOMB_X38_Y19_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.946 ns; Loc. = LCCOMB_X38_Y19_N28; Fanout = 2; COMB Node = 'Add8~477'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~475 Add8~477 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.107 ns Add8~479 9 COMB LCCOMB_X38_Y19_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.161 ns) = 2.107 ns; Loc. = LCCOMB_X38_Y19_N30; Fanout = 2; COMB Node = 'Add8~479'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add8~477 Add8~479 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.187 ns Add8~481 10 COMB LCCOMB_X38_Y18_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.187 ns; Loc. = LCCOMB_X38_Y18_N0; Fanout = 2; COMB Node = 'Add8~481'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~479 Add8~481 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.267 ns Add8~483 11 COMB LCCOMB_X38_Y18_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.267 ns; Loc. = LCCOMB_X38_Y18_N2; Fanout = 2; COMB Node = 'Add8~483'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~481 Add8~483 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.347 ns Add8~485 12 COMB LCCOMB_X38_Y18_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.347 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 2; COMB Node = 'Add8~485'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~483 Add8~485 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.427 ns Add8~487 13 COMB LCCOMB_X38_Y18_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.427 ns; Loc. = LCCOMB_X38_Y18_N6; Fanout = 2; COMB Node = 'Add8~487'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~485 Add8~487 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.507 ns Add8~489 14 COMB LCCOMB_X38_Y18_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.507 ns; Loc. = LCCOMB_X38_Y18_N8; Fanout = 2; COMB Node = 'Add8~489'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~487 Add8~489 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.587 ns Add8~491 15 COMB LCCOMB_X38_Y18_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.587 ns; Loc. = LCCOMB_X38_Y18_N10; Fanout = 2; COMB Node = 'Add8~491'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~489 Add8~491 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.667 ns Add8~493 16 COMB LCCOMB_X38_Y18_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.667 ns; Loc. = LCCOMB_X38_Y18_N12; Fanout = 2; COMB Node = 'Add8~493'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~491 Add8~493 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.841 ns Add8~495 17 COMB LCCOMB_X38_Y18_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.174 ns) = 2.841 ns; Loc. = LCCOMB_X38_Y18_N14; Fanout = 2; COMB Node = 'Add8~495'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add8~493 Add8~495 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.921 ns Add8~497 18 COMB LCCOMB_X38_Y18_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.921 ns; Loc. = LCCOMB_X38_Y18_N16; Fanout = 2; COMB Node = 'Add8~497'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~495 Add8~497 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.001 ns Add8~499 19 COMB LCCOMB_X38_Y18_N18 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.001 ns; Loc. = LCCOMB_X38_Y18_N18; Fanout = 2; COMB Node = 'Add8~499'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~497 Add8~499 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.081 ns Add8~501 20 COMB LCCOMB_X38_Y18_N20 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.081 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 1; COMB Node = 'Add8~501'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add8~499 Add8~501 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.539 ns Add8~502 21 COMB LCCOMB_X38_Y18_N22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 3.539 ns; Loc. = LCCOMB_X38_Y18_N22; Fanout = 2; COMB Node = 'Add8~502'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add8~501 Add8~502 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.521 ns) 4.620 ns Equal14~257 22 COMB LCCOMB_X37_Y18_N10 2 " "Info: 22: + IC(0.560 ns) + CELL(0.521 ns) = 4.620 ns; Loc. = LCCOMB_X37_Y18_N10; Fanout = 2; COMB Node = 'Equal14~257'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { Add8~502 Equal14~257 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 5.097 ns Equal14~261 23 COMB LCCOMB_X37_Y18_N22 3 " "Info: 23: + IC(0.299 ns) + CELL(0.178 ns) = 5.097 ns; Loc. = LCCOMB_X37_Y18_N22; Fanout = 3; COMB Node = 'Equal14~261'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Equal14~257 Equal14~261 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 5.588 ns always3~2 24 COMB LCCOMB_X37_Y18_N0 22 " "Info: 24: + IC(0.313 ns) + CELL(0.178 ns) = 5.588 ns; Loc. = LCCOMB_X37_Y18_N0; Fanout = 22; COMB Node = 'always3~2'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Equal14~261 always3~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 6.060 ns m2\[4\]~415 25 COMB LCCOMB_X37_Y18_N12 27 " "Info: 25: + IC(0.294 ns) + CELL(0.178 ns) = 6.060 ns; Loc. = LCCOMB_X37_Y18_N12; Fanout = 27; COMB Node = 'm2\[4\]~415'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { always3~2 m2[4]~415 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.758 ns) 8.620 ns m1\[1\] 26 REG LCFF_X22_Y16_N25 11 " "Info: 26: + IC(1.802 ns) + CELL(0.758 ns) = 8.620 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 11; REG Node = 'm1\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { m2[4]~415 m1[1] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.381 ns ( 50.82 % ) " "Info: Total cell delay = 4.381 ns ( 50.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.239 ns ( 49.18 % ) " "Info: Total interconnect delay = 4.239 ns ( 49.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.620 ns" { clockIndex2[4] Add8~465 Add8~467 Add8~469 Add8~471 Add8~473 Add8~475 Add8~477 Add8~479 Add8~481 Add8~483 Add8~485 Add8~487 Add8~489 Add8~491 Add8~493 Add8~495 Add8~497 Add8~499 Add8~501 Add8~502 Equal14~257 Equal14~261 always3~2 m2[4]~415 m1[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.620 ns" { clockIndex2[4] {} Add8~465 {} Add8~467 {} Add8~469 {} Add8~471 {} Add8~473 {} Add8~475 {} Add8~477 {} Add8~479 {} Add8~481 {} Add8~483 {} Add8~485 {} Add8~487 {} Add8~489 {} Add8~491 {} Add8~493 {} Add8~495 {} Add8~497 {} Add8~499 {} Add8~501 {} Add8~502 {} Equal14~257 {} Equal14~261 {} always3~2 {} m2[4]~415 {} m1[1] {} } { 0.000ns 0.971ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.560ns 0.299ns 0.313ns 0.294ns 1.802ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.834 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 49 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 49; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.602 ns) 2.834 ns m1\[1\] 2 REG LCFF_X22_Y16_N25 11 " "Info: 2: + IC(1.206 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 11; REG Node = 'm1\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { clock m1[1] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.45 % ) " "Info: Total cell delay = 1.628 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.206 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock m1[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} m1[1] {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.853 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 49 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 49; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 81 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 81; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.853 ns clockIndex2\[4\] 3 REG LCFF_X38_Y15_N29 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X38_Y15_N29; Fanout = 3; REG Node = 'clockIndex2\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clock~clkctrl clockIndex2[4] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl clockIndex2[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} clockIndex2[4] {} } { 0.000ns 0.000ns 0.232ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock m1[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} m1[1] {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 1.026ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl clockIndex2[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} clockIndex2[4] {} } { 0.000ns 0.000ns 0.232ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.620 ns" { clockIndex2[4] Add8~465 Add8~467 Add8~469 Add8~471 Add8~473 Add8~475 Add8~477 Add8~479 Add8~481 Add8~483 Add8~485 Add8~487 Add8~489 Add8~491 Add8~493 Add8~495 Add8~497 Add8~499 Add8~501 Add8~502 Equal14~257 Equal14~261 always3~2 m2[4]~415 m1[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.620 ns" { clockIndex2[4] {} Add8~465 {} Add8~467 {} Add8~469 {} Add8~471 {} Add8~473 {} Add8~475 {} Add8~477 {} Add8~479 {} Add8~481 {} Add8~483 {} Add8~485 {} Add8~487 {} Add8~489 {} Add8~491 {} Add8~493 {} Add8~495 {} Add8~497 {} Add8~499 {} Add8~501 {} Add8~502 {} Equal14~257 {} Equal14~261 {} always3~2 {} m2[4]~415 {} m1[1] {} } { 0.000ns 0.971ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.560ns 0.299ns 0.313ns 0.294ns 1.802ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock m1[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} m1[1] {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 1.026ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl clockIndex2[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} clockIndex2[4] {} } { 0.000ns 0.000ns 0.232ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key\[2\] register counter\[2\] register counter\[4\] 175.93 MHz 5.684 ns Internal " "Info: Clock \"key\[2\]\" has Internal fmax of 175.93 MHz between source register \"counter\[2\]\" and destination register \"counter\[4\]\" (period= 5.684 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.445 ns + Longest register register " "Info: + Longest register to register delay is 5.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[2\] 1 REG LCFF_X24_Y11_N11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y11_N11; Fanout = 17; REG Node = 'counter\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.322 ns) 0.944 ns Add0~207 2 COMB LCCOMB_X24_Y11_N8 3 " "Info: 2: + IC(0.622 ns) + CELL(0.322 ns) = 0.944 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 3; COMB Node = 'Add0~207'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter[2] Add0~207 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.178 ns) 2.617 ns Add0~208 3 COMB LCCOMB_X24_Y11_N0 2 " "Info: 3: + IC(1.495 ns) + CELL(0.178 ns) = 2.617 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 2; COMB Node = 'Add0~208'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { Add0~207 Add0~208 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.177 ns) 4.175 ns counter~666 4 COMB LCCOMB_X24_Y11_N30 1 " "Info: 4: + IC(1.381 ns) + CELL(0.177 ns) = 4.175 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 1; COMB Node = 'counter~666'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { Add0~208 counter~666 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.648 ns counter~667 5 COMB LCCOMB_X24_Y11_N4 1 " "Info: 5: + IC(0.295 ns) + CELL(0.178 ns) = 4.648 ns; Loc. = LCCOMB_X24_Y11_N4; Fanout = 1; COMB Node = 'counter~667'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { counter~666 counter~667 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.178 ns) 5.349 ns counter~668 6 COMB LCCOMB_X24_Y11_N12 1 " "Info: 6: + IC(0.523 ns) + CELL(0.178 ns) = 5.349 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 1; COMB Node = 'counter~668'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { counter~667 counter~668 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.445 ns counter\[4\] 7 REG LCFF_X24_Y11_N13 14 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 5.445 ns; Loc. = LCFF_X24_Y11_N13; Fanout = 14; REG Node = 'counter\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter~668 counter[4] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 20.73 % ) " "Info: Total cell delay = 1.129 ns ( 20.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns ( 79.27 % ) " "Info: Total interconnect delay = 4.316 ns ( 79.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { counter[2] Add0~207 Add0~208 counter~666 counter~667 counter~668 counter[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "5.445 ns" { counter[2] {} Add0~207 {} Add0~208 {} counter~666 {} counter~667 {} counter~668 {} counter[4] {} } { 0.000ns 0.622ns 1.495ns 1.381ns 0.295ns 0.523ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.177ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[2\] destination 3.423 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[2\]\" to destination register is 3.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns key\[2\] 1 CLK PIN_T22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 6; CLK Node = 'key\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.602 ns) 3.423 ns counter\[4\] 2 REG LCFF_X24_Y11_N13 14 " "Info: 2: + IC(1.947 ns) + CELL(0.602 ns) = 3.423 ns; Loc. = LCFF_X24_Y11_N13; Fanout = 14; REG Node = 'counter\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { key[2] counter[4] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 43.12 % ) " "Info: Total cell delay = 1.476 ns ( 43.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.947 ns ( 56.88 % ) " "Info: Total interconnect delay = 1.947 ns ( 56.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { key[2] counter[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { key[2] {} key[2]~combout {} counter[4] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[2\] source 3.423 ns - Longest register " "Info: - Longest clock path from clock \"key\[2\]\" to source register is 3.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns key\[2\] 1 CLK PIN_T22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 6; CLK Node = 'key\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.602 ns) 3.423 ns counter\[2\] 2 REG LCFF_X24_Y11_N11 17 " "Info: 2: + IC(1.947 ns) + CELL(0.602 ns) = 3.423 ns; Loc. = LCFF_X24_Y11_N11; Fanout = 17; REG Node = 'counter\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { key[2] counter[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 43.12 % ) " "Info: Total cell delay = 1.476 ns ( 43.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.947 ns ( 56.88 % ) " "Info: Total interconnect delay = 1.947 ns ( 56.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { key[2] counter[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { key[2] {} key[2]~combout {} counter[2] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { key[2] counter[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { key[2] {} key[2]~combout {} counter[4] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 0.874ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { key[2] counter[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { key[2] {} key[2]~combout {} counter[2] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { counter[2] Add0~207 Add0~208 counter~666 counter~667 counter~668 counter[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "5.445 ns" { counter[2] {} Add0~207 {} Add0~208 {} counter~666 {} counter~667 {} counter~668 {} counter[4] {} } { 0.000ns 0.622ns 1.495ns 1.381ns 0.295ns 0.523ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.177ns 0.178ns 0.178ns 0.096ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { key[2] counter[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { key[2] {} key[2]~combout {} counter[4] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 0.874ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { key[2] counter[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { key[2] {} key[2]~combout {} counter[2] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "m1\[4\] hex1\[1\]\$latch clock 4.36 ns " "Info: Found hold time violation between source  pin or register \"m1\[4\]\" and destination pin or register \"hex1\[1\]\$latch\" for clock \"clock\" (Hold time is 4.36 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.371 ns + Largest " "Info: + Largest clock skew is 7.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.265 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 49 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 49; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.879 ns) 3.443 ns h1\[0\] 2 REG LCFF_X25_Y15_N15 12 " "Info: 2: + IC(1.538 ns) + CELL(0.879 ns) = 3.443 ns; Loc. = LCFF_X25_Y15_N15; Fanout = 12; REG Node = 'h1\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { clock h1[0] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.545 ns) 4.978 ns WideOr54~282 3 COMB LCCOMB_X25_Y15_N22 1 " "Info: 3: + IC(0.990 ns) + CELL(0.545 ns) = 4.978 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 1; COMB Node = 'WideOr54~282'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { h1[0] WideOr54~282 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 300 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.322 ns) 5.858 ns hex1\[0\]~2231 4 COMB LCCOMB_X25_Y15_N16 1 " "Info: 4: + IC(0.558 ns) + CELL(0.322 ns) = 5.858 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 1; COMB Node = 'hex1\[0\]~2231'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { WideOr54~282 hex1[0]~2231 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.278 ns) 6.987 ns hex1\[0\]~2233 5 COMB LCCOMB_X24_Y14_N22 1 " "Info: 5: + IC(0.851 ns) + CELL(0.278 ns) = 6.987 ns; Loc. = LCCOMB_X24_Y14_N22; Fanout = 1; COMB Node = 'hex1\[0\]~2233'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { hex1[0]~2231 hex1[0]~2233 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.000 ns) 8.694 ns hex1\[0\]~2233clkctrl 6 COMB CLKCTRL_G7 13 " "Info: 6: + IC(1.707 ns) + CELL(0.000 ns) = 8.694 ns; Loc. = CLKCTRL_G7; Fanout = 13; COMB Node = 'hex1\[0\]~2233clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { hex1[0]~2233 hex1[0]~2233clkctrl } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.178 ns) 10.265 ns hex1\[1\]\$latch 7 REG LCCOMB_X21_Y16_N14 1 " "Info: 7: + IC(1.393 ns) + CELL(0.178 ns) = 10.265 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 1; REG Node = 'hex1\[1\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { hex1[0]~2233clkctrl hex1[1]$latch } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.228 ns ( 31.45 % ) " "Info: Total cell delay = 3.228 ns ( 31.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.037 ns ( 68.55 % ) " "Info: Total interconnect delay = 7.037 ns ( 68.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.265 ns" { clock h1[0] WideOr54~282 hex1[0]~2231 hex1[0]~2233 hex1[0]~2233clkctrl hex1[1]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.265 ns" { clock {} clock~combout {} h1[0] {} WideOr54~282 {} hex1[0]~2231 {} hex1[0]~2233 {} hex1[0]~2233clkctrl {} hex1[1]$latch {} } { 0.000ns 0.000ns 1.538ns 0.990ns 0.558ns 0.851ns 1.707ns 1.393ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.322ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.894 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 49 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 49; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.602 ns) 2.894 ns m1\[4\] 2 REG LCFF_X23_Y13_N25 9 " "Info: 2: + IC(1.266 ns) + CELL(0.602 ns) = 2.894 ns; Loc. = LCFF_X23_Y13_N25; Fanout = 9; REG Node = 'm1\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { clock m1[4] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.25 % ) " "Info: Total cell delay = 1.628 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 43.75 % ) " "Info: Total interconnect delay = 1.266 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clock m1[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { clock {} clock~combout {} m1[4] {} } { 0.000ns 0.000ns 1.266ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.265 ns" { clock h1[0] WideOr54~282 hex1[0]~2231 hex1[0]~2233 hex1[0]~2233clkctrl hex1[1]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.265 ns" { clock {} clock~combout {} h1[0] {} WideOr54~282 {} hex1[0]~2231 {} hex1[0]~2233 {} hex1[0]~2233clkctrl {} hex1[1]$latch {} } { 0.000ns 0.000ns 1.538ns 0.990ns 0.558ns 0.851ns 1.707ns 1.393ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.322ns 0.278ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clock m1[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { clock {} clock~combout {} m1[4] {} } { 0.000ns 0.000ns 1.266ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.734 ns - Shortest register register " "Info: - Shortest register to register delay is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m1\[4\] 1 REG LCFF_X23_Y13_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N25; Fanout = 9; REG Node = 'm1\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { m1[4] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.178 ns) 1.447 ns hex1\[1\]~2235 2 COMB LCCOMB_X21_Y16_N12 1 " "Info: 2: + IC(1.269 ns) + CELL(0.178 ns) = 1.447 ns; Loc. = LCCOMB_X21_Y16_N12; Fanout = 1; COMB Node = 'hex1\[1\]~2235'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { m1[4] hex1[1]~2235 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.919 ns hex1\[1\]~2236 3 COMB LCCOMB_X21_Y16_N8 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.919 ns; Loc. = LCCOMB_X21_Y16_N8; Fanout = 1; COMB Node = 'hex1\[1\]~2236'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { hex1[1]~2235 hex1[1]~2236 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 2.734 ns hex1\[1\]\$latch 4 REG LCCOMB_X21_Y16_N14 1 " "Info: 4: + IC(0.294 ns) + CELL(0.521 ns) = 2.734 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 1; REG Node = 'hex1\[1\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { hex1[1]~2236 hex1[1]$latch } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.877 ns ( 32.08 % ) " "Info: Total cell delay = 0.877 ns ( 32.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.857 ns ( 67.92 % ) " "Info: Total interconnect delay = 1.857 ns ( 67.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { m1[4] hex1[1]~2235 hex1[1]~2236 hex1[1]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { m1[4] {} hex1[1]~2235 {} hex1[1]~2236 {} hex1[1]$latch {} } { 0.000ns 1.269ns 0.294ns 0.294ns } { 0.000ns 0.178ns 0.178ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.265 ns" { clock h1[0] WideOr54~282 hex1[0]~2231 hex1[0]~2233 hex1[0]~2233clkctrl hex1[1]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.265 ns" { clock {} clock~combout {} h1[0] {} WideOr54~282 {} hex1[0]~2231 {} hex1[0]~2233 {} hex1[0]~2233clkctrl {} hex1[1]$latch {} } { 0.000ns 0.000ns 1.538ns 0.990ns 0.558ns 0.851ns 1.707ns 1.393ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.322ns 0.278ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clock m1[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { clock {} clock~combout {} m1[4] {} } { 0.000ns 0.000ns 1.266ns } { 0.000ns 1.026ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { m1[4] hex1[1]~2235 hex1[1]~2236 hex1[1]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { m1[4] {} hex1[1]~2235 {} hex1[1]~2236 {} hex1[1]$latch {} } { 0.000ns 1.269ns 0.294ns 0.294ns } { 0.000ns 0.178ns 0.178ns 0.521ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "key\[2\] 34 " "Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock \"key\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter\[0\] hex2\[5\]\$latch key\[2\] 3.569 ns " "Info: Found hold time violation between source  pin or register \"counter\[0\]\" and destination pin or register \"hex2\[5\]\$latch\" for clock \"key\[2\]\" (Hold time is 3.569 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.191 ns + Largest " "Info: + Largest clock skew is 7.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[2\] destination 10.614 ns + Longest register " "Info: + Longest clock path from clock \"key\[2\]\" to destination register is 10.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns key\[2\] 1 CLK PIN_T22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 6; CLK Node = 'key\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.879 ns) 3.700 ns counter\[1\] 2 REG LCFF_X24_Y11_N3 20 " "Info: 2: + IC(1.947 ns) + CELL(0.879 ns) = 3.700 ns; Loc. = LCFF_X24_Y11_N3; Fanout = 20; REG Node = 'counter\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { key[2] counter[1] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.319 ns) 5.443 ns Mux6~148 3 COMB LCCOMB_X25_Y11_N4 1 " "Info: 3: + IC(1.424 ns) + CELL(0.319 ns) = 5.443 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 1; COMB Node = 'Mux6~148'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { counter[1] Mux6~148 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.322 ns) 6.058 ns hex2\[0\]~5471 4 COMB LCCOMB_X25_Y11_N8 1 " "Info: 4: + IC(0.293 ns) + CELL(0.322 ns) = 6.058 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 1; COMB Node = 'hex2\[0\]~5471'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { Mux6~148 hex2[0]~5471 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.319 ns) 7.141 ns hex2\[0\]~5474 5 COMB LCCOMB_X22_Y11_N8 1 " "Info: 5: + IC(0.764 ns) + CELL(0.319 ns) = 7.141 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 1; COMB Node = 'hex2\[0\]~5474'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { hex2[0]~5471 hex2[0]~5474 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.000 ns) 9.070 ns hex2\[0\]~5474clkctrl 6 COMB CLKCTRL_G15 7 " "Info: 6: + IC(1.929 ns) + CELL(0.000 ns) = 9.070 ns; Loc. = CLKCTRL_G15; Fanout = 7; COMB Node = 'hex2\[0\]~5474clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { hex2[0]~5474 hex2[0]~5474clkctrl } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.178 ns) 10.614 ns hex2\[5\]\$latch 7 REG LCCOMB_X21_Y14_N28 1 " "Info: 7: + IC(1.366 ns) + CELL(0.178 ns) = 10.614 ns; Loc. = LCCOMB_X21_Y14_N28; Fanout = 1; REG Node = 'hex2\[5\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { hex2[0]~5474clkctrl hex2[5]$latch } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.891 ns ( 27.24 % ) " "Info: Total cell delay = 2.891 ns ( 27.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.723 ns ( 72.76 % ) " "Info: Total interconnect delay = 7.723 ns ( 72.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.614 ns" { key[2] counter[1] Mux6~148 hex2[0]~5471 hex2[0]~5474 hex2[0]~5474clkctrl hex2[5]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.614 ns" { key[2] {} key[2]~combout {} counter[1] {} Mux6~148 {} hex2[0]~5471 {} hex2[0]~5474 {} hex2[0]~5474clkctrl {} hex2[5]$latch {} } { 0.000ns 0.000ns 1.947ns 1.424ns 0.293ns 0.764ns 1.929ns 1.366ns } { 0.000ns 0.874ns 0.879ns 0.319ns 0.322ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[2\] source 3.423 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[2\]\" to source register is 3.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns key\[2\] 1 CLK PIN_T22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 6; CLK Node = 'key\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.602 ns) 3.423 ns counter\[0\] 2 REG LCFF_X24_Y11_N7 24 " "Info: 2: + IC(1.947 ns) + CELL(0.602 ns) = 3.423 ns; Loc. = LCFF_X24_Y11_N7; Fanout = 24; REG Node = 'counter\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { key[2] counter[0] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 43.12 % ) " "Info: Total cell delay = 1.476 ns ( 43.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.947 ns ( 56.88 % ) " "Info: Total interconnect delay = 1.947 ns ( 56.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { key[2] counter[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { key[2] {} key[2]~combout {} counter[0] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.614 ns" { key[2] counter[1] Mux6~148 hex2[0]~5471 hex2[0]~5474 hex2[0]~5474clkctrl hex2[5]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.614 ns" { key[2] {} key[2]~combout {} counter[1] {} Mux6~148 {} hex2[0]~5471 {} hex2[0]~5474 {} hex2[0]~5474clkctrl {} hex2[5]$latch {} } { 0.000ns 0.000ns 1.947ns 1.424ns 0.293ns 0.764ns 1.929ns 1.366ns } { 0.000ns 0.874ns 0.879ns 0.319ns 0.322ns 0.319ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { key[2] counter[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { key[2] {} key[2]~combout {} counter[0] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.345 ns - Shortest register register " "Info: - Shortest register to register delay is 3.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LCFF_X24_Y11_N7 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y11_N7; Fanout = 24; REG Node = 'counter\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.322 ns) 1.014 ns hex2\[5\]~5506 2 COMB LCCOMB_X25_Y11_N16 1 " "Info: 2: + IC(0.692 ns) + CELL(0.322 ns) = 1.014 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 1; COMB Node = 'hex2\[5\]~5506'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { counter[0] hex2[5]~5506 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.516 ns) 2.725 ns hex2\[5\]~5498 3 COMB LCCOMB_X21_Y14_N24 1 " "Info: 3: + IC(1.195 ns) + CELL(0.516 ns) = 2.725 ns; Loc. = LCCOMB_X21_Y14_N24; Fanout = 1; COMB Node = 'hex2\[5\]~5498'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { hex2[5]~5506 hex2[5]~5498 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.319 ns) 3.345 ns hex2\[5\]\$latch 4 REG LCCOMB_X21_Y14_N28 1 " "Info: 4: + IC(0.301 ns) + CELL(0.319 ns) = 3.345 ns; Loc. = LCCOMB_X21_Y14_N28; Fanout = 1; REG Node = 'hex2\[5\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { hex2[5]~5498 hex2[5]$latch } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.157 ns ( 34.59 % ) " "Info: Total cell delay = 1.157 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.188 ns ( 65.41 % ) " "Info: Total interconnect delay = 2.188 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.345 ns" { counter[0] hex2[5]~5506 hex2[5]~5498 hex2[5]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.345 ns" { counter[0] {} hex2[5]~5506 {} hex2[5]~5498 {} hex2[5]$latch {} } { 0.000ns 0.692ns 1.195ns 0.301ns } { 0.000ns 0.322ns 0.516ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.614 ns" { key[2] counter[1] Mux6~148 hex2[0]~5471 hex2[0]~5474 hex2[0]~5474clkctrl hex2[5]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.614 ns" { key[2] {} key[2]~combout {} counter[1] {} Mux6~148 {} hex2[0]~5471 {} hex2[0]~5474 {} hex2[0]~5474clkctrl {} hex2[5]$latch {} } { 0.000ns 0.000ns 1.947ns 1.424ns 0.293ns 0.764ns 1.929ns 1.366ns } { 0.000ns 0.874ns 0.879ns 0.319ns 0.322ns 0.319ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { key[2] counter[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { key[2] {} key[2]~combout {} counter[0] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 0.874ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.345 ns" { counter[0] hex2[5]~5506 hex2[5]~5498 hex2[5]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.345 ns" { counter[0] {} hex2[5]~5506 {} hex2[5]~5498 {} hex2[5]$latch {} } { 0.000ns 0.692ns 1.195ns 0.301ns } { 0.000ns 0.322ns 0.516ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "m0\[2\] sw\[5\] clock 6.098 ns register " "Info: tsu for register \"m0\[2\]\" (data pin = \"sw\[5\]\", clock pin = \"clock\") is 6.098 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.004 ns + Longest pin register " "Info: + Longest pin to register delay is 9.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns sw\[5\] 1 CLK PIN_U12 61 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U12; Fanout = 61; CLK Node = 'sw\[5\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[5] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.875 ns) + CELL(0.491 ns) 4.372 ns always3~0 2 COMB LCCOMB_X37_Y15_N12 27 " "Info: 2: + IC(2.875 ns) + CELL(0.491 ns) = 4.372 ns; Loc. = LCCOMB_X37_Y15_N12; Fanout = 27; COMB Node = 'always3~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { sw[5] always3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.457 ns) 5.754 ns m0\[4\]~3681 3 COMB LCCOMB_X36_Y16_N16 1 " "Info: 3: + IC(0.925 ns) + CELL(0.457 ns) = 5.754 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 1; COMB Node = 'm0\[4\]~3681'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { always3~0 m0[4]~3681 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.319 ns) 7.151 ns m0~3682 4 COMB LCCOMB_X29_Y15_N22 5 " "Info: 4: + IC(1.078 ns) + CELL(0.319 ns) = 7.151 ns; Loc. = LCCOMB_X29_Y15_N22; Fanout = 5; COMB Node = 'm0~3682'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { m0[4]~3681 m0~3682 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.545 ns) 8.908 ns m0~3692 5 COMB LCCOMB_X26_Y14_N10 1 " "Info: 5: + IC(1.212 ns) + CELL(0.545 ns) = 8.908 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 1; COMB Node = 'm0~3692'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { m0~3682 m0~3692 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.004 ns m0\[2\] 6 REG LCFF_X26_Y14_N11 11 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 9.004 ns; Loc. = LCFF_X26_Y14_N11; Fanout = 11; REG Node = 'm0\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { m0~3692 m0[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.914 ns ( 32.36 % ) " "Info: Total cell delay = 2.914 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.090 ns ( 67.64 % ) " "Info: Total interconnect delay = 6.090 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.004 ns" { sw[5] always3~0 m0[4]~3681 m0~3682 m0~3692 m0[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "9.004 ns" { sw[5] {} sw[5]~combout {} always3~0 {} m0[4]~3681 {} m0~3682 {} m0~3692 {} m0[2] {} } { 0.000ns 0.000ns 2.875ns 0.925ns 1.078ns 1.212ns 0.000ns } { 0.000ns 1.006ns 0.491ns 0.457ns 0.319ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.868 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 49 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 49; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.602 ns) 2.868 ns m0\[2\] 2 REG LCFF_X26_Y14_N11 11 " "Info: 2: + IC(1.240 ns) + CELL(0.602 ns) = 2.868 ns; Loc. = LCFF_X26_Y14_N11; Fanout = 11; REG Node = 'm0\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { clock m0[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.76 % ) " "Info: Total cell delay = 1.628 ns ( 56.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.240 ns ( 43.24 % ) " "Info: Total interconnect delay = 1.240 ns ( 43.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { clock m0[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { clock {} clock~combout {} m0[2] {} } { 0.000ns 0.000ns 1.240ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.004 ns" { sw[5] always3~0 m0[4]~3681 m0~3682 m0~3692 m0[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "9.004 ns" { sw[5] {} sw[5]~combout {} always3~0 {} m0[4]~3681 {} m0~3682 {} m0~3692 {} m0[2] {} } { 0.000ns 0.000ns 2.875ns 0.925ns 1.078ns 1.212ns 0.000ns } { 0.000ns 1.006ns 0.491ns 0.457ns 0.319ns 0.545ns 0.096ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { clock m0[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { clock {} clock~combout {} m0[2] {} } { 0.000ns 0.000ns 1.240ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock hex3\[2\] h3\[2\] 17.842 ns register " "Info: tco from clock \"clock\" to destination pin \"hex3\[2\]\" through register \"h3\[2\]\" is 17.842 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.076 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 49 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 49; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.602 ns) 3.076 ns h3\[2\] 2 REG LCFF_X31_Y14_N13 13 " "Info: 2: + IC(1.448 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X31_Y14_N13; Fanout = 13; REG Node = 'h3\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { clock h3[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.93 % ) " "Info: Total cell delay = 1.628 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.448 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { clock h3[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { clock {} clock~combout {} h3[2] {} } { 0.000ns 0.000ns 1.448ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.489 ns + Longest register pin " "Info: + Longest register to pin delay is 14.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns h3\[2\] 1 REG LCFF_X31_Y14_N13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y14_N13; Fanout = 13; REG Node = 'h3\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { h3[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.545 ns) 0.960 ns WideOr24~282 2 COMB LCCOMB_X31_Y14_N24 1 " "Info: 2: + IC(0.415 ns) + CELL(0.545 ns) = 0.960 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 1; COMB Node = 'WideOr24~282'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { h3[2] WideOr24~282 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.521 ns) 2.592 ns hex3\[0\]~2313 3 COMB LCCOMB_X24_Y14_N26 1 " "Info: 3: + IC(1.111 ns) + CELL(0.521 ns) = 2.592 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 1; COMB Node = 'hex3\[0\]~2313'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { WideOr24~282 hex3[0]~2313 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 3.054 ns hex3\[0\]~2316 4 COMB LCCOMB_X24_Y14_N24 2 " "Info: 4: + IC(0.284 ns) + CELL(0.178 ns) = 3.054 ns; Loc. = LCCOMB_X24_Y14_N24; Fanout = 2; COMB Node = 'hex3\[0\]~2316'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { hex3[0]~2313 hex3[0]~2316 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.652 ns) + CELL(0.000 ns) 5.706 ns hex3\[0\]~2316clkctrl 5 COMB CLKCTRL_G13 5 " "Info: 5: + IC(2.652 ns) + CELL(0.000 ns) = 5.706 ns; Loc. = CLKCTRL_G13; Fanout = 5; COMB Node = 'hex3\[0\]~2316clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { hex3[0]~2316 hex3[0]~2316clkctrl } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.531 ns) 8.237 ns hex3\[2\]\$latch 6 COMB LOOP LCCOMB_X24_Y16_N0 2 " "Info: 6: + IC(0.000 ns) + CELL(2.531 ns) = 8.237 ns; Loc. = LCCOMB_X24_Y16_N0; Fanout = 2; COMB LOOP Node = 'hex3\[2\]\$latch'" { { "Info" "ITDB_PART_OF_SCC" "hex3\[2\]\$latch LCCOMB_X24_Y16_N0 " "Info: Loc. = LCCOMB_X24_Y16_N0; Node \"hex3\[2\]\$latch\"" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[2]$latch } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "hex3\[2\]\$latch~0 LCCOMB_X24_Y16_N30 " "Info: Loc. = LCCOMB_X24_Y16_N30; Node \"hex3\[2\]\$latch~0\"" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[2]$latch~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[2]$latch } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[2]$latch~0 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { hex3[0]~2316clkctrl hex3[2]$latch } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.237 ns) + CELL(3.015 ns) 14.489 ns hex3\[2\] 7 PIN PIN_D6 0 " "Info: 7: + IC(3.237 ns) + CELL(3.015 ns) = 14.489 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'hex3\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { hex3[2]$latch hex3[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.790 ns ( 46.86 % ) " "Info: Total cell delay = 6.790 ns ( 46.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.699 ns ( 53.14 % ) " "Info: Total interconnect delay = 7.699 ns ( 53.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.489 ns" { h3[2] WideOr24~282 hex3[0]~2313 hex3[0]~2316 hex3[0]~2316clkctrl hex3[2]$latch hex3[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "14.489 ns" { h3[2] {} WideOr24~282 {} hex3[0]~2313 {} hex3[0]~2316 {} hex3[0]~2316clkctrl {} hex3[2]$latch {} hex3[2] {} } { 0.000ns 0.415ns 1.111ns 0.284ns 2.652ns 0.000ns 3.237ns } { 0.000ns 0.545ns 0.521ns 0.178ns 0.000ns 2.531ns 3.015ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { clock h3[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { clock {} clock~combout {} h3[2] {} } { 0.000ns 0.000ns 1.448ns } { 0.000ns 1.026ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.489 ns" { h3[2] WideOr24~282 hex3[0]~2313 hex3[0]~2316 hex3[0]~2316clkctrl hex3[2]$latch hex3[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "14.489 ns" { h3[2] {} WideOr24~282 {} hex3[0]~2313 {} hex3[0]~2316 {} hex3[0]~2316clkctrl {} hex3[2]$latch {} hex3[2] {} } { 0.000ns 0.415ns 1.111ns 0.284ns 2.652ns 0.000ns 3.237ns } { 0.000ns 0.545ns 0.521ns 0.178ns 0.000ns 2.531ns 3.015ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[8\] hex3\[2\] 17.277 ns Longest " "Info: Longest tpd from source pin \"sw\[8\]\" to destination pin \"hex3\[2\]\" is 17.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns sw\[8\] 1 CLK PIN_M1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 6; CLK Node = 'sw\[8\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[8] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.322 ns) 3.064 ns part4~43 2 COMB LCCOMB_X24_Y14_N4 4 " "Info: 2: + IC(1.716 ns) + CELL(0.322 ns) = 3.064 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 4; COMB Node = 'part4~43'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { sw[8] part4~43 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.516 ns) 3.907 ns part4~44 3 COMB LCCOMB_X24_Y14_N12 21 " "Info: 3: + IC(0.327 ns) + CELL(0.516 ns) = 3.907 ns; Loc. = LCCOMB_X24_Y14_N12; Fanout = 21; COMB Node = 'part4~44'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { part4~43 part4~44 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.545 ns) 5.380 ns hex3\[0\]~2313 4 COMB LCCOMB_X24_Y14_N26 1 " "Info: 4: + IC(0.928 ns) + CELL(0.545 ns) = 5.380 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 1; COMB Node = 'hex3\[0\]~2313'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { part4~44 hex3[0]~2313 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 5.842 ns hex3\[0\]~2316 5 COMB LCCOMB_X24_Y14_N24 2 " "Info: 5: + IC(0.284 ns) + CELL(0.178 ns) = 5.842 ns; Loc. = LCCOMB_X24_Y14_N24; Fanout = 2; COMB Node = 'hex3\[0\]~2316'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { hex3[0]~2313 hex3[0]~2316 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.652 ns) + CELL(0.000 ns) 8.494 ns hex3\[0\]~2316clkctrl 6 COMB CLKCTRL_G13 5 " "Info: 6: + IC(2.652 ns) + CELL(0.000 ns) = 8.494 ns; Loc. = CLKCTRL_G13; Fanout = 5; COMB Node = 'hex3\[0\]~2316clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { hex3[0]~2316 hex3[0]~2316clkctrl } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.531 ns) 11.025 ns hex3\[2\]\$latch 7 COMB LOOP LCCOMB_X24_Y16_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(2.531 ns) = 11.025 ns; Loc. = LCCOMB_X24_Y16_N0; Fanout = 2; COMB LOOP Node = 'hex3\[2\]\$latch'" { { "Info" "ITDB_PART_OF_SCC" "hex3\[2\]\$latch LCCOMB_X24_Y16_N0 " "Info: Loc. = LCCOMB_X24_Y16_N0; Node \"hex3\[2\]\$latch\"" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[2]$latch } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "hex3\[2\]\$latch~0 LCCOMB_X24_Y16_N30 " "Info: Loc. = LCCOMB_X24_Y16_N30; Node \"hex3\[2\]\$latch~0\"" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[2]$latch~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[2]$latch } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[2]$latch~0 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { hex3[0]~2316clkctrl hex3[2]$latch } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.237 ns) + CELL(3.015 ns) 17.277 ns hex3\[2\] 8 PIN PIN_D6 0 " "Info: 8: + IC(3.237 ns) + CELL(3.015 ns) = 17.277 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'hex3\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { hex3[2]$latch hex3[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.133 ns ( 47.07 % ) " "Info: Total cell delay = 8.133 ns ( 47.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.144 ns ( 52.93 % ) " "Info: Total interconnect delay = 9.144 ns ( 52.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.277 ns" { sw[8] part4~43 part4~44 hex3[0]~2313 hex3[0]~2316 hex3[0]~2316clkctrl hex3[2]$latch hex3[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "17.277 ns" { sw[8] {} sw[8]~combout {} part4~43 {} part4~44 {} hex3[0]~2313 {} hex3[0]~2316 {} hex3[0]~2316clkctrl {} hex3[2]$latch {} hex3[2] {} } { 0.000ns 0.000ns 1.716ns 0.327ns 0.928ns 0.284ns 2.652ns 0.000ns 3.237ns } { 0.000ns 1.026ns 0.322ns 0.516ns 0.545ns 0.178ns 0.000ns 2.531ns 3.015ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "hex3\[4\]\$latch sw\[3\] clock 6.522 ns register " "Info: th for register \"hex3\[4\]\$latch\" (data pin = \"sw\[3\]\", clock pin = \"clock\") is 6.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.741 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 49 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 49; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.879 ns) 3.353 ns h3\[2\] 2 REG LCFF_X31_Y14_N13 13 " "Info: 2: + IC(1.448 ns) + CELL(0.879 ns) = 3.353 ns; Loc. = LCFF_X31_Y14_N13; Fanout = 13; REG Node = 'h3\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { clock h3[2] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.545 ns) 4.313 ns WideOr24~282 3 COMB LCCOMB_X31_Y14_N24 1 " "Info: 3: + IC(0.415 ns) + CELL(0.545 ns) = 4.313 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 1; COMB Node = 'WideOr24~282'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { h3[2] WideOr24~282 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.521 ns) 5.945 ns hex3\[0\]~2313 4 COMB LCCOMB_X24_Y14_N26 1 " "Info: 4: + IC(1.111 ns) + CELL(0.521 ns) = 5.945 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 1; COMB Node = 'hex3\[0\]~2313'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { WideOr24~282 hex3[0]~2313 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 6.407 ns hex3\[0\]~2316 5 COMB LCCOMB_X24_Y14_N24 2 " "Info: 5: + IC(0.284 ns) + CELL(0.178 ns) = 6.407 ns; Loc. = LCCOMB_X24_Y14_N24; Fanout = 2; COMB Node = 'hex3\[0\]~2316'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { hex3[0]~2313 hex3[0]~2316 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.178 ns) 7.453 ns hex3\[0\]~45 6 COMB LCCOMB_X25_Y16_N4 1 " "Info: 6: + IC(0.868 ns) + CELL(0.178 ns) = 7.453 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 1; COMB Node = 'hex3\[0\]~45'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { hex3[0]~2316 hex3[0]~45 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 9.028 ns hex3\[0\]~45clkctrl 7 COMB CLKCTRL_G11 4 " "Info: 7: + IC(1.575 ns) + CELL(0.000 ns) = 9.028 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'hex3\[0\]~45clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { hex3[0]~45 hex3[0]~45clkctrl } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.319 ns) 10.741 ns hex3\[4\]\$latch 8 REG LCCOMB_X21_Y14_N14 1 " "Info: 8: + IC(1.394 ns) + CELL(0.319 ns) = 10.741 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; REG Node = 'hex3\[4\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { hex3[0]~45clkctrl hex3[4]$latch } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.646 ns ( 33.94 % ) " "Info: Total cell delay = 3.646 ns ( 33.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.095 ns ( 66.06 % ) " "Info: Total interconnect delay = 7.095 ns ( 66.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.741 ns" { clock h3[2] WideOr24~282 hex3[0]~2313 hex3[0]~2316 hex3[0]~45 hex3[0]~45clkctrl hex3[4]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.741 ns" { clock {} clock~combout {} h3[2] {} WideOr24~282 {} hex3[0]~2313 {} hex3[0]~2316 {} hex3[0]~45 {} hex3[0]~45clkctrl {} hex3[4]$latch {} } { 0.000ns 0.000ns 1.448ns 0.415ns 1.111ns 0.284ns 0.868ns 1.575ns 1.394ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.521ns 0.178ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.219 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns sw\[3\] 1 PIN PIN_V12 31 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 31; PIN Node = 'sw\[3\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(0.178 ns) 3.285 ns hex3\[4\]~2329 2 COMB LCCOMB_X21_Y14_N0 1 " "Info: 2: + IC(2.101 ns) + CELL(0.178 ns) = 3.285 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 1; COMB Node = 'hex3\[4\]~2329'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { sw[3] hex3[4]~2329 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 3.748 ns hex3\[4\]~2330 3 COMB LCCOMB_X21_Y14_N10 1 " "Info: 3: + IC(0.285 ns) + CELL(0.178 ns) = 3.748 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 1; COMB Node = 'hex3\[4\]~2330'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { hex3[4]~2329 hex3[4]~2330 } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 4.219 ns hex3\[4\]\$latch 4 REG LCCOMB_X21_Y14_N14 1 " "Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 4.219 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; REG Node = 'hex3\[4\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { hex3[4]~2330 hex3[4]$latch } "NODE_NAME" } } { "L2C268.v" "" { Text "E:/My Documents/DropBox/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.540 ns ( 36.50 % ) " "Info: Total cell delay = 1.540 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.679 ns ( 63.50 % ) " "Info: Total interconnect delay = 2.679 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.219 ns" { sw[3] hex3[4]~2329 hex3[4]~2330 hex3[4]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "4.219 ns" { sw[3] {} sw[3]~combout {} hex3[4]~2329 {} hex3[4]~2330 {} hex3[4]$latch {} } { 0.000ns 0.000ns 2.101ns 0.285ns 0.293ns } { 0.000ns 1.006ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.741 ns" { clock h3[2] WideOr24~282 hex3[0]~2313 hex3[0]~2316 hex3[0]~45 hex3[0]~45clkctrl hex3[4]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.741 ns" { clock {} clock~combout {} h3[2] {} WideOr24~282 {} hex3[0]~2313 {} hex3[0]~2316 {} hex3[0]~45 {} hex3[0]~45clkctrl {} hex3[4]$latch {} } { 0.000ns 0.000ns 1.448ns 0.415ns 1.111ns 0.284ns 0.868ns 1.575ns 1.394ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.521ns 0.178ns 0.178ns 0.000ns 0.319ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.219 ns" { sw[3] hex3[4]~2329 hex3[4]~2330 hex3[4]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "4.219 ns" { sw[3] {} sw[3]~combout {} hex3[4]~2329 {} hex3[4]~2330 {} hex3[4]$latch {} } { 0.000ns 0.000ns 2.101ns 0.285ns 0.293ns } { 0.000ns 1.006ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 49 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 19:56:02 2014 " "Info: Processing ended: Tue Apr 29 19:56:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 185 s " "Info: Quartus II Full Compilation was successful. 0 errors, 185 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
