`define pp_1 0
module module_0 (
    input id_1,
    input id_2,
    output id_3,
    input [id_2 : id_2] id_4,
    input logic [id_3[id_1] : id_3] id_5[id_4 : id_3],
    output id_6,
    input logic [id_3 : id_5] id_7,
    output logic id_8
);
  logic id_9;
  logic [id_4 : id_5] id_10;
  always @(posedge id_10) begin
    id_1 <= id_7;
  end
endmodule
