#! /COEnet/Linux/verilog/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xc3f6a0 .scope module, "reg_file_tb" "reg_file_tb" 2 17;
 .timescale 0 0;
v0xc5d7f0_0 .var "clk", 0 0;
v0xc5d8b0_0 .var "rd0_addr", 1 0;
v0xc5d980_0 .net "rd0_data", 8 0, L_0xc5e200;  1 drivers
v0xc5da80_0 .var "rd1_addr", 1 0;
v0xc5db50_0 .net "rd1_data", 8 0, L_0xc5e540;  1 drivers
v0xc5dc40_0 .var "rst", 0 0;
v0xc5dd10_0 .var "wr_addr", 1 0;
v0xc5dde0_0 .var "wr_data", 8 0;
v0xc5deb0_0 .var "wr_en", 0 0;
S_0xc3f820 .scope module, "rf" "reg_file" 2 23, 2 1 0, S_0xc3f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 2 "rd0_addr"
    .port_info 4 /INPUT 2 "rd1_addr"
    .port_info 5 /INPUT 2 "wr_addr"
    .port_info 6 /INPUT 9 "wr_data"
    .port_info 7 /OUTPUT 9 "rd0_data"
    .port_info 8 /OUTPUT 9 "rd1_data"
L_0xc5e200 .functor BUFZ 9, L_0xc5e010, C4<000000000>, C4<000000000>, C4<000000000>;
L_0xc5e540 .functor BUFZ 9, L_0xc5e310, C4<000000000>, C4<000000000>, C4<000000000>;
v0xc1f160_0 .net *"_s0", 8 0, L_0xc5e010;  1 drivers
v0xc5c7d0_0 .net *"_s10", 3 0, L_0xc5e3b0;  1 drivers
L_0x7f0e947c5060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xc5c8b0_0 .net *"_s13", 1 0, L_0x7f0e947c5060;  1 drivers
v0xc5c9a0_0 .net *"_s2", 3 0, L_0xc5e110;  1 drivers
L_0x7f0e947c5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xc5ca80_0 .net *"_s5", 1 0, L_0x7f0e947c5018;  1 drivers
v0xc5cbb0_0 .net *"_s8", 8 0, L_0xc5e310;  1 drivers
v0xc5cc90_0 .net "clk", 0 0, v0xc5d7f0_0;  1 drivers
v0xc5cd50 .array "content", 0 4, 8 0;
v0xc5ce10_0 .var/i "i", 31 0;
v0xc5cf80_0 .net "rd0_addr", 1 0, v0xc5d8b0_0;  1 drivers
v0xc5d060_0 .net "rd0_data", 8 0, L_0xc5e200;  alias, 1 drivers
v0xc5d140_0 .net "rd1_addr", 1 0, v0xc5da80_0;  1 drivers
v0xc5d220_0 .net "rd1_data", 8 0, L_0xc5e540;  alias, 1 drivers
v0xc5d300_0 .net "rst", 0 0, v0xc5dc40_0;  1 drivers
v0xc5d3c0_0 .net "wr_addr", 1 0, v0xc5dd10_0;  1 drivers
v0xc5d4a0_0 .net "wr_data", 8 0, v0xc5dde0_0;  1 drivers
v0xc5d580_0 .net "wr_en", 0 0, v0xc5deb0_0;  1 drivers
E_0xc43e30/0 .event negedge, v0xc5cc90_0;
E_0xc43e30/1 .event posedge, v0xc5d300_0;
E_0xc43e30 .event/or E_0xc43e30/0, E_0xc43e30/1;
L_0xc5e010 .array/port v0xc5cd50, L_0xc5e110;
L_0xc5e110 .concat [ 2 2 0 0], v0xc5d8b0_0, L_0x7f0e947c5018;
L_0xc5e310 .array/port v0xc5cd50, L_0xc5e3b0;
L_0xc5e3b0 .concat [ 2 2 0 0], v0xc5da80_0, L_0x7f0e947c5060;
    .scope S_0xc3f820;
T_0 ;
    %wait E_0xc43e30;
    %load/vec4 v0xc5d300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc5ce10_0, 0, 32;
T_0.2 ;
    %load/vec4 v0xc5ce10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v0xc5ce10_0;
    %store/vec4a v0xc5cd50, 4, 0;
    %load/vec4 v0xc5ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc5ce10_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xc5d580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xc5d4a0_0;
    %load/vec4 v0xc5d3c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0xc5cd50, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xc3f6a0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc5dc40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc5dc40_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0xc3f6a0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc5d7f0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0xc5d7f0_0;
    %inv;
    %store/vec4 v0xc5d7f0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0xc3f6a0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc5deb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xc5dd10_0, 0, 2;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xc5dde0_0, 0, 9;
    %vpi_call 2 39 "$monitor", "rst=%b clk=%b wr_en=%b rd0_addr=%d rd1_addr=%d wr_addr=%d wr_data=%d rd0_data=%d rd1_data=%d", $time, v0xc5dc40_0, v0xc5d7f0_0, v0xc5deb0_0, v0xc5d8b0_0, v0xc5da80_0, v0xc5dd10_0, v0xc5dde0_0, v0xc5d980_0, v0xc5db50_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc5deb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc5dd10_0, 0, 2;
    %pushi/vec4 500, 0, 9;
    %store/vec4 v0xc5dde0_0, 0, 9;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc5d8b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc5da80_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc5deb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xc5dd10_0, 0, 2;
    %pushi/vec4 200, 0, 9;
    %store/vec4 v0xc5dde0_0, 0, 9;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc5d8b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xc5da80_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "reg_file.v";
