$date
	Mon May 28 21:47:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module UART_tb $end
$var wire 1 ! NrD $end
$var wire 8 " O_DATA [7:0] $end
$var wire 1 # Rx $end
$var wire 1 $ ctrl $end
$var wire 1 % Tx $end
$var wire 1 & TiP $end
$var reg 1 ' clk $end
$var reg 8 ( data [7:0] $end
$var reg 1 ) send_data $end
$scope module U1 $end
$var wire 8 * I_DATA [7:0] $end
$var wire 1 ! NrD $end
$var wire 8 + O_DATA [7:0] $end
$var wire 1 # Rx $end
$var wire 1 % Tx $end
$var wire 1 ' clk $end
$var wire 1 ) send_data $end
$var wire 1 $ clk_baud $end
$var wire 1 , baud_pulse $end
$var wire 1 - Tx_s_WAIT $end
$var wire 1 . Tx_s_TRANS $end
$var wire 1 / Tx_s_LOAD $end
$var wire 1 0 Tx_s_IDLE $end
$var wire 1 & TiP $end
$var reg 8 1 I_DATA_r [7:0] $end
$var reg 10 2 Tx_buf_r [9:0] $end
$var reg 4 3 Tx_ctrl_r [3:0] $end
$var reg 1 4 Tx_r $end
$var reg 2 5 Tx_state_r [1:0] $end
$var reg 1 6 send_data_r $end
$scope module baud $end
$var wire 1 ' clk $end
$var wire 1 , clk_pulse $end
$var wire 1 7 enable $end
$var wire 1 $ new_clk $end
$var reg 1 8 baud_last_r $end
$var reg 1 9 baud_posedge_r $end
$var reg 1 : new_clk_r $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
09
08
17
06
b0 5
14
b0 3
b1111111111 2
b0 1
10
0/
0.
0-
0,
bz +
b0 *
0)
b0 (
0'
0&
1%
0$
z#
bz "
0!
$end
#1
1$
1:
1'
#2
0'
#3
0$
18
1,
19
0:
1'
#4
0'
1)
b1010101 (
b1010101 *
#5
1$
1:
0,
09
08
16
b1010101 1
b1 3
1'
#6
0'
0)
#7
1&
00
1/
0$
b1 5
06
18
1,
19
0:
1'
#8
0'
#9
1$
0/
1.
1:
0,
09
08
b10 5
b101010101 2
b0 3
1'
#10
0'
#11
0.
1-
0$
b11 5
18
1,
19
0:
1'
#12
0'
#13
1$
1.
0-
1:
0,
09
08
b10 5
b1010101010 2
b1 3
1'
#14
0'
#15
0.
1-
0$
0%
04
b11 5
18
1,
19
0:
1'
#16
0'
#17
1$
1.
0-
1:
0,
09
08
b10 5
b1101010101 2
b10 3
1'
#18
0'
#19
0.
1-
0$
1%
14
b11 5
18
1,
19
0:
1'
#20
0'
#21
1$
1.
0-
1:
0,
09
08
b10 5
b1110101010 2
b11 3
1'
#22
0'
#23
0.
1-
0$
0%
04
b11 5
18
1,
19
0:
1'
#24
0'
#25
1$
1.
0-
1:
0,
09
08
b10 5
b1111010101 2
b100 3
1'
#26
0'
#27
0.
1-
0$
1%
14
b11 5
18
1,
19
0:
1'
#28
0'
#29
1$
1.
0-
1:
0,
09
08
b10 5
b1111101010 2
b101 3
1'
#30
0'
#31
0.
1-
0$
0%
04
b11 5
18
1,
19
0:
1'
#32
0'
#33
1$
1.
0-
1:
0,
09
08
b10 5
b1111110101 2
b110 3
1'
#34
0'
#35
0.
1-
0$
1%
14
b11 5
18
1,
19
0:
1'
#36
0'
#37
1$
1.
0-
1:
0,
09
08
b10 5
b1111111010 2
b111 3
1'
#38
0'
#39
0.
1-
0$
0%
04
b11 5
18
1,
19
0:
1'
#40
0'
#41
1$
1.
0-
1:
0,
09
08
b10 5
b1111111101 2
b1000 3
1'
#42
0'
#43
0.
1-
0$
1%
14
b11 5
18
1,
19
0:
1'
#44
0'
#45
1$
1.
0-
1:
0,
09
08
b10 5
b1111111110 2
b1001 3
1'
#46
0'
#47
0.
1-
0$
0%
04
b11 5
18
1,
19
0:
1'
#48
0'
#49
1$
1.
0-
1:
0,
09
08
b10 5
b1111111111 2
b1010 3
1'
#50
0'
#51
0.
1-
0$
1%
14
b11 5
18
1,
19
0:
1'
#52
0'
#53
1$
1.
0-
1:
0,
09
08
b10 5
b1011 3
1'
#54
0'
#55
0.
1-
0$
b11 5
18
1,
19
0:
1'
#56
0'
#57
1$
0&
10
0-
1:
0,
09
08
b0 5
b1100 3
1'
#58
0'
#59
0$
18
1,
19
0:
1'
#60
0'
#61
1$
1:
0,
09
08
b1101 3
1'
#62
0'
#63
0$
18
1,
19
0:
1'
#64
0'
#65
1$
1:
0,
09
08
b1110 3
1'
#66
0'
#67
0$
18
1,
19
0:
1'
#68
0'
#69
1$
1:
0,
09
08
b1111 3
1'
#70
0'
#71
0$
18
1,
19
0:
1'
#72
0'
#73
1$
1:
0,
09
08
b0 3
1'
#74
0'
#75
0$
18
1,
19
0:
1'
#76
0'
#77
1$
1:
0,
09
08
b1 3
1'
#78
0'
#79
0$
18
1,
19
0:
1'
#80
0'
#81
1$
1:
0,
09
08
b10 3
1'
#82
0'
#83
0$
18
1,
19
0:
1'
#84
0'
#85
1$
1:
0,
09
08
b11 3
1'
#86
0'
#87
0$
18
1,
19
0:
1'
#88
0'
#89
1$
1:
0,
09
08
b100 3
1'
#90
0'
#91
0$
18
1,
19
0:
1'
#92
0'
#93
1$
1:
0,
09
08
b101 3
1'
#94
0'
#95
0$
18
1,
19
0:
1'
#96
0'
#97
1$
1:
0,
09
08
b110 3
1'
#98
0'
#99
0$
18
1,
19
0:
1'
#100
0'
#101
1$
1:
0,
09
08
b111 3
1'
#102
0'
#103
0$
18
1,
19
0:
1'
#104
0'
#105
1$
1:
0,
09
08
b1000 3
1'
#106
0'
