Warning (10268): Verilog HDL information at Lab7part3.v(164): always construct contains both blocking and non-blocking assignments File: C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v Line: 164
