Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
