

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_121_5'
================================================================
* Date:           Thu Feb  5 21:48:36 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  49.913 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        5|        5|  0.250 us|  0.250 us|    3|    3|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_5  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [top.cpp:121]   --->   Operation 7 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1"   --->   Operation 8 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln121 = store i7 0, i7 %j_2" [top.cpp:121]   --->   Operation 9 'store' 'store_ln121' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body33"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = load i7 %j_2" [top.cpp:121]   --->   Operation 12 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [top.cpp:121]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %tmp, void %for.body33.split, void %for.end40.exitStub" [top.cpp:121]   --->   Operation 14 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1599 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 5" [top.cpp:121]   --->   Operation 15 'bitselect' 'tmp_1599' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1600 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i_1_read, i32 2, i32 7" [top.cpp:124]   --->   Operation 16 'partselect' 'tmp_1600' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_713 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_1600, i1 %tmp_1599" [top.cpp:124]   --->   Operation 17 'bitconcatenate' 'tmp_713' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i7 %tmp_713" [top.cpp:124]   --->   Operation 18 'zext' 'zext_ln124' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 19 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%A_1_load = load i7 %A_1_addr" [top.cpp:124]   --->   Operation 20 'load' 'A_1_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 21 [1/1] (0.89ns)   --->   "%add_ln121 = add i7 %j, i7 32" [top.cpp:121]   --->   Operation 21 'add' 'add_ln121' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln121 = store i7 %add_ln121, i7 %j_2" [top.cpp:121]   --->   Operation 22 'store' 'store_ln121' <Predicate = (!tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 23 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 24 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 25 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 26 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 27 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 28 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i24 %A_8, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 29 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i24 %A_9, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 30 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i24 %A_10, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 31 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i24 %A_11, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 32 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i24 %A_12, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 33 'getelementptr' 'A_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i24 %A_13, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 34 'getelementptr' 'A_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i24 %A_14, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 35 'getelementptr' 'A_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i24 %A_15, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 36 'getelementptr' 'A_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%A_16_addr = getelementptr i24 %A_16, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 37 'getelementptr' 'A_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%A_17_addr = getelementptr i24 %A_17, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 38 'getelementptr' 'A_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%A_18_addr = getelementptr i24 %A_18, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 39 'getelementptr' 'A_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%A_19_addr = getelementptr i24 %A_19, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 40 'getelementptr' 'A_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%A_20_addr = getelementptr i24 %A_20, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 41 'getelementptr' 'A_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%A_21_addr = getelementptr i24 %A_21, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 42 'getelementptr' 'A_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%A_22_addr = getelementptr i24 %A_22, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 43 'getelementptr' 'A_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%A_23_addr = getelementptr i24 %A_23, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 44 'getelementptr' 'A_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%A_24_addr = getelementptr i24 %A_24, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 45 'getelementptr' 'A_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%A_25_addr = getelementptr i24 %A_25, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 46 'getelementptr' 'A_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%A_26_addr = getelementptr i24 %A_26, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 47 'getelementptr' 'A_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%A_27_addr = getelementptr i24 %A_27, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 48 'getelementptr' 'A_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%A_28_addr = getelementptr i24 %A_28, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 49 'getelementptr' 'A_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%A_29_addr = getelementptr i24 %A_29, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 50 'getelementptr' 'A_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%A_30_addr = getelementptr i24 %A_30, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 51 'getelementptr' 'A_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%A_31_addr = getelementptr i24 %A_31, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 52 'getelementptr' 'A_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%A_32_addr = getelementptr i24 %A_32, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 53 'getelementptr' 'A_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i7 %A_1_addr" [top.cpp:124]   --->   Operation 54 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 55 [2/2] (1.35ns)   --->   "%A_2_load = load i7 %A_2_addr" [top.cpp:124]   --->   Operation 55 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 56 [2/2] (1.35ns)   --->   "%A_3_load = load i7 %A_3_addr" [top.cpp:124]   --->   Operation 56 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 57 [2/2] (1.35ns)   --->   "%A_4_load = load i7 %A_4_addr" [top.cpp:124]   --->   Operation 57 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 58 [2/2] (1.35ns)   --->   "%A_5_load = load i7 %A_5_addr" [top.cpp:124]   --->   Operation 58 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 59 [2/2] (1.35ns)   --->   "%A_6_load = load i7 %A_6_addr" [top.cpp:124]   --->   Operation 59 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 60 [2/2] (1.35ns)   --->   "%A_7_load = load i7 %A_7_addr" [top.cpp:124]   --->   Operation 60 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 61 [2/2] (1.35ns)   --->   "%A_8_load = load i7 %A_8_addr" [top.cpp:124]   --->   Operation 61 'load' 'A_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 62 [2/2] (1.35ns)   --->   "%A_9_load = load i7 %A_9_addr" [top.cpp:124]   --->   Operation 62 'load' 'A_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 63 [2/2] (1.35ns)   --->   "%A_10_load = load i7 %A_10_addr" [top.cpp:124]   --->   Operation 63 'load' 'A_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 64 [2/2] (1.35ns)   --->   "%A_11_load = load i7 %A_11_addr" [top.cpp:124]   --->   Operation 64 'load' 'A_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 65 [2/2] (1.35ns)   --->   "%A_12_load = load i7 %A_12_addr" [top.cpp:124]   --->   Operation 65 'load' 'A_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 66 [2/2] (1.35ns)   --->   "%A_13_load = load i7 %A_13_addr" [top.cpp:124]   --->   Operation 66 'load' 'A_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 67 [2/2] (1.35ns)   --->   "%A_14_load = load i7 %A_14_addr" [top.cpp:124]   --->   Operation 67 'load' 'A_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 68 [2/2] (1.35ns)   --->   "%A_15_load = load i7 %A_15_addr" [top.cpp:124]   --->   Operation 68 'load' 'A_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 69 [2/2] (1.35ns)   --->   "%A_16_load = load i7 %A_16_addr" [top.cpp:124]   --->   Operation 69 'load' 'A_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 70 [2/2] (1.35ns)   --->   "%A_17_load = load i7 %A_17_addr" [top.cpp:124]   --->   Operation 70 'load' 'A_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 71 [2/2] (1.35ns)   --->   "%A_18_load = load i7 %A_18_addr" [top.cpp:124]   --->   Operation 71 'load' 'A_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 72 [2/2] (1.35ns)   --->   "%A_19_load = load i7 %A_19_addr" [top.cpp:124]   --->   Operation 72 'load' 'A_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 73 [2/2] (1.35ns)   --->   "%A_20_load = load i7 %A_20_addr" [top.cpp:124]   --->   Operation 73 'load' 'A_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 74 [2/2] (1.35ns)   --->   "%A_21_load = load i7 %A_21_addr" [top.cpp:124]   --->   Operation 74 'load' 'A_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 75 [2/2] (1.35ns)   --->   "%A_22_load = load i7 %A_22_addr" [top.cpp:124]   --->   Operation 75 'load' 'A_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 76 [2/2] (1.35ns)   --->   "%A_23_load = load i7 %A_23_addr" [top.cpp:124]   --->   Operation 76 'load' 'A_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 77 [2/2] (1.35ns)   --->   "%A_24_load = load i7 %A_24_addr" [top.cpp:124]   --->   Operation 77 'load' 'A_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 78 [2/2] (1.35ns)   --->   "%A_25_load = load i7 %A_25_addr" [top.cpp:124]   --->   Operation 78 'load' 'A_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 79 [2/2] (1.35ns)   --->   "%A_26_load = load i7 %A_26_addr" [top.cpp:124]   --->   Operation 79 'load' 'A_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 80 [2/2] (1.35ns)   --->   "%A_27_load = load i7 %A_27_addr" [top.cpp:124]   --->   Operation 80 'load' 'A_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 81 [2/2] (1.35ns)   --->   "%A_28_load = load i7 %A_28_addr" [top.cpp:124]   --->   Operation 81 'load' 'A_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 82 [2/2] (1.35ns)   --->   "%A_29_load = load i7 %A_29_addr" [top.cpp:124]   --->   Operation 82 'load' 'A_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 83 [2/2] (1.35ns)   --->   "%A_30_load = load i7 %A_30_addr" [top.cpp:124]   --->   Operation 83 'load' 'A_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 84 [2/2] (1.35ns)   --->   "%A_31_load = load i7 %A_31_addr" [top.cpp:124]   --->   Operation 84 'load' 'A_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 85 [2/2] (1.35ns)   --->   "%A_32_load = load i7 %A_32_addr" [top.cpp:124]   --->   Operation 85 'load' 'A_32_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%p_load3 = load i24 %empty"   --->   Operation 475 'load' 'p_load3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load3"   --->   Operation 476 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 477 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 49.9>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:124]   --->   Operation 86 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:122]   --->   Operation 87 'specpipeline' 'specpipeline_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln121 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [top.cpp:121]   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [top.cpp:121]   --->   Operation 89 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i24 %p_load" [top.cpp:124]   --->   Operation 90 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i24 %A_1_load" [top.cpp:124]   --->   Operation 91 'sext' 'sext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.10ns)   --->   "%add_ln124 = add i24 %A_1_load, i24 %p_load" [top.cpp:124]   --->   Operation 92 'add' 'add_ln124' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.10ns)   --->   "%add_ln124_1 = add i25 %sext_ln124_1, i25 %sext_ln124" [top.cpp:124]   --->   Operation 93 'add' 'add_ln124_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1601 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_1, i32 24" [top.cpp:124]   --->   Operation 94 'bitselect' 'tmp_1601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1602 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124, i32 23" [top.cpp:124]   --->   Operation 95 'bitselect' 'tmp_1602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%xor_ln124 = xor i1 %tmp_1601, i1 1" [top.cpp:124]   --->   Operation 96 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%and_ln124 = and i1 %tmp_1602, i1 %xor_ln124" [top.cpp:124]   --->   Operation 97 'and' 'and_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%xor_ln124_1 = xor i1 %tmp_1601, i1 %tmp_1602" [top.cpp:124]   --->   Operation 98 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%select_ln124 = select i1 %and_ln124, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 99 'select' 'select_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_1 = select i1 %xor_ln124_1, i24 %select_ln124, i24 %add_ln124" [top.cpp:124]   --->   Operation 100 'select' 'select_ln124_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln124_2 = sext i24 %select_ln124_1" [top.cpp:124]   --->   Operation 101 'sext' 'sext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i7 %A_2_addr" [top.cpp:124]   --->   Operation 102 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln124_3 = sext i24 %A_2_load" [top.cpp:124]   --->   Operation 103 'sext' 'sext_ln124_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.10ns)   --->   "%add_ln124_2 = add i24 %A_2_load, i24 %select_ln124_1" [top.cpp:124]   --->   Operation 104 'add' 'add_ln124_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.10ns)   --->   "%add_ln124_3 = add i25 %sext_ln124_2, i25 %sext_ln124_3" [top.cpp:124]   --->   Operation 105 'add' 'add_ln124_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_1603 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_3, i32 24" [top.cpp:124]   --->   Operation 106 'bitselect' 'tmp_1603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1604 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_2, i32 23" [top.cpp:124]   --->   Operation 107 'bitselect' 'tmp_1604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%xor_ln124_2 = xor i1 %tmp_1603, i1 1" [top.cpp:124]   --->   Operation 108 'xor' 'xor_ln124_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%and_ln124_1 = and i1 %tmp_1604, i1 %xor_ln124_2" [top.cpp:124]   --->   Operation 109 'and' 'and_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%xor_ln124_3 = xor i1 %tmp_1603, i1 %tmp_1604" [top.cpp:124]   --->   Operation 110 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%select_ln124_2 = select i1 %and_ln124_1, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 111 'select' 'select_ln124_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_3 = select i1 %xor_ln124_3, i24 %select_ln124_2, i24 %add_ln124_2" [top.cpp:124]   --->   Operation 112 'select' 'select_ln124_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln124_4 = sext i24 %select_ln124_3" [top.cpp:124]   --->   Operation 113 'sext' 'sext_ln124_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i7 %A_3_addr" [top.cpp:124]   --->   Operation 114 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln124_5 = sext i24 %A_3_load" [top.cpp:124]   --->   Operation 115 'sext' 'sext_ln124_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.10ns)   --->   "%add_ln124_4 = add i24 %A_3_load, i24 %select_ln124_3" [top.cpp:124]   --->   Operation 116 'add' 'add_ln124_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.10ns)   --->   "%add_ln124_5 = add i25 %sext_ln124_4, i25 %sext_ln124_5" [top.cpp:124]   --->   Operation 117 'add' 'add_ln124_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1605 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_5, i32 24" [top.cpp:124]   --->   Operation 118 'bitselect' 'tmp_1605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_1606 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_4, i32 23" [top.cpp:124]   --->   Operation 119 'bitselect' 'tmp_1606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_5)   --->   "%xor_ln124_4 = xor i1 %tmp_1605, i1 1" [top.cpp:124]   --->   Operation 120 'xor' 'xor_ln124_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_5)   --->   "%and_ln124_2 = and i1 %tmp_1606, i1 %xor_ln124_4" [top.cpp:124]   --->   Operation 121 'and' 'and_ln124_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_5)   --->   "%xor_ln124_5 = xor i1 %tmp_1605, i1 %tmp_1606" [top.cpp:124]   --->   Operation 122 'xor' 'xor_ln124_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_5)   --->   "%select_ln124_4 = select i1 %and_ln124_2, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 123 'select' 'select_ln124_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_5 = select i1 %xor_ln124_5, i24 %select_ln124_4, i24 %add_ln124_4" [top.cpp:124]   --->   Operation 124 'select' 'select_ln124_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln124_6 = sext i24 %select_ln124_5" [top.cpp:124]   --->   Operation 125 'sext' 'sext_ln124_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_4_load = load i7 %A_4_addr" [top.cpp:124]   --->   Operation 126 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln124_7 = sext i24 %A_4_load" [top.cpp:124]   --->   Operation 127 'sext' 'sext_ln124_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.10ns)   --->   "%add_ln124_6 = add i24 %A_4_load, i24 %select_ln124_5" [top.cpp:124]   --->   Operation 128 'add' 'add_ln124_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (1.10ns)   --->   "%add_ln124_7 = add i25 %sext_ln124_6, i25 %sext_ln124_7" [top.cpp:124]   --->   Operation 129 'add' 'add_ln124_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_1607 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_7, i32 24" [top.cpp:124]   --->   Operation 130 'bitselect' 'tmp_1607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_1608 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_6, i32 23" [top.cpp:124]   --->   Operation 131 'bitselect' 'tmp_1608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_7)   --->   "%xor_ln124_6 = xor i1 %tmp_1607, i1 1" [top.cpp:124]   --->   Operation 132 'xor' 'xor_ln124_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_7)   --->   "%and_ln124_3 = and i1 %tmp_1608, i1 %xor_ln124_6" [top.cpp:124]   --->   Operation 133 'and' 'and_ln124_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_7)   --->   "%xor_ln124_7 = xor i1 %tmp_1607, i1 %tmp_1608" [top.cpp:124]   --->   Operation 134 'xor' 'xor_ln124_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_7)   --->   "%select_ln124_6 = select i1 %and_ln124_3, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 135 'select' 'select_ln124_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_7 = select i1 %xor_ln124_7, i24 %select_ln124_6, i24 %add_ln124_6" [top.cpp:124]   --->   Operation 136 'select' 'select_ln124_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln124_8 = sext i24 %select_ln124_7" [top.cpp:124]   --->   Operation 137 'sext' 'sext_ln124_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_5_load = load i7 %A_5_addr" [top.cpp:124]   --->   Operation 138 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln124_9 = sext i24 %A_5_load" [top.cpp:124]   --->   Operation 139 'sext' 'sext_ln124_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.10ns)   --->   "%add_ln124_8 = add i24 %A_5_load, i24 %select_ln124_7" [top.cpp:124]   --->   Operation 140 'add' 'add_ln124_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.10ns)   --->   "%add_ln124_9 = add i25 %sext_ln124_8, i25 %sext_ln124_9" [top.cpp:124]   --->   Operation 141 'add' 'add_ln124_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_1609 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_9, i32 24" [top.cpp:124]   --->   Operation 142 'bitselect' 'tmp_1609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1610 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_8, i32 23" [top.cpp:124]   --->   Operation 143 'bitselect' 'tmp_1610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%xor_ln124_8 = xor i1 %tmp_1609, i1 1" [top.cpp:124]   --->   Operation 144 'xor' 'xor_ln124_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%and_ln124_4 = and i1 %tmp_1610, i1 %xor_ln124_8" [top.cpp:124]   --->   Operation 145 'and' 'and_ln124_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%xor_ln124_9 = xor i1 %tmp_1609, i1 %tmp_1610" [top.cpp:124]   --->   Operation 146 'xor' 'xor_ln124_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_9)   --->   "%select_ln124_8 = select i1 %and_ln124_4, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 147 'select' 'select_ln124_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_9 = select i1 %xor_ln124_9, i24 %select_ln124_8, i24 %add_ln124_8" [top.cpp:124]   --->   Operation 148 'select' 'select_ln124_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln124_10 = sext i24 %select_ln124_9" [top.cpp:124]   --->   Operation 149 'sext' 'sext_ln124_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_6_load = load i7 %A_6_addr" [top.cpp:124]   --->   Operation 150 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln124_11 = sext i24 %A_6_load" [top.cpp:124]   --->   Operation 151 'sext' 'sext_ln124_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.10ns)   --->   "%add_ln124_10 = add i24 %A_6_load, i24 %select_ln124_9" [top.cpp:124]   --->   Operation 152 'add' 'add_ln124_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (1.10ns)   --->   "%add_ln124_11 = add i25 %sext_ln124_10, i25 %sext_ln124_11" [top.cpp:124]   --->   Operation 153 'add' 'add_ln124_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_1611 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_11, i32 24" [top.cpp:124]   --->   Operation 154 'bitselect' 'tmp_1611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_1612 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_10, i32 23" [top.cpp:124]   --->   Operation 155 'bitselect' 'tmp_1612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%xor_ln124_10 = xor i1 %tmp_1611, i1 1" [top.cpp:124]   --->   Operation 156 'xor' 'xor_ln124_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%and_ln124_5 = and i1 %tmp_1612, i1 %xor_ln124_10" [top.cpp:124]   --->   Operation 157 'and' 'and_ln124_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%xor_ln124_11 = xor i1 %tmp_1611, i1 %tmp_1612" [top.cpp:124]   --->   Operation 158 'xor' 'xor_ln124_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_11)   --->   "%select_ln124_10 = select i1 %and_ln124_5, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 159 'select' 'select_ln124_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_11 = select i1 %xor_ln124_11, i24 %select_ln124_10, i24 %add_ln124_10" [top.cpp:124]   --->   Operation 160 'select' 'select_ln124_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln124_12 = sext i24 %select_ln124_11" [top.cpp:124]   --->   Operation 161 'sext' 'sext_ln124_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_7_load = load i7 %A_7_addr" [top.cpp:124]   --->   Operation 162 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln124_13 = sext i24 %A_7_load" [top.cpp:124]   --->   Operation 163 'sext' 'sext_ln124_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.10ns)   --->   "%add_ln124_12 = add i24 %A_7_load, i24 %select_ln124_11" [top.cpp:124]   --->   Operation 164 'add' 'add_ln124_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.10ns)   --->   "%add_ln124_13 = add i25 %sext_ln124_12, i25 %sext_ln124_13" [top.cpp:124]   --->   Operation 165 'add' 'add_ln124_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_1613 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_13, i32 24" [top.cpp:124]   --->   Operation 166 'bitselect' 'tmp_1613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1614 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_12, i32 23" [top.cpp:124]   --->   Operation 167 'bitselect' 'tmp_1614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_13)   --->   "%xor_ln124_12 = xor i1 %tmp_1613, i1 1" [top.cpp:124]   --->   Operation 168 'xor' 'xor_ln124_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_13)   --->   "%and_ln124_6 = and i1 %tmp_1614, i1 %xor_ln124_12" [top.cpp:124]   --->   Operation 169 'and' 'and_ln124_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_13)   --->   "%xor_ln124_13 = xor i1 %tmp_1613, i1 %tmp_1614" [top.cpp:124]   --->   Operation 170 'xor' 'xor_ln124_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_13)   --->   "%select_ln124_12 = select i1 %and_ln124_6, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 171 'select' 'select_ln124_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_13 = select i1 %xor_ln124_13, i24 %select_ln124_12, i24 %add_ln124_12" [top.cpp:124]   --->   Operation 172 'select' 'select_ln124_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln124_14 = sext i24 %select_ln124_13" [top.cpp:124]   --->   Operation 173 'sext' 'sext_ln124_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_8_load = load i7 %A_8_addr" [top.cpp:124]   --->   Operation 174 'load' 'A_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln124_15 = sext i24 %A_8_load" [top.cpp:124]   --->   Operation 175 'sext' 'sext_ln124_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.10ns)   --->   "%add_ln124_14 = add i24 %A_8_load, i24 %select_ln124_13" [top.cpp:124]   --->   Operation 176 'add' 'add_ln124_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (1.10ns)   --->   "%add_ln124_15 = add i25 %sext_ln124_14, i25 %sext_ln124_15" [top.cpp:124]   --->   Operation 177 'add' 'add_ln124_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_1615 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_15, i32 24" [top.cpp:124]   --->   Operation 178 'bitselect' 'tmp_1615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_1616 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_14, i32 23" [top.cpp:124]   --->   Operation 179 'bitselect' 'tmp_1616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%xor_ln124_14 = xor i1 %tmp_1615, i1 1" [top.cpp:124]   --->   Operation 180 'xor' 'xor_ln124_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%and_ln124_7 = and i1 %tmp_1616, i1 %xor_ln124_14" [top.cpp:124]   --->   Operation 181 'and' 'and_ln124_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%xor_ln124_15 = xor i1 %tmp_1615, i1 %tmp_1616" [top.cpp:124]   --->   Operation 182 'xor' 'xor_ln124_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%select_ln124_14 = select i1 %and_ln124_7, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 183 'select' 'select_ln124_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_15 = select i1 %xor_ln124_15, i24 %select_ln124_14, i24 %add_ln124_14" [top.cpp:124]   --->   Operation 184 'select' 'select_ln124_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln124_16 = sext i24 %select_ln124_15" [top.cpp:124]   --->   Operation 185 'sext' 'sext_ln124_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_9_load = load i7 %A_9_addr" [top.cpp:124]   --->   Operation 186 'load' 'A_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln124_17 = sext i24 %A_9_load" [top.cpp:124]   --->   Operation 187 'sext' 'sext_ln124_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.10ns)   --->   "%add_ln124_16 = add i24 %A_9_load, i24 %select_ln124_15" [top.cpp:124]   --->   Operation 188 'add' 'add_ln124_16' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (1.10ns)   --->   "%add_ln124_17 = add i25 %sext_ln124_16, i25 %sext_ln124_17" [top.cpp:124]   --->   Operation 189 'add' 'add_ln124_17' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1617 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_17, i32 24" [top.cpp:124]   --->   Operation 190 'bitselect' 'tmp_1617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_1618 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_16, i32 23" [top.cpp:124]   --->   Operation 191 'bitselect' 'tmp_1618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_17)   --->   "%xor_ln124_16 = xor i1 %tmp_1617, i1 1" [top.cpp:124]   --->   Operation 192 'xor' 'xor_ln124_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_17)   --->   "%and_ln124_8 = and i1 %tmp_1618, i1 %xor_ln124_16" [top.cpp:124]   --->   Operation 193 'and' 'and_ln124_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_17)   --->   "%xor_ln124_17 = xor i1 %tmp_1617, i1 %tmp_1618" [top.cpp:124]   --->   Operation 194 'xor' 'xor_ln124_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_17)   --->   "%select_ln124_16 = select i1 %and_ln124_8, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 195 'select' 'select_ln124_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_17 = select i1 %xor_ln124_17, i24 %select_ln124_16, i24 %add_ln124_16" [top.cpp:124]   --->   Operation 196 'select' 'select_ln124_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln124_18 = sext i24 %select_ln124_17" [top.cpp:124]   --->   Operation 197 'sext' 'sext_ln124_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_10_load = load i7 %A_10_addr" [top.cpp:124]   --->   Operation 198 'load' 'A_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln124_19 = sext i24 %A_10_load" [top.cpp:124]   --->   Operation 199 'sext' 'sext_ln124_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.10ns)   --->   "%add_ln124_18 = add i24 %A_10_load, i24 %select_ln124_17" [top.cpp:124]   --->   Operation 200 'add' 'add_ln124_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (1.10ns)   --->   "%add_ln124_19 = add i25 %sext_ln124_18, i25 %sext_ln124_19" [top.cpp:124]   --->   Operation 201 'add' 'add_ln124_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_1619 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_19, i32 24" [top.cpp:124]   --->   Operation 202 'bitselect' 'tmp_1619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_1620 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_18, i32 23" [top.cpp:124]   --->   Operation 203 'bitselect' 'tmp_1620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_19)   --->   "%xor_ln124_18 = xor i1 %tmp_1619, i1 1" [top.cpp:124]   --->   Operation 204 'xor' 'xor_ln124_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_19)   --->   "%and_ln124_9 = and i1 %tmp_1620, i1 %xor_ln124_18" [top.cpp:124]   --->   Operation 205 'and' 'and_ln124_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_19)   --->   "%xor_ln124_19 = xor i1 %tmp_1619, i1 %tmp_1620" [top.cpp:124]   --->   Operation 206 'xor' 'xor_ln124_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_19)   --->   "%select_ln124_18 = select i1 %and_ln124_9, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 207 'select' 'select_ln124_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_19 = select i1 %xor_ln124_19, i24 %select_ln124_18, i24 %add_ln124_18" [top.cpp:124]   --->   Operation 208 'select' 'select_ln124_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln124_20 = sext i24 %select_ln124_19" [top.cpp:124]   --->   Operation 209 'sext' 'sext_ln124_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_11_load = load i7 %A_11_addr" [top.cpp:124]   --->   Operation 210 'load' 'A_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln124_21 = sext i24 %A_11_load" [top.cpp:124]   --->   Operation 211 'sext' 'sext_ln124_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.10ns)   --->   "%add_ln124_20 = add i24 %A_11_load, i24 %select_ln124_19" [top.cpp:124]   --->   Operation 212 'add' 'add_ln124_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (1.10ns)   --->   "%add_ln124_21 = add i25 %sext_ln124_20, i25 %sext_ln124_21" [top.cpp:124]   --->   Operation 213 'add' 'add_ln124_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_1621 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_21, i32 24" [top.cpp:124]   --->   Operation 214 'bitselect' 'tmp_1621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_1622 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_20, i32 23" [top.cpp:124]   --->   Operation 215 'bitselect' 'tmp_1622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_21)   --->   "%xor_ln124_20 = xor i1 %tmp_1621, i1 1" [top.cpp:124]   --->   Operation 216 'xor' 'xor_ln124_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_21)   --->   "%and_ln124_10 = and i1 %tmp_1622, i1 %xor_ln124_20" [top.cpp:124]   --->   Operation 217 'and' 'and_ln124_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_21)   --->   "%xor_ln124_21 = xor i1 %tmp_1621, i1 %tmp_1622" [top.cpp:124]   --->   Operation 218 'xor' 'xor_ln124_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_21)   --->   "%select_ln124_20 = select i1 %and_ln124_10, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 219 'select' 'select_ln124_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_21 = select i1 %xor_ln124_21, i24 %select_ln124_20, i24 %add_ln124_20" [top.cpp:124]   --->   Operation 220 'select' 'select_ln124_21' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln124_22 = sext i24 %select_ln124_21" [top.cpp:124]   --->   Operation 221 'sext' 'sext_ln124_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_12_load = load i7 %A_12_addr" [top.cpp:124]   --->   Operation 222 'load' 'A_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln124_23 = sext i24 %A_12_load" [top.cpp:124]   --->   Operation 223 'sext' 'sext_ln124_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.10ns)   --->   "%add_ln124_22 = add i24 %A_12_load, i24 %select_ln124_21" [top.cpp:124]   --->   Operation 224 'add' 'add_ln124_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (1.10ns)   --->   "%add_ln124_23 = add i25 %sext_ln124_22, i25 %sext_ln124_23" [top.cpp:124]   --->   Operation 225 'add' 'add_ln124_23' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_1623 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_23, i32 24" [top.cpp:124]   --->   Operation 226 'bitselect' 'tmp_1623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_1624 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_22, i32 23" [top.cpp:124]   --->   Operation 227 'bitselect' 'tmp_1624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_23)   --->   "%xor_ln124_22 = xor i1 %tmp_1623, i1 1" [top.cpp:124]   --->   Operation 228 'xor' 'xor_ln124_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_23)   --->   "%and_ln124_11 = and i1 %tmp_1624, i1 %xor_ln124_22" [top.cpp:124]   --->   Operation 229 'and' 'and_ln124_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_23)   --->   "%xor_ln124_23 = xor i1 %tmp_1623, i1 %tmp_1624" [top.cpp:124]   --->   Operation 230 'xor' 'xor_ln124_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_23)   --->   "%select_ln124_22 = select i1 %and_ln124_11, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 231 'select' 'select_ln124_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_23 = select i1 %xor_ln124_23, i24 %select_ln124_22, i24 %add_ln124_22" [top.cpp:124]   --->   Operation 232 'select' 'select_ln124_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln124_24 = sext i24 %select_ln124_23" [top.cpp:124]   --->   Operation 233 'sext' 'sext_ln124_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_13_load = load i7 %A_13_addr" [top.cpp:124]   --->   Operation 234 'load' 'A_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln124_25 = sext i24 %A_13_load" [top.cpp:124]   --->   Operation 235 'sext' 'sext_ln124_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.10ns)   --->   "%add_ln124_24 = add i24 %A_13_load, i24 %select_ln124_23" [top.cpp:124]   --->   Operation 236 'add' 'add_ln124_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (1.10ns)   --->   "%add_ln124_25 = add i25 %sext_ln124_24, i25 %sext_ln124_25" [top.cpp:124]   --->   Operation 237 'add' 'add_ln124_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_1625 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_25, i32 24" [top.cpp:124]   --->   Operation 238 'bitselect' 'tmp_1625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_1626 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_24, i32 23" [top.cpp:124]   --->   Operation 239 'bitselect' 'tmp_1626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_25)   --->   "%xor_ln124_24 = xor i1 %tmp_1625, i1 1" [top.cpp:124]   --->   Operation 240 'xor' 'xor_ln124_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_25)   --->   "%and_ln124_12 = and i1 %tmp_1626, i1 %xor_ln124_24" [top.cpp:124]   --->   Operation 241 'and' 'and_ln124_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_25)   --->   "%xor_ln124_25 = xor i1 %tmp_1625, i1 %tmp_1626" [top.cpp:124]   --->   Operation 242 'xor' 'xor_ln124_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_25)   --->   "%select_ln124_24 = select i1 %and_ln124_12, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 243 'select' 'select_ln124_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_25 = select i1 %xor_ln124_25, i24 %select_ln124_24, i24 %add_ln124_24" [top.cpp:124]   --->   Operation 244 'select' 'select_ln124_25' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln124_26 = sext i24 %select_ln124_25" [top.cpp:124]   --->   Operation 245 'sext' 'sext_ln124_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_14_load = load i7 %A_14_addr" [top.cpp:124]   --->   Operation 246 'load' 'A_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln124_27 = sext i24 %A_14_load" [top.cpp:124]   --->   Operation 247 'sext' 'sext_ln124_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.10ns)   --->   "%add_ln124_26 = add i24 %A_14_load, i24 %select_ln124_25" [top.cpp:124]   --->   Operation 248 'add' 'add_ln124_26' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (1.10ns)   --->   "%add_ln124_27 = add i25 %sext_ln124_26, i25 %sext_ln124_27" [top.cpp:124]   --->   Operation 249 'add' 'add_ln124_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_1627 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_27, i32 24" [top.cpp:124]   --->   Operation 250 'bitselect' 'tmp_1627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_1628 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_26, i32 23" [top.cpp:124]   --->   Operation 251 'bitselect' 'tmp_1628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_27)   --->   "%xor_ln124_26 = xor i1 %tmp_1627, i1 1" [top.cpp:124]   --->   Operation 252 'xor' 'xor_ln124_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_27)   --->   "%and_ln124_13 = and i1 %tmp_1628, i1 %xor_ln124_26" [top.cpp:124]   --->   Operation 253 'and' 'and_ln124_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_27)   --->   "%xor_ln124_27 = xor i1 %tmp_1627, i1 %tmp_1628" [top.cpp:124]   --->   Operation 254 'xor' 'xor_ln124_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_27)   --->   "%select_ln124_26 = select i1 %and_ln124_13, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 255 'select' 'select_ln124_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_27 = select i1 %xor_ln124_27, i24 %select_ln124_26, i24 %add_ln124_26" [top.cpp:124]   --->   Operation 256 'select' 'select_ln124_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln124_28 = sext i24 %select_ln124_27" [top.cpp:124]   --->   Operation 257 'sext' 'sext_ln124_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_15_load = load i7 %A_15_addr" [top.cpp:124]   --->   Operation 258 'load' 'A_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln124_29 = sext i24 %A_15_load" [top.cpp:124]   --->   Operation 259 'sext' 'sext_ln124_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (1.10ns)   --->   "%add_ln124_28 = add i24 %A_15_load, i24 %select_ln124_27" [top.cpp:124]   --->   Operation 260 'add' 'add_ln124_28' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (1.10ns)   --->   "%add_ln124_29 = add i25 %sext_ln124_28, i25 %sext_ln124_29" [top.cpp:124]   --->   Operation 261 'add' 'add_ln124_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_1629 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_29, i32 24" [top.cpp:124]   --->   Operation 262 'bitselect' 'tmp_1629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_1630 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_28, i32 23" [top.cpp:124]   --->   Operation 263 'bitselect' 'tmp_1630' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_29)   --->   "%xor_ln124_28 = xor i1 %tmp_1629, i1 1" [top.cpp:124]   --->   Operation 264 'xor' 'xor_ln124_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_29)   --->   "%and_ln124_14 = and i1 %tmp_1630, i1 %xor_ln124_28" [top.cpp:124]   --->   Operation 265 'and' 'and_ln124_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_29)   --->   "%xor_ln124_29 = xor i1 %tmp_1629, i1 %tmp_1630" [top.cpp:124]   --->   Operation 266 'xor' 'xor_ln124_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_29)   --->   "%select_ln124_28 = select i1 %and_ln124_14, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 267 'select' 'select_ln124_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_29 = select i1 %xor_ln124_29, i24 %select_ln124_28, i24 %add_ln124_28" [top.cpp:124]   --->   Operation 268 'select' 'select_ln124_29' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln124_30 = sext i24 %select_ln124_29" [top.cpp:124]   --->   Operation 269 'sext' 'sext_ln124_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_16_load = load i7 %A_16_addr" [top.cpp:124]   --->   Operation 270 'load' 'A_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln124_31 = sext i24 %A_16_load" [top.cpp:124]   --->   Operation 271 'sext' 'sext_ln124_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (1.10ns)   --->   "%add_ln124_30 = add i24 %A_16_load, i24 %select_ln124_29" [top.cpp:124]   --->   Operation 272 'add' 'add_ln124_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (1.10ns)   --->   "%add_ln124_31 = add i25 %sext_ln124_30, i25 %sext_ln124_31" [top.cpp:124]   --->   Operation 273 'add' 'add_ln124_31' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_1631 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_31, i32 24" [top.cpp:124]   --->   Operation 274 'bitselect' 'tmp_1631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_1632 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_30, i32 23" [top.cpp:124]   --->   Operation 275 'bitselect' 'tmp_1632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_31)   --->   "%xor_ln124_30 = xor i1 %tmp_1631, i1 1" [top.cpp:124]   --->   Operation 276 'xor' 'xor_ln124_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_31)   --->   "%and_ln124_15 = and i1 %tmp_1632, i1 %xor_ln124_30" [top.cpp:124]   --->   Operation 277 'and' 'and_ln124_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_31)   --->   "%xor_ln124_31 = xor i1 %tmp_1631, i1 %tmp_1632" [top.cpp:124]   --->   Operation 278 'xor' 'xor_ln124_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_31)   --->   "%select_ln124_30 = select i1 %and_ln124_15, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 279 'select' 'select_ln124_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_31 = select i1 %xor_ln124_31, i24 %select_ln124_30, i24 %add_ln124_30" [top.cpp:124]   --->   Operation 280 'select' 'select_ln124_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln124_32 = sext i24 %select_ln124_31" [top.cpp:124]   --->   Operation 281 'sext' 'sext_ln124_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_17_load = load i7 %A_17_addr" [top.cpp:124]   --->   Operation 282 'load' 'A_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln124_33 = sext i24 %A_17_load" [top.cpp:124]   --->   Operation 283 'sext' 'sext_ln124_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (1.10ns)   --->   "%add_ln124_32 = add i24 %A_17_load, i24 %select_ln124_31" [top.cpp:124]   --->   Operation 284 'add' 'add_ln124_32' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (1.10ns)   --->   "%add_ln124_33 = add i25 %sext_ln124_32, i25 %sext_ln124_33" [top.cpp:124]   --->   Operation 285 'add' 'add_ln124_33' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_1633 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_33, i32 24" [top.cpp:124]   --->   Operation 286 'bitselect' 'tmp_1633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_1634 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_32, i32 23" [top.cpp:124]   --->   Operation 287 'bitselect' 'tmp_1634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_33)   --->   "%xor_ln124_32 = xor i1 %tmp_1633, i1 1" [top.cpp:124]   --->   Operation 288 'xor' 'xor_ln124_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_33)   --->   "%and_ln124_16 = and i1 %tmp_1634, i1 %xor_ln124_32" [top.cpp:124]   --->   Operation 289 'and' 'and_ln124_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_33)   --->   "%xor_ln124_33 = xor i1 %tmp_1633, i1 %tmp_1634" [top.cpp:124]   --->   Operation 290 'xor' 'xor_ln124_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_33)   --->   "%select_ln124_32 = select i1 %and_ln124_16, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 291 'select' 'select_ln124_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_33 = select i1 %xor_ln124_33, i24 %select_ln124_32, i24 %add_ln124_32" [top.cpp:124]   --->   Operation 292 'select' 'select_ln124_33' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln124_34 = sext i24 %select_ln124_33" [top.cpp:124]   --->   Operation 293 'sext' 'sext_ln124_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_18_load = load i7 %A_18_addr" [top.cpp:124]   --->   Operation 294 'load' 'A_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln124_35 = sext i24 %A_18_load" [top.cpp:124]   --->   Operation 295 'sext' 'sext_ln124_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (1.10ns)   --->   "%add_ln124_34 = add i24 %A_18_load, i24 %select_ln124_33" [top.cpp:124]   --->   Operation 296 'add' 'add_ln124_34' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (1.10ns)   --->   "%add_ln124_35 = add i25 %sext_ln124_34, i25 %sext_ln124_35" [top.cpp:124]   --->   Operation 297 'add' 'add_ln124_35' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_1635 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_35, i32 24" [top.cpp:124]   --->   Operation 298 'bitselect' 'tmp_1635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_1636 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_34, i32 23" [top.cpp:124]   --->   Operation 299 'bitselect' 'tmp_1636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_35)   --->   "%xor_ln124_34 = xor i1 %tmp_1635, i1 1" [top.cpp:124]   --->   Operation 300 'xor' 'xor_ln124_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_35)   --->   "%and_ln124_17 = and i1 %tmp_1636, i1 %xor_ln124_34" [top.cpp:124]   --->   Operation 301 'and' 'and_ln124_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_35)   --->   "%xor_ln124_35 = xor i1 %tmp_1635, i1 %tmp_1636" [top.cpp:124]   --->   Operation 302 'xor' 'xor_ln124_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_35)   --->   "%select_ln124_34 = select i1 %and_ln124_17, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 303 'select' 'select_ln124_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_35 = select i1 %xor_ln124_35, i24 %select_ln124_34, i24 %add_ln124_34" [top.cpp:124]   --->   Operation 304 'select' 'select_ln124_35' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln124_36 = sext i24 %select_ln124_35" [top.cpp:124]   --->   Operation 305 'sext' 'sext_ln124_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_19_load = load i7 %A_19_addr" [top.cpp:124]   --->   Operation 306 'load' 'A_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln124_37 = sext i24 %A_19_load" [top.cpp:124]   --->   Operation 307 'sext' 'sext_ln124_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (1.10ns)   --->   "%add_ln124_36 = add i24 %A_19_load, i24 %select_ln124_35" [top.cpp:124]   --->   Operation 308 'add' 'add_ln124_36' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (1.10ns)   --->   "%add_ln124_37 = add i25 %sext_ln124_36, i25 %sext_ln124_37" [top.cpp:124]   --->   Operation 309 'add' 'add_ln124_37' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_1637 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_37, i32 24" [top.cpp:124]   --->   Operation 310 'bitselect' 'tmp_1637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_1638 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_36, i32 23" [top.cpp:124]   --->   Operation 311 'bitselect' 'tmp_1638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_37)   --->   "%xor_ln124_36 = xor i1 %tmp_1637, i1 1" [top.cpp:124]   --->   Operation 312 'xor' 'xor_ln124_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_37)   --->   "%and_ln124_18 = and i1 %tmp_1638, i1 %xor_ln124_36" [top.cpp:124]   --->   Operation 313 'and' 'and_ln124_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_37)   --->   "%xor_ln124_37 = xor i1 %tmp_1637, i1 %tmp_1638" [top.cpp:124]   --->   Operation 314 'xor' 'xor_ln124_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_37)   --->   "%select_ln124_36 = select i1 %and_ln124_18, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 315 'select' 'select_ln124_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_37 = select i1 %xor_ln124_37, i24 %select_ln124_36, i24 %add_ln124_36" [top.cpp:124]   --->   Operation 316 'select' 'select_ln124_37' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln124_38 = sext i24 %select_ln124_37" [top.cpp:124]   --->   Operation 317 'sext' 'sext_ln124_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_20_load = load i7 %A_20_addr" [top.cpp:124]   --->   Operation 318 'load' 'A_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln124_39 = sext i24 %A_20_load" [top.cpp:124]   --->   Operation 319 'sext' 'sext_ln124_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (1.10ns)   --->   "%add_ln124_38 = add i24 %A_20_load, i24 %select_ln124_37" [top.cpp:124]   --->   Operation 320 'add' 'add_ln124_38' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (1.10ns)   --->   "%add_ln124_39 = add i25 %sext_ln124_38, i25 %sext_ln124_39" [top.cpp:124]   --->   Operation 321 'add' 'add_ln124_39' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_1639 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_39, i32 24" [top.cpp:124]   --->   Operation 322 'bitselect' 'tmp_1639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_1640 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_38, i32 23" [top.cpp:124]   --->   Operation 323 'bitselect' 'tmp_1640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_39)   --->   "%xor_ln124_38 = xor i1 %tmp_1639, i1 1" [top.cpp:124]   --->   Operation 324 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_39)   --->   "%and_ln124_19 = and i1 %tmp_1640, i1 %xor_ln124_38" [top.cpp:124]   --->   Operation 325 'and' 'and_ln124_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_39)   --->   "%xor_ln124_39 = xor i1 %tmp_1639, i1 %tmp_1640" [top.cpp:124]   --->   Operation 326 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_39)   --->   "%select_ln124_38 = select i1 %and_ln124_19, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 327 'select' 'select_ln124_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_39 = select i1 %xor_ln124_39, i24 %select_ln124_38, i24 %add_ln124_38" [top.cpp:124]   --->   Operation 328 'select' 'select_ln124_39' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln124_40 = sext i24 %select_ln124_39" [top.cpp:124]   --->   Operation 329 'sext' 'sext_ln124_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_21_load = load i7 %A_21_addr" [top.cpp:124]   --->   Operation 330 'load' 'A_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln124_41 = sext i24 %A_21_load" [top.cpp:124]   --->   Operation 331 'sext' 'sext_ln124_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (1.10ns)   --->   "%add_ln124_40 = add i24 %A_21_load, i24 %select_ln124_39" [top.cpp:124]   --->   Operation 332 'add' 'add_ln124_40' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (1.10ns)   --->   "%add_ln124_41 = add i25 %sext_ln124_40, i25 %sext_ln124_41" [top.cpp:124]   --->   Operation 333 'add' 'add_ln124_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_1641 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_41, i32 24" [top.cpp:124]   --->   Operation 334 'bitselect' 'tmp_1641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_1642 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_40, i32 23" [top.cpp:124]   --->   Operation 335 'bitselect' 'tmp_1642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_41)   --->   "%xor_ln124_40 = xor i1 %tmp_1641, i1 1" [top.cpp:124]   --->   Operation 336 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_41)   --->   "%and_ln124_20 = and i1 %tmp_1642, i1 %xor_ln124_40" [top.cpp:124]   --->   Operation 337 'and' 'and_ln124_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_41)   --->   "%xor_ln124_41 = xor i1 %tmp_1641, i1 %tmp_1642" [top.cpp:124]   --->   Operation 338 'xor' 'xor_ln124_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_41)   --->   "%select_ln124_40 = select i1 %and_ln124_20, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 339 'select' 'select_ln124_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_41 = select i1 %xor_ln124_41, i24 %select_ln124_40, i24 %add_ln124_40" [top.cpp:124]   --->   Operation 340 'select' 'select_ln124_41' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln124_42 = sext i24 %select_ln124_41" [top.cpp:124]   --->   Operation 341 'sext' 'sext_ln124_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_22_load = load i7 %A_22_addr" [top.cpp:124]   --->   Operation 342 'load' 'A_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln124_43 = sext i24 %A_22_load" [top.cpp:124]   --->   Operation 343 'sext' 'sext_ln124_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (1.10ns)   --->   "%add_ln124_42 = add i24 %A_22_load, i24 %select_ln124_41" [top.cpp:124]   --->   Operation 344 'add' 'add_ln124_42' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (1.10ns)   --->   "%add_ln124_43 = add i25 %sext_ln124_42, i25 %sext_ln124_43" [top.cpp:124]   --->   Operation 345 'add' 'add_ln124_43' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_1643 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_43, i32 24" [top.cpp:124]   --->   Operation 346 'bitselect' 'tmp_1643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_1644 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_42, i32 23" [top.cpp:124]   --->   Operation 347 'bitselect' 'tmp_1644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_43)   --->   "%xor_ln124_42 = xor i1 %tmp_1643, i1 1" [top.cpp:124]   --->   Operation 348 'xor' 'xor_ln124_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_43)   --->   "%and_ln124_21 = and i1 %tmp_1644, i1 %xor_ln124_42" [top.cpp:124]   --->   Operation 349 'and' 'and_ln124_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_43)   --->   "%xor_ln124_43 = xor i1 %tmp_1643, i1 %tmp_1644" [top.cpp:124]   --->   Operation 350 'xor' 'xor_ln124_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_43)   --->   "%select_ln124_42 = select i1 %and_ln124_21, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 351 'select' 'select_ln124_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_43 = select i1 %xor_ln124_43, i24 %select_ln124_42, i24 %add_ln124_42" [top.cpp:124]   --->   Operation 352 'select' 'select_ln124_43' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln124_44 = sext i24 %select_ln124_43" [top.cpp:124]   --->   Operation 353 'sext' 'sext_ln124_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_23_load = load i7 %A_23_addr" [top.cpp:124]   --->   Operation 354 'load' 'A_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln124_45 = sext i24 %A_23_load" [top.cpp:124]   --->   Operation 355 'sext' 'sext_ln124_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (1.10ns)   --->   "%add_ln124_44 = add i24 %A_23_load, i24 %select_ln124_43" [top.cpp:124]   --->   Operation 356 'add' 'add_ln124_44' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (1.10ns)   --->   "%add_ln124_45 = add i25 %sext_ln124_44, i25 %sext_ln124_45" [top.cpp:124]   --->   Operation 357 'add' 'add_ln124_45' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_1645 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_45, i32 24" [top.cpp:124]   --->   Operation 358 'bitselect' 'tmp_1645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_1646 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_44, i32 23" [top.cpp:124]   --->   Operation 359 'bitselect' 'tmp_1646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_45)   --->   "%xor_ln124_44 = xor i1 %tmp_1645, i1 1" [top.cpp:124]   --->   Operation 360 'xor' 'xor_ln124_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_45)   --->   "%and_ln124_22 = and i1 %tmp_1646, i1 %xor_ln124_44" [top.cpp:124]   --->   Operation 361 'and' 'and_ln124_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_45)   --->   "%xor_ln124_45 = xor i1 %tmp_1645, i1 %tmp_1646" [top.cpp:124]   --->   Operation 362 'xor' 'xor_ln124_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_45)   --->   "%select_ln124_44 = select i1 %and_ln124_22, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 363 'select' 'select_ln124_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_45 = select i1 %xor_ln124_45, i24 %select_ln124_44, i24 %add_ln124_44" [top.cpp:124]   --->   Operation 364 'select' 'select_ln124_45' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln124_46 = sext i24 %select_ln124_45" [top.cpp:124]   --->   Operation 365 'sext' 'sext_ln124_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_24_load = load i7 %A_24_addr" [top.cpp:124]   --->   Operation 366 'load' 'A_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln124_47 = sext i24 %A_24_load" [top.cpp:124]   --->   Operation 367 'sext' 'sext_ln124_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (1.10ns)   --->   "%add_ln124_46 = add i24 %A_24_load, i24 %select_ln124_45" [top.cpp:124]   --->   Operation 368 'add' 'add_ln124_46' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (1.10ns)   --->   "%add_ln124_47 = add i25 %sext_ln124_46, i25 %sext_ln124_47" [top.cpp:124]   --->   Operation 369 'add' 'add_ln124_47' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_1647 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_47, i32 24" [top.cpp:124]   --->   Operation 370 'bitselect' 'tmp_1647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_1648 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_46, i32 23" [top.cpp:124]   --->   Operation 371 'bitselect' 'tmp_1648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_47)   --->   "%xor_ln124_46 = xor i1 %tmp_1647, i1 1" [top.cpp:124]   --->   Operation 372 'xor' 'xor_ln124_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_47)   --->   "%and_ln124_23 = and i1 %tmp_1648, i1 %xor_ln124_46" [top.cpp:124]   --->   Operation 373 'and' 'and_ln124_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_47)   --->   "%xor_ln124_47 = xor i1 %tmp_1647, i1 %tmp_1648" [top.cpp:124]   --->   Operation 374 'xor' 'xor_ln124_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_47)   --->   "%select_ln124_46 = select i1 %and_ln124_23, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 375 'select' 'select_ln124_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_47 = select i1 %xor_ln124_47, i24 %select_ln124_46, i24 %add_ln124_46" [top.cpp:124]   --->   Operation 376 'select' 'select_ln124_47' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln124_48 = sext i24 %select_ln124_47" [top.cpp:124]   --->   Operation 377 'sext' 'sext_ln124_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_25_load = load i7 %A_25_addr" [top.cpp:124]   --->   Operation 378 'load' 'A_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln124_49 = sext i24 %A_25_load" [top.cpp:124]   --->   Operation 379 'sext' 'sext_ln124_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (1.10ns)   --->   "%add_ln124_48 = add i24 %A_25_load, i24 %select_ln124_47" [top.cpp:124]   --->   Operation 380 'add' 'add_ln124_48' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (1.10ns)   --->   "%add_ln124_49 = add i25 %sext_ln124_48, i25 %sext_ln124_49" [top.cpp:124]   --->   Operation 381 'add' 'add_ln124_49' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_1649 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_49, i32 24" [top.cpp:124]   --->   Operation 382 'bitselect' 'tmp_1649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_1650 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_48, i32 23" [top.cpp:124]   --->   Operation 383 'bitselect' 'tmp_1650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_49)   --->   "%xor_ln124_48 = xor i1 %tmp_1649, i1 1" [top.cpp:124]   --->   Operation 384 'xor' 'xor_ln124_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_49)   --->   "%and_ln124_24 = and i1 %tmp_1650, i1 %xor_ln124_48" [top.cpp:124]   --->   Operation 385 'and' 'and_ln124_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_49)   --->   "%xor_ln124_49 = xor i1 %tmp_1649, i1 %tmp_1650" [top.cpp:124]   --->   Operation 386 'xor' 'xor_ln124_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_49)   --->   "%select_ln124_48 = select i1 %and_ln124_24, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 387 'select' 'select_ln124_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_49 = select i1 %xor_ln124_49, i24 %select_ln124_48, i24 %add_ln124_48" [top.cpp:124]   --->   Operation 388 'select' 'select_ln124_49' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln124_50 = sext i24 %select_ln124_49" [top.cpp:124]   --->   Operation 389 'sext' 'sext_ln124_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_26_load = load i7 %A_26_addr" [top.cpp:124]   --->   Operation 390 'load' 'A_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln124_51 = sext i24 %A_26_load" [top.cpp:124]   --->   Operation 391 'sext' 'sext_ln124_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (1.10ns)   --->   "%add_ln124_50 = add i24 %A_26_load, i24 %select_ln124_49" [top.cpp:124]   --->   Operation 392 'add' 'add_ln124_50' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (1.10ns)   --->   "%add_ln124_51 = add i25 %sext_ln124_50, i25 %sext_ln124_51" [top.cpp:124]   --->   Operation 393 'add' 'add_ln124_51' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_1651 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_51, i32 24" [top.cpp:124]   --->   Operation 394 'bitselect' 'tmp_1651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_1652 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_50, i32 23" [top.cpp:124]   --->   Operation 395 'bitselect' 'tmp_1652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_51)   --->   "%xor_ln124_50 = xor i1 %tmp_1651, i1 1" [top.cpp:124]   --->   Operation 396 'xor' 'xor_ln124_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_51)   --->   "%and_ln124_25 = and i1 %tmp_1652, i1 %xor_ln124_50" [top.cpp:124]   --->   Operation 397 'and' 'and_ln124_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_51)   --->   "%xor_ln124_51 = xor i1 %tmp_1651, i1 %tmp_1652" [top.cpp:124]   --->   Operation 398 'xor' 'xor_ln124_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_51)   --->   "%select_ln124_50 = select i1 %and_ln124_25, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 399 'select' 'select_ln124_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_51 = select i1 %xor_ln124_51, i24 %select_ln124_50, i24 %add_ln124_50" [top.cpp:124]   --->   Operation 400 'select' 'select_ln124_51' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln124_52 = sext i24 %select_ln124_51" [top.cpp:124]   --->   Operation 401 'sext' 'sext_ln124_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_27_load = load i7 %A_27_addr" [top.cpp:124]   --->   Operation 402 'load' 'A_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln124_53 = sext i24 %A_27_load" [top.cpp:124]   --->   Operation 403 'sext' 'sext_ln124_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (1.10ns)   --->   "%add_ln124_52 = add i24 %A_27_load, i24 %select_ln124_51" [top.cpp:124]   --->   Operation 404 'add' 'add_ln124_52' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (1.10ns)   --->   "%add_ln124_53 = add i25 %sext_ln124_52, i25 %sext_ln124_53" [top.cpp:124]   --->   Operation 405 'add' 'add_ln124_53' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_1653 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_53, i32 24" [top.cpp:124]   --->   Operation 406 'bitselect' 'tmp_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_1654 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_52, i32 23" [top.cpp:124]   --->   Operation 407 'bitselect' 'tmp_1654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_53)   --->   "%xor_ln124_52 = xor i1 %tmp_1653, i1 1" [top.cpp:124]   --->   Operation 408 'xor' 'xor_ln124_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_53)   --->   "%and_ln124_26 = and i1 %tmp_1654, i1 %xor_ln124_52" [top.cpp:124]   --->   Operation 409 'and' 'and_ln124_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_53)   --->   "%xor_ln124_53 = xor i1 %tmp_1653, i1 %tmp_1654" [top.cpp:124]   --->   Operation 410 'xor' 'xor_ln124_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_53)   --->   "%select_ln124_52 = select i1 %and_ln124_26, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 411 'select' 'select_ln124_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_53 = select i1 %xor_ln124_53, i24 %select_ln124_52, i24 %add_ln124_52" [top.cpp:124]   --->   Operation 412 'select' 'select_ln124_53' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln124_54 = sext i24 %select_ln124_53" [top.cpp:124]   --->   Operation 413 'sext' 'sext_ln124_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_28_load = load i7 %A_28_addr" [top.cpp:124]   --->   Operation 414 'load' 'A_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln124_55 = sext i24 %A_28_load" [top.cpp:124]   --->   Operation 415 'sext' 'sext_ln124_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (1.10ns)   --->   "%add_ln124_54 = add i24 %A_28_load, i24 %select_ln124_53" [top.cpp:124]   --->   Operation 416 'add' 'add_ln124_54' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (1.10ns)   --->   "%add_ln124_55 = add i25 %sext_ln124_54, i25 %sext_ln124_55" [top.cpp:124]   --->   Operation 417 'add' 'add_ln124_55' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_1655 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_55, i32 24" [top.cpp:124]   --->   Operation 418 'bitselect' 'tmp_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_1656 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_54, i32 23" [top.cpp:124]   --->   Operation 419 'bitselect' 'tmp_1656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_55)   --->   "%xor_ln124_54 = xor i1 %tmp_1655, i1 1" [top.cpp:124]   --->   Operation 420 'xor' 'xor_ln124_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_55)   --->   "%and_ln124_27 = and i1 %tmp_1656, i1 %xor_ln124_54" [top.cpp:124]   --->   Operation 421 'and' 'and_ln124_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_55)   --->   "%xor_ln124_55 = xor i1 %tmp_1655, i1 %tmp_1656" [top.cpp:124]   --->   Operation 422 'xor' 'xor_ln124_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_55)   --->   "%select_ln124_54 = select i1 %and_ln124_27, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 423 'select' 'select_ln124_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_55 = select i1 %xor_ln124_55, i24 %select_ln124_54, i24 %add_ln124_54" [top.cpp:124]   --->   Operation 424 'select' 'select_ln124_55' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln124_56 = sext i24 %select_ln124_55" [top.cpp:124]   --->   Operation 425 'sext' 'sext_ln124_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_29_load = load i7 %A_29_addr" [top.cpp:124]   --->   Operation 426 'load' 'A_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln124_57 = sext i24 %A_29_load" [top.cpp:124]   --->   Operation 427 'sext' 'sext_ln124_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (1.10ns)   --->   "%add_ln124_56 = add i24 %A_29_load, i24 %select_ln124_55" [top.cpp:124]   --->   Operation 428 'add' 'add_ln124_56' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (1.10ns)   --->   "%add_ln124_57 = add i25 %sext_ln124_56, i25 %sext_ln124_57" [top.cpp:124]   --->   Operation 429 'add' 'add_ln124_57' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_1657 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_57, i32 24" [top.cpp:124]   --->   Operation 430 'bitselect' 'tmp_1657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_1658 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_56, i32 23" [top.cpp:124]   --->   Operation 431 'bitselect' 'tmp_1658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_57)   --->   "%xor_ln124_56 = xor i1 %tmp_1657, i1 1" [top.cpp:124]   --->   Operation 432 'xor' 'xor_ln124_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_57)   --->   "%and_ln124_28 = and i1 %tmp_1658, i1 %xor_ln124_56" [top.cpp:124]   --->   Operation 433 'and' 'and_ln124_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_57)   --->   "%xor_ln124_57 = xor i1 %tmp_1657, i1 %tmp_1658" [top.cpp:124]   --->   Operation 434 'xor' 'xor_ln124_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_57)   --->   "%select_ln124_56 = select i1 %and_ln124_28, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 435 'select' 'select_ln124_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_57 = select i1 %xor_ln124_57, i24 %select_ln124_56, i24 %add_ln124_56" [top.cpp:124]   --->   Operation 436 'select' 'select_ln124_57' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln124_58 = sext i24 %select_ln124_57" [top.cpp:124]   --->   Operation 437 'sext' 'sext_ln124_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_30_load = load i7 %A_30_addr" [top.cpp:124]   --->   Operation 438 'load' 'A_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln124_59 = sext i24 %A_30_load" [top.cpp:124]   --->   Operation 439 'sext' 'sext_ln124_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (1.10ns)   --->   "%add_ln124_58 = add i24 %A_30_load, i24 %select_ln124_57" [top.cpp:124]   --->   Operation 440 'add' 'add_ln124_58' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (1.10ns)   --->   "%add_ln124_59 = add i25 %sext_ln124_58, i25 %sext_ln124_59" [top.cpp:124]   --->   Operation 441 'add' 'add_ln124_59' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_1659 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_59, i32 24" [top.cpp:124]   --->   Operation 442 'bitselect' 'tmp_1659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_1660 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_58, i32 23" [top.cpp:124]   --->   Operation 443 'bitselect' 'tmp_1660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_59)   --->   "%xor_ln124_58 = xor i1 %tmp_1659, i1 1" [top.cpp:124]   --->   Operation 444 'xor' 'xor_ln124_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_59)   --->   "%and_ln124_29 = and i1 %tmp_1660, i1 %xor_ln124_58" [top.cpp:124]   --->   Operation 445 'and' 'and_ln124_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_59)   --->   "%xor_ln124_59 = xor i1 %tmp_1659, i1 %tmp_1660" [top.cpp:124]   --->   Operation 446 'xor' 'xor_ln124_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_59)   --->   "%select_ln124_58 = select i1 %and_ln124_29, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 447 'select' 'select_ln124_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_59 = select i1 %xor_ln124_59, i24 %select_ln124_58, i24 %add_ln124_58" [top.cpp:124]   --->   Operation 448 'select' 'select_ln124_59' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln124_60 = sext i24 %select_ln124_59" [top.cpp:124]   --->   Operation 449 'sext' 'sext_ln124_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_31_load = load i7 %A_31_addr" [top.cpp:124]   --->   Operation 450 'load' 'A_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln124_61 = sext i24 %A_31_load" [top.cpp:124]   --->   Operation 451 'sext' 'sext_ln124_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (1.10ns)   --->   "%add_ln124_60 = add i24 %A_31_load, i24 %select_ln124_59" [top.cpp:124]   --->   Operation 452 'add' 'add_ln124_60' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (1.10ns)   --->   "%add_ln124_61 = add i25 %sext_ln124_60, i25 %sext_ln124_61" [top.cpp:124]   --->   Operation 453 'add' 'add_ln124_61' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_1661 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_61, i32 24" [top.cpp:124]   --->   Operation 454 'bitselect' 'tmp_1661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_1662 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_60, i32 23" [top.cpp:124]   --->   Operation 455 'bitselect' 'tmp_1662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_61)   --->   "%xor_ln124_60 = xor i1 %tmp_1661, i1 1" [top.cpp:124]   --->   Operation 456 'xor' 'xor_ln124_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_61)   --->   "%and_ln124_30 = and i1 %tmp_1662, i1 %xor_ln124_60" [top.cpp:124]   --->   Operation 457 'and' 'and_ln124_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_61)   --->   "%xor_ln124_61 = xor i1 %tmp_1661, i1 %tmp_1662" [top.cpp:124]   --->   Operation 458 'xor' 'xor_ln124_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_61)   --->   "%select_ln124_60 = select i1 %and_ln124_30, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 459 'select' 'select_ln124_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_61 = select i1 %xor_ln124_61, i24 %select_ln124_60, i24 %add_ln124_60" [top.cpp:124]   --->   Operation 460 'select' 'select_ln124_61' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln124_62 = sext i24 %select_ln124_61" [top.cpp:124]   --->   Operation 461 'sext' 'sext_ln124_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_32_load = load i7 %A_32_addr" [top.cpp:124]   --->   Operation 462 'load' 'A_32_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln124_63 = sext i24 %A_32_load" [top.cpp:124]   --->   Operation 463 'sext' 'sext_ln124_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (1.10ns)   --->   "%add_ln124_62 = add i24 %A_32_load, i24 %select_ln124_61" [top.cpp:124]   --->   Operation 464 'add' 'add_ln124_62' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (1.10ns)   --->   "%add_ln124_63 = add i25 %sext_ln124_62, i25 %sext_ln124_63" [top.cpp:124]   --->   Operation 465 'add' 'add_ln124_63' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_1663 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_63, i32 24" [top.cpp:124]   --->   Operation 466 'bitselect' 'tmp_1663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_1664 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_62, i32 23" [top.cpp:124]   --->   Operation 467 'bitselect' 'tmp_1664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_127)   --->   "%xor_ln124_62 = xor i1 %tmp_1663, i1 1" [top.cpp:124]   --->   Operation 468 'xor' 'xor_ln124_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_127)   --->   "%and_ln124_31 = and i1 %tmp_1664, i1 %xor_ln124_62" [top.cpp:124]   --->   Operation 469 'and' 'and_ln124_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_127)   --->   "%xor_ln124_63 = xor i1 %tmp_1663, i1 %tmp_1664" [top.cpp:124]   --->   Operation 470 'xor' 'xor_ln124_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_127)   --->   "%select_ln124_62 = select i1 %and_ln124_31, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 471 'select' 'select_ln124_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_127 = select i1 %xor_ln124_63, i24 %select_ln124_62, i24 %add_ln124_62" [top.cpp:124]   --->   Operation 472 'select' 'select_ln124_127' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.48ns)   --->   "%store_ln124 = store i24 %select_ln124_127, i24 %empty" [top.cpp:124]   --->   Operation 473 'store' 'store_ln124' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body33" [top.cpp:121]   --->   Operation 474 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln121', top.cpp:121) of constant 0 on local variable 'j', top.cpp:121 [38]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:121) on local variable 'j', top.cpp:121 [42]  (0.000 ns)
	'add' operation 7 bit ('add_ln121', top.cpp:121) [470]  (0.897 ns)
	'store' operation 0 bit ('store_ln121', top.cpp:121) of variable 'add_ln121', top.cpp:121 on local variable 'j', top.cpp:121 [471]  (0.489 ns)

 <State 2>: 1.352ns
The critical path consists of the following:
	'load' operation 24 bit ('A_1_load', top.cpp:124) on array 'A_1' [87]  (1.352 ns)

 <State 3>: 49.913ns
The critical path consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 25 bit ('add_ln124_1', top.cpp:124) [90]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_1', top.cpp:124) [95]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_1', top.cpp:124) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_2', top.cpp:124) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_3', top.cpp:124) [109]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_5', top.cpp:124) [114]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_5', top.cpp:124) [119]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_5', top.cpp:124) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_6', top.cpp:124) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_7', top.cpp:124) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_8', top.cpp:124) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_9', top.cpp:124) [145]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_10', top.cpp:124) [149]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_11', top.cpp:124) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_12', top.cpp:124) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_13', top.cpp:124) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_14', top.cpp:124) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_15', top.cpp:124) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_16', top.cpp:124) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_17', top.cpp:124) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_18', top.cpp:124) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_19', top.cpp:124) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_20', top.cpp:124) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_21', top.cpp:124) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_22', top.cpp:124) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_23', top.cpp:124) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_24', top.cpp:124) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_25', top.cpp:124) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_26', top.cpp:124) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_27', top.cpp:124) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_28', top.cpp:124) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_29', top.cpp:124) [265]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_31', top.cpp:124) [270]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_31', top.cpp:124) [275]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_31', top.cpp:124) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_32', top.cpp:124) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_33', top.cpp:124) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_34', top.cpp:124) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_35', top.cpp:124) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_36', top.cpp:124) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_37', top.cpp:124) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_38', top.cpp:124) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_39', top.cpp:124) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_40', top.cpp:124) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_41', top.cpp:124) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_42', top.cpp:124) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_43', top.cpp:124) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_44', top.cpp:124) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_45', top.cpp:124) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_46', top.cpp:124) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_47', top.cpp:124) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_48', top.cpp:124) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_49', top.cpp:124) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_50', top.cpp:124) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_51', top.cpp:124) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_52', top.cpp:124) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_53', top.cpp:124) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_54', top.cpp:124) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_55', top.cpp:124) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_56', top.cpp:124) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_57', top.cpp:124) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_58', top.cpp:124) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_59', top.cpp:124) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_60', top.cpp:124) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_61', top.cpp:124) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_62', top.cpp:124) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_127', top.cpp:124) [469]  (0.435 ns)
	'store' operation 0 bit ('store_ln124', top.cpp:124) of variable 'select_ln124_127', top.cpp:124 on local variable 'empty' [472]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
