INFO: [VRFC 10-163] Analyzing VHDL file "D:/xlinx-projects/signals-casc-reg/signals-casc-reg.srcs/sources_1/new/signal_reg4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signal_reg4'
