Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\StateMachine.vhd" into library work
Parsing entity <StateMachine>.
Parsing architecture <Behavioral> of entity <statemachine>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\SelAnodo.vhd" into library work
Parsing entity <SelAnodo>.
Parsing architecture <Behavioral> of entity <selanodo>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\RefreshDisplay.vhd" into library work
Parsing entity <RefreshDisplay>.
Parsing architecture <Behavioral> of entity <refreshdisplay>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\Mux4to1.vhd" into library work
Parsing entity <Mux4to1>.
Parsing architecture <Behavioral> of entity <mux4to1>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\FF.vhd" into library work
Parsing entity <FF>.
Parsing architecture <Behavioral> of entity <ff>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\DecBCD7Seg.vhd" into library work
Parsing entity <DecBCD7Seg>.
Parsing architecture <Behavioral> of entity <decbcd7seg>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\Cont0a9999.vhd" into library work
Parsing entity <Cont0a9999>.
Parsing architecture <Behavioral> of entity <cont0a9999>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\Cont0a3.vhd" into library work
Parsing entity <Cont0a3>.
Parsing architecture <Behavioral> of entity <cont0a3>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\Compare.vhd" into library work
Parsing entity <Compare>.
Parsing architecture <Behavioral> of entity <compare>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\ClkCmHz.vhd" into library work
Parsing entity <ClkCmHz>.
Parsing architecture <Behavioral> of entity <clkcmhz>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\Clk1MHz.vhd" into library work
Parsing entity <Clk1MHz>.
Parsing architecture <Behavioral> of entity <clk1mhz>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\Clk1Hz.vhd" into library work
Parsing entity <Clk1Hz>.
Parsing architecture <Behavioral> of entity <clk1hz>.
Parsing VHDL file "C:\Projects_SistDigAv\Ultra2\Ultra.vhd" into library work
Parsing entity <Top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top> (architecture <Behavioral>) from library <work>.

Elaborating entity <StateMachine> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Projects_SistDigAv\Ultra2\StateMachine.vhd" Line 72. Case statement is complete. others clause is never selected

Elaborating entity <Clk1Hz> (architecture <Behavioral>) from library <work>.

Elaborating entity <Clk1MHz> (architecture <Behavioral>) from library <work>.

Elaborating entity <Cont0a9999> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux4to1> (architecture <Behavioral>) from library <work>.

Elaborating entity <Cont0a3> (architecture <Behavioral>) from library <work>.

Elaborating entity <RefreshDisplay> (architecture <Behavioral>) from library <work>.

Elaborating entity <SelAnodo> (architecture <Behavioral>) from library <work>.

Elaborating entity <DecBCD7Seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <ClkCmHz> (architecture <Behavioral>) from library <work>.

Elaborating entity <FF> (architecture <Behavioral>) from library <work>.

Elaborating entity <Compare> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\Ultra.vhd".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <StateMachine>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\StateMachine.vhd".
    Found 1-bit register for signal <pres_state>.
    Found 19-bit register for signal <count>.
    Found 19-bit adder for signal <count[18]_GND_7_o_add_0_OUT> created at line 39.
    Found 19-bit comparator equal for signal <period[18]_count[18]_equal_2_o> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <StateMachine> synthesized.

Synthesizing Unit <Clk1Hz>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\Clk1Hz.vhd".
    Found 26-bit register for signal <Count>.
    Found 1-bit register for signal <ClkOut>.
    Found 26-bit adder for signal <Count[25]_GND_8_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Clk1Hz> synthesized.

Synthesizing Unit <Clk1MHz>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\Clk1MHz.vhd".
    Found 7-bit register for signal <Count>.
    Found 1-bit register for signal <ClkOut>.
    Found 7-bit adder for signal <Count[6]_GND_9_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Clk1MHz> synthesized.

Synthesizing Unit <Cont0a9999>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\Cont0a9999.vhd".
    Found 4-bit register for signal <CountDec>.
    Found 4-bit register for signal <CountCen>.
    Found 4-bit register for signal <CountMil>.
    Found 4-bit register for signal <CountUni>.
    Found 4-bit adder for signal <CountUni[3]_GND_10_o_add_1_OUT> created at line 35.
    Found 4-bit adder for signal <CountDec[3]_GND_10_o_add_7_OUT> created at line 51.
    Found 4-bit adder for signal <CountCen[3]_GND_10_o_add_14_OUT> created at line 67.
    Found 4-bit adder for signal <CountMil[3]_GND_10_o_add_21_OUT> created at line 83.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Cont0a9999> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\Mux4to1.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <Distancia> created at line 16.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4to1> synthesized.

Synthesizing Unit <Cont0a3>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\Cont0a3.vhd".
    Found 2-bit register for signal <Count>.
    Found 2-bit adder for signal <Count[1]_GND_12_o_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <Cont0a3> synthesized.

Synthesizing Unit <RefreshDisplay>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\RefreshDisplay.vhd".
    Found 17-bit register for signal <Count>.
    Found 1-bit register for signal <ClkOut>.
    Found 17-bit adder for signal <Count[16]_GND_13_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RefreshDisplay> synthesized.

Synthesizing Unit <SelAnodo>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\SelAnodo.vhd".
    Found 4x4-bit Read Only RAM for signal <Anodo>
    Summary:
	inferred   1 RAM(s).
Unit <SelAnodo> synthesized.

Synthesizing Unit <DecBCD7Seg>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\DecBCD7Seg.vhd".
    Found 16x8-bit Read Only RAM for signal <Seg>
    Summary:
	inferred   1 RAM(s).
Unit <DecBCD7Seg> synthesized.

Synthesizing Unit <ClkCmHz>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\ClkCmHz.vhd".
    Found 13-bit register for signal <Count>.
    Found 1-bit register for signal <ClkOut>.
    Found 13-bit adder for signal <Count[12]_GND_16_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClkCmHz> synthesized.

Synthesizing Unit <FF>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\FF.vhd".
    Found 4-bit register for signal <Cout>.
    Found 4-bit register for signal <Dout>.
    Found 4-bit register for signal <Uout>.
    Found 4-bit register for signal <Mout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FF> synthesized.

Synthesizing Unit <Compare>.
    Related source file is "C:\Projects_SistDigAv\Ultra2\Compare.vhd".
    Found 15-bit adder for signal <n0051[14:0]> created at line 27.
    Found 16-bit adder for signal <n0054[15:0]> created at line 27.
    Found 17-bit adder for signal <n0057[16:0]> created at line 27.
    Found 15-bit adder for signal <n0060[14:0]> created at line 28.
    Found 16-bit adder for signal <n0063[15:0]> created at line 28.
    Found 17-bit adder for signal <n0066[16:0]> created at line 28.
    Found 4x10-bit multiplier for signal <Min[3]_PWR_18_o_MuLt_0_OUT> created at line 27.
    Found 4x7-bit multiplier for signal <Cin[3]_PWR_18_o_MuLt_1_OUT> created at line 27.
    Found 4x4-bit multiplier for signal <Din[3]_PWR_18_o_MuLt_3_OUT> created at line 27.
    Found 4x10-bit multiplier for signal <MMin[3]_PWR_18_o_MuLt_6_OUT> created at line 28.
    Found 4x7-bit multiplier for signal <CCin[3]_PWR_18_o_MuLt_7_OUT> created at line 28.
    Found 4x4-bit multiplier for signal <DDin[3]_PWR_18_o_MuLt_9_OUT> created at line 28.
    Found 32-bit comparator greater for signal <base[31]_medida[31]_LessThan_13_o> created at line 32
    Summary:
	inferred   6 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Compare> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 6
 10x4-bit multiplier                                   : 2
 4x4-bit multiplier                                    : 2
 7x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 20
 13-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 17-bit adder                                          : 3
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 8
 7-bit adder                                           : 1
# Registers                                            : 31
 1-bit register                                        : 5
 13-bit register                                       : 1
 17-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
 26-bit register                                       : 1
 4-bit register                                        : 20
 7-bit register                                        : 1
# Comparators                                          : 2
 19-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 14
 13-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clk1Hz>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <Clk1Hz> synthesized (advanced).

Synthesizing (advanced) Unit <Clk1MHz>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <Clk1MHz> synthesized (advanced).

Synthesizing (advanced) Unit <ClkCmHz>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <ClkCmHz> synthesized (advanced).

Synthesizing (advanced) Unit <Compare>.
	The following adders/subtractors are grouped into adder tree <Madd_n0057[16:0]1> :
 	<Madd_n0051[14:0]> in block <Compare>, 	<Madd_n0054[15:0]> in block <Compare>, 	<Madd_n0057[16:0]> in block <Compare>.
	The following adders/subtractors are grouped into adder tree <Madd_n0066[16:0]1> :
 	<Madd_n0060[14:0]> in block <Compare>, 	<Madd_n0063[15:0]> in block <Compare>, 	<Madd_n0066[16:0]> in block <Compare>.
Unit <Compare> synthesized (advanced).

Synthesizing (advanced) Unit <Cont0a3>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <Cont0a3> synthesized (advanced).

Synthesizing (advanced) Unit <Cont0a9999>.
The following registers are absorbed into counter <CountUni>: 1 register on signal <CountUni>.
The following registers are absorbed into counter <CountDec>: 1 register on signal <CountDec>.
The following registers are absorbed into counter <CountMil>: 1 register on signal <CountMil>.
The following registers are absorbed into counter <CountCen>: 1 register on signal <CountCen>.
Unit <Cont0a9999> synthesized (advanced).

Synthesizing (advanced) Unit <DecBCD7Seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Seg>           |          |
    -----------------------------------------------------------------------
Unit <DecBCD7Seg> synthesized (advanced).

Synthesizing (advanced) Unit <RefreshDisplay>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <RefreshDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <SelAnodo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Anodo> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Anodo>         |          |
    -----------------------------------------------------------------------
Unit <SelAnodo> synthesized (advanced).

Synthesizing (advanced) Unit <StateMachine>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <StateMachine> synthesized (advanced).

Synthesizing (advanced) Unit <Top>.
	Multiplier <U15/Mmult_DDin[3]_PWR_18_o_MuLt_9_OUT> in block <Top> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <Top> are combined into a MAC<U15/Maddsub_DDin[3]_PWR_18_o_MuLt_9_OUT>.
	Multiplier <U15/Mmult_CCin[3]_PWR_18_o_MuLt_7_OUT> in block <Top> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <Top> are combined into a MAC<U15/Maddsub_CCin[3]_PWR_18_o_MuLt_7_OUT>.
	Multiplier <U15/Mmult_Din[3]_PWR_18_o_MuLt_3_OUT> in block <Top> and adder/subtractor <ADDER_FOR_MULTADD_Madd5> in block <Top> are combined into a MAC<U15/Maddsub_Din[3]_PWR_18_o_MuLt_3_OUT>.
	Multiplier <U15/Mmult_MMin[3]_PWR_18_o_MuLt_6_OUT> in block <Top> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <Top> are combined into a MAC<U15/Maddsub_MMin[3]_PWR_18_o_MuLt_6_OUT>.
	The following registers are also absorbed by the MAC: <U14/Uout> in block <Top>.
	Multiplier <U15/Mmult_Cin[3]_PWR_18_o_MuLt_1_OUT> in block <Top> and adder/subtractor <ADDER_FOR_MULTADD_Madd4> in block <Top> are combined into a MAC<U15/Maddsub_Cin[3]_PWR_18_o_MuLt_1_OUT>.
	Multiplier <U15/Mmult_Min[3]_PWR_18_o_MuLt_0_OUT> in block <Top> and adder/subtractor <ADDER_FOR_MULTADD_Madd3> in block <Top> are combined into a MAC<U15/Maddsub_Min[3]_PWR_18_o_MuLt_0_OUT>.
	The following registers are also absorbed by the MAC: <U13/Uout> in block <Top>.
Unit <Top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 6
 10x4-to-17-bit MAC                                    : 2
 4x4-to-17-bit MAC                                     : 2
 7x4-to-17-bit MAC                                     : 2
# Counters                                             : 14
 13-bit up counter                                     : 1
 17-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 8
 7-bit up counter                                      : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 2
 19-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...

Optimizing unit <Cont0a9999> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 153
 Flip-Flops                                            : 153

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 403
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 56
#      LUT2                        : 36
#      LUT3                        : 13
#      LUT4                        : 62
#      LUT5                        : 5
#      LUT6                        : 61
#      MUXCY                       : 79
#      VCC                         : 1
#      XORCY                       : 75
# FlipFlops/Latches                : 153
#      FDC                         : 64
#      FDCE                        : 53
#      FDE                         : 36
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 4
#      OBUF                        : 26
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             153  out of  18224     0%  
 Number of Slice LUTs:                  247  out of   9112     2%  
    Number used as Logic:               247  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    273
   Number with an unused Flip Flop:     120  out of    273    43%  
   Number with an unused LUT:            26  out of    273     9%  
   Number of fully used LUT-FF pairs:   127  out of    273    46%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk100MHz                          | BUFGP                  | 127   |
U10/ClkOut                         | BUFG                   | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.000ns (Maximum Frequency: 199.998MHz)
   Minimum input arrival time before clock: 4.940ns
   Maximum output required time after clock: 13.285ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk100MHz'
  Clock period: 5.000ns (frequency: 199.998MHz)
  Total number of paths / destination ports: 7688 / 162
-------------------------------------------------------------------------
Delay:               5.000ns (Levels of Logic = 22)
  Source:            U1/count_15 (FF)
  Destination:       U1/count_18 (FF)
  Source Clock:      Clk100MHz rising
  Destination Clock: Clk100MHz rising

  Data Path: U1/count_15 to U1/count_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.028  U1/count_15 (U1/count_15)
     LUT6:I1->O            1   0.203   0.580  U1/period[18]_count[18]_equal_2_o191 (U1/period[18]_count[18]_equal_2_o19)
     LUT6:I5->O           17   0.205   1.132  U1/period[18]_count[18]_equal_2_o192 (U1/period[18]_count[18]_equal_2_o191)
     LUT6:I4->O            1   0.203   0.579  U1/period[18]_count[18]_equal_2_o_inv1 (U1/period[18]_count[18]_equal_2_o_inv)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<0> (U1/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<1> (U1/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<2> (U1/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<3> (U1/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<4> (U1/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<5> (U1/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<6> (U1/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<7> (U1/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<8> (U1/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<9> (U1/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<10> (U1/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<11> (U1/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<12> (U1/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<13> (U1/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<14> (U1/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<15> (U1/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U1/Mcount_count_cy<16> (U1/Mcount_count_cy<16>)
     MUXCY:CI->O           0   0.019   0.000  U1/Mcount_count_cy<17> (U1/Mcount_count_cy<17>)
     XORCY:CI->O           1   0.180   0.000  U1/Mcount_count_xor<18> (U1/Mcount_count18)
     FDCE:D                    0.102          U1/count_18
    ----------------------------------------
    Total                      5.000ns (1.682ns logic, 3.318ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U10/ClkOut'
  Clock period: 3.497ns (frequency: 285.923MHz)
  Total number of paths / destination ports: 288 / 56
-------------------------------------------------------------------------
Delay:               3.497ns (Levels of Logic = 2)
  Source:            U12/CountCen_0 (FF)
  Destination:       U12/CountCen_3 (FF)
  Source Clock:      U10/ClkOut rising
  Destination Clock: U10/ClkOut rising

  Data Path: U12/CountCen_0 to U12/CountCen_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   1.021  U12/CountCen_0 (U12/CountCen_0)
     LUT4:I0->O            2   0.203   0.617  U12/_n0080_inv111 (U12/_n0080_inv11)
     LUT6:I5->O            4   0.205   0.683  U12/_n0074_inv1 (U12/_n0074_inv)
     FDCE:CE                   0.322          U12/CountCen_0
    ----------------------------------------
    Total                      3.497ns (1.177ns logic, 2.320ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk100MHz'
  Total number of paths / destination ports: 93 / 93
-------------------------------------------------------------------------
Offset:              4.224ns (Levels of Logic = 2)
  Source:            Rst (PAD)
  Destination:       U2/ClkOut (FF)
  Destination Clock: Clk100MHz rising

  Data Path: Rst to U2/ClkOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.222   1.791  Rst_IBUF (Rst_IBUF)
     INV:I->O              4   0.206   0.683  U10/Rst_inv1_INV_0 (U10/Rst_inv)
     FDE:CE                    0.322          U10/ClkOut
    ----------------------------------------
    Total                      4.224ns (1.750ns logic, 2.474ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U10/ClkOut'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.940ns (Levels of Logic = 2)
  Source:            Rst (PAD)
  Destination:       U12/CountCen_3 (FF)
  Destination Clock: U10/ClkOut rising

  Data Path: Rst to U12/CountCen_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.222   1.792  Rst_IBUF (Rst_IBUF)
     LUT2:I1->O           32   0.205   1.291  U12/Rst_SalSM_OR_54_o1 (U12/Rst_SalSM_OR_54_o)
     FDCE:CLR                  0.430          U12/CountUni_0
    ----------------------------------------
    Total                      4.940ns (1.857ns logic, 3.083ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk100MHz'
  Total number of paths / destination ports: 1242566 / 25
-------------------------------------------------------------------------
Offset:              13.285ns (Levels of Logic = 13)
  Source:            U15/Maddsub_MMin[3]_PWR_18_o_MuLt_6_OUT (DSP)
  Destination:       OutMotor2<3> (PAD)
  Source Clock:      Clk100MHz rising

  Data Path: U15/Maddsub_MMin[3]_PWR_18_o_MuLt_6_OUT to OutMotor2<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->PCOUT47    1   3.114   0.000  U15/Maddsub_MMin[3]_PWR_18_o_MuLt_6_OUT (U15/Maddsub_MMin[3]_PWR_18_o_MuLt_6_OUT_PCOUT_to_U15/Maddsub_CCin[3]_PWR_18_o_MuLt_7_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  U15/Maddsub_CCin[3]_PWR_18_o_MuLt_7_OUT (U15/Maddsub_CCin[3]_PWR_18_o_MuLt_7_OUT_PCOUT_to_U15/Maddsub_DDin[3]_PWR_18_o_MuLt_9_OUT_PCIN_47)
     DSP48A1:PCIN47->P0    2   2.264   0.864  U15/Maddsub_DDin[3]_PWR_18_o_MuLt_9_OUT (ADDER_FOR_MULTADD_Madd_02)
     LUT4:I0->O            1   0.203   0.000  U15/Mcompar_base[31]_medida[31]_LessThan_13_o_lut<0> (U15/Mcompar_base[31]_medida[31]_LessThan_13_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<0> (U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<1> (U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<2> (U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<3> (U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<4> (U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<5> (U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<6> (U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<6>)
     MUXCY:CI->O           2   0.213   0.617  U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<7> (U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<7>)
     LUT3:I2->O            4   0.205   0.683  U15/Mcompar_base[31]_medida[31]_LessThan_13_o_cy<8> (OutMotor3_0_OBUF)
     OBUF:I->O                 2.571          OutMotor3_3_OBUF (OutMotor3<3>)
    ----------------------------------------
    Total                     13.285ns (11.121ns logic, 2.164ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk100MHz      |    5.000|         |         |         |
U10/ClkOut     |    1.398|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U10/ClkOut
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk100MHz      |    3.190|         |         |         |
U10/ClkOut     |    3.497|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.93 secs
 
--> 

Total memory usage is 259396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

