m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/simulation/modelsim
vadd_sub_module
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1559874338
!i10b 1
!s100 153@klffEGC2H5D5Z4JmP1
ID5J8BGBXQob??L;BYUHB60
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 add_sub_module_sv_unit
S1
R0
Z4 w1559871114
8d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/add_sub_module.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/add_sub_module.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1559874338.000000
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/add_sub_module.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu|d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/add_sub_module.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu
Z9 tCvgOpt 0
vadder
R1
Z10 !s110 1559874336
!i10b 1
!s100 GQd7A0X[Z6INlZH4Q;d6G1
I:Cd2SRX_AM]hYn3AGZo4d2
R3
!s105 adder_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/adder.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/adder.sv
L0 1
R5
r1
!s85 0
31
Z11 !s108 1559874336.000000
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/adder.sv|
!i113 1
R7
Z12 !s92 -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath
R9
vALU
R1
Z13 !s110 1559874337
!i10b 1
!s100 06k@8;GfIlJj17FPSfc4l1
ICjo@A;:[MSmMZY4zMMI6N2
R3
!s105 alu_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv
L0 1
R5
r1
!s85 0
31
Z14 !s108 1559874337.000000
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu|d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv|
!i113 1
R7
R8
R9
n@a@l@u
valu_deco
R1
R10
!i10b 1
!s100 ^PZDF[kHNmKE[Db=eMIZf2
I4STCdcb=n;BR6NGMb<Bk30
R3
!s105 alu_deco_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_deco.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_deco.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_deco.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_deco.sv|
!i113 1
R7
Z15 !s92 -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit
R9
valu_shift_deco
R1
R10
!i10b 1
!s100 l`TeEI?ihFo[`bj5>k?EM3
IUWF@VXNAz2k<aoT:NM1:d1
R3
!s105 alu_shift_deco_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_shift_deco.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_shift_deco.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_shift_deco.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_shift_deco.sv|
!i113 1
R7
R15
R9
vanimation
R1
Z16 !s110 1559874339
!i10b 1
!s100 3KzFoJSPIHkE2QJO6AWKT2
I1>4dYebAmoFITOCWIM]E42
R3
!s105 animation_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/animation.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/animation.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/animation.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation|d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/animation.sv|
!i113 1
R7
Z17 !s92 -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation
R9
varithmetic_module
R1
R2
!i10b 1
!s100 4_S`_n4:INCdX>F>DWK<52
IUc89>RHa1A0FY^e63^D[Q0
R3
!s105 arithmetic_module_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu|d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv|
!i113 1
R7
R8
R9
vasl
R1
R2
!i10b 1
!s100 K8hNg0bnmB@9zhJ=D<;`I2
IABT>cV[BVW1b;Rh:[^h`L3
R3
!s105 asl_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asl.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asl.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu|d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asl.sv|
!i113 1
R7
R8
R9
vasr
R1
R2
!i10b 1
!s100 B`L^hRB==MY9b72@KQmf[1
IDePnhME8OCT?lhCbLIQJF0
R3
!s105 asr_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asr.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asr.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu|d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asr.sv|
!i113 1
R7
R8
R9
vClkDivisor
R1
R2
!i10b 1
!s100 BZLDKane1EmU8U3KHfM7G3
IZMVWEKHA]V=Q:M8]F<GI:0
R3
!s105 clkdivisor_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/clkdivisor.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/clkdivisor.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/clkdivisor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers|d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/clkdivisor.sv|
!i113 1
R7
Z18 !s92 -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers
R9
n@clk@divisor
vcombinational_circuit_module
R1
R13
!i10b 1
!s100 mGFYQi2S9>;b4B^T[;WP;0
I?9Yeg>26WKlh;94<nTO??2
R3
!s105 combinational_circuit_module_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu|d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv|
!i113 1
R7
R8
R9
vcond_check
R1
R10
!i10b 1
!s100 =X5hf26D7BO=X6lAPmECe2
I>JgPRKY9Vad_i5QUFNg6>2
R3
!s105 cond_check_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_check.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_check.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_check.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_check.sv|
!i113 1
R7
R15
R9
vcond_logic_cu
R1
R13
!i10b 1
!s100 oFU:d>4IWKd`MS:KiH6=B3
ISJKoh:P55eVWHDBC5M0ei3
R3
!s105 cond_logic_cu_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv|
!i113 1
R7
R15
R9
vcontrol_unit
R1
R13
!i10b 1
!s100 idM[k[Oo7Q=`JizWRbCB62
IEegQJfafUT0WebNbE46@K3
R3
!s105 control_unit_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv|
!i113 1
R7
R15
R9
vControllerSync
R1
R2
!i10b 1
!s100 >bGKU41[SLim5XaC4Ca1Z1
I=i]^1Jfbke;B0H@jbX;G82
R3
!s105 controllersync_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller/controllersync.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller/controllersync.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller/controllersync.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller|d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller/controllersync.sv|
!i113 1
R7
!s92 -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller
R9
n@controller@sync
vcounter
R1
R16
!i10b 1
!s100 RjPlklmEf`P=6JQWlbf>e0
ILfSh1J6mfn;MdDHgBNI[M3
R3
!s105 counter_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/counter.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/counter.sv
L0 1
R5
r1
!s85 0
31
Z19 !s108 1559874339.000000
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/counter.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation|d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/counter.sv|
!i113 1
R7
R17
R9
vdata_memory
R1
Z20 !s110 1559874335
!i10b 1
!s100 WQbhJ=T<l;7gLZe[:zgN]3
I[NOJh?lB:j_M5HWaXJ;cO1
R3
!s105 data_memory_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/data_memory.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/data_memory.sv
L0 1
R5
r1
!s85 0
31
Z21 !s108 1559874335.000000
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/data_memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/data_memory.sv|
!i113 1
R7
Z22 !s92 -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories
R9
vdata_path
R1
R10
!i10b 1
!s100 oS7Rl=?nc^_TY@kWhfDS43
IDzH<]cj>kPKBzMS=PU6K70
R3
!s105 data_path_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv|
!i113 1
R7
R12
R9
vDebounce
R1
R13
!i10b 1
!s100 ;X=1J?AbHR]`j8Z93IBUi0
I[QnA2Z7JF>QA8JYl3Ofkm0
R3
!s105 debounce_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/debounce.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/debounce.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/debounce.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2|d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/debounce.sv|
!i113 1
R7
Z23 !s92 -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2
R9
n@debounce
vdeco
R1
R10
!i10b 1
!s100 7kD1H3XLT2moJ0j?ZFA9l1
I9JVXXHQ>YkD@Solh8oizK0
R3
!s105 deco_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv|
!i113 1
R7
R15
R9
vdecoder_cu
R1
R10
!i10b 1
!s100 mbSS@@FLhmE:XEi>`BVD[3
IFjCD6G5Ing7hbS]@CI1K<2
R3
!s105 decoder_cu_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv|
!i113 1
R7
R15
R9
vdecoRGB
R1
R16
!i10b 1
!s100 N=_7nH;GnUR1HNzGI?W>61
II27:R?PS7P1CFKPVOBY1K2
R3
!s105 decorgb_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/decorgb.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/decorgb.sv
L0 1
R5
r1
!s85 0
31
R19
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/decorgb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter|d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/decorgb.sv|
!i113 1
R7
Z24 !s92 -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter
R9
ndeco@r@g@b
vextend
R1
R10
!i10b 1
!s100 @UG@1YX3eG4j<^6RJ641b2
Izh72JNg[:BZ3AY44PMOT91
R3
!s105 extend_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv|
!i113 1
R7
Z25 !s92 -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit
R9
vflag_module
R1
R2
!i10b 1
!s100 mYSU6]R^^=X^n0W_R>MQR1
I?1Q0;Y>9F97S[`D`f:PZR0
R3
!s105 flag_module_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/flag_module.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/flag_module.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/flag_module.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu|d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/flag_module.sv|
!i113 1
R7
R8
R9
vflip_flop_D
R1
R10
!i10b 1
!s100 IFYjI;J@iX;]dN33A87lo3
Ij``MOh4C_G;cKdk0ob>^E2
R3
!s105 flip_flop_D_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/flip_flop_D.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/flip_flop_D.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/flip_flop_D.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/flip_flop_D.sv|
!i113 1
R7
R12
R9
nflip_flop_@d
vflip_flop_D_cu
R1
R20
!i10b 1
!s100 RaE@ldg][n=85;C<BfGO63
I48oRgPV4Kag:LNO;>nUHP0
R3
!s105 flip_flop_D_cu_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/flip_flop_D_cu.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/flip_flop_D_cu.sv
L0 1
R5
r1
!s85 0
31
R21
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/flip_flop_D_cu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/flip_flop_D_cu.sv|
!i113 1
R7
R15
R9
nflip_flop_@d_cu
vflip_flop_D_IO
R1
R20
!i10b 1
!s100 <OGeGDcb4FL^cJAQ6Ll5L1
I`eNiG;i;SUAg0e[1O6AcA1
R3
!s105 flip_flop_D_IO_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/flip_flop_D_IO.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/flip_flop_D_IO.sv
L0 1
R5
r1
!s85 0
31
R21
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/flip_flop_D_IO.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/flip_flop_D_IO.sv|
!i113 1
R7
Z26 !s92 -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src
R9
nflip_flop_@d_@i@o
vfrequency_divider
R1
R13
!i10b 1
!s100 aV7Kg30N5C_AAeic8F9fL1
InHSYjE17@ob=NbfFWakdJ1
R3
!s105 frequency_divider_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/frequency_divider.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/frequency_divider.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/frequency_divider.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2|d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/frequency_divider.sv|
!i113 1
R7
R23
R9
vfrequency_divider_paint
R1
R2
!i10b 1
!s100 :j^;W4KT?jLTgMV4I5f;L0
IJm5]VU?^0eiW?flHQcYIG3
R3
!s105 frequency_divider_paint_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/frequency_divider_paint.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/frequency_divider_paint.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/frequency_divider_paint.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers|d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/frequency_divider_paint.sv|
!i113 1
R7
R18
R9
vfull_adder
R1
R10
!i10b 1
!s100 QiaH=kOX3AK_5n^Il39jE1
I9m5TH6IEl@NFCJoAecYXK2
R3
!s105 full_adder_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/full_adder.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/full_adder.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/full_adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/full_adder.sv|
!i113 1
R7
R12
R9
vinstruction_memory
R1
!s110 1559874538
!i10b 1
!s100 2_K>1<I2mMjOd5jGFaW1X2
IMoRlR`NRJnV<0H9:XlVYn1
R3
!s105 instruction_memory_sv_unit
S1
R0
w1559874532
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv
L0 1
R5
r1
!s85 0
31
!s108 1559874538.000000
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv|
!i113 1
R7
R22
R9
vio_deco
R1
R13
!i10b 1
!s100 O?]InCo`TRlf@g3<o0UOa2
I^F5n:N9LG2nKfghZkV_da3
R3
!s105 io_deco_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/io_deco.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/io_deco.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/io_deco.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/io_deco.sv|
!i113 1
R7
R26
R9
vlogic_module
R1
R2
!i10b 1
!s100 d[z6HH`;4YkVTGbFeO@Ce1
I5gjUkzG6JK4k]`if?e6J_1
R3
!s105 logic_module_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/logic_module.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/logic_module.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/logic_module.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu|d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/logic_module.sv|
!i113 1
R7
R8
R9
vlsr
R1
R2
!i10b 1
!s100 iO<h0i8Il=4Ma;V:4_23a1
IM8h3jFIlI00gnD9A?z[Lc3
R3
!s105 lsr_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/lsr.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/lsr.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/lsr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu|d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/lsr.sv|
!i113 1
R7
R8
R9
vmemory
R1
R13
!i10b 1
!s100 Tbo_7WcU2^f8ZM[CWnl[z0
IB2DOV_BlJFBQK[[]=]DBD3
R3
!s105 memory_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/memory.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/memory.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2|d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/memory.sv|
!i113 1
R7
R23
R9
vmux_2_x_1
R1
R20
!i10b 1
!s100 G<;JTn`kdmmm9_GAHdo_g0
ILV5Q3Wd[3]Y@6MAZ66ila1
R3
!s105 mux_2_x_1_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv
L0 1
R5
r1
!s85 0
31
R21
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv|
!i113 1
R7
R26
R9
vmux_4_x_1
R1
R10
!i10b 1
!s100 ;oE6GVG>1`M^^Sn6D1[Dk1
I`o7QjjNPg<FO2QTb7P7:g3
R3
!s105 mux_4_x_1_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_4_x_1.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_4_x_1.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_4_x_1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_4_x_1.sv|
!i113 1
R7
R25
R9
vmux_8_x_1
R1
R2
!i10b 1
!s100 =n4Q?zhRi<b^8YToAF>Sn3
IgeJU;I1c@Hln9dX9ENWcQ1
R3
!s105 mux_8_x_1_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/mux_8_x_1.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/mux_8_x_1.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/mux_8_x_1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu|d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/mux_8_x_1.sv|
!i113 1
R7
R8
R9
vn_mux
R1
R20
!i10b 1
!s100 K1HY7ZikSI019gE>hZ]NR2
IDmaR>28XSUB0>cII?40D_3
R3
!s105 n_mux_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/n_mux.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/n_mux.sv
L0 1
R5
r1
!s85 0
31
R21
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/n_mux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/n_mux.sv|
!i113 1
R7
R25
R9
vPixelGenerator
R1
R16
!i10b 1
!s100 ^ig3:_<m28<BMVn;?U9>30
INoi>goK8eR>_0RGfn`=7U3
R3
!s105 pixelgenerator_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv
L0 1
R5
r1
!s85 0
31
R19
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter|d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv|
!i113 1
R7
R24
R9
n@pixel@generator
vprocessor
R1
R10
!i10b 1
!s100 2[D7BAJmj1gndFS[P[:5Y2
I8m:V6bi_oW2TG`A`lQ3GJ0
R3
!s105 processor_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv|
!i113 1
R7
!s92 -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor
R9
vProject
R1
R13
!i10b 1
!s100 3Q33_9iX[[jC4Z6N[`:k>2
I9C?K_PkgVb?>:GLaD5jBB0
R3
!s105 Project_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Project.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Project.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Project.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Project.sv|
!i113 1
R7
R26
R9
n@project
vps2_keyboard
R1
R13
!i10b 1
!s100 1JHeHB0bOLA[4bdI4Y@^[3
IE[Gj^_k8oQP0j<Q=987E50
R3
!s105 ps2_keyboard_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2|d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv|
!i113 1
R7
R23
R9
vread_And_shift_register
R1
R13
!i10b 1
!s100 HgRUgcdX1:^zd]z<56g403
IbBjCiIAIE58iDLHG@E4IP3
R3
!s105 read_and_shift_register_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/read_and_shift_register.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/read_and_shift_register.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/read_and_shift_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2|d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/read_and_shift_register.sv|
!i113 1
R7
R23
R9
nread_@and_shift_register
vregister_file
R1
R20
!i10b 1
!s100 faGc3hQQ=H>Cj?ZGXkzc53
IMMF^f1AMR2aYMl840DQW31
R3
!s105 register_file_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile/register_file.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile/register_file.sv
L0 1
R5
r1
!s85 0
31
R21
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile/register_file.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile/register_file.sv|
!i113 1
R7
!s92 -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile
R9
vror
R1
R10
!i10b 1
!s100 >5ff]2`T?0^RGPHB?:KVW3
IM8gjQU0f@aAF1<_DRkT6G0
R3
!s105 ror_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/ror.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/ror.sv
L0 1
R5
r1
!s85 0
31
R21
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/ror.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/ror.sv|
!i113 1
R7
R25
R9
vsincronizer
R1
R13
!i10b 1
!s100 VZ<O:=OTBVbJ^@^R?Ffog1
Ih_gkPaH>zJPh>mNB>XN]22
R3
!s105 sincronizer_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/sincronizer.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/sincronizer.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/sincronizer.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2|d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/sincronizer.sv|
!i113 1
R7
R23
R9
vSprite
R1
R16
!i10b 1
!s100 c>VHId>P>a9P=[4Gjcc9e1
I1hRbkUjDQMJbbBHK_=UEJ0
R3
!s105 sprite_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv
L0 1
R5
r1
!s85 0
31
R19
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter|d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv|
!i113 1
R7
R24
R9
n@sprite
vVGA
R1
R2
!i10b 1
!s100 XP=?:<FKn@Ml9MbId5;lA3
I8JYn?Gz[;798il3[Rm8bR0
R3
!s105 vga_sv_unit
S1
R0
R4
8d:/ugit/taller_diseno_digital/proyecto/project/src/vga/vga.sv
Fd:/ugit/taller_diseno_digital/proyecto/project/src/vga/vga.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 d:/ugit/taller_diseno_digital/proyecto/project/src/vga/vga.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga|d:/ugit/taller_diseno_digital/proyecto/project/src/vga/vga.sv|
!i113 1
R7
!s92 -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga
R9
n@v@g@a
vvideo_game
R1
R13
!i10b 1
!s100 Dk@bfDMJQ`>L8X5XijHF[3
I02A9=Z1jzd4[ThnAFnAC10
R3
!s105 video_game_sv_unit
S1
R0
R4
8D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv
FD:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src|D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv|
!i113 1
R7
R26
R9
