Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\emilio\UNI\Magistrale\Embedded\progetto\Math_Training\Hardware\DE10_Lite_SOPC.qsys --block-symbol-file --output-directory=C:\Users\emilio\UNI\Magistrale\Embedded\progetto\Math_Training\Hardware\DE10_Lite_SOPC --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Hardware/DE10_Lite_SOPC.qsys
Progress: Reading input file
Progress: Adding LCD_reset_n [altera_avalon_pio 16.1]
Progress: Parameterizing module LCD_reset_n
Progress: Adding LT24_Controller_0 [LT24_Controller 1.0]
Progress: Parameterizing module LT24_Controller_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding nios2_gen2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding push_button [altera_avalon_pio 16.1]
Progress: Parameterizing module push_button
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sliders [altera_avalon_pio 16.1]
Progress: Parameterizing module sliders
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding system_pll [altpll 16.1]
Progress: Parameterizing module system_pll
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding touch_panel_busy [altera_avalon_pio 16.1]
Progress: Parameterizing module touch_panel_busy
Progress: Adding touch_panel_pen_irq_n [altera_avalon_pio 16.1]
Progress: Parameterizing module touch_panel_pen_irq_n
Progress: Adding touch_panel_spi [altera_avalon_spi 16.1]
Progress: Parameterizing module touch_panel_spi
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE10_Lite_SOPC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE10_Lite_SOPC.push_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE10_Lite_SOPC.sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_Lite_SOPC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: DE10_Lite_SOPC.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.touch_panel_pen_irq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\emilio\UNI\Magistrale\Embedded\progetto\Math_Training\Hardware\DE10_Lite_SOPC.qsys --synthesis=VERILOG --output-directory=C:\Users\emilio\UNI\Magistrale\Embedded\progetto\Math_Training\Hardware\DE10_Lite_SOPC\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Hardware/DE10_Lite_SOPC.qsys
Progress: Reading input file
Progress: Adding LCD_reset_n [altera_avalon_pio 16.1]
Progress: Parameterizing module LCD_reset_n
Progress: Adding LT24_Controller_0 [LT24_Controller 1.0]
Progress: Parameterizing module LT24_Controller_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding nios2_gen2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding push_button [altera_avalon_pio 16.1]
Progress: Parameterizing module push_button
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sliders [altera_avalon_pio 16.1]
Progress: Parameterizing module sliders
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding system_pll [altpll 16.1]
Progress: Parameterizing module system_pll
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding touch_panel_busy [altera_avalon_pio 16.1]
Progress: Parameterizing module touch_panel_busy
Progress: Adding touch_panel_pen_irq_n [altera_avalon_pio 16.1]
Progress: Parameterizing module touch_panel_pen_irq_n
Progress: Adding touch_panel_spi [altera_avalon_spi 16.1]
Progress: Parameterizing module touch_panel_spi
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE10_Lite_SOPC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE10_Lite_SOPC.push_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE10_Lite_SOPC.sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_Lite_SOPC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: DE10_Lite_SOPC.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.touch_panel_pen_irq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC: Generating DE10_Lite_SOPC "DE10_Lite_SOPC" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: LCD_reset_n: Starting RTL generation for module 'DE10_Lite_SOPC_LCD_reset_n'
Info: LCD_reset_n:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_LCD_reset_n --dir=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0001_LCD_reset_n_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0001_LCD_reset_n_gen//DE10_Lite_SOPC_LCD_reset_n_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_reset_n: Done RTL generation for module 'DE10_Lite_SOPC_LCD_reset_n'
Info: LCD_reset_n: "DE10_Lite_SOPC" instantiated altera_avalon_pio "LCD_reset_n"
Info: LT24_Controller_0: "DE10_Lite_SOPC" instantiated LT24_Controller "LT24_Controller_0"
Info: jtag_uart_0: Starting RTL generation for module 'DE10_Lite_SOPC_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_Lite_SOPC_jtag_uart_0 --dir=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0003_jtag_uart_0_gen//DE10_Lite_SOPC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'DE10_Lite_SOPC_jtag_uart_0'
Info: jtag_uart_0: "DE10_Lite_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mm_clock_crossing_bridge_0: "DE10_Lite_SOPC" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: nios2_gen2: "DE10_Lite_SOPC" instantiated altera_nios2_gen2 "nios2_gen2"
Info: push_button: Starting RTL generation for module 'DE10_Lite_SOPC_push_button'
Info: push_button:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_push_button --dir=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0005_push_button_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0005_push_button_gen//DE10_Lite_SOPC_push_button_component_configuration.pl  --do_build_sim=0  ]
Info: push_button: Done RTL generation for module 'DE10_Lite_SOPC_push_button'
Info: push_button: "DE10_Lite_SOPC" instantiated altera_avalon_pio "push_button"
Info: sdram: Starting RTL generation for module 'DE10_Lite_SOPC_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_Lite_SOPC_sdram --dir=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0006_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0006_sdram_gen//DE10_Lite_SOPC_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE10_Lite_SOPC_sdram'
Info: sdram: "DE10_Lite_SOPC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sliders: Starting RTL generation for module 'DE10_Lite_SOPC_sliders'
Info: sliders:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_sliders --dir=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0007_sliders_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0007_sliders_gen//DE10_Lite_SOPC_sliders_component_configuration.pl  --do_build_sim=0  ]
Info: sliders: Done RTL generation for module 'DE10_Lite_SOPC_sliders'
Info: sliders: "DE10_Lite_SOPC" instantiated altera_avalon_pio "sliders"
Info: sysid_qsys_0: "DE10_Lite_SOPC" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: system_pll: "DE10_Lite_SOPC" instantiated altpll "system_pll"
Info: timer_0: Starting RTL generation for module 'DE10_Lite_SOPC_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_Lite_SOPC_timer_0 --dir=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0011_timer_0_gen//DE10_Lite_SOPC_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'DE10_Lite_SOPC_timer_0'
Info: timer_0: "DE10_Lite_SOPC" instantiated altera_avalon_timer "timer_0"
Info: touch_panel_busy: Starting RTL generation for module 'DE10_Lite_SOPC_touch_panel_busy'
Info: touch_panel_busy:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_touch_panel_busy --dir=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0012_touch_panel_busy_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0012_touch_panel_busy_gen//DE10_Lite_SOPC_touch_panel_busy_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_busy: Done RTL generation for module 'DE10_Lite_SOPC_touch_panel_busy'
Info: touch_panel_busy: "DE10_Lite_SOPC" instantiated altera_avalon_pio "touch_panel_busy"
Info: touch_panel_pen_irq_n: Starting RTL generation for module 'DE10_Lite_SOPC_touch_panel_pen_irq_n'
Info: touch_panel_pen_irq_n:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_touch_panel_pen_irq_n --dir=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0013_touch_panel_pen_irq_n_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0013_touch_panel_pen_irq_n_gen//DE10_Lite_SOPC_touch_panel_pen_irq_n_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_pen_irq_n: Done RTL generation for module 'DE10_Lite_SOPC_touch_panel_pen_irq_n'
Info: touch_panel_pen_irq_n: "DE10_Lite_SOPC" instantiated altera_avalon_pio "touch_panel_pen_irq_n"
Info: touch_panel_spi: Starting RTL generation for module 'DE10_Lite_SOPC_touch_panel_spi'
Info: touch_panel_spi:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE10_Lite_SOPC_touch_panel_spi --dir=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0014_touch_panel_spi_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0014_touch_panel_spi_gen//DE10_Lite_SOPC_touch_panel_spi_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_spi: Done RTL generation for module 'DE10_Lite_SOPC_touch_panel_spi'
Info: touch_panel_spi: "DE10_Lite_SOPC" instantiated altera_avalon_spi "touch_panel_spi"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE10_Lite_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DE10_Lite_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE10_Lite_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE10_Lite_SOPC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DE10_Lite_SOPC_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_Lite_SOPC_nios2_gen2_cpu --dir=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7672_1007900605290212692.dir/0018_cpu_gen//DE10_Lite_SOPC_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.05.21 17:43:11 (*) Starting Nios II generation
Info: cpu: # 2018.05.21 17:43:11 (*)   Checking for plaintext license.
Info: cpu: # 2018.05.21 17:43:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2018.05.21 17:43:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.05.21 17:43:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.05.21 17:43:12 (*)   Plaintext license not found.
Info: cpu: # 2018.05.21 17:43:12 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.05.21 17:43:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2018.05.21 17:43:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.05.21 17:43:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.05.21 17:43:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.05.21 17:43:12 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.05.21 17:43:12 (*)   Creating all objects for CPU
Info: cpu: # 2018.05.21 17:43:12 (*)     Testbench
Info: cpu: # 2018.05.21 17:43:12 (*)     Instruction decoding
Info: cpu: # 2018.05.21 17:43:12 (*)       Instruction fields
Info: cpu: # 2018.05.21 17:43:13 (*)       Instruction decodes
Info: cpu: # 2018.05.21 17:43:13 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.05.21 17:43:13 (*)       Instruction controls
Info: cpu: # 2018.05.21 17:43:13 (*)     Pipeline frontend
Info: cpu: # 2018.05.21 17:43:13 (*)     Pipeline backend
Info: cpu: # 2018.05.21 17:43:16 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.05.21 17:43:18 (*)   Creating encrypted RTL
Info: cpu: # 2018.05.21 17:43:19 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE10_Lite_SOPC_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: DE10_Lite_SOPC: Done "DE10_Lite_SOPC" with 54 modules, 87 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
