
*** Running vivado
    with args -log pwm_tester.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_tester.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pwm_tester.tcl -notrace
Command: synth_design -top pwm_tester -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 333.391 ; gain = 123.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_tester' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/pwm_tester.vhd:42]
INFO: [Synth 8-3491] module 'pwm' declared at 'D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/pwm.vhd:34' bound to instance 'PWM_user' of component 'pwm' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/pwm_tester.vhd:56]
INFO: [Synth 8-638] synthesizing module 'pwm' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/pwm.vhd:44]
INFO: [Synth 8-3491] module 'frequency_divider16' declared at 'D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/frequency_divider16.vhd:34' bound to instance 'F_DIVIDER' of component 'frequency_divider16' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/pwm.vhd:76]
INFO: [Synth 8-638] synthesizing module 'frequency_divider16' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/frequency_divider16.vhd:43]
INFO: [Synth 8-3491] module 'counter16' declared at 'D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/counter16.vhd:34' bound to instance 'COUNT' of component 'counter16' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/frequency_divider16.vhd:65]
INFO: [Synth 8-638] synthesizing module 'counter16' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/counter16.vhd:44]
INFO: [Synth 8-3491] module 'counter8' declared at 'D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/counter.vhd:37' bound to instance 'LSB' of component 'counter8' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/counter16.vhd:57]
INFO: [Synth 8-638] synthesizing module 'counter8' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/counter.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'counter8' (1#1) [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/counter.vhd:47]
INFO: [Synth 8-3491] module 'counter8' declared at 'D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/counter.vhd:37' bound to instance 'MSB' of component 'counter8' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/counter16.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'counter16' (2#1) [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/counter16.vhd:44]
INFO: [Synth 8-3491] module 'mux16' declared at 'D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/mux.vhd:34' bound to instance 'MUX' of component 'mux16' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/frequency_divider16.vhd:72]
INFO: [Synth 8-638] synthesizing module 'mux16' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/mux.vhd:42]
INFO: [Synth 8-226] default block is never used [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/mux.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux16' (3#1) [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'frequency_divider16' (4#1) [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/frequency_divider16.vhd:43]
INFO: [Synth 8-3491] module 'counter8' declared at 'D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/counter.vhd:37' bound to instance 'COMPARATOR' of component 'counter8' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/pwm.vhd:81]
INFO: [Synth 8-3491] module 'comparator8' declared at 'D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/comparator.vhd:34' bound to instance 'COUNTER' of component 'comparator8' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/pwm.vhd:87]
INFO: [Synth 8-638] synthesizing module 'comparator8' [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/comparator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'comparator8' (5#1) [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/comparator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pwm' (6#1) [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/pwm.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pwm_tester' (7#1) [D:/Code/VHDL/BraitenbergIP/project_1.srcs/sources_1/new/pwm_tester.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 371.859 ; gain = 161.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 371.859 ; gain = 161.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[0]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[0]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[1]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[1]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[2]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[2]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[3]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[3]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[4]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[4]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[5]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[5]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[6]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[6]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[7]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[7]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[8]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[8]'. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Code/VHDL/BraitenbergIP/project_1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pwm_tester_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pwm_tester_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 663.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[7]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[6]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[5]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[4]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[3]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/LSB/temp_reg[2]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/LSB/rollover_reg) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/MSB/temp_reg[7]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/MSB/temp_reg[6]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/MSB/temp_reg[5]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/MSB/temp_reg[4]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/MSB/temp_reg[3]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/MSB/temp_reg[2]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/MSB/temp_reg[1]) is unused and will be removed from module pwm_tester.
WARNING: [Synth 8-3332] Sequential element (PWM_user/F_DIVIDER/COUNT/MSB/temp_reg[0]) is unused and will be removed from module pwm_tester.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     2|
|4     |LUT2   |     3|
|5     |LUT3   |     2|
|6     |LUT4   |     9|
|7     |LUT5   |     1|
|8     |LUT6   |     2|
|9     |FDRE   |    10|
|10    |IBUF   |     9|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------------+------+
|      |Instance       |Module              |Cells |
+------+---------------+--------------------+------+
|1     |top            |                    |    41|
|2     |  PWM_user     |pwm                 |    30|
|3     |    COMPARATOR |counter8            |    25|
|4     |    F_DIVIDER  |frequency_divider16 |     4|
|5     |      COUNT    |counter16           |     4|
|6     |        LSB    |counter8_0          |     4|
|7     |    COUNTER    |comparator8         |     1|
+------+---------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 663.406 ; gain = 453.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 663.406 ; gain = 113.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 663.406 ; gain = 453.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 34 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 663.406 ; gain = 411.977
INFO: [Common 17-1381] The checkpoint 'D:/Code/VHDL/BraitenbergIP/project_1.runs/synth_1/pwm_tester.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 663.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 15:22:32 2017...
