void F_1 ( T_1 V_1 )\r\n{\r\nfor (; V_1 -> V_2 && ! V_1 -> V_3 [ V_1 -> V_2 - 1 ] ; V_1 -> V_2 -- )\r\n;\r\n}\r\nunsigned F_2 ( T_1 V_1 )\r\n{\r\nunsigned V_4 ;\r\nF_1 ( V_1 ) ;\r\nif ( V_1 -> V_2 ) {\r\nT_2 V_5 = V_1 -> V_3 [ V_1 -> V_2 - 1 ] ;\r\nif ( V_5 )\r\nF_3 ( V_4 , V_5 ) ;\r\nelse\r\nV_4 = V_6 ;\r\nV_4 = V_6 - V_4 + ( V_1 -> V_2 - 1 ) * V_6 ;\r\n} else\r\nV_4 = 0 ;\r\nreturn V_4 ;\r\n}\r\nint F_4 ( T_1 V_1 , unsigned V_4 )\r\n{\r\nunsigned V_7 , V_8 ;\r\nT_2 V_9 ;\r\nV_7 = V_4 / V_6 ;\r\nV_8 = V_4 % V_6 ;\r\nif ( V_7 >= V_1 -> V_2 )\r\nreturn 0 ;\r\nV_9 = V_1 -> V_3 [ V_7 ] ;\r\nreturn ( V_9 & ( V_10 << V_8 ) ) ? 1 : 0 ;\r\n}\r\nint F_5 ( T_1 V_1 , unsigned V_4 )\r\n{\r\nunsigned V_7 , V_8 ;\r\nV_7 = V_4 / V_6 ;\r\nV_8 = V_4 % V_6 ;\r\nif ( V_7 >= V_1 -> V_2 ) {\r\nif ( V_1 -> V_11 >= V_7 )\r\nif ( F_6 ( V_1 , V_7 + 1 ) < 0 )\r\nreturn - V_12 ;\r\nV_1 -> V_2 = V_7 + 1 ;\r\n}\r\nV_1 -> V_3 [ V_7 ] |= ( V_10 << V_8 ) ;\r\nreturn 0 ;\r\n}\r\nint F_7 ( T_1 V_1 , unsigned V_4 )\r\n{\r\nunsigned V_7 , V_8 ;\r\nV_7 = V_4 / V_6 ;\r\nV_8 = V_4 % V_6 ;\r\nif ( V_7 >= V_1 -> V_2 ) {\r\nif ( V_1 -> V_11 >= V_7 )\r\nif ( F_6 ( V_1 , V_7 + 1 ) < 0 )\r\nreturn - V_12 ;\r\nV_1 -> V_2 = V_7 + 1 ;\r\n}\r\nV_1 -> V_3 [ V_7 ] |= ( V_10 << V_8 ) ;\r\nfor ( V_8 ++ ; V_8 < V_6 ; V_8 ++ )\r\nV_1 -> V_3 [ V_7 ] &= ~ ( V_10 << V_8 ) ;\r\nV_1 -> V_2 = V_7 + 1 ;\r\nreturn 0 ;\r\n}\r\nvoid F_8 ( T_1 V_1 , unsigned V_4 )\r\n{\r\nunsigned V_7 , V_8 ;\r\nV_7 = V_4 / V_6 ;\r\nV_8 = V_4 % V_6 ;\r\nif ( V_7 >= V_1 -> V_2 )\r\nreturn;\r\nfor (; V_8 < V_6 ; V_8 ++ )\r\nV_1 -> V_3 [ V_7 ] &= ~ ( V_10 << V_8 ) ;\r\nV_1 -> V_2 = V_7 + 1 ;\r\n}\r\nvoid F_9 ( T_1 V_1 , unsigned V_4 )\r\n{\r\nunsigned V_7 , V_8 ;\r\nV_7 = V_4 / V_6 ;\r\nV_8 = V_4 % V_6 ;\r\nif ( V_7 >= V_1 -> V_2 )\r\nreturn;\r\nV_1 -> V_3 [ V_7 ] &= ~ ( V_10 << V_8 ) ;\r\n}\r\nint F_10 ( T_1 V_13 , T_1 V_1 , unsigned V_4 )\r\n{\r\nT_3 V_14 ;\r\nT_4 V_15 ;\r\nV_15 = V_1 -> V_2 ;\r\nV_13 -> V_16 = V_1 -> V_16 ;\r\nif ( F_11 ( V_13 , ( V_17 ) V_15 ) < 0 )\r\nreturn - V_12 ;\r\nV_14 = V_13 -> V_3 ;\r\nif ( V_15 ) {\r\nF_12 ( V_14 , V_1 -> V_3 , V_15 , V_4 ) ;\r\nF_13 ( V_14 , V_15 ) ;\r\n}\r\nV_13 -> V_2 = V_15 ;\r\nreturn 0 ;\r\n}\r\nint F_14 ( T_1 V_1 , unsigned int V_18 )\r\n{\r\nconst int V_4 = V_1 -> V_2 ;\r\nT_3 V_19 ;\r\nint V_20 ;\r\nif ( ! V_18 || ! V_4 )\r\nreturn 0 ;\r\nif ( F_11 ( V_1 , V_4 + V_18 ) < 0 )\r\nreturn - V_12 ;\r\nV_19 = V_1 -> V_3 ;\r\nfor ( V_20 = V_4 - 1 ; V_20 >= 0 ; V_20 -- )\r\nV_19 [ V_20 + V_18 ] = V_19 [ V_20 ] ;\r\nfor ( V_20 = 0 ; V_20 < V_18 ; V_20 ++ )\r\nV_19 [ V_20 ] = 0 ;\r\nV_1 -> V_2 += V_18 ;\r\nreturn 0 ;\r\n}\r\nvoid F_15 ( T_1 V_1 , unsigned int V_18 )\r\n{\r\nT_3 V_19 = V_1 -> V_3 ;\r\nT_4 V_4 = V_1 -> V_2 ;\r\nunsigned int V_20 ;\r\nif ( V_18 >= V_4 ) {\r\nV_1 -> V_2 = 0 ;\r\nreturn;\r\n}\r\nfor ( V_20 = 0 ; V_20 < V_4 - V_18 ; V_20 ++ )\r\nV_19 [ V_20 ] = V_19 [ V_20 + V_18 ] ;\r\nV_19 [ V_20 ] = 0 ;\r\nV_1 -> V_2 -= V_18 ;\r\n}
