Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  3 13:00:37 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 1622 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player2MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player3MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player4MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pixelColourControl/clk40hz2/SLOW_CLOCK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4659 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.711        0.000                      0                 1361        0.153        0.000                      0                 1361        4.500        0.000                       0                   753  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.711        0.000                      0                 1361        0.153        0.000                      0                 1361        4.500        0.000                       0                   753  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.397ns (27.809%)  route 3.626ns (72.191%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.627     5.148    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     5.626 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.224     6.851    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X64Y18         LUT2 (Prop_lut2_I0_O)        0.323     7.174 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_7__1/O
                         net (fo=1, routed)           0.431     7.605    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_7__1_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.348     7.953 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_5__1/O
                         net (fo=1, routed)           0.813     8.766    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_5__1_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.890 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_4__1/O
                         net (fo=16, routed)          0.523     9.414    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_4__1_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     9.538 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx[4]_i_1__2/O
                         net (fo=5, routed)           0.634    10.172    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx
    SLICE_X65Y19         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.508    14.849    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.883    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.397ns (27.809%)  route 3.626ns (72.191%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.627     5.148    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     5.626 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.224     6.851    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X64Y18         LUT2 (Prop_lut2_I0_O)        0.323     7.174 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_7__1/O
                         net (fo=1, routed)           0.431     7.605    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_7__1_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.348     7.953 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_5__1/O
                         net (fo=1, routed)           0.813     8.766    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_5__1_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.890 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_4__1/O
                         net (fo=16, routed)          0.523     9.414    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_4__1_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     9.538 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx[4]_i_1__2/O
                         net (fo=5, routed)           0.634    10.172    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx
    SLICE_X65Y19         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.508    14.849    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.883    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/shift_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.200ns (23.188%)  route 3.975ns (76.812%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.626     5.147    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pixelColourControl/slave_rx_module/clk_cnt_reg[10]/Q
                         net (fo=3, routed)           1.007     6.611    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[10]
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.735 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_9__1/O
                         net (fo=1, routed)           0.469     7.204    pixelColourControl/slave_rx_module/clk_cnt[13]_i_9__1_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.328 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__1/O
                         net (fo=1, routed)           0.431     7.759    pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__1_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.883 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2/O
                         net (fo=17, routed)          0.515     8.398    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2/O
                         net (fo=4, routed)           0.831     9.353    pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.124     9.477 r  pixelColourControl/slave_rx_module/shift_reg[31]_i_2__2/O
                         net (fo=8, routed)           0.721    10.198    pixelColourControl/slave_rx_module/shift_reg[31]_i_2__2_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.322 r  pixelColourControl/slave_rx_module/shift_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    10.322    pixelColourControl/slave_rx_module/shift_reg[26]_i_1_n_0
    SLICE_X58Y27         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.504    14.845    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X58Y27         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[26]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.029    15.099    pixelColourControl/slave_rx_module/shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.200ns (23.202%)  route 3.972ns (76.798%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.626     5.147    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pixelColourControl/slave_rx_module/clk_cnt_reg[10]/Q
                         net (fo=3, routed)           1.007     6.611    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[10]
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.735 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_9__1/O
                         net (fo=1, routed)           0.469     7.204    pixelColourControl/slave_rx_module/clk_cnt[13]_i_9__1_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.328 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__1/O
                         net (fo=1, routed)           0.431     7.759    pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__1_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.883 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2/O
                         net (fo=17, routed)          0.515     8.398    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2/O
                         net (fo=4, routed)           0.831     9.353    pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.124     9.477 r  pixelColourControl/slave_rx_module/shift_reg[31]_i_2__2/O
                         net (fo=8, routed)           0.718    10.195    pixelColourControl/slave_rx_module/shift_reg[31]_i_2__2_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.319 r  pixelColourControl/slave_rx_module/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    10.319    pixelColourControl/slave_rx_module/shift_reg[29]_i_1_n_0
    SLICE_X58Y27         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.504    14.845    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X58Y27         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[29]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.031    15.101    pixelColourControl/slave_rx_module/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.397ns (28.364%)  route 3.528ns (71.636%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.627     5.148    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     5.626 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.224     6.851    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X64Y18         LUT2 (Prop_lut2_I0_O)        0.323     7.174 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_7__1/O
                         net (fo=1, routed)           0.431     7.605    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_7__1_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.348     7.953 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_5__1/O
                         net (fo=1, routed)           0.813     8.766    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_5__1_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.890 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_4__1/O
                         net (fo=16, routed)          0.469     9.359    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_4__1_n_0
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     9.483 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_i_1__1/O
                         net (fo=1, routed)           0.591    10.074    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_i_1__1_n_0
    SLICE_X63Y17         FDPE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.511    14.852    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X63Y17         FDPE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_reg/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDPE (Setup_fdpe_C_CE)      -0.205    14.886    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_reg
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.397ns (28.479%)  route 3.508ns (71.521%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.627     5.148    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     5.626 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.224     6.851    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X64Y18         LUT2 (Prop_lut2_I0_O)        0.323     7.174 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_7__1/O
                         net (fo=1, routed)           0.431     7.605    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_7__1_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.348     7.953 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_5__1/O
                         net (fo=1, routed)           0.813     8.766    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_5__1_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.890 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_4__1/O
                         net (fo=16, routed)          0.523     9.414    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_4__1_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     9.538 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx[4]_i_1__2/O
                         net (fo=5, routed)           0.516    10.054    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx
    SLICE_X61Y18         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.508    14.849    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.869    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.397ns (28.479%)  route 3.508ns (71.521%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.627     5.148    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     5.626 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.224     6.851    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X64Y18         LUT2 (Prop_lut2_I0_O)        0.323     7.174 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_7__1/O
                         net (fo=1, routed)           0.431     7.605    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_7__1_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.348     7.953 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_5__1/O
                         net (fo=1, routed)           0.813     8.766    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_5__1_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.890 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_4__1/O
                         net (fo=16, routed)          0.523     9.414    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt[11]_i_4__1_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     9.538 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx[4]_i_1__2/O
                         net (fo=5, routed)           0.516    10.054    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx
    SLICE_X61Y18         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.508    14.849    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.869    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 pixelColourControl/clk40hz2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/clk40hz2/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.439ns (32.219%)  route 3.027ns (67.781%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/clk40hz2/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  pixelColourControl/clk40hz2/COUNT_reg[0]/Q
                         net (fo=3, routed)           1.602     7.202    pixelColourControl/clk40hz2/COUNT_reg[0]
    SLICE_X60Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.326 r  pixelColourControl/clk40hz2/COUNT0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.326    pixelColourControl/clk40hz2/COUNT0_carry_i_4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.839 r  pixelColourControl/clk40hz2/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.839    pixelColourControl/clk40hz2/COUNT0_carry_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  pixelColourControl/clk40hz2/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.956    pixelColourControl/clk40hz2/COUNT0_carry__0_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.185 r  pixelColourControl/clk40hz2/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.426     9.611    pixelColourControl/clk40hz2/clear
    SLICE_X59Y57         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/clk40hz2/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X59Y57         FDRE (Setup_fdre_C_R)       -0.615    14.495    pixelColourControl/clk40hz2/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 pixelColourControl/clk40hz2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/clk40hz2/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.439ns (32.219%)  route 3.027ns (67.781%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/clk40hz2/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  pixelColourControl/clk40hz2/COUNT_reg[0]/Q
                         net (fo=3, routed)           1.602     7.202    pixelColourControl/clk40hz2/COUNT_reg[0]
    SLICE_X60Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.326 r  pixelColourControl/clk40hz2/COUNT0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.326    pixelColourControl/clk40hz2/COUNT0_carry_i_4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.839 r  pixelColourControl/clk40hz2/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.839    pixelColourControl/clk40hz2/COUNT0_carry_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  pixelColourControl/clk40hz2/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.956    pixelColourControl/clk40hz2/COUNT0_carry__0_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.185 r  pixelColourControl/clk40hz2/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.426     9.611    pixelColourControl/clk40hz2/clear
    SLICE_X59Y57         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/clk40hz2/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X59Y57         FDRE (Setup_fdre_C_R)       -0.615    14.495    pixelColourControl/clk40hz2/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 pixelColourControl/clk40hz2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/clk40hz2/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.439ns (32.219%)  route 3.027ns (67.781%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/clk40hz2/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  pixelColourControl/clk40hz2/COUNT_reg[0]/Q
                         net (fo=3, routed)           1.602     7.202    pixelColourControl/clk40hz2/COUNT_reg[0]
    SLICE_X60Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.326 r  pixelColourControl/clk40hz2/COUNT0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.326    pixelColourControl/clk40hz2/COUNT0_carry_i_4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.839 r  pixelColourControl/clk40hz2/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.839    pixelColourControl/clk40hz2/COUNT0_carry_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  pixelColourControl/clk40hz2/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.956    pixelColourControl/clk40hz2/COUNT0_carry__0_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.185 r  pixelColourControl/clk40hz2/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.426     9.611    pixelColourControl/clk40hz2/clear
    SLICE_X59Y57         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/clk40hz2/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  pixelColourControl/clk40hz2/COUNT_reg[2]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X59Y57         FDRE (Setup_fdre_C_R)       -0.615    14.495    pixelColourControl/clk40hz2/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  4.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module2/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.296%)  route 0.072ns (33.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.552     1.435    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X41Y70         FDCE                                         r  pixelColourControl/master_rx_module2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  pixelColourControl/master_rx_module2/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.072     1.648    pixelColourControl/master_rx_module2/shift_reg_reg_n_0_[3]
    SLICE_X40Y70         FDCE                                         r  pixelColourControl/master_rx_module2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.820     1.947    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X40Y70         FDCE                                         r  pixelColourControl/master_rx_module2/data_reg[3]/C
                         clock pessimism             -0.499     1.448    
    SLICE_X40Y70         FDCE (Hold_fdce_C_D)         0.047     1.495    pixelColourControl/master_rx_module2/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.555     1.438    pixelColourControl/master_tx_module2/clk_IBUF_BUFG
    SLICE_X40Y67         FDPE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.089     1.668    pixelColourControl/master_tx_module2/tx_data
    SLICE_X40Y67         FDCE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.822     1.950    pixelColourControl/master_tx_module2/clk_IBUF_BUFG
    SLICE_X40Y67         FDCE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X40Y67         FDCE (Hold_fdce_C_D)         0.075     1.513    pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module3/uart_tx_inst/bit_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module3/uart_tx_inst/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.552     1.435    pixelColourControl/master_tx_module3/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X36Y70         FDCE                                         r  pixelColourControl/master_tx_module3/uart_tx_inst/bit_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  pixelColourControl/master_tx_module3/uart_tx_inst/bit_idx_reg[3]/Q
                         net (fo=4, routed)           0.076     1.652    pixelColourControl/master_tx_module3/uart_tx_inst/bit_idx_reg_n_0_[3]
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.045     1.697 r  pixelColourControl/master_tx_module3/uart_tx_inst/tx_i_2__3/O
                         net (fo=1, routed)           0.000     1.697    pixelColourControl/master_tx_module3/uart_tx_inst/tx_i_2__3_n_0
    SLICE_X37Y70         FDPE                                         r  pixelColourControl/master_tx_module3/uart_tx_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.818     1.946    pixelColourControl/master_tx_module3/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X37Y70         FDPE                                         r  pixelColourControl/master_tx_module3/uart_tx_inst/tx_reg/C
                         clock pessimism             -0.498     1.448    
    SLICE_X37Y70         FDPE (Hold_fdpe_C_D)         0.091     1.539    pixelColourControl/master_tx_module3/uart_tx_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module/tx_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.588     1.471    pixelColourControl/slave_tx_module/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  pixelColourControl/slave_tx_module/tx_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  pixelColourControl/slave_tx_module/tx_data_reg[31]/Q
                         net (fo=1, routed)           0.064     1.663    pixelColourControl/slave_tx_module/uart_tx_inst_slave/Q[3]
    SLICE_X59Y17         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.856     1.983    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[31]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.019     1.503    pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module2/bit_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module2/bit_idx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.553     1.436    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  pixelColourControl/master_rx_module2/bit_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  pixelColourControl/master_rx_module2/bit_idx_reg[2]/Q
                         net (fo=12, routed)          0.112     1.689    pixelColourControl/master_rx_module2/bit_idx_reg_n_0_[2]
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.734 r  pixelColourControl/master_rx_module2/bit_idx[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.734    pixelColourControl/master_rx_module2/bit_idx[4]_i_2__0_n_0
    SLICE_X42Y69         FDCE                                         r  pixelColourControl/master_rx_module2/bit_idx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.821     1.948    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  pixelColourControl/master_rx_module2/bit_idx_reg[4]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X42Y69         FDCE (Hold_fdce_C_D)         0.121     1.570    pixelColourControl/master_rx_module2/bit_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module2/bit_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module2/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.052%)  route 0.114ns (37.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.553     1.436    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  pixelColourControl/master_rx_module2/bit_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  pixelColourControl/master_rx_module2/bit_idx_reg[2]/Q
                         net (fo=12, routed)          0.114     1.691    pixelColourControl/master_rx_module2/bit_idx_reg_n_0_[2]
    SLICE_X42Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.736 r  pixelColourControl/master_rx_module2/bit_idx[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.736    pixelColourControl/master_rx_module2/bit_idx[3]_i_1__0_n_0
    SLICE_X42Y69         FDCE                                         r  pixelColourControl/master_rx_module2/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.821     1.948    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X42Y69         FDCE                                         r  pixelColourControl/master_rx_module2/bit_idx_reg[3]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X42Y69         FDCE (Hold_fdce_C_D)         0.120     1.569    pixelColourControl/master_rx_module2/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/tx_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.557     1.440    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  pixelColourControl/master_tx_module4/tx_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pixelColourControl/master_tx_module4/tx_data_reg[25]/Q
                         net (fo=1, routed)           0.112     1.693    pixelColourControl/master_tx_module4/uart_tx_inst/tx_data_reg[31][3]
    SLICE_X51Y69         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.824     1.952    pixelColourControl/master_tx_module4/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X51Y69         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[25]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X51Y69         FDCE (Hold_fdce_C_D)         0.072     1.525    pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module3/tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.590     1.473    pixelColourControl/slave_tx_module3/clk_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  pixelColourControl/slave_tx_module3/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  pixelColourControl/slave_tx_module3/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.110     1.724    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/Q[0]
    SLICE_X61Y16         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.857     1.984    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/shift_reg_reg[0]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.070     1.556    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module3/tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.590     1.473    pixelColourControl/slave_tx_module3/clk_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  pixelColourControl/slave_tx_module3/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  pixelColourControl/slave_tx_module3/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.110     1.724    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/Q[2]
    SLICE_X61Y16         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.857     1.984    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/shift_reg_reg[2]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.070     1.556    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/tx_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.557     1.440    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  pixelColourControl/master_tx_module4/tx_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pixelColourControl/master_tx_module4/tx_data_reg[24]/Q
                         net (fo=1, routed)           0.112     1.693    pixelColourControl/master_tx_module4/uart_tx_inst/tx_data_reg[31][2]
    SLICE_X51Y69         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.824     1.952    pixelColourControl/master_tx_module4/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X51Y69         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[24]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X51Y69         FDCE (Hold_fdce_C_D)         0.070     1.523    pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   pixelColourControl/master_tx_module1/start_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   pixelColourControl/master_tx_module1/tx_data_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   pixelColourControl/master_tx_module1/tx_data_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   pixelColourControl/master_tx_module1/tx_data_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   pixelColourControl/master_tx_module1/tx_data_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   pixelColourControl/master_tx_module1/tx_data_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   pixelColourControl/master_tx_module1/tx_data_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   pixelColourControl/master_tx_module1/tx_data_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   pixelColourControl/master_tx_module1/tx_data_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   pixelColourControl/master_tx_module1/uart_tx_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   pixelColourControl/master_tx_module1/uart_tx_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   pixelColourControl/master_tx_module1/uart_tx_inst/bit_idx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   pixelColourControl/master_tx_module1/uart_tx_inst/bit_idx_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   pixelColourControl/master_tx_module1/uart_tx_inst/bit_idx_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   pixelColourControl/master_tx_module1/uart_tx_inst/bit_idx_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   pixelColourControl/master_tx_module1/uart_tx_inst/bit_idx_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   pixelColourControl/master_tx_module1/uart_tx_inst/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   pixelColourControl/master_tx_module1/uart_tx_inst/clk_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   pixelColourControl/master_tx_module1/uart_tx_inst/clk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   pixelColourControl/master_tx_module1/uart_tx_inst/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   pixelColourControl/master_tx_module1/uart_tx_inst/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   pixelColourControl/master_tx_module1/uart_tx_inst/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   pixelColourControl/master_tx_module1/uart_tx_inst/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   pixelColourControl/master_tx_module1/uart_tx_inst/clk_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   pixelColourControl/master_tx_module1/uart_tx_inst/clk_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   pixelColourControl/master_tx_module1/uart_tx_inst/clk_cnt_reg[7]/C



