Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_033.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3342302 heartbeat IPC: 2.99195 cumulative IPC: 2.99195 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6682860 heartbeat IPC: 2.99351 cumulative IPC: 2.99273 (Simulation time: 0 hr 6 min 28 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10013438 heartbeat IPC: 3.00248 cumulative IPC: 2.99597 (Simulation time: 0 hr 9 min 50 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13353490 heartbeat IPC: 2.99397 cumulative IPC: 2.99547 (Simulation time: 0 hr 13 min 0 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16692542 heartbeat IPC: 2.99486 cumulative IPC: 2.99535 (Simulation time: 0 hr 16 min 7 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16692543 (Simulation time: 0 hr 16 min 7 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23247156 heartbeat IPC: 1.52564 cumulative IPC: 1.52564 (Simulation time: 0 hr 19 min 22 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 29763371 heartbeat IPC: 1.53463 cumulative IPC: 1.53012 (Simulation time: 0 hr 22 min 36 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37098185 heartbeat IPC: 1.36336 cumulative IPC: 1.47018 (Simulation time: 0 hr 25 min 32 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 43721217 heartbeat IPC: 1.50988 cumulative IPC: 1.47991 (Simulation time: 0 hr 27 min 48 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 50290686 heartbeat IPC: 1.52219 cumulative IPC: 1.48818 (Simulation time: 0 hr 29 min 13 sec) 
Finished CPU 0 instructions: 50000003 cycles: 33598144 cumulative IPC: 1.48818 (Simulation time: 0 hr 29 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.48818 instructions: 50000003 cycles: 33598144
L1D TOTAL     ACCESS:   18233231  HIT:   16750965  MISS:    1482266
L1D LOAD      ACCESS:    6142592  HIT:    5458249  MISS:     684343
L1D RFO       ACCESS:    6162780  HIT:    6013558  MISS:     149222
L1D PREFETCH  ACCESS:    5927859  HIT:    5279158  MISS:     648701
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6184238  ISSUED:    6064032  USEFUL:     140467  USELESS:     508241
L1D AVERAGE MISS LATENCY: 24.0573 cycles
L1I TOTAL     ACCESS:   19271944  HIT:   15234038  MISS:    4037906
L1I LOAD      ACCESS:    9684537  HIT:    9633119  MISS:      51418
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    9587407  HIT:    5600919  MISS:    3986488
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10327964  ISSUED:   10094801  USEFUL:    3332831  USELESS:     653628
L1I AVERAGE MISS LATENCY: 15.8431 cycles
L2C TOTAL     ACCESS:    7641900  HIT:    7261431  MISS:     380469
L2C LOAD      ACCESS:     722646  HIT:     597952  MISS:     124694
L2C RFO       ACCESS:     147832  HIT:     125219  MISS:      22613
L2C PREFETCH  ACCESS:    6404951  HIT:    6175502  MISS:     229449
L2C WRITEBACK ACCESS:     366471  HIT:     362758  MISS:       3713
L2C PREFETCH  REQUESTED:    6175142  ISSUED:    6151479  USEFUL:       8691  USELESS:     220595
L2C AVERAGE MISS LATENCY: 46.9278 cycles
LLC TOTAL     ACCESS:    2245317  HIT:    2182856  MISS:      62461
LLC LOAD      ACCESS:     124660  HIT:     110586  MISS:      14074
LLC RFO       ACCESS:      22609  HIT:      19435  MISS:       3174
LLC PREFETCH  ACCESS:    1989412  HIT:    1944495  MISS:      44917
LLC WRITEBACK ACCESS:     108636  HIT:     108340  MISS:        296
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       6492  USELESS:      37170
LLC AVERAGE MISS LATENCY: 173.932 cycles
Major fault: 0 Minor fault: 2487
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9739  ROW_BUFFER_MISS:      52418
 DBUS_CONGESTED:      24598
 WQ ROW_BUFFER_HIT:       3939  ROW_BUFFER_MISS:      17236  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.9029% MPKI: 0.19006 Average ROB Occupancy at Mispredict: 256.112

Branch types
NOT_BRANCH: 40217129 80.4343%
BRANCH_DIRECT_JUMP: 774600 1.5492%
BRANCH_INDIRECT: 108806 0.217612%
BRANCH_CONDITIONAL: 6379334 12.7587%
BRANCH_DIRECT_CALL: 1048809 2.09762%
BRANCH_INDIRECT_CALL: 211109 0.422218%
BRANCH_RETURN: 1259926 2.51985%
BRANCH_OTHER: 0 0%

