@inproceedings{Wunderlich:2003,
 author = {Wunderlich, Roland E. and Wenisch, Thomas F. and Falsafi, Babak and Hoe, James C.},
 title = {SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling},
 booktitle = {Proceedings of the 30th Annual International Symposium on Computer Architecture},
 series = {ISCA '03},
 year = {2003},
 isbn = {0-7695-1945-8},
 location = {San Diego, California},
 pages = {84--97},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/859618.859629},
 doi = {10.1145/859618.859629},
 acmid = {859629},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Ardestani:2013,
 author = {Ardestani, Ehsan K. and Renau, Jose},
 title = {ESESC: A Fast Multicore Simulator Using Time-Based Sampling},
 booktitle = {Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)},
 series = {HPCA '13},
 year = {2013},
 isbn = {978-1-4673-5585-8},
 pages = {448--459},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/HPCA.2013.6522340},
 doi = {10.1109/HPCA.2013.6522340},
 acmid = {2495480},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@INPROCEEDINGS{Mueller2011, 
author={Mueller-Gritschneder, D. and Kun Lu and Schlichtmann, U.}, 
booktitle={Digital System Design (DSD), 2011 14th Euromicro Conference on}, 
title={Control-Flow-Driven Source Level Timing Annotation for Embedded Software Models on Transaction Level}, 
year={2011}, 
month={Aug}, 
pages={600-607}, 
keywords={binary codes;embedded systems;instruction sets;program compilers;program control structures;program testing;source coding;virtual prototyping;ISS based model;VP;adding timing control statements;binary code basic blocks;binary code control flow;code blocks;compilation;control dependency property;control-flow-driven source level timing annotation;embedded processors;embedded software models;embedded systems;execution times;instruction set simulators;instrumented software models;loop dependency property;novel control flow mapping algorithm;runtime estimation;simulation efficiency;software functionality;source code control flow;standard test programs;timing accuracy;timing annotations;timing delay statements;timing information;transaction level;virtual prototypes;Binary codes;Delay;Instruments;Optimization;Program processors;Embedded software;TLM;source code instrumentation}, 
doi={10.1109/DSD.2011.82},}

@INPROCEEDINGS{RBA2013, 
author={Chakravarty, S. and Zhuoran Zhao and Gerstlauer, A.}, 
booktitle={Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2013 International Conference on}, 
title={Automated, retargetable back-annotation for host compiled performance and power modeling}, 
year={2013}, 
month={Sept}, 
pages={1-10}, 
doi={10.1109/CODES-ISSS.2013.6659023},
}

@INPROCEEDINGS{Lu2013, 
author={Kun Lu and Muller-Gritschneder, D. and Schlichtmann, U.}, 
booktitle={Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific}, 
title={Memory access reconstruction based on memory allocation mechanism for source-level simulation of embedded software}, 
year={2013}, 
month={Jan}, 
pages={729-734}, 
doi={10.1109/ASPDAC.2013.6509687}, 
ISSN={2153-6961},}

@article{Chen2014,
 author = {Chen, Gang and Huang, Kai and Knoll, Alois},
 title = {Energy Optimization for Real-time Multiprocessor System-on-chip with Optimal DVFS and DPM Combination},
 journal = {ACM Trans. Embed. Comput. Syst.},
 issue_date = {March 2014},
 volume = {13},
 number = {3s},
 month = mar,
 year = {2014},
 issn = {1539-9087},
 pages = {111:1--111:21},
 articleno = {111},
 numpages = {21},
 url = {http://doi.acm.org/10.1145/2567935},
 doi = {10.1145/2567935},
 acmid = {2567935},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {DPM, DVFS, Scheduling, energy optimization, real-time MPSoCs},
} 

@book{CortexA5TRM,
    title = {Cortex-A5 Technical Reference Manual},
    url = {http://infocenter.arm.com/help/topic/com.arm.doc.ddi0433b/DDI0433B_cortex_a5_r0p1_trm.pdf}
}

@misc{WCET,
    title = {Worst-case Execution Time (WCET) analysis project},
    url = {http://www.mrtc.mdh.se/projects/wcet/home.html}
}