// Seed: 2040495201
module module_0 #(
    parameter id_1 = 32'd71,
    parameter id_2 = 32'd76,
    parameter id_3 = 32'd69,
    parameter id_8 = 32'd18
) (
    input supply1 id_0,
    input tri _id_1,
    input tri _id_2,
    output supply1 _id_3,
    output tri0 id_4,
    input wor id_5,
    output tri1 id_6
);
  wire _id_8[id_2 : id_3][id_1 : id_1], id_9;
  wire id_10 = id_0;
  wire id_11;
  wire id_12;
  wire id_13;
  ;
  assign id_13 = id_1;
  parameter id_14 = ~-1'h0;
  wire ["" : id_8] id_15;
  logic id_16 = id_12;
endmodule
module module_1 #(
    parameter id_12 = 32'd91,
    parameter id_9  = 32'd47
) (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input uwire id_4,
    input wire id_5
    , id_11,
    output uwire id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand _id_9
);
  parameter id_12 = 1;
  logic id_13;
  wire id_14;
  wire id_15;
  wire [(  id_9  ) : id_12  -  -1] id_16;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_12,
      id_12,
      id_6,
      id_3,
      id_6
  );
  assign id_11[1] = 1'b0;
  wand id_17 = 1;
endmodule
