

================================================================
== Vitis HLS Report for 'add_vectors_2'
================================================================
* Date:           Tue Jun 28 01:00:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      901|      901|  9.010 us|  9.010 us|  901|  901|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_vectors_label1  |      900|      900|        60|          -|          -|    15|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    146|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     472|    212|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    367|    -|
|Register         |        -|    -|     169|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     641|    725|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |urem_9ns_6ns_8_13_seq_1_U38  |urem_9ns_6ns_8_13_seq_1  |        0|   0|  118|  53|    0|
    |urem_9ns_6ns_8_13_seq_1_U39  |urem_9ns_6ns_8_13_seq_1  |        0|   0|  118|  53|    0|
    |urem_9ns_6ns_8_13_seq_1_U40  |urem_9ns_6ns_8_13_seq_1  |        0|   0|  118|  53|    0|
    |urem_9ns_6ns_8_13_seq_1_U41  |urem_9ns_6ns_8_13_seq_1  |        0|   0|  118|  53|    0|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |Total                        |                         |        0|   0|  472| 212|    0|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln117_fu_153_p2    |         +|   0|  0|  14|           6|           3|
    |add_ln119_2_fu_208_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln119_4_fu_257_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln119_6_fu_282_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln119_fu_159_p2    |         +|   0|  0|  12|          11|          11|
    |tmp_4_fu_226_p2        |         +|   0|  0|  14|           9|           9|
    |tmp_5_fu_295_p2        |         +|   0|  0|  14|           9|           9|
    |tmp_6_fu_322_p2        |         +|   0|  0|  14|           9|           9|
    |tmp_fu_177_p2          |         +|   0|  0|  14|           9|           9|
    |icmp_ln117_fu_147_p2   |      icmp|   0|  0|  10|           6|           4|
    |or_ln117_1_fu_242_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln117_2_fu_267_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln117_fu_193_p2     |        or|   0|  0|   6|           6|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 146|         110|          92|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |P2_address0  |   48|          9|   11|         99|
    |P2_d0        |   25|          5|    8|         40|
    |ap_NS_fsm    |  265|         62|    1|         62|
    |i_reg_126    |    9|          2|    6|         12|
    |v2_address0  |   20|          4|    6|         24|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  367|         82|   32|        237|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |P2_addr_2_reg_369    |  11|   0|   11|          0|
    |P2_addr_3_reg_384    |  11|   0|   11|          0|
    |P2_addr_4_reg_414    |  11|   0|   11|          0|
    |P2_addr_reg_354      |  11|   0|   11|          0|
    |add_ln117_reg_349    |   6|   0|    6|          0|
    |add_ln119_6_reg_394  |  11|   0|   11|          0|
    |ap_CS_fsm            |  61|   0|   61|          0|
    |i_reg_126            |   6|   0|    6|          0|
    |tmp_4_reg_379        |   9|   0|    9|          0|
    |tmp_5_reg_404        |   9|   0|    9|          0|
    |tmp_6_reg_419        |   9|   0|    9|          0|
    |tmp_reg_364          |   9|   0|    9|          0|
    |v2_load_3_reg_409    |   5|   0|    5|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 169|   0|  169|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  add_vectors.2|  return value|
|P2_address0  |  out|   11|   ap_memory|             P2|         array|
|P2_ce0       |  out|    1|   ap_memory|             P2|         array|
|P2_we0       |  out|    1|   ap_memory|             P2|         array|
|P2_d0        |  out|    8|   ap_memory|             P2|         array|
|P2_q0        |   in|    8|   ap_memory|             P2|         array|
|v1           |   in|   11|     ap_none|             v1|        scalar|
|v2_address0  |  out|    6|   ap_memory|             v2|         array|
|v2_ce0       |  out|    1|   ap_memory|             v2|         array|
|v2_q0        |   in|    5|   ap_memory|             v2|         array|
|v2_address1  |  out|    6|   ap_memory|             v2|         array|
|v2_ce1       |  out|    1|   ap_memory|             v2|         array|
|v2_q1        |   in|    5|   ap_memory|             v2|         array|
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P2, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%v1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %v1" [computeP2/c/computeP2.cpp:115]   --->   Operation 63 'read' 'v1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln117 = br void" [computeP2/c/computeP2.cpp:117]   --->   Operation 64 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.89>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln117, void %.split, i6 0, void" [computeP2/c/computeP2.cpp:117]   --->   Operation 65 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %i" [computeP2/c/computeP2.cpp:117]   --->   Operation 66 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i6 %i" [computeP2/c/computeP2.cpp:117]   --->   Operation 67 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.42ns)   --->   "%icmp_ln117 = icmp_eq  i6 %i, i6 60" [computeP2/c/computeP2.cpp:117]   --->   Operation 68 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split, void" [computeP2/c/computeP2.cpp:117]   --->   Operation 70 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.82ns)   --->   "%add_ln117 = add i6 %i, i6 4" [computeP2/c/computeP2.cpp:117]   --->   Operation 71 'add' 'add_ln117' <Predicate = (!icmp_ln117)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln119 = add i11 %zext_ln117_2, i11 %v1_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 72 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i11 %add_ln119" [computeP2/c/computeP2.cpp:119]   --->   Operation 73 'zext' 'zext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%P2_addr = getelementptr i8 %P2, i64 0, i64 %zext_ln119" [computeP2/c/computeP2.cpp:119]   --->   Operation 74 'getelementptr' 'P2_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%P2_load = load i11 %P2_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 75 'load' 'P2_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr i5 %v2, i64 0, i64 %zext_ln117" [computeP2/c/computeP2.cpp:119]   --->   Operation 76 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.32ns)   --->   "%v2_load = load i6 %v2_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 77 'load' 'v2_load' <Predicate = (!icmp_ln117)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [computeP2/c/computeP2.cpp:123]   --->   Operation 78 'ret' 'ret_ln123' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%P2_load = load i11 %P2_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 79 'load' 'P2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln119_18 = zext i8 %P2_load" [computeP2/c/computeP2.cpp:119]   --->   Operation 80 'zext' 'zext_ln119_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%v2_load = load i6 %v2_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 81 'load' 'v2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln119_19 = zext i5 %v2_load" [computeP2/c/computeP2.cpp:119]   --->   Operation 82 'zext' 'zext_ln119_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.91ns)   --->   "%tmp = add i9 %zext_ln119_19, i9 %zext_ln119_18" [computeP2/c/computeP2.cpp:119]   --->   Operation 83 'add' 'tmp' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 84 [13/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 84 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 85 [12/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 85 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 86 [11/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 86 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 87 [10/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 87 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 88 [9/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 88 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 89 [8/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 89 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 90 [7/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 90 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.44>
ST_11 : Operation 91 [6/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 91 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.44>
ST_12 : Operation 92 [5/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 92 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.44>
ST_13 : Operation 93 [4/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 93 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.44>
ST_14 : Operation 94 [3/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 94 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.44>
ST_15 : Operation 95 [2/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 95 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.69>
ST_16 : Operation 96 [1/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 96 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i8 %urem_ln121" [computeP2/c/computeP2.cpp:121]   --->   Operation 97 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln121 = store i8 %trunc_ln121, i11 %P2_addr" [computeP2/c/computeP2.cpp:121]   --->   Operation 98 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>

State 17 <SV = 16> <Delay = 4.89>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln117 = or i6 %i, i6 1" [computeP2/c/computeP2.cpp:117]   --->   Operation 99 'or' 'or_ln117' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln119_20 = zext i6 %or_ln117" [computeP2/c/computeP2.cpp:119]   --->   Operation 100 'zext' 'zext_ln119_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln119_21 = zext i6 %or_ln117" [computeP2/c/computeP2.cpp:119]   --->   Operation 101 'zext' 'zext_ln119_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (1.63ns)   --->   "%add_ln119_2 = add i11 %zext_ln119_21, i11 %v1_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 102 'add' 'add_ln119_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln119_22 = zext i11 %add_ln119_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 103 'zext' 'zext_ln119_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%P2_addr_2 = getelementptr i8 %P2, i64 0, i64 %zext_ln119_22" [computeP2/c/computeP2.cpp:119]   --->   Operation 104 'getelementptr' 'P2_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [2/2] (3.25ns)   --->   "%P2_load_1 = load i11 %P2_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 105 'load' 'P2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%v2_addr_1 = getelementptr i5 %v2, i64 0, i64 %zext_ln119_20" [computeP2/c/computeP2.cpp:119]   --->   Operation 106 'getelementptr' 'v2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [2/2] (2.32ns)   --->   "%v2_load_1 = load i6 %v2_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 107 'load' 'v2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>

State 18 <SV = 17> <Delay = 5.16>
ST_18 : Operation 108 [1/2] (3.25ns)   --->   "%P2_load_1 = load i11 %P2_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 108 'load' 'P2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln119_23 = zext i8 %P2_load_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 109 'zext' 'zext_ln119_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/2] (2.32ns)   --->   "%v2_load_1 = load i6 %v2_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 110 'load' 'v2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln119_24 = zext i5 %v2_load_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 111 'zext' 'zext_ln119_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (1.91ns)   --->   "%tmp_4 = add i9 %zext_ln119_24, i9 %zext_ln119_23" [computeP2/c/computeP2.cpp:119]   --->   Operation 112 'add' 'tmp_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.44>
ST_19 : Operation 113 [13/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 113 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.44>
ST_20 : Operation 114 [12/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 114 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.44>
ST_21 : Operation 115 [11/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 115 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.44>
ST_22 : Operation 116 [10/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 116 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.44>
ST_23 : Operation 117 [9/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 117 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.44>
ST_24 : Operation 118 [8/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 118 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.44>
ST_25 : Operation 119 [7/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 119 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.44>
ST_26 : Operation 120 [6/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 120 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.44>
ST_27 : Operation 121 [5/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 121 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.44>
ST_28 : Operation 122 [4/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 122 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.44>
ST_29 : Operation 123 [3/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 123 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.44>
ST_30 : Operation 124 [2/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 124 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.69>
ST_31 : Operation 125 [1/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 125 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln121_4 = trunc i8 %urem_ln121_1" [computeP2/c/computeP2.cpp:121]   --->   Operation 126 'trunc' 'trunc_ln121_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln121 = store i8 %trunc_ln121_4, i11 %P2_addr_2" [computeP2/c/computeP2.cpp:121]   --->   Operation 127 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>

State 32 <SV = 31> <Delay = 4.89>
ST_32 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln117_1 = or i6 %i, i6 2" [computeP2/c/computeP2.cpp:117]   --->   Operation 128 'or' 'or_ln117_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln119_25 = zext i6 %or_ln117_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 129 'zext' 'zext_ln119_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln119_26 = zext i6 %or_ln117_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 130 'zext' 'zext_ln119_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln119_4 = add i11 %zext_ln119_26, i11 %v1_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 131 'add' 'add_ln119_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln119_27 = zext i11 %add_ln119_4" [computeP2/c/computeP2.cpp:119]   --->   Operation 132 'zext' 'zext_ln119_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 133 [1/1] (0.00ns)   --->   "%P2_addr_3 = getelementptr i8 %P2, i64 0, i64 %zext_ln119_27" [computeP2/c/computeP2.cpp:119]   --->   Operation 133 'getelementptr' 'P2_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 134 [2/2] (3.25ns)   --->   "%P2_load_2 = load i11 %P2_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 134 'load' 'P2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_32 : Operation 135 [1/1] (0.00ns)   --->   "%v2_addr_2 = getelementptr i5 %v2, i64 0, i64 %zext_ln119_25" [computeP2/c/computeP2.cpp:119]   --->   Operation 135 'getelementptr' 'v2_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 136 [2/2] (2.32ns)   --->   "%v2_load_2 = load i6 %v2_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 136 'load' 'v2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_32 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln117_2 = or i6 %i, i6 3" [computeP2/c/computeP2.cpp:117]   --->   Operation 137 'or' 'or_ln117_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln119_30 = zext i6 %or_ln117_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 138 'zext' 'zext_ln119_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln119_31 = zext i6 %or_ln117_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 139 'zext' 'zext_ln119_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 140 [1/1] (1.63ns)   --->   "%add_ln119_6 = add i11 %zext_ln119_31, i11 %v1_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 140 'add' 'add_ln119_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%v2_addr_3 = getelementptr i5 %v2, i64 0, i64 %zext_ln119_30" [computeP2/c/computeP2.cpp:119]   --->   Operation 141 'getelementptr' 'v2_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 142 [2/2] (2.32ns)   --->   "%v2_load_3 = load i6 %v2_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 142 'load' 'v2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>

State 33 <SV = 32> <Delay = 5.16>
ST_33 : Operation 143 [1/2] (3.25ns)   --->   "%P2_load_2 = load i11 %P2_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 143 'load' 'P2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_33 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln119_28 = zext i8 %P2_load_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 144 'zext' 'zext_ln119_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 145 [1/2] (2.32ns)   --->   "%v2_load_2 = load i6 %v2_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 145 'load' 'v2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_33 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln119_29 = zext i5 %v2_load_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 146 'zext' 'zext_ln119_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 147 [1/1] (1.91ns)   --->   "%tmp_5 = add i9 %zext_ln119_29, i9 %zext_ln119_28" [computeP2/c/computeP2.cpp:119]   --->   Operation 147 'add' 'tmp_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 148 [1/2] (2.32ns)   --->   "%v2_load_3 = load i6 %v2_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 148 'load' 'v2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>

State 34 <SV = 33> <Delay = 3.44>
ST_34 : Operation 149 [13/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 149 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.44>
ST_35 : Operation 150 [12/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 150 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.44>
ST_36 : Operation 151 [11/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 151 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.44>
ST_37 : Operation 152 [10/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 152 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.44>
ST_38 : Operation 153 [9/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 153 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.44>
ST_39 : Operation 154 [8/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 154 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.44>
ST_40 : Operation 155 [7/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 155 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.44>
ST_41 : Operation 156 [6/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 156 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.44>
ST_42 : Operation 157 [5/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 157 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.44>
ST_43 : Operation 158 [4/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 158 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.44>
ST_44 : Operation 159 [3/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 159 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.44>
ST_45 : Operation 160 [2/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 160 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.69>
ST_46 : Operation 161 [1/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 161 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln121_5 = trunc i8 %urem_ln121_2" [computeP2/c/computeP2.cpp:121]   --->   Operation 162 'trunc' 'trunc_ln121_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln121 = store i8 %trunc_ln121_5, i11 %P2_addr_3" [computeP2/c/computeP2.cpp:121]   --->   Operation 163 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln119_32 = zext i11 %add_ln119_6" [computeP2/c/computeP2.cpp:119]   --->   Operation 164 'zext' 'zext_ln119_32' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 165 [1/1] (0.00ns)   --->   "%P2_addr_4 = getelementptr i8 %P2, i64 0, i64 %zext_ln119_32" [computeP2/c/computeP2.cpp:119]   --->   Operation 165 'getelementptr' 'P2_addr_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 166 [2/2] (3.25ns)   --->   "%P2_load_3 = load i11 %P2_addr_4" [computeP2/c/computeP2.cpp:119]   --->   Operation 166 'load' 'P2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>

State 48 <SV = 47> <Delay = 5.16>
ST_48 : Operation 167 [1/2] (3.25ns)   --->   "%P2_load_3 = load i11 %P2_addr_4" [computeP2/c/computeP2.cpp:119]   --->   Operation 167 'load' 'P2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_48 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln119_33 = zext i8 %P2_load_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 168 'zext' 'zext_ln119_33' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln119_34 = zext i5 %v2_load_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 169 'zext' 'zext_ln119_34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 170 [1/1] (1.91ns)   --->   "%tmp_6 = add i9 %zext_ln119_34, i9 %zext_ln119_33" [computeP2/c/computeP2.cpp:119]   --->   Operation 170 'add' 'tmp_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.44>
ST_49 : Operation 171 [13/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 171 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.44>
ST_50 : Operation 172 [12/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 172 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.44>
ST_51 : Operation 173 [11/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 173 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.44>
ST_52 : Operation 174 [10/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 174 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.44>
ST_53 : Operation 175 [9/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 175 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.44>
ST_54 : Operation 176 [8/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 176 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.44>
ST_55 : Operation 177 [7/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 177 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.44>
ST_56 : Operation 178 [6/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 178 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.44>
ST_57 : Operation 179 [5/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 179 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.44>
ST_58 : Operation 180 [4/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 180 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.44>
ST_59 : Operation 181 [3/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 181 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.44>
ST_60 : Operation 182 [2/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 182 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.69>
ST_61 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [computeP2/c/computeP2.cpp:117]   --->   Operation 183 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 184 [1/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 184 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln121_6 = trunc i8 %urem_ln121_3" [computeP2/c/computeP2.cpp:121]   --->   Operation 185 'trunc' 'trunc_ln121_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln121 = store i8 %trunc_ln121_6, i11 %P2_addr_4" [computeP2/c/computeP2.cpp:121]   --->   Operation 186 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_61 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 187 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ P2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000]
v1_read            (read             ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln117           (br               ) [ 01111111111111111111111111111111111111111111111111111111111111]
i                  (phi              ) [ 00111111111111111111111111111111100000000000000000000000000000]
zext_ln117         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln117_2       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln117         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln117           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln117          (add              ) [ 01111111111111111111111111111111111111111111111111111111111111]
add_ln119          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P2_addr            (getelementptr    ) [ 00011111111111111000000000000000000000000000000000000000000000]
v2_addr            (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000]
ret_ln123          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000]
P2_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_18      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
v2_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_19      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp                (add              ) [ 00001111111111111000000000000000000000000000000000000000000000]
urem_ln121         (urem             ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln121        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln121        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
or_ln117           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_20      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_21      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln119_2        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_22      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P2_addr_2          (getelementptr    ) [ 00000000000000000011111111111111000000000000000000000000000000]
v2_addr_1          (getelementptr    ) [ 00000000000000000010000000000000000000000000000000000000000000]
P2_load_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_23      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
v2_load_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_24      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_4              (add              ) [ 00000000000000000001111111111111000000000000000000000000000000]
urem_ln121_1       (urem             ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln121_4      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln121        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
or_ln117_1         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_25      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_26      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln119_4        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_27      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P2_addr_3          (getelementptr    ) [ 00000000000000000000000000000000011111111111111000000000000000]
v2_addr_2          (getelementptr    ) [ 00000000000000000000000000000000010000000000000000000000000000]
or_ln117_2         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_30      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_31      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln119_6        (add              ) [ 00000000000000000000000000000000011111111111111100000000000000]
v2_addr_3          (getelementptr    ) [ 00000000000000000000000000000000010000000000000000000000000000]
P2_load_2          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_28      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
v2_load_2          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_29      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_5              (add              ) [ 00000000000000000000000000000000001111111111111000000000000000]
v2_load_3          (load             ) [ 00000000000000000000000000000000001111111111111110000000000000]
urem_ln121_2       (urem             ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln121_5      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln121        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_32      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P2_addr_4          (getelementptr    ) [ 00000000000000000000000000000000000000000000000011111111111111]
P2_load_3          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_33      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_34      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_6              (add              ) [ 00000000000000000000000000000000000000000000000001111111111111]
specloopname_ln117 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000]
urem_ln121_3       (urem             ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln121_6      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln121        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 01111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="P2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="v1_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="11" slack="0"/>
<pin id="44" dir="0" index="1" bw="11" slack="0"/>
<pin id="45" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v1_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="P2_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="11" slack="0"/>
<pin id="52" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P2_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="11" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="P2_load/2 store_ln121/16 P2_load_1/17 store_ln121/31 P2_load_2/32 store_ln121/46 P2_load_3/47 store_ln121/61 "/>
</bind>
</comp>

<comp id="61" class="1004" name="v2_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="5" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="6" slack="0"/>
<pin id="65" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="5" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
<pin id="108" dir="1" index="7" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_load/2 v2_load_1/17 v2_load_2/32 v2_load_3/32 "/>
</bind>
</comp>

<comp id="74" class="1004" name="P2_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="11" slack="0"/>
<pin id="78" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P2_addr_2/17 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v2_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr_1/17 "/>
</bind>
</comp>

<comp id="90" class="1004" name="P2_addr_3_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P2_addr_3/32 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v2_addr_2_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr_2/32 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v2_addr_3_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr_3/32 "/>
</bind>
</comp>

<comp id="118" class="1004" name="P2_addr_4_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P2_addr_4/47 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="1"/>
<pin id="128" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln117_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln117_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln117_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="6" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln117_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln119_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="11" slack="1"/>
<pin id="162" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln119_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln119_18_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_18/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln119_19_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_19/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="1"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln121/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln121_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/16 "/>
</bind>
</comp>

<comp id="193" class="1004" name="or_ln117_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="15"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117/17 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln119_20_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_20/17 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln119_21_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_21/17 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln119_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="16"/>
<pin id="211" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_2/17 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln119_22_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_22/17 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln119_23_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_23/18 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln119_24_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_24/18 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/18 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="1"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln121_1/19 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln121_4_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_4/31 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln117_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="30"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117_1/32 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln119_25_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_25/32 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln119_26_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_26/32 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln119_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="31"/>
<pin id="260" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_4/32 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln119_27_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_27/32 "/>
</bind>
</comp>

<comp id="267" class="1004" name="or_ln117_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="30"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117_2/32 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln119_30_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_30/32 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln119_31_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_31/32 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln119_6_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="31"/>
<pin id="285" dir="1" index="2" bw="11" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_6/32 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln119_28_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_28/33 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln119_29_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_29/33 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/33 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="1"/>
<pin id="303" dir="0" index="1" bw="6" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln121_2/34 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln121_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_5/46 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln119_32_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="15"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_32/47 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln119_33_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_33/48 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln119_34_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="15"/>
<pin id="321" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_34/48 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/48 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="1"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln121_3/49 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln121_6_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_6/61 "/>
</bind>
</comp>

<comp id="338" class="1005" name="v1_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="1"/>
<pin id="340" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v1_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="add_ln117_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="354" class="1005" name="P2_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="1"/>
<pin id="356" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="P2_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="v2_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="1"/>
<pin id="361" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="369" class="1005" name="P2_addr_2_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="1"/>
<pin id="371" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="P2_addr_2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="v2_addr_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="1"/>
<pin id="376" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_4_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="1"/>
<pin id="381" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="384" class="1005" name="P2_addr_3_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="1"/>
<pin id="386" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="P2_addr_3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="v2_addr_2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="1"/>
<pin id="391" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr_2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="add_ln119_6_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="15"/>
<pin id="396" dir="1" index="1" bw="11" slack="15"/>
</pin_list>
<bind>
<opset="add_ln119_6 "/>
</bind>
</comp>

<comp id="399" class="1005" name="v2_addr_3_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="1"/>
<pin id="401" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr_3 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_5_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="1"/>
<pin id="406" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="409" class="1005" name="v2_load_3_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="15"/>
<pin id="411" dir="1" index="1" bw="5" slack="15"/>
</pin_list>
<bind>
<opset="v2_load_3 "/>
</bind>
</comp>

<comp id="414" class="1005" name="P2_addr_4_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="1"/>
<pin id="416" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="P2_addr_4 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_6_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="1"/>
<pin id="421" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="130" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="146"><net_src comp="130" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="130" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="130" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="143" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="172"><net_src comp="55" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="68" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="183" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="197"><net_src comp="126" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="207"><net_src comp="193" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="221"><net_src comp="55" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="68" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="218" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="246"><net_src comp="126" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="256"><net_src comp="242" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="271"><net_src comp="126" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="281"><net_src comp="267" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="55" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="68" pin="7"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="287" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="318"><net_src comp="55" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="315" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="341"><net_src comp="42" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="352"><net_src comp="153" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="357"><net_src comp="48" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="362"><net_src comp="61" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="367"><net_src comp="177" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="372"><net_src comp="74" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="377"><net_src comp="82" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="382"><net_src comp="226" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="387"><net_src comp="90" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="392"><net_src comp="98" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="397"><net_src comp="282" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="402"><net_src comp="110" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="407"><net_src comp="295" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="412"><net_src comp="68" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="417"><net_src comp="118" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="422"><net_src comp="322" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="328" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: P2 | {16 31 46 61 }
 - Input state : 
	Port: add_vectors.2 : P2 | {2 3 17 18 32 33 47 48 }
	Port: add_vectors.2 : v1 | {1 }
	Port: add_vectors.2 : v2 | {2 3 17 18 32 33 }
  - Chain level:
	State 1
	State 2
		zext_ln117 : 1
		zext_ln117_2 : 1
		icmp_ln117 : 1
		br_ln117 : 2
		add_ln117 : 1
		add_ln119 : 2
		zext_ln119 : 3
		P2_addr : 4
		P2_load : 5
		v2_addr : 2
		v2_load : 3
	State 3
		zext_ln119_18 : 1
		zext_ln119_19 : 1
		tmp : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		trunc_ln121 : 1
		store_ln121 : 2
	State 17
		add_ln119_2 : 1
		zext_ln119_22 : 2
		P2_addr_2 : 3
		P2_load_1 : 4
		v2_addr_1 : 1
		v2_load_1 : 2
	State 18
		zext_ln119_23 : 1
		zext_ln119_24 : 1
		tmp_4 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		trunc_ln121_4 : 1
		store_ln121 : 2
	State 32
		add_ln119_4 : 1
		zext_ln119_27 : 2
		P2_addr_3 : 3
		P2_load_2 : 4
		v2_addr_2 : 1
		v2_load_2 : 2
		add_ln119_6 : 1
		v2_addr_3 : 1
		v2_load_3 : 2
	State 33
		zext_ln119_28 : 1
		zext_ln119_29 : 1
		tmp_5 : 2
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		trunc_ln121_5 : 1
		store_ln121 : 2
	State 47
		P2_addr_4 : 1
		P2_load_3 : 2
	State 48
		zext_ln119_33 : 1
		tmp_6 : 2
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		trunc_ln121_6 : 1
		store_ln121 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      grp_fu_183      |   118   |    53   |
|   urem   |      grp_fu_232      |   118   |    53   |
|          |      grp_fu_301      |   118   |    53   |
|          |      grp_fu_328      |   118   |    53   |
|----------|----------------------|---------|---------|
|          |   add_ln117_fu_153   |    0    |    14   |
|          |   add_ln119_fu_159   |    0    |    12   |
|          |      tmp_fu_177      |    0    |    15   |
|          |  add_ln119_2_fu_208  |    0    |    12   |
|    add   |     tmp_4_fu_226     |    0    |    15   |
|          |  add_ln119_4_fu_257  |    0    |    12   |
|          |  add_ln119_6_fu_282  |    0    |    12   |
|          |     tmp_5_fu_295     |    0    |    15   |
|          |     tmp_6_fu_322     |    0    |    15   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln117_fu_147  |    0    |    10   |
|----------|----------------------|---------|---------|
|   read   |  v1_read_read_fu_42  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln117_fu_138  |    0    |    0    |
|          |  zext_ln117_2_fu_143 |    0    |    0    |
|          |   zext_ln119_fu_164  |    0    |    0    |
|          | zext_ln119_18_fu_169 |    0    |    0    |
|          | zext_ln119_19_fu_173 |    0    |    0    |
|          | zext_ln119_20_fu_199 |    0    |    0    |
|          | zext_ln119_21_fu_204 |    0    |    0    |
|          | zext_ln119_22_fu_213 |    0    |    0    |
|          | zext_ln119_23_fu_218 |    0    |    0    |
|   zext   | zext_ln119_24_fu_222 |    0    |    0    |
|          | zext_ln119_25_fu_248 |    0    |    0    |
|          | zext_ln119_26_fu_253 |    0    |    0    |
|          | zext_ln119_27_fu_262 |    0    |    0    |
|          | zext_ln119_30_fu_273 |    0    |    0    |
|          | zext_ln119_31_fu_278 |    0    |    0    |
|          | zext_ln119_28_fu_287 |    0    |    0    |
|          | zext_ln119_29_fu_291 |    0    |    0    |
|          | zext_ln119_32_fu_311 |    0    |    0    |
|          | zext_ln119_33_fu_315 |    0    |    0    |
|          | zext_ln119_34_fu_319 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln121_fu_188  |    0    |    0    |
|   trunc  | trunc_ln121_4_fu_237 |    0    |    0    |
|          | trunc_ln121_5_fu_306 |    0    |    0    |
|          | trunc_ln121_6_fu_333 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    or_ln117_fu_193   |    0    |    0    |
|    or    |   or_ln117_1_fu_242  |    0    |    0    |
|          |   or_ln117_2_fu_267  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   472   |   344   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| P2_addr_2_reg_369 |   11   |
| P2_addr_3_reg_384 |   11   |
| P2_addr_4_reg_414 |   11   |
|  P2_addr_reg_354  |   11   |
| add_ln117_reg_349 |    6   |
|add_ln119_6_reg_394|   11   |
|     i_reg_126     |    6   |
|   tmp_4_reg_379   |    9   |
|   tmp_5_reg_404   |    9   |
|   tmp_6_reg_419   |    9   |
|    tmp_reg_364    |    9   |
|  v1_read_reg_338  |   11   |
| v2_addr_1_reg_374 |    6   |
| v2_addr_2_reg_389 |    6   |
| v2_addr_3_reg_399 |    6   |
|  v2_addr_reg_359  |    6   |
| v2_load_3_reg_409 |    5   |
+-------------------+--------+
|       Total       |   143  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   8  |  11  |   88   ||    42   |
| grp_access_fu_55 |  p1  |   4  |   8  |   32   ||    20   |
| grp_access_fu_68 |  p0  |   6  |   6  |   36   ||    31   |
| grp_access_fu_68 |  p2  |   2  |   0  |    0   ||    9    |
|     i_reg_126    |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  ||  9.3716 ||   111   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   472  |   344  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   111  |
|  Register |    -   |   143  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   615  |   455  |
+-----------+--------+--------+--------+
