// Seed: 4091213974
module module_0 (
    output wor id_0,
    output wor id_1,
    output supply0 id_2,
    output tri id_3,
    output tri0 id_4
);
  initial $display(1, 1, 1'b0, id_6, 1'b0);
  assign module_1.id_0 = 0;
  assign id_6 = 1'd0;
  assign id_6 = 1;
  reg id_7 = id_6;
  reg id_8;
  assign id_7 = 1 !== 1;
  always begin : LABEL_0
    id_7 <= id_8;
  end
  reg id_9 = id_8;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri   id_3
);
  tri0 id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  supply1 id_6 = id_5 + id_1;
endmodule
