Oh no...

Cycle: 34
MARS instruction number: 35	Instruction: addi $9,$0,-1
Expected:	Register Write to Reg: 0x09 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x09 Val: 0x0000FFFF
Incorrect write

Cycle: 35
MARS instruction number: 36	Instruction: xor $17,$9,$0
Expected:	Register Write to Reg: 0x11 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x11 Val: 0x0000FFFF
Incorrect write

Cycle: 36
MARS instruction number: 37	Instruction: lui $1,-21846
Expected:	Register Write to Reg: 0x01 Val: 0xAAAA0000
Got     :	Register Write to Reg: 0x01 Val: 0x0000002A
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


