\hypertarget{struct_a_r_m___m_p_u___region__t}{}\section{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Region\+\_\+t Struct Reference}
\label{struct_a_r_m___m_p_u___region__t}\index{ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}}


{\ttfamily \#include $<$mpu\+\_\+armv7.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_r_m___m_p_u___region__t_a0b30f076910cb037e031563046dd5e10}{R\+B\+AR}}
\begin{DoxyCompactList}\small\item\em The region base address register value (R\+B\+AR) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_a_r_m___m_p_u___region__t_a868291e1acbf1ce869f6e98a7c68718a}\label{struct_a_r_m___m_p_u___region__t_a868291e1acbf1ce869f6e98a7c68718a}} 
uint32\+\_\+t \mbox{\hyperlink{struct_a_r_m___m_p_u___region__t_a868291e1acbf1ce869f6e98a7c68718a}{R\+A\+SR}}
\begin{DoxyCompactList}\small\item\em The region attribute and size register value (R\+A\+SR) M\+P\+U\+\_\+\+R\+A\+SR. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_r_m___m_p_u___region__t_ae9f3dcae5bc76cea6379c01975cc335b}{R\+L\+AR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Struct for a single M\+PU Region 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_a_r_m___m_p_u___region__t_a0b30f076910cb037e031563046dd5e10}\label{struct_a_r_m___m_p_u___region__t_a0b30f076910cb037e031563046dd5e10}} 
\index{ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}!RBAR@{RBAR}}
\index{RBAR@{RBAR}!ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}}
\subsubsection{\texorpdfstring{RBAR}{RBAR}}
{\footnotesize\ttfamily uint32\+\_\+t R\+B\+AR}



The region base address register value (R\+B\+AR) 

Region Base Address Register value \mbox{\Hypertarget{struct_a_r_m___m_p_u___region__t_ae9f3dcae5bc76cea6379c01975cc335b}\label{struct_a_r_m___m_p_u___region__t_ae9f3dcae5bc76cea6379c01975cc335b}} 
\index{ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}!RLAR@{RLAR}}
\index{RLAR@{RLAR}!ARM\_MPU\_Region\_t@{ARM\_MPU\_Region\_t}}
\subsubsection{\texorpdfstring{RLAR}{RLAR}}
{\footnotesize\ttfamily uint32\+\_\+t R\+L\+AR}

Region Limit Address Register value 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/mpu\+\_\+armv7.\+h\item 
C\+M\+S\+I\+S/mpu\+\_\+armv8.\+h\end{DoxyCompactItemize}
