Design Assistant report for ed_synth
Mon Jun  2 16:13:17 2025
Quartus Prime Version 24.3.1 Build 102 01/14/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Elaborated) Results - 0 of 29 Rules Failed
  3. IPC-40021 - Undriven Reference Clock port of protocol IP
  4. IPC-40022 - Reference Clock input of protocol IP not driven by top level clock ports
  5. IPC-40023 - Reference clock frequency mismatch
  6. IPC-40024 - Undriven System Clock port of protocol IP
  7. IPC-40025 - System Clock ports of protocol IP not driven by System Clock IP
  8. IPC-40026 - System clock frequency mismatch
  9. IPC-40027 - Undriven Control Unit Clock port of protocol IP
 10. IPC-40028 - The Control Unit Clock port of protocol IP is not driven by GTS Reset Sequencer IP
 11. IPC-40029 - An individual bit of Control Unit clock port of Reset Sequencer IP can drive up to a cumulative 4 channels of Protocol IP.
 12. IPC-40030 - Reset Request and Grant connectivity checks for protocol IPs
 13. IPC-40031 - The individual Request and Grant bus bits of GTS Reset Sequencer IP to handle the same bits of request and grant ports protocol IP
 14. IPC-40032 - The lock input of the Protocol IP needs to be driven by the lock output of the System Clock IPs
 15. IPC-40034 - A single Reference clock port can drive up to 12 channels
 16. IPC-40035 - Reset Sequencer needed for Transceiver IPs
 17. IPC-40036 - Single Reset Sequencer for every IP on each shoreline
 18. IPC-40037 - Exclusive usage of the System Clock by PCIE IP
 19. IPC-40038 - Individual bit of Control Unit clock of Reset Sequencer IP can drive only a single instance of Ethernet or PCIE IP.
 20. IPC-40039 - One or more input or output ports of GTS Reset Sequencer IP not connected to Protocol IPs
 21. IPC-40041 - Transceiver IPs used in design with a device without any transceiver
 22. RES-10204 - Reset Release Instance Count Check
 23. RES-50005 - RAM Control Signals Driven by Flip-Flops with Asynchronous Clears
 24. FLP-10100 - Large Multipliers are Decomposed
 25. LNT-30020 - Same Signal Source Drives Synchronous and Asynchronous Ports of the Same Register
 26. LNT-30021 - Same Signal Source Drives More Than One Asynchronous Port of a Register
 27. LNT-30022 - Same Signal Source Drives Clock Port and Another Port of a Register
 28. RES-10201 - Power Up Don't Care Setting May Prevent Retiming
 29. TMC-10115 - High Fan-out Signal
 30. TMC-20050 - RAM Control Signals Driven by LUTs or ALMs instead of DFFs
 31. TMC-20051 - RAM Control Signals Driven by High Fan-Out Net



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Elaborated) Results - 0 of 29 Rules Failed                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+--------+----------------------+
; Rule                                                                                                                                           ; Severity ; Violations ; Waived ; Tags                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+--------+----------------------+
; IPC-40021 - Undriven Reference Clock port of protocol IP                                                                                       ; Critical ; 0          ; 0      ; system               ;
; IPC-40022 - Reference Clock input of protocol IP not driven by top level clock ports                                                           ; Critical ; 0          ; 0      ; system               ;
; IPC-40023 - Reference clock frequency mismatch                                                                                                 ; Critical ; 0          ; 0      ; system               ;
; IPC-40024 - Undriven System Clock port of protocol IP                                                                                          ; Critical ; 0          ; 0      ; system               ;
; IPC-40025 - System Clock ports of protocol IP not driven by System Clock IP                                                                    ; Critical ; 0          ; 0      ; system               ;
; IPC-40026 - System clock frequency mismatch                                                                                                    ; Critical ; 0          ; 0      ; system               ;
; IPC-40027 - Undriven Control Unit Clock port of protocol IP                                                                                    ; Critical ; 0          ; 0      ; system               ;
; IPC-40028 - The Control Unit Clock port of protocol IP is not driven by GTS Reset Sequencer IP                                                 ; Critical ; 0          ; 0      ; system               ;
; IPC-40029 - An individual bit of Control Unit clock port of Reset Sequencer IP can drive up to a cumulative 4 channels of Protocol IP.         ; Critical ; 0          ; 0      ; system               ;
; IPC-40030 - Reset Request and Grant connectivity checks for protocol IPs                                                                       ; Critical ; 0          ; 0      ; system               ;
; IPC-40031 - The individual Request and Grant bus bits of GTS Reset Sequencer IP to handle the same bits of request and grant ports protocol IP ; Critical ; 0          ; 0      ; system               ;
; IPC-40032 - The lock input of the Protocol IP needs to be driven by the lock output of the System Clock IPs                                    ; Critical ; 0          ; 0      ; system               ;
; IPC-40034 - A single Reference clock port can drive up to 12 channels                                                                          ; Critical ; 0          ; 0      ; system               ;
; IPC-40035 - Reset Sequencer needed for Transceiver IPs                                                                                         ; Critical ; 0          ; 0      ; system               ;
; IPC-40036 - Single Reset Sequencer for every IP on each shoreline                                                                              ; Critical ; 0          ; 0      ; system               ;
; IPC-40037 - Exclusive usage of the System Clock by PCIE IP                                                                                     ; Critical ; 0          ; 0      ; system               ;
; IPC-40038 - Individual bit of Control Unit clock of Reset Sequencer IP can drive only a single instance of Ethernet or PCIE IP.                ; Critical ; 0          ; 0      ; system               ;
; IPC-40039 - One or more input or output ports of GTS Reset Sequencer IP not connected to Protocol IPs                                          ; Critical ; 0          ; 0      ; system               ;
; IPC-40041 - Transceiver IPs used in design with a device without any transceiver                                                               ; Critical ; 0          ; 0      ; system               ;
; RES-10204 - Reset Release Instance Count Check                                                                                                 ; High     ; 0          ; 0      ; system               ;
; RES-50005 - RAM Control Signals Driven by Flip-Flops with Asynchronous Clears                                                                  ; Medium   ; 0          ; 0      ; ram, reset-usage     ;
; FLP-10100 - Large Multipliers are Decomposed                                                                                                   ; Low      ; 0          ; 0      ; dsp, synthesis       ;
; LNT-30020 - Same Signal Source Drives Synchronous and Asynchronous Ports of the Same Register                                                  ; Low      ; 0          ; 0      ; nonstandard-timing   ;
; LNT-30021 - Same Signal Source Drives More Than One Asynchronous Port of a Register                                                            ; Low      ; 0          ; 0      ; nonstandard-timing   ;
; LNT-30022 - Same Signal Source Drives Clock Port and Another Port of a Register                                                                ; Low      ; 0          ; 0      ; nonstandard-timing   ;
; RES-10201 - Power Up Don't Care Setting May Prevent Retiming                                                                                   ; Low      ; 0          ; 0      ; reset-usage, retime  ;
; TMC-10115 - High Fan-out Signal                                                                                                                ; Low      ; 0          ; 0      ; register-duplication ;
; TMC-20050 - RAM Control Signals Driven by LUTs or ALMs instead of DFFs                                                                         ; Low      ; 0          ; 0      ; ram                  ;
; TMC-20051 - RAM Control Signals Driven by High Fan-Out Net                                                                                     ; Low      ; 0          ; 0      ; ram                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+--------+----------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------+
; IPC-40021 - Undriven Reference Clock port of protocol IP ;
+----------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------+
; IPC-40022 - Reference Clock input of protocol IP not driven by top level clock ports ;
+--------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------+
; IPC-40023 - Reference clock frequency mismatch ;
+------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; IPC-40024 - Undriven System Clock port of protocol IP ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; IPC-40025 - System Clock ports of protocol IP not driven by System Clock IP ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; IPC-40026 - System clock frequency mismatch ;
+---------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------+
; IPC-40027 - Undriven Control Unit Clock port of protocol IP ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------------------------------+
; IPC-40028 - The Control Unit Clock port of protocol IP is not driven by GTS Reset Sequencer IP ;
+------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------+
; IPC-40029 - An individual bit of Control Unit clock port of Reset Sequencer IP can drive up to a cumulative 4 channels of Protocol IP. ;
+----------------------------------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------+
; IPC-40030 - Reset Request and Grant connectivity checks for protocol IPs ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------------------------------------------------------------------------------+
; IPC-40031 - The individual Request and Grant bus bits of GTS Reset Sequencer IP to handle the same bits of request and grant ports protocol IP ;
+------------------------------------------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------------+
; IPC-40032 - The lock input of the Protocol IP needs to be driven by the lock output of the System Clock IPs ;
+-------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------+
; IPC-40034 - A single Reference clock port can drive up to 12 channels ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------+
; IPC-40035 - Reset Sequencer needed for Transceiver IPs ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------+
; IPC-40036 - Single Reset Sequencer for every IP on each shoreline ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; IPC-40037 - Exclusive usage of the System Clock by PCIE IP ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------+
; IPC-40038 - Individual bit of Control Unit clock of Reset Sequencer IP can drive only a single instance of Ethernet or PCIE IP. ;
+---------------------------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------+
; IPC-40039 - One or more input or output ports of GTS Reset Sequencer IP not connected to Protocol IPs ;
+-------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Critical
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------+
; IPC-40041 - Transceiver IPs used in design with a device without any transceiver ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------+
; RES-10204 - Reset Release Instance Count Check ;
+------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------+
; RES-50005 - RAM Control Signals Driven by Flip-Flops with Asynchronous Clears ;
+-------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; FLP-10100 - Large Multipliers are Decomposed ;
+----------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------------------+
; LNT-30020 - Same Signal Source Drives Synchronous and Asynchronous Ports of the Same Register ;
+-----------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------+
; LNT-30021 - Same Signal Source Drives More Than One Asynchronous Port of a Register ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------+
; LNT-30022 - Same Signal Source Drives Clock Port and Another Port of a Register ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; RES-10201 - Power Up Don't Care Setting May Prevent Retiming ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		fanout = 50000
+---------------------------------+
; TMC-10115 - High Fan-out Signal ;
+---------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		RAM_Inference_Logic_Threshold = 100
+------------------------------------------------------------------------+
; TMC-20050 - RAM Control Signals Driven by LUTs or ALMs instead of DFFs ;
+------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		RAM_Inference_High_Fanout_Net_Threshold = 2000
+------------------------------------------------------------+
; TMC-20051 - RAM Control Signals Driven by High Fan-Out Net ;
+------------------------------------------------------------+


