// Seed: 3858808126
module module_0 (
    output wire id_0,
    output wor  id_1
);
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wand id_10,
    input supply0 id_11
);
  module_0 modCall_1 (
      id_10,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
program module_2 (
    output tri1 id_0,
    output tri1 id_1,
    input  wand id_2,
    output tri  id_3,
    input  wand id_4,
    output wand id_5
);
  wire ["" : -1 'b0] id_7;
  assign id_7 = id_4;
  wire id_8, id_9, id_10[-1 : 1 'b0];
  bit   id_11;
  logic id_12;
  wire [1 : -1] id_13, id_14;
  always id_11 <= id_9;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic id_15;
endprogram
