// Seed: 2063781017
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3
);
  logic id_5 = (~1);
endmodule
module module_1 #(
    parameter id_0  = 32'd81,
    parameter id_11 = 32'd30,
    parameter id_12 = 32'd33,
    parameter id_2  = 32'd94,
    parameter id_3  = 32'd60
) (
    input tri0 _id_0,
    input supply0 id_1,
    input tri1 _id_2,
    output wor _id_3,
    output tri id_4,
    input tri0 id_5,
    input wire id_6,
    output wand id_7,
    output uwire id_8,
    input wand id_9
);
  logic [1 : 1] _id_11;
  ;
  wire _id_12;
  wire [-1 : -1  ==  1] id_13;
  logic [id_3  ==  id_2 : id_11] id_14;
  ;
  always @(-1 or -1);
  integer id_15[1 'd0 -  (  id_3  ) : 1 'b0];
  ;
  assign id_14[-1'b0+:id_0] = -1'b0;
  assign id_13 = id_11;
  wire id_16 = id_5, id_17;
  wire [-1 : 1] id_18;
  tri1 id_19;
  assign id_3 = id_9;
  always @(-1 or id_0);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_4,
      id_6
  );
  assign modCall_1.id_0 = 0;
  localparam id_20 = 1'd0;
  if (1) begin : LABEL_0
    logic [-1 : id_12] id_21;
    ;
  end else wire id_22;
  assign id_19 = -1;
  assign id_17 = ~id_17;
endmodule
