{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "Detect111 = DefineCircuit(\"Detect111\", \"O\", Out(Bit), \"I\", In(Bit), *ClockInterface(has_ce=False))\n",
      "\n",
      "Buffer = DefineCircuit(\"__silica_BufferDetect111\", \"I\", In(Bits(6)), \"O\", Out(Bits(6)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "__silica_yield_state = Register(2, init=1, has_ce=False)\n",
      "\n",
      "wireclock(Detect111, __silica_yield_state)\n",
      "\n",
      "__silica_yield_state_next = Or(6, 2)\n",
      "wire(__silica_yield_state_next.O, __silica_yield_state.I)\n",
      "I = Detect111.I\n",
      "__silica_yield_state_next_0 = And(2, 2)\n",
      "wire(__silica_yield_state_next_0.O, __silica_yield_state_next.I0)\n",
      "for __silica_j in range(2):\n",
      "    wire(__silica_yield_state_next_0.I0[__silica_j], __silica_path_state.O[0])\n",
      "__silica_yield_state_next_1 = And(2, 2)\n",
      "wire(__silica_yield_state_next_1.O, __silica_yield_state_next.I1)\n",
      "for __silica_j in range(2):\n",
      "    wire(__silica_yield_state_next_1.I0[__silica_j], __silica_path_state.O[1])\n",
      "__silica_yield_state_next_2 = And(2, 2)\n",
      "wire(__silica_yield_state_next_2.O, __silica_yield_state_next.I2)\n",
      "for __silica_j in range(2):\n",
      "    wire(__silica_yield_state_next_2.I0[__silica_j], __silica_path_state.O[2])\n",
      "__silica_yield_state_next_3 = And(2, 2)\n",
      "wire(__silica_yield_state_next_3.O, __silica_yield_state_next.I3)\n",
      "for __silica_j in range(2):\n",
      "    wire(__silica_yield_state_next_3.I0[__silica_j], __silica_path_state.O[3])\n",
      "__silica_yield_state_next_4 = And(2, 2)\n",
      "wire(__silica_yield_state_next_4.O, __silica_yield_state_next.I4)\n",
      "for __silica_j in range(2):\n",
      "    wire(__silica_yield_state_next_4.I0[__silica_j], __silica_path_state.O[4])\n",
      "__silica_yield_state_next_5 = And(2, 2)\n",
      "wire(__silica_yield_state_next_5.O, __silica_yield_state_next.I5)\n",
      "for __silica_j in range(2):\n",
      "    wire(__silica_yield_state_next_5.I0[__silica_j], __silica_path_state.O[5])\n",
      "cnt = Register(2, has_ce=False)\n",
      "wireclock(Detect111, cnt)\n",
      "cnt_next = Or(6, 2)\n",
      "wire(cnt_next.O, cnt.I)\n",
      "cnt_next_0 = And(2, 2)\n",
      "wire(cnt_next_0.O, cnt_next.I0)\n",
      "wire(cnt_next_0.I0[0], __silica_path_state.O[0])\n",
      "wire(cnt_next_0.I0[1], __silica_path_state.O[0])\n",
      "cnt_next_1 = And(2, 2)\n",
      "wire(cnt_next_1.O, cnt_next.I1)\n",
      "wire(cnt_next_1.I0[0], __silica_path_state.O[1])\n",
      "wire(cnt_next_1.I0[1], __silica_path_state.O[1])\n",
      "cnt_next_2 = And(2, 2)\n",
      "wire(cnt_next_2.O, cnt_next.I2)\n",
      "wire(cnt_next_2.I0[0], __silica_path_state.O[2])\n",
      "wire(cnt_next_2.I0[1], __silica_path_state.O[2])\n",
      "cnt_next_3 = And(2, 2)\n",
      "wire(cnt_next_3.O, cnt_next.I3)\n",
      "wire(cnt_next_3.I0[0], __silica_path_state.O[3])\n",
      "wire(cnt_next_3.I0[1], __silica_path_state.O[3])\n",
      "cnt_next_4 = And(2, 2)\n",
      "wire(cnt_next_4.O, cnt_next.I4)\n",
      "wire(cnt_next_4.I0[0], __silica_path_state.O[4])\n",
      "wire(cnt_next_4.I0[1], __silica_path_state.O[4])\n",
      "cnt_next_5 = And(2, 2)\n",
      "wire(cnt_next_5.O, cnt_next.I5)\n",
      "wire(cnt_next_5.I0[0], __silica_path_state.O[5])\n",
      "wire(cnt_next_5.I0[1], __silica_path_state.O[5])\n",
      "O = Or(6, None)\n",
      "wire(O.O, Detect111.O)\n",
      "O_0 = And(2, None)\n",
      "wire(O_0.O, O.I0)\n",
      "wire(O_0.I0, __silica_path_state.O[0])\n",
      "O_1 = And(2, None)\n",
      "wire(O_1.O, O.I1)\n",
      "wire(O_1.I0, __silica_path_state.O[1])\n",
      "O_2 = And(2, None)\n",
      "wire(O_2.O, O.I2)\n",
      "wire(O_2.I0, __silica_path_state.O[2])\n",
      "O_3 = And(2, None)\n",
      "wire(O_3.O, O.I3)\n",
      "wire(O_3.I0, __silica_path_state.O[3])\n",
      "O_4 = And(2, None)\n",
      "wire(O_4.O, O.I4)\n",
      "wire(O_4.I0, __silica_path_state.O[4])\n",
      "O_5 = And(2, None)\n",
      "wire(O_5.O, O.I5)\n",
      "wire(O_5.I0, __silica_path_state.O[5])\n",
      "cnt_next_0_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_0 = I\n",
      "__silica_cond_1 = lt(cnt.O, uint(3, 2))\n",
      "cnt_next_0_tmp = add(cnt.O, uint(1, 2))\n",
      "O_0_tmp = eq(cnt_next_0_tmp, uint(3, 2))\n",
      "wire(__silica_yield_state_next_0.I1, bits(1 << 1, 2))\n",
      "for __silica_i in range(2):\n",
      "    wire(cnt_next_0_tmp[__silica_i], cnt_next_0.I1[__silica_i])\n",
      "wire(O_0_tmp, O_0.I1)\n",
      "wire(__silica_path_state.I[0], and_(__silica_yield_state.O[0], __silica_cond_0, __silica_cond_1))\n",
      "cnt_next_1_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_2 = I\n",
      "__silica_cond_3 = not_(lt(cnt.O, uint(3, 2)))\n",
      "O_1_tmp = eq(cnt.O, uint(3, 2))\n",
      "wire(__silica_yield_state_next_1.I1, bits(1 << 1, 2))\n",
      "for __silica_i in range(2):\n",
      "    wire(cnt_next_1_tmp[__silica_i], cnt_next_1.I1[__silica_i])\n",
      "wire(O_1_tmp, O_1.I1)\n",
      "wire(__silica_path_state.I[1], and_(__silica_yield_state.O[0], __silica_cond_2, __silica_cond_3))\n",
      "cnt_next_2_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_4 = not_(I)\n",
      "cnt_next_2_tmp = uint(0, 2)\n",
      "O_2_tmp = eq(cnt_next_2_tmp, uint(3, 2))\n",
      "wire(__silica_yield_state_next_2.I1, bits(1 << 1, 2))\n",
      "for __silica_i in range(2):\n",
      "    wire(cnt_next_2_tmp[__silica_i], cnt_next_2.I1[__silica_i])\n",
      "wire(O_2_tmp, O_2.I1)\n",
      "wire(__silica_path_state.I[2], and_(__silica_yield_state.O[0], __silica_cond_4))\n",
      "cnt_next_3_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_5 = I\n",
      "__silica_cond_6 = lt(cnt.O, uint(3, 2))\n",
      "cnt_next_3_tmp = add(cnt.O, uint(1, 2))\n",
      "O_3_tmp = eq(cnt_next_3_tmp, uint(3, 2))\n",
      "wire(__silica_yield_state_next_3.I1, bits(1 << 1, 2))\n",
      "for __silica_i in range(2):\n",
      "    wire(cnt_next_3_tmp[__silica_i], cnt_next_3.I1[__silica_i])\n",
      "wire(O_3_tmp, O_3.I1)\n",
      "wire(__silica_path_state.I[3], and_(__silica_yield_state.O[1], __silica_cond_5, __silica_cond_6))\n",
      "cnt_next_4_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_7 = I\n",
      "__silica_cond_8 = not_(lt(cnt.O, uint(3, 2)))\n",
      "O_4_tmp = eq(cnt.O, uint(3, 2))\n",
      "wire(__silica_yield_state_next_4.I1, bits(1 << 1, 2))\n",
      "for __silica_i in range(2):\n",
      "    wire(cnt_next_4_tmp[__silica_i], cnt_next_4.I1[__silica_i])\n",
      "wire(O_4_tmp, O_4.I1)\n",
      "wire(__silica_path_state.I[4], and_(__silica_yield_state.O[1], __silica_cond_7, __silica_cond_8))\n",
      "cnt_next_5_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_9 = not_(I)\n",
      "cnt_next_5_tmp = uint(0, 2)\n",
      "O_5_tmp = eq(cnt_next_5_tmp, uint(3, 2))\n",
      "wire(__silica_yield_state_next_5.I1, bits(1 << 1, 2))\n",
      "for __silica_i in range(2):\n",
      "    wire(cnt_next_5_tmp[__silica_i], cnt_next_5.I1[__silica_i])\n",
      "wire(O_5_tmp, O_5.I1)\n",
      "wire(__silica_path_state.I[5], and_(__silica_yield_state.O[1], __silica_cond_9))\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add, uint\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "@si.coroutine(inputs={\"I\" : si.Bit})\n",
    "def Detect111():\n",
    "    cnt = uint(0, 2)\n",
    "    I = yield\n",
    "    while True:\n",
    "        if (I):\n",
    "            if (cnt<3):\n",
    "                cnt = cnt+1\n",
    "        else:\n",
    "            cnt = 0\n",
    "        O = (cnt == 3)\n",
    "        I = yield O\n",
    "        \n",
    "detect111 = si.compile(Detect111(), file_name=\"build/silica_detect111.py\")\n",
    "with open(\"build/silica_detect111.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "In Run Generators\n",
      "\n",
      "Modified?: Yes\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== Detect111 ===\n",
      "\n",
      "   Number of wires:                214\n",
      "   Number of wire bits:            282\n",
      "   Number of public wires:         212\n",
      "   Number of public wire bits:     280\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  9\n",
      "     SB_DFF                          4\n",
      "     SB_LUT4                         5\n",
      "\n",
      "seed: 382974\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_detect111.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          3 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          6 / 1280\n",
      "  DFF        4\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   1\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 130\n",
      "  at iteration #50: temp = 5.43911, wire length = 64\n",
      "  at iteration #100: temp = 2.16049, wire length = 37\n",
      "  at iteration #150: temp = 0.285558, wire length = 9\n",
      "  final wire length = 7\n",
      "\n",
      "After placement:\n",
      "PIOs       2 / 96\n",
      "PLBs       1 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.01s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     4 / 6944\n",
      "span_12    0 / 1440\n",
      "\n",
      "  route time 0.00s\n",
      "write_txt build/silica_detect111.txt...\n",
      "\n",
      "Total number of logic levels: 3\n",
      "Total path delay: 3.75 ns (266.88 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o coreir -m coreir -t Detect111 build/silica_detect111.py\n",
    "!coreir -i build/silica_detect111.json -o build/silica_detect111.v\n",
    "!yosys -p 'synth_ice40 -top Detect111 -blif build/silica_detect111.blif' build/silica_detect111.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -s 382974 --max-passes 300 -d 1k -o build/silica_detect111.txt build/silica_detect111.blif\n",
    "!icetime -tmd hx1k build/silica_detect111.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.27. Printing statistics.\n",
      "\n",
      "=== detect111 ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  7\n",
      "     SB_DFFESR                       2\n",
      "     SB_LUT4                         5\n",
      "\n",
      "seed: 382974\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/verilog_detect111.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          3 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          5 / 1280\n",
      "  DFF        2\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "place...\n",
      "  initial wire length = 157\n",
      "  at iteration #50: temp = 7.81029, wire length = 77\n",
      "  at iteration #100: temp = 3.25659, wire length = 61\n",
      "  at iteration #150: temp = 0.408912, wire length = 4\n",
      "  final wire length = 4\n",
      "\n",
      "After placement:\n",
      "PIOs       2 / 96\n",
      "PLBs       1 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.01s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     2 / 6944\n",
      "span_12    1 / 1440\n",
      "\n",
      "  route time 0.00s\n",
      "write_txt build/verilog_detect111.txt...\n",
      "\n",
      "Total number of logic levels: 2\n",
      "Total path delay: 3.15 ns (317.37 MHz)\n"
     ]
    }
   ],
   "source": [
    "!yosys -p 'synth_ice40 -top detect111 -blif build/verilog_detect111.blif' ../verilog/detect111.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -s 382974 --max-passes 300 -d 1k -o build/verilog_detect111.txt build/verilog_detect111.blif\n",
    "!icetime -tmd hx1k build/verilog_detect111.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
