[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Sun Apr 30 14:19:30 2017
[*]
[dumpfile] "/home/hellwig/GitHub/eco32/fpga/experiments/de2-115/memctrl-128/sim/memctrl-1/dump.vcd"
[dumpfile_mtime] "Sun Apr 30 14:15:43 2017"
[dumpfile_size] 14730033
[savefile] "/home/hellwig/GitHub/eco32/fpga/experiments/de2-115/memctrl-128/sim/memctrl-1/memtest.cfg"
[timestart] 0
[size] 1215 776
[pos] -1 -1
*-16.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] memtest.
[sst_width] 225
[signals_width] 190
[sst_expanded] 1
[sst_vpaned_height] 222
@28
memtest.clk
memtest.clk_ok
memtest.rst
@200
--- INST RD --
@28
memtest.inst_stb
@22
memtest.inst_addr[24:0]
memtest.inst_to_cache[127:0]
@28
memtest.inst_ack
memtest.inst_timeout
@200
--- DATA RD/WR --
@28
memtest.data_stb
memtest.data_we
@22
memtest.data_addr[24:0]
memtest.data_to_mctrl[127:0]
memtest.data_to_cache[127:0]
@28
memtest.data_ack
memtest.data_timeout
@200
--- TEST RESULT --
@28
memtest.test_ended
memtest.test_error
@200
--- SDRAM CHIPS --
@28
memtest.ramctrl_1.sdram_clk
memtest.ramctrl_1.sdram_cke
memtest.ramctrl_1.sdram_cs_n
memtest.ramctrl_1.sdram_ras_n
memtest.ramctrl_1.sdram_cas_n
memtest.ramctrl_1.sdram_we_n
memtest.ramctrl_1.sdram_ba[1:0]
@22
memtest.ramctrl_1.sdram_a[12:0]
@28
memtest.ramctrl_1.sdram_1_dqm[1:0]
@22
memtest.ramctrl_1.sdram_1_dq[15:0]
@28
memtest.ramctrl_1.sdram_2_dqm[1:0]
@22
memtest.ramctrl_1.sdram_2_dq[15:0]
@200
--- SDRAM CTRL --
@28
memtest.ramctrl_1.ram_cnt[1:0]
@22
memtest.ramctrl_1.ram_1_dout[15:0]
memtest.ramctrl_1.ram_2_dout[15:0]
@28
memtest.ramctrl_1.ram_de
@22
memtest.ramctrl_1.data[127:0]
@28
memtest.ramctrl_1.data_ld
memtest.ramctrl_1.ram_cmd[2:0]
@22
memtest.ramctrl_1.count[13:0]
memtest.ramctrl_1.state[4:0]
memtest.ramctrl_1.refcnt[9:0]
@28
memtest.ramctrl_1.refflg
memtest.ramctrl_1.refrst
[pattern_trace] 1
[pattern_trace] 0
