m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simulation/modelsim
vrv32i_rob
Z1 !s110 1554968965
!i10b 1
!s100 0edKO6KRm`=@<A7e`ec^70
I7j4zf@S4zJ7fad0@AV<1U0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1553124470
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1554968965.000000
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB
Z7 tCvgOpt 0
vsimple_dual_port_ram_dual_clock
R1
!i10b 1
!s100 QS@0Q[Uk78XCZ>XZFz00K1
I;_Ag12>gQmXoigkBojieb1
R2
R0
w1553111674
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simple_dual_port_ram_dual_clock.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simple_dual_port_ram_dual_clock.v
L0 1
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simple_dual_port_ram_dual_clock.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simple_dual_port_ram_dual_clock.v|
!i113 1
R5
R6
R7
vtb_rv32i_rob
R1
!i10b 1
!s100 7iQFJN74H9jd_aMz;LO1@2
INChiKT=NaVCFBV5<H1Z4c1
R2
R0
w1553725977
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v
L0 3
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v|
!i113 1
R5
R6
R7
