

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Jul 31 21:53:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.335|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12211|  12211|  12211|  12211|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  12209|  12209|        45|          3|          1|  4056|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 3, D = 45, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 47 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 2 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]" [cnn/conv_1.cpp:8]   --->   Operation 49 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %Filter1_Loop ]" [cnn/conv_1.cpp:30]   --->   Operation 50 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]" [cnn/conv_1.cpp:11]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln30_8, %Filter1_Loop ]" [cnn/conv_1.cpp:30]   --->   Operation 52 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop ]"   --->   Operation 53 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r_0, i32 1, i32 4)" [cnn/conv_1.cpp:23]   --->   Operation 54 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 55 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln23_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r, i32 1, i32 4)" [cnn/conv_1.cpp:23]   --->   Operation 56 'partselect' 'lshr_ln23_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 57 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %c_0, 2" [cnn/conv_1.cpp:23]   --->   Operation 58 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.99ns)   --->   "%icmp_ln8 = icmp eq i12 %indvar_flatten39, -40" [cnn/conv_1.cpp:8]   --->   Operation 59 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln8 = add i12 %indvar_flatten39, 1" [cnn/conv_1.cpp:8]   --->   Operation 60 'add' 'add_ln8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop" [cnn/conv_1.cpp:8]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.55ns)   --->   "%icmp_ln11 = icmp eq i8 %indvar_flatten, -100" [cnn/conv_1.cpp:11]   --->   Operation 62 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:30]   --->   Operation 63 'select' 'select_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.21ns)   --->   "%select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:30]   --->   Operation 64 'select' 'select_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i5 %select_ln30_1 to i1" [cnn/conv_1.cpp:30]   --->   Operation 65 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.02ns)   --->   "%select_ln30_2 = select i1 %icmp_ln11, i4 %lshr_ln23_1, i4 %lshr_ln" [cnn/conv_1.cpp:30]   --->   Operation 66 'select' 'select_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 2, %r_0" [cnn/conv_1.cpp:23]   --->   Operation 67 'add' 'add_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln23_1_mid1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln23, i32 1, i32 4)" [cnn/conv_1.cpp:23]   --->   Operation 68 'partselect' 'lshr_ln23_1_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.02ns)   --->   "%select_ln30_3 = select i1 %icmp_ln11, i4 %lshr_ln23_1_mid1, i4 %lshr_ln23_1" [cnn/conv_1.cpp:30]   --->   Operation 69 'select' 'select_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln30_4 = select i1 %icmp_ln11, i5 3, i5 2" [cnn/conv_1.cpp:30]   --->   Operation 70 'select' 'select_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln30 = add i5 %r_0, %select_ln30_4" [cnn/conv_1.cpp:30]   --->   Operation 71 'add' 'add_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln23_5_mid2_v = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln30, i32 1, i32 4)" [cnn/conv_1.cpp:30]   --->   Operation 72 'partselect' 'zext_ln23_5_mid2_v' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_9)   --->   "%select_ln30_5 = select i1 %icmp_ln11, i5 1, i5 %c" [cnn/conv_1.cpp:30]   --->   Operation 73 'select' 'select_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_10)   --->   "%select_ln30_6 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_1" [cnn/conv_1.cpp:30]   --->   Operation 74 'select' 'select_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln11, true" [cnn/conv_1.cpp:30]   --->   Operation 75 'xor' 'xor_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn/conv_1.cpp:14]   --->   Operation 76 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln14, %xor_ln30" [cnn/conv_1.cpp:30]   --->   Operation 77 'and' 'and_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i5 1, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 78 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_7)   --->   "%or_ln30 = or i1 %and_ln30, %icmp_ln11" [cnn/conv_1.cpp:30]   --->   Operation 79 'or' 'or_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln30_7 = select i1 %or_ln30, i3 0, i3 %f_0" [cnn/conv_1.cpp:30]   --->   Operation 80 'select' 'select_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.21ns)   --->   "%select_ln30_8 = select i1 %and_ln30, i5 %add_ln23_3, i5 %select_ln30" [cnn/conv_1.cpp:30]   --->   Operation 81 'select' 'select_ln30_8' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.78ns)   --->   "%add_ln23_7 = add i5 2, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 82 'add' 'add_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_9 = select i1 %and_ln30, i5 %add_ln23_7, i5 %select_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 83 'select' 'select_ln30_9' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.78ns)   --->   "%add_ln23_11 = add i5 3, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 84 'add' 'add_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_10 = select i1 %and_ln30, i5 %add_ln23_11, i5 %select_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 85 'select' 'select_ln30_10' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln30_7 to i64" [cnn/conv_1.cpp:23]   --->   Operation 86 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_a = getelementptr [6 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 87 'getelementptr' 'conv_1_weights_0_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 88 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_a = getelementptr [6 x float]* @conv_1_weights_0_1, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 89 'getelementptr' 'conv_1_weights_0_1_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 90 'load' 'conv_1_weights_0_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_a = getelementptr [6 x float]* @conv_1_weights_0_2, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 91 'getelementptr' 'conv_1_weights_0_2_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 92 'load' 'conv_1_weights_0_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_a = getelementptr [6 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 93 'getelementptr' 'conv_1_weights_1_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 94 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%conv_1_weights_1_1_a = getelementptr [6 x float]* @conv_1_weights_1_1, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 95 'getelementptr' 'conv_1_weights_1_1_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%conv_1_weights_1_1_l = load float* %conv_1_weights_1_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 96 'load' 'conv_1_weights_1_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv_1_weights_1_2_a = getelementptr [6 x float]* @conv_1_weights_1_2, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 97 'getelementptr' 'conv_1_weights_1_2_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%conv_1_weights_1_2_l = load float* %conv_1_weights_1_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 98 'load' 'conv_1_weights_1_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 99 [1/1] (1.91ns)   --->   "%add_ln11 = add i8 1, %indvar_flatten" [cnn/conv_1.cpp:11]   --->   Operation 99 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.80>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln30_2, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 100 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i9 %tmp_11 to i10" [cnn/conv_1.cpp:23]   --->   Operation 101 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_12 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln30_2, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 102 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i6 %tmp_12 to i10" [cnn/conv_1.cpp:23]   --->   Operation 103 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.82ns)   --->   "%sub_ln23 = sub i10 %zext_ln23_1, %zext_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 104 'sub' 'sub_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln30_3, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 105 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i9 %tmp_13 to i10" [cnn/conv_1.cpp:23]   --->   Operation 106 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln30_3, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 107 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i6 %tmp_14 to i10" [cnn/conv_1.cpp:23]   --->   Operation 108 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.82ns)   --->   "%sub_ln23_1 = sub i10 %zext_ln23_3, %zext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 109 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %select_ln30_8 to i10" [cnn/conv_1.cpp:30]   --->   Operation 110 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.73ns)   --->   "%add_ln23_4 = add i10 %sub_ln23, %zext_ln30_1" [cnn/conv_1.cpp:23]   --->   Operation 111 'add' 'add_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i10 %add_ln23_4 to i64" [cnn/conv_1.cpp:23]   --->   Operation 112 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [392 x float]* %input_0, i64 0, i64 %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 113 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.73ns)   --->   "%add_ln23_5 = add i10 %sub_ln23_1, %zext_ln30_1" [cnn/conv_1.cpp:23]   --->   Operation 114 'add' 'add_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i10 %add_ln23_5 to i64" [cnn/conv_1.cpp:23]   --->   Operation 115 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [392 x float]* %input_0, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 116 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [392 x float]* %input_1, i64 0, i64 %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 117 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr [392 x float]* %input_1, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 118 'getelementptr' 'input_1_addr_1' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i5 %select_ln30_9 to i10" [cnn/conv_1.cpp:30]   --->   Operation 119 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.73ns)   --->   "%add_ln23_8 = add i10 %sub_ln23, %zext_ln30_3" [cnn/conv_1.cpp:23]   --->   Operation 120 'add' 'add_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i10 %add_ln23_8 to i64" [cnn/conv_1.cpp:23]   --->   Operation 121 'zext' 'zext_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr [392 x float]* %input_0, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 122 'getelementptr' 'input_0_addr_3' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.73ns)   --->   "%add_ln23_9 = add i10 %sub_ln23_1, %zext_ln30_3" [cnn/conv_1.cpp:23]   --->   Operation 123 'add' 'add_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i10 %add_ln23_9 to i64" [cnn/conv_1.cpp:23]   --->   Operation 124 'zext' 'zext_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr [392 x float]* %input_0, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 125 'getelementptr' 'input_0_addr_4' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%input_1_addr_3 = getelementptr [392 x float]* %input_1, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 126 'getelementptr' 'input_1_addr_3' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%input_1_addr_4 = getelementptr [392 x float]* %input_1, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 127 'getelementptr' 'input_1_addr_4' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 0.00>
ST_3 : Operation 128 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 128 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 129 [2/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 129 'load' 'input_1_load' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 130 'load' 'input_0_load' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 131 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 131 'load' 'conv_1_weights_0_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 132 [2/2] (3.25ns)   --->   "%input_1_load_1 = load float* %input_1_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 132 'load' 'input_1_load_1' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 133 [2/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 133 'load' 'input_0_load_1' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 134 'load' 'conv_1_weights_0_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 135 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 135 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 136 [2/2] (3.25ns)   --->   "%input_0_load_3 = load float* %input_0_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 136 'load' 'input_0_load_3' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 137 [2/2] (3.25ns)   --->   "%input_1_load_3 = load float* %input_1_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 137 'load' 'input_1_load_3' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%conv_1_weights_1_1_l = load float* %conv_1_weights_1_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 138 'load' 'conv_1_weights_1_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 139 [2/2] (3.25ns)   --->   "%input_0_load_4 = load float* %input_0_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 139 'load' 'input_0_load_4' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 140 [2/2] (3.25ns)   --->   "%input_1_load_4 = load float* %input_1_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 140 'load' 'input_1_load_4' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 141 [1/2] (3.25ns)   --->   "%conv_1_weights_1_2_l = load float* %conv_1_weights_1_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 141 'load' 'conv_1_weights_1_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 4 <SV = 3> <Delay = 16.3>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %zext_ln23_5_mid2_v, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 142 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i9 %tmp_9 to i10" [cnn/conv_1.cpp:23]   --->   Operation 143 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_10 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %zext_ln23_5_mid2_v, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 144 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i6 %tmp_10 to i10" [cnn/conv_1.cpp:23]   --->   Operation 145 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.82ns)   --->   "%sub_ln23_2 = sub i10 %zext_ln23_5, %zext_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 146 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.73ns)   --->   "%add_ln23_6 = add i10 %sub_ln23_2, %zext_ln30_1" [cnn/conv_1.cpp:23]   --->   Operation 147 'add' 'add_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i10 %add_ln23_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 148 'sext' 'sext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [392 x float]* %input_0, i64 0, i64 %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 149 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr [392 x float]* %input_1, i64 0, i64 %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 150 'getelementptr' 'input_1_addr_2' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.73ns)   --->   "%add_ln23_10 = add i10 %sub_ln23_2, %zext_ln30_3" [cnn/conv_1.cpp:23]   --->   Operation 151 'add' 'add_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i5 %select_ln30_10 to i10" [cnn/conv_1.cpp:30]   --->   Operation 152 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (1.73ns)   --->   "%add_ln23_12 = add i10 %sub_ln23, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 153 'add' 'add_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i10 %add_ln23_12 to i64" [cnn/conv_1.cpp:23]   --->   Operation 154 'zext' 'zext_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr [392 x float]* %input_0, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 155 'getelementptr' 'input_0_addr_6' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (1.73ns)   --->   "%add_ln23_13 = add i10 %sub_ln23_1, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 156 'add' 'add_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i10 %add_ln23_13 to i64" [cnn/conv_1.cpp:23]   --->   Operation 157 'zext' 'zext_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr [392 x float]* %input_0, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 158 'getelementptr' 'input_0_addr_7' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.73ns)   --->   "%add_ln23_14 = add i10 %sub_ln23_2, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 159 'add' 'add_ln23_14' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%input_1_addr_6 = getelementptr [392 x float]* %input_1, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 160 'getelementptr' 'input_1_addr_6' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%input_1_addr_7 = getelementptr [392 x float]* %input_1, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 161 'getelementptr' 'input_1_addr_7' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 0.00>
ST_4 : Operation 162 [1/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 162 'load' 'input_1_load' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 163 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 163 'load' 'input_0_load' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 164 [1/1] (0.69ns)   --->   "%select_ln23 = select i1 %trunc_ln30, float %input_1_load, float %input_0_load" [cnn/conv_1.cpp:23]   --->   Operation 164 'select' 'select_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [2/2] (12.3ns)   --->   "%tmp_8 = fmul float %conv_1_weights_0_0_l, %select_ln23" [cnn/conv_1.cpp:23]   --->   Operation 165 'fmul' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/2] (3.25ns)   --->   "%input_1_load_1 = load float* %input_1_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 166 'load' 'input_1_load_1' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 167 [1/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 167 'load' 'input_0_load_1' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 168 [1/1] (0.69ns)   --->   "%select_ln23_1 = select i1 %trunc_ln30, float %input_1_load_1, float %input_0_load_1" [cnn/conv_1.cpp:23]   --->   Operation 168 'select' 'select_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [2/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_0_1_l, %select_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 169 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [2/2] (3.25ns)   --->   "%input_1_load_2 = load float* %input_1_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 170 'load' 'input_1_load_2' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 171 [2/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 171 'load' 'input_0_load_2' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 172 [1/2] (3.25ns)   --->   "%input_0_load_3 = load float* %input_0_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 172 'load' 'input_0_load_3' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 173 [1/2] (3.25ns)   --->   "%input_1_load_3 = load float* %input_1_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 173 'load' 'input_1_load_3' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 174 [1/1] (0.69ns)   --->   "%select_ln23_3 = select i1 %trunc_ln30, float %input_0_load_3, float %input_1_load_3" [cnn/conv_1.cpp:23]   --->   Operation 174 'select' 'select_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 175 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_1_0_l, %select_ln23_3" [cnn/conv_1.cpp:23]   --->   Operation 175 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/2] (3.25ns)   --->   "%input_0_load_4 = load float* %input_0_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 176 'load' 'input_0_load_4' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 177 [1/2] (3.25ns)   --->   "%input_1_load_4 = load float* %input_1_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 177 'load' 'input_1_load_4' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 178 [1/1] (0.69ns)   --->   "%select_ln23_4 = select i1 %trunc_ln30, float %input_0_load_4, float %input_1_load_4" [cnn/conv_1.cpp:23]   --->   Operation 178 'select' 'select_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [2/2] (3.25ns)   --->   "%input_0_load_5 = load float* %input_0_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 179 'load' 'input_0_load_5' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 180 [2/2] (3.25ns)   --->   "%input_1_load_5 = load float* %input_1_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 180 'load' 'input_1_load_5' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 181 [2/2] (3.25ns)   --->   "%input_1_load_6 = load float* %input_1_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 181 'load' 'input_1_load_6' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 182 [2/2] (3.25ns)   --->   "%input_0_load_6 = load float* %input_0_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 182 'load' 'input_0_load_6' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 183 [1/1] (1.65ns)   --->   "%f = add i3 1, %select_ln30_7" [cnn/conv_1.cpp:14]   --->   Operation 183 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (1.24ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11" [cnn/conv_1.cpp:11]   --->   Operation 184 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 16.3>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %select_ln30_1 to i10" [cnn/conv_1.cpp:30]   --->   Operation 185 'zext' 'zext_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30 = mul i10 26, %zext_ln30" [cnn/conv_1.cpp:30]   --->   Operation 186 'mul' 'mul_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_1 = add i10 %mul_ln30, %zext_ln30_1" [cnn/conv_1.cpp:30]   --->   Operation 187 'add' 'add_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i10 %add_ln23_10 to i64" [cnn/conv_1.cpp:23]   --->   Operation 188 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr [392 x float]* %input_0, i64 0, i64 %sext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 189 'getelementptr' 'input_0_addr_5' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%input_1_addr_5 = getelementptr [392 x float]* %input_1, i64 0, i64 %sext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 190 'getelementptr' 'input_1_addr_5' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i10 %add_ln23_14 to i64" [cnn/conv_1.cpp:23]   --->   Operation 191 'zext' 'zext_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr [392 x float]* %input_0, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 192 'getelementptr' 'input_0_addr_8' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%input_1_addr_8 = getelementptr [392 x float]* %input_1, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 193 'getelementptr' 'input_1_addr_8' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 0.00>
ST_5 : Operation 194 [1/2] (12.3ns)   --->   "%tmp_8 = fmul float %conv_1_weights_0_0_l, %select_ln23" [cnn/conv_1.cpp:23]   --->   Operation 194 'fmul' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_0_1_l, %select_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 195 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/2] (3.25ns)   --->   "%input_1_load_2 = load float* %input_1_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 196 'load' 'input_1_load_2' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 197 [1/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 197 'load' 'input_0_load_2' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 198 [1/1] (0.69ns)   --->   "%select_ln23_2 = select i1 %trunc_ln30, float %input_1_load_2, float %input_0_load_2" [cnn/conv_1.cpp:23]   --->   Operation 198 'select' 'select_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 199 [2/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_0_2_l, %select_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 199 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_1_0_l, %select_ln23_3" [cnn/conv_1.cpp:23]   --->   Operation 200 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_1_l, %select_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 201 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/2] (3.25ns)   --->   "%input_0_load_5 = load float* %input_0_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 202 'load' 'input_0_load_5' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 203 [1/2] (3.25ns)   --->   "%input_1_load_5 = load float* %input_1_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 203 'load' 'input_1_load_5' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 204 [1/1] (0.69ns)   --->   "%select_ln23_5 = select i1 %trunc_ln30, float %input_0_load_5, float %input_1_load_5" [cnn/conv_1.cpp:23]   --->   Operation 204 'select' 'select_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 205 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_1_2_l, %select_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 205 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_a = getelementptr [6 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 206 'getelementptr' 'conv_1_weights_2_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 207 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 207 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 208 [1/2] (3.25ns)   --->   "%input_1_load_6 = load float* %input_1_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 208 'load' 'input_1_load_6' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 209 [1/2] (3.25ns)   --->   "%input_0_load_6 = load float* %input_0_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 209 'load' 'input_0_load_6' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 210 [1/1] (0.69ns)   --->   "%select_ln23_6 = select i1 %trunc_ln30, float %input_1_load_6, float %input_0_load_6" [cnn/conv_1.cpp:23]   --->   Operation 210 'select' 'select_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%conv_1_weights_2_1_a = getelementptr [6 x float]* @conv_1_weights_2_1, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 211 'getelementptr' 'conv_1_weights_2_1_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 212 [2/2] (3.25ns)   --->   "%conv_1_weights_2_1_l = load float* %conv_1_weights_2_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 212 'load' 'conv_1_weights_2_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 213 [2/2] (3.25ns)   --->   "%input_1_load_7 = load float* %input_1_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 213 'load' 'input_1_load_7' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 214 [2/2] (3.25ns)   --->   "%input_0_load_7 = load float* %input_0_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 214 'load' 'input_0_load_7' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%conv_1_weights_2_2_a = getelementptr [6 x float]* @conv_1_weights_2_2, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 215 'getelementptr' 'conv_1_weights_2_2_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 216 [2/2] (3.25ns)   --->   "%conv_1_weights_2_2_l = load float* %conv_1_weights_2_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 216 'load' 'conv_1_weights_2_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 217 [2/2] (3.25ns)   --->   "%input_1_load_8 = load float* %input_1_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 217 'load' 'input_1_load_8' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 218 [2/2] (3.25ns)   --->   "%input_0_load_8 = load float* %input_0_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 218 'load' 'input_0_load_8' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>

State 6 <SV = 5> <Delay = 16.3>
ST_6 : Operation 219 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 219 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_0_2_l, %select_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 220 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_1_l, %select_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 221 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_1_2_l, %select_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 222 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 223 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 224 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %conv_1_weights_2_0_l, %select_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 224 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/2] (3.25ns)   --->   "%conv_1_weights_2_1_l = load float* %conv_1_weights_2_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 225 'load' 'conv_1_weights_2_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 226 [1/2] (3.25ns)   --->   "%input_1_load_7 = load float* %input_1_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 226 'load' 'input_1_load_7' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_6 : Operation 227 [1/2] (3.25ns)   --->   "%input_0_load_7 = load float* %input_0_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 227 'load' 'input_0_load_7' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_6 : Operation 228 [1/1] (0.69ns)   --->   "%select_ln23_7 = select i1 %trunc_ln30, float %input_1_load_7, float %input_0_load_7" [cnn/conv_1.cpp:23]   --->   Operation 228 'select' 'select_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 229 [2/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_1_weights_2_1_l, %select_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 229 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/2] (3.25ns)   --->   "%conv_1_weights_2_2_l = load float* %conv_1_weights_2_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 230 'load' 'conv_1_weights_2_2_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 231 [1/2] (3.25ns)   --->   "%input_1_load_8 = load float* %input_1_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 231 'load' 'input_1_load_8' <Predicate = (!icmp_ln8 & trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_6 : Operation 232 [1/2] (3.25ns)   --->   "%input_0_load_8 = load float* %input_0_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 232 'load' 'input_0_load_8' <Predicate = (!icmp_ln8 & !trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_6 : Operation 233 [1/1] (0.69ns)   --->   "%select_ln23_8 = select i1 %trunc_ln30, float %input_1_load_8, float %input_0_load_8" [cnn/conv_1.cpp:23]   --->   Operation 233 'select' 'select_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 234 [2/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_1_weights_2_2_l, %select_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 234 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 235 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 235 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %conv_1_weights_2_0_l, %select_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 236 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_1_weights_2_1_l, %select_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 237 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_1_weights_2_2_l, %select_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 238 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 239 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 239 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 240 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 240 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 241 [4/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 241 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 242 [3/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 242 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 243 [2/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 243 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 244 [1/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 244 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 245 [4/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 245 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 246 [3/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 246 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 247 [2/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 247 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 248 [1/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 248 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 249 [4/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 249 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 250 [3/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 250 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 251 [2/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 251 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 252 [1/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 252 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 253 [4/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 253 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 254 [3/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 254 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 255 [2/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 255 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 256 [1/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 256 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 257 [4/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 257 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 258 [3/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 258 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 259 [2/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 259 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 260 [1/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 260 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 261 [4/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 261 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 262 [3/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 262 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 263 [2/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 263 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 264 [1/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 264 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 265 [4/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 265 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 266 [3/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 266 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 267 [2/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 267 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 268 [1/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 268 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 269 [4/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 269 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 270 [3/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 270 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 271 [2/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 271 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 272 [1/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 272 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 273 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:26]   --->   Operation 273 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_41 : Operation 274 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 274 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 42 <SV = 41> <Delay = 13.7>
ST_42 : Operation 275 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 275 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_42 : Operation 276 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 276 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 277 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 277 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 278 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 278 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 15.9>
ST_45 : Operation 279 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 279 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 280 [2/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 280 'fcmp' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 9.66>
ST_46 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 281 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 282 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)"   --->   Operation 282 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 283 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 284 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln30_1, i3 0)" [cnn/conv_1.cpp:30]   --->   Operation 284 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln30_1, i1 false)" [cnn/conv_1.cpp:30]   --->   Operation 285 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i11 %tmp_15 to i13" [cnn/conv_1.cpp:30]   --->   Operation 286 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln30 = sub i13 %p_shl_cast, %zext_ln30_2" [cnn/conv_1.cpp:30]   --->   Operation 287 'sub' 'sub_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str27) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 288 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [cnn/conv_1.cpp:15]   --->   Operation 289 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [cnn/conv_1.cpp:16]   --->   Operation 290 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i3 %select_ln30_7 to i13" [cnn/conv_1.cpp:30]   --->   Operation 291 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 292 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln30_2 = add i13 %sub_ln30, %zext_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 292 'add' 'add_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i13 %add_ln30_2 to i64" [cnn/conv_1.cpp:30]   --->   Operation 293 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 294 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 294 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %w_sum to i32" [cnn/conv_1.cpp:29]   --->   Operation 295 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 296 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 296 'partselect' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/conv_1.cpp:29]   --->   Operation 297 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 298 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp, -1" [cnn/conv_1.cpp:29]   --->   Operation 298 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 299 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29, 0" [cnn/conv_1.cpp:29]   --->   Operation 299 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%or_ln29 = or i1 %icmp_ln29_7, %icmp_ln29" [cnn/conv_1.cpp:29]   --->   Operation 300 'or' 'or_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 301 [1/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 301 'fcmp' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_s" [cnn/conv_1.cpp:29]   --->   Operation 302 'and' 'and_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 303 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_5 = select i1 %and_ln29, float %w_sum, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 303 'select' 'w_sum_5' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 304 [1/1] (3.25ns)   --->   "store float %w_sum_5, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 304 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_46 : Operation 305 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_7)" [cnn/conv_1.cpp:34]   --->   Operation 305 'specregionend' 'empty_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 306 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 306 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 47 <SV = 2> <Delay = 0.00>
ST_47 : Operation 307 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:37]   --->   Operation 307 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten39', cnn/conv_1.cpp:8) with incoming values : ('add_ln8', cnn/conv_1.cpp:8) [16]  (1.77 ns)

 <State 2>: 6.76ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', cnn/conv_1.cpp:11) with incoming values : ('select_ln11', cnn/conv_1.cpp:11) [18]  (0 ns)
	'icmp' operation ('icmp_ln11', cnn/conv_1.cpp:11) [32]  (1.55 ns)
	'xor' operation ('xor_ln30', cnn/conv_1.cpp:30) [62]  (0 ns)
	'and' operation ('and_ln30', cnn/conv_1.cpp:30) [64]  (0.978 ns)
	'or' operation ('or_ln30', cnn/conv_1.cpp:30) [67]  (0 ns)
	'select' operation ('select_ln30_7', cnn/conv_1.cpp:30) [68]  (0.98 ns)
	'getelementptr' operation ('conv_1_weights_0_0_a', cnn/conv_1.cpp:23) [126]  (0 ns)
	'load' operation ('conv_1_weights_0_0_l', cnn/conv_1.cpp:23) on array 'conv_1_weights_0_0' [127]  (3.25 ns)

 <State 3>: 6.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln23', cnn/conv_1.cpp:23) [43]  (1.82 ns)
	'add' operation ('add_ln23_4', cnn/conv_1.cpp:23) [71]  (1.73 ns)
	'getelementptr' operation ('input_1_addr', cnn/conv_1.cpp:23) [80]  (0 ns)
	'load' operation ('input_1_load', cnn/conv_1.cpp:23) on array 'input_1' [128]  (3.25 ns)

 <State 4>: 16.3ns
The critical path consists of the following:
	'load' operation ('input_1_load', cnn/conv_1.cpp:23) on array 'input_1' [128]  (3.25 ns)
	'select' operation ('select_ln23', cnn/conv_1.cpp:23) [130]  (0.698 ns)
	'fmul' operation ('tmp_8', cnn/conv_1.cpp:23) [131]  (12.4 ns)

 <State 5>: 16.3ns
The critical path consists of the following:
	'load' operation ('input_1_load_2', cnn/conv_1.cpp:23) on array 'input_1' [142]  (3.25 ns)
	'select' operation ('select_ln23_2', cnn/conv_1.cpp:23) [144]  (0.698 ns)
	'fmul' operation ('tmp_0_2', cnn/conv_1.cpp:23) [145]  (12.4 ns)

 <State 6>: 16.3ns
The critical path consists of the following:
	'load' operation ('input_1_load_7', cnn/conv_1.cpp:23) on array 'input_1' [177]  (3.25 ns)
	'select' operation ('select_ln23_7', cnn/conv_1.cpp:23) [179]  (0.698 ns)
	'fmul' operation ('tmp_2_1', cnn/conv_1.cpp:23) [180]  (12.4 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', cnn/conv_1.cpp:23) [173]  (12.4 ns)

 <State 8>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:23) [132]  (10.5 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:23) [132]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [139]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [139]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [139]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [139]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [146]  (10.5 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [146]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [146]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [146]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1', cnn/conv_1.cpp:23) [153]  (10.5 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1', cnn/conv_1.cpp:23) [153]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1', cnn/conv_1.cpp:23) [153]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1', cnn/conv_1.cpp:23) [153]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_1', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_1', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_1', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_1', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_2', cnn/conv_1.cpp:23) [167]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_2', cnn/conv_1.cpp:23) [167]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_2', cnn/conv_1.cpp:23) [167]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_2', cnn/conv_1.cpp:23) [167]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2', cnn/conv_1.cpp:23) [174]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2', cnn/conv_1.cpp:23) [174]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2', cnn/conv_1.cpp:23) [174]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2', cnn/conv_1.cpp:23) [174]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_1', cnn/conv_1.cpp:23) [181]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_1', cnn/conv_1.cpp:23) [181]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_1', cnn/conv_1.cpp:23) [181]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_1', cnn/conv_1.cpp:23) [181]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_2', cnn/conv_1.cpp:23) [188]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_2', cnn/conv_1.cpp:23) [188]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_2', cnn/conv_1.cpp:23) [188]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_2', cnn/conv_1.cpp:23) [188]  (10.5 ns)

 <State 42>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load', cnn/conv_1.cpp:26) on array 'conv_1_bias' [190]  (3.25 ns)
	'fadd' operation ('w_sum', cnn/conv_1.cpp:26) [191]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:26) [191]  (10.5 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:26) [191]  (10.5 ns)

 <State 45>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:26) [191]  (10.5 ns)
	'fcmp' operation ('tmp_s', cnn/conv_1.cpp:29) [198]  (5.43 ns)

 <State 46>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', cnn/conv_1.cpp:29) [198]  (5.43 ns)
	'and' operation ('and_ln29', cnn/conv_1.cpp:29) [199]  (0 ns)
	'select' operation ('w_sum', cnn/conv_1.cpp:29) [200]  (0.978 ns)
	'store' operation ('store_ln30', cnn/conv_1.cpp:30) of variable 'w_sum', cnn/conv_1.cpp:29 on array 'conv_out' [201]  (3.25 ns)

 <State 47>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
