$comment
	File created using the following command:
		vcd file CodeVHDL.msim.vcd -direction
$end
$date
	Tue Jul 16 09:14:29 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CodeVHDL_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var wire 1 # O $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + A~combout $end
$var wire 1 , B~combout $end
$var wire 1 - O~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
$end
#80000
1!
1+
0$
#110000
0!
0+
1$
#160000
1"
1,
0$
#220000
0"
0,
1$
#290000
1!
1+
0$
#320000
1"
1,
1$
1-
1#
#330000
0!
0+
0$
0-
0#
#370000
0"
0,
1$
#1000000
