INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab5/shiftreg/shiftreg.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
