<!doctype html>

<html>

<head>
<title>Project 3-Digital circuit Design</title>
<link rel="stylesheet" type= "text/css" href="stylesheet2.css">
</head>

<body>
<h1>	
<div class = "container">
	<div class= "row">
		<div class= "title">
			<div class = "col-3">
                                       
			</div>
			<div class = "col-9">
				</br><img src ="images/p3_game.jpg" alt="coding Icon" width="80%" height="auto" align="middle">
			</div>
			<div class = "col-2">
                                       
			</div>
		</div></br>
		<div class= "title">
			<div class = "col-4">
                                       
			</div>
			<div class = "col-4">
			 	<div class = "header">Digital circuit Design</div> 
			</div>
			<div class = "col-4">
                                       
			</div>

		</div>
		<div class= "descr">
		Designed circuitry based on requirements and wrote VHDL hardware language to build a system with finite state machine
		 and data path to implement a Roulette game engine in the DE2-115 board;</br>
		
		Built test bench using VHDL language to test system accuracy by Modelsim simulation tool;</br>
		
		Compiled system in Quartus then connected circuits’ inputs outputs with DE2-115 board pins, displayed Roulette game 
		on the board by using switch to set original money and digital screen to show the balance; </br>
		</div>

		<div class= "title">
			<div class = "col-2">
                                       
			</div>
			<div class = "col-3">
				<img src ="images/p3_output.jpg" alt="coding Icon" width="130%" height="auto" align="middle">
			</div>
			<div class = "col-5">
                                 </br></br></br><img src ="images/p3_overview.jpg" alt="coding Icon" width="100%" height="auto" align="middle">     
			</div>
			<div class = "col-2">
                                       
			</div>
		</div></br>
		
		<div class= "descr">
		Implemented a master for a simple bus interface and bit manipulation instructions for a processor that executes
		the RISCV instruction set;</br>

		Wrote VHDL to complete the <a href="https://github.com/evaliu1/ENSC350/blob/master/avalon_master.vhd">Avalon Master</a> 
		that work with processor load/store unit and processing data exchange with processor;</br>
		
		Increased the performance of the processor by using pipelining to separate different functionality.
		</div>

	</div>
	
</div>
</h1>
</body>