[
{'ICLASS': 'ADDSUBPD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE3', 'EXCEPTIONS': 'SSE_TYPE_2', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT MXCSR', 'PATTERN': '0x0F 0xD0 osz_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  REFINING66()', 'OPERANDS': 'REG0=XMM_R():rw:pd REG1=XMM_B():r:pd'},
{'ICLASS': 'ADDSUBPS', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE3', 'EXCEPTIONS': 'SSE_TYPE_2', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT MXCSR', 'PATTERN': '0x0F 0xD0 f2_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()', 'OPERANDS': 'REG0=XMM_R():rw:ps REG1=XMM_B():r:ps'},
{'ICLASS': 'FISTTP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'SSE3', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDB MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:mem32int REG0=XED_REG_ST0:r:IMPL:f80  REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FISTTP', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'SSE3', 'ISA_SET': 'SSE3X87', 'ATTRIBUTES': 'NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDD MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:m64int REG0=XED_REG_ST0:r:IMPL:f80 REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FISTTP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'SSE3', 'ISA_SET': 'SSE3X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:mem16int REG0=XED_REG_ST0:r:IMPL:f80 REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'HADDPD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE3', 'EXCEPTIONS': 'SSE_TYPE_2', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT MXCSR', 'PATTERN': '0x0F 0x7C osz_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  REFINING66()', 'OPERANDS': 'REG0=XMM_R():rw:pd REG1=XMM_B():r:pd'},
{'ICLASS': 'HADDPS', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE3', 'EXCEPTIONS': 'SSE_TYPE_2', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT MXCSR', 'PATTERN': '0x0F 0x7C f2_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()', 'OPERANDS': 'REG0=XMM_R():rw:ps REG1=XMM_B():r:ps'},
{'ICLASS': 'HSUBPD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE3', 'EXCEPTIONS': 'SSE_TYPE_2', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT MXCSR', 'PATTERN': '0x0F 0x7D osz_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  REFINING66()', 'OPERANDS': 'REG0=XMM_R():rw:pd REG1=XMM_B():r:pd'},
{'ICLASS': 'HSUBPS', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE3', 'EXCEPTIONS': 'SSE_TYPE_2', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT MXCSR', 'PATTERN': '0x0F 0x7D f2_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()', 'OPERANDS': 'REG0=XMM_R():rw:ps REG1=XMM_B():r:ps'},
{'ICLASS': 'LDDQU', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE3', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0xF0  MOD[mm] MOD!=3 REG[rrr] RM[nnn] IGNORE66() MODRM() f2_refining_prefix', 'OPERANDS': 'REG0=XMM_R():w:pd MEM0:r:dq'},
{'ICLASS': 'MOVDDUP', 'CPL': '3', 'CATEGORY': 'DATAXFER', 'EXTENSION': 'SSE3', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x12 f2_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()', 'OPERANDS': 'REG0=XMM_R():w:dq REG1=XMM_B():r:q'},
{'ICLASS': 'MOVSHDUP', 'CPL': '3', 'CATEGORY': 'DATAXFER', 'EXTENSION': 'SSE3', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x16 f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()', 'OPERANDS': 'REG0=XMM_R():w:ps REG1=XMM_B():r:ps'},
{'ICLASS': 'MOVSLDUP', 'CPL': '3', 'CATEGORY': 'DATAXFER', 'EXTENSION': 'SSE3', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x12 f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  IGNORE66()', 'OPERANDS': 'REG0=XMM_R():w:ps REG1=XMM_B():r:ps'},
]
