HelpInfo,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||CL207||@W:All reachable assignments to Rollover assign 0, register removed by optimization.||HW4_Q2C.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW4_Q2C.srr'/linenumber/60||HW4_Q2C.v(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\HW4_Q2C.v'/linenumber/40
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist HW4_Q2C ||HW4_Q2C.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW4_Q2C.srr'/linenumber/168||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock HW4_Q2C|clk which controls 16 sequential elements including Q[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||HW4_Q2C.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW4_Q2C.srr'/linenumber/194||hw4_q2c.v(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\HW4_Q2C.v'/linenumber/40
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||HW4_Q2C.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW4_Q2C.srr'/linenumber/196||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.HW4_Q2C(verilog) instance Q[11:0] ||HW4_Q2C.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW4_Q2C.srr'/linenumber/265||hw4_q2c.v(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\HW4_Q2C.v'/linenumber/40
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_6 ||HW4_Q2C.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW4_Q2C.srr'/linenumber/294||null;null
Implementation;Synthesis||FP130||@N: Promoting Net rst_n_c on CLKINT  I_7 ||HW4_Q2C.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW4_Q2C.srr'/linenumber/295||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock HW4_Q2C|clk with period 10.00ns. Please declare a user-defined clock on port clk.||HW4_Q2C.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW4_Q2C.srr'/linenumber/344||null;null
Implementation;Place and Route;RootName:HW4_Q2C
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||HW4_Q2C_layout_log.log;liberoaction://open_report/file/HW4_Q2C_layout_log.log||(null);(null)
