// Seed: 3938055736
module module_0 #(
    parameter id_5 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire _id_5;
  wire [1 : -1] id_6;
  assign module_1.id_2 = 0;
  wire [-1 : -1 'b0] id_7[id_5 : -1 'b0 -  !  -1];
endmodule
module module_1 #(
    parameter id_6 = 32'd2
) (
    input  wand id_0,
    output tri0 id_1,
    output wor  id_2,
    input  tri0 id_3
    , id_8,
    input  tri  id_4,
    input  tri0 id_5,
    input  tri0 _id_6
);
  logic id_9;
  logic [1  ||  1 'b0 ||  -1  ||  id_6  -  1  ||  1 : 1] id_10[-1 'h0 : id_6];
  ;
  wire id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9
  );
  wire id_12;
endmodule
