<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p844" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_844{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_844{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_844{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_844{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_844{left:154px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_844{left:69px;bottom:1060px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t7_844{left:69px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_844{left:69px;bottom:1019px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_844{left:69px;bottom:993px;}
#ta_844{left:95px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_844{left:95px;bottom:979px;letter-spacing:-0.13px;}
#tc_844{left:95px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_844{left:95px;bottom:940px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#te_844{left:95px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tf_844{left:95px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_844{left:95px;bottom:883px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_844{left:69px;bottom:472px;}
#ti_844{left:95px;bottom:476px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tj_844{left:69px;bottom:449px;}
#tk_844{left:95px;bottom:453px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_844{left:95px;bottom:436px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tm_844{left:69px;bottom:410px;}
#tn_844{left:95px;bottom:413px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_844{left:95px;bottom:396px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tp_844{left:69px;bottom:370px;}
#tq_844{left:95px;bottom:373px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tr_844{left:69px;bottom:347px;}
#ts_844{left:95px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_844{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_844{left:95px;bottom:311px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_844{left:95px;bottom:286px;}
#tw_844{left:121px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_844{left:95px;bottom:262px;}
#ty_844{left:121px;bottom:262px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_844{left:95px;bottom:237px;}
#t10_844{left:121px;bottom:237px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_844{left:95px;bottom:213px;}
#t12_844{left:121px;bottom:213px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t13_844{left:95px;bottom:190px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_844{left:95px;bottom:166px;}
#t15_844{left:121px;bottom:166px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t16_844{left:95px;bottom:141px;}
#t17_844{left:121px;bottom:141px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t18_844{left:95px;bottom:117px;}
#t19_844{left:121px;bottom:117px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1a_844{left:209px;bottom:520px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_844{left:310px;bottom:520px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t1c_844{left:220px;bottom:686px;letter-spacing:0.11px;}
#t1d_844{left:470px;bottom:806px;letter-spacing:0.13px;}
#t1e_844{left:575px;bottom:806px;letter-spacing:0.13px;}
#t1f_844{left:483px;bottom:806px;letter-spacing:0.03px;}
#t1g_844{left:588px;bottom:806px;letter-spacing:0.07px;word-spacing:0.09px;}
#t1h_844{left:368px;bottom:806px;letter-spacing:0.12px;word-spacing:0.27px;}
#t1i_844{left:220px;bottom:727px;letter-spacing:0.1px;}
#t1j_844{left:220px;bottom:713px;letter-spacing:0.11px;}
#t1k_844{left:220px;bottom:699px;letter-spacing:0.08px;}
#t1l_844{left:220px;bottom:655px;letter-spacing:0.12px;}
#t1m_844{left:220px;bottom:642px;letter-spacing:0.03px;}
#t1n_844{left:220px;bottom:628px;letter-spacing:0.1px;}
#t1o_844{left:220px;bottom:614px;letter-spacing:0.1px;}
#t1p_844{left:615px;bottom:818px;letter-spacing:0.13px;}
#t1q_844{left:254px;bottom:806px;letter-spacing:0.03px;}
#t1r_844{left:343px;bottom:806px;letter-spacing:0.02px;word-spacing:0.28px;}
#t1s_844{left:444px;bottom:806px;letter-spacing:0.03px;}
#t1t_844{left:652px;bottom:806px;letter-spacing:0.13px;}
#t1u_844{left:432px;bottom:806px;letter-spacing:0.03px;}
#t1v_844{left:330px;bottom:806px;letter-spacing:0.13px;}
#t1w_844{left:317px;bottom:806px;letter-spacing:0.03px;}
#t1x_844{left:305px;bottom:806px;letter-spacing:0.13px;}
#t1y_844{left:292px;bottom:806px;letter-spacing:0.13px;}
#t1z_844{left:614px;bottom:806px;letter-spacing:0.03px;}
#t20_844{left:431px;bottom:573px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t21_844{left:654px;bottom:592px;}
#t22_844{left:251px;bottom:594px;letter-spacing:0.13px;}
#t23_844{left:189px;bottom:821px;letter-spacing:-0.02px;word-spacing:-0.29px;}
#t24_844{left:221px;bottom:671px;letter-spacing:0.1px;}

.s1_844{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_844{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_844{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_844{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_844{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_844{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_844{font-size:12px;font-family:Arial_3ed;color:#000;}
.s8_844{font-size:9px;font-family:Arial_3ed;color:#000;}
.s9_844{font-size:11px;font-family:Arial_3ed;color:#000;}
.t.v0_844{transform:scaleX(1.022);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts844" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg844Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg844" style="-webkit-user-select: none;"><object width="935" height="1210" data="844/844.svg" type="image/svg+xml" id="pdf844" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_844" class="t s1_844">20-130 </span><span id="t2_844" class="t s1_844">Vol. 3B </span>
<span id="t3_844" class="t s2_844">PERFORMANCE MONITORING </span>
<span id="t4_844" class="t s3_844">20.6.7.2 </span><span id="t5_844" class="t s3_844">GBSQ Event Interface </span>
<span id="t6_844" class="t s4_844">The layout of MSR_EMON_L3_CTR_CTL0 and MSR_EMON_L3_CTR_CTL1 is given in Figure 20-60. Counting starts </span>
<span id="t7_844" class="t s4_844">after software writes a non-zero value to one or more of the upper 32 bits. </span>
<span id="t8_844" class="t s4_844">The event mask field (bits 58:32) consists of the following eight attributes: </span>
<span id="t9_844" class="t s5_844">• </span><span id="ta_844" class="t s4_844">Agent_Select (bits 35:32): The definition of this field differs slightly between Intel Xeon processor 7100 and </span>
<span id="tb_844" class="t s4_844">7400. </span>
<span id="tc_844" class="t s4_844">For Intel Xeon processor 7100 series, each bit specifies a logical processor in the physical package. The lower </span>
<span id="td_844" class="t s4_844">two bits corresponds to two logical processors in the first processor core, the upper two bits corresponds to two </span>
<span id="te_844" class="t s4_844">logical processors in the second processor core. 0FH encoding matches transactions from any logical processor. </span>
<span id="tf_844" class="t s4_844">For Intel Xeon processor 7400 series, each bit of [34:32] specifies the SDI logic of a dual-core module as the </span>
<span id="tg_844" class="t s4_844">originator of the transaction. A value of 0111B in bits [35:32] specifies transaction from any processor core. </span>
<span id="th_844" class="t s5_844">• </span><span id="ti_844" class="t s4_844">Data_Flow (bits 37:36): Bit 36 specifies demand transactions, bit 37 specifies prefetch transactions. </span>
<span id="tj_844" class="t s5_844">• </span><span id="tk_844" class="t s4_844">Type_Match (bits 43:38): Specifies transaction types. If all six bits are set, event count will include all </span>
<span id="tl_844" class="t s4_844">transaction types. </span>
<span id="tm_844" class="t s5_844">• </span><span id="tn_844" class="t s4_844">Snoop_Match: (bits 46:44): The three bits specify (in ascending bit position) clean snoop result, HIT snoop </span>
<span id="to_844" class="t s4_844">result, and HITM snoop results respectively. </span>
<span id="tp_844" class="t s5_844">• </span><span id="tq_844" class="t s4_844">L3_State (bits 53:47): Each bit specifies an L2 coherency state. </span>
<span id="tr_844" class="t s5_844">• </span><span id="ts_844" class="t s4_844">Core_Module_Select (bits 55:54): The valid encodings for L3 lookup differ slightly between Intel Xeon </span>
<span id="tt_844" class="t s4_844">processor 7100 and 7400. </span>
<span id="tu_844" class="t s4_844">For Intel Xeon processor 7100 series, </span>
<span id="tv_844" class="t s4_844">— </span><span id="tw_844" class="t s4_844">00B: Match transactions from any core in the physical package </span>
<span id="tx_844" class="t s4_844">— </span><span id="ty_844" class="t s4_844">01B: Match transactions from this core only </span>
<span id="tz_844" class="t s4_844">— </span><span id="t10_844" class="t s4_844">10B: Match transactions from the other core in the physical package </span>
<span id="t11_844" class="t s4_844">— </span><span id="t12_844" class="t s4_844">11B: Match transaction from both cores in the physical package </span>
<span id="t13_844" class="t s4_844">For Intel Xeon processor 7400 series, </span>
<span id="t14_844" class="t s4_844">— </span><span id="t15_844" class="t s4_844">00B: Match transactions from any dual-core module in the physical package </span>
<span id="t16_844" class="t s4_844">— </span><span id="t17_844" class="t s4_844">01B: Match transactions from this dual-core module only </span>
<span id="t18_844" class="t s4_844">— </span><span id="t19_844" class="t s4_844">10B: Match transactions from either one of the other two dual-core modules in the physical package </span>
<span id="t1a_844" class="t s6_844">Figure 20-60. </span><span id="t1b_844" class="t s6_844">MSR_EMON_L3_CTR_CTL0/1, Addresses: 107CCH/107CDH </span>
<span id="t1c_844" class="t s7_844">Core_module_select </span>
<span id="t1d_844" class="t s8_844">44 </span><span id="t1e_844" class="t s8_844">38 </span><span id="t1f_844" class="t s8_844">43 </span><span id="t1g_844" class="t s8_844">37 36 </span><span id="t1h_844" class="t s8_844">54 53 </span>
<span id="t1i_844" class="t s7_844">Saturate </span>
<span id="t1j_844" class="t s7_844">Cross_snoop </span>
<span id="t1k_844" class="t s7_844">Fill_eviction </span>
<span id="t1l_844" class="t s7_844">Snoop_match </span>
<span id="t1m_844" class="t s7_844">Type_match </span>
<span id="t1n_844" class="t s7_844">Data_flow </span>
<span id="t1o_844" class="t s7_844">Agent_select </span>
<span id="t1p_844" class="t s7_844">Reserved </span>
<span id="t1q_844" class="t s8_844">63 </span><span id="t1r_844" class="t s8_844">56 55 </span><span id="t1s_844" class="t s8_844">46 </span><span id="t1t_844" class="t s8_844">32 </span><span id="t1u_844" class="t s8_844">47 </span><span id="t1v_844" class="t s8_844">57 </span><span id="t1w_844" class="t s8_844">58 </span><span id="t1x_844" class="t s8_844">59 </span><span id="t1y_844" class="t s8_844">60 </span><span id="t1z_844" class="t s8_844">35 </span>
<span id="t20_844" class="t s9_844">32 bit event count </span>
<span id="t21_844" class="t s8_844">0 </span>
<span id="t22_844" class="t s8_844">31 </span>
<span id="t23_844" class="t v0_844 s7_844">MSR_EMON_L3_CTR_CTL0/1, Addresses: 107CCH/107CDH </span>
<span id="t24_844" class="t s7_844">L3_state </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
