0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Warre/lab5.2/lab5.2.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sim_1/new/testbench_week2.sv,1728604002,systemVerilog,,,,testbench_week2,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sim_1/new/week1_tb.sv,1728423909,systemVerilog,,,,testbench_week1,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/control.sv,1728594035,systemVerilog,C:/Users/Warre/lab5.2/lab5.2.srcs/sim_1/new/week1_tb.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/cpu.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/cpu_to_io.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/hex_driver.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/instantiate_ram.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/load_reg.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/memory.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/processor_top.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/slc3.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/sync.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/test_memory.sv,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/cpu.sv,,control,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/cpu.sv,1728598750,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/cpu_to_io.sv,1727908520,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/hex_driver.sv,,cpu_to_io,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/hex_driver.sv,1727908520,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/instantiate_ram.sv,,hex_driver,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/instantiate_ram.sv,1728000394,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/load_reg.sv,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/types.sv,instantiate_ram,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/load_reg.sv,1728541521,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/memory.sv,,load_reg,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/memory.sv,1727908520,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/mux.sv,,memory,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/processor_top.sv,1728593566,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/register_unit.sv,,processor_top,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/slc3.sv,1728593603,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/sync.sv,,slc3,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/sync.sv,1727908520,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/test_memory.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/test_memory.sv,1728532788,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sim_1/new/testbench_week2.sv,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/types.sv,test_memory,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/types.sv,1727908520,verilog,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/alu.sv,,,SLC3_TYPES,,,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/alu.sv,1728444026,systemVerilog,C:/Users/Warre/lab5.2/lab5.2.srcs/sim_1/new/testbench_week2.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/control.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/cpu.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/cpu_to_io.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/hex_driver.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/instantiate_ram.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/load_reg.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/memory.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/processor_top.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/slc3.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/sync.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/test_memory.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/ben.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/mux.sv;C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/register_unit.sv,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/ben.sv,,$unit_alu_sv_796380847;alu,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/ben.sv,1728500336,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/control.sv,,br_en,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/mux.sv,1728586844,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/processor_top.sv,,addr1mux;addr2mux;busmux;drmux;mdrmux;pcmux;sr1mux;sr2mux,,uvm,,,,,,
C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/new/register_unit.sv,1728598527,systemVerilog,,C:/Users/Warre/lab5.2/lab5.2.srcs/sources_1/imports/srcs/slc3.sv,,register_unit,,uvm,,,,,,
