===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.2442 seconds

  ----Wall Time----  ----Name----
    3.8275 ( 11.9%)  FIR Parser
   15.3413 ( 47.6%)  'firrtl.circuit' Pipeline
    1.4076 (  4.4%)    'firrtl.module' Pipeline
    1.2883 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1193 (  0.4%)      LowerCHIRRTL
    0.1166 (  0.4%)    InferWidths
    0.7045 (  2.2%)    InferResets
    0.0252 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6996 (  2.2%)    LowerFIRRTLTypes
    6.5305 ( 20.3%)    'firrtl.module' Pipeline
    0.8473 (  2.6%)      ExpandWhens
    5.6831 ( 17.6%)      Canonicalizer
    0.4194 (  1.3%)    Inliner
    1.1776 (  3.7%)    IMConstProp
    0.0384 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.2854 ( 13.3%)    'firrtl.module' Pipeline
    4.2854 ( 13.3%)      Canonicalizer
    2.4348 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.4686 ( 23.2%)  'hw.module' Pipeline
    0.0942 (  0.3%)    HWCleanup
    1.0827 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.2051 ( 19.2%)    Canonicalizer
    0.0865 (  0.3%)    HWLegalizeModules
    0.3516 (  1.1%)  HWLegalizeNames
    0.8899 (  2.8%)  'hw.module' Pipeline
    0.8899 (  2.8%)    PrettifyVerilog
    1.9287 (  6.0%)  ExportVerilog emission
    0.0017 (  0.0%)  Rest
   32.2442 (100.0%)  Total

{
  totalTime: 32.27,
  maxMemory: 597262336
}
